
gps_wb55ce_msc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e220  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002ad8  0801e360  0801e360  0001f360  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08020e38  08020e38  00021e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08020e40  08020e40  00021e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08020e44  08020e44  00021e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002f4  20000008  08020e48  00022008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000b3f4  20000300  0802113c  00022300  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  2000b6f4  0802113c  000226f4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000222fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   000443c1  00000000  00000000  0002232c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000916d  00000000  00000000  000666ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000035a8  00000000  00000000  0006f860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00002900  00000000  00000000  00072e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003195a  00000000  00000000  00075708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000435c8  00000000  00000000  000a7062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0010f3a0  00000000  00000000  000ea62a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f99ca  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000fa6c  00000000  00000000  001f9a10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007e  00000000  00000000  0020947c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000300 	.word	0x20000300
 800015c:	00000000 	.word	0x00000000
 8000160:	0801e348 	.word	0x0801e348

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000304 	.word	0x20000304
 800017c:	0801e348 	.word	0x0801e348

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9be 	b.w	8000fcc <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff0b 	bl	8000a8c <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fc81 	bl	80005a8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc02 	bl	80004b4 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fc78 	bl	80005a8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff faba 	bl	8000238 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9d08      	ldr	r5, [sp, #32]
 8000cda:	468e      	mov	lr, r1
 8000cdc:	4604      	mov	r4, r0
 8000cde:	4688      	mov	r8, r1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d14a      	bne.n	8000d7a <__udivmoddi4+0xa6>
 8000ce4:	428a      	cmp	r2, r1
 8000ce6:	4617      	mov	r7, r2
 8000ce8:	d962      	bls.n	8000db0 <__udivmoddi4+0xdc>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	b14e      	cbz	r6, 8000d04 <__udivmoddi4+0x30>
 8000cf0:	f1c6 0320 	rsb	r3, r6, #32
 8000cf4:	fa01 f806 	lsl.w	r8, r1, r6
 8000cf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cfc:	40b7      	lsls	r7, r6
 8000cfe:	ea43 0808 	orr.w	r8, r3, r8
 8000d02:	40b4      	lsls	r4, r6
 8000d04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d08:	fa1f fc87 	uxth.w	ip, r7
 8000d0c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d10:	0c23      	lsrs	r3, r4, #16
 8000d12:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d16:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x62>
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d28:	f080 80ea 	bcs.w	8000f00 <__udivmoddi4+0x22c>
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	f240 80e7 	bls.w	8000f00 <__udivmoddi4+0x22c>
 8000d32:	3902      	subs	r1, #2
 8000d34:	443b      	add	r3, r7
 8000d36:	1a9a      	subs	r2, r3, r2
 8000d38:	b2a3      	uxth	r3, r4
 8000d3a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d3e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d46:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4a:	459c      	cmp	ip, r3
 8000d4c:	d909      	bls.n	8000d62 <__udivmoddi4+0x8e>
 8000d4e:	18fb      	adds	r3, r7, r3
 8000d50:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d54:	f080 80d6 	bcs.w	8000f04 <__udivmoddi4+0x230>
 8000d58:	459c      	cmp	ip, r3
 8000d5a:	f240 80d3 	bls.w	8000f04 <__udivmoddi4+0x230>
 8000d5e:	443b      	add	r3, r7
 8000d60:	3802      	subs	r0, #2
 8000d62:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d66:	eba3 030c 	sub.w	r3, r3, ip
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	b11d      	cbz	r5, 8000d76 <__udivmoddi4+0xa2>
 8000d6e:	40f3      	lsrs	r3, r6
 8000d70:	2200      	movs	r2, #0
 8000d72:	e9c5 3200 	strd	r3, r2, [r5]
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	d905      	bls.n	8000d8a <__udivmoddi4+0xb6>
 8000d7e:	b10d      	cbz	r5, 8000d84 <__udivmoddi4+0xb0>
 8000d80:	e9c5 0100 	strd	r0, r1, [r5]
 8000d84:	2100      	movs	r1, #0
 8000d86:	4608      	mov	r0, r1
 8000d88:	e7f5      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000d8a:	fab3 f183 	clz	r1, r3
 8000d8e:	2900      	cmp	r1, #0
 8000d90:	d146      	bne.n	8000e20 <__udivmoddi4+0x14c>
 8000d92:	4573      	cmp	r3, lr
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xc8>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 8105 	bhi.w	8000fa6 <__udivmoddi4+0x2d2>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	4690      	mov	r8, r2
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e5      	beq.n	8000d76 <__udivmoddi4+0xa2>
 8000daa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dae:	e7e2      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000db0:	2a00      	cmp	r2, #0
 8000db2:	f000 8090 	beq.w	8000ed6 <__udivmoddi4+0x202>
 8000db6:	fab2 f682 	clz	r6, r2
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	f040 80a4 	bne.w	8000f08 <__udivmoddi4+0x234>
 8000dc0:	1a8a      	subs	r2, r1, r2
 8000dc2:	0c03      	lsrs	r3, r0, #16
 8000dc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc8:	b280      	uxth	r0, r0
 8000dca:	b2bc      	uxth	r4, r7
 8000dcc:	2101      	movs	r1, #1
 8000dce:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dd2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dda:	fb04 f20c 	mul.w	r2, r4, ip
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d907      	bls.n	8000df2 <__udivmoddi4+0x11e>
 8000de2:	18fb      	adds	r3, r7, r3
 8000de4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000de8:	d202      	bcs.n	8000df0 <__udivmoddi4+0x11c>
 8000dea:	429a      	cmp	r2, r3
 8000dec:	f200 80e0 	bhi.w	8000fb0 <__udivmoddi4+0x2dc>
 8000df0:	46c4      	mov	ip, r8
 8000df2:	1a9b      	subs	r3, r3, r2
 8000df4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000df8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dfc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e00:	fb02 f404 	mul.w	r4, r2, r4
 8000e04:	429c      	cmp	r4, r3
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0x144>
 8000e08:	18fb      	adds	r3, r7, r3
 8000e0a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0x142>
 8000e10:	429c      	cmp	r4, r3
 8000e12:	f200 80ca 	bhi.w	8000faa <__udivmoddi4+0x2d6>
 8000e16:	4602      	mov	r2, r0
 8000e18:	1b1b      	subs	r3, r3, r4
 8000e1a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e1e:	e7a5      	b.n	8000d6c <__udivmoddi4+0x98>
 8000e20:	f1c1 0620 	rsb	r6, r1, #32
 8000e24:	408b      	lsls	r3, r1
 8000e26:	fa22 f706 	lsr.w	r7, r2, r6
 8000e2a:	431f      	orrs	r7, r3
 8000e2c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e30:	fa20 f306 	lsr.w	r3, r0, r6
 8000e34:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e38:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e3c:	4323      	orrs	r3, r4
 8000e3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e42:	fa1f fc87 	uxth.w	ip, r7
 8000e46:	fbbe f0f9 	udiv	r0, lr, r9
 8000e4a:	0c1c      	lsrs	r4, r3, #16
 8000e4c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e50:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e54:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e58:	45a6      	cmp	lr, r4
 8000e5a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e5e:	d909      	bls.n	8000e74 <__udivmoddi4+0x1a0>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e66:	f080 809c 	bcs.w	8000fa2 <__udivmoddi4+0x2ce>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f240 8099 	bls.w	8000fa2 <__udivmoddi4+0x2ce>
 8000e70:	3802      	subs	r0, #2
 8000e72:	443c      	add	r4, r7
 8000e74:	eba4 040e 	sub.w	r4, r4, lr
 8000e78:	fa1f fe83 	uxth.w	lr, r3
 8000e7c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e80:	fb09 4413 	mls	r4, r9, r3, r4
 8000e84:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e88:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e8c:	45a4      	cmp	ip, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1ce>
 8000e90:	193c      	adds	r4, r7, r4
 8000e92:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e96:	f080 8082 	bcs.w	8000f9e <__udivmoddi4+0x2ca>
 8000e9a:	45a4      	cmp	ip, r4
 8000e9c:	d97f      	bls.n	8000f9e <__udivmoddi4+0x2ca>
 8000e9e:	3b02      	subs	r3, #2
 8000ea0:	443c      	add	r4, r7
 8000ea2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ea6:	eba4 040c 	sub.w	r4, r4, ip
 8000eaa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000eae:	4564      	cmp	r4, ip
 8000eb0:	4673      	mov	r3, lr
 8000eb2:	46e1      	mov	r9, ip
 8000eb4:	d362      	bcc.n	8000f7c <__udivmoddi4+0x2a8>
 8000eb6:	d05f      	beq.n	8000f78 <__udivmoddi4+0x2a4>
 8000eb8:	b15d      	cbz	r5, 8000ed2 <__udivmoddi4+0x1fe>
 8000eba:	ebb8 0203 	subs.w	r2, r8, r3
 8000ebe:	eb64 0409 	sbc.w	r4, r4, r9
 8000ec2:	fa04 f606 	lsl.w	r6, r4, r6
 8000ec6:	fa22 f301 	lsr.w	r3, r2, r1
 8000eca:	431e      	orrs	r6, r3
 8000ecc:	40cc      	lsrs	r4, r1
 8000ece:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	e74f      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000ed6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eda:	0c01      	lsrs	r1, r0, #16
 8000edc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ee0:	b280      	uxth	r0, r0
 8000ee2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	4638      	mov	r0, r7
 8000eea:	463c      	mov	r4, r7
 8000eec:	46b8      	mov	r8, r7
 8000eee:	46be      	mov	lr, r7
 8000ef0:	2620      	movs	r6, #32
 8000ef2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ef6:	eba2 0208 	sub.w	r2, r2, r8
 8000efa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000efe:	e766      	b.n	8000dce <__udivmoddi4+0xfa>
 8000f00:	4601      	mov	r1, r0
 8000f02:	e718      	b.n	8000d36 <__udivmoddi4+0x62>
 8000f04:	4610      	mov	r0, r2
 8000f06:	e72c      	b.n	8000d62 <__udivmoddi4+0x8e>
 8000f08:	f1c6 0220 	rsb	r2, r6, #32
 8000f0c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f10:	40b7      	lsls	r7, r6
 8000f12:	40b1      	lsls	r1, r6
 8000f14:	fa20 f202 	lsr.w	r2, r0, r2
 8000f18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f22:	b2bc      	uxth	r4, r7
 8000f24:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f28:	0c11      	lsrs	r1, r2, #16
 8000f2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f2e:	fb08 f904 	mul.w	r9, r8, r4
 8000f32:	40b0      	lsls	r0, r6
 8000f34:	4589      	cmp	r9, r1
 8000f36:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f3a:	b280      	uxth	r0, r0
 8000f3c:	d93e      	bls.n	8000fbc <__udivmoddi4+0x2e8>
 8000f3e:	1879      	adds	r1, r7, r1
 8000f40:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f44:	d201      	bcs.n	8000f4a <__udivmoddi4+0x276>
 8000f46:	4589      	cmp	r9, r1
 8000f48:	d81f      	bhi.n	8000f8a <__udivmoddi4+0x2b6>
 8000f4a:	eba1 0109 	sub.w	r1, r1, r9
 8000f4e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f52:	fb09 f804 	mul.w	r8, r9, r4
 8000f56:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5a:	b292      	uxth	r2, r2
 8000f5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d229      	bcs.n	8000fb8 <__udivmoddi4+0x2e4>
 8000f64:	18ba      	adds	r2, r7, r2
 8000f66:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f6a:	d2c4      	bcs.n	8000ef6 <__udivmoddi4+0x222>
 8000f6c:	4542      	cmp	r2, r8
 8000f6e:	d2c2      	bcs.n	8000ef6 <__udivmoddi4+0x222>
 8000f70:	f1a9 0102 	sub.w	r1, r9, #2
 8000f74:	443a      	add	r2, r7
 8000f76:	e7be      	b.n	8000ef6 <__udivmoddi4+0x222>
 8000f78:	45f0      	cmp	r8, lr
 8000f7a:	d29d      	bcs.n	8000eb8 <__udivmoddi4+0x1e4>
 8000f7c:	ebbe 0302 	subs.w	r3, lr, r2
 8000f80:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f84:	3801      	subs	r0, #1
 8000f86:	46e1      	mov	r9, ip
 8000f88:	e796      	b.n	8000eb8 <__udivmoddi4+0x1e4>
 8000f8a:	eba7 0909 	sub.w	r9, r7, r9
 8000f8e:	4449      	add	r1, r9
 8000f90:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f94:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f98:	fb09 f804 	mul.w	r8, r9, r4
 8000f9c:	e7db      	b.n	8000f56 <__udivmoddi4+0x282>
 8000f9e:	4673      	mov	r3, lr
 8000fa0:	e77f      	b.n	8000ea2 <__udivmoddi4+0x1ce>
 8000fa2:	4650      	mov	r0, sl
 8000fa4:	e766      	b.n	8000e74 <__udivmoddi4+0x1a0>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e6fd      	b.n	8000da6 <__udivmoddi4+0xd2>
 8000faa:	443b      	add	r3, r7
 8000fac:	3a02      	subs	r2, #2
 8000fae:	e733      	b.n	8000e18 <__udivmoddi4+0x144>
 8000fb0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb4:	443b      	add	r3, r7
 8000fb6:	e71c      	b.n	8000df2 <__udivmoddi4+0x11e>
 8000fb8:	4649      	mov	r1, r9
 8000fba:	e79c      	b.n	8000ef6 <__udivmoddi4+0x222>
 8000fbc:	eba1 0109 	sub.w	r1, r1, r9
 8000fc0:	46c4      	mov	ip, r8
 8000fc2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc6:	fb09 f804 	mul.w	r8, r9, r4
 8000fca:	e7c4      	b.n	8000f56 <__udivmoddi4+0x282>

08000fcc <__aeabi_idiv0>:
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop

08000fd0 <GNSS_Init>:
/*!
 * Structure initialization.
 * @param GNSS Pointer to main GNSS structure.
 * @param huart Pointer to uart handle.
 */
void GNSS_Init(GNSS_StateHandle *GNSS, UART_HandleTypeDef *huart) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
	GNSS->huart = huart;
 8000fda:	683a      	ldr	r2, [r7, #0]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	601a      	str	r2, [r3, #0]
	GNSS->year = 0;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
	GNSS->month = 0;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2200      	movs	r2, #0
 8000fec:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
	GNSS->day = 0;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
	GNSS->hour = 0;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
	GNSS->min = 0;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2200      	movs	r2, #0
 8001004:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
	GNSS->sec = 0;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2200      	movs	r2, #0
 800100c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
	GNSS->fixType = 0;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2200      	movs	r2, #0
 8001014:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
	GNSS->numSV = 0;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2200      	movs	r2, #0
 800101c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	GNSS->satCount = 0;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2200      	movs	r2, #0
 8001024:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	GNSS->lon = 0;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	67da      	str	r2, [r3, #124]	@ 0x7c
	GNSS->lat = 0;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2200      	movs	r2, #0
 8001032:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	GNSS->height = 0;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2200      	movs	r2, #0
 800103a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	GNSS->hMSL = 0;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	GNSS->hAcc = 0;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2200      	movs	r2, #0
 800104a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	GNSS->vAcc = 0;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2200      	movs	r2, #0
 8001052:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	GNSS->gSpeed = 0;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	GNSS->headMot = 0;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

	HAL_UART_Transmit_DMA(&huart,uart1outprotnmeadisable,sizeof(uart1outprotnmeadisable)/(sizeof(uint8_t)));
 8001066:	463b      	mov	r3, r7
 8001068:	2211      	movs	r2, #17
 800106a:	4917      	ldr	r1, [pc, #92]	@ (80010c8 <GNSS_Init+0xf8>)
 800106c:	4618      	mov	r0, r3
 800106e:	f00c fab9 	bl	800d5e4 <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 8001072:	201e      	movs	r0, #30
 8001074:	f004 fb76 	bl	8005764 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,uart1outprotubxenable,sizeof(uart1outprotubxenable)/(sizeof(uint8_t)));
 8001078:	463b      	mov	r3, r7
 800107a:	2211      	movs	r2, #17
 800107c:	4913      	ldr	r1, [pc, #76]	@ (80010cc <GNSS_Init+0xfc>)
 800107e:	4618      	mov	r0, r3
 8001080:	f00c fab0 	bl	800d5e4 <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 8001084:	201e      	movs	r0, #30
 8001086:	f004 fb6d 	bl	8005764 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,setGPS_GAL_GLONASS,sizeof(setGPS_GAL_BEIDOU_GLONASS)/(sizeof(uint8_t)));
 800108a:	463b      	mov	r3, r7
 800108c:	2234      	movs	r2, #52	@ 0x34
 800108e:	4910      	ldr	r1, [pc, #64]	@ (80010d0 <GNSS_Init+0x100>)
 8001090:	4618      	mov	r0, r3
 8001092:	f00c faa7 	bl	800d5e4 <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 8001096:	201e      	movs	r0, #30
 8001098:	f004 fb64 	bl	8005764 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,meas_rate_5hz,sizeof(meas_rate_10hz)/(sizeof(uint8_t)));
 800109c:	463b      	mov	r3, r7
 800109e:	2212      	movs	r2, #18
 80010a0:	490c      	ldr	r1, [pc, #48]	@ (80010d4 <GNSS_Init+0x104>)
 80010a2:	4618      	mov	r0, r3
 80010a4:	f00c fa9e 	bl	800d5e4 <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 80010a8:	201e      	movs	r0, #30
 80010aa:	f004 fb5b 	bl	8005764 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,ubx_pvt_every_1meas,sizeof(ubx_pvt_every_1meas)/(sizeof(uint8_t)));
 80010ae:	463b      	mov	r3, r7
 80010b0:	2211      	movs	r2, #17
 80010b2:	4909      	ldr	r1, [pc, #36]	@ (80010d8 <GNSS_Init+0x108>)
 80010b4:	4618      	mov	r0, r3
 80010b6:	f00c fa95 	bl	800d5e4 <HAL_UART_Transmit_DMA>

	HAL_Delay(100);
 80010ba:	2064      	movs	r0, #100	@ 0x64
 80010bc:	f004 fb52 	bl	8005764 <HAL_Delay>
}
 80010c0:	bf00      	nop
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	0801e634 	.word	0x0801e634
 80010cc:	0801e620 	.word	0x0801e620
 80010d0:	0801e670 	.word	0x0801e670
 80010d4:	0801e648 	.word	0x0801e648
 80010d8:	0801e65c 	.word	0x0801e65c
 80010dc:	00000000 	.word	0x00000000

080010e0 <GNSS_ParsePVTData>:
/*!
 * Parse data to navigation position velocity time solution standard.
 * Look at: 32.17.15.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParsePVTData(GNSS_StateHandle *GNSS) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08a      	sub	sp, #40	@ 0x28
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
	uShort.bytes[0] = GNSS->uartWorkingBuffer[10];
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	7c9a      	ldrb	r2, [r3, #18]
 80010ec:	4b9f      	ldr	r3, [pc, #636]	@ (800136c <GNSS_ParsePVTData+0x28c>)
 80010ee:	701a      	strb	r2, [r3, #0]
	GNSS->yearBytes[0]=GNSS->uartWorkingBuffer[10];
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	7c9a      	ldrb	r2, [r3, #18]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
	uShort.bytes[1] = GNSS->uartWorkingBuffer[11];
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7cda      	ldrb	r2, [r3, #19]
 80010fe:	4b9b      	ldr	r3, [pc, #620]	@ (800136c <GNSS_ParsePVTData+0x28c>)
 8001100:	705a      	strb	r2, [r3, #1]
	GNSS->yearBytes[1]=GNSS->uartWorkingBuffer[11];
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	7cda      	ldrb	r2, [r3, #19]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
	GNSS->year = uShort.uShort;
 800110c:	4b97      	ldr	r3, [pc, #604]	@ (800136c <GNSS_ParsePVTData+0x28c>)
 800110e:	881a      	ldrh	r2, [r3, #0]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
	GNSS->month = GNSS->uartWorkingBuffer[12];
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	7d1a      	ldrb	r2, [r3, #20]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
	GNSS->day = GNSS->uartWorkingBuffer[13];
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	7d5a      	ldrb	r2, [r3, #21]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
	GNSS->hour = GNSS->uartWorkingBuffer[14];
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	7d9a      	ldrb	r2, [r3, #22]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
	GNSS->min = GNSS->uartWorkingBuffer[15];
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	7dda      	ldrb	r2, [r3, #23]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
	GNSS->sec = GNSS->uartWorkingBuffer[16];
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	7e1a      	ldrb	r2, [r3, #24]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
	GNSS->fixType = GNSS->uartWorkingBuffer[26];
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
	GNSS->numSV = GNSS->uartWorkingBuffer[29];
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

	for (int var = 0; var < 4; ++var) {
 8001160:	2300      	movs	r3, #0
 8001162:	627b      	str	r3, [r7, #36]	@ 0x24
 8001164:	e017      	b.n	8001196 <GNSS_ParsePVTData+0xb6>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 30];
 8001166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001168:	331e      	adds	r3, #30
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	4413      	add	r3, r2
 800116e:	7a19      	ldrb	r1, [r3, #8]
 8001170:	4a7f      	ldr	r2, [pc, #508]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 8001172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001174:	4413      	add	r3, r2
 8001176:	460a      	mov	r2, r1
 8001178:	701a      	strb	r2, [r3, #0]
		GNSS->lonBytes[var]= GNSS->uartWorkingBuffer[var + 30];
 800117a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117c:	331e      	adds	r3, #30
 800117e:	687a      	ldr	r2, [r7, #4]
 8001180:	4413      	add	r3, r2
 8001182:	7a19      	ldrb	r1, [r3, #8]
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001188:	4413      	add	r3, r2
 800118a:	3380      	adds	r3, #128	@ 0x80
 800118c:	460a      	mov	r2, r1
 800118e:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001192:	3301      	adds	r3, #1
 8001194:	627b      	str	r3, [r7, #36]	@ 0x24
 8001196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001198:	2b03      	cmp	r3, #3
 800119a:	dde4      	ble.n	8001166 <GNSS_ParsePVTData+0x86>
	}
	GNSS->lon = iLong.iLong;
 800119c:	4b74      	ldr	r3, [pc, #464]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	67da      	str	r2, [r3, #124]	@ 0x7c
	GNSS->fLon=(float)iLong.iLong/10000000.0;
 80011a4:	4b72      	ldr	r3, [pc, #456]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	ee07 3a90 	vmov	s15, r3
 80011ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011b0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8001374 <GNSS_ParsePVTData+0x294>
 80011b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c

	for (int var = 0; var < 4; ++var) {
 80011be:	2300      	movs	r3, #0
 80011c0:	623b      	str	r3, [r7, #32]
 80011c2:	e017      	b.n	80011f4 <GNSS_ParsePVTData+0x114>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 34];
 80011c4:	6a3b      	ldr	r3, [r7, #32]
 80011c6:	3322      	adds	r3, #34	@ 0x22
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	4413      	add	r3, r2
 80011cc:	7a19      	ldrb	r1, [r3, #8]
 80011ce:	4a68      	ldr	r2, [pc, #416]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 80011d0:	6a3b      	ldr	r3, [r7, #32]
 80011d2:	4413      	add	r3, r2
 80011d4:	460a      	mov	r2, r1
 80011d6:	701a      	strb	r2, [r3, #0]
		GNSS->latBytes[var]=GNSS->uartWorkingBuffer[var + 34];
 80011d8:	6a3b      	ldr	r3, [r7, #32]
 80011da:	3322      	adds	r3, #34	@ 0x22
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	4413      	add	r3, r2
 80011e0:	7a19      	ldrb	r1, [r3, #8]
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	6a3b      	ldr	r3, [r7, #32]
 80011e6:	4413      	add	r3, r2
 80011e8:	3388      	adds	r3, #136	@ 0x88
 80011ea:	460a      	mov	r2, r1
 80011ec:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80011ee:	6a3b      	ldr	r3, [r7, #32]
 80011f0:	3301      	adds	r3, #1
 80011f2:	623b      	str	r3, [r7, #32]
 80011f4:	6a3b      	ldr	r3, [r7, #32]
 80011f6:	2b03      	cmp	r3, #3
 80011f8:	dde4      	ble.n	80011c4 <GNSS_ParsePVTData+0xe4>
	}
	GNSS->lat = iLong.iLong;
 80011fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	GNSS->fLat=(float)iLong.iLong/10000000.0;
 8001204:	4b5a      	ldr	r3, [pc, #360]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	ee07 3a90 	vmov	s15, r3
 800120c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001210:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8001374 <GNSS_ParsePVTData+0x294>
 8001214:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90

	for (int var = 0; var < 4; ++var) {
 800121e:	2300      	movs	r3, #0
 8001220:	61fb      	str	r3, [r7, #28]
 8001222:	e00c      	b.n	800123e <GNSS_ParsePVTData+0x15e>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 38];
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	3326      	adds	r3, #38	@ 0x26
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	4413      	add	r3, r2
 800122c:	7a19      	ldrb	r1, [r3, #8]
 800122e:	4a50      	ldr	r2, [pc, #320]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	4413      	add	r3, r2
 8001234:	460a      	mov	r2, r1
 8001236:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	3301      	adds	r3, #1
 800123c:	61fb      	str	r3, [r7, #28]
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	2b03      	cmp	r3, #3
 8001242:	ddef      	ble.n	8001224 <GNSS_ParsePVTData+0x144>
	}
	GNSS->height = iLong.iLong;
 8001244:	4b4a      	ldr	r3, [pc, #296]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	GNSS->fheight=(float)GNSS->height/1000.0;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001254:	ee07 3a90 	vmov	s15, r3
 8001258:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800125c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8001378 <GNSS_ParsePVTData+0x298>
 8001260:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98


	for (int var = 0; var < 4; ++var) {
 800126a:	2300      	movs	r3, #0
 800126c:	61bb      	str	r3, [r7, #24]
 800126e:	e017      	b.n	80012a0 <GNSS_ParsePVTData+0x1c0>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 42];
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	332a      	adds	r3, #42	@ 0x2a
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	4413      	add	r3, r2
 8001278:	7a19      	ldrb	r1, [r3, #8]
 800127a:	4a3d      	ldr	r2, [pc, #244]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	4413      	add	r3, r2
 8001280:	460a      	mov	r2, r1
 8001282:	701a      	strb	r2, [r3, #0]
		GNSS->hMSLBytes[var] = GNSS->uartWorkingBuffer[var + 42];
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	332a      	adds	r3, #42	@ 0x2a
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	4413      	add	r3, r2
 800128c:	7a19      	ldrb	r1, [r3, #8]
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	4413      	add	r3, r2
 8001294:	33a0      	adds	r3, #160	@ 0xa0
 8001296:	460a      	mov	r2, r1
 8001298:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	3301      	adds	r3, #1
 800129e:	61bb      	str	r3, [r7, #24]
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	2b03      	cmp	r3, #3
 80012a4:	dde4      	ble.n	8001270 <GNSS_ParsePVTData+0x190>
	}
	GNSS->hMSL = iLong.iLong;
 80012a6:	4b32      	ldr	r3, [pc, #200]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	GNSS->fhMSL=(float)GNSS->hMSL/1000.0;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80012b6:	ee07 3a90 	vmov	s15, r3
 80012ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012be:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8001378 <GNSS_ParsePVTData+0x298>
 80012c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4

	for (int var = 0; var < 4; ++var) {
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
 80012d0:	e00c      	b.n	80012ec <GNSS_ParsePVTData+0x20c>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 46];
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	332e      	adds	r3, #46	@ 0x2e
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	7a19      	ldrb	r1, [r3, #8]
 80012dc:	4a27      	ldr	r2, [pc, #156]	@ (800137c <GNSS_ParsePVTData+0x29c>)
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	4413      	add	r3, r2
 80012e2:	460a      	mov	r2, r1
 80012e4:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	3301      	adds	r3, #1
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	2b03      	cmp	r3, #3
 80012f0:	ddef      	ble.n	80012d2 <GNSS_ParsePVTData+0x1f2>
	}
	GNSS->hAcc = uLong.uLong;
 80012f2:	4b22      	ldr	r3, [pc, #136]	@ (800137c <GNSS_ParsePVTData+0x29c>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	GNSS->fhACC=(float)GNSS->hAcc/1000.0;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001302:	ee07 3a90 	vmov	s15, r3
 8001306:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800130a:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8001378 <GNSS_ParsePVTData+0x298>
 800130e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac

	for (int var = 0; var < 4; ++var) {
 8001318:	2300      	movs	r3, #0
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	e00c      	b.n	8001338 <GNSS_ParsePVTData+0x258>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 50];
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	3332      	adds	r3, #50	@ 0x32
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	7a19      	ldrb	r1, [r3, #8]
 8001328:	4a14      	ldr	r2, [pc, #80]	@ (800137c <GNSS_ParsePVTData+0x29c>)
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	4413      	add	r3, r2
 800132e:	460a      	mov	r2, r1
 8001330:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	3301      	adds	r3, #1
 8001336:	613b      	str	r3, [r7, #16]
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	2b03      	cmp	r3, #3
 800133c:	ddef      	ble.n	800131e <GNSS_ParsePVTData+0x23e>
	}
	GNSS->vAcc = uLong.uLong;
 800133e:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <GNSS_ParsePVTData+0x29c>)
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	GNSS->fvACC=(float)GNSS->vAcc/1000.0;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800134e:	ee07 3a90 	vmov	s15, r3
 8001352:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001356:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001378 <GNSS_ParsePVTData+0x298>
 800135a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	edc3 7a2d 	vstr	s15, [r3, #180]	@ 0xb4

	for (int var = 0; var < 4; ++var) {
 8001364:	2300      	movs	r3, #0
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	e022      	b.n	80013b0 <GNSS_ParsePVTData+0x2d0>
 800136a:	bf00      	nop
 800136c:	2000031c 	.word	0x2000031c
 8001370:	20000324 	.word	0x20000324
 8001374:	4b189680 	.word	0x4b189680
 8001378:	447a0000 	.word	0x447a0000
 800137c:	20000320 	.word	0x20000320
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 66];
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	3342      	adds	r3, #66	@ 0x42
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	4413      	add	r3, r2
 8001388:	7a19      	ldrb	r1, [r3, #8]
 800138a:	4a2d      	ldr	r2, [pc, #180]	@ (8001440 <GNSS_ParsePVTData+0x360>)
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4413      	add	r3, r2
 8001390:	460a      	mov	r2, r1
 8001392:	701a      	strb	r2, [r3, #0]
		GNSS->gSpeedBytes[var] = GNSS->uartWorkingBuffer[var + 66];
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	3342      	adds	r3, #66	@ 0x42
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	4413      	add	r3, r2
 800139c:	7a19      	ldrb	r1, [r3, #8]
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4413      	add	r3, r2
 80013a4:	33bc      	adds	r3, #188	@ 0xbc
 80013a6:	460a      	mov	r2, r1
 80013a8:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	3301      	adds	r3, #1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	2b03      	cmp	r3, #3
 80013b4:	dde4      	ble.n	8001380 <GNSS_ParsePVTData+0x2a0>
	}
	GNSS->gSpeed = iLong.iLong;
 80013b6:	4b22      	ldr	r3, [pc, #136]	@ (8001440 <GNSS_ParsePVTData+0x360>)
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	GNSS->fgSpeed=(float)GNSS->gSpeed/1000.0;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80013c6:	ee07 3a90 	vmov	s15, r3
 80013ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ce:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8001444 <GNSS_ParsePVTData+0x364>
 80013d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0

	for (int var = 0; var < 4; ++var) {
 80013dc:	2300      	movs	r3, #0
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	e00c      	b.n	80013fc <GNSS_ParsePVTData+0x31c>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 70];
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	3346      	adds	r3, #70	@ 0x46
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	7a19      	ldrb	r1, [r3, #8]
 80013ec:	4a14      	ldr	r2, [pc, #80]	@ (8001440 <GNSS_ParsePVTData+0x360>)
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	4413      	add	r3, r2
 80013f2:	460a      	mov	r2, r1
 80013f4:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	3301      	adds	r3, #1
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	2b03      	cmp	r3, #3
 8001400:	ddef      	ble.n	80013e2 <GNSS_ParsePVTData+0x302>
	}
	GNSS->headMot = iLong.iLong * 1e-5;
 8001402:	4b0f      	ldr	r3, [pc, #60]	@ (8001440 <GNSS_ParsePVTData+0x360>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff f864 	bl	80004d4 <__aeabi_i2d>
 800140c:	a30a      	add	r3, pc, #40	@ (adr r3, 8001438 <GNSS_ParsePVTData+0x358>)
 800140e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001412:	f7ff f8c9 	bl	80005a8 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	f7ff fb73 	bl	8000b08 <__aeabi_d2iz>
 8001422:	4602      	mov	r2, r0
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
}
 800142a:	bf00      	nop
 800142c:	3728      	adds	r7, #40	@ 0x28
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	f3af 8000 	nop.w
 8001438:	88e368f1 	.word	0x88e368f1
 800143c:	3ee4f8b5 	.word	0x3ee4f8b5
 8001440:	20000324 	.word	0x20000324
 8001444:	447a0000 	.word	0x447a0000

08001448 <distancecalc>:
}




double distancecalc(double lat1, double lat2, double long1, double long2){
 8001448:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800144c:	b08a      	sub	sp, #40	@ 0x28
 800144e:	af00      	add	r7, sp, #0
 8001450:	ed87 0b06 	vstr	d0, [r7, #24]
 8001454:	ed87 1b04 	vstr	d1, [r7, #16]
 8001458:	ed87 2b02 	vstr	d2, [r7, #8]
 800145c:	ed87 3b00 	vstr	d3, [r7]
	double distance=0;
 8001460:	f04f 0200 	mov.w	r2, #0
 8001464:	f04f 0300 	mov.w	r3, #0
 8001468:	e9c7 2308 	strd	r2, r3, [r7, #32]
	distance=(double) 6371000*acosl(fmin(1,sinl(lat1*(M_PI/180))*sinl(lat2*(M_PI/180))+cosl(lat1*(M_PI/180))*cosl(lat2*(M_PI/180))*cosl((long2-long1)*(M_PI/180))));
 800146c:	a358      	add	r3, pc, #352	@ (adr r3, 80015d0 <distancecalc+0x188>)
 800146e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001472:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001476:	f7ff f897 	bl	80005a8 <__aeabi_dmul>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	ec43 2b17 	vmov	d7, r2, r3
 8001482:	eeb0 0a47 	vmov.f32	s0, s14
 8001486:	eef0 0a67 	vmov.f32	s1, s15
 800148a:	f01b fb2f 	bl	801caec <sinl>
 800148e:	ec55 4b10 	vmov	r4, r5, d0
 8001492:	a34f      	add	r3, pc, #316	@ (adr r3, 80015d0 <distancecalc+0x188>)
 8001494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001498:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800149c:	f7ff f884 	bl	80005a8 <__aeabi_dmul>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	ec43 2b17 	vmov	d7, r2, r3
 80014a8:	eeb0 0a47 	vmov.f32	s0, s14
 80014ac:	eef0 0a67 	vmov.f32	s1, s15
 80014b0:	f01b fb1c 	bl	801caec <sinl>
 80014b4:	ec53 2b10 	vmov	r2, r3, d0
 80014b8:	4620      	mov	r0, r4
 80014ba:	4629      	mov	r1, r5
 80014bc:	f7ff f874 	bl	80005a8 <__aeabi_dmul>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4614      	mov	r4, r2
 80014c6:	461d      	mov	r5, r3
 80014c8:	a341      	add	r3, pc, #260	@ (adr r3, 80015d0 <distancecalc+0x188>)
 80014ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80014d2:	f7ff f869 	bl	80005a8 <__aeabi_dmul>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	ec43 2b17 	vmov	d7, r2, r3
 80014de:	eeb0 0a47 	vmov.f32	s0, s14
 80014e2:	eef0 0a67 	vmov.f32	s1, s15
 80014e6:	f01b faff 	bl	801cae8 <cosl>
 80014ea:	ec59 8b10 	vmov	r8, r9, d0
 80014ee:	a338      	add	r3, pc, #224	@ (adr r3, 80015d0 <distancecalc+0x188>)
 80014f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80014f8:	f7ff f856 	bl	80005a8 <__aeabi_dmul>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	ec43 2b17 	vmov	d7, r2, r3
 8001504:	eeb0 0a47 	vmov.f32	s0, s14
 8001508:	eef0 0a67 	vmov.f32	s1, s15
 800150c:	f01b faec 	bl	801cae8 <cosl>
 8001510:	ec53 2b10 	vmov	r2, r3, d0
 8001514:	4640      	mov	r0, r8
 8001516:	4649      	mov	r1, r9
 8001518:	f7ff f846 	bl	80005a8 <__aeabi_dmul>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	4690      	mov	r8, r2
 8001522:	4699      	mov	r9, r3
 8001524:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001528:	e9d7 0100 	ldrd	r0, r1, [r7]
 800152c:	f7fe fe84 	bl	8000238 <__aeabi_dsub>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4610      	mov	r0, r2
 8001536:	4619      	mov	r1, r3
 8001538:	a325      	add	r3, pc, #148	@ (adr r3, 80015d0 <distancecalc+0x188>)
 800153a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153e:	f7ff f833 	bl	80005a8 <__aeabi_dmul>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	ec43 2b17 	vmov	d7, r2, r3
 800154a:	eeb0 0a47 	vmov.f32	s0, s14
 800154e:	eef0 0a67 	vmov.f32	s1, s15
 8001552:	f01b fac9 	bl	801cae8 <cosl>
 8001556:	ec53 2b10 	vmov	r2, r3, d0
 800155a:	4640      	mov	r0, r8
 800155c:	4649      	mov	r1, r9
 800155e:	f7ff f823 	bl	80005a8 <__aeabi_dmul>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	4620      	mov	r0, r4
 8001568:	4629      	mov	r1, r5
 800156a:	f7fe fe67 	bl	800023c <__adddf3>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	ec43 2b17 	vmov	d7, r2, r3
 8001576:	ed9f 1b14 	vldr	d1, [pc, #80]	@ 80015c8 <distancecalc+0x180>
 800157a:	eeb0 0a47 	vmov.f32	s0, s14
 800157e:	eef0 0a67 	vmov.f32	s1, s15
 8001582:	f01b fa63 	bl	801ca4c <fmin>
 8001586:	eeb0 7a40 	vmov.f32	s14, s0
 800158a:	eef0 7a60 	vmov.f32	s15, s1
 800158e:	eeb0 0a47 	vmov.f32	s0, s14
 8001592:	eef0 0a67 	vmov.f32	s1, s15
 8001596:	f01b faab 	bl	801caf0 <acosl>
 800159a:	ec51 0b10 	vmov	r0, r1, d0
 800159e:	a30e      	add	r3, pc, #56	@ (adr r3, 80015d8 <distancecalc+0x190>)
 80015a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a4:	f7ff f800 	bl	80005a8 <__aeabi_dmul>
 80015a8:	4602      	mov	r2, r0
 80015aa:	460b      	mov	r3, r1
 80015ac:	e9c7 2308 	strd	r2, r3, [r7, #32]

	return distance;
 80015b0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015b4:	ec43 2b17 	vmov	d7, r2, r3
}
 80015b8:	eeb0 0a47 	vmov.f32	s0, s14
 80015bc:	eef0 0a67 	vmov.f32	s1, s15
 80015c0:	3728      	adds	r7, #40	@ 0x28
 80015c2:	46bd      	mov	sp, r7
 80015c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80015c8:	00000000 	.word	0x00000000
 80015cc:	3ff00000 	.word	0x3ff00000
 80015d0:	a2529d39 	.word	0xa2529d39
 80015d4:	3f91df46 	.word	0x3f91df46
 80015d8:	00000000 	.word	0x00000000
 80015dc:	41584dae 	.word	0x41584dae

080015e0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015ec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80015f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4013      	ands	r3, r2
 8001602:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001604:	68fb      	ldr	r3, [r7, #12]
}
 8001606:	bf00      	nop
 8001608:	3714      	adds	r7, #20
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
	...

08001614 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800161a:	463b      	mov	r3, r7
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]
 8001628:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800162a:	4b38      	ldr	r3, [pc, #224]	@ (800170c <MX_ADC1_Init+0xf8>)
 800162c:	4a38      	ldr	r2, [pc, #224]	@ (8001710 <MX_ADC1_Init+0xfc>)
 800162e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001630:	4b36      	ldr	r3, [pc, #216]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001632:	2200      	movs	r2, #0
 8001634:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001636:	4b35      	ldr	r3, [pc, #212]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001638:	2200      	movs	r2, #0
 800163a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800163c:	4b33      	ldr	r3, [pc, #204]	@ (800170c <MX_ADC1_Init+0xf8>)
 800163e:	2200      	movs	r2, #0
 8001640:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001642:	4b32      	ldr	r3, [pc, #200]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001644:	2201      	movs	r2, #1
 8001646:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001648:	4b30      	ldr	r3, [pc, #192]	@ (800170c <MX_ADC1_Init+0xf8>)
 800164a:	2208      	movs	r2, #8
 800164c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800164e:	4b2f      	ldr	r3, [pc, #188]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001650:	2200      	movs	r2, #0
 8001652:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001654:	4b2d      	ldr	r3, [pc, #180]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001656:	2201      	movs	r2, #1
 8001658:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 800165a:	4b2c      	ldr	r3, [pc, #176]	@ (800170c <MX_ADC1_Init+0xf8>)
 800165c:	2203      	movs	r2, #3
 800165e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001660:	4b2a      	ldr	r3, [pc, #168]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001662:	2200      	movs	r2, #0
 8001664:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8001668:	4b28      	ldr	r3, [pc, #160]	@ (800170c <MX_ADC1_Init+0xf8>)
 800166a:	f44f 62d8 	mov.w	r2, #1728	@ 0x6c0
 800166e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001670:	4b26      	ldr	r3, [pc, #152]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001672:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001676:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001678:	4b24      	ldr	r3, [pc, #144]	@ (800170c <MX_ADC1_Init+0xf8>)
 800167a:	2200      	movs	r2, #0
 800167c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001680:	4b22      	ldr	r3, [pc, #136]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001682:	2200      	movs	r2, #0
 8001684:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001686:	4b21      	ldr	r3, [pc, #132]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800168e:	481f      	ldr	r0, [pc, #124]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001690:	f004 fa54 	bl	8005b3c <HAL_ADC_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800169a:	f000 ff8d 	bl	80025b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800169e:	4b1d      	ldr	r3, [pc, #116]	@ (8001714 <MX_ADC1_Init+0x100>)
 80016a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016a2:	2306      	movs	r3, #6
 80016a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80016a6:	2304      	movs	r3, #4
 80016a8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016aa:	237f      	movs	r3, #127	@ 0x7f
 80016ac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016ae:	2304      	movs	r3, #4
 80016b0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016b6:	463b      	mov	r3, r7
 80016b8:	4619      	mov	r1, r3
 80016ba:	4814      	ldr	r0, [pc, #80]	@ (800170c <MX_ADC1_Init+0xf8>)
 80016bc:	f004 fc22 	bl	8005f04 <HAL_ADC_ConfigChannel>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80016c6:	f000 ff77 	bl	80025b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80016ca:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <MX_ADC1_Init+0x104>)
 80016cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80016ce:	230c      	movs	r3, #12
 80016d0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d2:	463b      	mov	r3, r7
 80016d4:	4619      	mov	r1, r3
 80016d6:	480d      	ldr	r0, [pc, #52]	@ (800170c <MX_ADC1_Init+0xf8>)
 80016d8:	f004 fc14 	bl	8005f04 <HAL_ADC_ConfigChannel>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80016e2:	f000 ff69 	bl	80025b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80016e6:	4b0d      	ldr	r3, [pc, #52]	@ (800171c <MX_ADC1_Init+0x108>)
 80016e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80016ea:	2312      	movs	r3, #18
 80016ec:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ee:	463b      	mov	r3, r7
 80016f0:	4619      	mov	r1, r3
 80016f2:	4806      	ldr	r0, [pc, #24]	@ (800170c <MX_ADC1_Init+0xf8>)
 80016f4:	f004 fc06 	bl	8005f04 <HAL_ADC_ConfigChannel>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80016fe:	f000 ff5b 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20000328 	.word	0x20000328
 8001710:	50040000 	.word	0x50040000
 8001714:	80000001 	.word	0x80000001
 8001718:	c7520000 	.word	0xc7520000
 800171c:	25b00200 	.word	0x25b00200

08001720 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b09c      	sub	sp, #112	@ 0x70
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001738:	f107 030c 	add.w	r3, r7, #12
 800173c:	2250      	movs	r2, #80	@ 0x50
 800173e:	2100      	movs	r1, #0
 8001740:	4618      	mov	r0, r3
 8001742:	f017 fc72 	bl	801902a <memset>
  if(adcHandle->Instance==ADC1)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a32      	ldr	r2, [pc, #200]	@ (8001814 <HAL_ADC_MspInit+0xf4>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d15c      	bne.n	800180a <HAL_ADC_MspInit+0xea>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001750:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001754:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 32;
 8001756:	2320      	movs	r3, #32
 8001758:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 800175a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800175e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8001760:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001764:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV4;
 8001766:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 800176a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 800176c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001770:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001772:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001776:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	4618      	mov	r0, r3
 800177e:	f009 fd60 	bl	800b242 <HAL_RCCEx_PeriphCLKConfig>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <HAL_ADC_MspInit+0x6c>
    {
      Error_Handler();
 8001788:	f000 ff16 	bl	80025b8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800178c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001790:	f7ff ff26 	bl	80015e0 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001794:	2001      	movs	r0, #1
 8001796:	f7ff ff23 	bl	80015e0 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800179a:	2310      	movs	r3, #16
 800179c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800179e:	2303      	movs	r3, #3
 80017a0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80017aa:	4619      	mov	r1, r3
 80017ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017b0:	f005 fc3c 	bl	800702c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 80017b4:	4b18      	ldr	r3, [pc, #96]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017b6:	4a19      	ldr	r2, [pc, #100]	@ (800181c <HAL_ADC_MspInit+0xfc>)
 80017b8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80017ba:	4b17      	ldr	r3, [pc, #92]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017bc:	2205      	movs	r2, #5
 80017be:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017c0:	4b15      	ldr	r3, [pc, #84]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017c6:	4b14      	ldr	r3, [pc, #80]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017cc:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017ce:	2280      	movs	r2, #128	@ 0x80
 80017d0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017d2:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017d8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017da:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017e0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017e4:	2220      	movs	r2, #32
 80017e6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017ee:	480a      	ldr	r0, [pc, #40]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017f0:	f005 f93c 	bl	8006a6c <HAL_DMA_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <HAL_ADC_MspInit+0xde>
    {
      Error_Handler();
 80017fa:	f000 fedd 	bl	80025b8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a05      	ldr	r2, [pc, #20]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 8001802:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001804:	4a04      	ldr	r2, [pc, #16]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800180a:	bf00      	nop
 800180c:	3770      	adds	r7, #112	@ 0x70
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	50040000 	.word	0x50040000
 8001818:	2000038c 	.word	0x2000038c
 800181c:	4002001c 	.word	0x4002001c

08001820 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001820:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001824:	b082      	sub	sp, #8
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]

	if(hadc->Instance==ADC1){
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a54      	ldr	r2, [pc, #336]	@ (8001980 <HAL_ADC_ConvCpltCallback+0x160>)
 8001830:	4293      	cmp	r3, r2
 8001832:	f040 8091 	bne.w	8001958 <HAL_ADC_ConvCpltCallback+0x138>
		vrefint=(float) ((4095.0*1.212)/rawdata[0]);
 8001836:	4b53      	ldr	r3, [pc, #332]	@ (8001984 <HAL_ADC_ConvCpltCallback+0x164>)
 8001838:	881b      	ldrh	r3, [r3, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f7fe fe4a 	bl	80004d4 <__aeabi_i2d>
 8001840:	4602      	mov	r2, r0
 8001842:	460b      	mov	r3, r1
 8001844:	a14a      	add	r1, pc, #296	@ (adr r1, 8001970 <HAL_ADC_ConvCpltCallback+0x150>)
 8001846:	e9d1 0100 	ldrd	r0, r1, [r1]
 800184a:	f7fe ffd7 	bl	80007fc <__aeabi_ddiv>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	f7ff f99f 	bl	8000b98 <__aeabi_d2f>
 800185a:	4603      	mov	r3, r0
 800185c:	4a4a      	ldr	r2, [pc, #296]	@ (8001988 <HAL_ADC_ConvCpltCallback+0x168>)
 800185e:	6013      	str	r3, [r2, #0]
//		vtemp=(float) ((vrefint*rawdata[1])/4095.0);
		temp=(float) (((100.0)/(tscal2-tscal1))*(rawdata[1]*(vrefint/3.0)-tscal1))+30.0;
 8001860:	4b4a      	ldr	r3, [pc, #296]	@ (800198c <HAL_ADC_ConvCpltCallback+0x16c>)
 8001862:	ed93 7a00 	vldr	s14, [r3]
 8001866:	4b4a      	ldr	r3, [pc, #296]	@ (8001990 <HAL_ADC_ConvCpltCallback+0x170>)
 8001868:	edd3 7a00 	vldr	s15, [r3]
 800186c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001870:	ee17 0a90 	vmov	r0, s15
 8001874:	f7fe fe40 	bl	80004f8 <__aeabi_f2d>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	f04f 0000 	mov.w	r0, #0
 8001880:	4944      	ldr	r1, [pc, #272]	@ (8001994 <HAL_ADC_ConvCpltCallback+0x174>)
 8001882:	f7fe ffbb 	bl	80007fc <__aeabi_ddiv>
 8001886:	4602      	mov	r2, r0
 8001888:	460b      	mov	r3, r1
 800188a:	4690      	mov	r8, r2
 800188c:	4699      	mov	r9, r3
 800188e:	4b3d      	ldr	r3, [pc, #244]	@ (8001984 <HAL_ADC_ConvCpltCallback+0x164>)
 8001890:	885b      	ldrh	r3, [r3, #2]
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe fe1e 	bl	80004d4 <__aeabi_i2d>
 8001898:	4604      	mov	r4, r0
 800189a:	460d      	mov	r5, r1
 800189c:	4b3a      	ldr	r3, [pc, #232]	@ (8001988 <HAL_ADC_ConvCpltCallback+0x168>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7fe fe29 	bl	80004f8 <__aeabi_f2d>
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001998 <HAL_ADC_ConvCpltCallback+0x178>)
 80018ac:	f7fe ffa6 	bl	80007fc <__aeabi_ddiv>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	4620      	mov	r0, r4
 80018b6:	4629      	mov	r1, r5
 80018b8:	f7fe fe76 	bl	80005a8 <__aeabi_dmul>
 80018bc:	4602      	mov	r2, r0
 80018be:	460b      	mov	r3, r1
 80018c0:	4614      	mov	r4, r2
 80018c2:	461d      	mov	r5, r3
 80018c4:	4b32      	ldr	r3, [pc, #200]	@ (8001990 <HAL_ADC_ConvCpltCallback+0x170>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fe15 	bl	80004f8 <__aeabi_f2d>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4620      	mov	r0, r4
 80018d4:	4629      	mov	r1, r5
 80018d6:	f7fe fcaf 	bl	8000238 <__aeabi_dsub>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4640      	mov	r0, r8
 80018e0:	4649      	mov	r1, r9
 80018e2:	f7fe fe61 	bl	80005a8 <__aeabi_dmul>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	4610      	mov	r0, r2
 80018ec:	4619      	mov	r1, r3
 80018ee:	f7ff f953 	bl	8000b98 <__aeabi_d2f>
 80018f2:	ee07 0a10 	vmov	s14, r0
 80018f6:	eef3 7a0e 	vmov.f32	s15, #62	@ 0x41f00000  30.0
 80018fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018fe:	4b27      	ldr	r3, [pc, #156]	@ (800199c <HAL_ADC_ConvCpltCallback+0x17c>)
 8001900:	edc3 7a00 	vstr	s15, [r3]
		vbat=(float) 2*(rawdata[2]/4095.0)*vrefint;
 8001904:	4b1f      	ldr	r3, [pc, #124]	@ (8001984 <HAL_ADC_ConvCpltCallback+0x164>)
 8001906:	889b      	ldrh	r3, [r3, #4]
 8001908:	4618      	mov	r0, r3
 800190a:	f7fe fde3 	bl	80004d4 <__aeabi_i2d>
 800190e:	a31a      	add	r3, pc, #104	@ (adr r3, 8001978 <HAL_ADC_ConvCpltCallback+0x158>)
 8001910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001914:	f7fe ff72 	bl	80007fc <__aeabi_ddiv>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	4610      	mov	r0, r2
 800191e:	4619      	mov	r1, r3
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	f7fe fc8a 	bl	800023c <__adddf3>
 8001928:	4602      	mov	r2, r0
 800192a:	460b      	mov	r3, r1
 800192c:	4614      	mov	r4, r2
 800192e:	461d      	mov	r5, r3
 8001930:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <HAL_ADC_ConvCpltCallback+0x168>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4618      	mov	r0, r3
 8001936:	f7fe fddf 	bl	80004f8 <__aeabi_f2d>
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	4620      	mov	r0, r4
 8001940:	4629      	mov	r1, r5
 8001942:	f7fe fe31 	bl	80005a8 <__aeabi_dmul>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	f7ff f923 	bl	8000b98 <__aeabi_d2f>
 8001952:	4603      	mov	r3, r0
 8001954:	4a12      	ldr	r2, [pc, #72]	@ (80019a0 <HAL_ADC_ConvCpltCallback+0x180>)
 8001956:	6013      	str	r3, [r2, #0]

	}
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 8001958:	2203      	movs	r2, #3
 800195a:	490a      	ldr	r1, [pc, #40]	@ (8001984 <HAL_ADC_ConvCpltCallback+0x164>)
 800195c:	4811      	ldr	r0, [pc, #68]	@ (80019a4 <HAL_ADC_ConvCpltCallback+0x184>)
 800195e:	f004 fa39 	bl	8005dd4 <HAL_ADC_Start_DMA>



}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800196c:	f3af 8000 	nop.w
 8001970:	d70a3d70 	.word	0xd70a3d70
 8001974:	40b36323 	.word	0x40b36323
 8001978:	00000000 	.word	0x00000000
 800197c:	40affe00 	.word	0x40affe00
 8001980:	50040000 	.word	0x50040000
 8001984:	2000054c 	.word	0x2000054c
 8001988:	20000558 	.word	0x20000558
 800198c:	20000008 	.word	0x20000008
 8001990:	2000000c 	.word	0x2000000c
 8001994:	40590000 	.word	0x40590000
 8001998:	40080000 	.word	0x40080000
 800199c:	20000554 	.word	0x20000554
 80019a0:	2000055c 	.word	0x2000055c
 80019a4:	20000328 	.word	0x20000328

080019a8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of statemachine */
  statemachineHandle = osThreadNew(StartstatemachineTask, NULL, &statemachine_attributes);
 80019ac:	4a0f      	ldr	r2, [pc, #60]	@ (80019ec <MX_FREERTOS_Init+0x44>)
 80019ae:	2100      	movs	r1, #0
 80019b0:	480f      	ldr	r0, [pc, #60]	@ (80019f0 <MX_FREERTOS_Init+0x48>)
 80019b2:	f012 fa57 	bl	8013e64 <osThreadNew>
 80019b6:	4603      	mov	r3, r0
 80019b8:	4a0e      	ldr	r2, [pc, #56]	@ (80019f4 <MX_FREERTOS_Init+0x4c>)
 80019ba:	6013      	str	r3, [r2, #0]

  /* creation of Parsetask */
  ParsetaskHandle = osThreadNew(StartTaskparse, NULL, &Parsetask_attributes);
 80019bc:	4a0e      	ldr	r2, [pc, #56]	@ (80019f8 <MX_FREERTOS_Init+0x50>)
 80019be:	2100      	movs	r1, #0
 80019c0:	480e      	ldr	r0, [pc, #56]	@ (80019fc <MX_FREERTOS_Init+0x54>)
 80019c2:	f012 fa4f 	bl	8013e64 <osThreadNew>
 80019c6:	4603      	mov	r3, r0
 80019c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001a00 <MX_FREERTOS_Init+0x58>)
 80019ca:	6013      	str	r3, [r2, #0]

  /* creation of myTaskstore */
  myTaskstoreHandle = osThreadNew(StartTaskstore, NULL, &myTaskstore_attributes);
 80019cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001a04 <MX_FREERTOS_Init+0x5c>)
 80019ce:	2100      	movs	r1, #0
 80019d0:	480d      	ldr	r0, [pc, #52]	@ (8001a08 <MX_FREERTOS_Init+0x60>)
 80019d2:	f012 fa47 	bl	8013e64 <osThreadNew>
 80019d6:	4603      	mov	r3, r0
 80019d8:	4a0c      	ldr	r2, [pc, #48]	@ (8001a0c <MX_FREERTOS_Init+0x64>)
 80019da:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadSuspend(myTaskstoreHandle);
 80019dc:	4b0b      	ldr	r3, [pc, #44]	@ (8001a0c <MX_FREERTOS_Init+0x64>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f012 fad1 	bl	8013f88 <osThreadSuspend>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	0801e69c 	.word	0x0801e69c
 80019f0:	08001a11 	.word	0x08001a11
 80019f4:	200003ec 	.word	0x200003ec
 80019f8:	0801e6c0 	.word	0x0801e6c0
 80019fc:	08001a31 	.word	0x08001a31
 8001a00:	200003f0 	.word	0x200003f0
 8001a04:	0801e6e4 	.word	0x0801e6e4
 8001a08:	08001a75 	.word	0x08001a75
 8001a0c:	200003f4 	.word	0x200003f4

08001a10 <StartstatemachineTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartstatemachineTask */
void StartstatemachineTask(void *argument)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* init code for USB_Device */
  MX_USB_Device_Init();
 8001a18:	f015 fd9e 	bl	8017558 <MX_USB_Device_Init>
  /* USER CODE BEGIN StartstatemachineTask */
  /* Infinite loop */
  for(;;)
  {
		statemachine();
 8001a1c:	f001 fc4c 	bl	80032b8 <statemachine>
		ssd1306_UpdateScreen();
 8001a20:	f001 f85c 	bl	8002adc <ssd1306_UpdateScreen>
	    osDelay(50);
 8001a24:	2032      	movs	r0, #50	@ 0x32
 8001a26:	f012 fad0 	bl	8013fca <osDelay>
		statemachine();
 8001a2a:	bf00      	nop
 8001a2c:	e7f6      	b.n	8001a1c <StartstatemachineTask+0xc>
	...

08001a30 <StartTaskparse>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskparse */
void StartTaskparse(void *argument)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskparse */
  /* Infinite loop */
  for(;;)
  {
	  if(received_flag==1){
 8001a38:	4b0a      	ldr	r3, [pc, #40]	@ (8001a64 <StartTaskparse+0x34>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d108      	bne.n	8001a52 <StartTaskparse+0x22>

	  		GNSS_ParsePVTData(&GNSSData);
 8001a40:	4809      	ldr	r0, [pc, #36]	@ (8001a68 <StartTaskparse+0x38>)
 8001a42:	f7ff fb4d 	bl	80010e0 <GNSS_ParsePVTData>
	  		bmp581_read_precise_normal(&bmp581);
 8001a46:	4809      	ldr	r0, [pc, #36]	@ (8001a6c <StartTaskparse+0x3c>)
 8001a48:	f000 f8f6 	bl	8001c38 <bmp581_read_precise_normal>
	  		  received_flag=0;
 8001a4c:	4b05      	ldr	r3, [pc, #20]	@ (8001a64 <StartTaskparse+0x34>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]


	  	  }
	HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8001a52:	2101      	movs	r1, #1
 8001a54:	4806      	ldr	r0, [pc, #24]	@ (8001a70 <StartTaskparse+0x40>)
 8001a56:	f005 fc89 	bl	800736c <HAL_GPIO_TogglePin>
    osDelay(100);
 8001a5a:	2064      	movs	r0, #100	@ 0x64
 8001a5c:	f012 fab5 	bl	8013fca <osDelay>
	  if(received_flag==1){
 8001a60:	e7ea      	b.n	8001a38 <StartTaskparse+0x8>
 8001a62:	bf00      	nop
 8001a64:	200006b8 	.word	0x200006b8
 8001a68:	200005f0 	.word	0x200005f0
 8001a6c:	200005ec 	.word	0x200005ec
 8001a70:	48000400 	.word	0x48000400

08001a74 <StartTaskstore>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskstore */
void StartTaskstore(void *argument)
{
 8001a74:	b5b0      	push	{r4, r5, r7, lr}
 8001a76:	ed2d 8b04 	vpush	{d8-d9}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskstore */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 8001a80:	2102      	movs	r1, #2
 8001a82:	482e      	ldr	r0, [pc, #184]	@ (8001b3c <StartTaskstore+0xc8>)
 8001a84:	f005 fc72 	bl	800736c <HAL_GPIO_TogglePin>
	  if(GNSSData.fgSpeed>=vitmax){
 8001a88:	4b2d      	ldr	r3, [pc, #180]	@ (8001b40 <StartTaskstore+0xcc>)
 8001a8a:	ed93 7a30 	vldr	s14, [r3, #192]	@ 0xc0
 8001a8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b44 <StartTaskstore+0xd0>)
 8001a90:	edd3 7a00 	vldr	s15, [r3]
 8001a94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a9c:	db04      	blt.n	8001aa8 <StartTaskstore+0x34>
							  									 vitmax=GNSSData.fgSpeed;
 8001a9e:	4b28      	ldr	r3, [pc, #160]	@ (8001b40 <StartTaskstore+0xcc>)
 8001aa0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001aa4:	4a27      	ldr	r2, [pc, #156]	@ (8001b44 <StartTaskstore+0xd0>)
 8001aa6:	6013      	str	r3, [r2, #0]
							  								 }



								distanceparcouru=distanceparcouru + distancecalc(oldlat,GNSSData.fLat,oldlong, GNSSData.fLon);
 8001aa8:	4b27      	ldr	r3, [pc, #156]	@ (8001b48 <StartTaskstore+0xd4>)
 8001aaa:	ed93 8b00 	vldr	d8, [r3]
 8001aae:	4b24      	ldr	r3, [pc, #144]	@ (8001b40 <StartTaskstore+0xcc>)
 8001ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7fe fd1f 	bl	80004f8 <__aeabi_f2d>
 8001aba:	4604      	mov	r4, r0
 8001abc:	460d      	mov	r5, r1
 8001abe:	4b23      	ldr	r3, [pc, #140]	@ (8001b4c <StartTaskstore+0xd8>)
 8001ac0:	ed93 9b00 	vldr	d9, [r3]
 8001ac4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b40 <StartTaskstore+0xcc>)
 8001ac6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7fe fd14 	bl	80004f8 <__aeabi_f2d>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	ec43 2b13 	vmov	d3, r2, r3
 8001ad8:	eeb0 2a49 	vmov.f32	s4, s18
 8001adc:	eef0 2a69 	vmov.f32	s5, s19
 8001ae0:	ec45 4b11 	vmov	d1, r4, r5
 8001ae4:	eeb0 0a48 	vmov.f32	s0, s16
 8001ae8:	eef0 0a68 	vmov.f32	s1, s17
 8001aec:	f7ff fcac 	bl	8001448 <distancecalc>
 8001af0:	ec51 0b10 	vmov	r0, r1, d0
 8001af4:	4b16      	ldr	r3, [pc, #88]	@ (8001b50 <StartTaskstore+0xdc>)
 8001af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001afa:	f7fe fb9f 	bl	800023c <__adddf3>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	4913      	ldr	r1, [pc, #76]	@ (8001b50 <StartTaskstore+0xdc>)
 8001b04:	e9c1 2300 	strd	r2, r3, [r1]
								  oldlat=GNSSData.fLat;
 8001b08:	4b0d      	ldr	r3, [pc, #52]	@ (8001b40 <StartTaskstore+0xcc>)
 8001b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7fe fcf2 	bl	80004f8 <__aeabi_f2d>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	490b      	ldr	r1, [pc, #44]	@ (8001b48 <StartTaskstore+0xd4>)
 8001b1a:	e9c1 2300 	strd	r2, r3, [r1]
								  oldlong=GNSSData.fLon;
 8001b1e:	4b08      	ldr	r3, [pc, #32]	@ (8001b40 <StartTaskstore+0xcc>)
 8001b20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7fe fce7 	bl	80004f8 <__aeabi_f2d>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	4907      	ldr	r1, [pc, #28]	@ (8001b4c <StartTaskstore+0xd8>)
 8001b30:	e9c1 2300 	strd	r2, r3, [r1]
								  //ecrire ici


    osDelay(200);
 8001b34:	20c8      	movs	r0, #200	@ 0xc8
 8001b36:	f012 fa48 	bl	8013fca <osDelay>
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 8001b3a:	e7a1      	b.n	8001a80 <StartTaskstore+0xc>
 8001b3c:	48000400 	.word	0x48000400
 8001b40:	200005f0 	.word	0x200005f0
 8001b44:	20000594 	.word	0x20000594
 8001b48:	200005b8 	.word	0x200005b8
 8001b4c:	200005c0 	.word	0x200005c0
 8001b50:	200005b0 	.word	0x200005b0

08001b54 <bmp581_init_precise_normal>:
uint8_t odrcheck=0;
float P0=101325.0;

//Ox18 donc 11000 pour ODR donc 5hz en mode normal avec oversampling a 128 pour la pression et 8 pour la temperature

uint8_t bmp581_init_precise_normal(BMP_t * bmp581){
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b088      	sub	sp, #32
 8001b58:	af04      	add	r7, sp, #16
 8001b5a:	6078      	str	r0, [r7, #4]

	uint8_t OSR_tmask = 0b01111011;
 8001b5c:	237b      	movs	r3, #123	@ 0x7b
 8001b5e:	72fb      	strb	r3, [r7, #11]
	uint8_t ODR_tmask = 0b01101001;
 8001b60:	2369      	movs	r3, #105	@ 0x69
 8001b62:	72bb      	strb	r3, [r7, #10]
	uint8_t DSP_conf_mask = 0b00101011;
 8001b64:	232b      	movs	r3, #43	@ 0x2b
 8001b66:	727b      	strb	r3, [r7, #9]
	uint8_t DSP_conf_mask2 = 0b00010010;
 8001b68:	2312      	movs	r3, #18
 8001b6a:	723b      	strb	r3, [r7, #8]
	int check=0;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	60fb      	str	r3, [r7, #12]

	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_OSR_CONFIG, 1, &OSR_tmask, 1, 100)!=HAL_OK){
 8001b70:	2364      	movs	r3, #100	@ 0x64
 8001b72:	9302      	str	r3, [sp, #8]
 8001b74:	2301      	movs	r3, #1
 8001b76:	9301      	str	r3, [sp, #4]
 8001b78:	f107 030b 	add.w	r3, r7, #11
 8001b7c:	9300      	str	r3, [sp, #0]
 8001b7e:	2301      	movs	r3, #1
 8001b80:	2236      	movs	r2, #54	@ 0x36
 8001b82:	218e      	movs	r1, #142	@ 0x8e
 8001b84:	482a      	ldr	r0, [pc, #168]	@ (8001c30 <bmp581_init_precise_normal+0xdc>)
 8001b86:	f005 fcbf 	bl	8007508 <HAL_I2C_Mem_Write>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <bmp581_init_precise_normal+0x40>
			check=1;
 8001b90:	2301      	movs	r3, #1
 8001b92:	60fb      	str	r3, [r7, #12]
		}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_ODR_CONFIG, 1, &ODR_tmask, 1, 100)!=HAL_OK){
 8001b94:	2364      	movs	r3, #100	@ 0x64
 8001b96:	9302      	str	r3, [sp, #8]
 8001b98:	2301      	movs	r3, #1
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	f107 030a 	add.w	r3, r7, #10
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	2237      	movs	r2, #55	@ 0x37
 8001ba6:	218e      	movs	r1, #142	@ 0x8e
 8001ba8:	4821      	ldr	r0, [pc, #132]	@ (8001c30 <bmp581_init_precise_normal+0xdc>)
 8001baa:	f005 fcad 	bl	8007508 <HAL_I2C_Mem_Write>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <bmp581_init_precise_normal+0x64>
					check=1;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	60fb      	str	r3, [r7, #12]
				}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_DSP_CONFIG, 1, &DSP_conf_mask, 1, 100)!=HAL_OK){
 8001bb8:	2364      	movs	r3, #100	@ 0x64
 8001bba:	9302      	str	r3, [sp, #8]
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	9301      	str	r3, [sp, #4]
 8001bc0:	f107 0309 	add.w	r3, r7, #9
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	2230      	movs	r2, #48	@ 0x30
 8001bca:	218e      	movs	r1, #142	@ 0x8e
 8001bcc:	4818      	ldr	r0, [pc, #96]	@ (8001c30 <bmp581_init_precise_normal+0xdc>)
 8001bce:	f005 fc9b 	bl	8007508 <HAL_I2C_Mem_Write>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <bmp581_init_precise_normal+0x88>
				check=1;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	60fb      	str	r3, [r7, #12]
			}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_DSP_CONFIG, 1, &DSP_conf_mask2, 1, 100)!=HAL_OK){
 8001bdc:	2364      	movs	r3, #100	@ 0x64
 8001bde:	9302      	str	r3, [sp, #8]
 8001be0:	2301      	movs	r3, #1
 8001be2:	9301      	str	r3, [sp, #4]
 8001be4:	f107 0308 	add.w	r3, r7, #8
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2301      	movs	r3, #1
 8001bec:	2230      	movs	r2, #48	@ 0x30
 8001bee:	218e      	movs	r1, #142	@ 0x8e
 8001bf0:	480f      	ldr	r0, [pc, #60]	@ (8001c30 <bmp581_init_precise_normal+0xdc>)
 8001bf2:	f005 fc89 	bl	8007508 <HAL_I2C_Mem_Write>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <bmp581_init_precise_normal+0xac>
					check=1;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	60fb      	str	r3, [r7, #12]
				}
	if(HAL_I2C_Mem_Read(&hi2c1, BMP581_READ_ADDR, BMP581_OSR_EFF, 1, &odrcheck, 1, 100)!=HAL_OK){
 8001c00:	2364      	movs	r3, #100	@ 0x64
 8001c02:	9302      	str	r3, [sp, #8]
 8001c04:	2301      	movs	r3, #1
 8001c06:	9301      	str	r3, [sp, #4]
 8001c08:	4b0a      	ldr	r3, [pc, #40]	@ (8001c34 <bmp581_init_precise_normal+0xe0>)
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	2238      	movs	r2, #56	@ 0x38
 8001c10:	218f      	movs	r1, #143	@ 0x8f
 8001c12:	4807      	ldr	r0, [pc, #28]	@ (8001c30 <bmp581_init_precise_normal+0xdc>)
 8001c14:	f005 fd8c 	bl	8007730 <HAL_I2C_Mem_Read>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <bmp581_init_precise_normal+0xce>
					check=1;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	60fb      	str	r3, [r7, #12]
				}


	return check;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	b2db      	uxtb	r3, r3

}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20000404 	.word	0x20000404
 8001c34:	20000400 	.word	0x20000400

08001c38 <bmp581_read_precise_normal>:




uint8_t bmp581_read_precise_normal(BMP_t * bmp581){
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08c      	sub	sp, #48	@ 0x30
 8001c3c:	af04      	add	r7, sp, #16
 8001c3e:	6078      	str	r0, [r7, #4]
		int check=0;
 8001c40:	2300      	movs	r3, #0
 8001c42:	61fb      	str	r3, [r7, #28]
		uint8_t recarray[6];
		int32_t intbuffertemp=0;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61bb      	str	r3, [r7, #24]
		int32_t intbufferpres=0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
		if(HAL_I2C_Mem_Read(&hi2c1, BMP581_READ_ADDR, BMP581_TEMP_DATA_XLSB, 1, &recarray, 6, 100)!=HAL_OK){
 8001c4c:	2364      	movs	r3, #100	@ 0x64
 8001c4e:	9302      	str	r3, [sp, #8]
 8001c50:	2306      	movs	r3, #6
 8001c52:	9301      	str	r3, [sp, #4]
 8001c54:	f107 030c 	add.w	r3, r7, #12
 8001c58:	9300      	str	r3, [sp, #0]
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	221d      	movs	r2, #29
 8001c5e:	218f      	movs	r1, #143	@ 0x8f
 8001c60:	4826      	ldr	r0, [pc, #152]	@ (8001cfc <bmp581_read_precise_normal+0xc4>)
 8001c62:	f005 fd65 	bl	8007730 <HAL_I2C_Mem_Read>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <bmp581_read_precise_normal+0x38>
					check=1;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	61fb      	str	r3, [r7, #28]
				}


		if(check==0){
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d13c      	bne.n	8001cf0 <bmp581_read_precise_normal+0xb8>

		intbuffertemp=(recarray[2]<<16)|(recarray[1]<<8)|(recarray[0]);
 8001c76:	7bbb      	ldrb	r3, [r7, #14]
 8001c78:	041a      	lsls	r2, r3, #16
 8001c7a:	7b7b      	ldrb	r3, [r7, #13]
 8001c7c:	021b      	lsls	r3, r3, #8
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	7b3a      	ldrb	r2, [r7, #12]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
		intbufferpres=(recarray[5]<<16)|(recarray[4]<<8)|(recarray[3]);
 8001c86:	7c7b      	ldrb	r3, [r7, #17]
 8001c88:	041a      	lsls	r2, r3, #16
 8001c8a:	7c3b      	ldrb	r3, [r7, #16]
 8001c8c:	021b      	lsls	r3, r3, #8
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	7bfa      	ldrb	r2, [r7, #15]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	617b      	str	r3, [r7, #20]
		bmp581->temps=(float)intbuffertemp/65536.0;
 8001c96:	69bb      	ldr	r3, [r7, #24]
 8001c98:	ee07 3a90 	vmov	s15, r3
 8001c9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ca0:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001d00 <bmp581_read_precise_normal+0xc8>
 8001ca4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	edc3 7a04 	vstr	s15, [r3, #16]
		bmp581->press=(float) intbufferpres/64.0;
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	ee07 3a90 	vmov	s15, r3
 8001cb4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cb8:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8001d04 <bmp581_read_precise_normal+0xcc>
 8001cbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	edc3 7a03 	vstr	s15, [r3, #12]
		bmp581->altitude=(float) ((8.314*298.15)/(9.80665*0.028964))*logf(P0/(bmp581->press));
 8001cc6:	4b10      	ldr	r3, [pc, #64]	@ (8001d08 <bmp581_read_precise_normal+0xd0>)
 8001cc8:	ed93 7a00 	vldr	s14, [r3]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	edd3 7a03 	vldr	s15, [r3, #12]
 8001cd2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001cd6:	eeb0 0a66 	vmov.f32	s0, s13
 8001cda:	f01a fe89 	bl	801c9f0 <logf>
 8001cde:	eef0 7a40 	vmov.f32	s15, s0
 8001ce2:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001d0c <bmp581_read_precise_normal+0xd4>
 8001ce6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	edc3 7a05 	vstr	s15, [r3, #20]

		}

		return check;
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	b2db      	uxtb	r3, r3
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3720      	adds	r7, #32
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	20000404 	.word	0x20000404
 8001d00:	47800000 	.word	0x47800000
 8001d04:	42800000 	.word	0x42800000
 8001d08:	20000010 	.word	0x20000010
 8001d0c:	46085c0d 	.word	0x46085c0d

08001d10 <LL_AHB1_GRP1_EnableClock>:
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001d18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001d1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001d28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d2c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4013      	ands	r3, r2
 8001d32:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d34:	68fb      	ldr	r3, [r7, #12]
}
 8001d36:	bf00      	nop
 8001d38:	3714      	adds	r7, #20
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001d46:	2004      	movs	r0, #4
 8001d48:	f7ff ffe2 	bl	8001d10 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	f7ff ffdf 	bl	8001d10 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2105      	movs	r1, #5
 8001d56:	200b      	movs	r0, #11
 8001d58:	f004 fe60 	bl	8006a1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001d5c:	200b      	movs	r0, #11
 8001d5e:	f004 fe77 	bl	8006a50 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001d62:	2200      	movs	r2, #0
 8001d64:	2105      	movs	r1, #5
 8001d66:	200c      	movs	r0, #12
 8001d68:	f004 fe58 	bl	8006a1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001d6c:	200c      	movs	r0, #12
 8001d6e:	f004 fe6f 	bl	8006a50 <HAL_NVIC_EnableIRQ>

}
 8001d72:	bf00      	nop
 8001d74:	bd80      	pop	{r7, pc}

08001d76 <LL_AHB2_GRP1_EnableClock>:
{
 8001d76:	b480      	push	{r7}
 8001d78:	b085      	sub	sp, #20
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d84:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d92:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	4013      	ands	r3, r2
 8001d98:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
}
 8001d9c:	bf00      	nop
 8001d9e:	3714      	adds	r7, #20
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dae:	1d3b      	adds	r3, r7, #4
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dbc:	2004      	movs	r0, #4
 8001dbe:	f7ff ffda 	bl	8001d76 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc2:	2002      	movs	r0, #2
 8001dc4:	f7ff ffd7 	bl	8001d76 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc8:	2001      	movs	r0, #1
 8001dca:	f7ff ffd4 	bl	8001d76 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dd6:	f005 fab1 	bl	800733c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin|SPI_CS_Pin, GPIO_PIN_RESET);
 8001dda:	2200      	movs	r2, #0
 8001ddc:	2183      	movs	r1, #131	@ 0x83
 8001dde:	4826      	ldr	r0, [pc, #152]	@ (8001e78 <MX_GPIO_Init+0xd0>)
 8001de0:	f005 faac 	bl	800733c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001de4:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001de8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001dea:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001dee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df4:	1d3b      	adds	r3, r7, #4
 8001df6:	4619      	mov	r1, r3
 8001df8:	4820      	ldr	r0, [pc, #128]	@ (8001e7c <MX_GPIO_Init+0xd4>)
 8001dfa:	f005 f917 	bl	800702c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e02:	2301      	movs	r3, #1
 8001e04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0e:	1d3b      	adds	r3, r7, #4
 8001e10:	4619      	mov	r1, r3
 8001e12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e16:	f005 f909 	bl	800702c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e1e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001e20:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001e24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e26:	2300      	movs	r3, #0
 8001e28:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e32:	f005 f8fb 	bl	800702c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin SPI_CS_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|SPI_CS_Pin;
 8001e36:	2383      	movs	r3, #131	@ 0x83
 8001e38:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e42:	2300      	movs	r3, #0
 8001e44:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e46:	1d3b      	adds	r3, r7, #4
 8001e48:	4619      	mov	r1, r3
 8001e4a:	480b      	ldr	r0, [pc, #44]	@ (8001e78 <MX_GPIO_Init+0xd0>)
 8001e4c:	f005 f8ee 	bl	800702c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001e50:	2200      	movs	r2, #0
 8001e52:	2105      	movs	r1, #5
 8001e54:	2017      	movs	r0, #23
 8001e56:	f004 fde1 	bl	8006a1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001e5a:	2017      	movs	r0, #23
 8001e5c:	f004 fdf8 	bl	8006a50 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001e60:	2200      	movs	r2, #0
 8001e62:	2105      	movs	r1, #5
 8001e64:	2028      	movs	r0, #40	@ 0x28
 8001e66:	f004 fdd9 	bl	8006a1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e6a:	2028      	movs	r0, #40	@ 0x28
 8001e6c:	f004 fdf0 	bl	8006a50 <HAL_NVIC_EnableIRQ>

}
 8001e70:	bf00      	nop
 8001e72:	3718      	adds	r7, #24
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	48000400 	.word	0x48000400
 8001e7c:	48000800 	.word	0x48000800

08001e80 <LL_AHB2_GRP1_EnableClock>:
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001e88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e8c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e8e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001e98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e9c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
}
 8001ea6:	bf00      	nop
 8001ea8:	3714      	adds	r7, #20
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr

08001eb2 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	b085      	sub	sp, #20
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001eba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ebe:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ec0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001eca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ece:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
}
 8001ed8:	bf00      	nop
 8001eda:	3714      	adds	r7, #20
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f58 <MX_I2C1_Init+0x74>)
 8001eea:	4a1c      	ldr	r2, [pc, #112]	@ (8001f5c <MX_I2C1_Init+0x78>)
 8001eec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8001eee:	4b1a      	ldr	r3, [pc, #104]	@ (8001f58 <MX_I2C1_Init+0x74>)
 8001ef0:	4a1b      	ldr	r2, [pc, #108]	@ (8001f60 <MX_I2C1_Init+0x7c>)
 8001ef2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001ef4:	4b18      	ldr	r3, [pc, #96]	@ (8001f58 <MX_I2C1_Init+0x74>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001efa:	4b17      	ldr	r3, [pc, #92]	@ (8001f58 <MX_I2C1_Init+0x74>)
 8001efc:	2201      	movs	r2, #1
 8001efe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f00:	4b15      	ldr	r3, [pc, #84]	@ (8001f58 <MX_I2C1_Init+0x74>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001f06:	4b14      	ldr	r3, [pc, #80]	@ (8001f58 <MX_I2C1_Init+0x74>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f0c:	4b12      	ldr	r3, [pc, #72]	@ (8001f58 <MX_I2C1_Init+0x74>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f12:	4b11      	ldr	r3, [pc, #68]	@ (8001f58 <MX_I2C1_Init+0x74>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f18:	4b0f      	ldr	r3, [pc, #60]	@ (8001f58 <MX_I2C1_Init+0x74>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f1e:	480e      	ldr	r0, [pc, #56]	@ (8001f58 <MX_I2C1_Init+0x74>)
 8001f20:	f005 fa56 	bl	80073d0 <HAL_I2C_Init>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001f2a:	f000 fb45 	bl	80025b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001f2e:	2100      	movs	r1, #0
 8001f30:	4809      	ldr	r0, [pc, #36]	@ (8001f58 <MX_I2C1_Init+0x74>)
 8001f32:	f005 ffd9 	bl	8007ee8 <HAL_I2CEx_ConfigAnalogFilter>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001f3c:	f000 fb3c 	bl	80025b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001f40:	2100      	movs	r1, #0
 8001f42:	4805      	ldr	r0, [pc, #20]	@ (8001f58 <MX_I2C1_Init+0x74>)
 8001f44:	f006 f81b 	bl	8007f7e <HAL_I2CEx_ConfigDigitalFilter>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001f4e:	f000 fb33 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	20000404 	.word	0x20000404
 8001f5c:	40005400 	.word	0x40005400
 8001f60:	10b17db5 	.word	0x10b17db5

08001f64 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001f68:	4b1d      	ldr	r3, [pc, #116]	@ (8001fe0 <MX_I2C3_Init+0x7c>)
 8001f6a:	4a1e      	ldr	r2, [pc, #120]	@ (8001fe4 <MX_I2C3_Init+0x80>)
 8001f6c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00910B1C;
 8001f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe0 <MX_I2C3_Init+0x7c>)
 8001f70:	4a1d      	ldr	r2, [pc, #116]	@ (8001fe8 <MX_I2C3_Init+0x84>)
 8001f72:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001f74:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe0 <MX_I2C3_Init+0x7c>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f7a:	4b19      	ldr	r3, [pc, #100]	@ (8001fe0 <MX_I2C3_Init+0x7c>)
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f80:	4b17      	ldr	r3, [pc, #92]	@ (8001fe0 <MX_I2C3_Init+0x7c>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001f86:	4b16      	ldr	r3, [pc, #88]	@ (8001fe0 <MX_I2C3_Init+0x7c>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f8c:	4b14      	ldr	r3, [pc, #80]	@ (8001fe0 <MX_I2C3_Init+0x7c>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f92:	4b13      	ldr	r3, [pc, #76]	@ (8001fe0 <MX_I2C3_Init+0x7c>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f98:	4b11      	ldr	r3, [pc, #68]	@ (8001fe0 <MX_I2C3_Init+0x7c>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001f9e:	4810      	ldr	r0, [pc, #64]	@ (8001fe0 <MX_I2C3_Init+0x7c>)
 8001fa0:	f005 fa16 	bl	80073d0 <HAL_I2C_Init>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001faa:	f000 fb05 	bl	80025b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001fae:	2100      	movs	r1, #0
 8001fb0:	480b      	ldr	r0, [pc, #44]	@ (8001fe0 <MX_I2C3_Init+0x7c>)
 8001fb2:	f005 ff99 	bl	8007ee8 <HAL_I2CEx_ConfigAnalogFilter>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001fbc:	f000 fafc 	bl	80025b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	4807      	ldr	r0, [pc, #28]	@ (8001fe0 <MX_I2C3_Init+0x7c>)
 8001fc4:	f005 ffdb 	bl	8007f7e <HAL_I2CEx_ConfigDigitalFilter>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001fce:	f000 faf3 	bl	80025b8 <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C3);
 8001fd2:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8001fd6:	f006 f81f 	bl	8008018 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001fda:	bf00      	nop
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	20000458 	.word	0x20000458
 8001fe4:	40005c00 	.word	0x40005c00
 8001fe8:	00910b1c 	.word	0x00910b1c

08001fec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b09c      	sub	sp, #112	@ 0x70
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
 8002000:	60da      	str	r2, [r3, #12]
 8002002:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002004:	f107 030c 	add.w	r3, r7, #12
 8002008:	2250      	movs	r2, #80	@ 0x50
 800200a:	2100      	movs	r1, #0
 800200c:	4618      	mov	r0, r3
 800200e:	f017 f80c 	bl	801902a <memset>
  if(i2cHandle->Instance==I2C1)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a37      	ldr	r2, [pc, #220]	@ (80020f4 <HAL_I2C_MspInit+0x108>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d127      	bne.n	800206c <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800201c:	2304      	movs	r3, #4
 800201e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002020:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002024:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002026:	f107 030c 	add.w	r3, r7, #12
 800202a:	4618      	mov	r0, r3
 800202c:	f009 f909 	bl	800b242 <HAL_RCCEx_PeriphCLKConfig>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002036:	f000 fabf 	bl	80025b8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800203a:	2002      	movs	r0, #2
 800203c:	f7ff ff20 	bl	8001e80 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002040:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002044:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002046:	2312      	movs	r3, #18
 8002048:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204e:	2300      	movs	r3, #0
 8002050:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002052:	2304      	movs	r3, #4
 8002054:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002056:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800205a:	4619      	mov	r1, r3
 800205c:	4826      	ldr	r0, [pc, #152]	@ (80020f8 <HAL_I2C_MspInit+0x10c>)
 800205e:	f004 ffe5 	bl	800702c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002062:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8002066:	f7ff ff24 	bl	8001eb2 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800206a:	e03e      	b.n	80020ea <HAL_I2C_MspInit+0xfe>
  else if(i2cHandle->Instance==I2C3)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a22      	ldr	r2, [pc, #136]	@ (80020fc <HAL_I2C_MspInit+0x110>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d139      	bne.n	80020ea <HAL_I2C_MspInit+0xfe>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002076:	2308      	movs	r3, #8
 8002078:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800207a:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800207e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002080:	f107 030c 	add.w	r3, r7, #12
 8002084:	4618      	mov	r0, r3
 8002086:	f009 f8dc 	bl	800b242 <HAL_RCCEx_PeriphCLKConfig>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 8002090:	f000 fa92 	bl	80025b8 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002094:	2001      	movs	r0, #1
 8002096:	f7ff fef3 	bl	8001e80 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800209a:	2002      	movs	r0, #2
 800209c:	f7ff fef0 	bl	8001e80 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80020a0:	2380      	movs	r3, #128	@ 0x80
 80020a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020a4:	2312      	movs	r3, #18
 80020a6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a8:	2300      	movs	r3, #0
 80020aa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ac:	2300      	movs	r3, #0
 80020ae:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80020b0:	2304      	movs	r3, #4
 80020b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80020b8:	4619      	mov	r1, r3
 80020ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020be:	f004 ffb5 	bl	800702c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80020c2:	2310      	movs	r3, #16
 80020c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020c6:	2312      	movs	r3, #18
 80020c8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ce:	2300      	movs	r3, #0
 80020d0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80020d2:	2304      	movs	r3, #4
 80020d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80020da:	4619      	mov	r1, r3
 80020dc:	4806      	ldr	r0, [pc, #24]	@ (80020f8 <HAL_I2C_MspInit+0x10c>)
 80020de:	f004 ffa5 	bl	800702c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80020e2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80020e6:	f7ff fee4 	bl	8001eb2 <LL_APB1_GRP1_EnableClock>
}
 80020ea:	bf00      	nop
 80020ec:	3770      	adds	r7, #112	@ 0x70
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40005400 	.word	0x40005400
 80020f8:	48000400 	.word	0x48000400
 80020fc:	40005c00 	.word	0x40005c00

08002100 <LL_AHB2_GRP1_EnableClock>:
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002108:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800210c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800210e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4313      	orrs	r3, r2
 8002116:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002118:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800211c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4013      	ands	r3, r2
 8002122:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002124:	68fb      	ldr	r3, [r7, #12]
}
 8002126:	bf00      	nop
 8002128:	3714      	adds	r7, #20
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
	...

08002134 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//lors d'un appuie sur un bouton, le systeme s'interrompt afin d'arriver dans cette fonction redefinie avec en parametre d'entre , le bouton sur lequel l'on a appuiy
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_14){
 800213e:	88fb      	ldrh	r3, [r7, #6]
 8002140:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002144:	d13b      	bne.n	80021be <HAL_GPIO_EXTI_Callback+0x8a>

		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)== GPIO_PIN_RESET){
 8002146:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800214a:	4849      	ldr	r0, [pc, #292]	@ (8002270 <HAL_GPIO_EXTI_Callback+0x13c>)
 800214c:	f005 f8de 	bl	800730c <HAL_GPIO_ReadPin>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d109      	bne.n	800216a <HAL_GPIO_EXTI_Callback+0x36>
					boutonAtime=0;
 8002156:	4b47      	ldr	r3, [pc, #284]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x140>)
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
					tbtn1=HAL_GetTick();
 800215c:	f003 faea 	bl	8005734 <HAL_GetTick>
 8002160:	4603      	mov	r3, r0
 8002162:	461a      	mov	r2, r3
 8002164:	4b44      	ldr	r3, [pc, #272]	@ (8002278 <HAL_GPIO_EXTI_Callback+0x144>)
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	e00b      	b.n	8002182 <HAL_GPIO_EXTI_Callback+0x4e>
				}
				else{
					boutonAtime=HAL_GetTick()-tbtn1;
 800216a:	f003 fae3 	bl	8005734 <HAL_GetTick>
 800216e:	4603      	mov	r3, r0
 8002170:	4a41      	ldr	r2, [pc, #260]	@ (8002278 <HAL_GPIO_EXTI_Callback+0x144>)
 8002172:	6812      	ldr	r2, [r2, #0]
 8002174:	1a9b      	subs	r3, r3, r2
 8002176:	461a      	mov	r2, r3
 8002178:	4b3e      	ldr	r3, [pc, #248]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x140>)
 800217a:	601a      	str	r2, [r3, #0]
					tbtn1=0;
 800217c:	4b3e      	ldr	r3, [pc, #248]	@ (8002278 <HAL_GPIO_EXTI_Callback+0x144>)
 800217e:	2200      	movs	r2, #0
 8002180:	601a      	str	r2, [r3, #0]
				}


		if(boutonAtime>=50 && boutonAtime<=400){
 8002182:	4b3c      	ldr	r3, [pc, #240]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x140>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2b31      	cmp	r3, #49	@ 0x31
 8002188:	dd0c      	ble.n	80021a4 <HAL_GPIO_EXTI_Callback+0x70>
 800218a:	4b3a      	ldr	r3, [pc, #232]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x140>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002192:	dc07      	bgt.n	80021a4 <HAL_GPIO_EXTI_Callback+0x70>
			BTN_A++;
 8002194:	4b39      	ldr	r3, [pc, #228]	@ (800227c <HAL_GPIO_EXTI_Callback+0x148>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	3301      	adds	r3, #1
 800219a:	4a38      	ldr	r2, [pc, #224]	@ (800227c <HAL_GPIO_EXTI_Callback+0x148>)
 800219c:	6013      	str	r3, [r2, #0]
			BTN_A_LONG=0;
 800219e:	4b38      	ldr	r3, [pc, #224]	@ (8002280 <HAL_GPIO_EXTI_Callback+0x14c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
		}
		if(boutonAtime>=400){
 80021a4:	4b33      	ldr	r3, [pc, #204]	@ (8002274 <HAL_GPIO_EXTI_Callback+0x140>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80021ac:	db07      	blt.n	80021be <HAL_GPIO_EXTI_Callback+0x8a>
			BTN_A_LONG++;
 80021ae:	4b34      	ldr	r3, [pc, #208]	@ (8002280 <HAL_GPIO_EXTI_Callback+0x14c>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	3301      	adds	r3, #1
 80021b4:	4a32      	ldr	r2, [pc, #200]	@ (8002280 <HAL_GPIO_EXTI_Callback+0x14c>)
 80021b6:	6013      	str	r3, [r2, #0]
			BTN_A=0;
 80021b8:	4b30      	ldr	r3, [pc, #192]	@ (800227c <HAL_GPIO_EXTI_Callback+0x148>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]
		}

	}
	if(GPIO_Pin==GPIO_PIN_15){
 80021be:	88fb      	ldrh	r3, [r7, #6]
 80021c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021c4:	d13b      	bne.n	800223e <HAL_GPIO_EXTI_Callback+0x10a>

		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)== GPIO_PIN_RESET){
 80021c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021ca:	4829      	ldr	r0, [pc, #164]	@ (8002270 <HAL_GPIO_EXTI_Callback+0x13c>)
 80021cc:	f005 f89e 	bl	800730c <HAL_GPIO_ReadPin>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d109      	bne.n	80021ea <HAL_GPIO_EXTI_Callback+0xb6>
			boutonBtime=0;
 80021d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002284 <HAL_GPIO_EXTI_Callback+0x150>)
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
			tbtn2=HAL_GetTick();
 80021dc:	f003 faaa 	bl	8005734 <HAL_GetTick>
 80021e0:	4603      	mov	r3, r0
 80021e2:	461a      	mov	r2, r3
 80021e4:	4b28      	ldr	r3, [pc, #160]	@ (8002288 <HAL_GPIO_EXTI_Callback+0x154>)
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	e00b      	b.n	8002202 <HAL_GPIO_EXTI_Callback+0xce>
		}
		else{
			boutonBtime=HAL_GetTick()-tbtn2;
 80021ea:	f003 faa3 	bl	8005734 <HAL_GetTick>
 80021ee:	4603      	mov	r3, r0
 80021f0:	4a25      	ldr	r2, [pc, #148]	@ (8002288 <HAL_GPIO_EXTI_Callback+0x154>)
 80021f2:	6812      	ldr	r2, [r2, #0]
 80021f4:	1a9b      	subs	r3, r3, r2
 80021f6:	461a      	mov	r2, r3
 80021f8:	4b22      	ldr	r3, [pc, #136]	@ (8002284 <HAL_GPIO_EXTI_Callback+0x150>)
 80021fa:	601a      	str	r2, [r3, #0]
			tbtn2=0;
 80021fc:	4b22      	ldr	r3, [pc, #136]	@ (8002288 <HAL_GPIO_EXTI_Callback+0x154>)
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
	}
		if(boutonBtime>=50 && boutonBtime<=400){
 8002202:	4b20      	ldr	r3, [pc, #128]	@ (8002284 <HAL_GPIO_EXTI_Callback+0x150>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2b31      	cmp	r3, #49	@ 0x31
 8002208:	dd0c      	ble.n	8002224 <HAL_GPIO_EXTI_Callback+0xf0>
 800220a:	4b1e      	ldr	r3, [pc, #120]	@ (8002284 <HAL_GPIO_EXTI_Callback+0x150>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002212:	dc07      	bgt.n	8002224 <HAL_GPIO_EXTI_Callback+0xf0>
			BTN_B++;
 8002214:	4b1d      	ldr	r3, [pc, #116]	@ (800228c <HAL_GPIO_EXTI_Callback+0x158>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	3301      	adds	r3, #1
 800221a:	4a1c      	ldr	r2, [pc, #112]	@ (800228c <HAL_GPIO_EXTI_Callback+0x158>)
 800221c:	6013      	str	r3, [r2, #0]
			BTN_B_LONG=0;
 800221e:	4b1c      	ldr	r3, [pc, #112]	@ (8002290 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
		}
		if(boutonBtime>=400){
 8002224:	4b17      	ldr	r3, [pc, #92]	@ (8002284 <HAL_GPIO_EXTI_Callback+0x150>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800222c:	db07      	blt.n	800223e <HAL_GPIO_EXTI_Callback+0x10a>
			BTN_B_LONG++;
 800222e:	4b18      	ldr	r3, [pc, #96]	@ (8002290 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	3301      	adds	r3, #1
 8002234:	4a16      	ldr	r2, [pc, #88]	@ (8002290 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002236:	6013      	str	r3, [r2, #0]
			BTN_B=0;
 8002238:	4b14      	ldr	r3, [pc, #80]	@ (800228c <HAL_GPIO_EXTI_Callback+0x158>)
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]



	}

	if(GPIO_Pin==GPIO_PIN_9){
 800223e:	88fb      	ldrh	r3, [r7, #6]
 8002240:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002244:	d10f      	bne.n	8002266 <HAL_GPIO_EXTI_Callback+0x132>

		if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_9)== GPIO_PIN_RESET){
 8002246:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800224a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800224e:	f005 f85d 	bl	800730c <HAL_GPIO_ReadPin>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d103      	bne.n	8002260 <HAL_GPIO_EXTI_Callback+0x12c>

			flag_usb_mounted=0;
 8002258:	4b0e      	ldr	r3, [pc, #56]	@ (8002294 <HAL_GPIO_EXTI_Callback+0x160>)
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]




	}
}
 800225e:	e002      	b.n	8002266 <HAL_GPIO_EXTI_Callback+0x132>
			flag_usb_mounted=1;
 8002260:	4b0c      	ldr	r3, [pc, #48]	@ (8002294 <HAL_GPIO_EXTI_Callback+0x160>)
 8002262:	2201      	movs	r2, #1
 8002264:	601a      	str	r2, [r3, #0]
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	48000800 	.word	0x48000800
 8002274:	200005d0 	.word	0x200005d0
 8002278:	200005d8 	.word	0x200005d8
 800227c:	20000524 	.word	0x20000524
 8002280:	200005e4 	.word	0x200005e4
 8002284:	200005d4 	.word	0x200005d4
 8002288:	200005dc 	.word	0x200005dc
 800228c:	20000528 	.word	0x20000528
 8002290:	200005e0 	.word	0x200005e0
 8002294:	200006c0 	.word	0x200006c0

08002298 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08a      	sub	sp, #40	@ 0x28
 800229c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800229e:	f003 f9cf 	bl	8005640 <HAL_Init>

  /* USER CODE BEGIN Init */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a2:	1d3b      	adds	r3, r7, #4
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	605a      	str	r2, [r3, #4]
 80022aa:	609a      	str	r2, [r3, #8]
 80022ac:	60da      	str	r2, [r3, #12]
 80022ae:	611a      	str	r2, [r3, #16]
   void (*boot_jump)(void);

   __HAL_RCC_GPIOC_CLK_ENABLE();
 80022b0:	2004      	movs	r0, #4
 80022b2:	f7ff ff25 	bl	8002100 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_14;
 80022b6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80022ba:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022bc:	2300      	movs	r3, #0
 80022be:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022c4:	1d3b      	adds	r3, r7, #4
 80022c6:	4619      	mov	r1, r3
 80022c8:	485b      	ldr	r0, [pc, #364]	@ (8002438 <main+0x1a0>)
 80022ca:	f004 feaf 	bl	800702c <HAL_GPIO_Init>
    /* If both Select and Reset button held down at boot time, then immediately
     * jump to DFU bootloader, rather than start the Snickerdoodle application.
     */
    if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14) == GPIO_PIN_RESET) &&
 80022ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022d2:	4859      	ldr	r0, [pc, #356]	@ (8002438 <main+0x1a0>)
 80022d4:	f005 f81a 	bl	800730c <HAL_GPIO_ReadPin>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d115      	bne.n	800230a <main+0x72>
  	  (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_RESET))
 80022de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022e2:	4855      	ldr	r0, [pc, #340]	@ (8002438 <main+0x1a0>)
 80022e4:	f005 f812 	bl	800730c <HAL_GPIO_ReadPin>
 80022e8:	4603      	mov	r3, r0
    if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14) == GPIO_PIN_RESET) &&
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d10d      	bne.n	800230a <main+0x72>
    {
  	  HAL_DeInit();
 80022ee:	f003 f9c7 	bl	8005680 <HAL_DeInit>
  	  boot_jump = (void (*)(void))(*((uint32_t *)(SYS_MEM_START_ADDR + 4)));
 80022f2:	4b52      	ldr	r3, [pc, #328]	@ (800243c <main+0x1a4>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	61fb      	str	r3, [r7, #28]
  	  __set_MSP(*(__IO uint32_t*)SYS_MEM_START_ADDR);
 80022f8:	4b51      	ldr	r3, [pc, #324]	@ (8002440 <main+0x1a8>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	f383 8808 	msr	MSP, r3
}
 8002304:	bf00      	nop

  	  /* NOTE WELL: This call never returns: */
  	  boot_jump();
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	4798      	blx	r3
    }
    if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==GPIO_PIN_RESET){
 800230a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800230e:	484a      	ldr	r0, [pc, #296]	@ (8002438 <main+0x1a0>)
 8002310:	f004 fffc 	bl	800730c <HAL_GPIO_ReadPin>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d102      	bne.n	8002320 <main+0x88>
 	   modesansechec=1;
 800231a:	4b4a      	ldr	r3, [pc, #296]	@ (8002444 <main+0x1ac>)
 800231c:	2201      	movs	r2, #1
 800231e:	601a      	str	r2, [r3, #0]
    }
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002320:	f000 f8b4 	bl	800248c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002324:	f000 f918 	bl	8002558 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002328:	f7ff fd3e 	bl	8001da8 <MX_GPIO_Init>

  MX_DMA_Init();
 800232c:	f7ff fd09 	bl	8001d42 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8002330:	f002 ff38 	bl	80051a4 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8002334:	f7ff f96e 	bl	8001614 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002338:	f7ff fdd4 	bl	8001ee4 <MX_I2C1_Init>
  MX_I2C3_Init();
 800233c:	f7ff fe12 	bl	8001f64 <MX_I2C3_Init>
  MX_RTC_Init();
 8002340:	f000 f96a 	bl	8002618 <MX_RTC_Init>
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,GPIO_PIN_SET);
 8002344:	2201      	movs	r2, #1
 8002346:	2101      	movs	r1, #1
 8002348:	483f      	ldr	r0, [pc, #252]	@ (8002448 <main+0x1b0>)
 800234a:	f004 fff7 	bl	800733c <HAL_GPIO_WritePin>
  MX_SPI1_Init();
 800234e:	f000 fa87 	bl	8002860 <MX_SPI1_Init>
  MX_TIM2_Init();
 8002352:	f002 fe5b 	bl	800500c <MX_TIM2_Init>
  MX_TIM16_Init();
 8002356:	f002 fea7 	bl	80050a8 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
	ssd1306_Init();
 800235a:	f000 fb3d 	bl	80029d8 <ssd1306_Init>

	HAL_Delay(10);
 800235e:	200a      	movs	r0, #10
 8002360:	f003 fa00 	bl	8005764 <HAL_Delay>
	ssd1306_Fill(Black);
 8002364:	2000      	movs	r0, #0
 8002366:	f000 fba1 	bl	8002aac <ssd1306_Fill>

	ssd1306_DrawBitmap(32, 32, startimg, 64, 32, White);
 800236a:	2301      	movs	r3, #1
 800236c:	9301      	str	r3, [sp, #4]
 800236e:	2320      	movs	r3, #32
 8002370:	9300      	str	r3, [sp, #0]
 8002372:	2340      	movs	r3, #64	@ 0x40
 8002374:	4a35      	ldr	r2, [pc, #212]	@ (800244c <main+0x1b4>)
 8002376:	2120      	movs	r1, #32
 8002378:	2020      	movs	r0, #32
 800237a:	f000 fd94 	bl	8002ea6 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 800237e:	f000 fbad 	bl	8002adc <ssd1306_UpdateScreen>


	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 8002382:	2203      	movs	r2, #3
 8002384:	4932      	ldr	r1, [pc, #200]	@ (8002450 <main+0x1b8>)
 8002386:	4833      	ldr	r0, [pc, #204]	@ (8002454 <main+0x1bc>)
 8002388:	f003 fd24 	bl	8005dd4 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);
 800238c:	4832      	ldr	r0, [pc, #200]	@ (8002458 <main+0x1c0>)
 800238e:	f00a fc81 	bl	800cc94 <HAL_TIM_Base_Start>

	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_SET);
 8002392:	2201      	movs	r2, #1
 8002394:	2101      	movs	r1, #1
 8002396:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800239a:	f004 ffcf 	bl	800733c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800239e:	2064      	movs	r0, #100	@ 0x64
 80023a0:	f003 f9e0 	bl	8005764 <HAL_Delay>
	GNSS_Init(&GNSSData, &hlpuart1);
 80023a4:	492d      	ldr	r1, [pc, #180]	@ (800245c <main+0x1c4>)
 80023a6:	482e      	ldr	r0, [pc, #184]	@ (8002460 <main+0x1c8>)
 80023a8:	f7fe fe12 	bl	8000fd0 <GNSS_Init>


	HAL_UART_Abort(&hlpuart1);
 80023ac:	482b      	ldr	r0, [pc, #172]	@ (800245c <main+0x1c4>)
 80023ae:	f00b f9e5 	bl	800d77c <HAL_UART_Abort>
	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)workingbuffer, 100);
 80023b2:	2264      	movs	r2, #100	@ 0x64
 80023b4:	492b      	ldr	r1, [pc, #172]	@ (8002464 <main+0x1cc>)
 80023b6:	4829      	ldr	r0, [pc, #164]	@ (800245c <main+0x1c4>)
 80023b8:	f00b f994 	bl	800d6e4 <HAL_UART_Receive_DMA>

	SPIF_Init(&hspif1, &hspi1, GPIOB, GPIO_PIN_7);
 80023bc:	2380      	movs	r3, #128	@ 0x80
 80023be:	4a22      	ldr	r2, [pc, #136]	@ (8002448 <main+0x1b0>)
 80023c0:	4929      	ldr	r1, [pc, #164]	@ (8002468 <main+0x1d0>)
 80023c2:	482a      	ldr	r0, [pc, #168]	@ (800246c <main+0x1d4>)
 80023c4:	f014 ff39 	bl	801723a <SPIF_Init>
	HAL_Delay(100);
 80023c8:	2064      	movs	r0, #100	@ 0x64
 80023ca:	f003 f9cb 	bl	8005764 <HAL_Delay>
	ssd1306_Fill(Black);
 80023ce:	2000      	movs	r0, #0
 80023d0:	f000 fb6c 	bl	8002aac <ssd1306_Fill>

	bmp581->i2c=&hi2c1;
 80023d4:	4b26      	ldr	r3, [pc, #152]	@ (8002470 <main+0x1d8>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a26      	ldr	r2, [pc, #152]	@ (8002474 <main+0x1dc>)
 80023da:	601a      	str	r2, [r3, #0]
	bmp581->addr=0x47;
 80023dc:	4b24      	ldr	r3, [pc, #144]	@ (8002470 <main+0x1d8>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2247      	movs	r2, #71	@ 0x47
 80023e2:	711a      	strb	r2, [r3, #4]

	if(bmp581_init_precise_normal(&bmp581)!=0){
 80023e4:	4822      	ldr	r0, [pc, #136]	@ (8002470 <main+0x1d8>)
 80023e6:	f7ff fbb5 	bl	8001b54 <bmp581_init_precise_normal>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d00f      	beq.n	8002410 <main+0x178>
		ssd1306_SetCursor(32,42);
 80023f0:	212a      	movs	r1, #42	@ 0x2a
 80023f2:	2020      	movs	r0, #32
 80023f4:	f000 fc9c 	bl	8002d30 <ssd1306_SetCursor>
		ssd1306_WriteString("bmp prbm", Font_7x10, White);
 80023f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002478 <main+0x1e0>)
 80023fa:	2301      	movs	r3, #1
 80023fc:	ca06      	ldmia	r2, {r1, r2}
 80023fe:	481f      	ldr	r0, [pc, #124]	@ (800247c <main+0x1e4>)
 8002400:	f000 fc70 	bl	8002ce4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8002404:	f000 fb6a 	bl	8002adc <ssd1306_UpdateScreen>
		HAL_Delay(1000);
 8002408:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800240c:	f003 f9aa 	bl	8005764 <HAL_Delay>

	}
	state=STATE_SPEED;
 8002410:	4b1b      	ldr	r3, [pc, #108]	@ (8002480 <main+0x1e8>)
 8002412:	2200      	movs	r2, #0
 8002414:	701a      	strb	r2, [r3, #0]
	BTN_A=0;
 8002416:	4b1b      	ldr	r3, [pc, #108]	@ (8002484 <main+0x1ec>)
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]
	BTN_A_LONG=0;
 800241c:	4b1a      	ldr	r3, [pc, #104]	@ (8002488 <main+0x1f0>)
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]

	HAL_Delay(200);
 8002422:	20c8      	movs	r0, #200	@ 0xc8
 8002424:	f003 f99e 	bl	8005764 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002428:	f011 fcd2 	bl	8013dd0 <osKernelInitialize>
  MX_FREERTOS_Init();
 800242c:	f7ff fabc 	bl	80019a8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002430:	f011 fcf2 	bl	8013e18 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002434:	bf00      	nop
 8002436:	e7fd      	b.n	8002434 <main+0x19c>
 8002438:	48000800 	.word	0x48000800
 800243c:	1fff0004 	.word	0x1fff0004
 8002440:	1fff0000 	.word	0x1fff0000
 8002444:	200006bc 	.word	0x200006bc
 8002448:	48000400 	.word	0x48000400
 800244c:	0801e708 	.word	0x0801e708
 8002450:	2000054c 	.word	0x2000054c
 8002454:	20000328 	.word	0x20000328
 8002458:	20000bc0 	.word	0x20000bc0
 800245c:	20000c64 	.word	0x20000c64
 8002460:	200005f0 	.word	0x200005f0
 8002464:	200004b4 	.word	0x200004b4
 8002468:	200006e8 	.word	0x200006e8
 800246c:	2000052c 	.word	0x2000052c
 8002470:	200005ec 	.word	0x200005ec
 8002474:	20000404 	.word	0x20000404
 8002478:	20000020 	.word	0x20000020
 800247c:	0801e388 	.word	0x0801e388
 8002480:	200004ac 	.word	0x200004ac
 8002484:	20000524 	.word	0x20000524
 8002488:	200005e4 	.word	0x200005e4

0800248c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b09a      	sub	sp, #104	@ 0x68
 8002490:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002492:	f107 0320 	add.w	r3, r7, #32
 8002496:	2248      	movs	r2, #72	@ 0x48
 8002498:	2100      	movs	r1, #0
 800249a:	4618      	mov	r0, r3
 800249c:	f016 fdc5 	bl	801902a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024a0:	1d3b      	adds	r3, r7, #4
 80024a2:	2200      	movs	r2, #0
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	605a      	str	r2, [r3, #4]
 80024a8:	609a      	str	r2, [r3, #8]
 80024aa:	60da      	str	r2, [r3, #12]
 80024ac:	611a      	str	r2, [r3, #16]
 80024ae:	615a      	str	r2, [r3, #20]
 80024b0:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024b2:	4b28      	ldr	r3, [pc, #160]	@ (8002554 <SystemClock_Config+0xc8>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80024ba:	4a26      	ldr	r2, [pc, #152]	@ (8002554 <SystemClock_Config+0xc8>)
 80024bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024c0:	6013      	str	r3, [r2, #0]
 80024c2:	4b24      	ldr	r3, [pc, #144]	@ (8002554 <SystemClock_Config+0xc8>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80024ca:	603b      	str	r3, [r7, #0]
 80024cc:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 80024ce:	2343      	movs	r3, #67	@ 0x43
 80024d0:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024d6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80024de:	2301      	movs	r3, #1
 80024e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024e2:	2340      	movs	r3, #64	@ 0x40
 80024e4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024e6:	2302      	movs	r3, #2
 80024e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024ea:	2303      	movs	r3, #3
 80024ec:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80024ee:	2330      	movs	r3, #48	@ 0x30
 80024f0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 32;
 80024f2:	2320      	movs	r3, #32
 80024f4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024f6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 80024fc:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 8002500:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002502:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002506:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002508:	f107 0320 	add.w	r3, r7, #32
 800250c:	4618      	mov	r0, r3
 800250e:	f007 feb5 	bl	800a27c <HAL_RCC_OscConfig>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002518:	f000 f84e 	bl	80025b8 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800251c:	236f      	movs	r3, #111	@ 0x6f
 800251e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002520:	2303      	movs	r3, #3
 8002522:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002524:	2300      	movs	r3, #0
 8002526:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002528:	2300      	movs	r3, #0
 800252a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800252c:	2300      	movs	r3, #0
 800252e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8002530:	2380      	movs	r3, #128	@ 0x80
 8002532:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002534:	2300      	movs	r3, #0
 8002536:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002538:	1d3b      	adds	r3, r7, #4
 800253a:	2103      	movs	r1, #3
 800253c:	4618      	mov	r0, r3
 800253e:	f008 fa11 	bl	800a964 <HAL_RCC_ClockConfig>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002548:	f000 f836 	bl	80025b8 <Error_Handler>
  }
}
 800254c:	bf00      	nop
 800254e:	3768      	adds	r7, #104	@ 0x68
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	58000400 	.word	0x58000400

08002558 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b094      	sub	sp, #80	@ 0x50
 800255c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800255e:	463b      	mov	r3, r7
 8002560:	2250      	movs	r2, #80	@ 0x50
 8002562:	2100      	movs	r1, #0
 8002564:	4618      	mov	r0, r3
 8002566:	f016 fd60 	bl	801902a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 800256a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800256e:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8002570:	2300      	movs	r3, #0
 8002572:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002574:	2310      	movs	r3, #16
 8002576:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002578:	463b      	mov	r3, r7
 800257a:	4618      	mov	r0, r3
 800257c:	f008 fe61 	bl	800b242 <HAL_RCCEx_PeriphCLKConfig>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8002586:	f000 f817 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800258a:	bf00      	nop
 800258c:	3750      	adds	r7, #80	@ 0x50
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
	...

08002594 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a04      	ldr	r2, [pc, #16]	@ (80025b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d101      	bne.n	80025aa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80025a6:	f003 f8b1 	bl	800570c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40012c00 	.word	0x40012c00

080025b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80025bc:	b672      	cpsid	i
}
 80025be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025c0:	bf00      	nop
 80025c2:	e7fd      	b.n	80025c0 <Error_Handler+0x8>

080025c4 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80025c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80025dc:	bf00      	nop
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr

080025e6 <LL_APB1_GRP1_EnableClock>:
{
 80025e6:	b480      	push	{r7}
 80025e8:	b085      	sub	sp, #20
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80025ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025f2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80025f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80025fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002602:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4013      	ands	r3, r2
 8002608:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800260a:	68fb      	ldr	r3, [r7, #12]
}
 800260c:	bf00      	nop
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b086      	sub	sp, #24
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800261e:	1d3b      	adds	r3, r7, #4
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]
 800262a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800262c:	2300      	movs	r3, #0
 800262e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002630:	4b27      	ldr	r3, [pc, #156]	@ (80026d0 <MX_RTC_Init+0xb8>)
 8002632:	4a28      	ldr	r2, [pc, #160]	@ (80026d4 <MX_RTC_Init+0xbc>)
 8002634:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002636:	4b26      	ldr	r3, [pc, #152]	@ (80026d0 <MX_RTC_Init+0xb8>)
 8002638:	2200      	movs	r2, #0
 800263a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 99;
 800263c:	4b24      	ldr	r3, [pc, #144]	@ (80026d0 <MX_RTC_Init+0xb8>)
 800263e:	2263      	movs	r2, #99	@ 0x63
 8002640:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 9999;
 8002642:	4b23      	ldr	r3, [pc, #140]	@ (80026d0 <MX_RTC_Init+0xb8>)
 8002644:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002648:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800264a:	4b21      	ldr	r3, [pc, #132]	@ (80026d0 <MX_RTC_Init+0xb8>)
 800264c:	2200      	movs	r2, #0
 800264e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002650:	4b1f      	ldr	r3, [pc, #124]	@ (80026d0 <MX_RTC_Init+0xb8>)
 8002652:	2200      	movs	r2, #0
 8002654:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002656:	4b1e      	ldr	r3, [pc, #120]	@ (80026d0 <MX_RTC_Init+0xb8>)
 8002658:	2200      	movs	r2, #0
 800265a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800265c:	4b1c      	ldr	r3, [pc, #112]	@ (80026d0 <MX_RTC_Init+0xb8>)
 800265e:	2200      	movs	r2, #0
 8002660:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002662:	481b      	ldr	r0, [pc, #108]	@ (80026d0 <MX_RTC_Init+0xb8>)
 8002664:	f009 f874 	bl	800b750 <HAL_RTC_Init>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 800266e:	f7ff ffa3 	bl	80025b8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002672:	2300      	movs	r3, #0
 8002674:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002676:	2300      	movs	r3, #0
 8002678:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800267a:	2300      	movs	r3, #0
 800267c:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 800267e:	2300      	movs	r3, #0
 8002680:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002682:	2300      	movs	r3, #0
 8002684:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002686:	2300      	movs	r3, #0
 8002688:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800268a:	1d3b      	adds	r3, r7, #4
 800268c:	2201      	movs	r2, #1
 800268e:	4619      	mov	r1, r3
 8002690:	480f      	ldr	r0, [pc, #60]	@ (80026d0 <MX_RTC_Init+0xb8>)
 8002692:	f009 f8e5 	bl	800b860 <HAL_RTC_SetTime>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <MX_RTC_Init+0x88>
  {
    Error_Handler();
 800269c:	f7ff ff8c 	bl	80025b8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80026a0:	2301      	movs	r3, #1
 80026a2:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80026a4:	2301      	movs	r3, #1
 80026a6:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80026a8:	2301      	movs	r3, #1
 80026aa:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80026ac:	2300      	movs	r3, #0
 80026ae:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80026b0:	463b      	mov	r3, r7
 80026b2:	2201      	movs	r2, #1
 80026b4:	4619      	mov	r1, r3
 80026b6:	4806      	ldr	r0, [pc, #24]	@ (80026d0 <MX_RTC_Init+0xb8>)
 80026b8:	f009 f9cf 	bl	800ba5a <HAL_RTC_SetDate>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 80026c2:	f7ff ff79 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80026c6:	bf00      	nop
 80026c8:	3718      	adds	r7, #24
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	200006c4 	.word	0x200006c4
 80026d4:	40002800 	.word	0x40002800

080026d8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b096      	sub	sp, #88	@ 0x58
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026e0:	f107 0308 	add.w	r3, r7, #8
 80026e4:	2250      	movs	r2, #80	@ 0x50
 80026e6:	2100      	movs	r1, #0
 80026e8:	4618      	mov	r0, r3
 80026ea:	f016 fc9e 	bl	801902a <memset>
  if(rtcHandle->Instance==RTC)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a0e      	ldr	r2, [pc, #56]	@ (800272c <HAL_RTC_MspInit+0x54>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d115      	bne.n	8002724 <HAL_RTC_MspInit+0x4c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80026f8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80026fc:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
 80026fe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002702:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002704:	f107 0308 	add.w	r3, r7, #8
 8002708:	4618      	mov	r0, r3
 800270a:	f008 fd9a 	bl	800b242 <HAL_RCCEx_PeriphCLKConfig>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002714:	f7ff ff50 	bl	80025b8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002718:	f7ff ff54 	bl	80025c4 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800271c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002720:	f7ff ff61 	bl	80025e6 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002724:	bf00      	nop
 8002726:	3758      	adds	r7, #88	@ 0x58
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40002800 	.word	0x40002800

08002730 <set_time>:
  }
}

/* USER CODE BEGIN 1 */
void set_time (uint8_t hr, uint8_t min, uint8_t sec)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b088      	sub	sp, #32
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	71fb      	strb	r3, [r7, #7]
 800273a:	460b      	mov	r3, r1
 800273c:	71bb      	strb	r3, [r7, #6]
 800273e:	4613      	mov	r3, r2
 8002740:	717b      	strb	r3, [r7, #5]
	RTC_TimeTypeDef sTime = {0};
 8002742:	f107 030c 	add.w	r3, r7, #12
 8002746:	2200      	movs	r2, #0
 8002748:	601a      	str	r2, [r3, #0]
 800274a:	605a      	str	r2, [r3, #4]
 800274c:	609a      	str	r2, [r3, #8]
 800274e:	60da      	str	r2, [r3, #12]
 8002750:	611a      	str	r2, [r3, #16]
	sTime.Hours = hr;
 8002752:	79fb      	ldrb	r3, [r7, #7]
 8002754:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = min;
 8002756:	79bb      	ldrb	r3, [r7, #6]
 8002758:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = sec;
 800275a:	797b      	ldrb	r3, [r7, #5]
 800275c:	73bb      	strb	r3, [r7, #14]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800275e:	2300      	movs	r3, #0
 8002760:	61bb      	str	r3, [r7, #24]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002762:	2300      	movs	r3, #0
 8002764:	61fb      	str	r3, [r7, #28]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002766:	f107 030c 	add.w	r3, r7, #12
 800276a:	2200      	movs	r2, #0
 800276c:	4619      	mov	r1, r3
 800276e:	4806      	ldr	r0, [pc, #24]	@ (8002788 <set_time+0x58>)
 8002770:	f009 f876 	bl	800b860 <HAL_RTC_SetTime>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <set_time+0x4e>
	{
		Error_Handler();
 800277a:	f7ff ff1d 	bl	80025b8 <Error_Handler>
	}
}
 800277e:	bf00      	nop
 8002780:	3720      	adds	r7, #32
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	200006c4 	.word	0x200006c4

0800278c <get_time_date>:
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2345);  // backup register
}


void get_time_date()
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
  RTC_DateTypeDef gDate;
  RTC_TimeTypeDef gTime;

  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8002792:	463b      	mov	r3, r7
 8002794:	2200      	movs	r2, #0
 8002796:	4619      	mov	r1, r3
 8002798:	4811      	ldr	r0, [pc, #68]	@ (80027e0 <get_time_date+0x54>)
 800279a:	f009 f900 	bl	800b99e <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800279e:	f107 0314 	add.w	r3, r7, #20
 80027a2:	2200      	movs	r2, #0
 80027a4:	4619      	mov	r1, r3
 80027a6:	480e      	ldr	r0, [pc, #56]	@ (80027e0 <get_time_date+0x54>)
 80027a8:	f009 f9e0 	bl	800bb6c <HAL_RTC_GetDate>

  SEC=gTime.Seconds;
 80027ac:	78ba      	ldrb	r2, [r7, #2]
 80027ae:	4b0d      	ldr	r3, [pc, #52]	@ (80027e4 <get_time_date+0x58>)
 80027b0:	701a      	strb	r2, [r3, #0]
  HR=gTime.Hours;
 80027b2:	783a      	ldrb	r2, [r7, #0]
 80027b4:	4b0c      	ldr	r3, [pc, #48]	@ (80027e8 <get_time_date+0x5c>)
 80027b6:	701a      	strb	r2, [r3, #0]
  MINUTE=gTime.Minutes;
 80027b8:	787a      	ldrb	r2, [r7, #1]
 80027ba:	4b0c      	ldr	r3, [pc, #48]	@ (80027ec <get_time_date+0x60>)
 80027bc:	701a      	strb	r2, [r3, #0]
  JOURS=gDate.Date;
 80027be:	7dba      	ldrb	r2, [r7, #22]
 80027c0:	4b0b      	ldr	r3, [pc, #44]	@ (80027f0 <get_time_date+0x64>)
 80027c2:	701a      	strb	r2, [r3, #0]
  MOIS=gDate.Month;
 80027c4:	7d7a      	ldrb	r2, [r7, #21]
 80027c6:	4b0b      	ldr	r3, [pc, #44]	@ (80027f4 <get_time_date+0x68>)
 80027c8:	701a      	strb	r2, [r3, #0]
  ANNEE=gDate.Year+2000;
 80027ca:	7dfb      	ldrb	r3, [r7, #23]
 80027cc:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	4b09      	ldr	r3, [pc, #36]	@ (80027f8 <get_time_date+0x6c>)
 80027d4:	801a      	strh	r2, [r3, #0]
  /* Display time Format: hh:mm:ss */
  //sprintf((char*)time,"%02d:%02d:%02d",gTime.Hours, gTime.Minutes, gTime.Seconds);

  /* Display date Format: dd-mm-yyyy */
  //sprintf((char*)date,"%02d-%02d-%2d",gDate.Date, gDate.Month, 2000 + gDate.Year);
}
 80027d6:	bf00      	nop
 80027d8:	3718      	adds	r7, #24
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	200006c4 	.word	0x200006c4
 80027e4:	200005c8 	.word	0x200005c8
 80027e8:	200005c9 	.word	0x200005c9
 80027ec:	200005ca 	.word	0x200005ca
 80027f0:	20000014 	.word	0x20000014
 80027f4:	20000015 	.word	0x20000015
 80027f8:	20000016 	.word	0x20000016

080027fc <LL_AHB2_GRP1_EnableClock>:
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002804:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002808:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800280a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4313      	orrs	r3, r2
 8002812:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002814:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002818:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4013      	ands	r3, r2
 800281e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002820:	68fb      	ldr	r3, [r7, #12]
}
 8002822:	bf00      	nop
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr

0800282e <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800282e:	b480      	push	{r7}
 8002830:	b085      	sub	sp, #20
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002836:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800283a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800283c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4313      	orrs	r3, r2
 8002844:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002846:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800284a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4013      	ands	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002852:	68fb      	ldr	r3, [r7, #12]
}
 8002854:	bf00      	nop
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002864:	4b1b      	ldr	r3, [pc, #108]	@ (80028d4 <MX_SPI1_Init+0x74>)
 8002866:	4a1c      	ldr	r2, [pc, #112]	@ (80028d8 <MX_SPI1_Init+0x78>)
 8002868:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800286a:	4b1a      	ldr	r3, [pc, #104]	@ (80028d4 <MX_SPI1_Init+0x74>)
 800286c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002870:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002872:	4b18      	ldr	r3, [pc, #96]	@ (80028d4 <MX_SPI1_Init+0x74>)
 8002874:	2200      	movs	r2, #0
 8002876:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002878:	4b16      	ldr	r3, [pc, #88]	@ (80028d4 <MX_SPI1_Init+0x74>)
 800287a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800287e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002880:	4b14      	ldr	r3, [pc, #80]	@ (80028d4 <MX_SPI1_Init+0x74>)
 8002882:	2200      	movs	r2, #0
 8002884:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002886:	4b13      	ldr	r3, [pc, #76]	@ (80028d4 <MX_SPI1_Init+0x74>)
 8002888:	2200      	movs	r2, #0
 800288a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800288c:	4b11      	ldr	r3, [pc, #68]	@ (80028d4 <MX_SPI1_Init+0x74>)
 800288e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002892:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002894:	4b0f      	ldr	r3, [pc, #60]	@ (80028d4 <MX_SPI1_Init+0x74>)
 8002896:	2210      	movs	r2, #16
 8002898:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800289a:	4b0e      	ldr	r3, [pc, #56]	@ (80028d4 <MX_SPI1_Init+0x74>)
 800289c:	2200      	movs	r2, #0
 800289e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80028a0:	4b0c      	ldr	r3, [pc, #48]	@ (80028d4 <MX_SPI1_Init+0x74>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028a6:	4b0b      	ldr	r3, [pc, #44]	@ (80028d4 <MX_SPI1_Init+0x74>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80028ac:	4b09      	ldr	r3, [pc, #36]	@ (80028d4 <MX_SPI1_Init+0x74>)
 80028ae:	2207      	movs	r2, #7
 80028b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80028b2:	4b08      	ldr	r3, [pc, #32]	@ (80028d4 <MX_SPI1_Init+0x74>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80028b8:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <MX_SPI1_Init+0x74>)
 80028ba:	2208      	movs	r2, #8
 80028bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028be:	4805      	ldr	r0, [pc, #20]	@ (80028d4 <MX_SPI1_Init+0x74>)
 80028c0:	f009 fa64 	bl	800bd8c <HAL_SPI_Init>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80028ca:	f7ff fe75 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	200006e8 	.word	0x200006e8
 80028d8:	40013000 	.word	0x40013000

080028dc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e4:	f107 030c 	add.w	r3, r7, #12
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]
 80028ec:	605a      	str	r2, [r3, #4]
 80028ee:	609a      	str	r2, [r3, #8]
 80028f0:	60da      	str	r2, [r3, #12]
 80028f2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a18      	ldr	r2, [pc, #96]	@ (800295c <HAL_SPI_MspInit+0x80>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d12a      	bne.n	8002954 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028fe:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002902:	f7ff ff94 	bl	800282e <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002906:	2001      	movs	r0, #1
 8002908:	f7ff ff78 	bl	80027fc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800290c:	2002      	movs	r0, #2
 800290e:	f7ff ff75 	bl	80027fc <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6;
 8002912:	2342      	movs	r3, #66	@ 0x42
 8002914:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002916:	2302      	movs	r3, #2
 8002918:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291a:	2300      	movs	r3, #0
 800291c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800291e:	2300      	movs	r3, #0
 8002920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002922:	2305      	movs	r3, #5
 8002924:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002926:	f107 030c 	add.w	r3, r7, #12
 800292a:	4619      	mov	r1, r3
 800292c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002930:	f004 fb7c 	bl	800702c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002934:	2320      	movs	r3, #32
 8002936:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002938:	2302      	movs	r3, #2
 800293a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293c:	2300      	movs	r3, #0
 800293e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002940:	2300      	movs	r3, #0
 8002942:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002944:	2305      	movs	r3, #5
 8002946:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002948:	f107 030c 	add.w	r3, r7, #12
 800294c:	4619      	mov	r1, r3
 800294e:	4804      	ldr	r0, [pc, #16]	@ (8002960 <HAL_SPI_MspInit+0x84>)
 8002950:	f004 fb6c 	bl	800702c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002954:	bf00      	nop
 8002956:	3720      	adds	r7, #32
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	40013000 	.word	0x40013000
 8002960:	48000400 	.word	0x48000400

08002964 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

extern uint8_t bufferscreen[50];

void ssd1306_Reset(void) {
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002968:	bf00      	nop
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
	...

08002974 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af04      	add	r7, sp, #16
 800297a:	4603      	mov	r3, r0
 800297c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800297e:	f04f 33ff 	mov.w	r3, #4294967295
 8002982:	9302      	str	r3, [sp, #8]
 8002984:	2301      	movs	r3, #1
 8002986:	9301      	str	r3, [sp, #4]
 8002988:	1dfb      	adds	r3, r7, #7
 800298a:	9300      	str	r3, [sp, #0]
 800298c:	2301      	movs	r3, #1
 800298e:	2200      	movs	r2, #0
 8002990:	2178      	movs	r1, #120	@ 0x78
 8002992:	4803      	ldr	r0, [pc, #12]	@ (80029a0 <ssd1306_WriteCommand+0x2c>)
 8002994:	f004 fdb8 	bl	8007508 <HAL_I2C_Mem_Write>
}
 8002998:	bf00      	nop
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	20000458 	.word	0x20000458

080029a4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b086      	sub	sp, #24
 80029a8:	af04      	add	r7, sp, #16
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	f04f 32ff 	mov.w	r2, #4294967295
 80029b6:	9202      	str	r2, [sp, #8]
 80029b8:	9301      	str	r3, [sp, #4]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	2301      	movs	r3, #1
 80029c0:	2240      	movs	r2, #64	@ 0x40
 80029c2:	2178      	movs	r1, #120	@ 0x78
 80029c4:	4803      	ldr	r0, [pc, #12]	@ (80029d4 <ssd1306_WriteData+0x30>)
 80029c6:	f004 fd9f 	bl	8007508 <HAL_I2C_Mem_Write>
}
 80029ca:	bf00      	nop
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	20000458 	.word	0x20000458

080029d8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80029dc:	f7ff ffc2 	bl	8002964 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80029e0:	2064      	movs	r0, #100	@ 0x64
 80029e2:	f002 febf 	bl	8005764 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80029e6:	2000      	movs	r0, #0
 80029e8:	f000 facc 	bl	8002f84 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80029ec:	2020      	movs	r0, #32
 80029ee:	f7ff ffc1 	bl	8002974 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80029f2:	2000      	movs	r0, #0
 80029f4:	f7ff ffbe 	bl	8002974 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80029f8:	20b0      	movs	r0, #176	@ 0xb0
 80029fa:	f7ff ffbb 	bl	8002974 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80029fe:	20c8      	movs	r0, #200	@ 0xc8
 8002a00:	f7ff ffb8 	bl	8002974 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002a04:	2000      	movs	r0, #0
 8002a06:	f7ff ffb5 	bl	8002974 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002a0a:	2010      	movs	r0, #16
 8002a0c:	f7ff ffb2 	bl	8002974 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002a10:	2040      	movs	r0, #64	@ 0x40
 8002a12:	f7ff ffaf 	bl	8002974 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002a16:	20ff      	movs	r0, #255	@ 0xff
 8002a18:	f000 faa0 	bl	8002f5c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002a1c:	20a1      	movs	r0, #161	@ 0xa1
 8002a1e:	f7ff ffa9 	bl	8002974 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002a22:	20a6      	movs	r0, #166	@ 0xa6
 8002a24:	f7ff ffa6 	bl	8002974 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002a28:	20a8      	movs	r0, #168	@ 0xa8
 8002a2a:	f7ff ffa3 	bl	8002974 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002a2e:	203f      	movs	r0, #63	@ 0x3f
 8002a30:	f7ff ffa0 	bl	8002974 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002a34:	20a4      	movs	r0, #164	@ 0xa4
 8002a36:	f7ff ff9d 	bl	8002974 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002a3a:	20d3      	movs	r0, #211	@ 0xd3
 8002a3c:	f7ff ff9a 	bl	8002974 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002a40:	2000      	movs	r0, #0
 8002a42:	f7ff ff97 	bl	8002974 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002a46:	20d5      	movs	r0, #213	@ 0xd5
 8002a48:	f7ff ff94 	bl	8002974 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002a4c:	20f0      	movs	r0, #240	@ 0xf0
 8002a4e:	f7ff ff91 	bl	8002974 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002a52:	20d9      	movs	r0, #217	@ 0xd9
 8002a54:	f7ff ff8e 	bl	8002974 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002a58:	2022      	movs	r0, #34	@ 0x22
 8002a5a:	f7ff ff8b 	bl	8002974 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002a5e:	20da      	movs	r0, #218	@ 0xda
 8002a60:	f7ff ff88 	bl	8002974 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002a64:	2012      	movs	r0, #18
 8002a66:	f7ff ff85 	bl	8002974 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002a6a:	20db      	movs	r0, #219	@ 0xdb
 8002a6c:	f7ff ff82 	bl	8002974 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002a70:	2020      	movs	r0, #32
 8002a72:	f7ff ff7f 	bl	8002974 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002a76:	208d      	movs	r0, #141	@ 0x8d
 8002a78:	f7ff ff7c 	bl	8002974 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002a7c:	2014      	movs	r0, #20
 8002a7e:	f7ff ff79 	bl	8002974 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002a82:	2001      	movs	r0, #1
 8002a84:	f000 fa7e 	bl	8002f84 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002a88:	2000      	movs	r0, #0
 8002a8a:	f000 f80f 	bl	8002aac <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002a8e:	f000 f825 	bl	8002adc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002a92:	4b05      	ldr	r3, [pc, #20]	@ (8002aa8 <ssd1306_Init+0xd0>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002a98:	4b03      	ldr	r3, [pc, #12]	@ (8002aa8 <ssd1306_Init+0xd0>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002a9e:	4b02      	ldr	r3, [pc, #8]	@ (8002aa8 <ssd1306_Init+0xd0>)
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	711a      	strb	r2, [r3, #4]
}
 8002aa4:	bf00      	nop
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	20000b4c 	.word	0x20000b4c

08002aac <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <ssd1306_Fill+0x14>
 8002abc:	2300      	movs	r3, #0
 8002abe:	e000      	b.n	8002ac2 <ssd1306_Fill+0x16>
 8002ac0:	23ff      	movs	r3, #255	@ 0xff
 8002ac2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4803      	ldr	r0, [pc, #12]	@ (8002ad8 <ssd1306_Fill+0x2c>)
 8002aca:	f016 faae 	bl	801902a <memset>
}
 8002ace:	bf00      	nop
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	2000074c 	.word	0x2000074c

08002adc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	71fb      	strb	r3, [r7, #7]
 8002ae6:	e016      	b.n	8002b16 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002ae8:	79fb      	ldrb	r3, [r7, #7]
 8002aea:	3b50      	subs	r3, #80	@ 0x50
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff ff40 	bl	8002974 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002af4:	2000      	movs	r0, #0
 8002af6:	f7ff ff3d 	bl	8002974 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002afa:	2010      	movs	r0, #16
 8002afc:	f7ff ff3a 	bl	8002974 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002b00:	79fb      	ldrb	r3, [r7, #7]
 8002b02:	01db      	lsls	r3, r3, #7
 8002b04:	4a08      	ldr	r2, [pc, #32]	@ (8002b28 <ssd1306_UpdateScreen+0x4c>)
 8002b06:	4413      	add	r3, r2
 8002b08:	2180      	movs	r1, #128	@ 0x80
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7ff ff4a 	bl	80029a4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002b10:	79fb      	ldrb	r3, [r7, #7]
 8002b12:	3301      	adds	r3, #1
 8002b14:	71fb      	strb	r3, [r7, #7]
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	2b07      	cmp	r3, #7
 8002b1a:	d9e5      	bls.n	8002ae8 <ssd1306_UpdateScreen+0xc>
    }
}
 8002b1c:	bf00      	nop
 8002b1e:	bf00      	nop
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	2000074c 	.word	0x2000074c

08002b2c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	4603      	mov	r3, r0
 8002b34:	71fb      	strb	r3, [r7, #7]
 8002b36:	460b      	mov	r3, r1
 8002b38:	71bb      	strb	r3, [r7, #6]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	db3d      	blt.n	8002bc2 <ssd1306_DrawPixel+0x96>
 8002b46:	79bb      	ldrb	r3, [r7, #6]
 8002b48:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b4a:	d83a      	bhi.n	8002bc2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002b4c:	797b      	ldrb	r3, [r7, #5]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d11a      	bne.n	8002b88 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002b52:	79fa      	ldrb	r2, [r7, #7]
 8002b54:	79bb      	ldrb	r3, [r7, #6]
 8002b56:	08db      	lsrs	r3, r3, #3
 8002b58:	b2d8      	uxtb	r0, r3
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	01db      	lsls	r3, r3, #7
 8002b5e:	4413      	add	r3, r2
 8002b60:	4a1b      	ldr	r2, [pc, #108]	@ (8002bd0 <ssd1306_DrawPixel+0xa4>)
 8002b62:	5cd3      	ldrb	r3, [r2, r3]
 8002b64:	b25a      	sxtb	r2, r3
 8002b66:	79bb      	ldrb	r3, [r7, #6]
 8002b68:	f003 0307 	and.w	r3, r3, #7
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b72:	b25b      	sxtb	r3, r3
 8002b74:	4313      	orrs	r3, r2
 8002b76:	b259      	sxtb	r1, r3
 8002b78:	79fa      	ldrb	r2, [r7, #7]
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	01db      	lsls	r3, r3, #7
 8002b7e:	4413      	add	r3, r2
 8002b80:	b2c9      	uxtb	r1, r1
 8002b82:	4a13      	ldr	r2, [pc, #76]	@ (8002bd0 <ssd1306_DrawPixel+0xa4>)
 8002b84:	54d1      	strb	r1, [r2, r3]
 8002b86:	e01d      	b.n	8002bc4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002b88:	79fa      	ldrb	r2, [r7, #7]
 8002b8a:	79bb      	ldrb	r3, [r7, #6]
 8002b8c:	08db      	lsrs	r3, r3, #3
 8002b8e:	b2d8      	uxtb	r0, r3
 8002b90:	4603      	mov	r3, r0
 8002b92:	01db      	lsls	r3, r3, #7
 8002b94:	4413      	add	r3, r2
 8002b96:	4a0e      	ldr	r2, [pc, #56]	@ (8002bd0 <ssd1306_DrawPixel+0xa4>)
 8002b98:	5cd3      	ldrb	r3, [r2, r3]
 8002b9a:	b25a      	sxtb	r2, r3
 8002b9c:	79bb      	ldrb	r3, [r7, #6]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba8:	b25b      	sxtb	r3, r3
 8002baa:	43db      	mvns	r3, r3
 8002bac:	b25b      	sxtb	r3, r3
 8002bae:	4013      	ands	r3, r2
 8002bb0:	b259      	sxtb	r1, r3
 8002bb2:	79fa      	ldrb	r2, [r7, #7]
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	01db      	lsls	r3, r3, #7
 8002bb8:	4413      	add	r3, r2
 8002bba:	b2c9      	uxtb	r1, r1
 8002bbc:	4a04      	ldr	r2, [pc, #16]	@ (8002bd0 <ssd1306_DrawPixel+0xa4>)
 8002bbe:	54d1      	strb	r1, [r2, r3]
 8002bc0:	e000      	b.n	8002bc4 <ssd1306_DrawPixel+0x98>
        return;
 8002bc2:	bf00      	nop
    }
}
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	2000074c 	.word	0x2000074c

08002bd4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002bd4:	b590      	push	{r4, r7, lr}
 8002bd6:	b089      	sub	sp, #36	@ 0x24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4604      	mov	r4, r0
 8002bdc:	1d38      	adds	r0, r7, #4
 8002bde:	e880 0006 	stmia.w	r0, {r1, r2}
 8002be2:	461a      	mov	r2, r3
 8002be4:	4623      	mov	r3, r4
 8002be6:	73fb      	strb	r3, [r7, #15]
 8002be8:	4613      	mov	r3, r2
 8002bea:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002bec:	7bfb      	ldrb	r3, [r7, #15]
 8002bee:	2b1f      	cmp	r3, #31
 8002bf0:	d902      	bls.n	8002bf8 <ssd1306_WriteChar+0x24>
 8002bf2:	7bfb      	ldrb	r3, [r7, #15]
 8002bf4:	2b7e      	cmp	r3, #126	@ 0x7e
 8002bf6:	d901      	bls.n	8002bfc <ssd1306_WriteChar+0x28>
        return 0;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	e06c      	b.n	8002cd6 <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002bfc:	4b38      	ldr	r3, [pc, #224]	@ (8002ce0 <ssd1306_WriteChar+0x10c>)
 8002bfe:	881b      	ldrh	r3, [r3, #0]
 8002c00:	461a      	mov	r2, r3
 8002c02:	793b      	ldrb	r3, [r7, #4]
 8002c04:	4413      	add	r3, r2
 8002c06:	2b80      	cmp	r3, #128	@ 0x80
 8002c08:	dc06      	bgt.n	8002c18 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002c0a:	4b35      	ldr	r3, [pc, #212]	@ (8002ce0 <ssd1306_WriteChar+0x10c>)
 8002c0c:	885b      	ldrh	r3, [r3, #2]
 8002c0e:	461a      	mov	r2, r3
 8002c10:	797b      	ldrb	r3, [r7, #5]
 8002c12:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002c14:	2b40      	cmp	r3, #64	@ 0x40
 8002c16:	dd01      	ble.n	8002c1c <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	e05c      	b.n	8002cd6 <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	61fb      	str	r3, [r7, #28]
 8002c20:	e04c      	b.n	8002cbc <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002c22:	68ba      	ldr	r2, [r7, #8]
 8002c24:	7bfb      	ldrb	r3, [r7, #15]
 8002c26:	3b20      	subs	r3, #32
 8002c28:	7979      	ldrb	r1, [r7, #5]
 8002c2a:	fb01 f303 	mul.w	r3, r1, r3
 8002c2e:	4619      	mov	r1, r3
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	440b      	add	r3, r1
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	4413      	add	r3, r2
 8002c38:	881b      	ldrh	r3, [r3, #0]
 8002c3a:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	61bb      	str	r3, [r7, #24]
 8002c40:	e034      	b.n	8002cac <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	69bb      	ldr	r3, [r7, #24]
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d012      	beq.n	8002c78 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002c52:	4b23      	ldr	r3, [pc, #140]	@ (8002ce0 <ssd1306_WriteChar+0x10c>)
 8002c54:	881b      	ldrh	r3, [r3, #0]
 8002c56:	b2da      	uxtb	r2, r3
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	4413      	add	r3, r2
 8002c5e:	b2d8      	uxtb	r0, r3
 8002c60:	4b1f      	ldr	r3, [pc, #124]	@ (8002ce0 <ssd1306_WriteChar+0x10c>)
 8002c62:	885b      	ldrh	r3, [r3, #2]
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	4413      	add	r3, r2
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	7bba      	ldrb	r2, [r7, #14]
 8002c70:	4619      	mov	r1, r3
 8002c72:	f7ff ff5b 	bl	8002b2c <ssd1306_DrawPixel>
 8002c76:	e016      	b.n	8002ca6 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002c78:	4b19      	ldr	r3, [pc, #100]	@ (8002ce0 <ssd1306_WriteChar+0x10c>)
 8002c7a:	881b      	ldrh	r3, [r3, #0]
 8002c7c:	b2da      	uxtb	r2, r3
 8002c7e:	69bb      	ldr	r3, [r7, #24]
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	4413      	add	r3, r2
 8002c84:	b2d8      	uxtb	r0, r3
 8002c86:	4b16      	ldr	r3, [pc, #88]	@ (8002ce0 <ssd1306_WriteChar+0x10c>)
 8002c88:	885b      	ldrh	r3, [r3, #2]
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	4413      	add	r3, r2
 8002c92:	b2d9      	uxtb	r1, r3
 8002c94:	7bbb      	ldrb	r3, [r7, #14]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	bf0c      	ite	eq
 8002c9a:	2301      	moveq	r3, #1
 8002c9c:	2300      	movne	r3, #0
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	f7ff ff43 	bl	8002b2c <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	61bb      	str	r3, [r7, #24]
 8002cac:	793b      	ldrb	r3, [r7, #4]
 8002cae:	461a      	mov	r2, r3
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d3c5      	bcc.n	8002c42 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	61fb      	str	r3, [r7, #28]
 8002cbc:	797b      	ldrb	r3, [r7, #5]
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d3ad      	bcc.n	8002c22 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002cc6:	4b06      	ldr	r3, [pc, #24]	@ (8002ce0 <ssd1306_WriteChar+0x10c>)
 8002cc8:	881b      	ldrh	r3, [r3, #0]
 8002cca:	793a      	ldrb	r2, [r7, #4]
 8002ccc:	4413      	add	r3, r2
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	4b03      	ldr	r3, [pc, #12]	@ (8002ce0 <ssd1306_WriteChar+0x10c>)
 8002cd2:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3724      	adds	r7, #36	@ 0x24
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd90      	pop	{r4, r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	20000b4c 	.word	0x20000b4c

08002ce4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	1d38      	adds	r0, r7, #4
 8002cee:	e880 0006 	stmia.w	r0, {r1, r2}
 8002cf2:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8002cf4:	e012      	b.n	8002d1c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	7818      	ldrb	r0, [r3, #0]
 8002cfa:	78fb      	ldrb	r3, [r7, #3]
 8002cfc:	1d3a      	adds	r2, r7, #4
 8002cfe:	ca06      	ldmia	r2, {r1, r2}
 8002d00:	f7ff ff68 	bl	8002bd4 <ssd1306_WriteChar>
 8002d04:	4603      	mov	r3, r0
 8002d06:	461a      	mov	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d002      	beq.n	8002d16 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	e008      	b.n	8002d28 <ssd1306_WriteString+0x44>
        }
        str++;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1e8      	bne.n	8002cf6 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	781b      	ldrb	r3, [r3, #0]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	460a      	mov	r2, r1
 8002d3a:	71fb      	strb	r3, [r7, #7]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002d40:	79fb      	ldrb	r3, [r7, #7]
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	4b05      	ldr	r3, [pc, #20]	@ (8002d5c <ssd1306_SetCursor+0x2c>)
 8002d46:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002d48:	79bb      	ldrb	r3, [r7, #6]
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	4b03      	ldr	r3, [pc, #12]	@ (8002d5c <ssd1306_SetCursor+0x2c>)
 8002d4e:	805a      	strh	r2, [r3, #2]
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	20000b4c 	.word	0x20000b4c

08002d60 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002d60:	b590      	push	{r4, r7, lr}
 8002d62:	b089      	sub	sp, #36	@ 0x24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4604      	mov	r4, r0
 8002d68:	4608      	mov	r0, r1
 8002d6a:	4611      	mov	r1, r2
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	4623      	mov	r3, r4
 8002d70:	71fb      	strb	r3, [r7, #7]
 8002d72:	4603      	mov	r3, r0
 8002d74:	71bb      	strb	r3, [r7, #6]
 8002d76:	460b      	mov	r3, r1
 8002d78:	717b      	strb	r3, [r7, #5]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8002d7e:	797a      	ldrb	r2, [r7, #5]
 8002d80:	79fb      	ldrb	r3, [r7, #7]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	bfb8      	it	lt
 8002d88:	425b      	neglt	r3, r3
 8002d8a:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002d8c:	793a      	ldrb	r2, [r7, #4]
 8002d8e:	79bb      	ldrb	r3, [r7, #6]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	bfb8      	it	lt
 8002d96:	425b      	neglt	r3, r3
 8002d98:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002d9a:	79fa      	ldrb	r2, [r7, #7]
 8002d9c:	797b      	ldrb	r3, [r7, #5]
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d201      	bcs.n	8002da6 <ssd1306_Line+0x46>
 8002da2:	2301      	movs	r3, #1
 8002da4:	e001      	b.n	8002daa <ssd1306_Line+0x4a>
 8002da6:	f04f 33ff 	mov.w	r3, #4294967295
 8002daa:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002dac:	79ba      	ldrb	r2, [r7, #6]
 8002dae:	793b      	ldrb	r3, [r7, #4]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d201      	bcs.n	8002db8 <ssd1306_Line+0x58>
 8002db4:	2301      	movs	r3, #1
 8002db6:	e001      	b.n	8002dbc <ssd1306_Line+0x5c>
 8002db8:	f04f 33ff 	mov.w	r3, #4294967295
 8002dbc:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8002dbe:	69ba      	ldr	r2, [r7, #24]
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8002dc6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002dca:	7939      	ldrb	r1, [r7, #4]
 8002dcc:	797b      	ldrb	r3, [r7, #5]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff feac 	bl	8002b2c <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8002dd4:	e024      	b.n	8002e20 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8002dd6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002dda:	79b9      	ldrb	r1, [r7, #6]
 8002ddc:	79fb      	ldrb	r3, [r7, #7]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff fea4 	bl	8002b2c <ssd1306_DrawPixel>
        error2 = error * 2;
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	425b      	negs	r3, r3
 8002dee:	68ba      	ldr	r2, [r7, #8]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	dd08      	ble.n	8002e06 <ssd1306_Line+0xa6>
            error -= deltaY;
 8002df4:	69fa      	ldr	r2, [r7, #28]
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	b2da      	uxtb	r2, r3
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	4413      	add	r3, r2
 8002e04:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	da08      	bge.n	8002e20 <ssd1306_Line+0xc0>
            error += deltaX;
 8002e0e:	69fa      	ldr	r2, [r7, #28]
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	4413      	add	r3, r2
 8002e14:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	b2da      	uxtb	r2, r3
 8002e1a:	79bb      	ldrb	r3, [r7, #6]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8002e20:	79fa      	ldrb	r2, [r7, #7]
 8002e22:	797b      	ldrb	r3, [r7, #5]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d1d6      	bne.n	8002dd6 <ssd1306_Line+0x76>
 8002e28:	79ba      	ldrb	r2, [r7, #6]
 8002e2a:	793b      	ldrb	r3, [r7, #4]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d1d2      	bne.n	8002dd6 <ssd1306_Line+0x76>
        }
    }
    return;
 8002e30:	bf00      	nop
}
 8002e32:	3724      	adds	r7, #36	@ 0x24
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd90      	pop	{r4, r7, pc}

08002e38 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002e38:	b590      	push	{r4, r7, lr}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af02      	add	r7, sp, #8
 8002e3e:	4604      	mov	r4, r0
 8002e40:	4608      	mov	r0, r1
 8002e42:	4611      	mov	r1, r2
 8002e44:	461a      	mov	r2, r3
 8002e46:	4623      	mov	r3, r4
 8002e48:	71fb      	strb	r3, [r7, #7]
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	71bb      	strb	r3, [r7, #6]
 8002e4e:	460b      	mov	r3, r1
 8002e50:	717b      	strb	r3, [r7, #5]
 8002e52:	4613      	mov	r3, r2
 8002e54:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8002e56:	79bc      	ldrb	r4, [r7, #6]
 8002e58:	797a      	ldrb	r2, [r7, #5]
 8002e5a:	79b9      	ldrb	r1, [r7, #6]
 8002e5c:	79f8      	ldrb	r0, [r7, #7]
 8002e5e:	7e3b      	ldrb	r3, [r7, #24]
 8002e60:	9300      	str	r3, [sp, #0]
 8002e62:	4623      	mov	r3, r4
 8002e64:	f7ff ff7c 	bl	8002d60 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8002e68:	793c      	ldrb	r4, [r7, #4]
 8002e6a:	797a      	ldrb	r2, [r7, #5]
 8002e6c:	79b9      	ldrb	r1, [r7, #6]
 8002e6e:	7978      	ldrb	r0, [r7, #5]
 8002e70:	7e3b      	ldrb	r3, [r7, #24]
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	4623      	mov	r3, r4
 8002e76:	f7ff ff73 	bl	8002d60 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8002e7a:	793c      	ldrb	r4, [r7, #4]
 8002e7c:	79fa      	ldrb	r2, [r7, #7]
 8002e7e:	7939      	ldrb	r1, [r7, #4]
 8002e80:	7978      	ldrb	r0, [r7, #5]
 8002e82:	7e3b      	ldrb	r3, [r7, #24]
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	4623      	mov	r3, r4
 8002e88:	f7ff ff6a 	bl	8002d60 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8002e8c:	79bc      	ldrb	r4, [r7, #6]
 8002e8e:	79fa      	ldrb	r2, [r7, #7]
 8002e90:	7939      	ldrb	r1, [r7, #4]
 8002e92:	79f8      	ldrb	r0, [r7, #7]
 8002e94:	7e3b      	ldrb	r3, [r7, #24]
 8002e96:	9300      	str	r3, [sp, #0]
 8002e98:	4623      	mov	r3, r4
 8002e9a:	f7ff ff61 	bl	8002d60 <ssd1306_Line>

    return;
 8002e9e:	bf00      	nop
}
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd90      	pop	{r4, r7, pc}

08002ea6 <ssd1306_DrawBitmap>:
    }
    return;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8002ea6:	b580      	push	{r7, lr}
 8002ea8:	b084      	sub	sp, #16
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	603a      	str	r2, [r7, #0]
 8002eae:	461a      	mov	r2, r3
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	71fb      	strb	r3, [r7, #7]
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	71bb      	strb	r3, [r7, #6]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8002ebc:	797b      	ldrb	r3, [r7, #5]
 8002ebe:	3307      	adds	r3, #7
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	da00      	bge.n	8002ec6 <ssd1306_DrawBitmap+0x20>
 8002ec4:	3307      	adds	r3, #7
 8002ec6:	10db      	asrs	r3, r3, #3
 8002ec8:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	db3e      	blt.n	8002f54 <ssd1306_DrawBitmap+0xae>
 8002ed6:	79bb      	ldrb	r3, [r7, #6]
 8002ed8:	2b3f      	cmp	r3, #63	@ 0x3f
 8002eda:	d83b      	bhi.n	8002f54 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8002edc:	2300      	movs	r3, #0
 8002ede:	73bb      	strb	r3, [r7, #14]
 8002ee0:	e033      	b.n	8002f4a <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	737b      	strb	r3, [r7, #13]
 8002ee6:	e026      	b.n	8002f36 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8002ee8:	7b7b      	ldrb	r3, [r7, #13]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8002ef2:	7bfb      	ldrb	r3, [r7, #15]
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	73fb      	strb	r3, [r7, #15]
 8002ef8:	e00d      	b.n	8002f16 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8002efa:	7bbb      	ldrb	r3, [r7, #14]
 8002efc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002f00:	fb02 f303 	mul.w	r3, r2, r3
 8002f04:	7b7a      	ldrb	r2, [r7, #13]
 8002f06:	08d2      	lsrs	r2, r2, #3
 8002f08:	b2d2      	uxtb	r2, r2
 8002f0a:	4413      	add	r3, r2
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	4413      	add	r3, r2
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8002f16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	da08      	bge.n	8002f30 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8002f1e:	79fa      	ldrb	r2, [r7, #7]
 8002f20:	7b7b      	ldrb	r3, [r7, #13]
 8002f22:	4413      	add	r3, r2
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	7f3a      	ldrb	r2, [r7, #28]
 8002f28:	79b9      	ldrb	r1, [r7, #6]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7ff fdfe 	bl	8002b2c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8002f30:	7b7b      	ldrb	r3, [r7, #13]
 8002f32:	3301      	adds	r3, #1
 8002f34:	737b      	strb	r3, [r7, #13]
 8002f36:	7b7a      	ldrb	r2, [r7, #13]
 8002f38:	797b      	ldrb	r3, [r7, #5]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d3d4      	bcc.n	8002ee8 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8002f3e:	7bbb      	ldrb	r3, [r7, #14]
 8002f40:	3301      	adds	r3, #1
 8002f42:	73bb      	strb	r3, [r7, #14]
 8002f44:	79bb      	ldrb	r3, [r7, #6]
 8002f46:	3301      	adds	r3, #1
 8002f48:	71bb      	strb	r3, [r7, #6]
 8002f4a:	7bba      	ldrb	r2, [r7, #14]
 8002f4c:	7e3b      	ldrb	r3, [r7, #24]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d3c7      	bcc.n	8002ee2 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8002f52:	e000      	b.n	8002f56 <ssd1306_DrawBitmap+0xb0>
        return;
 8002f54:	bf00      	nop
}
 8002f56:	3710      	adds	r7, #16
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	4603      	mov	r3, r0
 8002f64:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002f66:	2381      	movs	r3, #129	@ 0x81
 8002f68:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002f6a:	7bfb      	ldrb	r3, [r7, #15]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff fd01 	bl	8002974 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002f72:	79fb      	ldrb	r3, [r7, #7]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff fcfd 	bl	8002974 <ssd1306_WriteCommand>
}
 8002f7a:	bf00      	nop
 8002f7c:	3710      	adds	r7, #16
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
	...

08002f84 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002f8e:	79fb      	ldrb	r3, [r7, #7]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d005      	beq.n	8002fa0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002f94:	23af      	movs	r3, #175	@ 0xaf
 8002f96:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002f98:	4b08      	ldr	r3, [pc, #32]	@ (8002fbc <ssd1306_SetDisplayOn+0x38>)
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	715a      	strb	r2, [r3, #5]
 8002f9e:	e004      	b.n	8002faa <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002fa0:	23ae      	movs	r3, #174	@ 0xae
 8002fa2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002fa4:	4b05      	ldr	r3, [pc, #20]	@ (8002fbc <ssd1306_SetDisplayOn+0x38>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002faa:	7bfb      	ldrb	r3, [r7, #15]
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7ff fce1 	bl	8002974 <ssd1306_WriteCommand>
}
 8002fb2:	bf00      	nop
 8002fb4:	3710      	adds	r7, #16
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	20000b4c 	.word	0x20000b4c

08002fc0 <batterygauge>:
uint8_t ssd1306_GetDisplayOn() {
    return SSD1306.DisplayOn;
}


void batterygauge(float vbat,int x, int y,int currentsquare){
 8002fc0:	b590      	push	{r4, r7, lr}
 8002fc2:	b087      	sub	sp, #28
 8002fc4:	af02      	add	r7, sp, #8
 8002fc6:	ed87 0a03 	vstr	s0, [r7, #12]
 8002fca:	60b8      	str	r0, [r7, #8]
 8002fcc:	6079      	str	r1, [r7, #4]
 8002fce:	603a      	str	r2, [r7, #0]
	ssd1306_Line(x+15,y+1,x+15,y+5, White);
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	330f      	adds	r3, #15
 8002fd6:	b2d8      	uxtb	r0, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	3301      	adds	r3, #1
 8002fde:	b2d9      	uxtb	r1, r3
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	330f      	adds	r3, #15
 8002fe6:	b2da      	uxtb	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	3305      	adds	r3, #5
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2401      	movs	r4, #1
 8002ff2:	9400      	str	r4, [sp, #0]
 8002ff4:	f7ff feb4 	bl	8002d60 <ssd1306_Line>
	ssd1306_Line(x+16,y+1,x+16,y+5, White);
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	3310      	adds	r3, #16
 8002ffe:	b2d8      	uxtb	r0, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	b2db      	uxtb	r3, r3
 8003004:	3301      	adds	r3, #1
 8003006:	b2d9      	uxtb	r1, r3
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	b2db      	uxtb	r3, r3
 800300c:	3310      	adds	r3, #16
 800300e:	b2da      	uxtb	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	b2db      	uxtb	r3, r3
 8003014:	3305      	adds	r3, #5
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2401      	movs	r4, #1
 800301a:	9400      	str	r4, [sp, #0]
 800301c:	f7ff fea0 	bl	8002d60 <ssd1306_Line>
	ssd1306_DrawRectangle(x, y, x+14, y+6, White);
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	b2d8      	uxtb	r0, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	b2d9      	uxtb	r1, r3
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	b2db      	uxtb	r3, r3
 800302c:	330e      	adds	r3, #14
 800302e:	b2da      	uxtb	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	b2db      	uxtb	r3, r3
 8003034:	3306      	adds	r3, #6
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2401      	movs	r4, #1
 800303a:	9400      	str	r4, [sp, #0]
 800303c:	f7ff fefc 	bl	8002e38 <ssd1306_DrawRectangle>
	if(vbat<=3.7){
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f7fd fa59 	bl	80004f8 <__aeabi_f2d>
 8003046:	a396      	add	r3, pc, #600	@ (adr r3, 80032a0 <batterygauge+0x2e0>)
 8003048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800304c:	f7fd fd28 	bl	8000aa0 <__aeabi_dcmple>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d02a      	beq.n	80030ac <batterygauge+0xec>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	b2db      	uxtb	r3, r3
 800305a:	3302      	adds	r3, #2
 800305c:	b2d8      	uxtb	r0, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	b2db      	uxtb	r3, r3
 8003062:	3302      	adds	r3, #2
 8003064:	b2d9      	uxtb	r1, r3
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	b2db      	uxtb	r3, r3
 800306a:	3303      	adds	r3, #3
 800306c:	b2da      	uxtb	r2, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	b2db      	uxtb	r3, r3
 8003072:	3304      	adds	r3, #4
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2401      	movs	r4, #1
 8003078:	9400      	str	r4, [sp, #0]
 800307a:	f7ff fedd 	bl	8002e38 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d113      	bne.n	80030ac <batterygauge+0xec>
			ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	b2db      	uxtb	r3, r3
 8003088:	3302      	adds	r3, #2
 800308a:	b2d8      	uxtb	r0, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	b2db      	uxtb	r3, r3
 8003090:	3302      	adds	r3, #2
 8003092:	b2d9      	uxtb	r1, r3
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	b2db      	uxtb	r3, r3
 8003098:	3303      	adds	r3, #3
 800309a:	b2da      	uxtb	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	3304      	adds	r3, #4
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	2401      	movs	r4, #1
 80030a6:	9400      	str	r4, [sp, #0]
 80030a8:	f7ff fec6 	bl	8002e38 <ssd1306_DrawRectangle>
		}
		else{

		}
	}
	if(vbat>3.7 && vbat<= 3.9){
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f7fd fa23 	bl	80004f8 <__aeabi_f2d>
 80030b2:	a37b      	add	r3, pc, #492	@ (adr r3, 80032a0 <batterygauge+0x2e0>)
 80030b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b8:	f7fd fd06 	bl	8000ac8 <__aeabi_dcmpgt>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d035      	beq.n	800312e <batterygauge+0x16e>
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f7fd fa18 	bl	80004f8 <__aeabi_f2d>
 80030c8:	a377      	add	r3, pc, #476	@ (adr r3, 80032a8 <batterygauge+0x2e8>)
 80030ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ce:	f7fd fce7 	bl	8000aa0 <__aeabi_dcmple>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d02a      	beq.n	800312e <batterygauge+0x16e>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	3302      	adds	r3, #2
 80030de:	b2d8      	uxtb	r0, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	3302      	adds	r3, #2
 80030e6:	b2d9      	uxtb	r1, r3
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	3303      	adds	r3, #3
 80030ee:	b2da      	uxtb	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	3304      	adds	r3, #4
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	2401      	movs	r4, #1
 80030fa:	9400      	str	r4, [sp, #0]
 80030fc:	f7ff fe9c 	bl	8002e38 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	2b01      	cmp	r3, #1
 8003104:	d113      	bne.n	800312e <batterygauge+0x16e>
			ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	b2db      	uxtb	r3, r3
 800310a:	3305      	adds	r3, #5
 800310c:	b2d8      	uxtb	r0, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	b2db      	uxtb	r3, r3
 8003112:	3302      	adds	r3, #2
 8003114:	b2d9      	uxtb	r1, r3
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	b2db      	uxtb	r3, r3
 800311a:	3306      	adds	r3, #6
 800311c:	b2da      	uxtb	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	b2db      	uxtb	r3, r3
 8003122:	3304      	adds	r3, #4
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2401      	movs	r4, #1
 8003128:	9400      	str	r4, [sp, #0]
 800312a:	f7ff fe85 	bl	8002e38 <ssd1306_DrawRectangle>
				else{

				}

	}
	if(vbat>3.9 && vbat<=4.1){
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f7fd f9e2 	bl	80004f8 <__aeabi_f2d>
 8003134:	a35c      	add	r3, pc, #368	@ (adr r3, 80032a8 <batterygauge+0x2e8>)
 8003136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313a:	f7fd fcc5 	bl	8000ac8 <__aeabi_dcmpgt>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d049      	beq.n	80031d8 <batterygauge+0x218>
 8003144:	68f8      	ldr	r0, [r7, #12]
 8003146:	f7fd f9d7 	bl	80004f8 <__aeabi_f2d>
 800314a:	a359      	add	r3, pc, #356	@ (adr r3, 80032b0 <batterygauge+0x2f0>)
 800314c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003150:	f7fd fca6 	bl	8000aa0 <__aeabi_dcmple>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d03e      	beq.n	80031d8 <batterygauge+0x218>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	b2db      	uxtb	r3, r3
 800315e:	3302      	adds	r3, #2
 8003160:	b2d8      	uxtb	r0, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	b2db      	uxtb	r3, r3
 8003166:	3302      	adds	r3, #2
 8003168:	b2d9      	uxtb	r1, r3
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	b2db      	uxtb	r3, r3
 800316e:	3303      	adds	r3, #3
 8003170:	b2da      	uxtb	r2, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	b2db      	uxtb	r3, r3
 8003176:	3304      	adds	r3, #4
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2401      	movs	r4, #1
 800317c:	9400      	str	r4, [sp, #0]
 800317e:	f7ff fe5b 	bl	8002e38 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	b2db      	uxtb	r3, r3
 8003186:	3305      	adds	r3, #5
 8003188:	b2d8      	uxtb	r0, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	b2db      	uxtb	r3, r3
 800318e:	3302      	adds	r3, #2
 8003190:	b2d9      	uxtb	r1, r3
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	b2db      	uxtb	r3, r3
 8003196:	3306      	adds	r3, #6
 8003198:	b2da      	uxtb	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	b2db      	uxtb	r3, r3
 800319e:	3304      	adds	r3, #4
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2401      	movs	r4, #1
 80031a4:	9400      	str	r4, [sp, #0]
 80031a6:	f7ff fe47 	bl	8002e38 <ssd1306_DrawRectangle>

		if(currentsquare==1){
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d113      	bne.n	80031d8 <batterygauge+0x218>
			ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	3308      	adds	r3, #8
 80031b6:	b2d8      	uxtb	r0, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	3302      	adds	r3, #2
 80031be:	b2d9      	uxtb	r1, r3
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	3309      	adds	r3, #9
 80031c6:	b2da      	uxtb	r2, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	3304      	adds	r3, #4
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	2401      	movs	r4, #1
 80031d2:	9400      	str	r4, [sp, #0]
 80031d4:	f7ff fe30 	bl	8002e38 <ssd1306_DrawRectangle>
				else{

				}
	}

	if(vbat>4.1){
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f7fd f98d 	bl	80004f8 <__aeabi_f2d>
 80031de:	a334      	add	r3, pc, #208	@ (adr r3, 80032b0 <batterygauge+0x2f0>)
 80031e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e4:	f7fd fc70 	bl	8000ac8 <__aeabi_dcmpgt>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d100      	bne.n	80031f0 <batterygauge+0x230>
	}




}
 80031ee:	e052      	b.n	8003296 <batterygauge+0x2d6>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	3302      	adds	r3, #2
 80031f6:	b2d8      	uxtb	r0, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	3302      	adds	r3, #2
 80031fe:	b2d9      	uxtb	r1, r3
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	b2db      	uxtb	r3, r3
 8003204:	3303      	adds	r3, #3
 8003206:	b2da      	uxtb	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	b2db      	uxtb	r3, r3
 800320c:	3304      	adds	r3, #4
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2401      	movs	r4, #1
 8003212:	9400      	str	r4, [sp, #0]
 8003214:	f7ff fe10 	bl	8002e38 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	b2db      	uxtb	r3, r3
 800321c:	3305      	adds	r3, #5
 800321e:	b2d8      	uxtb	r0, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	b2db      	uxtb	r3, r3
 8003224:	3302      	adds	r3, #2
 8003226:	b2d9      	uxtb	r1, r3
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	b2db      	uxtb	r3, r3
 800322c:	3306      	adds	r3, #6
 800322e:	b2da      	uxtb	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	b2db      	uxtb	r3, r3
 8003234:	3304      	adds	r3, #4
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2401      	movs	r4, #1
 800323a:	9400      	str	r4, [sp, #0]
 800323c:	f7ff fdfc 	bl	8002e38 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	b2db      	uxtb	r3, r3
 8003244:	3308      	adds	r3, #8
 8003246:	b2d8      	uxtb	r0, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	b2db      	uxtb	r3, r3
 800324c:	3302      	adds	r3, #2
 800324e:	b2d9      	uxtb	r1, r3
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	b2db      	uxtb	r3, r3
 8003254:	3309      	adds	r3, #9
 8003256:	b2da      	uxtb	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	b2db      	uxtb	r3, r3
 800325c:	3304      	adds	r3, #4
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2401      	movs	r4, #1
 8003262:	9400      	str	r4, [sp, #0]
 8003264:	f7ff fde8 	bl	8002e38 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d113      	bne.n	8003296 <batterygauge+0x2d6>
			ssd1306_DrawRectangle(x+11, y+2, x+12, y+4, White);
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	b2db      	uxtb	r3, r3
 8003272:	330b      	adds	r3, #11
 8003274:	b2d8      	uxtb	r0, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	b2db      	uxtb	r3, r3
 800327a:	3302      	adds	r3, #2
 800327c:	b2d9      	uxtb	r1, r3
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	b2db      	uxtb	r3, r3
 8003282:	330c      	adds	r3, #12
 8003284:	b2da      	uxtb	r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	3304      	adds	r3, #4
 800328c:	b2db      	uxtb	r3, r3
 800328e:	2401      	movs	r4, #1
 8003290:	9400      	str	r4, [sp, #0]
 8003292:	f7ff fdd1 	bl	8002e38 <ssd1306_DrawRectangle>
}
 8003296:	bf00      	nop
 8003298:	3714      	adds	r7, #20
 800329a:	46bd      	mov	sp, r7
 800329c:	bd90      	pop	{r4, r7, pc}
 800329e:	bf00      	nop
 80032a0:	9999999a 	.word	0x9999999a
 80032a4:	400d9999 	.word	0x400d9999
 80032a8:	33333333 	.word	0x33333333
 80032ac:	400f3333 	.word	0x400f3333
 80032b0:	66666666 	.word	0x66666666
 80032b4:	40106666 	.word	0x40106666

080032b8 <statemachine>:
float time50kmh=0.0;
float time100kmh=0.0;

extern int flag_usb_mounted;

void statemachine(void){
 80032b8:	b5b0      	push	{r4, r5, r7, lr}
 80032ba:	ed2d 8b02 	vpush	{d8}
 80032be:	b086      	sub	sp, #24
 80032c0:	af04      	add	r7, sp, #16
	switch(state){
 80032c2:	4bb9      	ldr	r3, [pc, #740]	@ (80035a8 <statemachine+0x2f0>)
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	f201 83ed 	bhi.w	8004aa6 <statemachine+0x17ee>
 80032cc:	a201      	add	r2, pc, #4	@ (adr r2, 80032d4 <statemachine+0x1c>)
 80032ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032d2:	bf00      	nop
 80032d4:	080032e9 	.word	0x080032e9
 80032d8:	08003637 	.word	0x08003637
 80032dc:	08003beb 	.word	0x08003beb
 80032e0:	08004257 	.word	0x08004257
 80032e4:	080044cb 	.word	0x080044cb
	 case STATE_SPEED:

		ssd1306_Fill(Black);
 80032e8:	2000      	movs	r0, #0
 80032ea:	f7ff fbdf 	bl	8002aac <ssd1306_Fill>

				 if(GNSSData.fgSpeed>=vitmax){
 80032ee:	4baf      	ldr	r3, [pc, #700]	@ (80035ac <statemachine+0x2f4>)
 80032f0:	ed93 7a30 	vldr	s14, [r3, #192]	@ 0xc0
 80032f4:	4bae      	ldr	r3, [pc, #696]	@ (80035b0 <statemachine+0x2f8>)
 80032f6:	edd3 7a00 	vldr	s15, [r3]
 80032fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003302:	db04      	blt.n	800330e <statemachine+0x56>
									 vitmax=GNSSData.fgSpeed;
 8003304:	4ba9      	ldr	r3, [pc, #676]	@ (80035ac <statemachine+0x2f4>)
 8003306:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800330a:	4aa9      	ldr	r2, [pc, #676]	@ (80035b0 <statemachine+0x2f8>)
 800330c:	6013      	str	r3, [r2, #0]
								 }
								 float pace=0;
 800330e:	f04f 0300 	mov.w	r3, #0
 8003312:	607b      	str	r3, [r7, #4]
								 float sec=0;
 8003314:	f04f 0300 	mov.w	r3, #0
 8003318:	603b      	str	r3, [r7, #0]
								 if (GNSSData.fgSpeed!=0){
 800331a:	4ba4      	ldr	r3, [pc, #656]	@ (80035ac <statemachine+0x2f4>)
 800331c:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8003320:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003328:	d032      	beq.n	8003390 <statemachine+0xd8>
									 pace=1000/(60*GNSSData.fgSpeed);
 800332a:	4ba0      	ldr	r3, [pc, #640]	@ (80035ac <statemachine+0x2f4>)
 800332c:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8003330:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 80035b4 <statemachine+0x2fc>
 8003334:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003338:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 80035b8 <statemachine+0x300>
 800333c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003340:	edc7 7a01 	vstr	s15, [r7, #4]
									 sec=(pace-floor(pace))*60;
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f7fd f8d7 	bl	80004f8 <__aeabi_f2d>
 800334a:	4604      	mov	r4, r0
 800334c:	460d      	mov	r5, r1
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f7fd f8d2 	bl	80004f8 <__aeabi_f2d>
 8003354:	4602      	mov	r2, r0
 8003356:	460b      	mov	r3, r1
 8003358:	ec43 2b10 	vmov	d0, r2, r3
 800335c:	f019 fbcc 	bl	801caf8 <floor>
 8003360:	ec53 2b10 	vmov	r2, r3, d0
 8003364:	4620      	mov	r0, r4
 8003366:	4629      	mov	r1, r5
 8003368:	f7fc ff66 	bl	8000238 <__aeabi_dsub>
 800336c:	4602      	mov	r2, r0
 800336e:	460b      	mov	r3, r1
 8003370:	4610      	mov	r0, r2
 8003372:	4619      	mov	r1, r3
 8003374:	f04f 0200 	mov.w	r2, #0
 8003378:	4b90      	ldr	r3, [pc, #576]	@ (80035bc <statemachine+0x304>)
 800337a:	f7fd f915 	bl	80005a8 <__aeabi_dmul>
 800337e:	4602      	mov	r2, r0
 8003380:	460b      	mov	r3, r1
 8003382:	4610      	mov	r0, r2
 8003384:	4619      	mov	r1, r3
 8003386:	f7fd fc07 	bl	8000b98 <__aeabi_d2f>
 800338a:	4603      	mov	r3, r0
 800338c:	603b      	str	r3, [r7, #0]
 800338e:	e001      	b.n	8003394 <statemachine+0xdc>
								 }
								 else {
									 pace=99;
 8003390:	4b8b      	ldr	r3, [pc, #556]	@ (80035c0 <statemachine+0x308>)
 8003392:	607b      	str	r3, [r7, #4]
								 }


				  switch(spdstate){
 8003394:	4b8b      	ldr	r3, [pc, #556]	@ (80035c4 <statemachine+0x30c>)
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	2b02      	cmp	r3, #2
 800339a:	f000 8088 	beq.w	80034ae <statemachine+0x1f6>
 800339e:	2b02      	cmp	r3, #2
 80033a0:	f300 812b 	bgt.w	80035fa <statemachine+0x342>
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d002      	beq.n	80033ae <statemachine+0xf6>
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d041      	beq.n	8003430 <statemachine+0x178>
 80033ac:	e125      	b.n	80035fa <statemachine+0x342>


				 case STATE_GROS:


						ssd1306_SetCursor(32, 32);
 80033ae:	2120      	movs	r1, #32
 80033b0:	2020      	movs	r0, #32
 80033b2:	f7ff fcbd 	bl	8002d30 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "%0.1f",(GNSSData.fgSpeed)*3.6);
 80033b6:	4b7d      	ldr	r3, [pc, #500]	@ (80035ac <statemachine+0x2f4>)
 80033b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80033bc:	4618      	mov	r0, r3
 80033be:	f7fd f89b 	bl	80004f8 <__aeabi_f2d>
 80033c2:	a377      	add	r3, pc, #476	@ (adr r3, 80035a0 <statemachine+0x2e8>)
 80033c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c8:	f7fd f8ee 	bl	80005a8 <__aeabi_dmul>
 80033cc:	4602      	mov	r2, r0
 80033ce:	460b      	mov	r3, r1
 80033d0:	e9cd 2300 	strd	r2, r3, [sp]
 80033d4:	4a7c      	ldr	r2, [pc, #496]	@ (80035c8 <statemachine+0x310>)
 80033d6:	210f      	movs	r1, #15
 80033d8:	487c      	ldr	r0, [pc, #496]	@ (80035cc <statemachine+0x314>)
 80033da:	f015 fd8b 	bl	8018ef4 <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 80033de:	4a7c      	ldr	r2, [pc, #496]	@ (80035d0 <statemachine+0x318>)
 80033e0:	2301      	movs	r3, #1
 80033e2:	ca06      	ldmia	r2, {r1, r2}
 80033e4:	4879      	ldr	r0, [pc, #484]	@ (80035cc <statemachine+0x314>)
 80033e6:	f7ff fc7d 	bl	8002ce4 <ssd1306_WriteString>
						ssd1306_SetCursor(32, 56);
 80033ea:	2138      	movs	r1, #56	@ 0x38
 80033ec:	2020      	movs	r0, #32
 80033ee:	f7ff fc9f 	bl	8002d30 <ssd1306_SetCursor>
						ssd1306_WriteString("Vit(kmh)", Font_6x8, White);
 80033f2:	4a78      	ldr	r2, [pc, #480]	@ (80035d4 <statemachine+0x31c>)
 80033f4:	2301      	movs	r3, #1
 80033f6:	ca06      	ldmia	r2, {r1, r2}
 80033f8:	4877      	ldr	r0, [pc, #476]	@ (80035d8 <statemachine+0x320>)
 80033fa:	f7ff fc73 	bl	8002ce4 <ssd1306_WriteString>
						batterygauge(vbat,79, 57,1);
 80033fe:	4b77      	ldr	r3, [pc, #476]	@ (80035dc <statemachine+0x324>)
 8003400:	edd3 7a00 	vldr	s15, [r3]
 8003404:	2201      	movs	r2, #1
 8003406:	2139      	movs	r1, #57	@ 0x39
 8003408:	204f      	movs	r0, #79	@ 0x4f
 800340a:	eeb0 0a67 	vmov.f32	s0, s15
 800340e:	f7ff fdd7 	bl	8002fc0 <batterygauge>

					 if(BTN_B>=1){
 8003412:	4b73      	ldr	r3, [pc, #460]	@ (80035e0 <statemachine+0x328>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2b00      	cmp	r3, #0
 8003418:	f340 80bb 	ble.w	8003592 <statemachine+0x2da>
							spdstate++;
 800341c:	4b69      	ldr	r3, [pc, #420]	@ (80035c4 <statemachine+0x30c>)
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	3301      	adds	r3, #1
 8003422:	b2da      	uxtb	r2, r3
 8003424:	4b67      	ldr	r3, [pc, #412]	@ (80035c4 <statemachine+0x30c>)
 8003426:	701a      	strb	r2, [r3, #0]
							BTN_B=0;
 8003428:	4b6d      	ldr	r3, [pc, #436]	@ (80035e0 <statemachine+0x328>)
 800342a:	2200      	movs	r2, #0
 800342c:	601a      	str	r2, [r3, #0]
					 					 				  	}




				  break;
 800342e:	e0b0      	b.n	8003592 <statemachine+0x2da>
				 case STATE_GROS1:

					 ssd1306_SetCursor(32, 32);
 8003430:	2120      	movs	r1, #32
 8003432:	2020      	movs	r0, #32
 8003434:	f7ff fc7c 	bl	8002d30 <ssd1306_SetCursor>
					 snprintf((char *)bufferscreen,15, "%0.1f",vitmax*3.6);
 8003438:	4b5d      	ldr	r3, [pc, #372]	@ (80035b0 <statemachine+0x2f8>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4618      	mov	r0, r3
 800343e:	f7fd f85b 	bl	80004f8 <__aeabi_f2d>
 8003442:	a357      	add	r3, pc, #348	@ (adr r3, 80035a0 <statemachine+0x2e8>)
 8003444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003448:	f7fd f8ae 	bl	80005a8 <__aeabi_dmul>
 800344c:	4602      	mov	r2, r0
 800344e:	460b      	mov	r3, r1
 8003450:	e9cd 2300 	strd	r2, r3, [sp]
 8003454:	4a5c      	ldr	r2, [pc, #368]	@ (80035c8 <statemachine+0x310>)
 8003456:	210f      	movs	r1, #15
 8003458:	485c      	ldr	r0, [pc, #368]	@ (80035cc <statemachine+0x314>)
 800345a:	f015 fd4b 	bl	8018ef4 <sniprintf>
					 ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 800345e:	4a5c      	ldr	r2, [pc, #368]	@ (80035d0 <statemachine+0x318>)
 8003460:	2301      	movs	r3, #1
 8003462:	ca06      	ldmia	r2, {r1, r2}
 8003464:	4859      	ldr	r0, [pc, #356]	@ (80035cc <statemachine+0x314>)
 8003466:	f7ff fc3d 	bl	8002ce4 <ssd1306_WriteString>
					 ssd1306_SetCursor(32, 56);
 800346a:	2138      	movs	r1, #56	@ 0x38
 800346c:	2020      	movs	r0, #32
 800346e:	f7ff fc5f 	bl	8002d30 <ssd1306_SetCursor>
					 ssd1306_WriteString("maxV", Font_6x8, White);
 8003472:	4a58      	ldr	r2, [pc, #352]	@ (80035d4 <statemachine+0x31c>)
 8003474:	2301      	movs	r3, #1
 8003476:	ca06      	ldmia	r2, {r1, r2}
 8003478:	485a      	ldr	r0, [pc, #360]	@ (80035e4 <statemachine+0x32c>)
 800347a:	f7ff fc33 	bl	8002ce4 <ssd1306_WriteString>
					 batterygauge(vbat,79, 57,1);
 800347e:	4b57      	ldr	r3, [pc, #348]	@ (80035dc <statemachine+0x324>)
 8003480:	edd3 7a00 	vldr	s15, [r3]
 8003484:	2201      	movs	r2, #1
 8003486:	2139      	movs	r1, #57	@ 0x39
 8003488:	204f      	movs	r0, #79	@ 0x4f
 800348a:	eeb0 0a67 	vmov.f32	s0, s15
 800348e:	f7ff fd97 	bl	8002fc0 <batterygauge>





					 if(BTN_B>=1){
 8003492:	4b53      	ldr	r3, [pc, #332]	@ (80035e0 <statemachine+0x328>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2b00      	cmp	r3, #0
 8003498:	dd7d      	ble.n	8003596 <statemachine+0x2de>
					 							spdstate++;
 800349a:	4b4a      	ldr	r3, [pc, #296]	@ (80035c4 <statemachine+0x30c>)
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	3301      	adds	r3, #1
 80034a0:	b2da      	uxtb	r2, r3
 80034a2:	4b48      	ldr	r3, [pc, #288]	@ (80035c4 <statemachine+0x30c>)
 80034a4:	701a      	strb	r2, [r3, #0]
					 							BTN_B=0;
 80034a6:	4b4e      	ldr	r3, [pc, #312]	@ (80035e0 <statemachine+0x328>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	601a      	str	r2, [r3, #0]

					 					 					 				  	}



					 break;
 80034ac:	e073      	b.n	8003596 <statemachine+0x2de>
				  case STATE_SUMMARY:
				  						ssd1306_SetCursor(32, 32);
 80034ae:	2120      	movs	r1, #32
 80034b0:	2020      	movs	r0, #32
 80034b2:	f7ff fc3d 	bl	8002d30 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "%0.0fmin%0.0fs",floor(pace),floor(sec));
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7fd f81e 	bl	80004f8 <__aeabi_f2d>
 80034bc:	4602      	mov	r2, r0
 80034be:	460b      	mov	r3, r1
 80034c0:	ec43 2b10 	vmov	d0, r2, r3
 80034c4:	f019 fb18 	bl	801caf8 <floor>
 80034c8:	eeb0 8a40 	vmov.f32	s16, s0
 80034cc:	eef0 8a60 	vmov.f32	s17, s1
 80034d0:	6838      	ldr	r0, [r7, #0]
 80034d2:	f7fd f811 	bl	80004f8 <__aeabi_f2d>
 80034d6:	4602      	mov	r2, r0
 80034d8:	460b      	mov	r3, r1
 80034da:	ec43 2b10 	vmov	d0, r2, r3
 80034de:	f019 fb0b 	bl	801caf8 <floor>
 80034e2:	eeb0 7a40 	vmov.f32	s14, s0
 80034e6:	eef0 7a60 	vmov.f32	s15, s1
 80034ea:	ed8d 7b02 	vstr	d7, [sp, #8]
 80034ee:	ed8d 8b00 	vstr	d8, [sp]
 80034f2:	4a3d      	ldr	r2, [pc, #244]	@ (80035e8 <statemachine+0x330>)
 80034f4:	210f      	movs	r1, #15
 80034f6:	4835      	ldr	r0, [pc, #212]	@ (80035cc <statemachine+0x314>)
 80034f8:	f015 fcfc 	bl	8018ef4 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80034fc:	4a3b      	ldr	r2, [pc, #236]	@ (80035ec <statemachine+0x334>)
 80034fe:	2301      	movs	r3, #1
 8003500:	ca06      	ldmia	r2, {r1, r2}
 8003502:	4832      	ldr	r0, [pc, #200]	@ (80035cc <statemachine+0x314>)
 8003504:	f7ff fbee 	bl	8002ce4 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 42);
 8003508:	212a      	movs	r1, #42	@ 0x2a
 800350a:	2020      	movs	r0, #32
 800350c:	f7ff fc10 	bl	8002d30 <ssd1306_SetCursor>
				  						ssd1306_WriteString("pace", Font_6x8, White);
 8003510:	4a30      	ldr	r2, [pc, #192]	@ (80035d4 <statemachine+0x31c>)
 8003512:	2301      	movs	r3, #1
 8003514:	ca06      	ldmia	r2, {r1, r2}
 8003516:	4836      	ldr	r0, [pc, #216]	@ (80035f0 <statemachine+0x338>)
 8003518:	f7ff fbe4 	bl	8002ce4 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 56);
 800351c:	2138      	movs	r1, #56	@ 0x38
 800351e:	2020      	movs	r0, #32
 8003520:	f7ff fc06 	bl	8002d30 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "V=%0.1fkmh",vitmax*3.6);
 8003524:	4b22      	ldr	r3, [pc, #136]	@ (80035b0 <statemachine+0x2f8>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4618      	mov	r0, r3
 800352a:	f7fc ffe5 	bl	80004f8 <__aeabi_f2d>
 800352e:	a31c      	add	r3, pc, #112	@ (adr r3, 80035a0 <statemachine+0x2e8>)
 8003530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003534:	f7fd f838 	bl	80005a8 <__aeabi_dmul>
 8003538:	4602      	mov	r2, r0
 800353a:	460b      	mov	r3, r1
 800353c:	e9cd 2300 	strd	r2, r3, [sp]
 8003540:	4a2c      	ldr	r2, [pc, #176]	@ (80035f4 <statemachine+0x33c>)
 8003542:	210f      	movs	r1, #15
 8003544:	4821      	ldr	r0, [pc, #132]	@ (80035cc <statemachine+0x314>)
 8003546:	f015 fcd5 	bl	8018ef4 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800354a:	4a22      	ldr	r2, [pc, #136]	@ (80035d4 <statemachine+0x31c>)
 800354c:	2301      	movs	r3, #1
 800354e:	ca06      	ldmia	r2, {r1, r2}
 8003550:	481e      	ldr	r0, [pc, #120]	@ (80035cc <statemachine+0x314>)
 8003552:	f7ff fbc7 	bl	8002ce4 <ssd1306_WriteString>
				  						batterygauge(vbat,79, 43,1);
 8003556:	4b21      	ldr	r3, [pc, #132]	@ (80035dc <statemachine+0x324>)
 8003558:	edd3 7a00 	vldr	s15, [r3]
 800355c:	2201      	movs	r2, #1
 800355e:	212b      	movs	r1, #43	@ 0x2b
 8003560:	204f      	movs	r0, #79	@ 0x4f
 8003562:	eeb0 0a67 	vmov.f32	s0, s15
 8003566:	f7ff fd2b 	bl	8002fc0 <batterygauge>



				  					 if(BTN_B>=1){
 800356a:	4b1d      	ldr	r3, [pc, #116]	@ (80035e0 <statemachine+0x328>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	dd42      	ble.n	80035f8 <statemachine+0x340>
				  								spdstate--;
 8003572:	4b14      	ldr	r3, [pc, #80]	@ (80035c4 <statemachine+0x30c>)
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	3b01      	subs	r3, #1
 8003578:	b2da      	uxtb	r2, r3
 800357a:	4b12      	ldr	r3, [pc, #72]	@ (80035c4 <statemachine+0x30c>)
 800357c:	701a      	strb	r2, [r3, #0]
				  								spdstate--;
 800357e:	4b11      	ldr	r3, [pc, #68]	@ (80035c4 <statemachine+0x30c>)
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	3b01      	subs	r3, #1
 8003584:	b2da      	uxtb	r2, r3
 8003586:	4b0f      	ldr	r3, [pc, #60]	@ (80035c4 <statemachine+0x30c>)
 8003588:	701a      	strb	r2, [r3, #0]
				  								BTN_B=0;
 800358a:	4b15      	ldr	r3, [pc, #84]	@ (80035e0 <statemachine+0x328>)
 800358c:	2200      	movs	r2, #0
 800358e:	601a      	str	r2, [r3, #0]
				  					 					 				  	}




				  					 break;
 8003590:	e032      	b.n	80035f8 <statemachine+0x340>
				  break;
 8003592:	bf00      	nop
 8003594:	e031      	b.n	80035fa <statemachine+0x342>
					 break;
 8003596:	bf00      	nop
 8003598:	e02f      	b.n	80035fa <statemachine+0x342>
 800359a:	bf00      	nop
 800359c:	f3af 8000 	nop.w
 80035a0:	cccccccd 	.word	0xcccccccd
 80035a4:	400ccccc 	.word	0x400ccccc
 80035a8:	200004ac 	.word	0x200004ac
 80035ac:	200005f0 	.word	0x200005f0
 80035b0:	20000594 	.word	0x20000594
 80035b4:	42700000 	.word	0x42700000
 80035b8:	447a0000 	.word	0x447a0000
 80035bc:	404e0000 	.word	0x404e0000
 80035c0:	42c60000 	.word	0x42c60000
 80035c4:	200004ad 	.word	0x200004ad
 80035c8:	0801e394 	.word	0x0801e394
 80035cc:	20000560 	.word	0x20000560
 80035d0:	20000028 	.word	0x20000028
 80035d4:	20000018 	.word	0x20000018
 80035d8:	0801e39c 	.word	0x0801e39c
 80035dc:	2000055c 	.word	0x2000055c
 80035e0:	20000528 	.word	0x20000528
 80035e4:	0801e3a8 	.word	0x0801e3a8
 80035e8:	0801e3b0 	.word	0x0801e3b0
 80035ec:	20000020 	.word	0x20000020
 80035f0:	0801e3c0 	.word	0x0801e3c0
 80035f4:	0801e3c8 	.word	0x0801e3c8
				  					 break;
 80035f8:	bf00      	nop
				  }
				  					if(BTN_A>=1){
 80035fa:	4b8f      	ldr	r3, [pc, #572]	@ (8003838 <statemachine+0x580>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	dd0b      	ble.n	800361a <statemachine+0x362>
				  									 					state++;
 8003602:	4b8e      	ldr	r3, [pc, #568]	@ (800383c <statemachine+0x584>)
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	3301      	adds	r3, #1
 8003608:	b2da      	uxtb	r2, r3
 800360a:	4b8c      	ldr	r3, [pc, #560]	@ (800383c <statemachine+0x584>)
 800360c:	701a      	strb	r2, [r3, #0]
				  									 					BTN_A=0;
 800360e:	4b8a      	ldr	r3, [pc, #552]	@ (8003838 <statemachine+0x580>)
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]
				  									 					BTN_B=0;
 8003614:	4b8a      	ldr	r3, [pc, #552]	@ (8003840 <statemachine+0x588>)
 8003616:	2200      	movs	r2, #0
 8003618:	601a      	str	r2, [r3, #0]
				  									  	}
				  									 	 if(BTN_B_LONG>=1){
 800361a:	4b8a      	ldr	r3, [pc, #552]	@ (8003844 <statemachine+0x58c>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2b00      	cmp	r3, #0
 8003620:	f341 8237 	ble.w	8004a92 <statemachine+0x17da>
				  									 					  							  vitmax=0;
 8003624:	4b88      	ldr	r3, [pc, #544]	@ (8003848 <statemachine+0x590>)
 8003626:	f04f 0200 	mov.w	r2, #0
 800362a:	601a      	str	r2, [r3, #0]
				  									 					  							BTN_B_LONG=0;
 800362c:	4b85      	ldr	r3, [pc, #532]	@ (8003844 <statemachine+0x58c>)
 800362e:	2200      	movs	r2, #0
 8003630:	601a      	str	r2, [r3, #0]
				  									 					  						}
				  									 	 break;
 8003632:	f001 ba2e 	b.w	8004a92 <statemachine+0x17da>


				  case STATE_BALISE:
					  ssd1306_Fill(Black);
 8003636:	2000      	movs	r0, #0
 8003638:	f7ff fa38 	bl	8002aac <ssd1306_Fill>
					  ssd1306_SetCursor(32, 32);
 800363c:	2120      	movs	r1, #32
 800363e:	2020      	movs	r0, #32
 8003640:	f7ff fb76 	bl	8002d30 <ssd1306_SetCursor>
					  snprintf((char *)bufferscreen,15, "usb: %d",flag_usb_mounted);
 8003644:	4b81      	ldr	r3, [pc, #516]	@ (800384c <statemachine+0x594>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a81      	ldr	r2, [pc, #516]	@ (8003850 <statemachine+0x598>)
 800364a:	210f      	movs	r1, #15
 800364c:	4881      	ldr	r0, [pc, #516]	@ (8003854 <statemachine+0x59c>)
 800364e:	f015 fc51 	bl	8018ef4 <sniprintf>
					  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003652:	4a81      	ldr	r2, [pc, #516]	@ (8003858 <statemachine+0x5a0>)
 8003654:	2301      	movs	r3, #1
 8003656:	ca06      	ldmia	r2, {r1, r2}
 8003658:	487e      	ldr	r0, [pc, #504]	@ (8003854 <statemachine+0x59c>)
 800365a:	f7ff fb43 	bl	8002ce4 <ssd1306_WriteString>

					  if(settimeen==0){
 800365e:	4b7f      	ldr	r3, [pc, #508]	@ (800385c <statemachine+0x5a4>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d116      	bne.n	8003694 <statemachine+0x3dc>

						  if(GNSSData.fixType>=1){
 8003666:	4b7e      	ldr	r3, [pc, #504]	@ (8003860 <statemachine+0x5a8>)
 8003668:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 800366c:	2b00      	cmp	r3, #0
 800366e:	d011      	beq.n	8003694 <statemachine+0x3dc>
							settimeen=1;
 8003670:	4b7a      	ldr	r3, [pc, #488]	@ (800385c <statemachine+0x5a4>)
 8003672:	2201      	movs	r2, #1
 8003674:	601a      	str	r2, [r3, #0]
							HR=GNSSData.hour;
 8003676:	4b7a      	ldr	r3, [pc, #488]	@ (8003860 <statemachine+0x5a8>)
 8003678:	f893 2074 	ldrb.w	r2, [r3, #116]	@ 0x74
 800367c:	4b79      	ldr	r3, [pc, #484]	@ (8003864 <statemachine+0x5ac>)
 800367e:	701a      	strb	r2, [r3, #0]
							MINUTE=GNSSData.min;
 8003680:	4b77      	ldr	r3, [pc, #476]	@ (8003860 <statemachine+0x5a8>)
 8003682:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 8003686:	4b78      	ldr	r3, [pc, #480]	@ (8003868 <statemachine+0x5b0>)
 8003688:	701a      	strb	r2, [r3, #0]
							SEC=GNSSData.sec;
 800368a:	4b75      	ldr	r3, [pc, #468]	@ (8003860 <statemachine+0x5a8>)
 800368c:	f893 2076 	ldrb.w	r2, [r3, #118]	@ 0x76
 8003690:	4b76      	ldr	r3, [pc, #472]	@ (800386c <statemachine+0x5b4>)
 8003692:	701a      	strb	r2, [r3, #0]





					  switch(balisestate){
 8003694:	4b76      	ldr	r3, [pc, #472]	@ (8003870 <statemachine+0x5b8>)
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	2b02      	cmp	r3, #2
 800369a:	f000 8263 	beq.w	8003b64 <statemachine+0x8ac>
 800369e:	2b02      	cmp	r3, #2
 80036a0:	f301 81f9 	bgt.w	8004a96 <statemachine+0x17de>
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d003      	beq.n	80036b0 <statemachine+0x3f8>
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d053      	beq.n	8003754 <statemachine+0x49c>
						  				 									 									  	}

					  }


					  break;
 80036ac:	f001 b9f3 	b.w	8004a96 <statemachine+0x17de>
						  ssd1306_SetCursor(32,32);
 80036b0:	2120      	movs	r1, #32
 80036b2:	2020      	movs	r0, #32
 80036b4:	f7ff fb3c 	bl	8002d30 <ssd1306_SetCursor>
						  if(BTN_B_LONG>=1){
 80036b8:	4b62      	ldr	r3, [pc, #392]	@ (8003844 <statemachine+0x58c>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	dd21      	ble.n	8003704 <statemachine+0x44c>
							balisestate++;
 80036c0:	4b6b      	ldr	r3, [pc, #428]	@ (8003870 <statemachine+0x5b8>)
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	3301      	adds	r3, #1
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	4b69      	ldr	r3, [pc, #420]	@ (8003870 <statemachine+0x5b8>)
 80036ca:	701a      	strb	r2, [r3, #0]
							BTN_B_LONG=0;
 80036cc:	4b5d      	ldr	r3, [pc, #372]	@ (8003844 <statemachine+0x58c>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	601a      	str	r2, [r3, #0]
							BTN_A=0;
 80036d2:	4b59      	ldr	r3, [pc, #356]	@ (8003838 <statemachine+0x580>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	601a      	str	r2, [r3, #0]
							oldlat=GNSSData.fLat;
 80036d8:	4b61      	ldr	r3, [pc, #388]	@ (8003860 <statemachine+0x5a8>)
 80036da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fc ff0a 	bl	80004f8 <__aeabi_f2d>
 80036e4:	4602      	mov	r2, r0
 80036e6:	460b      	mov	r3, r1
 80036e8:	4962      	ldr	r1, [pc, #392]	@ (8003874 <statemachine+0x5bc>)
 80036ea:	e9c1 2300 	strd	r2, r3, [r1]
							oldlong=GNSSData.fLon;
 80036ee:	4b5c      	ldr	r3, [pc, #368]	@ (8003860 <statemachine+0x5a8>)
 80036f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7fc feff 	bl	80004f8 <__aeabi_f2d>
 80036fa:	4602      	mov	r2, r0
 80036fc:	460b      	mov	r3, r1
 80036fe:	495e      	ldr	r1, [pc, #376]	@ (8003878 <statemachine+0x5c0>)
 8003700:	e9c1 2300 	strd	r2, r3, [r1]
						  if(BTN_A>=1){
 8003704:	4b4c      	ldr	r3, [pc, #304]	@ (8003838 <statemachine+0x580>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	dd0e      	ble.n	800372a <statemachine+0x472>
						  				  			 	state++;
 800370c:	4b4b      	ldr	r3, [pc, #300]	@ (800383c <statemachine+0x584>)
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	3301      	adds	r3, #1
 8003712:	b2da      	uxtb	r2, r3
 8003714:	4b49      	ldr	r3, [pc, #292]	@ (800383c <statemachine+0x584>)
 8003716:	701a      	strb	r2, [r3, #0]
						  				  			 	BTN_A=0;
 8003718:	4b47      	ldr	r3, [pc, #284]	@ (8003838 <statemachine+0x580>)
 800371a:	2200      	movs	r2, #0
 800371c:	601a      	str	r2, [r3, #0]
						  				  			 	BTN_B=0;
 800371e:	4b48      	ldr	r3, [pc, #288]	@ (8003840 <statemachine+0x588>)
 8003720:	2200      	movs	r2, #0
 8003722:	601a      	str	r2, [r3, #0]
						  				  			 	settimeen=0;
 8003724:	4b4d      	ldr	r3, [pc, #308]	@ (800385c <statemachine+0x5a4>)
 8003726:	2200      	movs	r2, #0
 8003728:	601a      	str	r2, [r3, #0]
						  if(BTN_A_LONG>=1){
 800372a:	4b54      	ldr	r3, [pc, #336]	@ (800387c <statemachine+0x5c4>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	f340 8255 	ble.w	8003bde <statemachine+0x926>
									  state--;
 8003734:	4b41      	ldr	r3, [pc, #260]	@ (800383c <statemachine+0x584>)
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	3b01      	subs	r3, #1
 800373a:	b2da      	uxtb	r2, r3
 800373c:	4b3f      	ldr	r3, [pc, #252]	@ (800383c <statemachine+0x584>)
 800373e:	701a      	strb	r2, [r3, #0]
									BTN_A_LONG=0;
 8003740:	4b4e      	ldr	r3, [pc, #312]	@ (800387c <statemachine+0x5c4>)
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
									BTN_B=0;
 8003746:	4b3e      	ldr	r3, [pc, #248]	@ (8003840 <statemachine+0x588>)
 8003748:	2200      	movs	r2, #0
 800374a:	601a      	str	r2, [r3, #0]
									settimeen=0;
 800374c:	4b43      	ldr	r3, [pc, #268]	@ (800385c <statemachine+0x5a4>)
 800374e:	2200      	movs	r2, #0
 8003750:	601a      	str	r2, [r3, #0]
						  break;
 8003752:	e244      	b.n	8003bde <statemachine+0x926>
						  ssd1306_SetCursor(32,32);
 8003754:	2120      	movs	r1, #32
 8003756:	2020      	movs	r0, #32
 8003758:	f7ff faea 	bl	8002d30 <ssd1306_SetCursor>
						  switch(ecranstate){
 800375c:	4b48      	ldr	r3, [pc, #288]	@ (8003880 <statemachine+0x5c8>)
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	2b05      	cmp	r3, #5
 8003762:	f200 8185 	bhi.w	8003a70 <statemachine+0x7b8>
 8003766:	a201      	add	r2, pc, #4	@ (adr r2, 800376c <statemachine+0x4b4>)
 8003768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800376c:	08003785 	.word	0x08003785
 8003770:	080037d3 	.word	0x080037d3
 8003774:	080038a1 	.word	0x080038a1
 8003778:	0800390d 	.word	0x0800390d
 800377c:	08003965 	.word	0x08003965
 8003780:	080039c3 	.word	0x080039c3
							  snprintf((char *)bufferscreen,50,"no data");
 8003784:	4a3f      	ldr	r2, [pc, #252]	@ (8003884 <statemachine+0x5cc>)
 8003786:	2132      	movs	r1, #50	@ 0x32
 8003788:	4832      	ldr	r0, [pc, #200]	@ (8003854 <statemachine+0x59c>)
 800378a:	f015 fbb3 	bl	8018ef4 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 800378e:	4a32      	ldr	r2, [pc, #200]	@ (8003858 <statemachine+0x5a0>)
 8003790:	2301      	movs	r3, #1
 8003792:	ca06      	ldmia	r2, {r1, r2}
 8003794:	482f      	ldr	r0, [pc, #188]	@ (8003854 <statemachine+0x59c>)
 8003796:	f7ff faa5 	bl	8002ce4 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 800379a:	212a      	movs	r1, #42	@ 0x2a
 800379c:	2020      	movs	r0, #32
 800379e:	f7ff fac7 	bl	8002d30 <ssd1306_SetCursor>
							  ssd1306_WriteString("PageNb",Font_6x8,White);
 80037a2:	4a39      	ldr	r2, [pc, #228]	@ (8003888 <statemachine+0x5d0>)
 80037a4:	2301      	movs	r3, #1
 80037a6:	ca06      	ldmia	r2, {r1, r2}
 80037a8:	4838      	ldr	r0, [pc, #224]	@ (800388c <statemachine+0x5d4>)
 80037aa:	f7ff fa9b 	bl	8002ce4 <ssd1306_WriteString>
							  if(BTN_B>=1){
 80037ae:	4b24      	ldr	r3, [pc, #144]	@ (8003840 <statemachine+0x588>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f340 8151 	ble.w	8003a5a <statemachine+0x7a2>
														  ecranstate++;
 80037b8:	4b31      	ldr	r3, [pc, #196]	@ (8003880 <statemachine+0x5c8>)
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	3301      	adds	r3, #1
 80037be:	b2da      	uxtb	r2, r3
 80037c0:	4b2f      	ldr	r3, [pc, #188]	@ (8003880 <statemachine+0x5c8>)
 80037c2:	701a      	strb	r2, [r3, #0]
													  	BTN_B=0;
 80037c4:	4b1e      	ldr	r3, [pc, #120]	@ (8003840 <statemachine+0x588>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	601a      	str	r2, [r3, #0]
													  	BTN_A=0;
 80037ca:	4b1b      	ldr	r3, [pc, #108]	@ (8003838 <statemachine+0x580>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]
							  break;
 80037d0:	e143      	b.n	8003a5a <statemachine+0x7a2>
							  snprintf((char  *)bufferscreen,50,"%0.3lf",distanceparcouru/1000);
 80037d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003890 <statemachine+0x5d8>)
 80037d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80037d8:	f04f 0200 	mov.w	r2, #0
 80037dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003894 <statemachine+0x5dc>)
 80037de:	f7fd f80d 	bl	80007fc <__aeabi_ddiv>
 80037e2:	4602      	mov	r2, r0
 80037e4:	460b      	mov	r3, r1
 80037e6:	e9cd 2300 	strd	r2, r3, [sp]
 80037ea:	4a2b      	ldr	r2, [pc, #172]	@ (8003898 <statemachine+0x5e0>)
 80037ec:	2132      	movs	r1, #50	@ 0x32
 80037ee:	4819      	ldr	r0, [pc, #100]	@ (8003854 <statemachine+0x59c>)
 80037f0:	f015 fb80 	bl	8018ef4 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 80037f4:	4a18      	ldr	r2, [pc, #96]	@ (8003858 <statemachine+0x5a0>)
 80037f6:	2301      	movs	r3, #1
 80037f8:	ca06      	ldmia	r2, {r1, r2}
 80037fa:	4816      	ldr	r0, [pc, #88]	@ (8003854 <statemachine+0x59c>)
 80037fc:	f7ff fa72 	bl	8002ce4 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 8003800:	212a      	movs	r1, #42	@ 0x2a
 8003802:	2020      	movs	r0, #32
 8003804:	f7ff fa94 	bl	8002d30 <ssd1306_SetCursor>
							  ssd1306_WriteString("Dist(km)",Font_6x8,White);
 8003808:	4a1f      	ldr	r2, [pc, #124]	@ (8003888 <statemachine+0x5d0>)
 800380a:	2301      	movs	r3, #1
 800380c:	ca06      	ldmia	r2, {r1, r2}
 800380e:	4823      	ldr	r0, [pc, #140]	@ (800389c <statemachine+0x5e4>)
 8003810:	f7ff fa68 	bl	8002ce4 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8003814:	4b0a      	ldr	r3, [pc, #40]	@ (8003840 <statemachine+0x588>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2b00      	cmp	r3, #0
 800381a:	f340 8120 	ble.w	8003a5e <statemachine+0x7a6>
							  														  ecranstate++;
 800381e:	4b18      	ldr	r3, [pc, #96]	@ (8003880 <statemachine+0x5c8>)
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	3301      	adds	r3, #1
 8003824:	b2da      	uxtb	r2, r3
 8003826:	4b16      	ldr	r3, [pc, #88]	@ (8003880 <statemachine+0x5c8>)
 8003828:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 800382a:	4b05      	ldr	r3, [pc, #20]	@ (8003840 <statemachine+0x588>)
 800382c:	2200      	movs	r2, #0
 800382e:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8003830:	4b01      	ldr	r3, [pc, #4]	@ (8003838 <statemachine+0x580>)
 8003832:	2200      	movs	r2, #0
 8003834:	601a      	str	r2, [r3, #0]
							  break;
 8003836:	e112      	b.n	8003a5e <statemachine+0x7a6>
 8003838:	20000524 	.word	0x20000524
 800383c:	200004ac 	.word	0x200004ac
 8003840:	20000528 	.word	0x20000528
 8003844:	200005e0 	.word	0x200005e0
 8003848:	20000594 	.word	0x20000594
 800384c:	200006c0 	.word	0x200006c0
 8003850:	0801e3d4 	.word	0x0801e3d4
 8003854:	20000560 	.word	0x20000560
 8003858:	20000020 	.word	0x20000020
 800385c:	200005cc 	.word	0x200005cc
 8003860:	200005f0 	.word	0x200005f0
 8003864:	200005c9 	.word	0x200005c9
 8003868:	200005ca 	.word	0x200005ca
 800386c:	200005c8 	.word	0x200005c8
 8003870:	200004b0 	.word	0x200004b0
 8003874:	200005b8 	.word	0x200005b8
 8003878:	200005c0 	.word	0x200005c0
 800387c:	200005e4 	.word	0x200005e4
 8003880:	200005e8 	.word	0x200005e8
 8003884:	0801e3dc 	.word	0x0801e3dc
 8003888:	20000018 	.word	0x20000018
 800388c:	0801e3e4 	.word	0x0801e3e4
 8003890:	200005b0 	.word	0x200005b0
 8003894:	408f4000 	.word	0x408f4000
 8003898:	0801e3ec 	.word	0x0801e3ec
 800389c:	0801e3f4 	.word	0x0801e3f4
							  snprintf((char  *)bufferscreen,50,"%0.1f",GNSSData.fgSpeed*3.6);
 80038a0:	4b9b      	ldr	r3, [pc, #620]	@ (8003b10 <statemachine+0x858>)
 80038a2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7fc fe26 	bl	80004f8 <__aeabi_f2d>
 80038ac:	a396      	add	r3, pc, #600	@ (adr r3, 8003b08 <statemachine+0x850>)
 80038ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b2:	f7fc fe79 	bl	80005a8 <__aeabi_dmul>
 80038b6:	4602      	mov	r2, r0
 80038b8:	460b      	mov	r3, r1
 80038ba:	e9cd 2300 	strd	r2, r3, [sp]
 80038be:	4a95      	ldr	r2, [pc, #596]	@ (8003b14 <statemachine+0x85c>)
 80038c0:	2132      	movs	r1, #50	@ 0x32
 80038c2:	4895      	ldr	r0, [pc, #596]	@ (8003b18 <statemachine+0x860>)
 80038c4:	f015 fb16 	bl	8018ef4 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 80038c8:	4a94      	ldr	r2, [pc, #592]	@ (8003b1c <statemachine+0x864>)
 80038ca:	2301      	movs	r3, #1
 80038cc:	ca06      	ldmia	r2, {r1, r2}
 80038ce:	4892      	ldr	r0, [pc, #584]	@ (8003b18 <statemachine+0x860>)
 80038d0:	f7ff fa08 	bl	8002ce4 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 80038d4:	212a      	movs	r1, #42	@ 0x2a
 80038d6:	2020      	movs	r0, #32
 80038d8:	f7ff fa2a 	bl	8002d30 <ssd1306_SetCursor>
							  ssd1306_WriteString("Vit(kmh)",Font_6x8,White);
 80038dc:	4a90      	ldr	r2, [pc, #576]	@ (8003b20 <statemachine+0x868>)
 80038de:	2301      	movs	r3, #1
 80038e0:	ca06      	ldmia	r2, {r1, r2}
 80038e2:	4890      	ldr	r0, [pc, #576]	@ (8003b24 <statemachine+0x86c>)
 80038e4:	f7ff f9fe 	bl	8002ce4 <ssd1306_WriteString>
							  if(BTN_B>=1){
 80038e8:	4b8f      	ldr	r3, [pc, #572]	@ (8003b28 <statemachine+0x870>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f340 80b8 	ble.w	8003a62 <statemachine+0x7aa>
							  														  ecranstate++;
 80038f2:	4b8e      	ldr	r3, [pc, #568]	@ (8003b2c <statemachine+0x874>)
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	3301      	adds	r3, #1
 80038f8:	b2da      	uxtb	r2, r3
 80038fa:	4b8c      	ldr	r3, [pc, #560]	@ (8003b2c <statemachine+0x874>)
 80038fc:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 80038fe:	4b8a      	ldr	r3, [pc, #552]	@ (8003b28 <statemachine+0x870>)
 8003900:	2200      	movs	r2, #0
 8003902:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8003904:	4b8a      	ldr	r3, [pc, #552]	@ (8003b30 <statemachine+0x878>)
 8003906:	2200      	movs	r2, #0
 8003908:	601a      	str	r2, [r3, #0]
							  break;
 800390a:	e0aa      	b.n	8003a62 <statemachine+0x7aa>
							  snprintf((char  *)bufferscreen,50,"%0.1lf",bmpalt);
 800390c:	4b89      	ldr	r3, [pc, #548]	@ (8003b34 <statemachine+0x87c>)
 800390e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003912:	e9cd 2300 	strd	r2, r3, [sp]
 8003916:	4a88      	ldr	r2, [pc, #544]	@ (8003b38 <statemachine+0x880>)
 8003918:	2132      	movs	r1, #50	@ 0x32
 800391a:	487f      	ldr	r0, [pc, #508]	@ (8003b18 <statemachine+0x860>)
 800391c:	f015 faea 	bl	8018ef4 <sniprintf>
							  							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8003920:	4a7e      	ldr	r2, [pc, #504]	@ (8003b1c <statemachine+0x864>)
 8003922:	2301      	movs	r3, #1
 8003924:	ca06      	ldmia	r2, {r1, r2}
 8003926:	487c      	ldr	r0, [pc, #496]	@ (8003b18 <statemachine+0x860>)
 8003928:	f7ff f9dc 	bl	8002ce4 <ssd1306_WriteString>
							  							ssd1306_SetCursor(32,42);
 800392c:	212a      	movs	r1, #42	@ 0x2a
 800392e:	2020      	movs	r0, #32
 8003930:	f7ff f9fe 	bl	8002d30 <ssd1306_SetCursor>
							  							ssd1306_WriteString("alt(m)",Font_6x8,White);
 8003934:	4a7a      	ldr	r2, [pc, #488]	@ (8003b20 <statemachine+0x868>)
 8003936:	2301      	movs	r3, #1
 8003938:	ca06      	ldmia	r2, {r1, r2}
 800393a:	4880      	ldr	r0, [pc, #512]	@ (8003b3c <statemachine+0x884>)
 800393c:	f7ff f9d2 	bl	8002ce4 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8003940:	4b79      	ldr	r3, [pc, #484]	@ (8003b28 <statemachine+0x870>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2b00      	cmp	r3, #0
 8003946:	f340 808e 	ble.w	8003a66 <statemachine+0x7ae>
							  														  ecranstate++;
 800394a:	4b78      	ldr	r3, [pc, #480]	@ (8003b2c <statemachine+0x874>)
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	3301      	adds	r3, #1
 8003950:	b2da      	uxtb	r2, r3
 8003952:	4b76      	ldr	r3, [pc, #472]	@ (8003b2c <statemachine+0x874>)
 8003954:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8003956:	4b74      	ldr	r3, [pc, #464]	@ (8003b28 <statemachine+0x870>)
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 800395c:	4b74      	ldr	r3, [pc, #464]	@ (8003b30 <statemachine+0x878>)
 800395e:	2200      	movs	r2, #0
 8003960:	601a      	str	r2, [r3, #0]
							  break;
 8003962:	e080      	b.n	8003a66 <statemachine+0x7ae>
							  snprintf((char  *)bufferscreen,50,"%0.1f",vbat);
 8003964:	4b76      	ldr	r3, [pc, #472]	@ (8003b40 <statemachine+0x888>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4618      	mov	r0, r3
 800396a:	f7fc fdc5 	bl	80004f8 <__aeabi_f2d>
 800396e:	4602      	mov	r2, r0
 8003970:	460b      	mov	r3, r1
 8003972:	e9cd 2300 	strd	r2, r3, [sp]
 8003976:	4a67      	ldr	r2, [pc, #412]	@ (8003b14 <statemachine+0x85c>)
 8003978:	2132      	movs	r1, #50	@ 0x32
 800397a:	4867      	ldr	r0, [pc, #412]	@ (8003b18 <statemachine+0x860>)
 800397c:	f015 faba 	bl	8018ef4 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8003980:	4a66      	ldr	r2, [pc, #408]	@ (8003b1c <statemachine+0x864>)
 8003982:	2301      	movs	r3, #1
 8003984:	ca06      	ldmia	r2, {r1, r2}
 8003986:	4864      	ldr	r0, [pc, #400]	@ (8003b18 <statemachine+0x860>)
 8003988:	f7ff f9ac 	bl	8002ce4 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 800398c:	212a      	movs	r1, #42	@ 0x2a
 800398e:	2020      	movs	r0, #32
 8003990:	f7ff f9ce 	bl	8002d30 <ssd1306_SetCursor>
							  ssd1306_WriteString("Vbat(V)",Font_6x8,White);
 8003994:	4a62      	ldr	r2, [pc, #392]	@ (8003b20 <statemachine+0x868>)
 8003996:	2301      	movs	r3, #1
 8003998:	ca06      	ldmia	r2, {r1, r2}
 800399a:	486a      	ldr	r0, [pc, #424]	@ (8003b44 <statemachine+0x88c>)
 800399c:	f7ff f9a2 	bl	8002ce4 <ssd1306_WriteString>
							  if(BTN_B>=1){
 80039a0:	4b61      	ldr	r3, [pc, #388]	@ (8003b28 <statemachine+0x870>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	dd60      	ble.n	8003a6a <statemachine+0x7b2>
							  														  ecranstate++;
 80039a8:	4b60      	ldr	r3, [pc, #384]	@ (8003b2c <statemachine+0x874>)
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	3301      	adds	r3, #1
 80039ae:	b2da      	uxtb	r2, r3
 80039b0:	4b5e      	ldr	r3, [pc, #376]	@ (8003b2c <statemachine+0x874>)
 80039b2:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 80039b4:	4b5c      	ldr	r3, [pc, #368]	@ (8003b28 <statemachine+0x870>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 80039ba:	4b5d      	ldr	r3, [pc, #372]	@ (8003b30 <statemachine+0x878>)
 80039bc:	2200      	movs	r2, #0
 80039be:	601a      	str	r2, [r3, #0]
							  break;
 80039c0:	e053      	b.n	8003a6a <statemachine+0x7b2>
							  snprintf((char  *)bufferscreen,50,"%0.1f",vitmax*3.6);
 80039c2:	4b61      	ldr	r3, [pc, #388]	@ (8003b48 <statemachine+0x890>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fc fd96 	bl	80004f8 <__aeabi_f2d>
 80039cc:	a34e      	add	r3, pc, #312	@ (adr r3, 8003b08 <statemachine+0x850>)
 80039ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d2:	f7fc fde9 	bl	80005a8 <__aeabi_dmul>
 80039d6:	4602      	mov	r2, r0
 80039d8:	460b      	mov	r3, r1
 80039da:	e9cd 2300 	strd	r2, r3, [sp]
 80039de:	4a4d      	ldr	r2, [pc, #308]	@ (8003b14 <statemachine+0x85c>)
 80039e0:	2132      	movs	r1, #50	@ 0x32
 80039e2:	484d      	ldr	r0, [pc, #308]	@ (8003b18 <statemachine+0x860>)
 80039e4:	f015 fa86 	bl	8018ef4 <sniprintf>
							  							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 80039e8:	4a4c      	ldr	r2, [pc, #304]	@ (8003b1c <statemachine+0x864>)
 80039ea:	2301      	movs	r3, #1
 80039ec:	ca06      	ldmia	r2, {r1, r2}
 80039ee:	484a      	ldr	r0, [pc, #296]	@ (8003b18 <statemachine+0x860>)
 80039f0:	f7ff f978 	bl	8002ce4 <ssd1306_WriteString>
							  							ssd1306_SetCursor(32,42);
 80039f4:	212a      	movs	r1, #42	@ 0x2a
 80039f6:	2020      	movs	r0, #32
 80039f8:	f7ff f99a 	bl	8002d30 <ssd1306_SetCursor>
							  							ssd1306_WriteString("MaxV",Font_6x8,White);
 80039fc:	4a48      	ldr	r2, [pc, #288]	@ (8003b20 <statemachine+0x868>)
 80039fe:	2301      	movs	r3, #1
 8003a00:	ca06      	ldmia	r2, {r1, r2}
 8003a02:	4852      	ldr	r0, [pc, #328]	@ (8003b4c <statemachine+0x894>)
 8003a04:	f7ff f96e 	bl	8002ce4 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8003a08:	4b47      	ldr	r3, [pc, #284]	@ (8003b28 <statemachine+0x870>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	dd2e      	ble.n	8003a6e <statemachine+0x7b6>
							  														ecranstate--;
 8003a10:	4b46      	ldr	r3, [pc, #280]	@ (8003b2c <statemachine+0x874>)
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	3b01      	subs	r3, #1
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	4b44      	ldr	r3, [pc, #272]	@ (8003b2c <statemachine+0x874>)
 8003a1a:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 8003a1c:	4b43      	ldr	r3, [pc, #268]	@ (8003b2c <statemachine+0x874>)
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	3b01      	subs	r3, #1
 8003a22:	b2da      	uxtb	r2, r3
 8003a24:	4b41      	ldr	r3, [pc, #260]	@ (8003b2c <statemachine+0x874>)
 8003a26:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 8003a28:	4b40      	ldr	r3, [pc, #256]	@ (8003b2c <statemachine+0x874>)
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	b2da      	uxtb	r2, r3
 8003a30:	4b3e      	ldr	r3, [pc, #248]	@ (8003b2c <statemachine+0x874>)
 8003a32:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 8003a34:	4b3d      	ldr	r3, [pc, #244]	@ (8003b2c <statemachine+0x874>)
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	b2da      	uxtb	r2, r3
 8003a3c:	4b3b      	ldr	r3, [pc, #236]	@ (8003b2c <statemachine+0x874>)
 8003a3e:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 8003a40:	4b3a      	ldr	r3, [pc, #232]	@ (8003b2c <statemachine+0x874>)
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	3b01      	subs	r3, #1
 8003a46:	b2da      	uxtb	r2, r3
 8003a48:	4b38      	ldr	r3, [pc, #224]	@ (8003b2c <statemachine+0x874>)
 8003a4a:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8003a4c:	4b36      	ldr	r3, [pc, #216]	@ (8003b28 <statemachine+0x870>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 8003a52:	4b37      	ldr	r3, [pc, #220]	@ (8003b30 <statemachine+0x878>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	601a      	str	r2, [r3, #0]
							  break;
 8003a58:	e009      	b.n	8003a6e <statemachine+0x7b6>
							  break;
 8003a5a:	bf00      	nop
 8003a5c:	e008      	b.n	8003a70 <statemachine+0x7b8>
							  break;
 8003a5e:	bf00      	nop
 8003a60:	e006      	b.n	8003a70 <statemachine+0x7b8>
							  break;
 8003a62:	bf00      	nop
 8003a64:	e004      	b.n	8003a70 <statemachine+0x7b8>
							  break;
 8003a66:	bf00      	nop
 8003a68:	e002      	b.n	8003a70 <statemachine+0x7b8>
							  break;
 8003a6a:	bf00      	nop
 8003a6c:	e000      	b.n	8003a70 <statemachine+0x7b8>
							  break;
 8003a6e:	bf00      	nop
						 	batterygauge(vbat,79, 42,1);
 8003a70:	4b33      	ldr	r3, [pc, #204]	@ (8003b40 <statemachine+0x888>)
 8003a72:	edd3 7a00 	vldr	s15, [r3]
 8003a76:	2201      	movs	r2, #1
 8003a78:	212a      	movs	r1, #42	@ 0x2a
 8003a7a:	204f      	movs	r0, #79	@ 0x4f
 8003a7c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a80:	f7ff fa9e 	bl	8002fc0 <batterygauge>
						 	ssd1306_SetCursor(32,52);
 8003a84:	2134      	movs	r1, #52	@ 0x34
 8003a86:	2020      	movs	r0, #32
 8003a88:	f7ff f952 	bl	8002d30 <ssd1306_SetCursor>
						 	snprintf((char  *)bufferscreen,50, "%0.2fV",vbat);
 8003a8c:	4b2c      	ldr	r3, [pc, #176]	@ (8003b40 <statemachine+0x888>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7fc fd31 	bl	80004f8 <__aeabi_f2d>
 8003a96:	4602      	mov	r2, r0
 8003a98:	460b      	mov	r3, r1
 8003a9a:	e9cd 2300 	strd	r2, r3, [sp]
 8003a9e:	4a2c      	ldr	r2, [pc, #176]	@ (8003b50 <statemachine+0x898>)
 8003aa0:	2132      	movs	r1, #50	@ 0x32
 8003aa2:	481d      	ldr	r0, [pc, #116]	@ (8003b18 <statemachine+0x860>)
 8003aa4:	f015 fa26 	bl	8018ef4 <sniprintf>
						 	ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8003aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b20 <statemachine+0x868>)
 8003aaa:	2301      	movs	r3, #1
 8003aac:	ca06      	ldmia	r2, {r1, r2}
 8003aae:	481a      	ldr	r0, [pc, #104]	@ (8003b18 <statemachine+0x860>)
 8003ab0:	f7ff f918 	bl	8002ce4 <ssd1306_WriteString>
						 	ssd1306_SetCursor(65,52);
 8003ab4:	2134      	movs	r1, #52	@ 0x34
 8003ab6:	2041      	movs	r0, #65	@ 0x41
 8003ab8:	f7ff f93a 	bl	8002d30 <ssd1306_SetCursor>
						 	snprintf((char  *)bufferscreen,50, "sat=%d",GNSSData.numSV);
 8003abc:	4b14      	ldr	r3, [pc, #80]	@ (8003b10 <statemachine+0x858>)
 8003abe:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8003ac2:	4a24      	ldr	r2, [pc, #144]	@ (8003b54 <statemachine+0x89c>)
 8003ac4:	2132      	movs	r1, #50	@ 0x32
 8003ac6:	4814      	ldr	r0, [pc, #80]	@ (8003b18 <statemachine+0x860>)
 8003ac8:	f015 fa14 	bl	8018ef4 <sniprintf>
						 	ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8003acc:	4a14      	ldr	r2, [pc, #80]	@ (8003b20 <statemachine+0x868>)
 8003ace:	2301      	movs	r3, #1
 8003ad0:	ca06      	ldmia	r2, {r1, r2}
 8003ad2:	4811      	ldr	r0, [pc, #68]	@ (8003b18 <statemachine+0x860>)
 8003ad4:	f7ff f906 	bl	8002ce4 <ssd1306_WriteString>
						  if(BTN_B_LONG>=1){
 8003ad8:	4b1f      	ldr	r3, [pc, #124]	@ (8003b58 <statemachine+0x8a0>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	f340 8081 	ble.w	8003be4 <statemachine+0x92c>
						  						  balisestate--;
 8003ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b5c <statemachine+0x8a4>)
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	b2da      	uxtb	r2, r3
 8003aea:	4b1c      	ldr	r3, [pc, #112]	@ (8003b5c <statemachine+0x8a4>)
 8003aec:	701a      	strb	r2, [r3, #0]
						  						  BTN_B_LONG=0;
 8003aee:	4b1a      	ldr	r3, [pc, #104]	@ (8003b58 <statemachine+0x8a0>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	601a      	str	r2, [r3, #0]
						  						  BTN_A=0;
 8003af4:	4b0e      	ldr	r3, [pc, #56]	@ (8003b30 <statemachine+0x878>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	601a      	str	r2, [r3, #0]
						  						HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
 8003afa:	2200      	movs	r2, #0
 8003afc:	2102      	movs	r1, #2
 8003afe:	4818      	ldr	r0, [pc, #96]	@ (8003b60 <statemachine+0x8a8>)
 8003b00:	f003 fc1c 	bl	800733c <HAL_GPIO_WritePin>
						  break;
 8003b04:	e06e      	b.n	8003be4 <statemachine+0x92c>
 8003b06:	bf00      	nop
 8003b08:	cccccccd 	.word	0xcccccccd
 8003b0c:	400ccccc 	.word	0x400ccccc
 8003b10:	200005f0 	.word	0x200005f0
 8003b14:	0801e394 	.word	0x0801e394
 8003b18:	20000560 	.word	0x20000560
 8003b1c:	20000020 	.word	0x20000020
 8003b20:	20000018 	.word	0x20000018
 8003b24:	0801e39c 	.word	0x0801e39c
 8003b28:	20000528 	.word	0x20000528
 8003b2c:	200005e8 	.word	0x200005e8
 8003b30:	20000524 	.word	0x20000524
 8003b34:	200003f8 	.word	0x200003f8
 8003b38:	0801e400 	.word	0x0801e400
 8003b3c:	0801e408 	.word	0x0801e408
 8003b40:	2000055c 	.word	0x2000055c
 8003b44:	0801e410 	.word	0x0801e410
 8003b48:	20000594 	.word	0x20000594
 8003b4c:	0801e418 	.word	0x0801e418
 8003b50:	0801e420 	.word	0x0801e420
 8003b54:	0801e428 	.word	0x0801e428
 8003b58:	200005e0 	.word	0x200005e0
 8003b5c:	200004b0 	.word	0x200004b0
 8003b60:	48000400 	.word	0x48000400
						  ssd1306_SetCursor(32,32);
 8003b64:	2120      	movs	r1, #32
 8003b66:	2020      	movs	r0, #32
 8003b68:	f7ff f8e2 	bl	8002d30 <ssd1306_SetCursor>
						  ssd1306_WriteString("fin de",Font_6x8,White);
 8003b6c:	4a8e      	ldr	r2, [pc, #568]	@ (8003da8 <statemachine+0xaf0>)
 8003b6e:	2301      	movs	r3, #1
 8003b70:	ca06      	ldmia	r2, {r1, r2}
 8003b72:	488e      	ldr	r0, [pc, #568]	@ (8003dac <statemachine+0xaf4>)
 8003b74:	f7ff f8b6 	bl	8002ce4 <ssd1306_WriteString>
						  ssd1306_SetCursor(32,42);
 8003b78:	212a      	movs	r1, #42	@ 0x2a
 8003b7a:	2020      	movs	r0, #32
 8003b7c:	f7ff f8d8 	bl	8002d30 <ssd1306_SetCursor>
						  ssd1306_WriteString("memoire",Font_6x8,White);
 8003b80:	4a89      	ldr	r2, [pc, #548]	@ (8003da8 <statemachine+0xaf0>)
 8003b82:	2301      	movs	r3, #1
 8003b84:	ca06      	ldmia	r2, {r1, r2}
 8003b86:	488a      	ldr	r0, [pc, #552]	@ (8003db0 <statemachine+0xaf8>)
 8003b88:	f7ff f8ac 	bl	8002ce4 <ssd1306_WriteString>
						  if(BTN_A>=1){
 8003b8c:	4b89      	ldr	r3, [pc, #548]	@ (8003db4 <statemachine+0xafc>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	dd0e      	ble.n	8003bb2 <statemachine+0x8fa>
						  				  			 	state++;
 8003b94:	4b88      	ldr	r3, [pc, #544]	@ (8003db8 <statemachine+0xb00>)
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	b2da      	uxtb	r2, r3
 8003b9c:	4b86      	ldr	r3, [pc, #536]	@ (8003db8 <statemachine+0xb00>)
 8003b9e:	701a      	strb	r2, [r3, #0]
						  				  			 	BTN_A=0;
 8003ba0:	4b84      	ldr	r3, [pc, #528]	@ (8003db4 <statemachine+0xafc>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	601a      	str	r2, [r3, #0]
						  				  			 	BTN_B=0;
 8003ba6:	4b85      	ldr	r3, [pc, #532]	@ (8003dbc <statemachine+0xb04>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	601a      	str	r2, [r3, #0]
						  				  			settimeen=0;
 8003bac:	4b84      	ldr	r3, [pc, #528]	@ (8003dc0 <statemachine+0xb08>)
 8003bae:	2200      	movs	r2, #0
 8003bb0:	601a      	str	r2, [r3, #0]
						  if(BTN_A_LONG>=1){
 8003bb2:	4b84      	ldr	r3, [pc, #528]	@ (8003dc4 <statemachine+0xb0c>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f340 876d 	ble.w	8004a96 <statemachine+0x17de>
						  				 									 									  			 	state--;
 8003bbc:	4b7e      	ldr	r3, [pc, #504]	@ (8003db8 <statemachine+0xb00>)
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	b2da      	uxtb	r2, r3
 8003bc4:	4b7c      	ldr	r3, [pc, #496]	@ (8003db8 <statemachine+0xb00>)
 8003bc6:	701a      	strb	r2, [r3, #0]
						  				 									 									  			 	BTN_A=0;
 8003bc8:	4b7a      	ldr	r3, [pc, #488]	@ (8003db4 <statemachine+0xafc>)
 8003bca:	2200      	movs	r2, #0
 8003bcc:	601a      	str	r2, [r3, #0]
						  				 									 									  			 	BTN_B=0;
 8003bce:	4b7b      	ldr	r3, [pc, #492]	@ (8003dbc <statemachine+0xb04>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	601a      	str	r2, [r3, #0]
						  				 									 									  			 	BTN_A_LONG=0;
 8003bd4:	4b7b      	ldr	r3, [pc, #492]	@ (8003dc4 <statemachine+0xb0c>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	601a      	str	r2, [r3, #0]
					  break;
 8003bda:	f000 bf5c 	b.w	8004a96 <statemachine+0x17de>
						  break;
 8003bde:	bf00      	nop
 8003be0:	f000 bf59 	b.w	8004a96 <statemachine+0x17de>
						  break;
 8003be4:	bf00      	nop
					  break;
 8003be6:	f000 bf56 	b.w	8004a96 <statemachine+0x17de>

	case STATE_POS:
			  ssd1306_Fill(Black);
 8003bea:	2000      	movs	r0, #0
 8003bec:	f7fe ff5e 	bl	8002aac <ssd1306_Fill>

			  switch(posstate){
 8003bf0:	4b75      	ldr	r3, [pc, #468]	@ (8003dc8 <statemachine+0xb10>)
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	2b05      	cmp	r3, #5
 8003bf6:	f200 8308 	bhi.w	800420a <statemachine+0xf52>
 8003bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8003c00 <statemachine+0x948>)
 8003bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c00:	08003c19 	.word	0x08003c19
 8003c04:	08003cd7 	.word	0x08003cd7
 8003c08:	08003dfd 	.word	0x08003dfd
 8003c0c:	08003ed5 	.word	0x08003ed5
 8003c10:	08003fad 	.word	0x08003fad
 8003c14:	080040e5 	.word	0x080040e5

			  case STATE_SUMMARY1:

						ssd1306_SetCursor(32, 32);
 8003c18:	2120      	movs	r1, #32
 8003c1a:	2020      	movs	r0, #32
 8003c1c:	f7ff f888 	bl	8002d30 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "Latitude:");
 8003c20:	4a6a      	ldr	r2, [pc, #424]	@ (8003dcc <statemachine+0xb14>)
 8003c22:	210f      	movs	r1, #15
 8003c24:	486a      	ldr	r0, [pc, #424]	@ (8003dd0 <statemachine+0xb18>)
 8003c26:	f015 f965 	bl	8018ef4 <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c2a:	4a5f      	ldr	r2, [pc, #380]	@ (8003da8 <statemachine+0xaf0>)
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	ca06      	ldmia	r2, {r1, r2}
 8003c30:	4867      	ldr	r0, [pc, #412]	@ (8003dd0 <statemachine+0xb18>)
 8003c32:	f7ff f857 	bl	8002ce4 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",GNSSData.fLat);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003c36:	4b67      	ldr	r3, [pc, #412]	@ (8003dd4 <statemachine+0xb1c>)
 8003c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f7fc fc5b 	bl	80004f8 <__aeabi_f2d>
 8003c42:	4602      	mov	r2, r0
 8003c44:	460b      	mov	r3, r1
 8003c46:	e9cd 2300 	strd	r2, r3, [sp]
 8003c4a:	4a63      	ldr	r2, [pc, #396]	@ (8003dd8 <statemachine+0xb20>)
 8003c4c:	210f      	movs	r1, #15
 8003c4e:	4860      	ldr	r0, [pc, #384]	@ (8003dd0 <statemachine+0xb18>)
 8003c50:	f015 f950 	bl	8018ef4 <sniprintf>
						ssd1306_SetCursor(32, 40);
 8003c54:	2128      	movs	r1, #40	@ 0x28
 8003c56:	2020      	movs	r0, #32
 8003c58:	f7ff f86a 	bl	8002d30 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c5c:	4a52      	ldr	r2, [pc, #328]	@ (8003da8 <statemachine+0xaf0>)
 8003c5e:	2301      	movs	r3, #1
 8003c60:	ca06      	ldmia	r2, {r1, r2}
 8003c62:	485b      	ldr	r0, [pc, #364]	@ (8003dd0 <statemachine+0xb18>)
 8003c64:	f7ff f83e 	bl	8002ce4 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "Longitude:");
 8003c68:	4a5c      	ldr	r2, [pc, #368]	@ (8003ddc <statemachine+0xb24>)
 8003c6a:	210f      	movs	r1, #15
 8003c6c:	4858      	ldr	r0, [pc, #352]	@ (8003dd0 <statemachine+0xb18>)
 8003c6e:	f015 f941 	bl	8018ef4 <sniprintf>
						ssd1306_SetCursor(32, 48);
 8003c72:	2130      	movs	r1, #48	@ 0x30
 8003c74:	2020      	movs	r0, #32
 8003c76:	f7ff f85b 	bl	8002d30 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c7a:	4a4b      	ldr	r2, [pc, #300]	@ (8003da8 <statemachine+0xaf0>)
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	ca06      	ldmia	r2, {r1, r2}
 8003c80:	4853      	ldr	r0, [pc, #332]	@ (8003dd0 <statemachine+0xb18>)
 8003c82:	f7ff f82f 	bl	8002ce4 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",GNSSData.fLon);
 8003c86:	4b53      	ldr	r3, [pc, #332]	@ (8003dd4 <statemachine+0xb1c>)
 8003c88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7fc fc33 	bl	80004f8 <__aeabi_f2d>
 8003c92:	4602      	mov	r2, r0
 8003c94:	460b      	mov	r3, r1
 8003c96:	e9cd 2300 	strd	r2, r3, [sp]
 8003c9a:	4a4f      	ldr	r2, [pc, #316]	@ (8003dd8 <statemachine+0xb20>)
 8003c9c:	210f      	movs	r1, #15
 8003c9e:	484c      	ldr	r0, [pc, #304]	@ (8003dd0 <statemachine+0xb18>)
 8003ca0:	f015 f928 	bl	8018ef4 <sniprintf>
						ssd1306_SetCursor(32, 56);
 8003ca4:	2138      	movs	r1, #56	@ 0x38
 8003ca6:	2020      	movs	r0, #32
 8003ca8:	f7ff f842 	bl	8002d30 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003cac:	4a3e      	ldr	r2, [pc, #248]	@ (8003da8 <statemachine+0xaf0>)
 8003cae:	2301      	movs	r3, #1
 8003cb0:	ca06      	ldmia	r2, {r1, r2}
 8003cb2:	4847      	ldr	r0, [pc, #284]	@ (8003dd0 <statemachine+0xb18>)
 8003cb4:	f7ff f816 	bl	8002ce4 <ssd1306_WriteString>
				  if(BTN_B>=1){
 8003cb8:	4b40      	ldr	r3, [pc, #256]	@ (8003dbc <statemachine+0xb04>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f340 8299 	ble.w	80041f4 <statemachine+0xf3c>
					  posstate++;
 8003cc2:	4b41      	ldr	r3, [pc, #260]	@ (8003dc8 <statemachine+0xb10>)
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	b2da      	uxtb	r2, r3
 8003cca:	4b3f      	ldr	r3, [pc, #252]	@ (8003dc8 <statemachine+0xb10>)
 8003ccc:	701a      	strb	r2, [r3, #0]
					  BTN_B=0;
 8003cce:	4b3b      	ldr	r3, [pc, #236]	@ (8003dbc <statemachine+0xb04>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	601a      	str	r2, [r3, #0]
				  }



				  break;
 8003cd4:	e28e      	b.n	80041f4 <statemachine+0xf3c>
			  case STATE_INFO:
				ssd1306_Fill(Black);
 8003cd6:	2000      	movs	r0, #0
 8003cd8:	f7fe fee8 	bl	8002aac <ssd1306_Fill>

				snprintf((char *)bufferscreen,15, "hacc=%0.2fm",GNSSData.fhACC);//sert a	connaitre la qualite du fix si proche de 1 voir infrieur alors le fix est tres bon
 8003cdc:	4b3d      	ldr	r3, [pc, #244]	@ (8003dd4 <statemachine+0xb1c>)
 8003cde:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fc fc08 	bl	80004f8 <__aeabi_f2d>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	e9cd 2300 	strd	r2, r3, [sp]
 8003cf0:	4a3b      	ldr	r2, [pc, #236]	@ (8003de0 <statemachine+0xb28>)
 8003cf2:	210f      	movs	r1, #15
 8003cf4:	4836      	ldr	r0, [pc, #216]	@ (8003dd0 <statemachine+0xb18>)
 8003cf6:	f015 f8fd 	bl	8018ef4 <sniprintf>
				ssd1306_SetCursor(32, 32);
 8003cfa:	2120      	movs	r1, #32
 8003cfc:	2020      	movs	r0, #32
 8003cfe:	f7ff f817 	bl	8002d30 <ssd1306_SetCursor>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003d02:	4a38      	ldr	r2, [pc, #224]	@ (8003de4 <statemachine+0xb2c>)
 8003d04:	2301      	movs	r3, #1
 8003d06:	ca06      	ldmia	r2, {r1, r2}
 8003d08:	4831      	ldr	r0, [pc, #196]	@ (8003dd0 <statemachine+0xb18>)
 8003d0a:	f7fe ffeb 	bl	8002ce4 <ssd1306_WriteString>
				snprintf((char *)bufferscreen,20, "v=%0.2fV",vbat);
 8003d0e:	4b36      	ldr	r3, [pc, #216]	@ (8003de8 <statemachine+0xb30>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7fc fbf0 	bl	80004f8 <__aeabi_f2d>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	e9cd 2300 	strd	r2, r3, [sp]
 8003d20:	4a32      	ldr	r2, [pc, #200]	@ (8003dec <statemachine+0xb34>)
 8003d22:	2114      	movs	r1, #20
 8003d24:	482a      	ldr	r0, [pc, #168]	@ (8003dd0 <statemachine+0xb18>)
 8003d26:	f015 f8e5 	bl	8018ef4 <sniprintf>
				ssd1306_SetCursor(32, 42);
 8003d2a:	212a      	movs	r1, #42	@ 0x2a
 8003d2c:	2020      	movs	r0, #32
 8003d2e:	f7fe ffff 	bl	8002d30 <ssd1306_SetCursor>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003d32:	4a2c      	ldr	r2, [pc, #176]	@ (8003de4 <statemachine+0xb2c>)
 8003d34:	2301      	movs	r3, #1
 8003d36:	ca06      	ldmia	r2, {r1, r2}
 8003d38:	4825      	ldr	r0, [pc, #148]	@ (8003dd0 <statemachine+0xb18>)
 8003d3a:	f7fe ffd3 	bl	8002ce4 <ssd1306_WriteString>
				ssd1306_SetCursor(32, 52);
 8003d3e:	2134      	movs	r1, #52	@ 0x34
 8003d40:	2020      	movs	r0, #32
 8003d42:	f7fe fff5 	bl	8002d30 <ssd1306_SetCursor>
				snprintf((char *)bufferscreen,15,  "T=%0.2fC",temp);
 8003d46:	4b2a      	ldr	r3, [pc, #168]	@ (8003df0 <statemachine+0xb38>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f7fc fbd4 	bl	80004f8 <__aeabi_f2d>
 8003d50:	4602      	mov	r2, r0
 8003d52:	460b      	mov	r3, r1
 8003d54:	e9cd 2300 	strd	r2, r3, [sp]
 8003d58:	4a26      	ldr	r2, [pc, #152]	@ (8003df4 <statemachine+0xb3c>)
 8003d5a:	210f      	movs	r1, #15
 8003d5c:	481c      	ldr	r0, [pc, #112]	@ (8003dd0 <statemachine+0xb18>)
 8003d5e:	f015 f8c9 	bl	8018ef4 <sniprintf>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003d62:	4a20      	ldr	r2, [pc, #128]	@ (8003de4 <statemachine+0xb2c>)
 8003d64:	2301      	movs	r3, #1
 8003d66:	ca06      	ldmia	r2, {r1, r2}
 8003d68:	4819      	ldr	r0, [pc, #100]	@ (8003dd0 <statemachine+0xb18>)
 8003d6a:	f7fe ffbb 	bl	8002ce4 <ssd1306_WriteString>
				 if(BTN_B>=1){
 8003d6e:	4b13      	ldr	r3, [pc, #76]	@ (8003dbc <statemachine+0xb04>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	dd08      	ble.n	8003d88 <statemachine+0xad0>
								  					  posstate++;
 8003d76:	4b14      	ldr	r3, [pc, #80]	@ (8003dc8 <statemachine+0xb10>)
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	b2da      	uxtb	r2, r3
 8003d7e:	4b12      	ldr	r3, [pc, #72]	@ (8003dc8 <statemachine+0xb10>)
 8003d80:	701a      	strb	r2, [r3, #0]
								  					  BTN_B=0;
 8003d82:	4b0e      	ldr	r3, [pc, #56]	@ (8003dbc <statemachine+0xb04>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	601a      	str	r2, [r3, #0]
								  				  }
								  if(BTN_B_LONG>=1){
 8003d88:	4b1b      	ldr	r3, [pc, #108]	@ (8003df8 <statemachine+0xb40>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f340 8233 	ble.w	80041f8 <statemachine+0xf40>
													  posstate--;
 8003d92:	4b0d      	ldr	r3, [pc, #52]	@ (8003dc8 <statemachine+0xb10>)
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	3b01      	subs	r3, #1
 8003d98:	b2da      	uxtb	r2, r3
 8003d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc8 <statemachine+0xb10>)
 8003d9c:	701a      	strb	r2, [r3, #0]
													BTN_B_LONG=0;
 8003d9e:	4b16      	ldr	r3, [pc, #88]	@ (8003df8 <statemachine+0xb40>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]
												}

				  break;
 8003da4:	e228      	b.n	80041f8 <statemachine+0xf40>
 8003da6:	bf00      	nop
 8003da8:	20000018 	.word	0x20000018
 8003dac:	0801e430 	.word	0x0801e430
 8003db0:	0801e438 	.word	0x0801e438
 8003db4:	20000524 	.word	0x20000524
 8003db8:	200004ac 	.word	0x200004ac
 8003dbc:	20000528 	.word	0x20000528
 8003dc0:	200005cc 	.word	0x200005cc
 8003dc4:	200005e4 	.word	0x200005e4
 8003dc8:	200004ae 	.word	0x200004ae
 8003dcc:	0801e440 	.word	0x0801e440
 8003dd0:	20000560 	.word	0x20000560
 8003dd4:	200005f0 	.word	0x200005f0
 8003dd8:	0801e44c 	.word	0x0801e44c
 8003ddc:	0801e454 	.word	0x0801e454
 8003de0:	0801e460 	.word	0x0801e460
 8003de4:	20000020 	.word	0x20000020
 8003de8:	2000055c 	.word	0x2000055c
 8003dec:	0801e46c 	.word	0x0801e46c
 8003df0:	20000554 	.word	0x20000554
 8003df4:	0801e478 	.word	0x0801e478
 8003df8:	200005e0 	.word	0x200005e0
			  case STATE_INFO2:
			  				ssd1306_Fill(Black);
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	f7fe fe55 	bl	8002aac <ssd1306_Fill>

			  				snprintf((char *)bufferscreen,15, "Satnum");//sert a	connaitre la qualite du fix si proche de 1 voir infrieur alors le fix est tres bon
 8003e02:	4aa4      	ldr	r2, [pc, #656]	@ (8004094 <statemachine+0xddc>)
 8003e04:	210f      	movs	r1, #15
 8003e06:	48a4      	ldr	r0, [pc, #656]	@ (8004098 <statemachine+0xde0>)
 8003e08:	f015 f874 	bl	8018ef4 <sniprintf>
			  				ssd1306_SetCursor(32, 32);
 8003e0c:	2120      	movs	r1, #32
 8003e0e:	2020      	movs	r0, #32
 8003e10:	f7fe ff8e 	bl	8002d30 <ssd1306_SetCursor>
			  				ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003e14:	4aa1      	ldr	r2, [pc, #644]	@ (800409c <statemachine+0xde4>)
 8003e16:	2301      	movs	r3, #1
 8003e18:	ca06      	ldmia	r2, {r1, r2}
 8003e1a:	489f      	ldr	r0, [pc, #636]	@ (8004098 <statemachine+0xde0>)
 8003e1c:	f7fe ff62 	bl	8002ce4 <ssd1306_WriteString>
			  				snprintf((char *)bufferscreen,20, "%d sat",GNSSData.numSV);
 8003e20:	4b9f      	ldr	r3, [pc, #636]	@ (80040a0 <statemachine+0xde8>)
 8003e22:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8003e26:	4a9f      	ldr	r2, [pc, #636]	@ (80040a4 <statemachine+0xdec>)
 8003e28:	2114      	movs	r1, #20
 8003e2a:	489b      	ldr	r0, [pc, #620]	@ (8004098 <statemachine+0xde0>)
 8003e2c:	f015 f862 	bl	8018ef4 <sniprintf>
			  				ssd1306_SetCursor(32, 40);
 8003e30:	2128      	movs	r1, #40	@ 0x28
 8003e32:	2020      	movs	r0, #32
 8003e34:	f7fe ff7c 	bl	8002d30 <ssd1306_SetCursor>
			  				ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003e38:	4a98      	ldr	r2, [pc, #608]	@ (800409c <statemachine+0xde4>)
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	ca06      	ldmia	r2, {r1, r2}
 8003e3e:	4896      	ldr	r0, [pc, #600]	@ (8004098 <statemachine+0xde0>)
 8003e40:	f7fe ff50 	bl	8002ce4 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 48);
 8003e44:	2130      	movs	r1, #48	@ 0x30
 8003e46:	2020      	movs	r0, #32
 8003e48:	f7fe ff72 	bl	8002d30 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15,  "DateJ/M/Y");
 8003e4c:	4a96      	ldr	r2, [pc, #600]	@ (80040a8 <statemachine+0xdf0>)
 8003e4e:	210f      	movs	r1, #15
 8003e50:	4891      	ldr	r0, [pc, #580]	@ (8004098 <statemachine+0xde0>)
 8003e52:	f015 f84f 	bl	8018ef4 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003e56:	4a91      	ldr	r2, [pc, #580]	@ (800409c <statemachine+0xde4>)
 8003e58:	2301      	movs	r3, #1
 8003e5a:	ca06      	ldmia	r2, {r1, r2}
 8003e5c:	488e      	ldr	r0, [pc, #568]	@ (8004098 <statemachine+0xde0>)
 8003e5e:	f7fe ff41 	bl	8002ce4 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 56);
 8003e62:	2138      	movs	r1, #56	@ 0x38
 8003e64:	2020      	movs	r0, #32
 8003e66:	f7fe ff63 	bl	8002d30 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15,  "%d/%d/%d",GNSSData.day,GNSSData.month,GNSSData.year);
 8003e6a:	4b8d      	ldr	r3, [pc, #564]	@ (80040a0 <statemachine+0xde8>)
 8003e6c:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8003e70:	4619      	mov	r1, r3
 8003e72:	4b8b      	ldr	r3, [pc, #556]	@ (80040a0 <statemachine+0xde8>)
 8003e74:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003e78:	461a      	mov	r2, r3
 8003e7a:	4b89      	ldr	r3, [pc, #548]	@ (80040a0 <statemachine+0xde8>)
 8003e7c:	f8b3 306e 	ldrh.w	r3, [r3, #110]	@ 0x6e
 8003e80:	9301      	str	r3, [sp, #4]
 8003e82:	9200      	str	r2, [sp, #0]
 8003e84:	460b      	mov	r3, r1
 8003e86:	4a89      	ldr	r2, [pc, #548]	@ (80040ac <statemachine+0xdf4>)
 8003e88:	210f      	movs	r1, #15
 8003e8a:	4883      	ldr	r0, [pc, #524]	@ (8004098 <statemachine+0xde0>)
 8003e8c:	f015 f832 	bl	8018ef4 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003e90:	4a82      	ldr	r2, [pc, #520]	@ (800409c <statemachine+0xde4>)
 8003e92:	2301      	movs	r3, #1
 8003e94:	ca06      	ldmia	r2, {r1, r2}
 8003e96:	4880      	ldr	r0, [pc, #512]	@ (8004098 <statemachine+0xde0>)
 8003e98:	f7fe ff24 	bl	8002ce4 <ssd1306_WriteString>
			  				 if(BTN_B>=1){
 8003e9c:	4b84      	ldr	r3, [pc, #528]	@ (80040b0 <statemachine+0xdf8>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	dd08      	ble.n	8003eb6 <statemachine+0xbfe>
			  								  					  posstate++;
 8003ea4:	4b83      	ldr	r3, [pc, #524]	@ (80040b4 <statemachine+0xdfc>)
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	b2da      	uxtb	r2, r3
 8003eac:	4b81      	ldr	r3, [pc, #516]	@ (80040b4 <statemachine+0xdfc>)
 8003eae:	701a      	strb	r2, [r3, #0]
			  								  					  BTN_B=0;
 8003eb0:	4b7f      	ldr	r3, [pc, #508]	@ (80040b0 <statemachine+0xdf8>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]
			  								  				  }
			  								  if(BTN_B_LONG>=1){
 8003eb6:	4b80      	ldr	r3, [pc, #512]	@ (80040b8 <statemachine+0xe00>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f340 819e 	ble.w	80041fc <statemachine+0xf44>
			  													  posstate--;
 8003ec0:	4b7c      	ldr	r3, [pc, #496]	@ (80040b4 <statemachine+0xdfc>)
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	b2da      	uxtb	r2, r3
 8003ec8:	4b7a      	ldr	r3, [pc, #488]	@ (80040b4 <statemachine+0xdfc>)
 8003eca:	701a      	strb	r2, [r3, #0]
			  													BTN_B_LONG=0;
 8003ecc:	4b7a      	ldr	r3, [pc, #488]	@ (80040b8 <statemachine+0xe00>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	601a      	str	r2, [r3, #0]
			  												}

			  				  break;
 8003ed2:	e193      	b.n	80041fc <statemachine+0xf44>
			  case STATE_ALT:


				  						ssd1306_SetCursor(32, 32);
 8003ed4:	2120      	movs	r1, #32
 8003ed6:	2020      	movs	r0, #32
 8003ed8:	f7fe ff2a 	bl	8002d30 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "altitude:");
 8003edc:	4a77      	ldr	r2, [pc, #476]	@ (80040bc <statemachine+0xe04>)
 8003ede:	210f      	movs	r1, #15
 8003ee0:	486d      	ldr	r0, [pc, #436]	@ (8004098 <statemachine+0xde0>)
 8003ee2:	f015 f807 	bl	8018ef4 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003ee6:	4a6d      	ldr	r2, [pc, #436]	@ (800409c <statemachine+0xde4>)
 8003ee8:	2301      	movs	r3, #1
 8003eea:	ca06      	ldmia	r2, {r1, r2}
 8003eec:	486a      	ldr	r0, [pc, #424]	@ (8004098 <statemachine+0xde0>)
 8003eee:	f7fe fef9 	bl	8002ce4 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.2f m",GNSSData.fhMSL);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003ef2:	4b6b      	ldr	r3, [pc, #428]	@ (80040a0 <statemachine+0xde8>)
 8003ef4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f7fc fafd 	bl	80004f8 <__aeabi_f2d>
 8003efe:	4602      	mov	r2, r0
 8003f00:	460b      	mov	r3, r1
 8003f02:	e9cd 2300 	strd	r2, r3, [sp]
 8003f06:	4a6e      	ldr	r2, [pc, #440]	@ (80040c0 <statemachine+0xe08>)
 8003f08:	210f      	movs	r1, #15
 8003f0a:	4863      	ldr	r0, [pc, #396]	@ (8004098 <statemachine+0xde0>)
 8003f0c:	f014 fff2 	bl	8018ef4 <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 8003f10:	2128      	movs	r1, #40	@ 0x28
 8003f12:	2020      	movs	r0, #32
 8003f14:	f7fe ff0c 	bl	8002d30 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003f18:	4a60      	ldr	r2, [pc, #384]	@ (800409c <statemachine+0xde4>)
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	ca06      	ldmia	r2, {r1, r2}
 8003f1e:	485e      	ldr	r0, [pc, #376]	@ (8004098 <statemachine+0xde0>)
 8003f20:	f7fe fee0 	bl	8002ce4 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "Accuracy(m)");
 8003f24:	4a67      	ldr	r2, [pc, #412]	@ (80040c4 <statemachine+0xe0c>)
 8003f26:	210f      	movs	r1, #15
 8003f28:	485b      	ldr	r0, [pc, #364]	@ (8004098 <statemachine+0xde0>)
 8003f2a:	f014 ffe3 	bl	8018ef4 <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 8003f2e:	2130      	movs	r1, #48	@ 0x30
 8003f30:	2020      	movs	r0, #32
 8003f32:	f7fe fefd 	bl	8002d30 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003f36:	4a59      	ldr	r2, [pc, #356]	@ (800409c <statemachine+0xde4>)
 8003f38:	2301      	movs	r3, #1
 8003f3a:	ca06      	ldmia	r2, {r1, r2}
 8003f3c:	4856      	ldr	r0, [pc, #344]	@ (8004098 <statemachine+0xde0>)
 8003f3e:	f7fe fed1 	bl	8002ce4 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.1f",GNSSData.fvACC);
 8003f42:	4b57      	ldr	r3, [pc, #348]	@ (80040a0 <statemachine+0xde8>)
 8003f44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f7fc fad5 	bl	80004f8 <__aeabi_f2d>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	460b      	mov	r3, r1
 8003f52:	e9cd 2300 	strd	r2, r3, [sp]
 8003f56:	4a5c      	ldr	r2, [pc, #368]	@ (80040c8 <statemachine+0xe10>)
 8003f58:	210f      	movs	r1, #15
 8003f5a:	484f      	ldr	r0, [pc, #316]	@ (8004098 <statemachine+0xde0>)
 8003f5c:	f014 ffca 	bl	8018ef4 <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 8003f60:	2138      	movs	r1, #56	@ 0x38
 8003f62:	2020      	movs	r0, #32
 8003f64:	f7fe fee4 	bl	8002d30 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003f68:	4a4c      	ldr	r2, [pc, #304]	@ (800409c <statemachine+0xde4>)
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	ca06      	ldmia	r2, {r1, r2}
 8003f6e:	484a      	ldr	r0, [pc, #296]	@ (8004098 <statemachine+0xde0>)
 8003f70:	f7fe feb8 	bl	8002ce4 <ssd1306_WriteString>

				  if(BTN_B>=1){
 8003f74:	4b4e      	ldr	r3, [pc, #312]	@ (80040b0 <statemachine+0xdf8>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	dd08      	ble.n	8003f8e <statemachine+0xcd6>
				  					posstate++;
 8003f7c:	4b4d      	ldr	r3, [pc, #308]	@ (80040b4 <statemachine+0xdfc>)
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	3301      	adds	r3, #1
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	4b4b      	ldr	r3, [pc, #300]	@ (80040b4 <statemachine+0xdfc>)
 8003f86:	701a      	strb	r2, [r3, #0]
				  					BTN_B=0;
 8003f88:	4b49      	ldr	r3, [pc, #292]	@ (80040b0 <statemachine+0xdf8>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8003f8e:	4b4a      	ldr	r3, [pc, #296]	@ (80040b8 <statemachine+0xe00>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	f340 8134 	ble.w	8004200 <statemachine+0xf48>
					  posstate--;
 8003f98:	4b46      	ldr	r3, [pc, #280]	@ (80040b4 <statemachine+0xdfc>)
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	b2da      	uxtb	r2, r3
 8003fa0:	4b44      	ldr	r3, [pc, #272]	@ (80040b4 <statemachine+0xdfc>)
 8003fa2:	701a      	strb	r2, [r3, #0]
					BTN_B_LONG=0;
 8003fa4:	4b44      	ldr	r3, [pc, #272]	@ (80040b8 <statemachine+0xe00>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	601a      	str	r2, [r3, #0]
				}
				  break;
 8003faa:	e129      	b.n	8004200 <statemachine+0xf48>
			  case STATE_ALTBARO:
				  						ssd1306_SetCursor(32, 32);
 8003fac:	2120      	movs	r1, #32
 8003fae:	2020      	movs	r0, #32
 8003fb0:	f7fe febe 	bl	8002d30 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "baroalt:");
 8003fb4:	4a45      	ldr	r2, [pc, #276]	@ (80040cc <statemachine+0xe14>)
 8003fb6:	210f      	movs	r1, #15
 8003fb8:	4837      	ldr	r0, [pc, #220]	@ (8004098 <statemachine+0xde0>)
 8003fba:	f014 ff9b 	bl	8018ef4 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003fbe:	4a37      	ldr	r2, [pc, #220]	@ (800409c <statemachine+0xde4>)
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	ca06      	ldmia	r2, {r1, r2}
 8003fc4:	4834      	ldr	r0, [pc, #208]	@ (8004098 <statemachine+0xde0>)
 8003fc6:	f7fe fe8d 	bl	8002ce4 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.2l m",bmp581->altitude);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003fca:	4b41      	ldr	r3, [pc, #260]	@ (80040d0 <statemachine+0xe18>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	695b      	ldr	r3, [r3, #20]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7fc fa91 	bl	80004f8 <__aeabi_f2d>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	460b      	mov	r3, r1
 8003fda:	e9cd 2300 	strd	r2, r3, [sp]
 8003fde:	4a3d      	ldr	r2, [pc, #244]	@ (80040d4 <statemachine+0xe1c>)
 8003fe0:	210f      	movs	r1, #15
 8003fe2:	482d      	ldr	r0, [pc, #180]	@ (8004098 <statemachine+0xde0>)
 8003fe4:	f014 ff86 	bl	8018ef4 <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 8003fe8:	2128      	movs	r1, #40	@ 0x28
 8003fea:	2020      	movs	r0, #32
 8003fec:	f7fe fea0 	bl	8002d30 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003ff0:	4a2a      	ldr	r2, [pc, #168]	@ (800409c <statemachine+0xde4>)
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	ca06      	ldmia	r2, {r1, r2}
 8003ff6:	4828      	ldr	r0, [pc, #160]	@ (8004098 <statemachine+0xde0>)
 8003ff8:	f7fe fe74 	bl	8002ce4 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "baropress:");
 8003ffc:	4a36      	ldr	r2, [pc, #216]	@ (80040d8 <statemachine+0xe20>)
 8003ffe:	210f      	movs	r1, #15
 8004000:	4825      	ldr	r0, [pc, #148]	@ (8004098 <statemachine+0xde0>)
 8004002:	f014 ff77 	bl	8018ef4 <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 8004006:	2130      	movs	r1, #48	@ 0x30
 8004008:	2020      	movs	r0, #32
 800400a:	f7fe fe91 	bl	8002d30 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800400e:	4a23      	ldr	r2, [pc, #140]	@ (800409c <statemachine+0xde4>)
 8004010:	2301      	movs	r3, #1
 8004012:	ca06      	ldmia	r2, {r1, r2}
 8004014:	4820      	ldr	r0, [pc, #128]	@ (8004098 <statemachine+0xde0>)
 8004016:	f7fe fe65 	bl	8002ce4 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.3l kPa",bmp581->press/1000.0);
 800401a:	4b2d      	ldr	r3, [pc, #180]	@ (80040d0 <statemachine+0xe18>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	4618      	mov	r0, r3
 8004022:	f7fc fa69 	bl	80004f8 <__aeabi_f2d>
 8004026:	f04f 0200 	mov.w	r2, #0
 800402a:	4b2c      	ldr	r3, [pc, #176]	@ (80040dc <statemachine+0xe24>)
 800402c:	f7fc fbe6 	bl	80007fc <__aeabi_ddiv>
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	e9cd 2300 	strd	r2, r3, [sp]
 8004038:	4a29      	ldr	r2, [pc, #164]	@ (80040e0 <statemachine+0xe28>)
 800403a:	210f      	movs	r1, #15
 800403c:	4816      	ldr	r0, [pc, #88]	@ (8004098 <statemachine+0xde0>)
 800403e:	f014 ff59 	bl	8018ef4 <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 8004042:	2138      	movs	r1, #56	@ 0x38
 8004044:	2020      	movs	r0, #32
 8004046:	f7fe fe73 	bl	8002d30 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800404a:	4a14      	ldr	r2, [pc, #80]	@ (800409c <statemachine+0xde4>)
 800404c:	2301      	movs	r3, #1
 800404e:	ca06      	ldmia	r2, {r1, r2}
 8004050:	4811      	ldr	r0, [pc, #68]	@ (8004098 <statemachine+0xde0>)
 8004052:	f7fe fe47 	bl	8002ce4 <ssd1306_WriteString>
				  						HAL_Delay(200);
 8004056:	20c8      	movs	r0, #200	@ 0xc8
 8004058:	f001 fb84 	bl	8005764 <HAL_Delay>

				  if(BTN_B>=1){
 800405c:	4b14      	ldr	r3, [pc, #80]	@ (80040b0 <statemachine+0xdf8>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	dd08      	ble.n	8004076 <statemachine+0xdbe>
				  					posstate++;
 8004064:	4b13      	ldr	r3, [pc, #76]	@ (80040b4 <statemachine+0xdfc>)
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	3301      	adds	r3, #1
 800406a:	b2da      	uxtb	r2, r3
 800406c:	4b11      	ldr	r3, [pc, #68]	@ (80040b4 <statemachine+0xdfc>)
 800406e:	701a      	strb	r2, [r3, #0]
				  					BTN_B=0;
 8004070:	4b0f      	ldr	r3, [pc, #60]	@ (80040b0 <statemachine+0xdf8>)
 8004072:	2200      	movs	r2, #0
 8004074:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8004076:	4b10      	ldr	r3, [pc, #64]	@ (80040b8 <statemachine+0xe00>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	f340 80c2 	ble.w	8004204 <statemachine+0xf4c>
					  posstate--;
 8004080:	4b0c      	ldr	r3, [pc, #48]	@ (80040b4 <statemachine+0xdfc>)
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	3b01      	subs	r3, #1
 8004086:	b2da      	uxtb	r2, r3
 8004088:	4b0a      	ldr	r3, [pc, #40]	@ (80040b4 <statemachine+0xdfc>)
 800408a:	701a      	strb	r2, [r3, #0]
					BTN_B_LONG=0;
 800408c:	4b0a      	ldr	r3, [pc, #40]	@ (80040b8 <statemachine+0xe00>)
 800408e:	2200      	movs	r2, #0
 8004090:	601a      	str	r2, [r3, #0]
				}
				  break;
 8004092:	e0b7      	b.n	8004204 <statemachine+0xf4c>
 8004094:	0801e484 	.word	0x0801e484
 8004098:	20000560 	.word	0x20000560
 800409c:	20000018 	.word	0x20000018
 80040a0:	200005f0 	.word	0x200005f0
 80040a4:	0801e48c 	.word	0x0801e48c
 80040a8:	0801e494 	.word	0x0801e494
 80040ac:	0801e4a0 	.word	0x0801e4a0
 80040b0:	20000528 	.word	0x20000528
 80040b4:	200004ae 	.word	0x200004ae
 80040b8:	200005e0 	.word	0x200005e0
 80040bc:	0801e4ac 	.word	0x0801e4ac
 80040c0:	0801e4b8 	.word	0x0801e4b8
 80040c4:	0801e4c0 	.word	0x0801e4c0
 80040c8:	0801e394 	.word	0x0801e394
 80040cc:	0801e4cc 	.word	0x0801e4cc
 80040d0:	200005ec 	.word	0x200005ec
 80040d4:	0801e4d8 	.word	0x0801e4d8
 80040d8:	0801e4e0 	.word	0x0801e4e0
 80040dc:	408f4000 	.word	0x408f4000
 80040e0:	0801e4ec 	.word	0x0801e4ec
			  case STATE_HEURE:
			  			  ssd1306_Fill(Black);
 80040e4:	2000      	movs	r0, #0
 80040e6:	f7fe fce1 	bl	8002aac <ssd1306_Fill>

			  			  if(settimeen==0){
 80040ea:	4b9b      	ldr	r3, [pc, #620]	@ (8004358 <statemachine+0x10a0>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d11a      	bne.n	8004128 <statemachine+0xe70>

			  							settimeen=1;
 80040f2:	4b99      	ldr	r3, [pc, #612]	@ (8004358 <statemachine+0x10a0>)
 80040f4:	2201      	movs	r2, #1
 80040f6:	601a      	str	r2, [r3, #0]
			  							HR=GNSSData.hour;
 80040f8:	4b98      	ldr	r3, [pc, #608]	@ (800435c <statemachine+0x10a4>)
 80040fa:	f893 2074 	ldrb.w	r2, [r3, #116]	@ 0x74
 80040fe:	4b98      	ldr	r3, [pc, #608]	@ (8004360 <statemachine+0x10a8>)
 8004100:	701a      	strb	r2, [r3, #0]
			  							MINUTE=GNSSData.min;
 8004102:	4b96      	ldr	r3, [pc, #600]	@ (800435c <statemachine+0x10a4>)
 8004104:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 8004108:	4b96      	ldr	r3, [pc, #600]	@ (8004364 <statemachine+0x10ac>)
 800410a:	701a      	strb	r2, [r3, #0]
			  							SEC=GNSSData.sec;
 800410c:	4b93      	ldr	r3, [pc, #588]	@ (800435c <statemachine+0x10a4>)
 800410e:	f893 2076 	ldrb.w	r2, [r3, #118]	@ 0x76
 8004112:	4b95      	ldr	r3, [pc, #596]	@ (8004368 <statemachine+0x10b0>)
 8004114:	701a      	strb	r2, [r3, #0]
			  							set_time (HR, MINUTE, SEC);
 8004116:	4b92      	ldr	r3, [pc, #584]	@ (8004360 <statemachine+0x10a8>)
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	4a92      	ldr	r2, [pc, #584]	@ (8004364 <statemachine+0x10ac>)
 800411c:	7811      	ldrb	r1, [r2, #0]
 800411e:	4a92      	ldr	r2, [pc, #584]	@ (8004368 <statemachine+0x10b0>)
 8004120:	7812      	ldrb	r2, [r2, #0]
 8004122:	4618      	mov	r0, r3
 8004124:	f7fe fb04 	bl	8002730 <set_time>



			  					  }

			  			get_time_date();
 8004128:	f7fe fb30 	bl	800278c <get_time_date>


			  				  ssd1306_SetCursor(32, 32);
 800412c:	2120      	movs	r1, #32
 800412e:	2020      	movs	r0, #32
 8004130:	f7fe fdfe 	bl	8002d30 <ssd1306_SetCursor>
			  				  ssd1306_WriteString("hr GMT:", Font_6x8, White);
 8004134:	4a8d      	ldr	r2, [pc, #564]	@ (800436c <statemachine+0x10b4>)
 8004136:	2301      	movs	r3, #1
 8004138:	ca06      	ldmia	r2, {r1, r2}
 800413a:	488d      	ldr	r0, [pc, #564]	@ (8004370 <statemachine+0x10b8>)
 800413c:	f7fe fdd2 	bl	8002ce4 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 42);
 8004140:	212a      	movs	r1, #42	@ 0x2a
 8004142:	2020      	movs	r0, #32
 8004144:	f7fe fdf4 	bl	8002d30 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15, "%02d:%02d",HR,MINUTE);
 8004148:	4b85      	ldr	r3, [pc, #532]	@ (8004360 <statemachine+0x10a8>)
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	461a      	mov	r2, r3
 800414e:	4b85      	ldr	r3, [pc, #532]	@ (8004364 <statemachine+0x10ac>)
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	9300      	str	r3, [sp, #0]
 8004154:	4613      	mov	r3, r2
 8004156:	4a87      	ldr	r2, [pc, #540]	@ (8004374 <statemachine+0x10bc>)
 8004158:	210f      	movs	r1, #15
 800415a:	4887      	ldr	r0, [pc, #540]	@ (8004378 <statemachine+0x10c0>)
 800415c:	f014 feca 	bl	8018ef4 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8004160:	4a86      	ldr	r2, [pc, #536]	@ (800437c <statemachine+0x10c4>)
 8004162:	2301      	movs	r3, #1
 8004164:	ca06      	ldmia	r2, {r1, r2}
 8004166:	4884      	ldr	r0, [pc, #528]	@ (8004378 <statemachine+0x10c0>)
 8004168:	f7fe fdbc 	bl	8002ce4 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 52);
 800416c:	2134      	movs	r1, #52	@ 0x34
 800416e:	2020      	movs	r0, #32
 8004170:	f7fe fdde 	bl	8002d30 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15, "%02d sec",SEC);
 8004174:	4b7c      	ldr	r3, [pc, #496]	@ (8004368 <statemachine+0x10b0>)
 8004176:	781b      	ldrb	r3, [r3, #0]
 8004178:	4a81      	ldr	r2, [pc, #516]	@ (8004380 <statemachine+0x10c8>)
 800417a:	210f      	movs	r1, #15
 800417c:	487e      	ldr	r0, [pc, #504]	@ (8004378 <statemachine+0x10c0>)
 800417e:	f014 feb9 	bl	8018ef4 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8004182:	4a7e      	ldr	r2, [pc, #504]	@ (800437c <statemachine+0x10c4>)
 8004184:	2301      	movs	r3, #1
 8004186:	ca06      	ldmia	r2, {r1, r2}
 8004188:	487b      	ldr	r0, [pc, #492]	@ (8004378 <statemachine+0x10c0>)
 800418a:	f7fe fdab 	bl	8002ce4 <ssd1306_WriteString>
			  				if(BTN_B>=1){
 800418e:	4b7d      	ldr	r3, [pc, #500]	@ (8004384 <statemachine+0x10cc>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	dd20      	ble.n	80041d8 <statemachine+0xf20>
			  					posstate--;
 8004196:	4b7c      	ldr	r3, [pc, #496]	@ (8004388 <statemachine+0x10d0>)
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	3b01      	subs	r3, #1
 800419c:	b2da      	uxtb	r2, r3
 800419e:	4b7a      	ldr	r3, [pc, #488]	@ (8004388 <statemachine+0x10d0>)
 80041a0:	701a      	strb	r2, [r3, #0]
			  				//	posstate--;
			  					posstate--;
 80041a2:	4b79      	ldr	r3, [pc, #484]	@ (8004388 <statemachine+0x10d0>)
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	3b01      	subs	r3, #1
 80041a8:	b2da      	uxtb	r2, r3
 80041aa:	4b77      	ldr	r3, [pc, #476]	@ (8004388 <statemachine+0x10d0>)
 80041ac:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 80041ae:	4b76      	ldr	r3, [pc, #472]	@ (8004388 <statemachine+0x10d0>)
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	3b01      	subs	r3, #1
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	4b74      	ldr	r3, [pc, #464]	@ (8004388 <statemachine+0x10d0>)
 80041b8:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 80041ba:	4b73      	ldr	r3, [pc, #460]	@ (8004388 <statemachine+0x10d0>)
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	3b01      	subs	r3, #1
 80041c0:	b2da      	uxtb	r2, r3
 80041c2:	4b71      	ldr	r3, [pc, #452]	@ (8004388 <statemachine+0x10d0>)
 80041c4:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 80041c6:	4b70      	ldr	r3, [pc, #448]	@ (8004388 <statemachine+0x10d0>)
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	3b01      	subs	r3, #1
 80041cc:	b2da      	uxtb	r2, r3
 80041ce:	4b6e      	ldr	r3, [pc, #440]	@ (8004388 <statemachine+0x10d0>)
 80041d0:	701a      	strb	r2, [r3, #0]
			  					BTN_B=0;
 80041d2:	4b6c      	ldr	r3, [pc, #432]	@ (8004384 <statemachine+0x10cc>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]
			  				}
			  				if(BTN_B_LONG>=1){
 80041d8:	4b6c      	ldr	r3, [pc, #432]	@ (800438c <statemachine+0x10d4>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	dd13      	ble.n	8004208 <statemachine+0xf50>
			  							  					posstate--;
 80041e0:	4b69      	ldr	r3, [pc, #420]	@ (8004388 <statemachine+0x10d0>)
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	3b01      	subs	r3, #1
 80041e6:	b2da      	uxtb	r2, r3
 80041e8:	4b67      	ldr	r3, [pc, #412]	@ (8004388 <statemachine+0x10d0>)
 80041ea:	701a      	strb	r2, [r3, #0]
			  							  					BTN_B_LONG=0;
 80041ec:	4b67      	ldr	r3, [pc, #412]	@ (800438c <statemachine+0x10d4>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	601a      	str	r2, [r3, #0]
			  							  				}
			  			break;
 80041f2:	e009      	b.n	8004208 <statemachine+0xf50>
				  break;
 80041f4:	bf00      	nop
 80041f6:	e008      	b.n	800420a <statemachine+0xf52>
				  break;
 80041f8:	bf00      	nop
 80041fa:	e006      	b.n	800420a <statemachine+0xf52>
			  				  break;
 80041fc:	bf00      	nop
 80041fe:	e004      	b.n	800420a <statemachine+0xf52>
				  break;
 8004200:	bf00      	nop
 8004202:	e002      	b.n	800420a <statemachine+0xf52>
				  break;
 8004204:	bf00      	nop
 8004206:	e000      	b.n	800420a <statemachine+0xf52>
			  			break;
 8004208:	bf00      	nop
			  }

					if(BTN_A>=1){
 800420a:	4b61      	ldr	r3, [pc, #388]	@ (8004390 <statemachine+0x10d8>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	dd0b      	ble.n	800422a <statemachine+0xf72>
							state++;
 8004212:	4b60      	ldr	r3, [pc, #384]	@ (8004394 <statemachine+0x10dc>)
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	3301      	adds	r3, #1
 8004218:	b2da      	uxtb	r2, r3
 800421a:	4b5e      	ldr	r3, [pc, #376]	@ (8004394 <statemachine+0x10dc>)
 800421c:	701a      	strb	r2, [r3, #0]
							BTN_A=0;
 800421e:	4b5c      	ldr	r3, [pc, #368]	@ (8004390 <statemachine+0x10d8>)
 8004220:	2200      	movs	r2, #0
 8004222:	601a      	str	r2, [r3, #0]
							BTN_B=0;
 8004224:	4b57      	ldr	r3, [pc, #348]	@ (8004384 <statemachine+0x10cc>)
 8004226:	2200      	movs	r2, #0
 8004228:	601a      	str	r2, [r3, #0]


						}
					if(BTN_A_LONG>=1){
 800422a:	4b5b      	ldr	r3, [pc, #364]	@ (8004398 <statemachine+0x10e0>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	f340 8433 	ble.w	8004a9a <statemachine+0x17e2>
									 									 									  			 	state--;
 8004234:	4b57      	ldr	r3, [pc, #348]	@ (8004394 <statemachine+0x10dc>)
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	3b01      	subs	r3, #1
 800423a:	b2da      	uxtb	r2, r3
 800423c:	4b55      	ldr	r3, [pc, #340]	@ (8004394 <statemachine+0x10dc>)
 800423e:	701a      	strb	r2, [r3, #0]
									 									 									  			 	BTN_A=0;
 8004240:	4b53      	ldr	r3, [pc, #332]	@ (8004390 <statemachine+0x10d8>)
 8004242:	2200      	movs	r2, #0
 8004244:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_B=0;
 8004246:	4b4f      	ldr	r3, [pc, #316]	@ (8004384 <statemachine+0x10cc>)
 8004248:	2200      	movs	r2, #0
 800424a:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_A_LONG=0;
 800424c:	4b52      	ldr	r3, [pc, #328]	@ (8004398 <statemachine+0x10e0>)
 800424e:	2200      	movs	r2, #0
 8004250:	601a      	str	r2, [r3, #0]
									 									 									  	}
			  break;
 8004252:	f000 bc22 	b.w	8004a9a <statemachine+0x17e2>
		  case STATE_CHRONOMETER:

			  ssd1306_Fill(Black);
 8004256:	2000      	movs	r0, #0
 8004258:	f7fe fc28 	bl	8002aac <ssd1306_Fill>
			  ssd1306_SetCursor(32, 32);
 800425c:	2120      	movs	r1, #32
 800425e:	2020      	movs	r0, #32
 8004260:	f7fe fd66 	bl	8002d30 <ssd1306_SetCursor>
			  ssd1306_WriteString("chrono", Font_6x8, White);
 8004264:	4a41      	ldr	r2, [pc, #260]	@ (800436c <statemachine+0x10b4>)
 8004266:	2301      	movs	r3, #1
 8004268:	ca06      	ldmia	r2, {r1, r2}
 800426a:	484c      	ldr	r0, [pc, #304]	@ (800439c <statemachine+0x10e4>)
 800426c:	f7fe fd3a 	bl	8002ce4 <ssd1306_WriteString>
			  ssd1306_SetCursor(32,40);
 8004270:	2128      	movs	r1, #40	@ 0x28
 8004272:	2020      	movs	r0, #32
 8004274:	f7fe fd5c 	bl	8002d30 <ssd1306_SetCursor>

			  switch(chronostate){
 8004278:	4b49      	ldr	r3, [pc, #292]	@ (80043a0 <statemachine+0x10e8>)
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	2b02      	cmp	r3, #2
 800427e:	d03c      	beq.n	80042fa <statemachine+0x1042>
 8004280:	2b02      	cmp	r3, #2
 8004282:	f300 809e 	bgt.w	80043c2 <statemachine+0x110a>
 8004286:	2b00      	cmp	r3, #0
 8004288:	d002      	beq.n	8004290 <statemachine+0xfd8>
 800428a:	2b01      	cmp	r3, #1
 800428c:	d01d      	beq.n	80042ca <statemachine+0x1012>
 800428e:	e098      	b.n	80043c2 <statemachine+0x110a>
			  case STATE_RESET:
				  min=0;
 8004290:	4b44      	ldr	r3, [pc, #272]	@ (80043a4 <statemachine+0x10ec>)
 8004292:	f04f 0200 	mov.w	r2, #0
 8004296:	601a      	str	r2, [r3, #0]
				  seconde=0;
 8004298:	4b43      	ldr	r3, [pc, #268]	@ (80043a8 <statemachine+0x10f0>)
 800429a:	f04f 0200 	mov.w	r2, #0
 800429e:	601a      	str	r2, [r3, #0]
				  calctime=0;
 80042a0:	4b42      	ldr	r3, [pc, #264]	@ (80043ac <statemachine+0x10f4>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	601a      	str	r2, [r3, #0]

				  	 if(BTN_B>=1){
 80042a6:	4b37      	ldr	r3, [pc, #220]	@ (8004384 <statemachine+0x10cc>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	dd51      	ble.n	8004352 <statemachine+0x109a>
				  		chronostate++;
 80042ae:	4b3c      	ldr	r3, [pc, #240]	@ (80043a0 <statemachine+0x10e8>)
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	3301      	adds	r3, #1
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	4b3a      	ldr	r3, [pc, #232]	@ (80043a0 <statemachine+0x10e8>)
 80042b8:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 80042ba:	4b32      	ldr	r3, [pc, #200]	@ (8004384 <statemachine+0x10cc>)
 80042bc:	2200      	movs	r2, #0
 80042be:	601a      	str	r2, [r3, #0]
				  		starttime=uwTick;
 80042c0:	4b3b      	ldr	r3, [pc, #236]	@ (80043b0 <statemachine+0x10f8>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a3b      	ldr	r2, [pc, #236]	@ (80043b4 <statemachine+0x10fc>)
 80042c6:	6013      	str	r3, [r2, #0]

				  }


				  break;
 80042c8:	e043      	b.n	8004352 <statemachine+0x109a>
			  case STATE_RUN:
				  calctime=uwTick-starttime+timehandler;
 80042ca:	4b39      	ldr	r3, [pc, #228]	@ (80043b0 <statemachine+0x10f8>)
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	4b39      	ldr	r3, [pc, #228]	@ (80043b4 <statemachine+0x10fc>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	1ad2      	subs	r2, r2, r3
 80042d4:	4b38      	ldr	r3, [pc, #224]	@ (80043b8 <statemachine+0x1100>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4413      	add	r3, r2
 80042da:	4a34      	ldr	r2, [pc, #208]	@ (80043ac <statemachine+0x10f4>)
 80042dc:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 80042de:	4b29      	ldr	r3, [pc, #164]	@ (8004384 <statemachine+0x10cc>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	dd6a      	ble.n	80043bc <statemachine+0x1104>
				  		chronostate++;
 80042e6:	4b2e      	ldr	r3, [pc, #184]	@ (80043a0 <statemachine+0x10e8>)
 80042e8:	781b      	ldrb	r3, [r3, #0]
 80042ea:	3301      	adds	r3, #1
 80042ec:	b2da      	uxtb	r2, r3
 80042ee:	4b2c      	ldr	r3, [pc, #176]	@ (80043a0 <statemachine+0x10e8>)
 80042f0:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 80042f2:	4b24      	ldr	r3, [pc, #144]	@ (8004384 <statemachine+0x10cc>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	601a      	str	r2, [r3, #0]
			  }


				  break;
 80042f8:	e060      	b.n	80043bc <statemachine+0x1104>
			  case STATE_PAUSE:
				  timehandler=calctime;
 80042fa:	4b2c      	ldr	r3, [pc, #176]	@ (80043ac <statemachine+0x10f4>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a2e      	ldr	r2, [pc, #184]	@ (80043b8 <statemachine+0x1100>)
 8004300:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 8004302:	4b20      	ldr	r3, [pc, #128]	@ (8004384 <statemachine+0x10cc>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2b00      	cmp	r3, #0
 8004308:	dd0c      	ble.n	8004324 <statemachine+0x106c>
				  			chronostate--;
 800430a:	4b25      	ldr	r3, [pc, #148]	@ (80043a0 <statemachine+0x10e8>)
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	3b01      	subs	r3, #1
 8004310:	b2da      	uxtb	r2, r3
 8004312:	4b23      	ldr	r3, [pc, #140]	@ (80043a0 <statemachine+0x10e8>)
 8004314:	701a      	strb	r2, [r3, #0]
				  			BTN_B=0;
 8004316:	4b1b      	ldr	r3, [pc, #108]	@ (8004384 <statemachine+0x10cc>)
 8004318:	2200      	movs	r2, #0
 800431a:	601a      	str	r2, [r3, #0]
				  			starttime=uwTick;
 800431c:	4b24      	ldr	r3, [pc, #144]	@ (80043b0 <statemachine+0x10f8>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a24      	ldr	r2, [pc, #144]	@ (80043b4 <statemachine+0x10fc>)
 8004322:	6013      	str	r3, [r2, #0]

			 }
				  if(BTN_B_LONG>=1){
 8004324:	4b19      	ldr	r3, [pc, #100]	@ (800438c <statemachine+0x10d4>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	dd49      	ble.n	80043c0 <statemachine+0x1108>
				  				  	chronostate--;
 800432c:	4b1c      	ldr	r3, [pc, #112]	@ (80043a0 <statemachine+0x10e8>)
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	3b01      	subs	r3, #1
 8004332:	b2da      	uxtb	r2, r3
 8004334:	4b1a      	ldr	r3, [pc, #104]	@ (80043a0 <statemachine+0x10e8>)
 8004336:	701a      	strb	r2, [r3, #0]
				  				  	chronostate--;
 8004338:	4b19      	ldr	r3, [pc, #100]	@ (80043a0 <statemachine+0x10e8>)
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	3b01      	subs	r3, #1
 800433e:	b2da      	uxtb	r2, r3
 8004340:	4b17      	ldr	r3, [pc, #92]	@ (80043a0 <statemachine+0x10e8>)
 8004342:	701a      	strb	r2, [r3, #0]
				  				  	BTN_B_LONG=0;
 8004344:	4b11      	ldr	r3, [pc, #68]	@ (800438c <statemachine+0x10d4>)
 8004346:	2200      	movs	r2, #0
 8004348:	601a      	str	r2, [r3, #0]
				  				  	timehandler=0;
 800434a:	4b1b      	ldr	r3, [pc, #108]	@ (80043b8 <statemachine+0x1100>)
 800434c:	2200      	movs	r2, #0
 800434e:	601a      	str	r2, [r3, #0]
				  			 }


				  break;
 8004350:	e036      	b.n	80043c0 <statemachine+0x1108>
				  break;
 8004352:	bf00      	nop
 8004354:	e035      	b.n	80043c2 <statemachine+0x110a>
 8004356:	bf00      	nop
 8004358:	200005cc 	.word	0x200005cc
 800435c:	200005f0 	.word	0x200005f0
 8004360:	200005c9 	.word	0x200005c9
 8004364:	200005ca 	.word	0x200005ca
 8004368:	200005c8 	.word	0x200005c8
 800436c:	20000018 	.word	0x20000018
 8004370:	0801e4f8 	.word	0x0801e4f8
 8004374:	0801e500 	.word	0x0801e500
 8004378:	20000560 	.word	0x20000560
 800437c:	20000020 	.word	0x20000020
 8004380:	0801e50c 	.word	0x0801e50c
 8004384:	20000528 	.word	0x20000528
 8004388:	200004ae 	.word	0x200004ae
 800438c:	200005e0 	.word	0x200005e0
 8004390:	20000524 	.word	0x20000524
 8004394:	200004ac 	.word	0x200004ac
 8004398:	200005e4 	.word	0x200005e4
 800439c:	0801e518 	.word	0x0801e518
 80043a0:	200004af 	.word	0x200004af
 80043a4:	2000059c 	.word	0x2000059c
 80043a8:	20000598 	.word	0x20000598
 80043ac:	200005a4 	.word	0x200005a4
 80043b0:	20000d58 	.word	0x20000d58
 80043b4:	200005a0 	.word	0x200005a0
 80043b8:	200005a8 	.word	0x200005a8
				  break;
 80043bc:	bf00      	nop
 80043be:	e000      	b.n	80043c2 <statemachine+0x110a>
				  break;
 80043c0:	bf00      	nop
			  }

			  min=floor((float) calctime/60000);
 80043c2:	4b8c      	ldr	r3, [pc, #560]	@ (80045f4 <statemachine+0x133c>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	ee07 3a90 	vmov	s15, r3
 80043ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ce:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 80045f8 <statemachine+0x1340>
 80043d2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80043d6:	ee16 0a90 	vmov	r0, s13
 80043da:	f7fc f88d 	bl	80004f8 <__aeabi_f2d>
 80043de:	4602      	mov	r2, r0
 80043e0:	460b      	mov	r3, r1
 80043e2:	ec43 2b10 	vmov	d0, r2, r3
 80043e6:	f018 fb87 	bl	801caf8 <floor>
 80043ea:	ec53 2b10 	vmov	r2, r3, d0
 80043ee:	4610      	mov	r0, r2
 80043f0:	4619      	mov	r1, r3
 80043f2:	f7fc fbd1 	bl	8000b98 <__aeabi_d2f>
 80043f6:	4603      	mov	r3, r0
 80043f8:	4a80      	ldr	r2, [pc, #512]	@ (80045fc <statemachine+0x1344>)
 80043fa:	6013      	str	r3, [r2, #0]
			  seconde=(float) ((calctime-(min*60000))/1000);
 80043fc:	4b7d      	ldr	r3, [pc, #500]	@ (80045f4 <statemachine+0x133c>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	ee07 3a90 	vmov	s15, r3
 8004404:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004408:	4b7c      	ldr	r3, [pc, #496]	@ (80045fc <statemachine+0x1344>)
 800440a:	edd3 7a00 	vldr	s15, [r3]
 800440e:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 80045f8 <statemachine+0x1340>
 8004412:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004416:	ee37 7a67 	vsub.f32	s14, s14, s15
 800441a:	eddf 6a79 	vldr	s13, [pc, #484]	@ 8004600 <statemachine+0x1348>
 800441e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004422:	4b78      	ldr	r3, [pc, #480]	@ (8004604 <statemachine+0x134c>)
 8004424:	edc3 7a00 	vstr	s15, [r3]
			  snprintf((char *)bufferscreen,15, "%0.0fmin",min);
 8004428:	4b74      	ldr	r3, [pc, #464]	@ (80045fc <statemachine+0x1344>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4618      	mov	r0, r3
 800442e:	f7fc f863 	bl	80004f8 <__aeabi_f2d>
 8004432:	4602      	mov	r2, r0
 8004434:	460b      	mov	r3, r1
 8004436:	e9cd 2300 	strd	r2, r3, [sp]
 800443a:	4a73      	ldr	r2, [pc, #460]	@ (8004608 <statemachine+0x1350>)
 800443c:	210f      	movs	r1, #15
 800443e:	4873      	ldr	r0, [pc, #460]	@ (800460c <statemachine+0x1354>)
 8004440:	f014 fd58 	bl	8018ef4 <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8004444:	4a72      	ldr	r2, [pc, #456]	@ (8004610 <statemachine+0x1358>)
 8004446:	2301      	movs	r3, #1
 8004448:	ca06      	ldmia	r2, {r1, r2}
 800444a:	4870      	ldr	r0, [pc, #448]	@ (800460c <statemachine+0x1354>)
 800444c:	f7fe fc4a 	bl	8002ce4 <ssd1306_WriteString>
			  ssd1306_SetCursor(32, 50);
 8004450:	2132      	movs	r1, #50	@ 0x32
 8004452:	2020      	movs	r0, #32
 8004454:	f7fe fc6c 	bl	8002d30 <ssd1306_SetCursor>
			  snprintf((char *)bufferscreen,15, "%0.3fs",seconde);
 8004458:	4b6a      	ldr	r3, [pc, #424]	@ (8004604 <statemachine+0x134c>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4618      	mov	r0, r3
 800445e:	f7fc f84b 	bl	80004f8 <__aeabi_f2d>
 8004462:	4602      	mov	r2, r0
 8004464:	460b      	mov	r3, r1
 8004466:	e9cd 2300 	strd	r2, r3, [sp]
 800446a:	4a6a      	ldr	r2, [pc, #424]	@ (8004614 <statemachine+0x135c>)
 800446c:	210f      	movs	r1, #15
 800446e:	4867      	ldr	r0, [pc, #412]	@ (800460c <statemachine+0x1354>)
 8004470:	f014 fd40 	bl	8018ef4 <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8004474:	4a66      	ldr	r2, [pc, #408]	@ (8004610 <statemachine+0x1358>)
 8004476:	2301      	movs	r3, #1
 8004478:	ca06      	ldmia	r2, {r1, r2}
 800447a:	4864      	ldr	r0, [pc, #400]	@ (800460c <statemachine+0x1354>)
 800447c:	f7fe fc32 	bl	8002ce4 <ssd1306_WriteString>


			  if(BTN_A>=1){
 8004480:	4b65      	ldr	r3, [pc, #404]	@ (8004618 <statemachine+0x1360>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	dd0b      	ble.n	80044a0 <statemachine+0x11e8>
			 	state++;
 8004488:	4b64      	ldr	r3, [pc, #400]	@ (800461c <statemachine+0x1364>)
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	3301      	adds	r3, #1
 800448e:	b2da      	uxtb	r2, r3
 8004490:	4b62      	ldr	r3, [pc, #392]	@ (800461c <statemachine+0x1364>)
 8004492:	701a      	strb	r2, [r3, #0]
			 	BTN_A=0;
 8004494:	4b60      	ldr	r3, [pc, #384]	@ (8004618 <statemachine+0x1360>)
 8004496:	2200      	movs	r2, #0
 8004498:	601a      	str	r2, [r3, #0]
			 	BTN_B=0;
 800449a:	4b61      	ldr	r3, [pc, #388]	@ (8004620 <statemachine+0x1368>)
 800449c:	2200      	movs	r2, #0
 800449e:	601a      	str	r2, [r3, #0]


	}
			  if(BTN_A_LONG>=1){
 80044a0:	4b60      	ldr	r3, [pc, #384]	@ (8004624 <statemachine+0x136c>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	f340 82fa 	ble.w	8004a9e <statemachine+0x17e6>
			  				 									 									  			 	state--;
 80044aa:	4b5c      	ldr	r3, [pc, #368]	@ (800461c <statemachine+0x1364>)
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	3b01      	subs	r3, #1
 80044b0:	b2da      	uxtb	r2, r3
 80044b2:	4b5a      	ldr	r3, [pc, #360]	@ (800461c <statemachine+0x1364>)
 80044b4:	701a      	strb	r2, [r3, #0]
			  				 									 									  			 	BTN_A=0;
 80044b6:	4b58      	ldr	r3, [pc, #352]	@ (8004618 <statemachine+0x1360>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_B=0;
 80044bc:	4b58      	ldr	r3, [pc, #352]	@ (8004620 <statemachine+0x1368>)
 80044be:	2200      	movs	r2, #0
 80044c0:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_A_LONG=0;
 80044c2:	4b58      	ldr	r3, [pc, #352]	@ (8004624 <statemachine+0x136c>)
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]
			  				 									 									  	}
			  break;
 80044c8:	e2e9      	b.n	8004a9e <statemachine+0x17e6>
				  case STATE_ACCEL:
					  ssd1306_Fill(Black);
 80044ca:	2000      	movs	r0, #0
 80044cc:	f7fe faee 	bl	8002aac <ssd1306_Fill>
					  ssd1306_SetCursor(32,32);
 80044d0:	2120      	movs	r1, #32
 80044d2:	2020      	movs	r0, #32
 80044d4:	f7fe fc2c 	bl	8002d30 <ssd1306_SetCursor>
					  ssd1306_WriteString("0-100",Font_6x8,White);
 80044d8:	4a53      	ldr	r2, [pc, #332]	@ (8004628 <statemachine+0x1370>)
 80044da:	2301      	movs	r3, #1
 80044dc:	ca06      	ldmia	r2, {r1, r2}
 80044de:	4853      	ldr	r0, [pc, #332]	@ (800462c <statemachine+0x1374>)
 80044e0:	f7fe fc00 	bl	8002ce4 <ssd1306_WriteString>


					  switch(accelstate){
 80044e4:	4b52      	ldr	r3, [pc, #328]	@ (8004630 <statemachine+0x1378>)
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	2b04      	cmp	r3, #4
 80044ea:	f200 82da 	bhi.w	8004aa2 <statemachine+0x17ea>
 80044ee:	a201      	add	r2, pc, #4	@ (adr r2, 80044f4 <statemachine+0x123c>)
 80044f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f4:	08004509 	.word	0x08004509
 80044f8:	080045a1 	.word	0x080045a1
 80044fc:	080046c1 	.word	0x080046c1
 8004500:	08004781 	.word	0x08004781
 8004504:	0800493d 	.word	0x0800493d
					  case WAITFORGPS:
						  ssd1306_SetCursor(32,40);
 8004508:	2128      	movs	r1, #40	@ 0x28
 800450a:	2020      	movs	r0, #32
 800450c:	f7fe fc10 	bl	8002d30 <ssd1306_SetCursor>
						  ssd1306_WriteString("GPS fix",Font_7x10,White);
 8004510:	4a3f      	ldr	r2, [pc, #252]	@ (8004610 <statemachine+0x1358>)
 8004512:	2301      	movs	r3, #1
 8004514:	ca06      	ldmia	r2, {r1, r2}
 8004516:	4847      	ldr	r0, [pc, #284]	@ (8004634 <statemachine+0x137c>)
 8004518:	f7fe fbe4 	bl	8002ce4 <ssd1306_WriteString>
						  if(GNSSData.fixType>=2){
 800451c:	4b46      	ldr	r3, [pc, #280]	@ (8004638 <statemachine+0x1380>)
 800451e:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8004522:	2b01      	cmp	r3, #1
 8004524:	d905      	bls.n	8004532 <statemachine+0x127a>
							  accelstate++;
 8004526:	4b42      	ldr	r3, [pc, #264]	@ (8004630 <statemachine+0x1378>)
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	3301      	adds	r3, #1
 800452c:	b2da      	uxtb	r2, r3
 800452e:	4b40      	ldr	r3, [pc, #256]	@ (8004630 <statemachine+0x1378>)
 8004530:	701a      	strb	r2, [r3, #0]
						  }
						  if(BTN_A>=1){
 8004532:	4b39      	ldr	r3, [pc, #228]	@ (8004618 <statemachine+0x1360>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	dd1d      	ble.n	8004576 <statemachine+0x12be>
						  	state--;
 800453a:	4b38      	ldr	r3, [pc, #224]	@ (800461c <statemachine+0x1364>)
 800453c:	781b      	ldrb	r3, [r3, #0]
 800453e:	3b01      	subs	r3, #1
 8004540:	b2da      	uxtb	r2, r3
 8004542:	4b36      	ldr	r3, [pc, #216]	@ (800461c <statemachine+0x1364>)
 8004544:	701a      	strb	r2, [r3, #0]
						  	state--;
 8004546:	4b35      	ldr	r3, [pc, #212]	@ (800461c <statemachine+0x1364>)
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	3b01      	subs	r3, #1
 800454c:	b2da      	uxtb	r2, r3
 800454e:	4b33      	ldr	r3, [pc, #204]	@ (800461c <statemachine+0x1364>)
 8004550:	701a      	strb	r2, [r3, #0]
						  	state--;
 8004552:	4b32      	ldr	r3, [pc, #200]	@ (800461c <statemachine+0x1364>)
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	3b01      	subs	r3, #1
 8004558:	b2da      	uxtb	r2, r3
 800455a:	4b30      	ldr	r3, [pc, #192]	@ (800461c <statemachine+0x1364>)
 800455c:	701a      	strb	r2, [r3, #0]
						  	state--;
 800455e:	4b2f      	ldr	r3, [pc, #188]	@ (800461c <statemachine+0x1364>)
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	3b01      	subs	r3, #1
 8004564:	b2da      	uxtb	r2, r3
 8004566:	4b2d      	ldr	r3, [pc, #180]	@ (800461c <statemachine+0x1364>)
 8004568:	701a      	strb	r2, [r3, #0]
						  	BTN_A=0;
 800456a:	4b2b      	ldr	r3, [pc, #172]	@ (8004618 <statemachine+0x1360>)
 800456c:	2200      	movs	r2, #0
 800456e:	601a      	str	r2, [r3, #0]
						  	BTN_B=0;
 8004570:	4b2b      	ldr	r3, [pc, #172]	@ (8004620 <statemachine+0x1368>)
 8004572:	2200      	movs	r2, #0
 8004574:	601a      	str	r2, [r3, #0]
						  }

		 					if(BTN_A_LONG>=1){
 8004576:	4b2b      	ldr	r3, [pc, #172]	@ (8004624 <statemachine+0x136c>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2b00      	cmp	r3, #0
 800457c:	f340 827f 	ble.w	8004a7e <statemachine+0x17c6>
			 								state--;
 8004580:	4b26      	ldr	r3, [pc, #152]	@ (800461c <statemachine+0x1364>)
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	3b01      	subs	r3, #1
 8004586:	b2da      	uxtb	r2, r3
 8004588:	4b24      	ldr	r3, [pc, #144]	@ (800461c <statemachine+0x1364>)
 800458a:	701a      	strb	r2, [r3, #0]
			 								BTN_A=0;
 800458c:	4b22      	ldr	r3, [pc, #136]	@ (8004618 <statemachine+0x1360>)
 800458e:	2200      	movs	r2, #0
 8004590:	601a      	str	r2, [r3, #0]
			 								BTN_B=0;
 8004592:	4b23      	ldr	r3, [pc, #140]	@ (8004620 <statemachine+0x1368>)
 8004594:	2200      	movs	r2, #0
 8004596:	601a      	str	r2, [r3, #0]
			 								BTN_A_LONG=0;
 8004598:	4b22      	ldr	r3, [pc, #136]	@ (8004624 <statemachine+0x136c>)
 800459a:	2200      	movs	r2, #0
 800459c:	601a      	str	r2, [r3, #0]
			 					}
						  break;
 800459e:	e26e      	b.n	8004a7e <statemachine+0x17c6>
					  case WAITFORPUSH:

						  timecounter++;
 80045a0:	4b26      	ldr	r3, [pc, #152]	@ (800463c <statemachine+0x1384>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	3301      	adds	r3, #1
 80045a6:	4a25      	ldr	r2, [pc, #148]	@ (800463c <statemachine+0x1384>)
 80045a8:	6013      	str	r3, [r2, #0]
						  if(timecounter>=10){
 80045aa:	4b24      	ldr	r3, [pc, #144]	@ (800463c <statemachine+0x1384>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2b09      	cmp	r3, #9
 80045b0:	dd02      	ble.n	80045b8 <statemachine+0x1300>
							  timecounter=0;
 80045b2:	4b22      	ldr	r3, [pc, #136]	@ (800463c <statemachine+0x1384>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	601a      	str	r2, [r3, #0]
						  }
						  if(timecounter%2==0){
 80045b8:	4b20      	ldr	r3, [pc, #128]	@ (800463c <statemachine+0x1384>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0301 	and.w	r3, r3, #1
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d109      	bne.n	80045d8 <statemachine+0x1320>
							  ssd1306_SetCursor(32,40);
 80045c4:	2128      	movs	r1, #40	@ 0x28
 80045c6:	2020      	movs	r0, #32
 80045c8:	f7fe fbb2 	bl	8002d30 <ssd1306_SetCursor>
							  ssd1306_WriteString("Push B",Font_7x10,White);
 80045cc:	4a10      	ldr	r2, [pc, #64]	@ (8004610 <statemachine+0x1358>)
 80045ce:	2301      	movs	r3, #1
 80045d0:	ca06      	ldmia	r2, {r1, r2}
 80045d2:	481b      	ldr	r0, [pc, #108]	@ (8004640 <statemachine+0x1388>)
 80045d4:	f7fe fb86 	bl	8002ce4 <ssd1306_WriteString>
						  }
						  if(BTN_B_LONG>=1){
 80045d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004644 <statemachine+0x138c>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	dd33      	ble.n	8004648 <statemachine+0x1390>
							  accelstate++;
 80045e0:	4b13      	ldr	r3, [pc, #76]	@ (8004630 <statemachine+0x1378>)
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	3301      	adds	r3, #1
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	4b11      	ldr	r3, [pc, #68]	@ (8004630 <statemachine+0x1378>)
 80045ea:	701a      	strb	r2, [r3, #0]
						  				 						BTN_B_LONG=0;
 80045ec:	4b15      	ldr	r3, [pc, #84]	@ (8004644 <statemachine+0x138c>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	601a      	str	r2, [r3, #0]
			 								BTN_B=0;
			 								BTN_A_LONG=0;
			 					}
						  }

						  break;
 80045f2:	e246      	b.n	8004a82 <statemachine+0x17ca>
 80045f4:	200005a4 	.word	0x200005a4
 80045f8:	476a6000 	.word	0x476a6000
 80045fc:	2000059c 	.word	0x2000059c
 8004600:	447a0000 	.word	0x447a0000
 8004604:	20000598 	.word	0x20000598
 8004608:	0801e520 	.word	0x0801e520
 800460c:	20000560 	.word	0x20000560
 8004610:	20000020 	.word	0x20000020
 8004614:	0801e52c 	.word	0x0801e52c
 8004618:	20000524 	.word	0x20000524
 800461c:	200004ac 	.word	0x200004ac
 8004620:	20000528 	.word	0x20000528
 8004624:	200005e4 	.word	0x200005e4
 8004628:	20000018 	.word	0x20000018
 800462c:	0801e534 	.word	0x0801e534
 8004630:	200004b1 	.word	0x200004b1
 8004634:	0801e53c 	.word	0x0801e53c
 8004638:	200005f0 	.word	0x200005f0
 800463c:	20000b54 	.word	0x20000b54
 8004640:	0801e544 	.word	0x0801e544
 8004644:	200005e0 	.word	0x200005e0
						  timecounter++;
 8004648:	4ba3      	ldr	r3, [pc, #652]	@ (80048d8 <statemachine+0x1620>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	3301      	adds	r3, #1
 800464e:	4aa2      	ldr	r2, [pc, #648]	@ (80048d8 <statemachine+0x1620>)
 8004650:	6013      	str	r3, [r2, #0]
						  if(BTN_A>=1){
 8004652:	4ba2      	ldr	r3, [pc, #648]	@ (80048dc <statemachine+0x1624>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2b00      	cmp	r3, #0
 8004658:	dd1d      	ble.n	8004696 <statemachine+0x13de>
						  	state--;
 800465a:	4ba1      	ldr	r3, [pc, #644]	@ (80048e0 <statemachine+0x1628>)
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	3b01      	subs	r3, #1
 8004660:	b2da      	uxtb	r2, r3
 8004662:	4b9f      	ldr	r3, [pc, #636]	@ (80048e0 <statemachine+0x1628>)
 8004664:	701a      	strb	r2, [r3, #0]
						  	state--;
 8004666:	4b9e      	ldr	r3, [pc, #632]	@ (80048e0 <statemachine+0x1628>)
 8004668:	781b      	ldrb	r3, [r3, #0]
 800466a:	3b01      	subs	r3, #1
 800466c:	b2da      	uxtb	r2, r3
 800466e:	4b9c      	ldr	r3, [pc, #624]	@ (80048e0 <statemachine+0x1628>)
 8004670:	701a      	strb	r2, [r3, #0]
						  	state--;
 8004672:	4b9b      	ldr	r3, [pc, #620]	@ (80048e0 <statemachine+0x1628>)
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	3b01      	subs	r3, #1
 8004678:	b2da      	uxtb	r2, r3
 800467a:	4b99      	ldr	r3, [pc, #612]	@ (80048e0 <statemachine+0x1628>)
 800467c:	701a      	strb	r2, [r3, #0]
						  	state--;
 800467e:	4b98      	ldr	r3, [pc, #608]	@ (80048e0 <statemachine+0x1628>)
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	3b01      	subs	r3, #1
 8004684:	b2da      	uxtb	r2, r3
 8004686:	4b96      	ldr	r3, [pc, #600]	@ (80048e0 <statemachine+0x1628>)
 8004688:	701a      	strb	r2, [r3, #0]
						  	BTN_A=0;
 800468a:	4b94      	ldr	r3, [pc, #592]	@ (80048dc <statemachine+0x1624>)
 800468c:	2200      	movs	r2, #0
 800468e:	601a      	str	r2, [r3, #0]
						  	BTN_B=0;
 8004690:	4b94      	ldr	r3, [pc, #592]	@ (80048e4 <statemachine+0x162c>)
 8004692:	2200      	movs	r2, #0
 8004694:	601a      	str	r2, [r3, #0]
		 					if(BTN_A_LONG>=1){
 8004696:	4b94      	ldr	r3, [pc, #592]	@ (80048e8 <statemachine+0x1630>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2b00      	cmp	r3, #0
 800469c:	f340 81f1 	ble.w	8004a82 <statemachine+0x17ca>
			 								state--;
 80046a0:	4b8f      	ldr	r3, [pc, #572]	@ (80048e0 <statemachine+0x1628>)
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	3b01      	subs	r3, #1
 80046a6:	b2da      	uxtb	r2, r3
 80046a8:	4b8d      	ldr	r3, [pc, #564]	@ (80048e0 <statemachine+0x1628>)
 80046aa:	701a      	strb	r2, [r3, #0]
			 								BTN_A=0;
 80046ac:	4b8b      	ldr	r3, [pc, #556]	@ (80048dc <statemachine+0x1624>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]
			 								BTN_B=0;
 80046b2:	4b8c      	ldr	r3, [pc, #560]	@ (80048e4 <statemachine+0x162c>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	601a      	str	r2, [r3, #0]
			 								BTN_A_LONG=0;
 80046b8:	4b8b      	ldr	r3, [pc, #556]	@ (80048e8 <statemachine+0x1630>)
 80046ba:	2200      	movs	r2, #0
 80046bc:	601a      	str	r2, [r3, #0]
						  break;
 80046be:	e1e0      	b.n	8004a82 <statemachine+0x17ca>
					  case WAITFORSTOP:
						  if(GNSSData.fgSpeed<=1.0){
 80046c0:	4b8a      	ldr	r3, [pc, #552]	@ (80048ec <statemachine+0x1634>)
 80046c2:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 80046c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046d2:	d844      	bhi.n	800475e <statemachine+0x14a6>
							  ssd1306_SetCursor(56,40);
 80046d4:	2128      	movs	r1, #40	@ 0x28
 80046d6:	2038      	movs	r0, #56	@ 0x38
 80046d8:	f7fe fb2a 	bl	8002d30 <ssd1306_SetCursor>

							  snprintf((char *)bufferscreen,15, "%d",3-counterforstart);
 80046dc:	4b84      	ldr	r3, [pc, #528]	@ (80048f0 <statemachine+0x1638>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f1c3 0303 	rsb	r3, r3, #3
 80046e4:	4a83      	ldr	r2, [pc, #524]	@ (80048f4 <statemachine+0x163c>)
 80046e6:	210f      	movs	r1, #15
 80046e8:	4883      	ldr	r0, [pc, #524]	@ (80048f8 <statemachine+0x1640>)
 80046ea:	f014 fc03 	bl	8018ef4 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 80046ee:	4a83      	ldr	r2, [pc, #524]	@ (80048fc <statemachine+0x1644>)
 80046f0:	2301      	movs	r3, #1
 80046f2:	ca06      	ldmia	r2, {r1, r2}
 80046f4:	4880      	ldr	r0, [pc, #512]	@ (80048f8 <statemachine+0x1640>)
 80046f6:	f7fe faf5 	bl	8002ce4 <ssd1306_WriteString>
							  if(counterforstart==3){
 80046fa:	4b7d      	ldr	r3, [pc, #500]	@ (80048f0 <statemachine+0x1638>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2b03      	cmp	r3, #3
 8004700:	d112      	bne.n	8004728 <statemachine+0x1470>
							  				accelstate++;
 8004702:	4b7f      	ldr	r3, [pc, #508]	@ (8004900 <statemachine+0x1648>)
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	3301      	adds	r3, #1
 8004708:	b2da      	uxtb	r2, r3
 800470a:	4b7d      	ldr	r3, [pc, #500]	@ (8004900 <statemachine+0x1648>)
 800470c:	701a      	strb	r2, [r3, #0]
							  				counterforstart=0;
 800470e:	4b78      	ldr	r3, [pc, #480]	@ (80048f0 <statemachine+0x1638>)
 8004710:	2200      	movs	r2, #0
 8004712:	601a      	str	r2, [r3, #0]
							  				indexcounterforstart=0;
 8004714:	4b7b      	ldr	r3, [pc, #492]	@ (8004904 <statemachine+0x164c>)
 8004716:	2200      	movs	r2, #0
 8004718:	601a      	str	r2, [r3, #0]
							  				HAL_TIM_Base_Start(&htim16);
 800471a:	487b      	ldr	r0, [pc, #492]	@ (8004908 <statemachine+0x1650>)
 800471c:	f008 faba 	bl	800cc94 <HAL_TIM_Base_Start>
							  				htim16.Instance->CNT=0;
 8004720:	4b79      	ldr	r3, [pc, #484]	@ (8004908 <statemachine+0x1650>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2200      	movs	r2, #0
 8004726:	625a      	str	r2, [r3, #36]	@ 0x24
							  }

							  indexcounterforstart++;
 8004728:	4b76      	ldr	r3, [pc, #472]	@ (8004904 <statemachine+0x164c>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	3301      	adds	r3, #1
 800472e:	4a75      	ldr	r2, [pc, #468]	@ (8004904 <statemachine+0x164c>)
 8004730:	6013      	str	r3, [r2, #0]
							  if(indexcounterforstart%10==0){
 8004732:	4b74      	ldr	r3, [pc, #464]	@ (8004904 <statemachine+0x164c>)
 8004734:	6819      	ldr	r1, [r3, #0]
 8004736:	4b75      	ldr	r3, [pc, #468]	@ (800490c <statemachine+0x1654>)
 8004738:	fb83 2301 	smull	r2, r3, r3, r1
 800473c:	109a      	asrs	r2, r3, #2
 800473e:	17cb      	asrs	r3, r1, #31
 8004740:	1ad2      	subs	r2, r2, r3
 8004742:	4613      	mov	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	4413      	add	r3, r2
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	1aca      	subs	r2, r1, r3
 800474c:	2a00      	cmp	r2, #0
 800474e:	f040 819a 	bne.w	8004a86 <statemachine+0x17ce>
								  counterforstart++;
 8004752:	4b67      	ldr	r3, [pc, #412]	@ (80048f0 <statemachine+0x1638>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	3301      	adds	r3, #1
 8004758:	4a65      	ldr	r2, [pc, #404]	@ (80048f0 <statemachine+0x1638>)
 800475a:	6013      	str	r3, [r2, #0]
							  ssd1306_WriteString("Please stop",Font_6x8,White);
							  counterforstart=0;
							  indexcounterforstart=0;

						  }
						  break;
 800475c:	e193      	b.n	8004a86 <statemachine+0x17ce>
							  ssd1306_SetCursor(32,40);
 800475e:	2128      	movs	r1, #40	@ 0x28
 8004760:	2020      	movs	r0, #32
 8004762:	f7fe fae5 	bl	8002d30 <ssd1306_SetCursor>
							  ssd1306_WriteString("Please stop",Font_6x8,White);
 8004766:	4a6a      	ldr	r2, [pc, #424]	@ (8004910 <statemachine+0x1658>)
 8004768:	2301      	movs	r3, #1
 800476a:	ca06      	ldmia	r2, {r1, r2}
 800476c:	4869      	ldr	r0, [pc, #420]	@ (8004914 <statemachine+0x165c>)
 800476e:	f7fe fab9 	bl	8002ce4 <ssd1306_WriteString>
							  counterforstart=0;
 8004772:	4b5f      	ldr	r3, [pc, #380]	@ (80048f0 <statemachine+0x1638>)
 8004774:	2200      	movs	r2, #0
 8004776:	601a      	str	r2, [r3, #0]
							  indexcounterforstart=0;
 8004778:	4b62      	ldr	r3, [pc, #392]	@ (8004904 <statemachine+0x164c>)
 800477a:	2200      	movs	r2, #0
 800477c:	601a      	str	r2, [r3, #0]
						  break;
 800477e:	e182      	b.n	8004a86 <statemachine+0x17ce>
					  case INRUN:
						  if(((GNSSData.fgSpeed*3.6)>=50.0)&&(flag_50kmh==0)){
 8004780:	4b5a      	ldr	r3, [pc, #360]	@ (80048ec <statemachine+0x1634>)
 8004782:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004786:	4618      	mov	r0, r3
 8004788:	f7fb feb6 	bl	80004f8 <__aeabi_f2d>
 800478c:	a350      	add	r3, pc, #320	@ (adr r3, 80048d0 <statemachine+0x1618>)
 800478e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004792:	f7fb ff09 	bl	80005a8 <__aeabi_dmul>
 8004796:	4602      	mov	r2, r0
 8004798:	460b      	mov	r3, r1
 800479a:	4610      	mov	r0, r2
 800479c:	4619      	mov	r1, r3
 800479e:	f04f 0200 	mov.w	r2, #0
 80047a2:	4b5d      	ldr	r3, [pc, #372]	@ (8004918 <statemachine+0x1660>)
 80047a4:	f7fc f986 	bl	8000ab4 <__aeabi_dcmpge>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d01a      	beq.n	80047e4 <statemachine+0x152c>
 80047ae:	4b5b      	ldr	r3, [pc, #364]	@ (800491c <statemachine+0x1664>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d116      	bne.n	80047e4 <statemachine+0x152c>
							  time50kmh=(float)(htim16.Instance->CNT/1000.0);
 80047b6:	4b54      	ldr	r3, [pc, #336]	@ (8004908 <statemachine+0x1650>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047bc:	4618      	mov	r0, r3
 80047be:	f7fb fe79 	bl	80004b4 <__aeabi_ui2d>
 80047c2:	f04f 0200 	mov.w	r2, #0
 80047c6:	4b56      	ldr	r3, [pc, #344]	@ (8004920 <statemachine+0x1668>)
 80047c8:	f7fc f818 	bl	80007fc <__aeabi_ddiv>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	4610      	mov	r0, r2
 80047d2:	4619      	mov	r1, r3
 80047d4:	f7fc f9e0 	bl	8000b98 <__aeabi_d2f>
 80047d8:	4603      	mov	r3, r0
 80047da:	4a52      	ldr	r2, [pc, #328]	@ (8004924 <statemachine+0x166c>)
 80047dc:	6013      	str	r3, [r2, #0]
							  flag_50kmh=1;
 80047de:	4b4f      	ldr	r3, [pc, #316]	@ (800491c <statemachine+0x1664>)
 80047e0:	2201      	movs	r2, #1
 80047e2:	601a      	str	r2, [r3, #0]
						  }

						  if(((GNSSData.fgSpeed*3.6)>=100.0)&&(flag_100kmh==0)){
 80047e4:	4b41      	ldr	r3, [pc, #260]	@ (80048ec <statemachine+0x1634>)
 80047e6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7fb fe84 	bl	80004f8 <__aeabi_f2d>
 80047f0:	a337      	add	r3, pc, #220	@ (adr r3, 80048d0 <statemachine+0x1618>)
 80047f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f6:	f7fb fed7 	bl	80005a8 <__aeabi_dmul>
 80047fa:	4602      	mov	r2, r0
 80047fc:	460b      	mov	r3, r1
 80047fe:	4610      	mov	r0, r2
 8004800:	4619      	mov	r1, r3
 8004802:	f04f 0200 	mov.w	r2, #0
 8004806:	4b48      	ldr	r3, [pc, #288]	@ (8004928 <statemachine+0x1670>)
 8004808:	f7fc f954 	bl	8000ab4 <__aeabi_dcmpge>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d027      	beq.n	8004862 <statemachine+0x15aa>
 8004812:	4b46      	ldr	r3, [pc, #280]	@ (800492c <statemachine+0x1674>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d123      	bne.n	8004862 <statemachine+0x15aa>
							  time100kmh=(float)(htim16.Instance->CNT/1000.0);
 800481a:	4b3b      	ldr	r3, [pc, #236]	@ (8004908 <statemachine+0x1650>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004820:	4618      	mov	r0, r3
 8004822:	f7fb fe47 	bl	80004b4 <__aeabi_ui2d>
 8004826:	f04f 0200 	mov.w	r2, #0
 800482a:	4b3d      	ldr	r3, [pc, #244]	@ (8004920 <statemachine+0x1668>)
 800482c:	f7fb ffe6 	bl	80007fc <__aeabi_ddiv>
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	4610      	mov	r0, r2
 8004836:	4619      	mov	r1, r3
 8004838:	f7fc f9ae 	bl	8000b98 <__aeabi_d2f>
 800483c:	4603      	mov	r3, r0
 800483e:	4a3c      	ldr	r2, [pc, #240]	@ (8004930 <statemachine+0x1678>)
 8004840:	6013      	str	r3, [r2, #0]
							  flag_100kmh=1;
 8004842:	4b3a      	ldr	r3, [pc, #232]	@ (800492c <statemachine+0x1674>)
 8004844:	2201      	movs	r2, #1
 8004846:	601a      	str	r2, [r3, #0]
							  accelstate++;
 8004848:	4b2d      	ldr	r3, [pc, #180]	@ (8004900 <statemachine+0x1648>)
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	3301      	adds	r3, #1
 800484e:	b2da      	uxtb	r2, r3
 8004850:	4b2b      	ldr	r3, [pc, #172]	@ (8004900 <statemachine+0x1648>)
 8004852:	701a      	strb	r2, [r3, #0]
							  HAL_TIM_Base_Stop(&htim16);
 8004854:	482c      	ldr	r0, [pc, #176]	@ (8004908 <statemachine+0x1650>)
 8004856:	f008 fa63 	bl	800cd20 <HAL_TIM_Base_Stop>
							  htim16.Instance->CNT=0;
 800485a:	4b2b      	ldr	r3, [pc, #172]	@ (8004908 <statemachine+0x1650>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2200      	movs	r2, #0
 8004860:	625a      	str	r2, [r3, #36]	@ 0x24

						 						  }
						  ssd1306_SetCursor(32,40);
 8004862:	2128      	movs	r1, #40	@ 0x28
 8004864:	2020      	movs	r0, #32
 8004866:	f7fe fa63 	bl	8002d30 <ssd1306_SetCursor>
						  snprintf((char *)bufferscreen,15, "%0.1f",GNSSData.fgSpeed*3.6);
 800486a:	4b20      	ldr	r3, [pc, #128]	@ (80048ec <statemachine+0x1634>)
 800486c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004870:	4618      	mov	r0, r3
 8004872:	f7fb fe41 	bl	80004f8 <__aeabi_f2d>
 8004876:	a316      	add	r3, pc, #88	@ (adr r3, 80048d0 <statemachine+0x1618>)
 8004878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800487c:	f7fb fe94 	bl	80005a8 <__aeabi_dmul>
 8004880:	4602      	mov	r2, r0
 8004882:	460b      	mov	r3, r1
 8004884:	e9cd 2300 	strd	r2, r3, [sp]
 8004888:	4a2a      	ldr	r2, [pc, #168]	@ (8004934 <statemachine+0x167c>)
 800488a:	210f      	movs	r1, #15
 800488c:	481a      	ldr	r0, [pc, #104]	@ (80048f8 <statemachine+0x1640>)
 800488e:	f014 fb31 	bl	8018ef4 <sniprintf>
						  ssd1306_WriteString((char *)bufferscreen,Font_16x24,White);
 8004892:	4a1a      	ldr	r2, [pc, #104]	@ (80048fc <statemachine+0x1644>)
 8004894:	2301      	movs	r3, #1
 8004896:	ca06      	ldmia	r2, {r1, r2}
 8004898:	4817      	ldr	r0, [pc, #92]	@ (80048f8 <statemachine+0x1640>)
 800489a:	f7fe fa23 	bl	8002ce4 <ssd1306_WriteString>


						  if(BTN_B_LONG>=1){
 800489e:	4b26      	ldr	r3, [pc, #152]	@ (8004938 <statemachine+0x1680>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f340 80f1 	ble.w	8004a8a <statemachine+0x17d2>
							  accelstate++;
 80048a8:	4b15      	ldr	r3, [pc, #84]	@ (8004900 <statemachine+0x1648>)
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	3301      	adds	r3, #1
 80048ae:	b2da      	uxtb	r2, r3
 80048b0:	4b13      	ldr	r3, [pc, #76]	@ (8004900 <statemachine+0x1648>)
 80048b2:	701a      	strb	r2, [r3, #0]
							  BTN_B_LONG=0;
 80048b4:	4b20      	ldr	r3, [pc, #128]	@ (8004938 <statemachine+0x1680>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	601a      	str	r2, [r3, #0]
							  HAL_TIM_Base_Stop(&htim16);
 80048ba:	4813      	ldr	r0, [pc, #76]	@ (8004908 <statemachine+0x1650>)
 80048bc:	f008 fa30 	bl	800cd20 <HAL_TIM_Base_Stop>
							  htim16.Instance->CNT=0;
 80048c0:	4b11      	ldr	r3, [pc, #68]	@ (8004908 <statemachine+0x1650>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2200      	movs	r2, #0
 80048c6:	625a      	str	r2, [r3, #36]	@ 0x24
						  }


						  break;
 80048c8:	e0df      	b.n	8004a8a <statemachine+0x17d2>
 80048ca:	bf00      	nop
 80048cc:	f3af 8000 	nop.w
 80048d0:	cccccccd 	.word	0xcccccccd
 80048d4:	400ccccc 	.word	0x400ccccc
 80048d8:	20000b54 	.word	0x20000b54
 80048dc:	20000524 	.word	0x20000524
 80048e0:	200004ac 	.word	0x200004ac
 80048e4:	20000528 	.word	0x20000528
 80048e8:	200005e4 	.word	0x200005e4
 80048ec:	200005f0 	.word	0x200005f0
 80048f0:	20000b58 	.word	0x20000b58
 80048f4:	0801e54c 	.word	0x0801e54c
 80048f8:	20000560 	.word	0x20000560
 80048fc:	20000028 	.word	0x20000028
 8004900:	200004b1 	.word	0x200004b1
 8004904:	20000b5c 	.word	0x20000b5c
 8004908:	20000c0c 	.word	0x20000c0c
 800490c:	66666667 	.word	0x66666667
 8004910:	20000018 	.word	0x20000018
 8004914:	0801e550 	.word	0x0801e550
 8004918:	40490000 	.word	0x40490000
 800491c:	20000b60 	.word	0x20000b60
 8004920:	408f4000 	.word	0x408f4000
 8004924:	20000b68 	.word	0x20000b68
 8004928:	40590000 	.word	0x40590000
 800492c:	20000b64 	.word	0x20000b64
 8004930:	20000b6c 	.word	0x20000b6c
 8004934:	0801e394 	.word	0x0801e394
 8004938:	200005e0 	.word	0x200005e0
					  case RESULT:
						  ssd1306_Fill(Black);
 800493c:	2000      	movs	r0, #0
 800493e:	f7fe f8b5 	bl	8002aac <ssd1306_Fill>
						 ssd1306_SetCursor(32,32);
 8004942:	2120      	movs	r1, #32
 8004944:	2020      	movs	r0, #32
 8004946:	f7fe f9f3 	bl	8002d30 <ssd1306_SetCursor>
						 ssd1306_WriteString("0-50kmh",Font_6x8,White);
 800494a:	4a5a      	ldr	r2, [pc, #360]	@ (8004ab4 <statemachine+0x17fc>)
 800494c:	2301      	movs	r3, #1
 800494e:	ca06      	ldmia	r2, {r1, r2}
 8004950:	4859      	ldr	r0, [pc, #356]	@ (8004ab8 <statemachine+0x1800>)
 8004952:	f7fe f9c7 	bl	8002ce4 <ssd1306_WriteString>
						 ssd1306_SetCursor(32,40);
 8004956:	2128      	movs	r1, #40	@ 0x28
 8004958:	2020      	movs	r0, #32
 800495a:	f7fe f9e9 	bl	8002d30 <ssd1306_SetCursor>
						 snprintf((char *)bufferscreen,15, "%0.1fs",time50kmh);
 800495e:	4b57      	ldr	r3, [pc, #348]	@ (8004abc <statemachine+0x1804>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4618      	mov	r0, r3
 8004964:	f7fb fdc8 	bl	80004f8 <__aeabi_f2d>
 8004968:	4602      	mov	r2, r0
 800496a:	460b      	mov	r3, r1
 800496c:	e9cd 2300 	strd	r2, r3, [sp]
 8004970:	4a53      	ldr	r2, [pc, #332]	@ (8004ac0 <statemachine+0x1808>)
 8004972:	210f      	movs	r1, #15
 8004974:	4853      	ldr	r0, [pc, #332]	@ (8004ac4 <statemachine+0x180c>)
 8004976:	f014 fabd 	bl	8018ef4 <sniprintf>
						 ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 800497a:	4a4e      	ldr	r2, [pc, #312]	@ (8004ab4 <statemachine+0x17fc>)
 800497c:	2301      	movs	r3, #1
 800497e:	ca06      	ldmia	r2, {r1, r2}
 8004980:	4850      	ldr	r0, [pc, #320]	@ (8004ac4 <statemachine+0x180c>)
 8004982:	f7fe f9af 	bl	8002ce4 <ssd1306_WriteString>
						 ssd1306_SetCursor(32,48);
 8004986:	2130      	movs	r1, #48	@ 0x30
 8004988:	2020      	movs	r0, #32
 800498a:	f7fe f9d1 	bl	8002d30 <ssd1306_SetCursor>
						 ssd1306_WriteString("0-100kmh",Font_6x8,White);
 800498e:	4a49      	ldr	r2, [pc, #292]	@ (8004ab4 <statemachine+0x17fc>)
 8004990:	2301      	movs	r3, #1
 8004992:	ca06      	ldmia	r2, {r1, r2}
 8004994:	484c      	ldr	r0, [pc, #304]	@ (8004ac8 <statemachine+0x1810>)
 8004996:	f7fe f9a5 	bl	8002ce4 <ssd1306_WriteString>
						 ssd1306_SetCursor(32,56);
 800499a:	2138      	movs	r1, #56	@ 0x38
 800499c:	2020      	movs	r0, #32
 800499e:	f7fe f9c7 	bl	8002d30 <ssd1306_SetCursor>
						 snprintf((char *)bufferscreen,15, "%0.1fs",time100kmh);
 80049a2:	4b4a      	ldr	r3, [pc, #296]	@ (8004acc <statemachine+0x1814>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4618      	mov	r0, r3
 80049a8:	f7fb fda6 	bl	80004f8 <__aeabi_f2d>
 80049ac:	4602      	mov	r2, r0
 80049ae:	460b      	mov	r3, r1
 80049b0:	e9cd 2300 	strd	r2, r3, [sp]
 80049b4:	4a42      	ldr	r2, [pc, #264]	@ (8004ac0 <statemachine+0x1808>)
 80049b6:	210f      	movs	r1, #15
 80049b8:	4842      	ldr	r0, [pc, #264]	@ (8004ac4 <statemachine+0x180c>)
 80049ba:	f014 fa9b 	bl	8018ef4 <sniprintf>
						 ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 80049be:	4a3d      	ldr	r2, [pc, #244]	@ (8004ab4 <statemachine+0x17fc>)
 80049c0:	2301      	movs	r3, #1
 80049c2:	ca06      	ldmia	r2, {r1, r2}
 80049c4:	483f      	ldr	r0, [pc, #252]	@ (8004ac4 <statemachine+0x180c>)
 80049c6:	f7fe f98d 	bl	8002ce4 <ssd1306_WriteString>
						 if((BTN_A>=1)||(BTN_B>=1)||(BTN_A_LONG>=1)){
 80049ca:	4b41      	ldr	r3, [pc, #260]	@ (8004ad0 <statemachine+0x1818>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	dc07      	bgt.n	80049e2 <statemachine+0x172a>
 80049d2:	4b40      	ldr	r3, [pc, #256]	@ (8004ad4 <statemachine+0x181c>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	dc03      	bgt.n	80049e2 <statemachine+0x172a>
 80049da:	4b3f      	ldr	r3, [pc, #252]	@ (8004ad8 <statemachine+0x1820>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	dd10      	ble.n	8004a04 <statemachine+0x174c>

							 time50kmh=0.0;
 80049e2:	4b36      	ldr	r3, [pc, #216]	@ (8004abc <statemachine+0x1804>)
 80049e4:	f04f 0200 	mov.w	r2, #0
 80049e8:	601a      	str	r2, [r3, #0]
							 time100kmh=0.0;
 80049ea:	4b38      	ldr	r3, [pc, #224]	@ (8004acc <statemachine+0x1814>)
 80049ec:	f04f 0200 	mov.w	r2, #0
 80049f0:	601a      	str	r2, [r3, #0]
							 flag_50kmh=0;
 80049f2:	4b3a      	ldr	r3, [pc, #232]	@ (8004adc <statemachine+0x1824>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	601a      	str	r2, [r3, #0]
							 flag_100kmh=0;
 80049f8:	4b39      	ldr	r3, [pc, #228]	@ (8004ae0 <statemachine+0x1828>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	601a      	str	r2, [r3, #0]
							 accelstate=WAITFORGPS;
 80049fe:	4b39      	ldr	r3, [pc, #228]	@ (8004ae4 <statemachine+0x182c>)
 8004a00:	2200      	movs	r2, #0
 8004a02:	701a      	strb	r2, [r3, #0]

						 }


						  if(BTN_A>=1){
 8004a04:	4b32      	ldr	r3, [pc, #200]	@ (8004ad0 <statemachine+0x1818>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	dd1d      	ble.n	8004a48 <statemachine+0x1790>
						  	state--;
 8004a0c:	4b36      	ldr	r3, [pc, #216]	@ (8004ae8 <statemachine+0x1830>)
 8004a0e:	781b      	ldrb	r3, [r3, #0]
 8004a10:	3b01      	subs	r3, #1
 8004a12:	b2da      	uxtb	r2, r3
 8004a14:	4b34      	ldr	r3, [pc, #208]	@ (8004ae8 <statemachine+0x1830>)
 8004a16:	701a      	strb	r2, [r3, #0]
						  	state--;
 8004a18:	4b33      	ldr	r3, [pc, #204]	@ (8004ae8 <statemachine+0x1830>)
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	b2da      	uxtb	r2, r3
 8004a20:	4b31      	ldr	r3, [pc, #196]	@ (8004ae8 <statemachine+0x1830>)
 8004a22:	701a      	strb	r2, [r3, #0]
						  	state--;
 8004a24:	4b30      	ldr	r3, [pc, #192]	@ (8004ae8 <statemachine+0x1830>)
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	b2da      	uxtb	r2, r3
 8004a2c:	4b2e      	ldr	r3, [pc, #184]	@ (8004ae8 <statemachine+0x1830>)
 8004a2e:	701a      	strb	r2, [r3, #0]
						  	state--;
 8004a30:	4b2d      	ldr	r3, [pc, #180]	@ (8004ae8 <statemachine+0x1830>)
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	3b01      	subs	r3, #1
 8004a36:	b2da      	uxtb	r2, r3
 8004a38:	4b2b      	ldr	r3, [pc, #172]	@ (8004ae8 <statemachine+0x1830>)
 8004a3a:	701a      	strb	r2, [r3, #0]
						  	BTN_A=0;
 8004a3c:	4b24      	ldr	r3, [pc, #144]	@ (8004ad0 <statemachine+0x1818>)
 8004a3e:	2200      	movs	r2, #0
 8004a40:	601a      	str	r2, [r3, #0]
						  	BTN_B=0;
 8004a42:	4b24      	ldr	r3, [pc, #144]	@ (8004ad4 <statemachine+0x181c>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	601a      	str	r2, [r3, #0]

						  }

		 					if(BTN_A_LONG>=1){
 8004a48:	4b23      	ldr	r3, [pc, #140]	@ (8004ad8 <statemachine+0x1820>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	dd0e      	ble.n	8004a6e <statemachine+0x17b6>
			 								state--;
 8004a50:	4b25      	ldr	r3, [pc, #148]	@ (8004ae8 <statemachine+0x1830>)
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	3b01      	subs	r3, #1
 8004a56:	b2da      	uxtb	r2, r3
 8004a58:	4b23      	ldr	r3, [pc, #140]	@ (8004ae8 <statemachine+0x1830>)
 8004a5a:	701a      	strb	r2, [r3, #0]
			 								BTN_A=0;
 8004a5c:	4b1c      	ldr	r3, [pc, #112]	@ (8004ad0 <statemachine+0x1818>)
 8004a5e:	2200      	movs	r2, #0
 8004a60:	601a      	str	r2, [r3, #0]
			 								BTN_B=0;
 8004a62:	4b1c      	ldr	r3, [pc, #112]	@ (8004ad4 <statemachine+0x181c>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	601a      	str	r2, [r3, #0]
			 								BTN_A_LONG=0;
 8004a68:	4b1b      	ldr	r3, [pc, #108]	@ (8004ad8 <statemachine+0x1820>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	601a      	str	r2, [r3, #0]
			 					}
		 					if(BTN_B>=1){
 8004a6e:	4b19      	ldr	r3, [pc, #100]	@ (8004ad4 <statemachine+0x181c>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	dd0b      	ble.n	8004a8e <statemachine+0x17d6>

		 						BTN_B=0;
 8004a76:	4b17      	ldr	r3, [pc, #92]	@ (8004ad4 <statemachine+0x181c>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	601a      	str	r2, [r3, #0]
		 					}
						  break;
 8004a7c:	e007      	b.n	8004a8e <statemachine+0x17d6>
						  break;
 8004a7e:	bf00      	nop
 8004a80:	e00f      	b.n	8004aa2 <statemachine+0x17ea>
						  break;
 8004a82:	bf00      	nop
 8004a84:	e00d      	b.n	8004aa2 <statemachine+0x17ea>
						  break;
 8004a86:	bf00      	nop
 8004a88:	e00b      	b.n	8004aa2 <statemachine+0x17ea>
						  break;
 8004a8a:	bf00      	nop
 8004a8c:	e009      	b.n	8004aa2 <statemachine+0x17ea>
						  break;
 8004a8e:	bf00      	nop

					  }



					  break;
 8004a90:	e007      	b.n	8004aa2 <statemachine+0x17ea>
				  									 	 break;
 8004a92:	bf00      	nop
 8004a94:	e006      	b.n	8004aa4 <statemachine+0x17ec>
					  break;
 8004a96:	bf00      	nop
 8004a98:	e004      	b.n	8004aa4 <statemachine+0x17ec>
			  break;
 8004a9a:	bf00      	nop
 8004a9c:	e002      	b.n	8004aa4 <statemachine+0x17ec>
			  break;
 8004a9e:	bf00      	nop
 8004aa0:	e000      	b.n	8004aa4 <statemachine+0x17ec>
					  break;
 8004aa2:	bf00      	nop

	}
return ;
 8004aa4:	bf00      	nop
 8004aa6:	bf00      	nop
}
 8004aa8:	3708      	adds	r7, #8
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	ecbd 8b02 	vpop	{d8}
 8004ab0:	bdb0      	pop	{r4, r5, r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	20000018 	.word	0x20000018
 8004ab8:	0801e55c 	.word	0x0801e55c
 8004abc:	20000b68 	.word	0x20000b68
 8004ac0:	0801e564 	.word	0x0801e564
 8004ac4:	20000560 	.word	0x20000560
 8004ac8:	0801e56c 	.word	0x0801e56c
 8004acc:	20000b6c 	.word	0x20000b6c
 8004ad0:	20000524 	.word	0x20000524
 8004ad4:	20000528 	.word	0x20000528
 8004ad8:	200005e4 	.word	0x200005e4
 8004adc:	20000b60 	.word	0x20000b60
 8004ae0:	20000b64 	.word	0x20000b64
 8004ae4:	200004b1 	.word	0x200004b1
 8004ae8:	200004ac 	.word	0x200004ac

08004aec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004af0:	2200      	movs	r2, #0
 8004af2:	210f      	movs	r1, #15
 8004af4:	f06f 0001 	mvn.w	r0, #1
 8004af8:	f001 ff90 	bl	8006a1c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004afc:	bf00      	nop
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <LL_APB2_GRP1_EnableClock>:
{
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004b08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b0c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004b0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004b18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b1c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4013      	ands	r3, r2
 8004b22:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004b24:	68fb      	ldr	r3, [r7, #12]
}
 8004b26:	bf00      	nop
 8004b28:	3714      	adds	r7, #20
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
	...

08004b34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b08e      	sub	sp, #56	@ 0x38
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8004b40:	2300      	movs	r3, #0
 8004b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8004b44:	2300      	movs	r3, #0
 8004b46:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	6879      	ldr	r1, [r7, #4]
 8004b4e:	2019      	movs	r0, #25
 8004b50:	f001 ff64 	bl	8006a1c <HAL_NVIC_SetPriority>
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004b54:	2019      	movs	r0, #25
 8004b56:	f001 ff7b 	bl	8006a50 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004b5a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004b5e:	f7ff ffcf 	bl	8004b00 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004b62:	f107 020c 	add.w	r2, r7, #12
 8004b66:	f107 0310 	add.w	r3, r7, #16
 8004b6a:	4611      	mov	r1, r2
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f006 f8e5 	bl	800ad3c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004b72:	f006 f8cd 	bl	800ad10 <HAL_RCC_GetPCLK2Freq>
 8004b76:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b7a:	4a21      	ldr	r2, [pc, #132]	@ (8004c00 <HAL_InitTick+0xcc>)
 8004b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b80:	0c9b      	lsrs	r3, r3, #18
 8004b82:	3b01      	subs	r3, #1
 8004b84:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004b86:	4b1f      	ldr	r3, [pc, #124]	@ (8004c04 <HAL_InitTick+0xd0>)
 8004b88:	4a1f      	ldr	r2, [pc, #124]	@ (8004c08 <HAL_InitTick+0xd4>)
 8004b8a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8004c04 <HAL_InitTick+0xd0>)
 8004b8e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004b92:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004b94:	4a1b      	ldr	r2, [pc, #108]	@ (8004c04 <HAL_InitTick+0xd0>)
 8004b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b98:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004b9a:	4b1a      	ldr	r3, [pc, #104]	@ (8004c04 <HAL_InitTick+0xd0>)
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ba0:	4b18      	ldr	r3, [pc, #96]	@ (8004c04 <HAL_InitTick+0xd0>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8004ba6:	4817      	ldr	r0, [pc, #92]	@ (8004c04 <HAL_InitTick+0xd0>)
 8004ba8:	f008 f81c 	bl	800cbe4 <HAL_TIM_Base_Init>
 8004bac:	4603      	mov	r3, r0
 8004bae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8004bb2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d11b      	bne.n	8004bf2 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8004bba:	4812      	ldr	r0, [pc, #72]	@ (8004c04 <HAL_InitTick+0xd0>)
 8004bbc:	f008 f8d8 	bl	800cd70 <HAL_TIM_Base_Start_IT>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8004bc6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d111      	bne.n	8004bf2 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004bce:	2019      	movs	r0, #25
 8004bd0:	f001 ff3e 	bl	8006a50 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b0f      	cmp	r3, #15
 8004bd8:	d808      	bhi.n	8004bec <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8004bda:	2200      	movs	r2, #0
 8004bdc:	6879      	ldr	r1, [r7, #4]
 8004bde:	2019      	movs	r0, #25
 8004be0:	f001 ff1c 	bl	8006a1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004be4:	4a09      	ldr	r2, [pc, #36]	@ (8004c0c <HAL_InitTick+0xd8>)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6013      	str	r3, [r2, #0]
 8004bea:	e002      	b.n	8004bf2 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

 /* Return function status */
  return status;
 8004bf2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3738      	adds	r7, #56	@ 0x38
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	431bde83 	.word	0x431bde83
 8004c04:	20000b70 	.word	0x20000b70
 8004c08:	40012c00 	.word	0x40012c00
 8004c0c:	20000034 	.word	0x20000034

08004c10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
  {
	   ssd1306_SetCursor(32, 20);
 8004c14:	2114      	movs	r1, #20
 8004c16:	2020      	movs	r0, #32
 8004c18:	f7fe f88a 	bl	8002d30 <ssd1306_SetCursor>
	   	  ssd1306_WriteString("NMI", Font_7x10, White);
 8004c1c:	4a04      	ldr	r2, [pc, #16]	@ (8004c30 <NMI_Handler+0x20>)
 8004c1e:	2301      	movs	r3, #1
 8004c20:	ca06      	ldmia	r2, {r1, r2}
 8004c22:	4804      	ldr	r0, [pc, #16]	@ (8004c34 <NMI_Handler+0x24>)
 8004c24:	f7fe f85e 	bl	8002ce4 <ssd1306_WriteString>
	   	  ssd1306_UpdateScreen();
 8004c28:	f7fd ff58 	bl	8002adc <ssd1306_UpdateScreen>
	   ssd1306_SetCursor(32, 20);
 8004c2c:	bf00      	nop
 8004c2e:	e7f1      	b.n	8004c14 <NMI_Handler+0x4>
 8004c30:	20000020 	.word	0x20000020
 8004c34:	0801e578 	.word	0x0801e578

08004c38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8004c3c:	2114      	movs	r1, #20
 8004c3e:	2020      	movs	r0, #32
 8004c40:	f7fe f876 	bl	8002d30 <ssd1306_SetCursor>
	  ssd1306_WriteString("hardfault", Font_7x10, White);
 8004c44:	4a04      	ldr	r2, [pc, #16]	@ (8004c58 <HardFault_Handler+0x20>)
 8004c46:	2301      	movs	r3, #1
 8004c48:	ca06      	ldmia	r2, {r1, r2}
 8004c4a:	4804      	ldr	r0, [pc, #16]	@ (8004c5c <HardFault_Handler+0x24>)
 8004c4c:	f7fe f84a 	bl	8002ce4 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 8004c50:	f7fd ff44 	bl	8002adc <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8004c54:	bf00      	nop
 8004c56:	e7f1      	b.n	8004c3c <HardFault_Handler+0x4>
 8004c58:	20000020 	.word	0x20000020
 8004c5c:	0801e57c 	.word	0x0801e57c

08004c60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8004c64:	2114      	movs	r1, #20
 8004c66:	2020      	movs	r0, #32
 8004c68:	f7fe f862 	bl	8002d30 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("mem", Font_7x10, White);
 8004c6c:	4a04      	ldr	r2, [pc, #16]	@ (8004c80 <MemManage_Handler+0x20>)
 8004c6e:	2301      	movs	r3, #1
 8004c70:	ca06      	ldmia	r2, {r1, r2}
 8004c72:	4804      	ldr	r0, [pc, #16]	@ (8004c84 <MemManage_Handler+0x24>)
 8004c74:	f7fe f836 	bl	8002ce4 <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 8004c78:	f7fd ff30 	bl	8002adc <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8004c7c:	bf00      	nop
 8004c7e:	e7f1      	b.n	8004c64 <MemManage_Handler+0x4>
 8004c80:	20000020 	.word	0x20000020
 8004c84:	0801e588 	.word	0x0801e588

08004c88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8004c8c:	2114      	movs	r1, #20
 8004c8e:	2020      	movs	r0, #32
 8004c90:	f7fe f84e 	bl	8002d30 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("bus", Font_7x10, White);
 8004c94:	4a04      	ldr	r2, [pc, #16]	@ (8004ca8 <BusFault_Handler+0x20>)
 8004c96:	2301      	movs	r3, #1
 8004c98:	ca06      	ldmia	r2, {r1, r2}
 8004c9a:	4804      	ldr	r0, [pc, #16]	@ (8004cac <BusFault_Handler+0x24>)
 8004c9c:	f7fe f822 	bl	8002ce4 <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 8004ca0:	f7fd ff1c 	bl	8002adc <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8004ca4:	bf00      	nop
 8004ca6:	e7f1      	b.n	8004c8c <BusFault_Handler+0x4>
 8004ca8:	20000020 	.word	0x20000020
 8004cac:	0801e58c 	.word	0x0801e58c

08004cb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8004cb4:	2114      	movs	r1, #20
 8004cb6:	2020      	movs	r0, #32
 8004cb8:	f7fe f83a 	bl	8002d30 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("usage", Font_7x10, White);
 8004cbc:	4a04      	ldr	r2, [pc, #16]	@ (8004cd0 <UsageFault_Handler+0x20>)
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	ca06      	ldmia	r2, {r1, r2}
 8004cc2:	4804      	ldr	r0, [pc, #16]	@ (8004cd4 <UsageFault_Handler+0x24>)
 8004cc4:	f7fe f80e 	bl	8002ce4 <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 8004cc8:	f7fd ff08 	bl	8002adc <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8004ccc:	bf00      	nop
 8004cce:	e7f1      	b.n	8004cb4 <UsageFault_Handler+0x4>
 8004cd0:	20000020 	.word	0x20000020
 8004cd4:	0801e590 	.word	0x0801e590

08004cd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004cdc:	bf00      	nop
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
	...

08004ce8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8004cec:	4802      	ldr	r0, [pc, #8]	@ (8004cf8 <DMA1_Channel1_IRQHandler+0x10>)
 8004cee:	f002 f83f 	bl	8006d70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004cf2:	bf00      	nop
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	20000cf8 	.word	0x20000cf8

08004cfc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004d00:	4802      	ldr	r0, [pc, #8]	@ (8004d0c <DMA1_Channel2_IRQHandler+0x10>)
 8004d02:	f002 f835 	bl	8006d70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004d06:	bf00      	nop
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	2000038c 	.word	0x2000038c

08004d10 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004d14:	4802      	ldr	r0, [pc, #8]	@ (8004d20 <USB_LP_IRQHandler+0x10>)
 8004d16:	f003 fa81 	bl	800821c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8004d1a:	bf00      	nop
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	2000b044 	.word	0x2000b044

08004d24 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8004d28:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004d2c:	f002 fb38 	bl	80073a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004d30:	bf00      	nop
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  if (htim1.Instance != NULL)
 8004d38:	4b07      	ldr	r3, [pc, #28]	@ (8004d58 <TIM1_UP_TIM16_IRQHandler+0x24>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d002      	beq.n	8004d46 <TIM1_UP_TIM16_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim1);
 8004d40:	4805      	ldr	r0, [pc, #20]	@ (8004d58 <TIM1_UP_TIM16_IRQHandler+0x24>)
 8004d42:	f008 f863 	bl	800ce0c <HAL_TIM_IRQHandler>
  }
  if (htim16.Instance != NULL)
 8004d46:	4b05      	ldr	r3, [pc, #20]	@ (8004d5c <TIM1_UP_TIM16_IRQHandler+0x28>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d002      	beq.n	8004d54 <TIM1_UP_TIM16_IRQHandler+0x20>
  {
    HAL_TIM_IRQHandler(&htim16);
 8004d4e:	4803      	ldr	r0, [pc, #12]	@ (8004d5c <TIM1_UP_TIM16_IRQHandler+0x28>)
 8004d50:	f008 f85c 	bl	800ce0c <HAL_TIM_IRQHandler>
  }
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004d54:	bf00      	nop
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	20000b70 	.word	0x20000b70
 8004d5c:	20000c0c 	.word	0x20000c0c

08004d60 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004d64:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8004d68:	f002 fb1a 	bl	80073a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004d6c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004d70:	f002 fb16 	bl	80073a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004d74:	bf00      	nop
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	af00      	add	r7, sp, #0
  return 1;
 8004d7c:	2301      	movs	r3, #1
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <_kill>:

int _kill(int pid, int sig)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004d92:	f014 f9fb 	bl	801918c <__errno>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2216      	movs	r2, #22
 8004d9a:	601a      	str	r2, [r3, #0]
  return -1;
 8004d9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3708      	adds	r7, #8
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <_exit>:

void _exit (int status)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004db0:	f04f 31ff 	mov.w	r1, #4294967295
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f7ff ffe7 	bl	8004d88 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004dba:	bf00      	nop
 8004dbc:	e7fd      	b.n	8004dba <_exit+0x12>

08004dbe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004dbe:	b580      	push	{r7, lr}
 8004dc0:	b086      	sub	sp, #24
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	60f8      	str	r0, [r7, #12]
 8004dc6:	60b9      	str	r1, [r7, #8]
 8004dc8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dca:	2300      	movs	r3, #0
 8004dcc:	617b      	str	r3, [r7, #20]
 8004dce:	e00a      	b.n	8004de6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004dd0:	f3af 8000 	nop.w
 8004dd4:	4601      	mov	r1, r0
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	1c5a      	adds	r2, r3, #1
 8004dda:	60ba      	str	r2, [r7, #8]
 8004ddc:	b2ca      	uxtb	r2, r1
 8004dde:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	3301      	adds	r3, #1
 8004de4:	617b      	str	r3, [r7, #20]
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	dbf0      	blt.n	8004dd0 <_read+0x12>
  }

  return len;
 8004dee:	687b      	ldr	r3, [r7, #4]
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3718      	adds	r7, #24
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b086      	sub	sp, #24
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e04:	2300      	movs	r3, #0
 8004e06:	617b      	str	r3, [r7, #20]
 8004e08:	e009      	b.n	8004e1e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	1c5a      	adds	r2, r3, #1
 8004e0e:	60ba      	str	r2, [r7, #8]
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	4618      	mov	r0, r3
 8004e14:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	617b      	str	r3, [r7, #20]
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	dbf1      	blt.n	8004e0a <_write+0x12>
  }
  return len;
 8004e26:	687b      	ldr	r3, [r7, #4]
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3718      	adds	r7, #24
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <_close>:

int _close(int file)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004e38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	370c      	adds	r7, #12
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004e58:	605a      	str	r2, [r3, #4]
  return 0;
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <_isatty>:

int _isatty(int file)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e70:	2301      	movs	r3, #1
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr

08004e7e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b085      	sub	sp, #20
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	60f8      	str	r0, [r7, #12]
 8004e86:	60b9      	str	r1, [r7, #8]
 8004e88:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3714      	adds	r7, #20
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b086      	sub	sp, #24
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ea0:	4a14      	ldr	r2, [pc, #80]	@ (8004ef4 <_sbrk+0x5c>)
 8004ea2:	4b15      	ldr	r3, [pc, #84]	@ (8004ef8 <_sbrk+0x60>)
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004eac:	4b13      	ldr	r3, [pc, #76]	@ (8004efc <_sbrk+0x64>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d102      	bne.n	8004eba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004eb4:	4b11      	ldr	r3, [pc, #68]	@ (8004efc <_sbrk+0x64>)
 8004eb6:	4a12      	ldr	r2, [pc, #72]	@ (8004f00 <_sbrk+0x68>)
 8004eb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004eba:	4b10      	ldr	r3, [pc, #64]	@ (8004efc <_sbrk+0x64>)
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4413      	add	r3, r2
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d207      	bcs.n	8004ed8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ec8:	f014 f960 	bl	801918c <__errno>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	220c      	movs	r2, #12
 8004ed0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ed6:	e009      	b.n	8004eec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ed8:	4b08      	ldr	r3, [pc, #32]	@ (8004efc <_sbrk+0x64>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004ede:	4b07      	ldr	r3, [pc, #28]	@ (8004efc <_sbrk+0x64>)
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	4a05      	ldr	r2, [pc, #20]	@ (8004efc <_sbrk+0x64>)
 8004ee8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004eea:	68fb      	ldr	r3, [r7, #12]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3718      	adds	r7, #24
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	20030000 	.word	0x20030000
 8004ef8:	00000400 	.word	0x00000400
 8004efc:	20000bbc 	.word	0x20000bbc
 8004f00:	2000b6f8 	.word	0x2000b6f8

08004f04 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004f04:	b480      	push	{r7}
 8004f06:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8004f08:	4b24      	ldr	r3, [pc, #144]	@ (8004f9c <SystemInit+0x98>)
 8004f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f0e:	4a23      	ldr	r2, [pc, #140]	@ (8004f9c <SystemInit+0x98>)
 8004f10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004f14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004f18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f22:	f043 0301 	orr.w	r3, r3, #1
 8004f26:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8004f28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f2c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8004f30:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8004f32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004f3c:	4b18      	ldr	r3, [pc, #96]	@ (8004fa0 <SystemInit+0x9c>)
 8004f3e:	4013      	ands	r3, r2
 8004f40:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8004f42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f4e:	f023 0305 	bic.w	r3, r3, #5
 8004f52:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8004f56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f62:	f023 0301 	bic.w	r3, r3, #1
 8004f66:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8004f6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f6e:	4a0d      	ldr	r2, [pc, #52]	@ (8004fa4 <SystemInit+0xa0>)
 8004f70:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8004f72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f76:	4a0b      	ldr	r2, [pc, #44]	@ (8004fa4 <SystemInit+0xa0>)
 8004f78:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004f7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f88:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004f8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f8e:	2200      	movs	r2, #0
 8004f90:	619a      	str	r2, [r3, #24]
}
 8004f92:	bf00      	nop
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr
 8004f9c:	e000ed00 	.word	0xe000ed00
 8004fa0:	faf6fefb 	.word	0xfaf6fefb
 8004fa4:	22041000 	.word	0x22041000

08004fa8 <LL_APB1_GRP1_EnableClock>:
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b085      	sub	sp, #20
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004fb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fb4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004fb6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004fc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fc4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4013      	ands	r3, r2
 8004fca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
}
 8004fce:	bf00      	nop
 8004fd0:	3714      	adds	r7, #20
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr

08004fda <LL_APB2_GRP1_EnableClock>:
{
 8004fda:	b480      	push	{r7}
 8004fdc:	b085      	sub	sp, #20
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004fe2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fe6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004fe8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004ff2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ff6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
}
 8005000:	bf00      	nop
 8005002:	3714      	adds	r7, #20
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim16;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b088      	sub	sp, #32
 8005010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005012:	f107 0310 	add.w	r3, r7, #16
 8005016:	2200      	movs	r2, #0
 8005018:	601a      	str	r2, [r3, #0]
 800501a:	605a      	str	r2, [r3, #4]
 800501c:	609a      	str	r2, [r3, #8]
 800501e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005020:	1d3b      	adds	r3, r7, #4
 8005022:	2200      	movs	r2, #0
 8005024:	601a      	str	r2, [r3, #0]
 8005026:	605a      	str	r2, [r3, #4]
 8005028:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800502a:	4b1e      	ldr	r3, [pc, #120]	@ (80050a4 <MX_TIM2_Init+0x98>)
 800502c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005030:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 8005032:	4b1c      	ldr	r3, [pc, #112]	@ (80050a4 <MX_TIM2_Init+0x98>)
 8005034:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8005038:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800503a:	4b1a      	ldr	r3, [pc, #104]	@ (80050a4 <MX_TIM2_Init+0x98>)
 800503c:	2200      	movs	r2, #0
 800503e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8005040:	4b18      	ldr	r3, [pc, #96]	@ (80050a4 <MX_TIM2_Init+0x98>)
 8005042:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005046:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005048:	4b16      	ldr	r3, [pc, #88]	@ (80050a4 <MX_TIM2_Init+0x98>)
 800504a:	2200      	movs	r2, #0
 800504c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800504e:	4b15      	ldr	r3, [pc, #84]	@ (80050a4 <MX_TIM2_Init+0x98>)
 8005050:	2200      	movs	r2, #0
 8005052:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005054:	4813      	ldr	r0, [pc, #76]	@ (80050a4 <MX_TIM2_Init+0x98>)
 8005056:	f007 fdc5 	bl	800cbe4 <HAL_TIM_Base_Init>
 800505a:	4603      	mov	r3, r0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d001      	beq.n	8005064 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8005060:	f7fd faaa 	bl	80025b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005064:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005068:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800506a:	f107 0310 	add.w	r3, r7, #16
 800506e:	4619      	mov	r1, r3
 8005070:	480c      	ldr	r0, [pc, #48]	@ (80050a4 <MX_TIM2_Init+0x98>)
 8005072:	f007 ffd2 	bl	800d01a <HAL_TIM_ConfigClockSource>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d001      	beq.n	8005080 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800507c:	f7fd fa9c 	bl	80025b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005080:	2320      	movs	r3, #32
 8005082:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005084:	2300      	movs	r3, #0
 8005086:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005088:	1d3b      	adds	r3, r7, #4
 800508a:	4619      	mov	r1, r3
 800508c:	4805      	ldr	r0, [pc, #20]	@ (80050a4 <MX_TIM2_Init+0x98>)
 800508e:	f008 f9bb 	bl	800d408 <HAL_TIMEx_MasterConfigSynchronization>
 8005092:	4603      	mov	r3, r0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d001      	beq.n	800509c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8005098:	f7fd fa8e 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800509c:	bf00      	nop
 800509e:	3720      	adds	r7, #32
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	20000bc0 	.word	0x20000bc0

080050a8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80050ac:	4b10      	ldr	r3, [pc, #64]	@ (80050f0 <MX_TIM16_Init+0x48>)
 80050ae:	4a11      	ldr	r2, [pc, #68]	@ (80050f4 <MX_TIM16_Init+0x4c>)
 80050b0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 64000-1;
 80050b2:	4b0f      	ldr	r3, [pc, #60]	@ (80050f0 <MX_TIM16_Init+0x48>)
 80050b4:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 80050b8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050ba:	4b0d      	ldr	r3, [pc, #52]	@ (80050f0 <MX_TIM16_Init+0x48>)
 80050bc:	2200      	movs	r2, #0
 80050be:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80050c0:	4b0b      	ldr	r3, [pc, #44]	@ (80050f0 <MX_TIM16_Init+0x48>)
 80050c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80050c6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050c8:	4b09      	ldr	r3, [pc, #36]	@ (80050f0 <MX_TIM16_Init+0x48>)
 80050ca:	2200      	movs	r2, #0
 80050cc:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80050ce:	4b08      	ldr	r3, [pc, #32]	@ (80050f0 <MX_TIM16_Init+0x48>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050d4:	4b06      	ldr	r3, [pc, #24]	@ (80050f0 <MX_TIM16_Init+0x48>)
 80050d6:	2200      	movs	r2, #0
 80050d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80050da:	4805      	ldr	r0, [pc, #20]	@ (80050f0 <MX_TIM16_Init+0x48>)
 80050dc:	f007 fd82 	bl	800cbe4 <HAL_TIM_Base_Init>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d001      	beq.n	80050ea <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80050e6:	f7fd fa67 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80050ea:	bf00      	nop
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	20000c0c 	.word	0x20000c0c
 80050f4:	40014400 	.word	0x40014400

080050f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b082      	sub	sp, #8
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005108:	d103      	bne.n	8005112 <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800510a:	2001      	movs	r0, #1
 800510c:	f7ff ff4c 	bl	8004fa8 <LL_APB1_GRP1_EnableClock>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8005110:	e010      	b.n	8005134 <HAL_TIM_Base_MspInit+0x3c>
  else if(tim_baseHandle->Instance==TIM16)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a09      	ldr	r2, [pc, #36]	@ (800513c <HAL_TIM_Base_MspInit+0x44>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d10b      	bne.n	8005134 <HAL_TIM_Base_MspInit+0x3c>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800511c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8005120:	f7ff ff5b 	bl	8004fda <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 8005124:	2200      	movs	r2, #0
 8005126:	2105      	movs	r1, #5
 8005128:	2019      	movs	r0, #25
 800512a:	f001 fc77 	bl	8006a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800512e:	2019      	movs	r0, #25
 8005130:	f001 fc8e 	bl	8006a50 <HAL_NVIC_EnableIRQ>
}
 8005134:	bf00      	nop
 8005136:	3708      	adds	r7, #8
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	40014400 	.word	0x40014400

08005140 <LL_AHB2_GRP1_EnableClock>:
{
 8005140:	b480      	push	{r7}
 8005142:	b085      	sub	sp, #20
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005148:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800514c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800514e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4313      	orrs	r3, r2
 8005156:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005158:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800515c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4013      	ands	r3, r2
 8005162:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005164:	68fb      	ldr	r3, [r7, #12]
}
 8005166:	bf00      	nop
 8005168:	3714      	adds	r7, #20
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <LL_APB1_GRP2_EnableClock>:
{
 8005172:	b480      	push	{r7}
 8005174:	b085      	sub	sp, #20
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 800517a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800517e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005180:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4313      	orrs	r3, r2
 8005188:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800518a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800518e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4013      	ands	r3, r2
 8005194:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005196:	68fb      	ldr	r3, [r7, #12]
}
 8005198:	bf00      	nop
 800519a:	3714      	adds	r7, #20
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr

080051a4 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80051a8:	4b22      	ldr	r3, [pc, #136]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 80051aa:	4a23      	ldr	r2, [pc, #140]	@ (8005238 <MX_LPUART1_UART_Init+0x94>)
 80051ac:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80051ae:	4b21      	ldr	r3, [pc, #132]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 80051b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80051b4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80051b6:	4b1f      	ldr	r3, [pc, #124]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80051bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 80051be:	2200      	movs	r2, #0
 80051c0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80051c2:	4b1c      	ldr	r3, [pc, #112]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80051c8:	4b1a      	ldr	r3, [pc, #104]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 80051ca:	220c      	movs	r2, #12
 80051cc:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80051ce:	4b19      	ldr	r3, [pc, #100]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80051d4:	4b17      	ldr	r3, [pc, #92]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 80051d6:	2200      	movs	r2, #0
 80051d8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80051da:	4b16      	ldr	r3, [pc, #88]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 80051dc:	2200      	movs	r2, #0
 80051de:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80051e0:	4b14      	ldr	r3, [pc, #80]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 80051e2:	2200      	movs	r2, #0
 80051e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80051e6:	4b13      	ldr	r3, [pc, #76]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 80051e8:	2200      	movs	r2, #0
 80051ea:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80051ec:	4811      	ldr	r0, [pc, #68]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 80051ee:	f008 f9a9 	bl	800d544 <HAL_UART_Init>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d001      	beq.n	80051fc <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80051f8:	f7fd f9de 	bl	80025b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80051fc:	2100      	movs	r1, #0
 80051fe:	480d      	ldr	r0, [pc, #52]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 8005200:	f009 faeb 	bl	800e7da <HAL_UARTEx_SetTxFifoThreshold>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800520a:	f7fd f9d5 	bl	80025b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800520e:	2100      	movs	r1, #0
 8005210:	4808      	ldr	r0, [pc, #32]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 8005212:	f009 fb20 	bl	800e856 <HAL_UARTEx_SetRxFifoThreshold>
 8005216:	4603      	mov	r3, r0
 8005218:	2b00      	cmp	r3, #0
 800521a:	d001      	beq.n	8005220 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 800521c:	f7fd f9cc 	bl	80025b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8005220:	4804      	ldr	r0, [pc, #16]	@ (8005234 <MX_LPUART1_UART_Init+0x90>)
 8005222:	f009 faa1 	bl	800e768 <HAL_UARTEx_DisableFifoMode>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 800522c:	f7fd f9c4 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8005230:	bf00      	nop
 8005232:	bd80      	pop	{r7, pc}
 8005234:	20000c64 	.word	0x20000c64
 8005238:	40008000 	.word	0x40008000

0800523c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b09c      	sub	sp, #112	@ 0x70
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005244:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005248:	2200      	movs	r2, #0
 800524a:	601a      	str	r2, [r3, #0]
 800524c:	605a      	str	r2, [r3, #4]
 800524e:	609a      	str	r2, [r3, #8]
 8005250:	60da      	str	r2, [r3, #12]
 8005252:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005254:	f107 030c 	add.w	r3, r7, #12
 8005258:	2250      	movs	r2, #80	@ 0x50
 800525a:	2100      	movs	r1, #0
 800525c:	4618      	mov	r0, r3
 800525e:	f013 fee4 	bl	801902a <memset>
  if(uartHandle->Instance==LPUART1)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a2b      	ldr	r2, [pc, #172]	@ (8005314 <HAL_UART_MspInit+0xd8>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d14e      	bne.n	800530a <HAL_UART_MspInit+0xce>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800526c:	2302      	movs	r3, #2
 800526e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8005270:	2300      	movs	r3, #0
 8005272:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005274:	f107 030c 	add.w	r3, r7, #12
 8005278:	4618      	mov	r0, r3
 800527a:	f005 ffe2 	bl	800b242 <HAL_RCCEx_PeriphCLKConfig>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d001      	beq.n	8005288 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005284:	f7fd f998 	bl	80025b8 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005288:	2001      	movs	r0, #1
 800528a:	f7ff ff72 	bl	8005172 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800528e:	2001      	movs	r0, #1
 8005290:	f7ff ff56 	bl	8005140 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005294:	230c      	movs	r3, #12
 8005296:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005298:	2302      	movs	r3, #2
 800529a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800529c:	2300      	movs	r3, #0
 800529e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052a0:	2300      	movs	r3, #0
 80052a2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80052a4:	2308      	movs	r3, #8
 80052a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052a8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80052ac:	4619      	mov	r1, r3
 80052ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80052b2:	f001 febb 	bl	800702c <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 80052b6:	4b18      	ldr	r3, [pc, #96]	@ (8005318 <HAL_UART_MspInit+0xdc>)
 80052b8:	4a18      	ldr	r2, [pc, #96]	@ (800531c <HAL_UART_MspInit+0xe0>)
 80052ba:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 80052bc:	4b16      	ldr	r3, [pc, #88]	@ (8005318 <HAL_UART_MspInit+0xdc>)
 80052be:	2210      	movs	r2, #16
 80052c0:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80052c2:	4b15      	ldr	r3, [pc, #84]	@ (8005318 <HAL_UART_MspInit+0xdc>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80052c8:	4b13      	ldr	r3, [pc, #76]	@ (8005318 <HAL_UART_MspInit+0xdc>)
 80052ca:	2200      	movs	r2, #0
 80052cc:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80052ce:	4b12      	ldr	r3, [pc, #72]	@ (8005318 <HAL_UART_MspInit+0xdc>)
 80052d0:	2280      	movs	r2, #128	@ 0x80
 80052d2:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80052d4:	4b10      	ldr	r3, [pc, #64]	@ (8005318 <HAL_UART_MspInit+0xdc>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80052da:	4b0f      	ldr	r3, [pc, #60]	@ (8005318 <HAL_UART_MspInit+0xdc>)
 80052dc:	2200      	movs	r2, #0
 80052de:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 80052e0:	4b0d      	ldr	r3, [pc, #52]	@ (8005318 <HAL_UART_MspInit+0xdc>)
 80052e2:	2220      	movs	r2, #32
 80052e4:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80052e6:	4b0c      	ldr	r3, [pc, #48]	@ (8005318 <HAL_UART_MspInit+0xdc>)
 80052e8:	2200      	movs	r2, #0
 80052ea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80052ec:	480a      	ldr	r0, [pc, #40]	@ (8005318 <HAL_UART_MspInit+0xdc>)
 80052ee:	f001 fbbd 	bl	8006a6c <HAL_DMA_Init>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 80052f8:	f7fd f95e 	bl	80025b8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a06      	ldr	r2, [pc, #24]	@ (8005318 <HAL_UART_MspInit+0xdc>)
 8005300:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005304:	4a04      	ldr	r2, [pc, #16]	@ (8005318 <HAL_UART_MspInit+0xdc>)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 800530a:	bf00      	nop
 800530c:	3770      	adds	r7, #112	@ 0x70
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	40008000 	.word	0x40008000
 8005318:	20000cf8 	.word	0x20000cf8
 800531c:	40020008 	.word	0x40020008

08005320 <HAL_UART_RxCpltCallback>:
  /* USER CODE END LPUART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8005320:	b580      	push	{r7, lr}
 8005322:	b082      	sub	sp, #8
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
	if(huart->Instance==LPUART1){
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a1d      	ldr	r2, [pc, #116]	@ (80053a4 <HAL_UART_RxCpltCallback+0x84>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d133      	bne.n	800539a <HAL_UART_RxCpltCallback+0x7a>
		if(itest==0){
 8005332:	4b1d      	ldr	r3, [pc, #116]	@ (80053a8 <HAL_UART_RxCpltCallback+0x88>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d105      	bne.n	8005346 <HAL_UART_RxCpltCallback+0x26>
			timetest1=HAL_GetTick();
 800533a:	f000 f9fb 	bl	8005734 <HAL_GetTick>
 800533e:	4603      	mov	r3, r0
 8005340:	461a      	mov	r2, r3
 8005342:	4b1a      	ldr	r3, [pc, #104]	@ (80053ac <HAL_UART_RxCpltCallback+0x8c>)
 8005344:	601a      	str	r2, [r3, #0]
		}
		itest++;
 8005346:	4b18      	ldr	r3, [pc, #96]	@ (80053a8 <HAL_UART_RxCpltCallback+0x88>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	3301      	adds	r3, #1
 800534c:	4a16      	ldr	r2, [pc, #88]	@ (80053a8 <HAL_UART_RxCpltCallback+0x88>)
 800534e:	6013      	str	r3, [r2, #0]
		if(itest>=10){
 8005350:	4b15      	ldr	r3, [pc, #84]	@ (80053a8 <HAL_UART_RxCpltCallback+0x88>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2b09      	cmp	r3, #9
 8005356:	dd0b      	ble.n	8005370 <HAL_UART_RxCpltCallback+0x50>
			itest=0;
 8005358:	4b13      	ldr	r3, [pc, #76]	@ (80053a8 <HAL_UART_RxCpltCallback+0x88>)
 800535a:	2200      	movs	r2, #0
 800535c:	601a      	str	r2, [r3, #0]
			timetest2=HAL_GetTick()-timetest1;
 800535e:	f000 f9e9 	bl	8005734 <HAL_GetTick>
 8005362:	4603      	mov	r3, r0
 8005364:	4a11      	ldr	r2, [pc, #68]	@ (80053ac <HAL_UART_RxCpltCallback+0x8c>)
 8005366:	6812      	ldr	r2, [r2, #0]
 8005368:	1a9b      	subs	r3, r3, r2
 800536a:	461a      	mov	r2, r3
 800536c:	4b10      	ldr	r3, [pc, #64]	@ (80053b0 <HAL_UART_RxCpltCallback+0x90>)
 800536e:	601a      	str	r2, [r3, #0]




		}
		received_flag=1;
 8005370:	4b10      	ldr	r3, [pc, #64]	@ (80053b4 <HAL_UART_RxCpltCallback+0x94>)
 8005372:	2201      	movs	r2, #1
 8005374:	601a      	str	r2, [r3, #0]
		memcpy((uint8_t*)GNSSData.uartWorkingBuffer,(uint8_t *) workingbuffer,100);
 8005376:	2264      	movs	r2, #100	@ 0x64
 8005378:	490f      	ldr	r1, [pc, #60]	@ (80053b8 <HAL_UART_RxCpltCallback+0x98>)
 800537a:	4810      	ldr	r0, [pc, #64]	@ (80053bc <HAL_UART_RxCpltCallback+0x9c>)
 800537c:	f013 ff33 	bl	80191e6 <memcpy>
		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 8005380:	4b0f      	ldr	r3, [pc, #60]	@ (80053c0 <HAL_UART_RxCpltCallback+0xa0>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	4b0e      	ldr	r3, [pc, #56]	@ (80053c0 <HAL_UART_RxCpltCallback+0xa0>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0204 	bic.w	r2, r2, #4
 800538e:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)workingbuffer, 100);
 8005390:	2264      	movs	r2, #100	@ 0x64
 8005392:	4909      	ldr	r1, [pc, #36]	@ (80053b8 <HAL_UART_RxCpltCallback+0x98>)
 8005394:	480b      	ldr	r0, [pc, #44]	@ (80053c4 <HAL_UART_RxCpltCallback+0xa4>)
 8005396:	f008 f9a5 	bl	800d6e4 <HAL_UART_Receive_DMA>

	}

}
 800539a:	bf00      	nop
 800539c:	3708      	adds	r7, #8
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	40008000 	.word	0x40008000
 80053a8:	20000c60 	.word	0x20000c60
 80053ac:	20000c58 	.word	0x20000c58
 80053b0:	20000c5c 	.word	0x20000c5c
 80053b4:	200006b8 	.word	0x200006b8
 80053b8:	200004b4 	.word	0x200004b4
 80053bc:	200005f8 	.word	0x200005f8
 80053c0:	20000cf8 	.word	0x20000cf8
 80053c4:	20000c64 	.word	0x20000c64

080053c8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80053c8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80053ca:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80053cc:	3304      	adds	r3, #4

080053ce <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80053ce:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80053d0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80053d2:	d3f9      	bcc.n	80053c8 <CopyDataInit>
  bx lr
 80053d4:	4770      	bx	lr

080053d6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80053d6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80053d8:	3004      	adds	r0, #4

080053da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80053da:	4288      	cmp	r0, r1
  bcc FillZerobss
 80053dc:	d3fb      	bcc.n	80053d6 <FillZerobss>
  bx lr
 80053de:	4770      	bx	lr

080053e0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80053e0:	480c      	ldr	r0, [pc, #48]	@ (8005414 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80053e2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80053e4:	f7ff fd8e 	bl	8004f04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80053e8:	480b      	ldr	r0, [pc, #44]	@ (8005418 <LoopForever+0x6>)
 80053ea:	490c      	ldr	r1, [pc, #48]	@ (800541c <LoopForever+0xa>)
 80053ec:	4a0c      	ldr	r2, [pc, #48]	@ (8005420 <LoopForever+0xe>)
 80053ee:	2300      	movs	r3, #0
 80053f0:	f7ff ffed 	bl	80053ce <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80053f4:	480b      	ldr	r0, [pc, #44]	@ (8005424 <LoopForever+0x12>)
 80053f6:	490c      	ldr	r1, [pc, #48]	@ (8005428 <LoopForever+0x16>)
 80053f8:	4a0c      	ldr	r2, [pc, #48]	@ (800542c <LoopForever+0x1a>)
 80053fa:	2300      	movs	r3, #0
 80053fc:	f7ff ffe7 	bl	80053ce <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8005400:	480b      	ldr	r0, [pc, #44]	@ (8005430 <LoopForever+0x1e>)
 8005402:	490c      	ldr	r1, [pc, #48]	@ (8005434 <LoopForever+0x22>)
 8005404:	2300      	movs	r3, #0
 8005406:	f7ff ffe8 	bl	80053da <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800540a:	f013 fec5 	bl	8019198 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800540e:	f7fc ff43 	bl	8002298 <main>

08005412 <LoopForever>:

LoopForever:
  b LoopForever
 8005412:	e7fe      	b.n	8005412 <LoopForever>
  ldr   r0, =_estack
 8005414:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8005418:	20000008 	.word	0x20000008
 800541c:	200002fc 	.word	0x200002fc
 8005420:	08020e48 	.word	0x08020e48
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8005424:	20030000 	.word	0x20030000
 8005428:	20030000 	.word	0x20030000
 800542c:	0802113c 	.word	0x0802113c
  INIT_BSS _sbss, _ebss
 8005430:	20000300 	.word	0x20000300
 8005434:	2000b6f4 	.word	0x2000b6f4

08005438 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005438:	e7fe      	b.n	8005438 <ADC1_IRQHandler>

0800543a <LL_AHB1_GRP1_ForceReset>:
{
 800543a:	b480      	push	{r7}
 800543c:	b083      	sub	sp, #12
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1RSTR, Periphs);
 8005442:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005446:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005448:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4313      	orrs	r3, r2
 8005450:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8005452:	bf00      	nop
 8005454:	370c      	adds	r7, #12
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr

0800545e <LL_AHB1_GRP1_ReleaseReset>:
{
 800545e:	b480      	push	{r7}
 8005460:	b083      	sub	sp, #12
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 8005466:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800546a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	43db      	mvns	r3, r3
 8005470:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005474:	4013      	ands	r3, r2
 8005476:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8005478:	bf00      	nop
 800547a:	370c      	adds	r7, #12
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr

08005484 <LL_AHB2_GRP1_ForceReset>:
{
 8005484:	b480      	push	{r7}
 8005486:	b083      	sub	sp, #12
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2RSTR, Periphs);
 800548c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005492:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4313      	orrs	r3, r2
 800549a:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 800549c:	bf00      	nop
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr

080054a8 <LL_AHB2_GRP1_ReleaseReset>:
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 80054b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	43db      	mvns	r3, r3
 80054ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80054be:	4013      	ands	r3, r2
 80054c0:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80054c2:	bf00      	nop
 80054c4:	370c      	adds	r7, #12
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr

080054ce <LL_AHB3_GRP1_ForceReset>:
{
 80054ce:	b480      	push	{r7}
 80054d0:	b083      	sub	sp, #12
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3RSTR, Periphs);
 80054d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	630b      	str	r3, [r1, #48]	@ 0x30
}
 80054e6:	bf00      	nop
 80054e8:	370c      	adds	r7, #12
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr

080054f2 <LL_AHB3_GRP1_ReleaseReset>:
{
 80054f2:	b480      	push	{r7}
 80054f4:	b083      	sub	sp, #12
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 80054fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	43db      	mvns	r3, r3
 8005504:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005508:	4013      	ands	r3, r2
 800550a:	630b      	str	r3, [r1, #48]	@ 0x30
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <LL_APB1_GRP1_ForceReset>:
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8005520:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005524:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005526:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4313      	orrs	r3, r2
 800552e:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8005530:	bf00      	nop
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <LL_APB1_GRP2_ForceReset>:
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8005544:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005548:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800554a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4313      	orrs	r3, r2
 8005552:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <LL_APB1_GRP1_ReleaseReset>:
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8005568:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800556c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	43db      	mvns	r3, r3
 8005572:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005576:	4013      	ands	r3, r2
 8005578:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800557a:	bf00      	nop
 800557c:	370c      	adds	r7, #12
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr

08005586 <LL_APB1_GRP2_ReleaseReset>:
{
 8005586:	b480      	push	{r7}
 8005588:	b083      	sub	sp, #12
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 800558e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005592:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	43db      	mvns	r3, r3
 8005598:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800559c:	4013      	ands	r3, r2
 800559e:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <LL_APB2_GRP1_ForceReset>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 80055b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80055b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	640b      	str	r3, [r1, #64]	@ 0x40
}
 80055c4:	bf00      	nop
 80055c6:	370c      	adds	r7, #12
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <LL_APB2_GRP1_ReleaseReset>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 80055d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80055dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	43db      	mvns	r3, r3
 80055e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80055e6:	4013      	ands	r3, r2
 80055e8:	640b      	str	r3, [r1, #64]	@ 0x40
}
 80055ea:	bf00      	nop
 80055ec:	370c      	adds	r7, #12
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr

080055f6 <LL_APB3_GRP1_ForceReset>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_RF
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_ForceReset(uint32_t Periphs)
{
 80055f6:	b480      	push	{r7}
 80055f8:	b083      	sub	sp, #12
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB3RSTR, Periphs);
 80055fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005602:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005604:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4313      	orrs	r3, r2
 800560c:	644b      	str	r3, [r1, #68]	@ 0x44
}
 800560e:	bf00      	nop
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr

0800561a <LL_APB3_GRP1_ReleaseReset>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_RF
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_ReleaseReset(uint32_t Periphs)
{
 800561a:	b480      	push	{r7}
 800561c:	b083      	sub	sp, #12
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB3RSTR, Periphs);
 8005622:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005626:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	43db      	mvns	r3, r3
 800562c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005630:	4013      	ands	r3, r2
 8005632:	644b      	str	r3, [r1, #68]	@ 0x44
}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005646:	2300      	movs	r3, #0
 8005648:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800564a:	4b0c      	ldr	r3, [pc, #48]	@ (800567c <HAL_Init+0x3c>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a0b      	ldr	r2, [pc, #44]	@ (800567c <HAL_Init+0x3c>)
 8005650:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005654:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005656:	2003      	movs	r0, #3
 8005658:	f001 f9d5 	bl	8006a06 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800565c:	2005      	movs	r0, #5
 800565e:	f7ff fa69 	bl	8004b34 <HAL_InitTick>
 8005662:	4603      	mov	r3, r0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d002      	beq.n	800566e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	71fb      	strb	r3, [r7, #7]
 800566c:	e001      	b.n	8005672 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800566e:	f7ff fa3d 	bl	8004aec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005672:	79fb      	ldrb	r3, [r7, #7]
}
 8005674:	4618      	mov	r0, r3
 8005676:	3708      	adds	r7, #8
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}
 800567c:	58004000 	.word	0x58004000

08005680 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the source of time base.
  * @note   This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8005684:	f04f 30ff 	mov.w	r0, #4294967295
 8005688:	f7ff ff46 	bl	8005518 <LL_APB1_GRP1_ForceReset>
 800568c:	f04f 30ff 	mov.w	r0, #4294967295
 8005690:	f7ff ff54 	bl	800553c <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_APB1_RELEASE_RESET();
 8005694:	f04f 30ff 	mov.w	r0, #4294967295
 8005698:	f7ff ff62 	bl	8005560 <LL_APB1_GRP1_ReleaseReset>
 800569c:	f04f 30ff 	mov.w	r0, #4294967295
 80056a0:	f7ff ff71 	bl	8005586 <LL_APB1_GRP2_ReleaseReset>

  __HAL_RCC_APB2_FORCE_RESET();
 80056a4:	f04f 30ff 	mov.w	r0, #4294967295
 80056a8:	f7ff ff80 	bl	80055ac <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_APB2_RELEASE_RESET();
 80056ac:	f04f 30ff 	mov.w	r0, #4294967295
 80056b0:	f7ff ff8e 	bl	80055d0 <LL_APB2_GRP1_ReleaseReset>

  __HAL_RCC_APB3_FORCE_RESET();
 80056b4:	f04f 30ff 	mov.w	r0, #4294967295
 80056b8:	f7ff ff9d 	bl	80055f6 <LL_APB3_GRP1_ForceReset>
  __HAL_RCC_APB3_RELEASE_RESET();
 80056bc:	f04f 30ff 	mov.w	r0, #4294967295
 80056c0:	f7ff ffab 	bl	800561a <LL_APB3_GRP1_ReleaseReset>

  __HAL_RCC_AHB1_FORCE_RESET();
 80056c4:	f04f 30ff 	mov.w	r0, #4294967295
 80056c8:	f7ff feb7 	bl	800543a <LL_AHB1_GRP1_ForceReset>
  __HAL_RCC_AHB1_RELEASE_RESET();
 80056cc:	f04f 30ff 	mov.w	r0, #4294967295
 80056d0:	f7ff fec5 	bl	800545e <LL_AHB1_GRP1_ReleaseReset>

  __HAL_RCC_AHB2_FORCE_RESET();
 80056d4:	f04f 30ff 	mov.w	r0, #4294967295
 80056d8:	f7ff fed4 	bl	8005484 <LL_AHB2_GRP1_ForceReset>
  __HAL_RCC_AHB2_RELEASE_RESET();
 80056dc:	f04f 30ff 	mov.w	r0, #4294967295
 80056e0:	f7ff fee2 	bl	80054a8 <LL_AHB2_GRP1_ReleaseReset>

  __HAL_RCC_AHB3_FORCE_RESET();
 80056e4:	f04f 30ff 	mov.w	r0, #4294967295
 80056e8:	f7ff fef1 	bl	80054ce <LL_AHB3_GRP1_ForceReset>
  __HAL_RCC_AHB3_RELEASE_RESET();
 80056ec:	f04f 30ff 	mov.w	r0, #4294967295
 80056f0:	f7ff feff 	bl	80054f2 <LL_AHB3_GRP1_ReleaseReset>

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80056f4:	f000 f803 	bl	80056fe <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	bd80      	pop	{r7, pc}

080056fe <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80056fe:	b480      	push	{r7}
 8005700:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8005702:	bf00      	nop
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800570c:	b480      	push	{r7}
 800570e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005710:	4b06      	ldr	r3, [pc, #24]	@ (800572c <HAL_IncTick+0x20>)
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	461a      	mov	r2, r3
 8005716:	4b06      	ldr	r3, [pc, #24]	@ (8005730 <HAL_IncTick+0x24>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4413      	add	r3, r2
 800571c:	4a04      	ldr	r2, [pc, #16]	@ (8005730 <HAL_IncTick+0x24>)
 800571e:	6013      	str	r3, [r2, #0]
}
 8005720:	bf00      	nop
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	20000038 	.word	0x20000038
 8005730:	20000d58 	.word	0x20000d58

08005734 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005734:	b480      	push	{r7}
 8005736:	af00      	add	r7, sp, #0
  return uwTick;
 8005738:	4b03      	ldr	r3, [pc, #12]	@ (8005748 <HAL_GetTick+0x14>)
 800573a:	681b      	ldr	r3, [r3, #0]
}
 800573c:	4618      	mov	r0, r3
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	20000d58 	.word	0x20000d58

0800574c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800574c:	b480      	push	{r7}
 800574e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8005750:	4b03      	ldr	r3, [pc, #12]	@ (8005760 <HAL_GetTickPrio+0x14>)
 8005752:	681b      	ldr	r3, [r3, #0]
}
 8005754:	4618      	mov	r0, r3
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	20000034 	.word	0x20000034

08005764 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800576c:	f7ff ffe2 	bl	8005734 <HAL_GetTick>
 8005770:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800577c:	d005      	beq.n	800578a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800577e:	4b0a      	ldr	r3, [pc, #40]	@ (80057a8 <HAL_Delay+0x44>)
 8005780:	781b      	ldrb	r3, [r3, #0]
 8005782:	461a      	mov	r2, r3
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	4413      	add	r3, r2
 8005788:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800578a:	bf00      	nop
 800578c:	f7ff ffd2 	bl	8005734 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	429a      	cmp	r2, r3
 800579a:	d8f7      	bhi.n	800578c <HAL_Delay+0x28>
  {
  }
}
 800579c:	bf00      	nop
 800579e:	bf00      	nop
 80057a0:	3710      	adds	r7, #16
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	20000038 	.word	0x20000038

080057ac <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	431a      	orrs	r2, r3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80057c6:	bf00      	nop
 80057c8:	370c      	adds	r7, #12
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr

080057d2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80057d2:	b480      	push	{r7}
 80057d4:	b083      	sub	sp, #12
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
 80057da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	431a      	orrs	r2, r3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	609a      	str	r2, [r3, #8]
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005808:	4618      	mov	r0, r3
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005814:	b480      	push	{r7}
 8005816:	b087      	sub	sp, #28
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
 8005820:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	3360      	adds	r3, #96	@ 0x60
 8005826:	461a      	mov	r2, r3
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	4413      	add	r3, r2
 800582e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	4b08      	ldr	r3, [pc, #32]	@ (8005858 <LL_ADC_SetOffset+0x44>)
 8005836:	4013      	ands	r3, r2
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800583e:	683a      	ldr	r2, [r7, #0]
 8005840:	430a      	orrs	r2, r1
 8005842:	4313      	orrs	r3, r2
 8005844:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800584c:	bf00      	nop
 800584e:	371c      	adds	r7, #28
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr
 8005858:	03fff000 	.word	0x03fff000

0800585c <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800585c:	b480      	push	{r7}
 800585e:	b085      	sub	sp, #20
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	3360      	adds	r3, #96	@ 0x60
 800586a:	461a      	mov	r2, r3
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	4413      	add	r3, r2
 8005872:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800587c:	4618      	mov	r0, r3
 800587e:	3714      	adds	r7, #20
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr

08005888 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005888:	b480      	push	{r7}
 800588a:	b087      	sub	sp, #28
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	3360      	adds	r3, #96	@ 0x60
 8005898:	461a      	mov	r2, r3
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	4413      	add	r3, r2
 80058a0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	431a      	orrs	r2, r3
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80058b2:	bf00      	nop
 80058b4:	371c      	adds	r7, #28
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr

080058be <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80058be:	b480      	push	{r7}
 80058c0:	b083      	sub	sp, #12
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d101      	bne.n	80058d6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80058d2:	2301      	movs	r3, #1
 80058d4:	e000      	b.n	80058d8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80058d6:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80058d8:	4618      	mov	r0, r3
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b087      	sub	sp, #28
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	3330      	adds	r3, #48	@ 0x30
 80058f4:	461a      	mov	r2, r3
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	0a1b      	lsrs	r3, r3, #8
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	f003 030c 	and.w	r3, r3, #12
 8005900:	4413      	add	r3, r2
 8005902:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	f003 031f 	and.w	r3, r3, #31
 800590e:	211f      	movs	r1, #31
 8005910:	fa01 f303 	lsl.w	r3, r1, r3
 8005914:	43db      	mvns	r3, r3
 8005916:	401a      	ands	r2, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	0e9b      	lsrs	r3, r3, #26
 800591c:	f003 011f 	and.w	r1, r3, #31
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	f003 031f 	and.w	r3, r3, #31
 8005926:	fa01 f303 	lsl.w	r3, r1, r3
 800592a:	431a      	orrs	r2, r3
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8005930:	bf00      	nop
 8005932:	371c      	adds	r7, #28
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800593c:	b480      	push	{r7}
 800593e:	b087      	sub	sp, #28
 8005940:	af00      	add	r7, sp, #0
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	3314      	adds	r3, #20
 800594c:	461a      	mov	r2, r3
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	0e5b      	lsrs	r3, r3, #25
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	f003 0304 	and.w	r3, r3, #4
 8005958:	4413      	add	r3, r2
 800595a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	0d1b      	lsrs	r3, r3, #20
 8005964:	f003 031f 	and.w	r3, r3, #31
 8005968:	2107      	movs	r1, #7
 800596a:	fa01 f303 	lsl.w	r3, r1, r3
 800596e:	43db      	mvns	r3, r3
 8005970:	401a      	ands	r2, r3
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	0d1b      	lsrs	r3, r3, #20
 8005976:	f003 031f 	and.w	r3, r3, #31
 800597a:	6879      	ldr	r1, [r7, #4]
 800597c:	fa01 f303 	lsl.w	r3, r1, r3
 8005980:	431a      	orrs	r2, r3
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8005986:	bf00      	nop
 8005988:	371c      	adds	r7, #28
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
	...

08005994 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005994:	b480      	push	{r7}
 8005996:	b085      	sub	sp, #20
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059ac:	43db      	mvns	r3, r3
 80059ae:	401a      	ands	r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f003 0318 	and.w	r3, r3, #24
 80059b6:	4908      	ldr	r1, [pc, #32]	@ (80059d8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80059b8:	40d9      	lsrs	r1, r3
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	400b      	ands	r3, r1
 80059be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059c2:	431a      	orrs	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80059ca:	bf00      	nop
 80059cc:	3714      	adds	r7, #20
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop
 80059d8:	0007ffff 	.word	0x0007ffff

080059dc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80059ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	6093      	str	r3, [r2, #8]
}
 80059f4:	bf00      	nop
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a14:	d101      	bne.n	8005a1a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005a16:	2301      	movs	r3, #1
 8005a18:	e000      	b.n	8005a1c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005a38:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005a3c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005a44:	bf00      	nop
 8005a46:	370c      	adds	r7, #12
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr

08005a50 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a64:	d101      	bne.n	8005a6a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005a66:	2301      	movs	r3, #1
 8005a68:	e000      	b.n	8005a6c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	370c      	adds	r7, #12
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a88:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005a8c:	f043 0201 	orr.w	r2, r3, #1
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005a94:	bf00      	nop
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	f003 0301 	and.w	r3, r3, #1
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d101      	bne.n	8005ab8 <LL_ADC_IsEnabled+0x18>
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e000      	b.n	8005aba <LL_ADC_IsEnabled+0x1a>
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	370c      	adds	r7, #12
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr

08005ac6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005ac6:	b480      	push	{r7}
 8005ac8:	b083      	sub	sp, #12
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ad6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005ada:	f043 0204 	orr.w	r2, r3, #4
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005ae2:	bf00      	nop
 8005ae4:	370c      	adds	r7, #12
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr

08005aee <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005aee:	b480      	push	{r7}
 8005af0:	b083      	sub	sp, #12
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	f003 0304 	and.w	r3, r3, #4
 8005afe:	2b04      	cmp	r3, #4
 8005b00:	d101      	bne.n	8005b06 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005b02:	2301      	movs	r3, #1
 8005b04:	e000      	b.n	8005b08 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005b06:	2300      	movs	r3, #0
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	370c      	adds	r7, #12
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr

08005b14 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	f003 0308 	and.w	r3, r3, #8
 8005b24:	2b08      	cmp	r3, #8
 8005b26:	d101      	bne.n	8005b2c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e000      	b.n	8005b2e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	370c      	adds	r7, #12
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr
	...

08005b3c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b088      	sub	sp, #32
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b44:	2300      	movs	r3, #0
 8005b46:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d101      	bne.n	8005b5a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e12e      	b.n	8005db8 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d109      	bne.n	8005b7c <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f7fb fdd9 	bl	8001720 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4618      	mov	r0, r3
 8005b82:	f7ff ff3d 	bl	8005a00 <LL_ADC_IsDeepPowerDownEnabled>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d004      	beq.n	8005b96 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4618      	mov	r0, r3
 8005b92:	f7ff ff23 	bl	80059dc <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7ff ff58 	bl	8005a50 <LL_ADC_IsInternalRegulatorEnabled>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d115      	bne.n	8005bd2 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4618      	mov	r0, r3
 8005bac:	f7ff ff3c 	bl	8005a28 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005bb0:	4b83      	ldr	r3, [pc, #524]	@ (8005dc0 <HAL_ADC_Init+0x284>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	099b      	lsrs	r3, r3, #6
 8005bb6:	4a83      	ldr	r2, [pc, #524]	@ (8005dc4 <HAL_ADC_Init+0x288>)
 8005bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bbc:	099b      	lsrs	r3, r3, #6
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	005b      	lsls	r3, r3, #1
 8005bc2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005bc4:	e002      	b.n	8005bcc <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1f9      	bne.n	8005bc6 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7ff ff3a 	bl	8005a50 <LL_ADC_IsInternalRegulatorEnabled>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d10d      	bne.n	8005bfe <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005be6:	f043 0210 	orr.w	r2, r3, #16
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bf2:	f043 0201 	orr.w	r2, r3, #1
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4618      	mov	r0, r3
 8005c04:	f7ff ff73 	bl	8005aee <LL_ADC_REG_IsConversionOngoing>
 8005c08:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c0e:	f003 0310 	and.w	r3, r3, #16
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f040 80c7 	bne.w	8005da6 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	f040 80c3 	bne.w	8005da6 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c24:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005c28:	f043 0202 	orr.w	r2, r3, #2
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4618      	mov	r0, r3
 8005c36:	f7ff ff33 	bl	8005aa0 <LL_ADC_IsEnabled>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10b      	bne.n	8005c58 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005c40:	4861      	ldr	r0, [pc, #388]	@ (8005dc8 <HAL_ADC_Init+0x28c>)
 8005c42:	f7ff ff2d 	bl	8005aa0 <LL_ADC_IsEnabled>
 8005c46:	4603      	mov	r3, r0
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d105      	bne.n	8005c58 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	4619      	mov	r1, r3
 8005c52:	485e      	ldr	r0, [pc, #376]	@ (8005dcc <HAL_ADC_Init+0x290>)
 8005c54:	f7ff fdaa 	bl	80057ac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	7e5b      	ldrb	r3, [r3, #25]
 8005c5c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005c62:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005c68:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005c6e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c76:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8005c78:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005c7a:	69ba      	ldr	r2, [r7, #24]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d106      	bne.n	8005c98 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c8e:	3b01      	subs	r3, #1
 8005c90:	045b      	lsls	r3, r3, #17
 8005c92:	69ba      	ldr	r2, [r7, #24]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d009      	beq.n	8005cb4 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cac:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005cae:	69ba      	ldr	r2, [r7, #24]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	68da      	ldr	r2, [r3, #12]
 8005cba:	4b45      	ldr	r3, [pc, #276]	@ (8005dd0 <HAL_ADC_Init+0x294>)
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6812      	ldr	r2, [r2, #0]
 8005cc2:	69b9      	ldr	r1, [r7, #24]
 8005cc4:	430b      	orrs	r3, r1
 8005cc6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7ff ff0e 	bl	8005aee <LL_ADC_REG_IsConversionOngoing>
 8005cd2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f7ff ff1b 	bl	8005b14 <LL_ADC_INJ_IsConversionOngoing>
 8005cde:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d13d      	bne.n	8005d62 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d13a      	bne.n	8005d62 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005cf0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005cf8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d08:	f023 0302 	bic.w	r3, r3, #2
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	6812      	ldr	r2, [r2, #0]
 8005d10:	69b9      	ldr	r1, [r7, #24]
 8005d12:	430b      	orrs	r3, r1
 8005d14:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d118      	bne.n	8005d52 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005d2a:	f023 0304 	bic.w	r3, r3, #4
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005d36:	4311      	orrs	r1, r2
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005d3c:	4311      	orrs	r1, r2
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005d42:	430a      	orrs	r2, r1
 8005d44:	431a      	orrs	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f042 0201 	orr.w	r2, r2, #1
 8005d4e:	611a      	str	r2, [r3, #16]
 8005d50:	e007      	b.n	8005d62 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	691a      	ldr	r2, [r3, #16]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f022 0201 	bic.w	r2, r2, #1
 8005d60:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d10c      	bne.n	8005d84 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d70:	f023 010f 	bic.w	r1, r3, #15
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	69db      	ldr	r3, [r3, #28]
 8005d78:	1e5a      	subs	r2, r3, #1
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	430a      	orrs	r2, r1
 8005d80:	631a      	str	r2, [r3, #48]	@ 0x30
 8005d82:	e007      	b.n	8005d94 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f022 020f 	bic.w	r2, r2, #15
 8005d92:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d98:	f023 0303 	bic.w	r3, r3, #3
 8005d9c:	f043 0201 	orr.w	r2, r3, #1
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	655a      	str	r2, [r3, #84]	@ 0x54
 8005da4:	e007      	b.n	8005db6 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005daa:	f043 0210 	orr.w	r2, r3, #16
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005db6:	7ffb      	ldrb	r3, [r7, #31]
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3720      	adds	r7, #32
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	20000030 	.word	0x20000030
 8005dc4:	053e2d63 	.word	0x053e2d63
 8005dc8:	50040000 	.word	0x50040000
 8005dcc:	50040300 	.word	0x50040300
 8005dd0:	fff0c007 	.word	0xfff0c007

08005dd4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4618      	mov	r0, r3
 8005de6:	f7ff fe82 	bl	8005aee <LL_ADC_REG_IsConversionOngoing>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d167      	bne.n	8005ec0 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d101      	bne.n	8005dfe <HAL_ADC_Start_DMA+0x2a>
 8005dfa:	2302      	movs	r3, #2
 8005dfc:	e063      	b.n	8005ec6 <HAL_ADC_Start_DMA+0xf2>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005e06:	68f8      	ldr	r0, [r7, #12]
 8005e08:	f000 fc42 	bl	8006690 <ADC_Enable>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005e10:	7dfb      	ldrb	r3, [r7, #23]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d14f      	bne.n	8005eb6 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e1a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005e1e:	f023 0301 	bic.w	r3, r3, #1
 8005e22:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
#else
        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d006      	beq.n	8005e44 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e3a:	f023 0206 	bic.w	r2, r3, #6
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	659a      	str	r2, [r3, #88]	@ 0x58
 8005e42:	e002      	b.n	8005e4a <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2200      	movs	r2, #0
 8005e48:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e4e:	4a20      	ldr	r2, [pc, #128]	@ (8005ed0 <HAL_ADC_Start_DMA+0xfc>)
 8005e50:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e56:	4a1f      	ldr	r2, [pc, #124]	@ (8005ed4 <HAL_ADC_Start_DMA+0x100>)
 8005e58:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e5e:	4a1e      	ldr	r2, [pc, #120]	@ (8005ed8 <HAL_ADC_Start_DMA+0x104>)
 8005e60:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	221c      	movs	r2, #28
 8005e68:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	685a      	ldr	r2, [r3, #4]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f042 0210 	orr.w	r2, r2, #16
 8005e80:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if  defined(ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68da      	ldr	r2, [r3, #12]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f042 0201 	orr.w	r2, r2, #1
 8005e90:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	3340      	adds	r3, #64	@ 0x40
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	68ba      	ldr	r2, [r7, #8]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f000 fe8b 	bl	8006bbc <HAL_DMA_Start_IT>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f7ff fe09 	bl	8005ac6 <LL_ADC_REG_StartConversion>
 8005eb4:	e006      	b.n	8005ec4 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8005ebe:	e001      	b.n	8005ec4 <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005ec0:	2302      	movs	r3, #2
 8005ec2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005ec4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3718      	adds	r7, #24
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	08006785 	.word	0x08006785
 8005ed4:	0800685d 	.word	0x0800685d
 8005ed8:	08006879 	.word	0x08006879

08005edc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005ee4:	bf00      	nop
 8005ee6:	370c      	adds	r7, #12
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b0b6      	sub	sp, #216	@ 0xd8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8005f14:	2300      	movs	r3, #0
 8005f16:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d101      	bne.n	8005f26 <HAL_ADC_ConfigChannel+0x22>
 8005f22:	2302      	movs	r3, #2
 8005f24:	e39f      	b.n	8006666 <HAL_ADC_ConfigChannel+0x762>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4618      	mov	r0, r3
 8005f34:	f7ff fddb 	bl	8005aee <LL_ADC_REG_IsConversionOngoing>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f040 8384 	bne.w	8006648 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6818      	ldr	r0, [r3, #0]
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	6859      	ldr	r1, [r3, #4]
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	f7ff fcc9 	bl	80058e4 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7ff fdc9 	bl	8005aee <LL_ADC_REG_IsConversionOngoing>
 8005f5c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4618      	mov	r0, r3
 8005f66:	f7ff fdd5 	bl	8005b14 <LL_ADC_INJ_IsConversionOngoing>
 8005f6a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005f6e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	f040 81a6 	bne.w	80062c4 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005f78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f040 81a1 	bne.w	80062c4 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6818      	ldr	r0, [r3, #0]
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	6819      	ldr	r1, [r3, #0]
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	f7ff fcd4 	bl	800593c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	695a      	ldr	r2, [r3, #20]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	08db      	lsrs	r3, r3, #3
 8005fa0:	f003 0303 	and.w	r3, r3, #3
 8005fa4:	005b      	lsls	r3, r3, #1
 8005fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8005faa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	691b      	ldr	r3, [r3, #16]
 8005fb2:	2b04      	cmp	r3, #4
 8005fb4:	d00a      	beq.n	8005fcc <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6818      	ldr	r0, [r3, #0]
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	6919      	ldr	r1, [r3, #16]
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005fc6:	f7ff fc25 	bl	8005814 <LL_ADC_SetOffset>
 8005fca:	e17b      	b.n	80062c4 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7ff fc42 	bl	800585c <LL_ADC_GetOffsetChannel>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10a      	bne.n	8005ff8 <HAL_ADC_ConfigChannel+0xf4>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2100      	movs	r1, #0
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7ff fc37 	bl	800585c <LL_ADC_GetOffsetChannel>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	0e9b      	lsrs	r3, r3, #26
 8005ff2:	f003 021f 	and.w	r2, r3, #31
 8005ff6:	e01e      	b.n	8006036 <HAL_ADC_ConfigChannel+0x132>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	4618      	mov	r0, r3
 8006000:	f7ff fc2c 	bl	800585c <LL_ADC_GetOffsetChannel>
 8006004:	4603      	mov	r3, r0
 8006006:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800600a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800600e:	fa93 f3a3 	rbit	r3, r3
 8006012:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006016:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800601a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800601e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006022:	2b00      	cmp	r3, #0
 8006024:	d101      	bne.n	800602a <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 8006026:	2320      	movs	r3, #32
 8006028:	e004      	b.n	8006034 <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 800602a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800602e:	fab3 f383 	clz	r3, r3
 8006032:	b2db      	uxtb	r3, r3
 8006034:	461a      	mov	r2, r3
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800603e:	2b00      	cmp	r3, #0
 8006040:	d105      	bne.n	800604e <HAL_ADC_ConfigChannel+0x14a>
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	0e9b      	lsrs	r3, r3, #26
 8006048:	f003 031f 	and.w	r3, r3, #31
 800604c:	e018      	b.n	8006080 <HAL_ADC_ConfigChannel+0x17c>
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006056:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800605a:	fa93 f3a3 	rbit	r3, r3
 800605e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8006062:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006066:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800606a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8006072:	2320      	movs	r3, #32
 8006074:	e004      	b.n	8006080 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8006076:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800607a:	fab3 f383 	clz	r3, r3
 800607e:	b2db      	uxtb	r3, r3
 8006080:	429a      	cmp	r2, r3
 8006082:	d106      	bne.n	8006092 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2200      	movs	r2, #0
 800608a:	2100      	movs	r1, #0
 800608c:	4618      	mov	r0, r3
 800608e:	f7ff fbfb 	bl	8005888 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2101      	movs	r1, #1
 8006098:	4618      	mov	r0, r3
 800609a:	f7ff fbdf 	bl	800585c <LL_ADC_GetOffsetChannel>
 800609e:	4603      	mov	r3, r0
 80060a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d10a      	bne.n	80060be <HAL_ADC_ConfigChannel+0x1ba>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2101      	movs	r1, #1
 80060ae:	4618      	mov	r0, r3
 80060b0:	f7ff fbd4 	bl	800585c <LL_ADC_GetOffsetChannel>
 80060b4:	4603      	mov	r3, r0
 80060b6:	0e9b      	lsrs	r3, r3, #26
 80060b8:	f003 021f 	and.w	r2, r3, #31
 80060bc:	e01e      	b.n	80060fc <HAL_ADC_ConfigChannel+0x1f8>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2101      	movs	r1, #1
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7ff fbc9 	bl	800585c <LL_ADC_GetOffsetChannel>
 80060ca:	4603      	mov	r3, r0
 80060cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80060d4:	fa93 f3a3 	rbit	r3, r3
 80060d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80060dc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80060e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80060e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d101      	bne.n	80060f0 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 80060ec:	2320      	movs	r3, #32
 80060ee:	e004      	b.n	80060fa <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 80060f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80060f4:	fab3 f383 	clz	r3, r3
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	461a      	mov	r2, r3
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006104:	2b00      	cmp	r3, #0
 8006106:	d105      	bne.n	8006114 <HAL_ADC_ConfigChannel+0x210>
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	0e9b      	lsrs	r3, r3, #26
 800610e:	f003 031f 	and.w	r3, r3, #31
 8006112:	e018      	b.n	8006146 <HAL_ADC_ConfigChannel+0x242>
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800611c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006120:	fa93 f3a3 	rbit	r3, r3
 8006124:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8006128:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800612c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8006130:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006134:	2b00      	cmp	r3, #0
 8006136:	d101      	bne.n	800613c <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8006138:	2320      	movs	r3, #32
 800613a:	e004      	b.n	8006146 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 800613c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006140:	fab3 f383 	clz	r3, r3
 8006144:	b2db      	uxtb	r3, r3
 8006146:	429a      	cmp	r2, r3
 8006148:	d106      	bne.n	8006158 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2200      	movs	r2, #0
 8006150:	2101      	movs	r1, #1
 8006152:	4618      	mov	r0, r3
 8006154:	f7ff fb98 	bl	8005888 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2102      	movs	r1, #2
 800615e:	4618      	mov	r0, r3
 8006160:	f7ff fb7c 	bl	800585c <LL_ADC_GetOffsetChannel>
 8006164:	4603      	mov	r3, r0
 8006166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800616a:	2b00      	cmp	r3, #0
 800616c:	d10a      	bne.n	8006184 <HAL_ADC_ConfigChannel+0x280>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2102      	movs	r1, #2
 8006174:	4618      	mov	r0, r3
 8006176:	f7ff fb71 	bl	800585c <LL_ADC_GetOffsetChannel>
 800617a:	4603      	mov	r3, r0
 800617c:	0e9b      	lsrs	r3, r3, #26
 800617e:	f003 021f 	and.w	r2, r3, #31
 8006182:	e01e      	b.n	80061c2 <HAL_ADC_ConfigChannel+0x2be>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	2102      	movs	r1, #2
 800618a:	4618      	mov	r0, r3
 800618c:	f7ff fb66 	bl	800585c <LL_ADC_GetOffsetChannel>
 8006190:	4603      	mov	r3, r0
 8006192:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006196:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800619a:	fa93 f3a3 	rbit	r3, r3
 800619e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80061a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80061a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80061aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d101      	bne.n	80061b6 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 80061b2:	2320      	movs	r3, #32
 80061b4:	e004      	b.n	80061c0 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 80061b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80061ba:	fab3 f383 	clz	r3, r3
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	461a      	mov	r2, r3
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d105      	bne.n	80061da <HAL_ADC_ConfigChannel+0x2d6>
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	0e9b      	lsrs	r3, r3, #26
 80061d4:	f003 031f 	and.w	r3, r3, #31
 80061d8:	e016      	b.n	8006208 <HAL_ADC_ConfigChannel+0x304>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80061e6:	fa93 f3a3 	rbit	r3, r3
 80061ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80061ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80061ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80061f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d101      	bne.n	80061fe <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 80061fa:	2320      	movs	r3, #32
 80061fc:	e004      	b.n	8006208 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 80061fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006202:	fab3 f383 	clz	r3, r3
 8006206:	b2db      	uxtb	r3, r3
 8006208:	429a      	cmp	r2, r3
 800620a:	d106      	bne.n	800621a <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2200      	movs	r2, #0
 8006212:	2102      	movs	r1, #2
 8006214:	4618      	mov	r0, r3
 8006216:	f7ff fb37 	bl	8005888 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2103      	movs	r1, #3
 8006220:	4618      	mov	r0, r3
 8006222:	f7ff fb1b 	bl	800585c <LL_ADC_GetOffsetChannel>
 8006226:	4603      	mov	r3, r0
 8006228:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800622c:	2b00      	cmp	r3, #0
 800622e:	d10a      	bne.n	8006246 <HAL_ADC_ConfigChannel+0x342>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2103      	movs	r1, #3
 8006236:	4618      	mov	r0, r3
 8006238:	f7ff fb10 	bl	800585c <LL_ADC_GetOffsetChannel>
 800623c:	4603      	mov	r3, r0
 800623e:	0e9b      	lsrs	r3, r3, #26
 8006240:	f003 021f 	and.w	r2, r3, #31
 8006244:	e017      	b.n	8006276 <HAL_ADC_ConfigChannel+0x372>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	2103      	movs	r1, #3
 800624c:	4618      	mov	r0, r3
 800624e:	f7ff fb05 	bl	800585c <LL_ADC_GetOffsetChannel>
 8006252:	4603      	mov	r3, r0
 8006254:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006256:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006258:	fa93 f3a3 	rbit	r3, r3
 800625c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800625e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006260:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006262:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006264:	2b00      	cmp	r3, #0
 8006266:	d101      	bne.n	800626c <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8006268:	2320      	movs	r3, #32
 800626a:	e003      	b.n	8006274 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 800626c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800626e:	fab3 f383 	clz	r3, r3
 8006272:	b2db      	uxtb	r3, r3
 8006274:	461a      	mov	r2, r3
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800627e:	2b00      	cmp	r3, #0
 8006280:	d105      	bne.n	800628e <HAL_ADC_ConfigChannel+0x38a>
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	0e9b      	lsrs	r3, r3, #26
 8006288:	f003 031f 	and.w	r3, r3, #31
 800628c:	e011      	b.n	80062b2 <HAL_ADC_ConfigChannel+0x3ae>
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006294:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006296:	fa93 f3a3 	rbit	r3, r3
 800629a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800629c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800629e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80062a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d101      	bne.n	80062aa <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 80062a6:	2320      	movs	r3, #32
 80062a8:	e003      	b.n	80062b2 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 80062aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062ac:	fab3 f383 	clz	r3, r3
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d106      	bne.n	80062c4 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	2200      	movs	r2, #0
 80062bc:	2103      	movs	r1, #3
 80062be:	4618      	mov	r0, r3
 80062c0:	f7ff fae2 	bl	8005888 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4618      	mov	r0, r3
 80062ca:	f7ff fbe9 	bl	8005aa0 <LL_ADC_IsEnabled>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f040 81c2 	bne.w	800665a <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6818      	ldr	r0, [r3, #0]
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	6819      	ldr	r1, [r3, #0]
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	461a      	mov	r2, r3
 80062e4:	f7ff fb56 	bl	8005994 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	4a8e      	ldr	r2, [pc, #568]	@ (8006528 <HAL_ADC_ConfigChannel+0x624>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	f040 8130 	bne.w	8006554 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006300:	2b00      	cmp	r3, #0
 8006302:	d10b      	bne.n	800631c <HAL_ADC_ConfigChannel+0x418>
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	0e9b      	lsrs	r3, r3, #26
 800630a:	3301      	adds	r3, #1
 800630c:	f003 031f 	and.w	r3, r3, #31
 8006310:	2b09      	cmp	r3, #9
 8006312:	bf94      	ite	ls
 8006314:	2301      	movls	r3, #1
 8006316:	2300      	movhi	r3, #0
 8006318:	b2db      	uxtb	r3, r3
 800631a:	e019      	b.n	8006350 <HAL_ADC_ConfigChannel+0x44c>
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006322:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006324:	fa93 f3a3 	rbit	r3, r3
 8006328:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800632a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800632c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800632e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006330:	2b00      	cmp	r3, #0
 8006332:	d101      	bne.n	8006338 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8006334:	2320      	movs	r3, #32
 8006336:	e003      	b.n	8006340 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8006338:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800633a:	fab3 f383 	clz	r3, r3
 800633e:	b2db      	uxtb	r3, r3
 8006340:	3301      	adds	r3, #1
 8006342:	f003 031f 	and.w	r3, r3, #31
 8006346:	2b09      	cmp	r3, #9
 8006348:	bf94      	ite	ls
 800634a:	2301      	movls	r3, #1
 800634c:	2300      	movhi	r3, #0
 800634e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006350:	2b00      	cmp	r3, #0
 8006352:	d079      	beq.n	8006448 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800635c:	2b00      	cmp	r3, #0
 800635e:	d107      	bne.n	8006370 <HAL_ADC_ConfigChannel+0x46c>
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	0e9b      	lsrs	r3, r3, #26
 8006366:	3301      	adds	r3, #1
 8006368:	069b      	lsls	r3, r3, #26
 800636a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800636e:	e015      	b.n	800639c <HAL_ADC_ConfigChannel+0x498>
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006376:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006378:	fa93 f3a3 	rbit	r3, r3
 800637c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800637e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006380:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006382:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006384:	2b00      	cmp	r3, #0
 8006386:	d101      	bne.n	800638c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8006388:	2320      	movs	r3, #32
 800638a:	e003      	b.n	8006394 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800638c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800638e:	fab3 f383 	clz	r3, r3
 8006392:	b2db      	uxtb	r3, r3
 8006394:	3301      	adds	r3, #1
 8006396:	069b      	lsls	r3, r3, #26
 8006398:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d109      	bne.n	80063bc <HAL_ADC_ConfigChannel+0x4b8>
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	0e9b      	lsrs	r3, r3, #26
 80063ae:	3301      	adds	r3, #1
 80063b0:	f003 031f 	and.w	r3, r3, #31
 80063b4:	2101      	movs	r1, #1
 80063b6:	fa01 f303 	lsl.w	r3, r1, r3
 80063ba:	e017      	b.n	80063ec <HAL_ADC_ConfigChannel+0x4e8>
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063c4:	fa93 f3a3 	rbit	r3, r3
 80063c8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80063ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80063ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d101      	bne.n	80063d8 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 80063d4:	2320      	movs	r3, #32
 80063d6:	e003      	b.n	80063e0 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 80063d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063da:	fab3 f383 	clz	r3, r3
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	3301      	adds	r3, #1
 80063e2:	f003 031f 	and.w	r3, r3, #31
 80063e6:	2101      	movs	r1, #1
 80063e8:	fa01 f303 	lsl.w	r3, r1, r3
 80063ec:	ea42 0103 	orr.w	r1, r2, r3
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d10a      	bne.n	8006412 <HAL_ADC_ConfigChannel+0x50e>
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	0e9b      	lsrs	r3, r3, #26
 8006402:	3301      	adds	r3, #1
 8006404:	f003 021f 	and.w	r2, r3, #31
 8006408:	4613      	mov	r3, r2
 800640a:	005b      	lsls	r3, r3, #1
 800640c:	4413      	add	r3, r2
 800640e:	051b      	lsls	r3, r3, #20
 8006410:	e018      	b.n	8006444 <HAL_ADC_ConfigChannel+0x540>
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800641a:	fa93 f3a3 	rbit	r3, r3
 800641e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006422:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006424:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006426:	2b00      	cmp	r3, #0
 8006428:	d101      	bne.n	800642e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800642a:	2320      	movs	r3, #32
 800642c:	e003      	b.n	8006436 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800642e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006430:	fab3 f383 	clz	r3, r3
 8006434:	b2db      	uxtb	r3, r3
 8006436:	3301      	adds	r3, #1
 8006438:	f003 021f 	and.w	r2, r3, #31
 800643c:	4613      	mov	r3, r2
 800643e:	005b      	lsls	r3, r3, #1
 8006440:	4413      	add	r3, r2
 8006442:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006444:	430b      	orrs	r3, r1
 8006446:	e080      	b.n	800654a <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006450:	2b00      	cmp	r3, #0
 8006452:	d107      	bne.n	8006464 <HAL_ADC_ConfigChannel+0x560>
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	0e9b      	lsrs	r3, r3, #26
 800645a:	3301      	adds	r3, #1
 800645c:	069b      	lsls	r3, r3, #26
 800645e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006462:	e015      	b.n	8006490 <HAL_ADC_ConfigChannel+0x58c>
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800646a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800646c:	fa93 f3a3 	rbit	r3, r3
 8006470:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006474:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8006476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006478:	2b00      	cmp	r3, #0
 800647a:	d101      	bne.n	8006480 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 800647c:	2320      	movs	r3, #32
 800647e:	e003      	b.n	8006488 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8006480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006482:	fab3 f383 	clz	r3, r3
 8006486:	b2db      	uxtb	r3, r3
 8006488:	3301      	adds	r3, #1
 800648a:	069b      	lsls	r3, r3, #26
 800648c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006498:	2b00      	cmp	r3, #0
 800649a:	d109      	bne.n	80064b0 <HAL_ADC_ConfigChannel+0x5ac>
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	0e9b      	lsrs	r3, r3, #26
 80064a2:	3301      	adds	r3, #1
 80064a4:	f003 031f 	and.w	r3, r3, #31
 80064a8:	2101      	movs	r1, #1
 80064aa:	fa01 f303 	lsl.w	r3, r1, r3
 80064ae:	e017      	b.n	80064e0 <HAL_ADC_ConfigChannel+0x5dc>
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064b6:	6a3b      	ldr	r3, [r7, #32]
 80064b8:	fa93 f3a3 	rbit	r3, r3
 80064bc:	61fb      	str	r3, [r7, #28]
  return result;
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80064c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 80064c8:	2320      	movs	r3, #32
 80064ca:	e003      	b.n	80064d4 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 80064cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ce:	fab3 f383 	clz	r3, r3
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	3301      	adds	r3, #1
 80064d6:	f003 031f 	and.w	r3, r3, #31
 80064da:	2101      	movs	r1, #1
 80064dc:	fa01 f303 	lsl.w	r3, r1, r3
 80064e0:	ea42 0103 	orr.w	r1, r2, r3
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d10d      	bne.n	800650c <HAL_ADC_ConfigChannel+0x608>
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	0e9b      	lsrs	r3, r3, #26
 80064f6:	3301      	adds	r3, #1
 80064f8:	f003 021f 	and.w	r2, r3, #31
 80064fc:	4613      	mov	r3, r2
 80064fe:	005b      	lsls	r3, r3, #1
 8006500:	4413      	add	r3, r2
 8006502:	3b1e      	subs	r3, #30
 8006504:	051b      	lsls	r3, r3, #20
 8006506:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800650a:	e01d      	b.n	8006548 <HAL_ADC_ConfigChannel+0x644>
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	fa93 f3a3 	rbit	r3, r3
 8006518:	613b      	str	r3, [r7, #16]
  return result;
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800651e:	69bb      	ldr	r3, [r7, #24]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d103      	bne.n	800652c <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8006524:	2320      	movs	r3, #32
 8006526:	e005      	b.n	8006534 <HAL_ADC_ConfigChannel+0x630>
 8006528:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	fab3 f383 	clz	r3, r3
 8006532:	b2db      	uxtb	r3, r3
 8006534:	3301      	adds	r3, #1
 8006536:	f003 021f 	and.w	r2, r3, #31
 800653a:	4613      	mov	r3, r2
 800653c:	005b      	lsls	r3, r3, #1
 800653e:	4413      	add	r3, r2
 8006540:	3b1e      	subs	r3, #30
 8006542:	051b      	lsls	r3, r3, #20
 8006544:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006548:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 800654a:	683a      	ldr	r2, [r7, #0]
 800654c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800654e:	4619      	mov	r1, r3
 8006550:	f7ff f9f4 	bl	800593c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	4b45      	ldr	r3, [pc, #276]	@ (8006670 <HAL_ADC_ConfigChannel+0x76c>)
 800655a:	4013      	ands	r3, r2
 800655c:	2b00      	cmp	r3, #0
 800655e:	d07c      	beq.n	800665a <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006560:	4844      	ldr	r0, [pc, #272]	@ (8006674 <HAL_ADC_ConfigChannel+0x770>)
 8006562:	f7ff f949 	bl	80057f8 <LL_ADC_GetCommonPathInternalCh>
 8006566:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800656a:	4843      	ldr	r0, [pc, #268]	@ (8006678 <HAL_ADC_ConfigChannel+0x774>)
 800656c:	f7ff fa98 	bl	8005aa0 <LL_ADC_IsEnabled>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d15e      	bne.n	8006634 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a40      	ldr	r2, [pc, #256]	@ (800667c <HAL_ADC_ConfigChannel+0x778>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d127      	bne.n	80065d0 <HAL_ADC_ConfigChannel+0x6cc>
 8006580:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006584:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d121      	bne.n	80065d0 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a39      	ldr	r2, [pc, #228]	@ (8006678 <HAL_ADC_ConfigChannel+0x774>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d161      	bne.n	800665a <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006596:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800659a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800659e:	4619      	mov	r1, r3
 80065a0:	4834      	ldr	r0, [pc, #208]	@ (8006674 <HAL_ADC_ConfigChannel+0x770>)
 80065a2:	f7ff f916 	bl	80057d2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80065a6:	4b36      	ldr	r3, [pc, #216]	@ (8006680 <HAL_ADC_ConfigChannel+0x77c>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	099b      	lsrs	r3, r3, #6
 80065ac:	4a35      	ldr	r2, [pc, #212]	@ (8006684 <HAL_ADC_ConfigChannel+0x780>)
 80065ae:	fba2 2303 	umull	r2, r3, r2, r3
 80065b2:	099b      	lsrs	r3, r3, #6
 80065b4:	1c5a      	adds	r2, r3, #1
 80065b6:	4613      	mov	r3, r2
 80065b8:	005b      	lsls	r3, r3, #1
 80065ba:	4413      	add	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80065c0:	e002      	b.n	80065c8 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	3b01      	subs	r3, #1
 80065c6:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d1f9      	bne.n	80065c2 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80065ce:	e044      	b.n	800665a <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a2c      	ldr	r2, [pc, #176]	@ (8006688 <HAL_ADC_ConfigChannel+0x784>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d113      	bne.n	8006602 <HAL_ADC_ConfigChannel+0x6fe>
 80065da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80065de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d10d      	bne.n	8006602 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a23      	ldr	r2, [pc, #140]	@ (8006678 <HAL_ADC_ConfigChannel+0x774>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d134      	bne.n	800665a <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80065f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80065f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80065f8:	4619      	mov	r1, r3
 80065fa:	481e      	ldr	r0, [pc, #120]	@ (8006674 <HAL_ADC_ConfigChannel+0x770>)
 80065fc:	f7ff f8e9 	bl	80057d2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006600:	e02b      	b.n	800665a <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a21      	ldr	r2, [pc, #132]	@ (800668c <HAL_ADC_ConfigChannel+0x788>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d126      	bne.n	800665a <HAL_ADC_ConfigChannel+0x756>
 800660c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006610:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006614:	2b00      	cmp	r3, #0
 8006616:	d120      	bne.n	800665a <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a16      	ldr	r2, [pc, #88]	@ (8006678 <HAL_ADC_ConfigChannel+0x774>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d11b      	bne.n	800665a <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8006622:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006626:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800662a:	4619      	mov	r1, r3
 800662c:	4811      	ldr	r0, [pc, #68]	@ (8006674 <HAL_ADC_ConfigChannel+0x770>)
 800662e:	f7ff f8d0 	bl	80057d2 <LL_ADC_SetCommonPathInternalCh>
 8006632:	e012      	b.n	800665a <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006638:	f043 0220 	orr.w	r2, r3, #32
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8006640:	2301      	movs	r3, #1
 8006642:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8006646:	e008      	b.n	800665a <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800664c:	f043 0220 	orr.w	r2, r3, #32
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8006662:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8006666:	4618      	mov	r0, r3
 8006668:	37d8      	adds	r7, #216	@ 0xd8
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	80080000 	.word	0x80080000
 8006674:	50040300 	.word	0x50040300
 8006678:	50040000 	.word	0x50040000
 800667c:	c7520000 	.word	0xc7520000
 8006680:	20000030 	.word	0x20000030
 8006684:	053e2d63 	.word	0x053e2d63
 8006688:	cb840000 	.word	0xcb840000
 800668c:	80000001 	.word	0x80000001

08006690 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b084      	sub	sp, #16
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006698:	2300      	movs	r3, #0
 800669a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7ff f9fd 	bl	8005aa0 <LL_ADC_IsEnabled>
 80066a6:	4603      	mov	r3, r0
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d15e      	bne.n	800676a <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	689a      	ldr	r2, [r3, #8]
 80066b2:	4b30      	ldr	r3, [pc, #192]	@ (8006774 <ADC_Enable+0xe4>)
 80066b4:	4013      	ands	r3, r2
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d00d      	beq.n	80066d6 <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066be:	f043 0210 	orr.w	r2, r3, #16
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066ca:	f043 0201 	orr.w	r2, r3, #1
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e04a      	b.n	800676c <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4618      	mov	r0, r3
 80066dc:	f7ff f9cc 	bl	8005a78 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80066e0:	4825      	ldr	r0, [pc, #148]	@ (8006778 <ADC_Enable+0xe8>)
 80066e2:	f7ff f889 	bl	80057f8 <LL_ADC_GetCommonPathInternalCh>
 80066e6:	4603      	mov	r3, r0
 80066e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d00f      	beq.n	8006710 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80066f0:	4b22      	ldr	r3, [pc, #136]	@ (800677c <ADC_Enable+0xec>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	099b      	lsrs	r3, r3, #6
 80066f6:	4a22      	ldr	r2, [pc, #136]	@ (8006780 <ADC_Enable+0xf0>)
 80066f8:	fba2 2303 	umull	r2, r3, r2, r3
 80066fc:	099b      	lsrs	r3, r3, #6
 80066fe:	3301      	adds	r3, #1
 8006700:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8006702:	e002      	b.n	800670a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	3b01      	subs	r3, #1
 8006708:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1f9      	bne.n	8006704 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8006710:	f7ff f810 	bl	8005734 <HAL_GetTick>
 8006714:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006716:	e021      	b.n	800675c <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4618      	mov	r0, r3
 800671e:	f7ff f9bf 	bl	8005aa0 <LL_ADC_IsEnabled>
 8006722:	4603      	mov	r3, r0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d104      	bne.n	8006732 <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4618      	mov	r0, r3
 800672e:	f7ff f9a3 	bl	8005a78 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006732:	f7fe ffff 	bl	8005734 <HAL_GetTick>
 8006736:	4602      	mov	r2, r0
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	1ad3      	subs	r3, r2, r3
 800673c:	2b02      	cmp	r3, #2
 800673e:	d90d      	bls.n	800675c <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006744:	f043 0210 	orr.w	r2, r3, #16
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006750:	f043 0201 	orr.w	r2, r3, #1
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	e007      	b.n	800676c <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0301 	and.w	r3, r3, #1
 8006766:	2b01      	cmp	r3, #1
 8006768:	d1d6      	bne.n	8006718 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}
 8006774:	8000003f 	.word	0x8000003f
 8006778:	50040300 	.word	0x50040300
 800677c:	20000030 	.word	0x20000030
 8006780:	053e2d63 	.word	0x053e2d63

08006784 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006790:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006796:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800679a:	2b00      	cmp	r3, #0
 800679c:	d14b      	bne.n	8006836 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067a2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
    
#else
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0308 	and.w	r3, r3, #8
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d021      	beq.n	80067fc <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4618      	mov	r0, r3
 80067be:	f7ff f87e 	bl	80058be <LL_ADC_REG_IsTriggerSourceSWStart>
 80067c2:	4603      	mov	r3, r0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d032      	beq.n	800682e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d12b      	bne.n	800682e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067da:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d11f      	bne.n	800682e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067f2:	f043 0201 	orr.w	r2, r3, #1
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	655a      	str	r2, [r3, #84]	@ 0x54
 80067fa:	e018      	b.n	800682e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	f003 0302 	and.w	r3, r3, #2
 8006806:	2b00      	cmp	r3, #0
 8006808:	d111      	bne.n	800682e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800680e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800681a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d105      	bne.n	800682e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006826:	f043 0201 	orr.w	r2, r3, #1
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f7fa fff6 	bl	8001820 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006834:	e00e      	b.n	8006854 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800683a:	f003 0310 	and.w	r3, r3, #16
 800683e:	2b00      	cmp	r3, #0
 8006840:	d003      	beq.n	800684a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006842:	68f8      	ldr	r0, [r7, #12]
 8006844:	f7ff fb54 	bl	8005ef0 <HAL_ADC_ErrorCallback>
}
 8006848:	e004      	b.n	8006854 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800684e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	4798      	blx	r3
}
 8006854:	bf00      	nop
 8006856:	3710      	adds	r7, #16
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}

0800685c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b084      	sub	sp, #16
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006868:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800686a:	68f8      	ldr	r0, [r7, #12]
 800686c:	f7ff fb36 	bl	8005edc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006870:	bf00      	nop
 8006872:	3710      	adds	r7, #16
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}

08006878 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006884:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800688a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006896:	f043 0204 	orr.w	r2, r3, #4
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f7ff fb26 	bl	8005ef0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80068a4:	bf00      	nop
 80068a6:	3710      	adds	r7, #16
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}

080068ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b085      	sub	sp, #20
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f003 0307 	and.w	r3, r3, #7
 80068ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80068bc:	4b0c      	ldr	r3, [pc, #48]	@ (80068f0 <__NVIC_SetPriorityGrouping+0x44>)
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80068c2:	68ba      	ldr	r2, [r7, #8]
 80068c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80068c8:	4013      	ands	r3, r2
 80068ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80068d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80068d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80068de:	4a04      	ldr	r2, [pc, #16]	@ (80068f0 <__NVIC_SetPriorityGrouping+0x44>)
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	60d3      	str	r3, [r2, #12]
}
 80068e4:	bf00      	nop
 80068e6:	3714      	adds	r7, #20
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr
 80068f0:	e000ed00 	.word	0xe000ed00

080068f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80068f4:	b480      	push	{r7}
 80068f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80068f8:	4b04      	ldr	r3, [pc, #16]	@ (800690c <__NVIC_GetPriorityGrouping+0x18>)
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	0a1b      	lsrs	r3, r3, #8
 80068fe:	f003 0307 	and.w	r3, r3, #7
}
 8006902:	4618      	mov	r0, r3
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr
 800690c:	e000ed00 	.word	0xe000ed00

08006910 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006910:	b480      	push	{r7}
 8006912:	b083      	sub	sp, #12
 8006914:	af00      	add	r7, sp, #0
 8006916:	4603      	mov	r3, r0
 8006918:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800691a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800691e:	2b00      	cmp	r3, #0
 8006920:	db0b      	blt.n	800693a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006922:	79fb      	ldrb	r3, [r7, #7]
 8006924:	f003 021f 	and.w	r2, r3, #31
 8006928:	4907      	ldr	r1, [pc, #28]	@ (8006948 <__NVIC_EnableIRQ+0x38>)
 800692a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800692e:	095b      	lsrs	r3, r3, #5
 8006930:	2001      	movs	r0, #1
 8006932:	fa00 f202 	lsl.w	r2, r0, r2
 8006936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800693a:	bf00      	nop
 800693c:	370c      	adds	r7, #12
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	e000e100 	.word	0xe000e100

0800694c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	4603      	mov	r3, r0
 8006954:	6039      	str	r1, [r7, #0]
 8006956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800695c:	2b00      	cmp	r3, #0
 800695e:	db0a      	blt.n	8006976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	b2da      	uxtb	r2, r3
 8006964:	490c      	ldr	r1, [pc, #48]	@ (8006998 <__NVIC_SetPriority+0x4c>)
 8006966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800696a:	0112      	lsls	r2, r2, #4
 800696c:	b2d2      	uxtb	r2, r2
 800696e:	440b      	add	r3, r1
 8006970:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006974:	e00a      	b.n	800698c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	b2da      	uxtb	r2, r3
 800697a:	4908      	ldr	r1, [pc, #32]	@ (800699c <__NVIC_SetPriority+0x50>)
 800697c:	79fb      	ldrb	r3, [r7, #7]
 800697e:	f003 030f 	and.w	r3, r3, #15
 8006982:	3b04      	subs	r3, #4
 8006984:	0112      	lsls	r2, r2, #4
 8006986:	b2d2      	uxtb	r2, r2
 8006988:	440b      	add	r3, r1
 800698a:	761a      	strb	r2, [r3, #24]
}
 800698c:	bf00      	nop
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr
 8006998:	e000e100 	.word	0xe000e100
 800699c:	e000ed00 	.word	0xe000ed00

080069a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b089      	sub	sp, #36	@ 0x24
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f003 0307 	and.w	r3, r3, #7
 80069b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80069b4:	69fb      	ldr	r3, [r7, #28]
 80069b6:	f1c3 0307 	rsb	r3, r3, #7
 80069ba:	2b04      	cmp	r3, #4
 80069bc:	bf28      	it	cs
 80069be:	2304      	movcs	r3, #4
 80069c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80069c2:	69fb      	ldr	r3, [r7, #28]
 80069c4:	3304      	adds	r3, #4
 80069c6:	2b06      	cmp	r3, #6
 80069c8:	d902      	bls.n	80069d0 <NVIC_EncodePriority+0x30>
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	3b03      	subs	r3, #3
 80069ce:	e000      	b.n	80069d2 <NVIC_EncodePriority+0x32>
 80069d0:	2300      	movs	r3, #0
 80069d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80069d4:	f04f 32ff 	mov.w	r2, #4294967295
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	fa02 f303 	lsl.w	r3, r2, r3
 80069de:	43da      	mvns	r2, r3
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	401a      	ands	r2, r3
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80069e8:	f04f 31ff 	mov.w	r1, #4294967295
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	fa01 f303 	lsl.w	r3, r1, r3
 80069f2:	43d9      	mvns	r1, r3
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80069f8:	4313      	orrs	r3, r2
         );
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3724      	adds	r7, #36	@ 0x24
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b082      	sub	sp, #8
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f7ff ff4c 	bl	80068ac <__NVIC_SetPriorityGrouping>
}
 8006a14:	bf00      	nop
 8006a16:	3708      	adds	r7, #8
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}

08006a1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b086      	sub	sp, #24
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	4603      	mov	r3, r0
 8006a24:	60b9      	str	r1, [r7, #8]
 8006a26:	607a      	str	r2, [r7, #4]
 8006a28:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006a2a:	f7ff ff63 	bl	80068f4 <__NVIC_GetPriorityGrouping>
 8006a2e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006a30:	687a      	ldr	r2, [r7, #4]
 8006a32:	68b9      	ldr	r1, [r7, #8]
 8006a34:	6978      	ldr	r0, [r7, #20]
 8006a36:	f7ff ffb3 	bl	80069a0 <NVIC_EncodePriority>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a40:	4611      	mov	r1, r2
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7ff ff82 	bl	800694c <__NVIC_SetPriority>
}
 8006a48:	bf00      	nop
 8006a4a:	3718      	adds	r7, #24
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}

08006a50 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b082      	sub	sp, #8
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	4603      	mov	r3, r0
 8006a58:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7ff ff56 	bl	8006910 <__NVIC_EnableIRQ>
}
 8006a64:	bf00      	nop
 8006a66:	3708      	adds	r7, #8
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d101      	bne.n	8006a7e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e08e      	b.n	8006b9c <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	461a      	mov	r2, r3
 8006a84:	4b47      	ldr	r3, [pc, #284]	@ (8006ba4 <HAL_DMA_Init+0x138>)
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d80f      	bhi.n	8006aaa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	461a      	mov	r2, r3
 8006a90:	4b45      	ldr	r3, [pc, #276]	@ (8006ba8 <HAL_DMA_Init+0x13c>)
 8006a92:	4413      	add	r3, r2
 8006a94:	4a45      	ldr	r2, [pc, #276]	@ (8006bac <HAL_DMA_Init+0x140>)
 8006a96:	fba2 2303 	umull	r2, r3, r2, r3
 8006a9a:	091b      	lsrs	r3, r3, #4
 8006a9c:	009a      	lsls	r2, r3, #2
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a42      	ldr	r2, [pc, #264]	@ (8006bb0 <HAL_DMA_Init+0x144>)
 8006aa6:	641a      	str	r2, [r3, #64]	@ 0x40
 8006aa8:	e00e      	b.n	8006ac8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	461a      	mov	r2, r3
 8006ab0:	4b40      	ldr	r3, [pc, #256]	@ (8006bb4 <HAL_DMA_Init+0x148>)
 8006ab2:	4413      	add	r3, r2
 8006ab4:	4a3d      	ldr	r2, [pc, #244]	@ (8006bac <HAL_DMA_Init+0x140>)
 8006ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aba:	091b      	lsrs	r3, r3, #4
 8006abc:	009a      	lsls	r2, r3, #2
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4a3c      	ldr	r2, [pc, #240]	@ (8006bb8 <HAL_DMA_Init+0x14c>)
 8006ac6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2202      	movs	r2, #2
 8006acc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006ade:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ae2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006aec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	691b      	ldr	r3, [r3, #16]
 8006af2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006af8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	699b      	ldr	r3, [r3, #24]
 8006afe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a1b      	ldr	r3, [r3, #32]
 8006b0a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006b0c:	68fa      	ldr	r2, [r7, #12]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68fa      	ldr	r2, [r7, #12]
 8006b18:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 fa22 	bl	8006f64 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b28:	d102      	bne.n	8006b30 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	685a      	ldr	r2, [r3, #4]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b38:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006b3c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006b46:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d010      	beq.n	8006b72 <HAL_DMA_Init+0x106>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	2b04      	cmp	r3, #4
 8006b56:	d80c      	bhi.n	8006b72 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 fa41 	bl	8006fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b62:	2200      	movs	r2, #0
 8006b64:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006b6e:	605a      	str	r2, [r3, #4]
 8006b70:	e008      	b.n	8006b84 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006b9a:	2300      	movs	r3, #0
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3710      	adds	r7, #16
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	40020407 	.word	0x40020407
 8006ba8:	bffdfff8 	.word	0xbffdfff8
 8006bac:	cccccccd 	.word	0xcccccccd
 8006bb0:	40020000 	.word	0x40020000
 8006bb4:	bffdfbf8 	.word	0xbffdfbf8
 8006bb8:	40020400 	.word	0x40020400

08006bbc <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b086      	sub	sp, #24
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	60f8      	str	r0, [r7, #12]
 8006bc4:	60b9      	str	r1, [r7, #8]
 8006bc6:	607a      	str	r2, [r7, #4]
 8006bc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d101      	bne.n	8006bdc <HAL_DMA_Start_IT+0x20>
 8006bd8:	2302      	movs	r3, #2
 8006bda:	e066      	b.n	8006caa <HAL_DMA_Start_IT+0xee>
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006bea:	b2db      	uxtb	r3, r3
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d155      	bne.n	8006c9c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2202      	movs	r2, #2
 8006bf4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f022 0201 	bic.w	r2, r2, #1
 8006c0c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	68b9      	ldr	r1, [r7, #8]
 8006c14:	68f8      	ldr	r0, [r7, #12]
 8006c16:	f000 f966 	bl	8006ee6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d008      	beq.n	8006c34 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f042 020e 	orr.w	r2, r2, #14
 8006c30:	601a      	str	r2, [r3, #0]
 8006c32:	e00f      	b.n	8006c54 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f022 0204 	bic.w	r2, r2, #4
 8006c42:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f042 020a 	orr.w	r2, r2, #10
 8006c52:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d007      	beq.n	8006c72 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c70:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d007      	beq.n	8006c8a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c88:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f042 0201 	orr.w	r2, r2, #1
 8006c98:	601a      	str	r2, [r3, #0]
 8006c9a:	e005      	b.n	8006ca8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006ca4:	2302      	movs	r3, #2
 8006ca6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006ca8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3718      	adds	r7, #24
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}

08006cb2 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006cb2:	b480      	push	{r7}
 8006cb4:	b083      	sub	sp, #12
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d101      	bne.n	8006cc4 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e04f      	b.n	8006d64 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006cca:	b2db      	uxtb	r3, r3
 8006ccc:	2b02      	cmp	r3, #2
 8006cce:	d008      	beq.n	8006ce2 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2204      	movs	r2, #4
 8006cd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e040      	b.n	8006d64 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f022 020e 	bic.w	r2, r2, #14
 8006cf0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d00:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f022 0201 	bic.w	r2, r2, #1
 8006d10:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d16:	f003 021c 	and.w	r2, r3, #28
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d1e:	2101      	movs	r1, #1
 8006d20:	fa01 f202 	lsl.w	r2, r1, r2
 8006d24:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d2a:	687a      	ldr	r2, [r7, #4]
 8006d2c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006d2e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d00c      	beq.n	8006d52 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d3c:	681a      	ldr	r2, [r3, #0]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d46:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006d50:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2201      	movs	r2, #1
 8006d56:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8006d62:	2300      	movs	r3, #0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d8c:	f003 031c 	and.w	r3, r3, #28
 8006d90:	2204      	movs	r2, #4
 8006d92:	409a      	lsls	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	4013      	ands	r3, r2
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d026      	beq.n	8006dea <HAL_DMA_IRQHandler+0x7a>
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	f003 0304 	and.w	r3, r3, #4
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d021      	beq.n	8006dea <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 0320 	and.w	r3, r3, #32
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d107      	bne.n	8006dc4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f022 0204 	bic.w	r2, r2, #4
 8006dc2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dc8:	f003 021c 	and.w	r2, r3, #28
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd0:	2104      	movs	r1, #4
 8006dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8006dd6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d071      	beq.n	8006ec4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006de8:	e06c      	b.n	8006ec4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dee:	f003 031c 	and.w	r3, r3, #28
 8006df2:	2202      	movs	r2, #2
 8006df4:	409a      	lsls	r2, r3
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	4013      	ands	r3, r2
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d02e      	beq.n	8006e5c <HAL_DMA_IRQHandler+0xec>
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	f003 0302 	and.w	r3, r3, #2
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d029      	beq.n	8006e5c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0320 	and.w	r3, r3, #32
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d10b      	bne.n	8006e2e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f022 020a 	bic.w	r2, r2, #10
 8006e24:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e32:	f003 021c 	and.w	r2, r3, #28
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e3a:	2102      	movs	r1, #2
 8006e3c:	fa01 f202 	lsl.w	r2, r1, r2
 8006e40:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d038      	beq.n	8006ec4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006e5a:	e033      	b.n	8006ec4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e60:	f003 031c 	and.w	r3, r3, #28
 8006e64:	2208      	movs	r2, #8
 8006e66:	409a      	lsls	r2, r3
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d02a      	beq.n	8006ec6 <HAL_DMA_IRQHandler+0x156>
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	f003 0308 	and.w	r3, r3, #8
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d025      	beq.n	8006ec6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f022 020e 	bic.w	r2, r2, #14
 8006e88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e8e:	f003 021c 	and.w	r2, r3, #28
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e96:	2101      	movs	r1, #1
 8006e98:	fa01 f202 	lsl.w	r2, r1, r2
 8006e9c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d004      	beq.n	8006ec6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006ec4:	bf00      	nop
 8006ec6:	bf00      	nop
}
 8006ec8:	3710      	adds	r7, #16
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}

08006ece <HAL_DMA_GetError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006ece:	b480      	push	{r7}
 8006ed0:	b083      	sub	sp, #12
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	370c      	adds	r7, #12
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr

08006ee6 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006ee6:	b480      	push	{r7}
 8006ee8:	b085      	sub	sp, #20
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	60f8      	str	r0, [r7, #12]
 8006eee:	60b9      	str	r1, [r7, #8]
 8006ef0:	607a      	str	r2, [r7, #4]
 8006ef2:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ef8:	68fa      	ldr	r2, [r7, #12]
 8006efa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006efc:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d004      	beq.n	8006f10 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f0a:	68fa      	ldr	r2, [r7, #12]
 8006f0c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006f0e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f14:	f003 021c 	and.w	r2, r3, #28
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f1c:	2101      	movs	r1, #1
 8006f1e:	fa01 f202 	lsl.w	r2, r1, r2
 8006f22:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	683a      	ldr	r2, [r7, #0]
 8006f2a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	2b10      	cmp	r3, #16
 8006f32:	d108      	bne.n	8006f46 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	68ba      	ldr	r2, [r7, #8]
 8006f42:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006f44:	e007      	b.n	8006f56 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68ba      	ldr	r2, [r7, #8]
 8006f4c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	687a      	ldr	r2, [r7, #4]
 8006f54:	60da      	str	r2, [r3, #12]
}
 8006f56:	bf00      	nop
 8006f58:	3714      	adds	r7, #20
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr
	...

08006f64 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b085      	sub	sp, #20
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	461a      	mov	r2, r3
 8006f72:	4b17      	ldr	r3, [pc, #92]	@ (8006fd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d80a      	bhi.n	8006f8e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f7c:	089b      	lsrs	r3, r3, #2
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006f84:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	6493      	str	r3, [r2, #72]	@ 0x48
 8006f8c:	e007      	b.n	8006f9e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f92:	089b      	lsrs	r3, r3, #2
 8006f94:	009a      	lsls	r2, r3, #2
 8006f96:	4b0f      	ldr	r3, [pc, #60]	@ (8006fd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006f98:	4413      	add	r3, r2
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	3b08      	subs	r3, #8
 8006fa6:	4a0c      	ldr	r2, [pc, #48]	@ (8006fd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8006fac:	091b      	lsrs	r3, r3, #4
 8006fae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	4a0a      	ldr	r2, [pc, #40]	@ (8006fdc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006fb4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f003 031f 	and.w	r3, r3, #31
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	409a      	lsls	r2, r3
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006fc4:	bf00      	nop
 8006fc6:	3714      	adds	r7, #20
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr
 8006fd0:	40020407 	.word	0x40020407
 8006fd4:	4002081c 	.word	0x4002081c
 8006fd8:	cccccccd 	.word	0xcccccccd
 8006fdc:	40020880 	.word	0x40020880

08006fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b085      	sub	sp, #20
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ff0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006ff2:	68fa      	ldr	r2, [r7, #12]
 8006ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8007024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006ff6:	4413      	add	r3, r2
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	4a09      	ldr	r2, [pc, #36]	@ (8007028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8007004:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	3b01      	subs	r3, #1
 800700a:	f003 0303 	and.w	r3, r3, #3
 800700e:	2201      	movs	r2, #1
 8007010:	409a      	lsls	r2, r3
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007016:	bf00      	nop
 8007018:	3714      	adds	r7, #20
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	1000823f 	.word	0x1000823f
 8007028:	40020940 	.word	0x40020940

0800702c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800702c:	b480      	push	{r7}
 800702e:	b087      	sub	sp, #28
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007036:	2300      	movs	r3, #0
 8007038:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800703a:	e14c      	b.n	80072d6 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	2101      	movs	r1, #1
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	fa01 f303 	lsl.w	r3, r1, r3
 8007048:	4013      	ands	r3, r2
 800704a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2b00      	cmp	r3, #0
 8007050:	f000 813e 	beq.w	80072d0 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	f003 0303 	and.w	r3, r3, #3
 800705c:	2b01      	cmp	r3, #1
 800705e:	d005      	beq.n	800706c <HAL_GPIO_Init+0x40>
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	f003 0303 	and.w	r3, r3, #3
 8007068:	2b02      	cmp	r3, #2
 800706a:	d130      	bne.n	80070ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	005b      	lsls	r3, r3, #1
 8007076:	2203      	movs	r2, #3
 8007078:	fa02 f303 	lsl.w	r3, r2, r3
 800707c:	43db      	mvns	r3, r3
 800707e:	693a      	ldr	r2, [r7, #16]
 8007080:	4013      	ands	r3, r2
 8007082:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	68da      	ldr	r2, [r3, #12]
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	005b      	lsls	r3, r3, #1
 800708c:	fa02 f303 	lsl.w	r3, r2, r3
 8007090:	693a      	ldr	r2, [r7, #16]
 8007092:	4313      	orrs	r3, r2
 8007094:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	693a      	ldr	r2, [r7, #16]
 800709a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80070a2:	2201      	movs	r2, #1
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	fa02 f303 	lsl.w	r3, r2, r3
 80070aa:	43db      	mvns	r3, r3
 80070ac:	693a      	ldr	r2, [r7, #16]
 80070ae:	4013      	ands	r3, r2
 80070b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	091b      	lsrs	r3, r3, #4
 80070b8:	f003 0201 	and.w	r2, r3, #1
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	fa02 f303 	lsl.w	r3, r2, r3
 80070c2:	693a      	ldr	r2, [r7, #16]
 80070c4:	4313      	orrs	r3, r2
 80070c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	693a      	ldr	r2, [r7, #16]
 80070cc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	f003 0303 	and.w	r3, r3, #3
 80070d6:	2b03      	cmp	r3, #3
 80070d8:	d017      	beq.n	800710a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	68db      	ldr	r3, [r3, #12]
 80070de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	005b      	lsls	r3, r3, #1
 80070e4:	2203      	movs	r2, #3
 80070e6:	fa02 f303 	lsl.w	r3, r2, r3
 80070ea:	43db      	mvns	r3, r3
 80070ec:	693a      	ldr	r2, [r7, #16]
 80070ee:	4013      	ands	r3, r2
 80070f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	689a      	ldr	r2, [r3, #8]
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	005b      	lsls	r3, r3, #1
 80070fa:	fa02 f303 	lsl.w	r3, r2, r3
 80070fe:	693a      	ldr	r2, [r7, #16]
 8007100:	4313      	orrs	r3, r2
 8007102:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	693a      	ldr	r2, [r7, #16]
 8007108:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f003 0303 	and.w	r3, r3, #3
 8007112:	2b02      	cmp	r3, #2
 8007114:	d123      	bne.n	800715e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	08da      	lsrs	r2, r3, #3
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	3208      	adds	r2, #8
 800711e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007122:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	f003 0307 	and.w	r3, r3, #7
 800712a:	009b      	lsls	r3, r3, #2
 800712c:	220f      	movs	r2, #15
 800712e:	fa02 f303 	lsl.w	r3, r2, r3
 8007132:	43db      	mvns	r3, r3
 8007134:	693a      	ldr	r2, [r7, #16]
 8007136:	4013      	ands	r3, r2
 8007138:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	691a      	ldr	r2, [r3, #16]
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	f003 0307 	and.w	r3, r3, #7
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	fa02 f303 	lsl.w	r3, r2, r3
 800714a:	693a      	ldr	r2, [r7, #16]
 800714c:	4313      	orrs	r3, r2
 800714e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	08da      	lsrs	r2, r3, #3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	3208      	adds	r2, #8
 8007158:	6939      	ldr	r1, [r7, #16]
 800715a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	005b      	lsls	r3, r3, #1
 8007168:	2203      	movs	r2, #3
 800716a:	fa02 f303 	lsl.w	r3, r2, r3
 800716e:	43db      	mvns	r3, r3
 8007170:	693a      	ldr	r2, [r7, #16]
 8007172:	4013      	ands	r3, r2
 8007174:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	f003 0203 	and.w	r2, r3, #3
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	005b      	lsls	r3, r3, #1
 8007182:	fa02 f303 	lsl.w	r3, r2, r3
 8007186:	693a      	ldr	r2, [r7, #16]
 8007188:	4313      	orrs	r3, r2
 800718a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	693a      	ldr	r2, [r7, #16]
 8007190:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800719a:	2b00      	cmp	r3, #0
 800719c:	f000 8098 	beq.w	80072d0 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80071a0:	4a54      	ldr	r2, [pc, #336]	@ (80072f4 <HAL_GPIO_Init+0x2c8>)
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	089b      	lsrs	r3, r3, #2
 80071a6:	3302      	adds	r3, #2
 80071a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	f003 0303 	and.w	r3, r3, #3
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	220f      	movs	r2, #15
 80071b8:	fa02 f303 	lsl.w	r3, r2, r3
 80071bc:	43db      	mvns	r3, r3
 80071be:	693a      	ldr	r2, [r7, #16]
 80071c0:	4013      	ands	r3, r2
 80071c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80071ca:	d019      	beq.n	8007200 <HAL_GPIO_Init+0x1d4>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	4a4a      	ldr	r2, [pc, #296]	@ (80072f8 <HAL_GPIO_Init+0x2cc>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d013      	beq.n	80071fc <HAL_GPIO_Init+0x1d0>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	4a49      	ldr	r2, [pc, #292]	@ (80072fc <HAL_GPIO_Init+0x2d0>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d00d      	beq.n	80071f8 <HAL_GPIO_Init+0x1cc>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	4a48      	ldr	r2, [pc, #288]	@ (8007300 <HAL_GPIO_Init+0x2d4>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d007      	beq.n	80071f4 <HAL_GPIO_Init+0x1c8>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	4a47      	ldr	r2, [pc, #284]	@ (8007304 <HAL_GPIO_Init+0x2d8>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d101      	bne.n	80071f0 <HAL_GPIO_Init+0x1c4>
 80071ec:	2304      	movs	r3, #4
 80071ee:	e008      	b.n	8007202 <HAL_GPIO_Init+0x1d6>
 80071f0:	2307      	movs	r3, #7
 80071f2:	e006      	b.n	8007202 <HAL_GPIO_Init+0x1d6>
 80071f4:	2303      	movs	r3, #3
 80071f6:	e004      	b.n	8007202 <HAL_GPIO_Init+0x1d6>
 80071f8:	2302      	movs	r3, #2
 80071fa:	e002      	b.n	8007202 <HAL_GPIO_Init+0x1d6>
 80071fc:	2301      	movs	r3, #1
 80071fe:	e000      	b.n	8007202 <HAL_GPIO_Init+0x1d6>
 8007200:	2300      	movs	r3, #0
 8007202:	697a      	ldr	r2, [r7, #20]
 8007204:	f002 0203 	and.w	r2, r2, #3
 8007208:	0092      	lsls	r2, r2, #2
 800720a:	4093      	lsls	r3, r2
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	4313      	orrs	r3, r2
 8007210:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007212:	4938      	ldr	r1, [pc, #224]	@ (80072f4 <HAL_GPIO_Init+0x2c8>)
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	089b      	lsrs	r3, r3, #2
 8007218:	3302      	adds	r3, #2
 800721a:	693a      	ldr	r2, [r7, #16]
 800721c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007220:	4b39      	ldr	r3, [pc, #228]	@ (8007308 <HAL_GPIO_Init+0x2dc>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	43db      	mvns	r3, r3
 800722a:	693a      	ldr	r2, [r7, #16]
 800722c:	4013      	ands	r3, r2
 800722e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007238:	2b00      	cmp	r3, #0
 800723a:	d003      	beq.n	8007244 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800723c:	693a      	ldr	r2, [r7, #16]
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	4313      	orrs	r3, r2
 8007242:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007244:	4a30      	ldr	r2, [pc, #192]	@ (8007308 <HAL_GPIO_Init+0x2dc>)
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800724a:	4b2f      	ldr	r3, [pc, #188]	@ (8007308 <HAL_GPIO_Init+0x2dc>)
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	43db      	mvns	r3, r3
 8007254:	693a      	ldr	r2, [r7, #16]
 8007256:	4013      	ands	r3, r2
 8007258:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007262:	2b00      	cmp	r3, #0
 8007264:	d003      	beq.n	800726e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	4313      	orrs	r3, r2
 800726c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800726e:	4a26      	ldr	r2, [pc, #152]	@ (8007308 <HAL_GPIO_Init+0x2dc>)
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007274:	4b24      	ldr	r3, [pc, #144]	@ (8007308 <HAL_GPIO_Init+0x2dc>)
 8007276:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800727a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	43db      	mvns	r3, r3
 8007280:	693a      	ldr	r2, [r7, #16]
 8007282:	4013      	ands	r3, r2
 8007284:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800728e:	2b00      	cmp	r3, #0
 8007290:	d003      	beq.n	800729a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8007292:	693a      	ldr	r2, [r7, #16]
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	4313      	orrs	r3, r2
 8007298:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800729a:	4a1b      	ldr	r2, [pc, #108]	@ (8007308 <HAL_GPIO_Init+0x2dc>)
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 80072a2:	4b19      	ldr	r3, [pc, #100]	@ (8007308 <HAL_GPIO_Init+0x2dc>)
 80072a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	43db      	mvns	r3, r3
 80072ae:	693a      	ldr	r2, [r7, #16]
 80072b0:	4013      	ands	r3, r2
 80072b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d003      	beq.n	80072c8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80072c0:	693a      	ldr	r2, [r7, #16]
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	4313      	orrs	r3, r2
 80072c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80072c8:	4a0f      	ldr	r2, [pc, #60]	@ (8007308 <HAL_GPIO_Init+0x2dc>)
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	3301      	adds	r3, #1
 80072d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	681a      	ldr	r2, [r3, #0]
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	fa22 f303 	lsr.w	r3, r2, r3
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f47f aeab 	bne.w	800703c <HAL_GPIO_Init+0x10>
  }
}
 80072e6:	bf00      	nop
 80072e8:	bf00      	nop
 80072ea:	371c      	adds	r7, #28
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr
 80072f4:	40010000 	.word	0x40010000
 80072f8:	48000400 	.word	0x48000400
 80072fc:	48000800 	.word	0x48000800
 8007300:	48000c00 	.word	0x48000c00
 8007304:	48001000 	.word	0x48001000
 8007308:	58000800 	.word	0x58000800

0800730c <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800730c:	b480      	push	{r7}
 800730e:	b085      	sub	sp, #20
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
 8007314:	460b      	mov	r3, r1
 8007316:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	691a      	ldr	r2, [r3, #16]
 800731c:	887b      	ldrh	r3, [r7, #2]
 800731e:	4013      	ands	r3, r2
 8007320:	2b00      	cmp	r3, #0
 8007322:	d002      	beq.n	800732a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007324:	2301      	movs	r3, #1
 8007326:	73fb      	strb	r3, [r7, #15]
 8007328:	e001      	b.n	800732e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800732a:	2300      	movs	r3, #0
 800732c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800732e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007330:	4618      	mov	r0, r3
 8007332:	3714      	adds	r7, #20
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
 8007344:	460b      	mov	r3, r1
 8007346:	807b      	strh	r3, [r7, #2]
 8007348:	4613      	mov	r3, r2
 800734a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800734c:	787b      	ldrb	r3, [r7, #1]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d003      	beq.n	800735a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007352:	887a      	ldrh	r2, [r7, #2]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007358:	e002      	b.n	8007360 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800735a:	887a      	ldrh	r2, [r7, #2]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007360:	bf00      	nop
 8007362:	370c      	adds	r7, #12
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr

0800736c <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800736c:	b480      	push	{r7}
 800736e:	b085      	sub	sp, #20
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	460b      	mov	r3, r1
 8007376:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	695b      	ldr	r3, [r3, #20]
 800737c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800737e:	887a      	ldrh	r2, [r7, #2]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	4013      	ands	r3, r2
 8007384:	041a      	lsls	r2, r3, #16
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	43d9      	mvns	r1, r3
 800738a:	887b      	ldrh	r3, [r7, #2]
 800738c:	400b      	ands	r3, r1
 800738e:	431a      	orrs	r2, r3
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	619a      	str	r2, [r3, #24]
}
 8007394:	bf00      	nop
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b082      	sub	sp, #8
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	4603      	mov	r3, r0
 80073a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80073aa:	4b08      	ldr	r3, [pc, #32]	@ (80073cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80073ac:	68da      	ldr	r2, [r3, #12]
 80073ae:	88fb      	ldrh	r3, [r7, #6]
 80073b0:	4013      	ands	r3, r2
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d006      	beq.n	80073c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80073b6:	4a05      	ldr	r2, [pc, #20]	@ (80073cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80073b8:	88fb      	ldrh	r3, [r7, #6]
 80073ba:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80073bc:	88fb      	ldrh	r3, [r7, #6]
 80073be:	4618      	mov	r0, r3
 80073c0:	f7fa feb8 	bl	8002134 <HAL_GPIO_EXTI_Callback>
  }
}
 80073c4:	bf00      	nop
 80073c6:	3708      	adds	r7, #8
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}
 80073cc:	58000800 	.word	0x58000800

080073d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d101      	bne.n	80073e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e08d      	b.n	80074fe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d106      	bne.n	80073fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2200      	movs	r2, #0
 80073f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f7fa fdf8 	bl	8001fec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2224      	movs	r2, #36	@ 0x24
 8007400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f022 0201 	bic.w	r2, r2, #1
 8007412:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	685a      	ldr	r2, [r3, #4]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007420:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	689a      	ldr	r2, [r3, #8]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007430:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	68db      	ldr	r3, [r3, #12]
 8007436:	2b01      	cmp	r3, #1
 8007438:	d107      	bne.n	800744a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	689a      	ldr	r2, [r3, #8]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007446:	609a      	str	r2, [r3, #8]
 8007448:	e006      	b.n	8007458 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	689a      	ldr	r2, [r3, #8]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007456:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	2b02      	cmp	r3, #2
 800745e:	d108      	bne.n	8007472 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	685a      	ldr	r2, [r3, #4]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800746e:	605a      	str	r2, [r3, #4]
 8007470:	e007      	b.n	8007482 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	685a      	ldr	r2, [r3, #4]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007480:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	687a      	ldr	r2, [r7, #4]
 800748a:	6812      	ldr	r2, [r2, #0]
 800748c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007490:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007494:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	68da      	ldr	r2, [r3, #12]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80074a4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	691a      	ldr	r2, [r3, #16]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	695b      	ldr	r3, [r3, #20]
 80074ae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	699b      	ldr	r3, [r3, #24]
 80074b6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	430a      	orrs	r2, r1
 80074be:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	69d9      	ldr	r1, [r3, #28]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6a1a      	ldr	r2, [r3, #32]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	430a      	orrs	r2, r1
 80074ce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f042 0201 	orr.w	r2, r2, #1
 80074de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2220      	movs	r2, #32
 80074ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80074fc:	2300      	movs	r3, #0
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3708      	adds	r7, #8
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
	...

08007508 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b088      	sub	sp, #32
 800750c:	af02      	add	r7, sp, #8
 800750e:	60f8      	str	r0, [r7, #12]
 8007510:	4608      	mov	r0, r1
 8007512:	4611      	mov	r1, r2
 8007514:	461a      	mov	r2, r3
 8007516:	4603      	mov	r3, r0
 8007518:	817b      	strh	r3, [r7, #10]
 800751a:	460b      	mov	r3, r1
 800751c:	813b      	strh	r3, [r7, #8]
 800751e:	4613      	mov	r3, r2
 8007520:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007528:	b2db      	uxtb	r3, r3
 800752a:	2b20      	cmp	r3, #32
 800752c:	f040 80f9 	bne.w	8007722 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007530:	6a3b      	ldr	r3, [r7, #32]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d002      	beq.n	800753c <HAL_I2C_Mem_Write+0x34>
 8007536:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007538:	2b00      	cmp	r3, #0
 800753a:	d105      	bne.n	8007548 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007542:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e0ed      	b.n	8007724 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800754e:	2b01      	cmp	r3, #1
 8007550:	d101      	bne.n	8007556 <HAL_I2C_Mem_Write+0x4e>
 8007552:	2302      	movs	r3, #2
 8007554:	e0e6      	b.n	8007724 <HAL_I2C_Mem_Write+0x21c>
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800755e:	f7fe f8e9 	bl	8005734 <HAL_GetTick>
 8007562:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	9300      	str	r3, [sp, #0]
 8007568:	2319      	movs	r3, #25
 800756a:	2201      	movs	r2, #1
 800756c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007570:	68f8      	ldr	r0, [r7, #12]
 8007572:	f000 fac3 	bl	8007afc <I2C_WaitOnFlagUntilTimeout>
 8007576:	4603      	mov	r3, r0
 8007578:	2b00      	cmp	r3, #0
 800757a:	d001      	beq.n	8007580 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	e0d1      	b.n	8007724 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2221      	movs	r2, #33	@ 0x21
 8007584:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2240      	movs	r2, #64	@ 0x40
 800758c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2200      	movs	r2, #0
 8007594:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	6a3a      	ldr	r2, [r7, #32]
 800759a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80075a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2200      	movs	r2, #0
 80075a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80075a8:	88f8      	ldrh	r0, [r7, #6]
 80075aa:	893a      	ldrh	r2, [r7, #8]
 80075ac:	8979      	ldrh	r1, [r7, #10]
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	9301      	str	r3, [sp, #4]
 80075b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075b4:	9300      	str	r3, [sp, #0]
 80075b6:	4603      	mov	r3, r0
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	f000 f9d3 	bl	8007964 <I2C_RequestMemoryWrite>
 80075be:	4603      	mov	r3, r0
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d005      	beq.n	80075d0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2200      	movs	r2, #0
 80075c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	e0a9      	b.n	8007724 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	2bff      	cmp	r3, #255	@ 0xff
 80075d8:	d90e      	bls.n	80075f8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	22ff      	movs	r2, #255	@ 0xff
 80075de:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075e4:	b2da      	uxtb	r2, r3
 80075e6:	8979      	ldrh	r1, [r7, #10]
 80075e8:	2300      	movs	r3, #0
 80075ea:	9300      	str	r3, [sp, #0]
 80075ec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f000 fc47 	bl	8007e84 <I2C_TransferConfig>
 80075f6:	e00f      	b.n	8007618 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075fc:	b29a      	uxth	r2, r3
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007606:	b2da      	uxtb	r2, r3
 8007608:	8979      	ldrh	r1, [r7, #10]
 800760a:	2300      	movs	r3, #0
 800760c:	9300      	str	r3, [sp, #0]
 800760e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007612:	68f8      	ldr	r0, [r7, #12]
 8007614:	f000 fc36 	bl	8007e84 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007618:	697a      	ldr	r2, [r7, #20]
 800761a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	f000 fac6 	bl	8007bae <I2C_WaitOnTXISFlagUntilTimeout>
 8007622:	4603      	mov	r3, r0
 8007624:	2b00      	cmp	r3, #0
 8007626:	d001      	beq.n	800762c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007628:	2301      	movs	r3, #1
 800762a:	e07b      	b.n	8007724 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007630:	781a      	ldrb	r2, [r3, #0]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800763c:	1c5a      	adds	r2, r3, #1
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007646:	b29b      	uxth	r3, r3
 8007648:	3b01      	subs	r3, #1
 800764a:	b29a      	uxth	r2, r3
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007654:	3b01      	subs	r3, #1
 8007656:	b29a      	uxth	r2, r3
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007660:	b29b      	uxth	r3, r3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d034      	beq.n	80076d0 <HAL_I2C_Mem_Write+0x1c8>
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800766a:	2b00      	cmp	r3, #0
 800766c:	d130      	bne.n	80076d0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	9300      	str	r3, [sp, #0]
 8007672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007674:	2200      	movs	r2, #0
 8007676:	2180      	movs	r1, #128	@ 0x80
 8007678:	68f8      	ldr	r0, [r7, #12]
 800767a:	f000 fa3f 	bl	8007afc <I2C_WaitOnFlagUntilTimeout>
 800767e:	4603      	mov	r3, r0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d001      	beq.n	8007688 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007684:	2301      	movs	r3, #1
 8007686:	e04d      	b.n	8007724 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800768c:	b29b      	uxth	r3, r3
 800768e:	2bff      	cmp	r3, #255	@ 0xff
 8007690:	d90e      	bls.n	80076b0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	22ff      	movs	r2, #255	@ 0xff
 8007696:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800769c:	b2da      	uxtb	r2, r3
 800769e:	8979      	ldrh	r1, [r7, #10]
 80076a0:	2300      	movs	r3, #0
 80076a2:	9300      	str	r3, [sp, #0]
 80076a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f000 fbeb 	bl	8007e84 <I2C_TransferConfig>
 80076ae:	e00f      	b.n	80076d0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076b4:	b29a      	uxth	r2, r3
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076be:	b2da      	uxtb	r2, r3
 80076c0:	8979      	ldrh	r1, [r7, #10]
 80076c2:	2300      	movs	r3, #0
 80076c4:	9300      	str	r3, [sp, #0]
 80076c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80076ca:	68f8      	ldr	r0, [r7, #12]
 80076cc:	f000 fbda 	bl	8007e84 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d19e      	bne.n	8007618 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076da:	697a      	ldr	r2, [r7, #20]
 80076dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076de:	68f8      	ldr	r0, [r7, #12]
 80076e0:	f000 faac 	bl	8007c3c <I2C_WaitOnSTOPFlagUntilTimeout>
 80076e4:	4603      	mov	r3, r0
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d001      	beq.n	80076ee <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	e01a      	b.n	8007724 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	2220      	movs	r2, #32
 80076f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	6859      	ldr	r1, [r3, #4]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	4b0a      	ldr	r3, [pc, #40]	@ (800772c <HAL_I2C_Mem_Write+0x224>)
 8007702:	400b      	ands	r3, r1
 8007704:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2220      	movs	r2, #32
 800770a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2200      	movs	r2, #0
 8007712:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2200      	movs	r2, #0
 800771a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800771e:	2300      	movs	r3, #0
 8007720:	e000      	b.n	8007724 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007722:	2302      	movs	r3, #2
  }
}
 8007724:	4618      	mov	r0, r3
 8007726:	3718      	adds	r7, #24
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}
 800772c:	fe00e800 	.word	0xfe00e800

08007730 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b088      	sub	sp, #32
 8007734:	af02      	add	r7, sp, #8
 8007736:	60f8      	str	r0, [r7, #12]
 8007738:	4608      	mov	r0, r1
 800773a:	4611      	mov	r1, r2
 800773c:	461a      	mov	r2, r3
 800773e:	4603      	mov	r3, r0
 8007740:	817b      	strh	r3, [r7, #10]
 8007742:	460b      	mov	r3, r1
 8007744:	813b      	strh	r3, [r7, #8]
 8007746:	4613      	mov	r3, r2
 8007748:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b20      	cmp	r3, #32
 8007754:	f040 80fd 	bne.w	8007952 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007758:	6a3b      	ldr	r3, [r7, #32]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d002      	beq.n	8007764 <HAL_I2C_Mem_Read+0x34>
 800775e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007760:	2b00      	cmp	r3, #0
 8007762:	d105      	bne.n	8007770 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800776a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	e0f1      	b.n	8007954 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007776:	2b01      	cmp	r3, #1
 8007778:	d101      	bne.n	800777e <HAL_I2C_Mem_Read+0x4e>
 800777a:	2302      	movs	r3, #2
 800777c:	e0ea      	b.n	8007954 <HAL_I2C_Mem_Read+0x224>
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2201      	movs	r2, #1
 8007782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007786:	f7fd ffd5 	bl	8005734 <HAL_GetTick>
 800778a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	9300      	str	r3, [sp, #0]
 8007790:	2319      	movs	r3, #25
 8007792:	2201      	movs	r2, #1
 8007794:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007798:	68f8      	ldr	r0, [r7, #12]
 800779a:	f000 f9af 	bl	8007afc <I2C_WaitOnFlagUntilTimeout>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d001      	beq.n	80077a8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e0d5      	b.n	8007954 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2222      	movs	r2, #34	@ 0x22
 80077ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2240      	movs	r2, #64	@ 0x40
 80077b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2200      	movs	r2, #0
 80077bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6a3a      	ldr	r2, [r7, #32]
 80077c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80077c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80077d0:	88f8      	ldrh	r0, [r7, #6]
 80077d2:	893a      	ldrh	r2, [r7, #8]
 80077d4:	8979      	ldrh	r1, [r7, #10]
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	9301      	str	r3, [sp, #4]
 80077da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077dc:	9300      	str	r3, [sp, #0]
 80077de:	4603      	mov	r3, r0
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f000 f913 	bl	8007a0c <I2C_RequestMemoryRead>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d005      	beq.n	80077f8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2200      	movs	r2, #0
 80077f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e0ad      	b.n	8007954 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	2bff      	cmp	r3, #255	@ 0xff
 8007800:	d90e      	bls.n	8007820 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	22ff      	movs	r2, #255	@ 0xff
 8007806:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800780c:	b2da      	uxtb	r2, r3
 800780e:	8979      	ldrh	r1, [r7, #10]
 8007810:	4b52      	ldr	r3, [pc, #328]	@ (800795c <HAL_I2C_Mem_Read+0x22c>)
 8007812:	9300      	str	r3, [sp, #0]
 8007814:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007818:	68f8      	ldr	r0, [r7, #12]
 800781a:	f000 fb33 	bl	8007e84 <I2C_TransferConfig>
 800781e:	e00f      	b.n	8007840 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007824:	b29a      	uxth	r2, r3
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800782e:	b2da      	uxtb	r2, r3
 8007830:	8979      	ldrh	r1, [r7, #10]
 8007832:	4b4a      	ldr	r3, [pc, #296]	@ (800795c <HAL_I2C_Mem_Read+0x22c>)
 8007834:	9300      	str	r3, [sp, #0]
 8007836:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800783a:	68f8      	ldr	r0, [r7, #12]
 800783c:	f000 fb22 	bl	8007e84 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	9300      	str	r3, [sp, #0]
 8007844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007846:	2200      	movs	r2, #0
 8007848:	2104      	movs	r1, #4
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f000 f956 	bl	8007afc <I2C_WaitOnFlagUntilTimeout>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d001      	beq.n	800785a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	e07c      	b.n	8007954 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007864:	b2d2      	uxtb	r2, r2
 8007866:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800786c:	1c5a      	adds	r2, r3, #1
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007876:	3b01      	subs	r3, #1
 8007878:	b29a      	uxth	r2, r3
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007882:	b29b      	uxth	r3, r3
 8007884:	3b01      	subs	r3, #1
 8007886:	b29a      	uxth	r2, r3
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007890:	b29b      	uxth	r3, r3
 8007892:	2b00      	cmp	r3, #0
 8007894:	d034      	beq.n	8007900 <HAL_I2C_Mem_Read+0x1d0>
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800789a:	2b00      	cmp	r3, #0
 800789c:	d130      	bne.n	8007900 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	9300      	str	r3, [sp, #0]
 80078a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a4:	2200      	movs	r2, #0
 80078a6:	2180      	movs	r1, #128	@ 0x80
 80078a8:	68f8      	ldr	r0, [r7, #12]
 80078aa:	f000 f927 	bl	8007afc <I2C_WaitOnFlagUntilTimeout>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d001      	beq.n	80078b8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	e04d      	b.n	8007954 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078bc:	b29b      	uxth	r3, r3
 80078be:	2bff      	cmp	r3, #255	@ 0xff
 80078c0:	d90e      	bls.n	80078e0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	22ff      	movs	r2, #255	@ 0xff
 80078c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078cc:	b2da      	uxtb	r2, r3
 80078ce:	8979      	ldrh	r1, [r7, #10]
 80078d0:	2300      	movs	r3, #0
 80078d2:	9300      	str	r3, [sp, #0]
 80078d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f000 fad3 	bl	8007e84 <I2C_TransferConfig>
 80078de:	e00f      	b.n	8007900 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078e4:	b29a      	uxth	r2, r3
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078ee:	b2da      	uxtb	r2, r3
 80078f0:	8979      	ldrh	r1, [r7, #10]
 80078f2:	2300      	movs	r3, #0
 80078f4:	9300      	str	r3, [sp, #0]
 80078f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80078fa:	68f8      	ldr	r0, [r7, #12]
 80078fc:	f000 fac2 	bl	8007e84 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007904:	b29b      	uxth	r3, r3
 8007906:	2b00      	cmp	r3, #0
 8007908:	d19a      	bne.n	8007840 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800790a:	697a      	ldr	r2, [r7, #20]
 800790c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800790e:	68f8      	ldr	r0, [r7, #12]
 8007910:	f000 f994 	bl	8007c3c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007914:	4603      	mov	r3, r0
 8007916:	2b00      	cmp	r3, #0
 8007918:	d001      	beq.n	800791e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e01a      	b.n	8007954 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	2220      	movs	r2, #32
 8007924:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	6859      	ldr	r1, [r3, #4]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681a      	ldr	r2, [r3, #0]
 8007930:	4b0b      	ldr	r3, [pc, #44]	@ (8007960 <HAL_I2C_Mem_Read+0x230>)
 8007932:	400b      	ands	r3, r1
 8007934:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2220      	movs	r2, #32
 800793a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2200      	movs	r2, #0
 8007942:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2200      	movs	r2, #0
 800794a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800794e:	2300      	movs	r3, #0
 8007950:	e000      	b.n	8007954 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007952:	2302      	movs	r3, #2
  }
}
 8007954:	4618      	mov	r0, r3
 8007956:	3718      	adds	r7, #24
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}
 800795c:	80002400 	.word	0x80002400
 8007960:	fe00e800 	.word	0xfe00e800

08007964 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b086      	sub	sp, #24
 8007968:	af02      	add	r7, sp, #8
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	4608      	mov	r0, r1
 800796e:	4611      	mov	r1, r2
 8007970:	461a      	mov	r2, r3
 8007972:	4603      	mov	r3, r0
 8007974:	817b      	strh	r3, [r7, #10]
 8007976:	460b      	mov	r3, r1
 8007978:	813b      	strh	r3, [r7, #8]
 800797a:	4613      	mov	r3, r2
 800797c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800797e:	88fb      	ldrh	r3, [r7, #6]
 8007980:	b2da      	uxtb	r2, r3
 8007982:	8979      	ldrh	r1, [r7, #10]
 8007984:	4b20      	ldr	r3, [pc, #128]	@ (8007a08 <I2C_RequestMemoryWrite+0xa4>)
 8007986:	9300      	str	r3, [sp, #0]
 8007988:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800798c:	68f8      	ldr	r0, [r7, #12]
 800798e:	f000 fa79 	bl	8007e84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007992:	69fa      	ldr	r2, [r7, #28]
 8007994:	69b9      	ldr	r1, [r7, #24]
 8007996:	68f8      	ldr	r0, [r7, #12]
 8007998:	f000 f909 	bl	8007bae <I2C_WaitOnTXISFlagUntilTimeout>
 800799c:	4603      	mov	r3, r0
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d001      	beq.n	80079a6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e02c      	b.n	8007a00 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80079a6:	88fb      	ldrh	r3, [r7, #6]
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d105      	bne.n	80079b8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80079ac:	893b      	ldrh	r3, [r7, #8]
 80079ae:	b2da      	uxtb	r2, r3
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80079b6:	e015      	b.n	80079e4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80079b8:	893b      	ldrh	r3, [r7, #8]
 80079ba:	0a1b      	lsrs	r3, r3, #8
 80079bc:	b29b      	uxth	r3, r3
 80079be:	b2da      	uxtb	r2, r3
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80079c6:	69fa      	ldr	r2, [r7, #28]
 80079c8:	69b9      	ldr	r1, [r7, #24]
 80079ca:	68f8      	ldr	r0, [r7, #12]
 80079cc:	f000 f8ef 	bl	8007bae <I2C_WaitOnTXISFlagUntilTimeout>
 80079d0:	4603      	mov	r3, r0
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d001      	beq.n	80079da <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	e012      	b.n	8007a00 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80079da:	893b      	ldrh	r3, [r7, #8]
 80079dc:	b2da      	uxtb	r2, r3
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	9300      	str	r3, [sp, #0]
 80079e8:	69bb      	ldr	r3, [r7, #24]
 80079ea:	2200      	movs	r2, #0
 80079ec:	2180      	movs	r1, #128	@ 0x80
 80079ee:	68f8      	ldr	r0, [r7, #12]
 80079f0:	f000 f884 	bl	8007afc <I2C_WaitOnFlagUntilTimeout>
 80079f4:	4603      	mov	r3, r0
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d001      	beq.n	80079fe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80079fa:	2301      	movs	r3, #1
 80079fc:	e000      	b.n	8007a00 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80079fe:	2300      	movs	r3, #0
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3710      	adds	r7, #16
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}
 8007a08:	80002000 	.word	0x80002000

08007a0c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b086      	sub	sp, #24
 8007a10:	af02      	add	r7, sp, #8
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	4608      	mov	r0, r1
 8007a16:	4611      	mov	r1, r2
 8007a18:	461a      	mov	r2, r3
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	817b      	strh	r3, [r7, #10]
 8007a1e:	460b      	mov	r3, r1
 8007a20:	813b      	strh	r3, [r7, #8]
 8007a22:	4613      	mov	r3, r2
 8007a24:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007a26:	88fb      	ldrh	r3, [r7, #6]
 8007a28:	b2da      	uxtb	r2, r3
 8007a2a:	8979      	ldrh	r1, [r7, #10]
 8007a2c:	4b20      	ldr	r3, [pc, #128]	@ (8007ab0 <I2C_RequestMemoryRead+0xa4>)
 8007a2e:	9300      	str	r3, [sp, #0]
 8007a30:	2300      	movs	r3, #0
 8007a32:	68f8      	ldr	r0, [r7, #12]
 8007a34:	f000 fa26 	bl	8007e84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a38:	69fa      	ldr	r2, [r7, #28]
 8007a3a:	69b9      	ldr	r1, [r7, #24]
 8007a3c:	68f8      	ldr	r0, [r7, #12]
 8007a3e:	f000 f8b6 	bl	8007bae <I2C_WaitOnTXISFlagUntilTimeout>
 8007a42:	4603      	mov	r3, r0
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d001      	beq.n	8007a4c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e02c      	b.n	8007aa6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a4c:	88fb      	ldrh	r3, [r7, #6]
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d105      	bne.n	8007a5e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007a52:	893b      	ldrh	r3, [r7, #8]
 8007a54:	b2da      	uxtb	r2, r3
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a5c:	e015      	b.n	8007a8a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007a5e:	893b      	ldrh	r3, [r7, #8]
 8007a60:	0a1b      	lsrs	r3, r3, #8
 8007a62:	b29b      	uxth	r3, r3
 8007a64:	b2da      	uxtb	r2, r3
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a6c:	69fa      	ldr	r2, [r7, #28]
 8007a6e:	69b9      	ldr	r1, [r7, #24]
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f000 f89c 	bl	8007bae <I2C_WaitOnTXISFlagUntilTimeout>
 8007a76:	4603      	mov	r3, r0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d001      	beq.n	8007a80 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	e012      	b.n	8007aa6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007a80:	893b      	ldrh	r3, [r7, #8]
 8007a82:	b2da      	uxtb	r2, r3
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	9300      	str	r3, [sp, #0]
 8007a8e:	69bb      	ldr	r3, [r7, #24]
 8007a90:	2200      	movs	r2, #0
 8007a92:	2140      	movs	r1, #64	@ 0x40
 8007a94:	68f8      	ldr	r0, [r7, #12]
 8007a96:	f000 f831 	bl	8007afc <I2C_WaitOnFlagUntilTimeout>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d001      	beq.n	8007aa4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e000      	b.n	8007aa6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007aa4:	2300      	movs	r3, #0
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3710      	adds	r7, #16
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	80002000 	.word	0x80002000

08007ab4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b083      	sub	sp, #12
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	699b      	ldr	r3, [r3, #24]
 8007ac2:	f003 0302 	and.w	r3, r3, #2
 8007ac6:	2b02      	cmp	r3, #2
 8007ac8:	d103      	bne.n	8007ad2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	699b      	ldr	r3, [r3, #24]
 8007ad8:	f003 0301 	and.w	r3, r3, #1
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d007      	beq.n	8007af0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	699a      	ldr	r2, [r3, #24]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f042 0201 	orr.w	r2, r2, #1
 8007aee:	619a      	str	r2, [r3, #24]
  }
}
 8007af0:	bf00      	nop
 8007af2:	370c      	adds	r7, #12
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	60f8      	str	r0, [r7, #12]
 8007b04:	60b9      	str	r1, [r7, #8]
 8007b06:	603b      	str	r3, [r7, #0]
 8007b08:	4613      	mov	r3, r2
 8007b0a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b0c:	e03b      	b.n	8007b86 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b0e:	69ba      	ldr	r2, [r7, #24]
 8007b10:	6839      	ldr	r1, [r7, #0]
 8007b12:	68f8      	ldr	r0, [r7, #12]
 8007b14:	f000 f8d6 	bl	8007cc4 <I2C_IsErrorOccurred>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d001      	beq.n	8007b22 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	e041      	b.n	8007ba6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b28:	d02d      	beq.n	8007b86 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b2a:	f7fd fe03 	bl	8005734 <HAL_GetTick>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	69bb      	ldr	r3, [r7, #24]
 8007b32:	1ad3      	subs	r3, r2, r3
 8007b34:	683a      	ldr	r2, [r7, #0]
 8007b36:	429a      	cmp	r2, r3
 8007b38:	d302      	bcc.n	8007b40 <I2C_WaitOnFlagUntilTimeout+0x44>
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d122      	bne.n	8007b86 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	699a      	ldr	r2, [r3, #24]
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	4013      	ands	r3, r2
 8007b4a:	68ba      	ldr	r2, [r7, #8]
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	bf0c      	ite	eq
 8007b50:	2301      	moveq	r3, #1
 8007b52:	2300      	movne	r3, #0
 8007b54:	b2db      	uxtb	r3, r3
 8007b56:	461a      	mov	r2, r3
 8007b58:	79fb      	ldrb	r3, [r7, #7]
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d113      	bne.n	8007b86 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b62:	f043 0220 	orr.w	r2, r3, #32
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2220      	movs	r2, #32
 8007b6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007b82:	2301      	movs	r3, #1
 8007b84:	e00f      	b.n	8007ba6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	699a      	ldr	r2, [r3, #24]
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	4013      	ands	r3, r2
 8007b90:	68ba      	ldr	r2, [r7, #8]
 8007b92:	429a      	cmp	r2, r3
 8007b94:	bf0c      	ite	eq
 8007b96:	2301      	moveq	r3, #1
 8007b98:	2300      	movne	r3, #0
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	79fb      	ldrb	r3, [r7, #7]
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	d0b4      	beq.n	8007b0e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ba4:	2300      	movs	r3, #0
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3710      	adds	r7, #16
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}

08007bae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007bae:	b580      	push	{r7, lr}
 8007bb0:	b084      	sub	sp, #16
 8007bb2:	af00      	add	r7, sp, #0
 8007bb4:	60f8      	str	r0, [r7, #12]
 8007bb6:	60b9      	str	r1, [r7, #8]
 8007bb8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007bba:	e033      	b.n	8007c24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007bbc:	687a      	ldr	r2, [r7, #4]
 8007bbe:	68b9      	ldr	r1, [r7, #8]
 8007bc0:	68f8      	ldr	r0, [r7, #12]
 8007bc2:	f000 f87f 	bl	8007cc4 <I2C_IsErrorOccurred>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d001      	beq.n	8007bd0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	e031      	b.n	8007c34 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bd6:	d025      	beq.n	8007c24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bd8:	f7fd fdac 	bl	8005734 <HAL_GetTick>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	1ad3      	subs	r3, r2, r3
 8007be2:	68ba      	ldr	r2, [r7, #8]
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d302      	bcc.n	8007bee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d11a      	bne.n	8007c24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	699b      	ldr	r3, [r3, #24]
 8007bf4:	f003 0302 	and.w	r3, r3, #2
 8007bf8:	2b02      	cmp	r3, #2
 8007bfa:	d013      	beq.n	8007c24 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c00:	f043 0220 	orr.w	r2, r3, #32
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2220      	movs	r2, #32
 8007c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2200      	movs	r2, #0
 8007c14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	e007      	b.n	8007c34 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	699b      	ldr	r3, [r3, #24]
 8007c2a:	f003 0302 	and.w	r3, r3, #2
 8007c2e:	2b02      	cmp	r3, #2
 8007c30:	d1c4      	bne.n	8007bbc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3710      	adds	r7, #16
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	60f8      	str	r0, [r7, #12]
 8007c44:	60b9      	str	r1, [r7, #8]
 8007c46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007c48:	e02f      	b.n	8007caa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c4a:	687a      	ldr	r2, [r7, #4]
 8007c4c:	68b9      	ldr	r1, [r7, #8]
 8007c4e:	68f8      	ldr	r0, [r7, #12]
 8007c50:	f000 f838 	bl	8007cc4 <I2C_IsErrorOccurred>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d001      	beq.n	8007c5e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e02d      	b.n	8007cba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c5e:	f7fd fd69 	bl	8005734 <HAL_GetTick>
 8007c62:	4602      	mov	r2, r0
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	1ad3      	subs	r3, r2, r3
 8007c68:	68ba      	ldr	r2, [r7, #8]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d302      	bcc.n	8007c74 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d11a      	bne.n	8007caa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	699b      	ldr	r3, [r3, #24]
 8007c7a:	f003 0320 	and.w	r3, r3, #32
 8007c7e:	2b20      	cmp	r3, #32
 8007c80:	d013      	beq.n	8007caa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c86:	f043 0220 	orr.w	r2, r3, #32
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2220      	movs	r2, #32
 8007c92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e007      	b.n	8007cba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	699b      	ldr	r3, [r3, #24]
 8007cb0:	f003 0320 	and.w	r3, r3, #32
 8007cb4:	2b20      	cmp	r3, #32
 8007cb6:	d1c8      	bne.n	8007c4a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3710      	adds	r7, #16
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
	...

08007cc4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b08a      	sub	sp, #40	@ 0x28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	699b      	ldr	r3, [r3, #24]
 8007cdc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007ce6:	69bb      	ldr	r3, [r7, #24]
 8007ce8:	f003 0310 	and.w	r3, r3, #16
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d068      	beq.n	8007dc2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	2210      	movs	r2, #16
 8007cf6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007cf8:	e049      	b.n	8007d8e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d00:	d045      	beq.n	8007d8e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007d02:	f7fd fd17 	bl	8005734 <HAL_GetTick>
 8007d06:	4602      	mov	r2, r0
 8007d08:	69fb      	ldr	r3, [r7, #28]
 8007d0a:	1ad3      	subs	r3, r2, r3
 8007d0c:	68ba      	ldr	r2, [r7, #8]
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d302      	bcc.n	8007d18 <I2C_IsErrorOccurred+0x54>
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d13a      	bne.n	8007d8e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d22:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d2a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	699b      	ldr	r3, [r3, #24]
 8007d32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d3a:	d121      	bne.n	8007d80 <I2C_IsErrorOccurred+0xbc>
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d42:	d01d      	beq.n	8007d80 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007d44:	7cfb      	ldrb	r3, [r7, #19]
 8007d46:	2b20      	cmp	r3, #32
 8007d48:	d01a      	beq.n	8007d80 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	685a      	ldr	r2, [r3, #4]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007d58:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007d5a:	f7fd fceb 	bl	8005734 <HAL_GetTick>
 8007d5e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d60:	e00e      	b.n	8007d80 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007d62:	f7fd fce7 	bl	8005734 <HAL_GetTick>
 8007d66:	4602      	mov	r2, r0
 8007d68:	69fb      	ldr	r3, [r7, #28]
 8007d6a:	1ad3      	subs	r3, r2, r3
 8007d6c:	2b19      	cmp	r3, #25
 8007d6e:	d907      	bls.n	8007d80 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007d70:	6a3b      	ldr	r3, [r7, #32]
 8007d72:	f043 0320 	orr.w	r3, r3, #32
 8007d76:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007d78:	2301      	movs	r3, #1
 8007d7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007d7e:	e006      	b.n	8007d8e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	699b      	ldr	r3, [r3, #24]
 8007d86:	f003 0320 	and.w	r3, r3, #32
 8007d8a:	2b20      	cmp	r3, #32
 8007d8c:	d1e9      	bne.n	8007d62 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	699b      	ldr	r3, [r3, #24]
 8007d94:	f003 0320 	and.w	r3, r3, #32
 8007d98:	2b20      	cmp	r3, #32
 8007d9a:	d003      	beq.n	8007da4 <I2C_IsErrorOccurred+0xe0>
 8007d9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d0aa      	beq.n	8007cfa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007da4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d103      	bne.n	8007db4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2220      	movs	r2, #32
 8007db2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007db4:	6a3b      	ldr	r3, [r7, #32]
 8007db6:	f043 0304 	orr.w	r3, r3, #4
 8007dba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	699b      	ldr	r3, [r3, #24]
 8007dc8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007dca:	69bb      	ldr	r3, [r7, #24]
 8007dcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00b      	beq.n	8007dec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007dd4:	6a3b      	ldr	r3, [r7, #32]
 8007dd6:	f043 0301 	orr.w	r3, r3, #1
 8007dda:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007de4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007dec:	69bb      	ldr	r3, [r7, #24]
 8007dee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d00b      	beq.n	8007e0e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007df6:	6a3b      	ldr	r3, [r7, #32]
 8007df8:	f043 0308 	orr.w	r3, r3, #8
 8007dfc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007e06:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007e0e:	69bb      	ldr	r3, [r7, #24]
 8007e10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d00b      	beq.n	8007e30 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007e18:	6a3b      	ldr	r3, [r7, #32]
 8007e1a:	f043 0302 	orr.w	r3, r3, #2
 8007e1e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007e30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d01c      	beq.n	8007e72 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007e38:	68f8      	ldr	r0, [r7, #12]
 8007e3a:	f7ff fe3b 	bl	8007ab4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	6859      	ldr	r1, [r3, #4]
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	4b0d      	ldr	r3, [pc, #52]	@ (8007e80 <I2C_IsErrorOccurred+0x1bc>)
 8007e4a:	400b      	ands	r3, r1
 8007e4c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e52:	6a3b      	ldr	r3, [r7, #32]
 8007e54:	431a      	orrs	r2, r3
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2220      	movs	r2, #32
 8007e5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2200      	movs	r2, #0
 8007e66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007e72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3728      	adds	r7, #40	@ 0x28
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	fe00e800 	.word	0xfe00e800

08007e84 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b087      	sub	sp, #28
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	607b      	str	r3, [r7, #4]
 8007e8e:	460b      	mov	r3, r1
 8007e90:	817b      	strh	r3, [r7, #10]
 8007e92:	4613      	mov	r3, r2
 8007e94:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007e96:	897b      	ldrh	r3, [r7, #10]
 8007e98:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007e9c:	7a7b      	ldrb	r3, [r7, #9]
 8007e9e:	041b      	lsls	r3, r3, #16
 8007ea0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007ea4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007eaa:	6a3b      	ldr	r3, [r7, #32]
 8007eac:	4313      	orrs	r3, r2
 8007eae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007eb2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	685a      	ldr	r2, [r3, #4]
 8007eba:	6a3b      	ldr	r3, [r7, #32]
 8007ebc:	0d5b      	lsrs	r3, r3, #21
 8007ebe:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007ec2:	4b08      	ldr	r3, [pc, #32]	@ (8007ee4 <I2C_TransferConfig+0x60>)
 8007ec4:	430b      	orrs	r3, r1
 8007ec6:	43db      	mvns	r3, r3
 8007ec8:	ea02 0103 	and.w	r1, r2, r3
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	697a      	ldr	r2, [r7, #20]
 8007ed2:	430a      	orrs	r2, r1
 8007ed4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007ed6:	bf00      	nop
 8007ed8:	371c      	adds	r7, #28
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr
 8007ee2:	bf00      	nop
 8007ee4:	03ff63ff 	.word	0x03ff63ff

08007ee8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ef8:	b2db      	uxtb	r3, r3
 8007efa:	2b20      	cmp	r3, #32
 8007efc:	d138      	bne.n	8007f70 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d101      	bne.n	8007f0c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007f08:	2302      	movs	r3, #2
 8007f0a:	e032      	b.n	8007f72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2224      	movs	r2, #36	@ 0x24
 8007f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	681a      	ldr	r2, [r3, #0]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f022 0201 	bic.w	r2, r2, #1
 8007f2a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007f3a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	6819      	ldr	r1, [r3, #0]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	683a      	ldr	r2, [r7, #0]
 8007f48:	430a      	orrs	r2, r1
 8007f4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	681a      	ldr	r2, [r3, #0]
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f042 0201 	orr.w	r2, r2, #1
 8007f5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2220      	movs	r2, #32
 8007f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2200      	movs	r2, #0
 8007f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	e000      	b.n	8007f72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007f70:	2302      	movs	r3, #2
  }
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	370c      	adds	r7, #12
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr

08007f7e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007f7e:	b480      	push	{r7}
 8007f80:	b085      	sub	sp, #20
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
 8007f86:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b20      	cmp	r3, #32
 8007f92:	d139      	bne.n	8008008 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	d101      	bne.n	8007fa2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007f9e:	2302      	movs	r3, #2
 8007fa0:	e033      	b.n	800800a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2224      	movs	r2, #36	@ 0x24
 8007fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f022 0201 	bic.w	r2, r2, #1
 8007fc0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007fd0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	021b      	lsls	r3, r3, #8
 8007fd6:	68fa      	ldr	r2, [r7, #12]
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	68fa      	ldr	r2, [r7, #12]
 8007fe2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f042 0201 	orr.w	r2, r2, #1
 8007ff2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2220      	movs	r2, #32
 8007ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2200      	movs	r2, #0
 8008000:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008004:	2300      	movs	r3, #0
 8008006:	e000      	b.n	800800a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008008:	2302      	movs	r3, #2
  }
}
 800800a:	4618      	mov	r0, r3
 800800c:	3714      	adds	r7, #20
 800800e:	46bd      	mov	sp, r7
 8008010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008014:	4770      	bx	lr
	...

08008018 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8008018:	b480      	push	{r7}
 800801a:	b083      	sub	sp, #12
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8008020:	4b05      	ldr	r3, [pc, #20]	@ (8008038 <HAL_I2CEx_EnableFastModePlus+0x20>)
 8008022:	685a      	ldr	r2, [r3, #4]
 8008024:	4904      	ldr	r1, [pc, #16]	@ (8008038 <HAL_I2CEx_EnableFastModePlus+0x20>)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	4313      	orrs	r3, r2
 800802a:	604b      	str	r3, [r1, #4]
}
 800802c:	bf00      	nop
 800802e:	370c      	adds	r7, #12
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr
 8008038:	40010000 	.word	0x40010000

0800803c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b084      	sub	sp, #16
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d101      	bne.n	800804e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	e0c0      	b.n	80081d0 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8008054:	b2db      	uxtb	r3, r3
 8008056:	2b00      	cmp	r3, #0
 8008058:	d106      	bne.n	8008068 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f00f fcf2 	bl	8017a4c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2203      	movs	r2, #3
 800806c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4618      	mov	r0, r3
 8008076:	f006 fc92 	bl	800e99e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800807a:	2300      	movs	r3, #0
 800807c:	73fb      	strb	r3, [r7, #15]
 800807e:	e03e      	b.n	80080fe <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008080:	7bfa      	ldrb	r2, [r7, #15]
 8008082:	6879      	ldr	r1, [r7, #4]
 8008084:	4613      	mov	r3, r2
 8008086:	009b      	lsls	r3, r3, #2
 8008088:	4413      	add	r3, r2
 800808a:	00db      	lsls	r3, r3, #3
 800808c:	440b      	add	r3, r1
 800808e:	3311      	adds	r3, #17
 8008090:	2201      	movs	r2, #1
 8008092:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008094:	7bfa      	ldrb	r2, [r7, #15]
 8008096:	6879      	ldr	r1, [r7, #4]
 8008098:	4613      	mov	r3, r2
 800809a:	009b      	lsls	r3, r3, #2
 800809c:	4413      	add	r3, r2
 800809e:	00db      	lsls	r3, r3, #3
 80080a0:	440b      	add	r3, r1
 80080a2:	3310      	adds	r3, #16
 80080a4:	7bfa      	ldrb	r2, [r7, #15]
 80080a6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80080a8:	7bfa      	ldrb	r2, [r7, #15]
 80080aa:	6879      	ldr	r1, [r7, #4]
 80080ac:	4613      	mov	r3, r2
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	4413      	add	r3, r2
 80080b2:	00db      	lsls	r3, r3, #3
 80080b4:	440b      	add	r3, r1
 80080b6:	3313      	adds	r3, #19
 80080b8:	2200      	movs	r2, #0
 80080ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80080bc:	7bfa      	ldrb	r2, [r7, #15]
 80080be:	6879      	ldr	r1, [r7, #4]
 80080c0:	4613      	mov	r3, r2
 80080c2:	009b      	lsls	r3, r3, #2
 80080c4:	4413      	add	r3, r2
 80080c6:	00db      	lsls	r3, r3, #3
 80080c8:	440b      	add	r3, r1
 80080ca:	3320      	adds	r3, #32
 80080cc:	2200      	movs	r2, #0
 80080ce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80080d0:	7bfa      	ldrb	r2, [r7, #15]
 80080d2:	6879      	ldr	r1, [r7, #4]
 80080d4:	4613      	mov	r3, r2
 80080d6:	009b      	lsls	r3, r3, #2
 80080d8:	4413      	add	r3, r2
 80080da:	00db      	lsls	r3, r3, #3
 80080dc:	440b      	add	r3, r1
 80080de:	3324      	adds	r3, #36	@ 0x24
 80080e0:	2200      	movs	r2, #0
 80080e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80080e4:	7bfb      	ldrb	r3, [r7, #15]
 80080e6:	6879      	ldr	r1, [r7, #4]
 80080e8:	1c5a      	adds	r2, r3, #1
 80080ea:	4613      	mov	r3, r2
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	4413      	add	r3, r2
 80080f0:	00db      	lsls	r3, r3, #3
 80080f2:	440b      	add	r3, r1
 80080f4:	2200      	movs	r2, #0
 80080f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80080f8:	7bfb      	ldrb	r3, [r7, #15]
 80080fa:	3301      	adds	r3, #1
 80080fc:	73fb      	strb	r3, [r7, #15]
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	791b      	ldrb	r3, [r3, #4]
 8008102:	7bfa      	ldrb	r2, [r7, #15]
 8008104:	429a      	cmp	r2, r3
 8008106:	d3bb      	bcc.n	8008080 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008108:	2300      	movs	r3, #0
 800810a:	73fb      	strb	r3, [r7, #15]
 800810c:	e044      	b.n	8008198 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800810e:	7bfa      	ldrb	r2, [r7, #15]
 8008110:	6879      	ldr	r1, [r7, #4]
 8008112:	4613      	mov	r3, r2
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	4413      	add	r3, r2
 8008118:	00db      	lsls	r3, r3, #3
 800811a:	440b      	add	r3, r1
 800811c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8008120:	2200      	movs	r2, #0
 8008122:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008124:	7bfa      	ldrb	r2, [r7, #15]
 8008126:	6879      	ldr	r1, [r7, #4]
 8008128:	4613      	mov	r3, r2
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	4413      	add	r3, r2
 800812e:	00db      	lsls	r3, r3, #3
 8008130:	440b      	add	r3, r1
 8008132:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008136:	7bfa      	ldrb	r2, [r7, #15]
 8008138:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800813a:	7bfa      	ldrb	r2, [r7, #15]
 800813c:	6879      	ldr	r1, [r7, #4]
 800813e:	4613      	mov	r3, r2
 8008140:	009b      	lsls	r3, r3, #2
 8008142:	4413      	add	r3, r2
 8008144:	00db      	lsls	r3, r3, #3
 8008146:	440b      	add	r3, r1
 8008148:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800814c:	2200      	movs	r2, #0
 800814e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008150:	7bfa      	ldrb	r2, [r7, #15]
 8008152:	6879      	ldr	r1, [r7, #4]
 8008154:	4613      	mov	r3, r2
 8008156:	009b      	lsls	r3, r3, #2
 8008158:	4413      	add	r3, r2
 800815a:	00db      	lsls	r3, r3, #3
 800815c:	440b      	add	r3, r1
 800815e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8008162:	2200      	movs	r2, #0
 8008164:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008166:	7bfa      	ldrb	r2, [r7, #15]
 8008168:	6879      	ldr	r1, [r7, #4]
 800816a:	4613      	mov	r3, r2
 800816c:	009b      	lsls	r3, r3, #2
 800816e:	4413      	add	r3, r2
 8008170:	00db      	lsls	r3, r3, #3
 8008172:	440b      	add	r3, r1
 8008174:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008178:	2200      	movs	r2, #0
 800817a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800817c:	7bfa      	ldrb	r2, [r7, #15]
 800817e:	6879      	ldr	r1, [r7, #4]
 8008180:	4613      	mov	r3, r2
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	4413      	add	r3, r2
 8008186:	00db      	lsls	r3, r3, #3
 8008188:	440b      	add	r3, r1
 800818a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800818e:	2200      	movs	r2, #0
 8008190:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008192:	7bfb      	ldrb	r3, [r7, #15]
 8008194:	3301      	adds	r3, #1
 8008196:	73fb      	strb	r3, [r7, #15]
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	791b      	ldrb	r3, [r3, #4]
 800819c:	7bfa      	ldrb	r2, [r7, #15]
 800819e:	429a      	cmp	r2, r3
 80081a0:	d3b5      	bcc.n	800810e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6818      	ldr	r0, [r3, #0]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	3304      	adds	r3, #4
 80081aa:	e893 0006 	ldmia.w	r3, {r1, r2}
 80081ae:	f006 fc11 	bl	800e9d4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2200      	movs	r2, #0
 80081b6:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	7a9b      	ldrb	r3, [r3, #10]
 80081c4:	2b01      	cmp	r3, #1
 80081c6:	d102      	bne.n	80081ce <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f001 fc7c 	bl	8009ac6 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80081ce:	2300      	movs	r3, #0
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3710      	adds	r7, #16
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}

080081d8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d101      	bne.n	80081ee <HAL_PCD_Start+0x16>
 80081ea:	2302      	movs	r3, #2
 80081ec:	e012      	b.n	8008214 <HAL_PCD_Start+0x3c>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2201      	movs	r2, #1
 80081f2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4618      	mov	r0, r3
 80081fc:	f006 fbb8 	bl	800e970 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4618      	mov	r0, r3
 8008206:	f008 f9ad 	bl	8010564 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008212:	2300      	movs	r3, #0
}
 8008214:	4618      	mov	r0, r3
 8008216:	3708      	adds	r7, #8
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}

0800821c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b084      	sub	sp, #16
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4618      	mov	r0, r3
 800822a:	f008 f9b2 	bl	8010592 <USB_ReadInterrupts>
 800822e:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008236:	2b00      	cmp	r3, #0
 8008238:	d003      	beq.n	8008242 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 fb33 	bl	80088a6 <PCD_EP_ISR_Handler>

    return;
 8008240:	e110      	b.n	8008464 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008248:	2b00      	cmp	r3, #0
 800824a:	d013      	beq.n	8008274 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008254:	b29a      	uxth	r2, r3
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800825e:	b292      	uxth	r2, r2
 8008260:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f00f fc94 	bl	8017b92 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800826a:	2100      	movs	r1, #0
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f000 f8fc 	bl	800846a <HAL_PCD_SetAddress>

    return;
 8008272:	e0f7      	b.n	8008464 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00c      	beq.n	8008298 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008286:	b29a      	uxth	r2, r3
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008290:	b292      	uxth	r2, r2
 8008292:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008296:	e0e5      	b.n	8008464 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d00c      	beq.n	80082bc <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80082aa:	b29a      	uxth	r2, r3
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80082b4:	b292      	uxth	r2, r2
 80082b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80082ba:	e0d3      	b.n	8008464 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d034      	beq.n	8008330 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80082ce:	b29a      	uxth	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f022 0204 	bic.w	r2, r2, #4
 80082d8:	b292      	uxth	r2, r2
 80082da:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80082e6:	b29a      	uxth	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f022 0208 	bic.w	r2, r2, #8
 80082f0:	b292      	uxth	r2, r2
 80082f2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d107      	bne.n	8008310 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2200      	movs	r2, #0
 8008304:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008308:	2100      	movs	r1, #0
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f00f fe4c 	bl	8017fa8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f00f fc77 	bl	8017c04 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800831e:	b29a      	uxth	r2, r3
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008328:	b292      	uxth	r2, r2
 800832a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800832e:	e099      	b.n	8008464 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008336:	2b00      	cmp	r3, #0
 8008338:	d027      	beq.n	800838a <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008342:	b29a      	uxth	r2, r3
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f042 0208 	orr.w	r2, r2, #8
 800834c:	b292      	uxth	r2, r2
 800834e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800835a:	b29a      	uxth	r2, r3
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008364:	b292      	uxth	r2, r2
 8008366:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008372:	b29a      	uxth	r2, r3
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f042 0204 	orr.w	r2, r2, #4
 800837c:	b292      	uxth	r2, r2
 800837e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f00f fc24 	bl	8017bd0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008388:	e06c      	b.n	8008464 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008390:	2b00      	cmp	r3, #0
 8008392:	d040      	beq.n	8008416 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800839c:	b29a      	uxth	r2, r3
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80083a6:	b292      	uxth	r2, r2
 80083a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d12b      	bne.n	800840e <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80083be:	b29a      	uxth	r2, r3
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f042 0204 	orr.w	r2, r2, #4
 80083c8:	b292      	uxth	r2, r2
 80083ca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80083d6:	b29a      	uxth	r2, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f042 0208 	orr.w	r2, r2, #8
 80083e0:	b292      	uxth	r2, r2
 80083e2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2201      	movs	r2, #1
 80083ea:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	089b      	lsrs	r3, r3, #2
 80083fa:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008404:	2101      	movs	r1, #1
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f00f fdce 	bl	8017fa8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800840c:	e02a      	b.n	8008464 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f00f fbde 	bl	8017bd0 <HAL_PCD_SuspendCallback>
    return;
 8008414:	e026      	b.n	8008464 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800841c:	2b00      	cmp	r3, #0
 800841e:	d00f      	beq.n	8008440 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008428:	b29a      	uxth	r2, r3
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008432:	b292      	uxth	r2, r2
 8008434:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f00f fb9c 	bl	8017b76 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800843e:	e011      	b.n	8008464 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008446:	2b00      	cmp	r3, #0
 8008448:	d00c      	beq.n	8008464 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008452:	b29a      	uxth	r2, r3
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800845c:	b292      	uxth	r2, r2
 800845e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008462:	bf00      	nop
  }
}
 8008464:	3710      	adds	r7, #16
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}

0800846a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800846a:	b580      	push	{r7, lr}
 800846c:	b082      	sub	sp, #8
 800846e:	af00      	add	r7, sp, #0
 8008470:	6078      	str	r0, [r7, #4]
 8008472:	460b      	mov	r3, r1
 8008474:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800847c:	2b01      	cmp	r3, #1
 800847e:	d101      	bne.n	8008484 <HAL_PCD_SetAddress+0x1a>
 8008480:	2302      	movs	r3, #2
 8008482:	e012      	b.n	80084aa <HAL_PCD_SetAddress+0x40>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2201      	movs	r2, #1
 8008488:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	78fa      	ldrb	r2, [r7, #3]
 8008490:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	78fa      	ldrb	r2, [r7, #3]
 8008498:	4611      	mov	r1, r2
 800849a:	4618      	mov	r0, r3
 800849c:	f008 f84e 	bl	801053c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2200      	movs	r2, #0
 80084a4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80084a8:	2300      	movs	r3, #0
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3708      	adds	r7, #8
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}

080084b2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80084b2:	b580      	push	{r7, lr}
 80084b4:	b084      	sub	sp, #16
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	6078      	str	r0, [r7, #4]
 80084ba:	4608      	mov	r0, r1
 80084bc:	4611      	mov	r1, r2
 80084be:	461a      	mov	r2, r3
 80084c0:	4603      	mov	r3, r0
 80084c2:	70fb      	strb	r3, [r7, #3]
 80084c4:	460b      	mov	r3, r1
 80084c6:	803b      	strh	r3, [r7, #0]
 80084c8:	4613      	mov	r3, r2
 80084ca:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80084cc:	2300      	movs	r3, #0
 80084ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80084d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	da0e      	bge.n	80084f6 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80084d8:	78fb      	ldrb	r3, [r7, #3]
 80084da:	f003 0207 	and.w	r2, r3, #7
 80084de:	4613      	mov	r3, r2
 80084e0:	009b      	lsls	r3, r3, #2
 80084e2:	4413      	add	r3, r2
 80084e4:	00db      	lsls	r3, r3, #3
 80084e6:	3310      	adds	r3, #16
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	4413      	add	r3, r2
 80084ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2201      	movs	r2, #1
 80084f2:	705a      	strb	r2, [r3, #1]
 80084f4:	e00e      	b.n	8008514 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80084f6:	78fb      	ldrb	r3, [r7, #3]
 80084f8:	f003 0207 	and.w	r2, r3, #7
 80084fc:	4613      	mov	r3, r2
 80084fe:	009b      	lsls	r3, r3, #2
 8008500:	4413      	add	r3, r2
 8008502:	00db      	lsls	r3, r3, #3
 8008504:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	4413      	add	r3, r2
 800850c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2200      	movs	r2, #0
 8008512:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008514:	78fb      	ldrb	r3, [r7, #3]
 8008516:	f003 0307 	and.w	r3, r3, #7
 800851a:	b2da      	uxtb	r2, r3
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8008520:	883b      	ldrh	r3, [r7, #0]
 8008522:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	78ba      	ldrb	r2, [r7, #2]
 800852e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008530:	78bb      	ldrb	r3, [r7, #2]
 8008532:	2b02      	cmp	r3, #2
 8008534:	d102      	bne.n	800853c <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2200      	movs	r2, #0
 800853a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008542:	2b01      	cmp	r3, #1
 8008544:	d101      	bne.n	800854a <HAL_PCD_EP_Open+0x98>
 8008546:	2302      	movs	r3, #2
 8008548:	e00e      	b.n	8008568 <HAL_PCD_EP_Open+0xb6>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2201      	movs	r2, #1
 800854e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	68f9      	ldr	r1, [r7, #12]
 8008558:	4618      	mov	r0, r3
 800855a:	f006 fa71 	bl	800ea40 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8008566:	7afb      	ldrb	r3, [r7, #11]
}
 8008568:	4618      	mov	r0, r3
 800856a:	3710      	adds	r7, #16
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	460b      	mov	r3, r1
 800857a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800857c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008580:	2b00      	cmp	r3, #0
 8008582:	da0e      	bge.n	80085a2 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008584:	78fb      	ldrb	r3, [r7, #3]
 8008586:	f003 0207 	and.w	r2, r3, #7
 800858a:	4613      	mov	r3, r2
 800858c:	009b      	lsls	r3, r3, #2
 800858e:	4413      	add	r3, r2
 8008590:	00db      	lsls	r3, r3, #3
 8008592:	3310      	adds	r3, #16
 8008594:	687a      	ldr	r2, [r7, #4]
 8008596:	4413      	add	r3, r2
 8008598:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2201      	movs	r2, #1
 800859e:	705a      	strb	r2, [r3, #1]
 80085a0:	e00e      	b.n	80085c0 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80085a2:	78fb      	ldrb	r3, [r7, #3]
 80085a4:	f003 0207 	and.w	r2, r3, #7
 80085a8:	4613      	mov	r3, r2
 80085aa:	009b      	lsls	r3, r3, #2
 80085ac:	4413      	add	r3, r2
 80085ae:	00db      	lsls	r3, r3, #3
 80085b0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	4413      	add	r3, r2
 80085b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2200      	movs	r2, #0
 80085be:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80085c0:	78fb      	ldrb	r3, [r7, #3]
 80085c2:	f003 0307 	and.w	r3, r3, #7
 80085c6:	b2da      	uxtb	r2, r3
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d101      	bne.n	80085da <HAL_PCD_EP_Close+0x6a>
 80085d6:	2302      	movs	r3, #2
 80085d8:	e00e      	b.n	80085f8 <HAL_PCD_EP_Close+0x88>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2201      	movs	r2, #1
 80085de:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	68f9      	ldr	r1, [r7, #12]
 80085e8:	4618      	mov	r0, r3
 80085ea:	f006 ff11 	bl	800f410 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2200      	movs	r2, #0
 80085f2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80085f6:	2300      	movs	r3, #0
}
 80085f8:	4618      	mov	r0, r3
 80085fa:	3710      	adds	r7, #16
 80085fc:	46bd      	mov	sp, r7
 80085fe:	bd80      	pop	{r7, pc}

08008600 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b086      	sub	sp, #24
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	607a      	str	r2, [r7, #4]
 800860a:	603b      	str	r3, [r7, #0]
 800860c:	460b      	mov	r3, r1
 800860e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008610:	7afb      	ldrb	r3, [r7, #11]
 8008612:	f003 0207 	and.w	r2, r3, #7
 8008616:	4613      	mov	r3, r2
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	4413      	add	r3, r2
 800861c:	00db      	lsls	r3, r3, #3
 800861e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008622:	68fa      	ldr	r2, [r7, #12]
 8008624:	4413      	add	r3, r2
 8008626:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	687a      	ldr	r2, [r7, #4]
 800862c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	683a      	ldr	r2, [r7, #0]
 8008632:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	2200      	movs	r2, #0
 8008638:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	2200      	movs	r2, #0
 800863e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008640:	7afb      	ldrb	r3, [r7, #11]
 8008642:	f003 0307 	and.w	r3, r3, #7
 8008646:	b2da      	uxtb	r2, r3
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	6979      	ldr	r1, [r7, #20]
 8008652:	4618      	mov	r0, r3
 8008654:	f007 f8c9 	bl	800f7ea <USB_EPStartXfer>

  return HAL_OK;
 8008658:	2300      	movs	r3, #0
}
 800865a:	4618      	mov	r0, r3
 800865c:	3718      	adds	r7, #24
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}

08008662 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008662:	b480      	push	{r7}
 8008664:	b083      	sub	sp, #12
 8008666:	af00      	add	r7, sp, #0
 8008668:	6078      	str	r0, [r7, #4]
 800866a:	460b      	mov	r3, r1
 800866c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800866e:	78fb      	ldrb	r3, [r7, #3]
 8008670:	f003 0207 	and.w	r2, r3, #7
 8008674:	6879      	ldr	r1, [r7, #4]
 8008676:	4613      	mov	r3, r2
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	4413      	add	r3, r2
 800867c:	00db      	lsls	r3, r3, #3
 800867e:	440b      	add	r3, r1
 8008680:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8008684:	681b      	ldr	r3, [r3, #0]
}
 8008686:	4618      	mov	r0, r3
 8008688:	370c      	adds	r7, #12
 800868a:	46bd      	mov	sp, r7
 800868c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008690:	4770      	bx	lr

08008692 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008692:	b580      	push	{r7, lr}
 8008694:	b086      	sub	sp, #24
 8008696:	af00      	add	r7, sp, #0
 8008698:	60f8      	str	r0, [r7, #12]
 800869a:	607a      	str	r2, [r7, #4]
 800869c:	603b      	str	r3, [r7, #0]
 800869e:	460b      	mov	r3, r1
 80086a0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80086a2:	7afb      	ldrb	r3, [r7, #11]
 80086a4:	f003 0207 	and.w	r2, r3, #7
 80086a8:	4613      	mov	r3, r2
 80086aa:	009b      	lsls	r3, r3, #2
 80086ac:	4413      	add	r3, r2
 80086ae:	00db      	lsls	r3, r3, #3
 80086b0:	3310      	adds	r3, #16
 80086b2:	68fa      	ldr	r2, [r7, #12]
 80086b4:	4413      	add	r3, r2
 80086b6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	683a      	ldr	r2, [r7, #0]
 80086c2:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80086cc:	697b      	ldr	r3, [r7, #20]
 80086ce:	683a      	ldr	r2, [r7, #0]
 80086d0:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	2200      	movs	r2, #0
 80086d6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	2201      	movs	r2, #1
 80086dc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80086de:	7afb      	ldrb	r3, [r7, #11]
 80086e0:	f003 0307 	and.w	r3, r3, #7
 80086e4:	b2da      	uxtb	r2, r3
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	6979      	ldr	r1, [r7, #20]
 80086f0:	4618      	mov	r0, r3
 80086f2:	f007 f87a 	bl	800f7ea <USB_EPStartXfer>

  return HAL_OK;
 80086f6:	2300      	movs	r3, #0
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3718      	adds	r7, #24
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b084      	sub	sp, #16
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	460b      	mov	r3, r1
 800870a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800870c:	78fb      	ldrb	r3, [r7, #3]
 800870e:	f003 0307 	and.w	r3, r3, #7
 8008712:	687a      	ldr	r2, [r7, #4]
 8008714:	7912      	ldrb	r2, [r2, #4]
 8008716:	4293      	cmp	r3, r2
 8008718:	d901      	bls.n	800871e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800871a:	2301      	movs	r3, #1
 800871c:	e03e      	b.n	800879c <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800871e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008722:	2b00      	cmp	r3, #0
 8008724:	da0e      	bge.n	8008744 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008726:	78fb      	ldrb	r3, [r7, #3]
 8008728:	f003 0207 	and.w	r2, r3, #7
 800872c:	4613      	mov	r3, r2
 800872e:	009b      	lsls	r3, r3, #2
 8008730:	4413      	add	r3, r2
 8008732:	00db      	lsls	r3, r3, #3
 8008734:	3310      	adds	r3, #16
 8008736:	687a      	ldr	r2, [r7, #4]
 8008738:	4413      	add	r3, r2
 800873a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2201      	movs	r2, #1
 8008740:	705a      	strb	r2, [r3, #1]
 8008742:	e00c      	b.n	800875e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008744:	78fa      	ldrb	r2, [r7, #3]
 8008746:	4613      	mov	r3, r2
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	4413      	add	r3, r2
 800874c:	00db      	lsls	r3, r3, #3
 800874e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	4413      	add	r3, r2
 8008756:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	2200      	movs	r2, #0
 800875c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2201      	movs	r2, #1
 8008762:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008764:	78fb      	ldrb	r3, [r7, #3]
 8008766:	f003 0307 	and.w	r3, r3, #7
 800876a:	b2da      	uxtb	r2, r3
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008776:	2b01      	cmp	r3, #1
 8008778:	d101      	bne.n	800877e <HAL_PCD_EP_SetStall+0x7e>
 800877a:	2302      	movs	r3, #2
 800877c:	e00e      	b.n	800879c <HAL_PCD_EP_SetStall+0x9c>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2201      	movs	r2, #1
 8008782:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	68f9      	ldr	r1, [r7, #12]
 800878c:	4618      	mov	r0, r3
 800878e:	f007 fddb 	bl	8010348 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2200      	movs	r2, #0
 8008796:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800879a:	2300      	movs	r3, #0
}
 800879c:	4618      	mov	r0, r3
 800879e:	3710      	adds	r7, #16
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bd80      	pop	{r7, pc}

080087a4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b084      	sub	sp, #16
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
 80087ac:	460b      	mov	r3, r1
 80087ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80087b0:	78fb      	ldrb	r3, [r7, #3]
 80087b2:	f003 030f 	and.w	r3, r3, #15
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	7912      	ldrb	r2, [r2, #4]
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d901      	bls.n	80087c2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80087be:	2301      	movs	r3, #1
 80087c0:	e040      	b.n	8008844 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80087c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	da0e      	bge.n	80087e8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80087ca:	78fb      	ldrb	r3, [r7, #3]
 80087cc:	f003 0207 	and.w	r2, r3, #7
 80087d0:	4613      	mov	r3, r2
 80087d2:	009b      	lsls	r3, r3, #2
 80087d4:	4413      	add	r3, r2
 80087d6:	00db      	lsls	r3, r3, #3
 80087d8:	3310      	adds	r3, #16
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	4413      	add	r3, r2
 80087de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2201      	movs	r2, #1
 80087e4:	705a      	strb	r2, [r3, #1]
 80087e6:	e00e      	b.n	8008806 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80087e8:	78fb      	ldrb	r3, [r7, #3]
 80087ea:	f003 0207 	and.w	r2, r3, #7
 80087ee:	4613      	mov	r3, r2
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	4413      	add	r3, r2
 80087f4:	00db      	lsls	r3, r3, #3
 80087f6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	4413      	add	r3, r2
 80087fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2200      	movs	r2, #0
 8008804:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2200      	movs	r2, #0
 800880a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800880c:	78fb      	ldrb	r3, [r7, #3]
 800880e:	f003 0307 	and.w	r3, r3, #7
 8008812:	b2da      	uxtb	r2, r3
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800881e:	2b01      	cmp	r3, #1
 8008820:	d101      	bne.n	8008826 <HAL_PCD_EP_ClrStall+0x82>
 8008822:	2302      	movs	r3, #2
 8008824:	e00e      	b.n	8008844 <HAL_PCD_EP_ClrStall+0xa0>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2201      	movs	r2, #1
 800882a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	68f9      	ldr	r1, [r7, #12]
 8008834:	4618      	mov	r0, r3
 8008836:	f007 fdd8 	bl	80103ea <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2200      	movs	r2, #0
 800883e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008842:	2300      	movs	r3, #0
}
 8008844:	4618      	mov	r0, r3
 8008846:	3710      	adds	r7, #16
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b082      	sub	sp, #8
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	460b      	mov	r3, r1
 8008856:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800885e:	2b01      	cmp	r3, #1
 8008860:	d101      	bne.n	8008866 <HAL_PCD_EP_Flush+0x1a>
 8008862:	2302      	movs	r3, #2
 8008864:	e01b      	b.n	800889e <HAL_PCD_EP_Flush+0x52>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2201      	movs	r2, #1
 800886a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  if ((ep_addr & 0x80U) == 0x80U)
 800886e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008872:	2b00      	cmp	r3, #0
 8008874:	da09      	bge.n	800888a <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681a      	ldr	r2, [r3, #0]
 800887a:	78fb      	ldrb	r3, [r7, #3]
 800887c:	f003 0307 	and.w	r3, r3, #7
 8008880:	4619      	mov	r1, r3
 8008882:	4610      	mov	r0, r2
 8008884:	f006 f8c4 	bl	800ea10 <USB_FlushTxFifo>
 8008888:	e004      	b.n	8008894 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4618      	mov	r0, r3
 8008890:	f006 f8ca 	bl	800ea28 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2200      	movs	r2, #0
 8008898:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800889c:	2300      	movs	r3, #0
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3708      	adds	r7, #8
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}

080088a6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80088a6:	b580      	push	{r7, lr}
 80088a8:	b094      	sub	sp, #80	@ 0x50
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80088ae:	e374      	b.n	8008f9a <PCD_EP_ISR_Handler+0x6f4>
  {
    wIstr = hpcd->Instance->ISTR;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80088b8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80088bc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	f003 030f 	and.w	r3, r3, #15
 80088c6:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

    if (epindex == 0U)
 80088ca:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	f040 8143 	bne.w	8008b5a <PCD_EP_ISR_Handler+0x2b4>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80088d4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80088d8:	f003 0310 	and.w	r3, r3, #16
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d14c      	bne.n	800897a <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	881b      	ldrh	r3, [r3, #0]
 80088e6:	b29b      	uxth	r3, r3
 80088e8:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80088ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088f0:	817b      	strh	r3, [r7, #10]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	897b      	ldrh	r3, [r7, #10]
 80088f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008900:	b29b      	uxth	r3, r3
 8008902:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	3310      	adds	r3, #16
 8008908:	64bb      	str	r3, [r7, #72]	@ 0x48

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008912:	b29b      	uxth	r3, r3
 8008914:	461a      	mov	r2, r3
 8008916:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008918:	781b      	ldrb	r3, [r3, #0]
 800891a:	00db      	lsls	r3, r3, #3
 800891c:	4413      	add	r3, r2
 800891e:	687a      	ldr	r2, [r7, #4]
 8008920:	6812      	ldr	r2, [r2, #0]
 8008922:	4413      	add	r3, r2
 8008924:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008928:	881b      	ldrh	r3, [r3, #0]
 800892a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800892e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008930:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8008932:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008934:	695a      	ldr	r2, [r3, #20]
 8008936:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008938:	69db      	ldr	r3, [r3, #28]
 800893a:	441a      	add	r2, r3
 800893c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800893e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008940:	2100      	movs	r1, #0
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f00f f8fd 	bl	8017b42 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	7b1b      	ldrb	r3, [r3, #12]
 800894c:	b2db      	uxtb	r3, r3
 800894e:	2b00      	cmp	r3, #0
 8008950:	f000 8323 	beq.w	8008f9a <PCD_EP_ISR_Handler+0x6f4>
 8008954:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008956:	699b      	ldr	r3, [r3, #24]
 8008958:	2b00      	cmp	r3, #0
 800895a:	f040 831e 	bne.w	8008f9a <PCD_EP_ISR_Handler+0x6f4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	7b1b      	ldrb	r3, [r3, #12]
 8008962:	b2db      	uxtb	r3, r3
 8008964:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008968:	b2da      	uxtb	r2, r3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2200      	movs	r2, #0
 8008976:	731a      	strb	r2, [r3, #12]
 8008978:	e30f      	b.n	8008f9a <PCD_EP_ISR_Handler+0x6f4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008980:	64bb      	str	r3, [r7, #72]	@ 0x48
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	881b      	ldrh	r3, [r3, #0]
 8008988:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800898a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800898c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008990:	2b00      	cmp	r3, #0
 8008992:	d07b      	beq.n	8008a8c <PCD_EP_ISR_Handler+0x1e6>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800899c:	b29b      	uxth	r3, r3
 800899e:	461a      	mov	r2, r3
 80089a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089a2:	781b      	ldrb	r3, [r3, #0]
 80089a4:	00db      	lsls	r3, r3, #3
 80089a6:	4413      	add	r3, r2
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	6812      	ldr	r2, [r2, #0]
 80089ac:	4413      	add	r3, r2
 80089ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80089b2:	881b      	ldrh	r3, [r3, #0]
 80089b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80089b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089ba:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 80089bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089be:	69db      	ldr	r3, [r3, #28]
 80089c0:	2b08      	cmp	r3, #8
 80089c2:	d044      	beq.n	8008a4e <PCD_EP_ISR_Handler+0x1a8>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	881b      	ldrh	r3, [r3, #0]
 80089ca:	b29b      	uxth	r3, r3
 80089cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80089d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089d4:	823b      	strh	r3, [r7, #16]
 80089d6:	8a3b      	ldrh	r3, [r7, #16]
 80089d8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80089dc:	823b      	strh	r3, [r7, #16]
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681a      	ldr	r2, [r3, #0]
 80089e2:	8a3b      	ldrh	r3, [r7, #16]
 80089e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	881b      	ldrh	r3, [r3, #0]
 80089fe:	b29b      	uxth	r3, r3
 8008a00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a08:	81fb      	strh	r3, [r7, #14]
 8008a0a:	89fb      	ldrh	r3, [r7, #14]
 8008a0c:	f083 0310 	eor.w	r3, r3, #16
 8008a10:	81fb      	strh	r3, [r7, #14]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	89fb      	ldrh	r3, [r7, #14]
 8008a18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	8013      	strh	r3, [r2, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	881b      	ldrh	r3, [r3, #0]
 8008a32:	b29a      	uxth	r2, r3
 8008a34:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008a38:	4013      	ands	r3, r2
 8008a3a:	81bb      	strh	r3, [r7, #12]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	89ba      	ldrh	r2, [r7, #12]
 8008a42:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008a46:	b292      	uxth	r2, r2
 8008a48:	801a      	strh	r2, [r3, #0]

            return HAL_OK;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	e2af      	b.n	8008fae <PCD_EP_ISR_Handler+0x708>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6818      	ldr	r0, [r3, #0]
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8008a58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a5a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8008a5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a5e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	f007 fde9 	bl	8010638 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	881b      	ldrh	r3, [r3, #0]
 8008a6c:	b29a      	uxth	r2, r3
 8008a6e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008a72:	4013      	ands	r3, r2
 8008a74:	827b      	strh	r3, [r7, #18]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	8a7a      	ldrh	r2, [r7, #18]
 8008a7c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008a80:	b292      	uxth	r2, r2
 8008a82:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f00f f82f 	bl	8017ae8 <HAL_PCD_SetupStageCallback>
 8008a8a:	e286      	b.n	8008f9a <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008a8c:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	f280 8282 	bge.w	8008f9a <PCD_EP_ISR_Handler+0x6f4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	881b      	ldrh	r3, [r3, #0]
 8008a9c:	b29a      	uxth	r2, r3
 8008a9e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008aa2:	4013      	ands	r3, r2
 8008aa4:	82fb      	strh	r3, [r7, #22]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	8afa      	ldrh	r2, [r7, #22]
 8008aac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008ab0:	b292      	uxth	r2, r2
 8008ab2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	461a      	mov	r2, r3
 8008ac0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	00db      	lsls	r3, r3, #3
 8008ac6:	4413      	add	r3, r2
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	6812      	ldr	r2, [r2, #0]
 8008acc:	4413      	add	r3, r2
 8008ace:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008ad2:	881b      	ldrh	r3, [r3, #0]
 8008ad4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008ad8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ada:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 8008adc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ade:	69db      	ldr	r3, [r3, #28]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d11e      	bne.n	8008b22 <PCD_EP_ISR_Handler+0x27c>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	881b      	ldrh	r3, [r3, #0]
 8008aea:	b29b      	uxth	r3, r3
 8008aec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008af0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008af4:	82bb      	strh	r3, [r7, #20]
 8008af6:	8abb      	ldrh	r3, [r7, #20]
 8008af8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008afc:	82bb      	strh	r3, [r7, #20]
 8008afe:	8abb      	ldrh	r3, [r7, #20]
 8008b00:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008b04:	82bb      	strh	r3, [r7, #20]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	8abb      	ldrh	r3, [r7, #20]
 8008b0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b1c:	b29b      	uxth	r3, r3
 8008b1e:	8013      	strh	r3, [r2, #0]
 8008b20:	e23b      	b.n	8008f9a <PCD_EP_ISR_Handler+0x6f4>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 8008b22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b24:	695b      	ldr	r3, [r3, #20]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	f000 8237 	beq.w	8008f9a <PCD_EP_ISR_Handler+0x6f4>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6818      	ldr	r0, [r3, #0]
 8008b30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b32:	6959      	ldr	r1, [r3, #20]
 8008b34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b36:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 8008b38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b3a:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008b3c:	b29b      	uxth	r3, r3
 8008b3e:	f007 fd7b 	bl	8010638 <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 8008b42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b44:	695a      	ldr	r2, [r3, #20]
 8008b46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b48:	69db      	ldr	r3, [r3, #28]
 8008b4a:	441a      	add	r2, r3
 8008b4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b4e:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008b50:	2100      	movs	r1, #0
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f00e ffda 	bl	8017b0c <HAL_PCD_DataOutStageCallback>
 8008b58:	e21f      	b.n	8008f9a <PCD_EP_ISR_Handler+0x6f4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	461a      	mov	r2, r3
 8008b60:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008b64:	009b      	lsls	r3, r3, #2
 8008b66:	4413      	add	r3, r2
 8008b68:	881b      	ldrh	r3, [r3, #0]
 8008b6a:	87fb      	strh	r3, [r7, #62]	@ 0x3e

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008b6c:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	f280 80f5 	bge.w	8008d60 <PCD_EP_ISR_Handler+0x4ba>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008b80:	009b      	lsls	r3, r3, #2
 8008b82:	4413      	add	r3, r2
 8008b84:	881b      	ldrh	r3, [r3, #0]
 8008b86:	b29a      	uxth	r2, r3
 8008b88:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008b8c:	4013      	ands	r3, r2
 8008b8e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	461a      	mov	r2, r3
 8008b98:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008b9c:	009b      	lsls	r3, r3, #2
 8008b9e:	4413      	add	r3, r2
 8008ba0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008ba4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008ba8:	b292      	uxth	r2, r2
 8008baa:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8008bac:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8008bb0:	4613      	mov	r3, r2
 8008bb2:	009b      	lsls	r3, r3, #2
 8008bb4:	4413      	add	r3, r2
 8008bb6:	00db      	lsls	r3, r3, #3
 8008bb8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008bbc:	687a      	ldr	r2, [r7, #4]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8008bc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bc4:	7b1b      	ldrb	r3, [r3, #12]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d123      	bne.n	8008c12 <PCD_EP_ISR_Handler+0x36c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bd2:	b29b      	uxth	r3, r3
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bd8:	781b      	ldrb	r3, [r3, #0]
 8008bda:	00db      	lsls	r3, r3, #3
 8008bdc:	4413      	add	r3, r2
 8008bde:	687a      	ldr	r2, [r7, #4]
 8008be0:	6812      	ldr	r2, [r2, #0]
 8008be2:	4413      	add	r3, r2
 8008be4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008be8:	881b      	ldrh	r3, [r3, #0]
 8008bea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008bee:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

          if (count != 0U)
 8008bf2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	f000 808d 	beq.w	8008d16 <PCD_EP_ISR_Handler+0x470>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6818      	ldr	r0, [r3, #0]
 8008c00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c02:	6959      	ldr	r1, [r3, #20]
 8008c04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c06:	88da      	ldrh	r2, [r3, #6]
 8008c08:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008c0c:	f007 fd14 	bl	8010638 <USB_ReadPMA>
 8008c10:	e081      	b.n	8008d16 <PCD_EP_ISR_Handler+0x470>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8008c12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c14:	78db      	ldrb	r3, [r3, #3]
 8008c16:	2b02      	cmp	r3, #2
 8008c18:	d109      	bne.n	8008c2e <PCD_EP_ISR_Handler+0x388>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008c1a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f000 f9c8 	bl	8008fb6 <HAL_PCD_EP_DB_Receive>
 8008c26:	4603      	mov	r3, r0
 8008c28:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008c2c:	e073      	b.n	8008d16 <PCD_EP_ISR_Handler+0x470>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	461a      	mov	r2, r3
 8008c34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	4413      	add	r3, r2
 8008c3c:	881b      	ldrh	r3, [r3, #0]
 8008c3e:	b29b      	uxth	r3, r3
 8008c40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c48:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	461a      	mov	r2, r3
 8008c52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c54:	781b      	ldrb	r3, [r3, #0]
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	441a      	add	r2, r3
 8008c5a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8008c5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c6a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	461a      	mov	r2, r3
 8008c78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c7a:	781b      	ldrb	r3, [r3, #0]
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	4413      	add	r3, r2
 8008c80:	881b      	ldrh	r3, [r3, #0]
 8008c82:	b29b      	uxth	r3, r3
 8008c84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d022      	beq.n	8008cd2 <PCD_EP_ISR_Handler+0x42c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	461a      	mov	r2, r3
 8008c98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	00db      	lsls	r3, r3, #3
 8008c9e:	4413      	add	r3, r2
 8008ca0:	687a      	ldr	r2, [r7, #4]
 8008ca2:	6812      	ldr	r2, [r2, #0]
 8008ca4:	4413      	add	r3, r2
 8008ca6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008caa:	881b      	ldrh	r3, [r3, #0]
 8008cac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008cb0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8008cb4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d02c      	beq.n	8008d16 <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6818      	ldr	r0, [r3, #0]
 8008cc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008cc2:	6959      	ldr	r1, [r3, #20]
 8008cc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008cc6:	891a      	ldrh	r2, [r3, #8]
 8008cc8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008ccc:	f007 fcb4 	bl	8010638 <USB_ReadPMA>
 8008cd0:	e021      	b.n	8008d16 <PCD_EP_ISR_Handler+0x470>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cda:	b29b      	uxth	r3, r3
 8008cdc:	461a      	mov	r2, r3
 8008cde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	00db      	lsls	r3, r3, #3
 8008ce4:	4413      	add	r3, r2
 8008ce6:	687a      	ldr	r2, [r7, #4]
 8008ce8:	6812      	ldr	r2, [r2, #0]
 8008cea:	4413      	add	r3, r2
 8008cec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008cf0:	881b      	ldrh	r3, [r3, #0]
 8008cf2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008cf6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8008cfa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d009      	beq.n	8008d16 <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6818      	ldr	r0, [r3, #0]
 8008d06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d08:	6959      	ldr	r1, [r3, #20]
 8008d0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d0c:	895a      	ldrh	r2, [r3, #10]
 8008d0e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008d12:	f007 fc91 	bl	8010638 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008d16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d18:	69da      	ldr	r2, [r3, #28]
 8008d1a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008d1e:	441a      	add	r2, r3
 8008d20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d22:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008d24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d26:	699b      	ldr	r3, [r3, #24]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d005      	beq.n	8008d38 <PCD_EP_ISR_Handler+0x492>
 8008d2c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8008d30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d32:	691b      	ldr	r3, [r3, #16]
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d206      	bcs.n	8008d46 <PCD_EP_ISR_Handler+0x4a0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008d38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f00e fee4 	bl	8017b0c <HAL_PCD_DataOutStageCallback>
 8008d44:	e00c      	b.n	8008d60 <PCD_EP_ISR_Handler+0x4ba>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
           ep->xfer_buff += count;
 8008d46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d48:	695a      	ldr	r2, [r3, #20]
 8008d4a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008d4e:	441a      	add	r2, r3
 8008d50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d52:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f006 fd45 	bl	800f7ea <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008d60:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	f000 8117 	beq.w	8008f9a <PCD_EP_ISR_Handler+0x6f4>
      {
        ep = &hpcd->IN_ep[epindex];
 8008d6c:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8008d70:	4613      	mov	r3, r2
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	4413      	add	r3, r2
 8008d76:	00db      	lsls	r3, r3, #3
 8008d78:	3310      	adds	r3, #16
 8008d7a:	687a      	ldr	r2, [r7, #4]
 8008d7c:	4413      	add	r3, r2
 8008d7e:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	461a      	mov	r2, r3
 8008d86:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008d8a:	009b      	lsls	r3, r3, #2
 8008d8c:	4413      	add	r3, r2
 8008d8e:	881b      	ldrh	r3, [r3, #0]
 8008d90:	b29b      	uxth	r3, r3
 8008d92:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008d96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d9a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	461a      	mov	r2, r3
 8008da2:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	441a      	add	r2, r3
 8008daa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008dac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008db0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008db4:	b29b      	uxth	r3, r3
 8008db6:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008db8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dba:	78db      	ldrb	r3, [r3, #3]
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	f040 80a1 	bne.w	8008f04 <PCD_EP_ISR_Handler+0x65e>
        {
          ep->xfer_len = 0U;
 8008dc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008dc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dca:	7b1b      	ldrb	r3, [r3, #12]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	f000 8092 	beq.w	8008ef6 <PCD_EP_ISR_Handler+0x650>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008dd2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d046      	beq.n	8008e6a <PCD_EP_ISR_Handler+0x5c4>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008ddc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dde:	785b      	ldrb	r3, [r3, #1]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d126      	bne.n	8008e32 <PCD_EP_ISR_Handler+0x58c>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	61fb      	str	r3, [r7, #28]
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008df2:	b29b      	uxth	r3, r3
 8008df4:	461a      	mov	r2, r3
 8008df6:	69fb      	ldr	r3, [r7, #28]
 8008df8:	4413      	add	r3, r2
 8008dfa:	61fb      	str	r3, [r7, #28]
 8008dfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dfe:	781b      	ldrb	r3, [r3, #0]
 8008e00:	00da      	lsls	r2, r3, #3
 8008e02:	69fb      	ldr	r3, [r7, #28]
 8008e04:	4413      	add	r3, r2
 8008e06:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008e0a:	61bb      	str	r3, [r7, #24]
 8008e0c:	69bb      	ldr	r3, [r7, #24]
 8008e0e:	881b      	ldrh	r3, [r3, #0]
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e16:	b29a      	uxth	r2, r3
 8008e18:	69bb      	ldr	r3, [r7, #24]
 8008e1a:	801a      	strh	r2, [r3, #0]
 8008e1c:	69bb      	ldr	r3, [r7, #24]
 8008e1e:	881b      	ldrh	r3, [r3, #0]
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e2a:	b29a      	uxth	r2, r3
 8008e2c:	69bb      	ldr	r3, [r7, #24]
 8008e2e:	801a      	strh	r2, [r3, #0]
 8008e30:	e061      	b.n	8008ef6 <PCD_EP_ISR_Handler+0x650>
 8008e32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e34:	785b      	ldrb	r3, [r3, #1]
 8008e36:	2b01      	cmp	r3, #1
 8008e38:	d15d      	bne.n	8008ef6 <PCD_EP_ISR_Handler+0x650>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e4e:	4413      	add	r3, r2
 8008e50:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e54:	781b      	ldrb	r3, [r3, #0]
 8008e56:	00da      	lsls	r2, r3, #3
 8008e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e5a:	4413      	add	r3, r2
 8008e5c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008e60:	623b      	str	r3, [r7, #32]
 8008e62:	6a3b      	ldr	r3, [r7, #32]
 8008e64:	2200      	movs	r2, #0
 8008e66:	801a      	strh	r2, [r3, #0]
 8008e68:	e045      	b.n	8008ef6 <PCD_EP_ISR_Handler+0x650>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e72:	785b      	ldrb	r3, [r3, #1]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d126      	bne.n	8008ec6 <PCD_EP_ISR_Handler+0x620>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	461a      	mov	r2, r3
 8008e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e8c:	4413      	add	r3, r2
 8008e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	00da      	lsls	r2, r3, #3
 8008e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e98:	4413      	add	r3, r2
 8008e9a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ea2:	881b      	ldrh	r3, [r3, #0]
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008eaa:	b29a      	uxth	r2, r3
 8008eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eae:	801a      	strh	r2, [r3, #0]
 8008eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eb2:	881b      	ldrh	r3, [r3, #0]
 8008eb4:	b29b      	uxth	r3, r3
 8008eb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008eba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ebe:	b29a      	uxth	r2, r3
 8008ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ec2:	801a      	strh	r2, [r3, #0]
 8008ec4:	e017      	b.n	8008ef6 <PCD_EP_ISR_Handler+0x650>
 8008ec6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ec8:	785b      	ldrb	r3, [r3, #1]
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d113      	bne.n	8008ef6 <PCD_EP_ISR_Handler+0x650>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ed6:	b29b      	uxth	r3, r3
 8008ed8:	461a      	mov	r2, r3
 8008eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008edc:	4413      	add	r3, r2
 8008ede:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ee0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ee2:	781b      	ldrb	r3, [r3, #0]
 8008ee4:	00da      	lsls	r2, r3, #3
 8008ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ee8:	4413      	add	r3, r2
 8008eea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008eee:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008ef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ef8:	781b      	ldrb	r3, [r3, #0]
 8008efa:	4619      	mov	r1, r3
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f00e fe20 	bl	8017b42 <HAL_PCD_DataInStageCallback>
 8008f02:	e04a      	b.n	8008f9a <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008f04:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008f06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d13f      	bne.n	8008f8e <PCD_EP_ISR_Handler+0x6e8>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	461a      	mov	r2, r3
 8008f1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f1c:	781b      	ldrb	r3, [r3, #0]
 8008f1e:	00db      	lsls	r3, r3, #3
 8008f20:	4413      	add	r3, r2
 8008f22:	687a      	ldr	r2, [r7, #4]
 8008f24:	6812      	ldr	r2, [r2, #0]
 8008f26:	4413      	add	r3, r2
 8008f28:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008f2c:	881b      	ldrh	r3, [r3, #0]
 8008f2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f32:	877b      	strh	r3, [r7, #58]	@ 0x3a

            if (ep->xfer_len > TxPctSize)
 8008f34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f36:	699a      	ldr	r2, [r3, #24]
 8008f38:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d906      	bls.n	8008f4c <PCD_EP_ISR_Handler+0x6a6>
            {
              ep->xfer_len -= TxPctSize;
 8008f3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f40:	699a      	ldr	r2, [r3, #24]
 8008f42:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008f44:	1ad2      	subs	r2, r2, r3
 8008f46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f48:	619a      	str	r2, [r3, #24]
 8008f4a:	e002      	b.n	8008f52 <PCD_EP_ISR_Handler+0x6ac>
            }
            else
            {
              ep->xfer_len = 0U;
 8008f4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f4e:	2200      	movs	r2, #0
 8008f50:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008f52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f54:	699b      	ldr	r3, [r3, #24]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d106      	bne.n	8008f68 <PCD_EP_ISR_Handler+0x6c2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008f5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	4619      	mov	r1, r3
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f00e fdee 	bl	8017b42 <HAL_PCD_DataInStageCallback>
 8008f66:	e018      	b.n	8008f9a <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8008f68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f6a:	695a      	ldr	r2, [r3, #20]
 8008f6c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008f6e:	441a      	add	r2, r3
 8008f70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f72:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008f74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f76:	69da      	ldr	r2, [r3, #28]
 8008f78:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008f7a:	441a      	add	r2, r3
 8008f7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f7e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008f86:	4618      	mov	r0, r3
 8008f88:	f006 fc2f 	bl	800f7ea <USB_EPStartXfer>
 8008f8c:	e005      	b.n	8008f9a <PCD_EP_ISR_Handler+0x6f4>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8008f8e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008f90:	461a      	mov	r2, r3
 8008f92:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f000 f917 	bl	80091c8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	b21b      	sxth	r3, r3
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	f6ff ac82 	blt.w	80088b0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8008fac:	2300      	movs	r3, #0
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3750      	adds	r7, #80	@ 0x50
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}

08008fb6 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008fb6:	b580      	push	{r7, lr}
 8008fb8:	b088      	sub	sp, #32
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	60f8      	str	r0, [r7, #12]
 8008fbe:	60b9      	str	r1, [r7, #8]
 8008fc0:	4613      	mov	r3, r2
 8008fc2:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008fc4:	88fb      	ldrh	r3, [r7, #6]
 8008fc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d07c      	beq.n	80090c8 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fd6:	b29b      	uxth	r3, r3
 8008fd8:	461a      	mov	r2, r3
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	00db      	lsls	r3, r3, #3
 8008fe0:	4413      	add	r3, r2
 8008fe2:	68fa      	ldr	r2, [r7, #12]
 8008fe4:	6812      	ldr	r2, [r2, #0]
 8008fe6:	4413      	add	r3, r2
 8008fe8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008fec:	881b      	ldrh	r3, [r3, #0]
 8008fee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ff2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	699a      	ldr	r2, [r3, #24]
 8008ff8:	8b7b      	ldrh	r3, [r7, #26]
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d306      	bcc.n	800900c <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	699a      	ldr	r2, [r3, #24]
 8009002:	8b7b      	ldrh	r3, [r7, #26]
 8009004:	1ad2      	subs	r2, r2, r3
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	619a      	str	r2, [r3, #24]
 800900a:	e002      	b.n	8009012 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	2200      	movs	r2, #0
 8009010:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	699b      	ldr	r3, [r3, #24]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d123      	bne.n	8009062 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	461a      	mov	r2, r3
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	781b      	ldrb	r3, [r3, #0]
 8009024:	009b      	lsls	r3, r3, #2
 8009026:	4413      	add	r3, r2
 8009028:	881b      	ldrh	r3, [r3, #0]
 800902a:	b29b      	uxth	r3, r3
 800902c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009030:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009034:	833b      	strh	r3, [r7, #24]
 8009036:	8b3b      	ldrh	r3, [r7, #24]
 8009038:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800903c:	833b      	strh	r3, [r7, #24]
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	461a      	mov	r2, r3
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	781b      	ldrb	r3, [r3, #0]
 8009048:	009b      	lsls	r3, r3, #2
 800904a:	441a      	add	r2, r3
 800904c:	8b3b      	ldrh	r3, [r7, #24]
 800904e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009052:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009056:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800905a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800905e:	b29b      	uxth	r3, r3
 8009060:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009062:	88fb      	ldrh	r3, [r7, #6]
 8009064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009068:	2b00      	cmp	r3, #0
 800906a:	d01f      	beq.n	80090ac <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	461a      	mov	r2, r3
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	781b      	ldrb	r3, [r3, #0]
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	4413      	add	r3, r2
 800907a:	881b      	ldrh	r3, [r3, #0]
 800907c:	b29b      	uxth	r3, r3
 800907e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009082:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009086:	82fb      	strh	r3, [r7, #22]
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	461a      	mov	r2, r3
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	781b      	ldrb	r3, [r3, #0]
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	441a      	add	r2, r3
 8009096:	8afb      	ldrh	r3, [r7, #22]
 8009098:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800909c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80090a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80090a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80090a8:	b29b      	uxth	r3, r3
 80090aa:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80090ac:	8b7b      	ldrh	r3, [r7, #26]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	f000 8085 	beq.w	80091be <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	6818      	ldr	r0, [r3, #0]
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	6959      	ldr	r1, [r3, #20]
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	891a      	ldrh	r2, [r3, #8]
 80090c0:	8b7b      	ldrh	r3, [r7, #26]
 80090c2:	f007 fab9 	bl	8010638 <USB_ReadPMA>
 80090c6:	e07a      	b.n	80091be <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	461a      	mov	r2, r3
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	781b      	ldrb	r3, [r3, #0]
 80090d8:	00db      	lsls	r3, r3, #3
 80090da:	4413      	add	r3, r2
 80090dc:	68fa      	ldr	r2, [r7, #12]
 80090de:	6812      	ldr	r2, [r2, #0]
 80090e0:	4413      	add	r3, r2
 80090e2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80090e6:	881b      	ldrh	r3, [r3, #0]
 80090e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090ec:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	699a      	ldr	r2, [r3, #24]
 80090f2:	8b7b      	ldrh	r3, [r7, #26]
 80090f4:	429a      	cmp	r2, r3
 80090f6:	d306      	bcc.n	8009106 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	699a      	ldr	r2, [r3, #24]
 80090fc:	8b7b      	ldrh	r3, [r7, #26]
 80090fe:	1ad2      	subs	r2, r2, r3
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	619a      	str	r2, [r3, #24]
 8009104:	e002      	b.n	800910c <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	2200      	movs	r2, #0
 800910a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	699b      	ldr	r3, [r3, #24]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d123      	bne.n	800915c <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	461a      	mov	r2, r3
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	781b      	ldrb	r3, [r3, #0]
 800911e:	009b      	lsls	r3, r3, #2
 8009120:	4413      	add	r3, r2
 8009122:	881b      	ldrh	r3, [r3, #0]
 8009124:	b29b      	uxth	r3, r3
 8009126:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800912a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800912e:	83fb      	strh	r3, [r7, #30]
 8009130:	8bfb      	ldrh	r3, [r7, #30]
 8009132:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009136:	83fb      	strh	r3, [r7, #30]
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	461a      	mov	r2, r3
 800913e:	68bb      	ldr	r3, [r7, #8]
 8009140:	781b      	ldrb	r3, [r3, #0]
 8009142:	009b      	lsls	r3, r3, #2
 8009144:	441a      	add	r2, r3
 8009146:	8bfb      	ldrh	r3, [r7, #30]
 8009148:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800914c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009150:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009154:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009158:	b29b      	uxth	r3, r3
 800915a:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800915c:	88fb      	ldrh	r3, [r7, #6]
 800915e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009162:	2b00      	cmp	r3, #0
 8009164:	d11f      	bne.n	80091a6 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	461a      	mov	r2, r3
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	781b      	ldrb	r3, [r3, #0]
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	4413      	add	r3, r2
 8009174:	881b      	ldrh	r3, [r3, #0]
 8009176:	b29b      	uxth	r3, r3
 8009178:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800917c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009180:	83bb      	strh	r3, [r7, #28]
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	461a      	mov	r2, r3
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	781b      	ldrb	r3, [r3, #0]
 800918c:	009b      	lsls	r3, r3, #2
 800918e:	441a      	add	r2, r3
 8009190:	8bbb      	ldrh	r3, [r7, #28]
 8009192:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009196:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800919a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800919e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80091a2:	b29b      	uxth	r3, r3
 80091a4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80091a6:	8b7b      	ldrh	r3, [r7, #26]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d008      	beq.n	80091be <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	6818      	ldr	r0, [r3, #0]
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	6959      	ldr	r1, [r3, #20]
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	895a      	ldrh	r2, [r3, #10]
 80091b8:	8b7b      	ldrh	r3, [r7, #26]
 80091ba:	f007 fa3d 	bl	8010638 <USB_ReadPMA>
    }
  }

  return count;
 80091be:	8b7b      	ldrh	r3, [r7, #26]
}
 80091c0:	4618      	mov	r0, r3
 80091c2:	3720      	adds	r7, #32
 80091c4:	46bd      	mov	sp, r7
 80091c6:	bd80      	pop	{r7, pc}

080091c8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b0a6      	sub	sp, #152	@ 0x98
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	60f8      	str	r0, [r7, #12]
 80091d0:	60b9      	str	r1, [r7, #8]
 80091d2:	4613      	mov	r3, r2
 80091d4:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80091d6:	88fb      	ldrh	r3, [r7, #6]
 80091d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091dc:	2b00      	cmp	r3, #0
 80091de:	f000 81f7 	beq.w	80095d0 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091ea:	b29b      	uxth	r3, r3
 80091ec:	461a      	mov	r2, r3
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	781b      	ldrb	r3, [r3, #0]
 80091f2:	00db      	lsls	r3, r3, #3
 80091f4:	4413      	add	r3, r2
 80091f6:	68fa      	ldr	r2, [r7, #12]
 80091f8:	6812      	ldr	r2, [r2, #0]
 80091fa:	4413      	add	r3, r2
 80091fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009200:	881b      	ldrh	r3, [r3, #0]
 8009202:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009206:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	699a      	ldr	r2, [r3, #24]
 800920e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009212:	429a      	cmp	r2, r3
 8009214:	d907      	bls.n	8009226 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	699a      	ldr	r2, [r3, #24]
 800921a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800921e:	1ad2      	subs	r2, r2, r3
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	619a      	str	r2, [r3, #24]
 8009224:	e002      	b.n	800922c <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	2200      	movs	r2, #0
 800922a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	699b      	ldr	r3, [r3, #24]
 8009230:	2b00      	cmp	r3, #0
 8009232:	f040 80e1 	bne.w	80093f8 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	785b      	ldrb	r3, [r3, #1]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d126      	bne.n	800928c <HAL_PCD_EP_DB_Transmit+0xc4>
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	633b      	str	r3, [r7, #48]	@ 0x30
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800924c:	b29b      	uxth	r3, r3
 800924e:	461a      	mov	r2, r3
 8009250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009252:	4413      	add	r3, r2
 8009254:	633b      	str	r3, [r7, #48]	@ 0x30
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	781b      	ldrb	r3, [r3, #0]
 800925a:	00da      	lsls	r2, r3, #3
 800925c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800925e:	4413      	add	r3, r2
 8009260:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009264:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009268:	881b      	ldrh	r3, [r3, #0]
 800926a:	b29b      	uxth	r3, r3
 800926c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009270:	b29a      	uxth	r2, r3
 8009272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009274:	801a      	strh	r2, [r3, #0]
 8009276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009278:	881b      	ldrh	r3, [r3, #0]
 800927a:	b29b      	uxth	r3, r3
 800927c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009280:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009284:	b29a      	uxth	r2, r3
 8009286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009288:	801a      	strh	r2, [r3, #0]
 800928a:	e01a      	b.n	80092c2 <HAL_PCD_EP_DB_Transmit+0xfa>
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	785b      	ldrb	r3, [r3, #1]
 8009290:	2b01      	cmp	r3, #1
 8009292:	d116      	bne.n	80092c2 <HAL_PCD_EP_DB_Transmit+0xfa>
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	63bb      	str	r3, [r7, #56]	@ 0x38
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	461a      	mov	r2, r3
 80092a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092a8:	4413      	add	r3, r2
 80092aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	781b      	ldrb	r3, [r3, #0]
 80092b0:	00da      	lsls	r2, r3, #3
 80092b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092b4:	4413      	add	r3, r2
 80092b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80092ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80092bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092be:	2200      	movs	r2, #0
 80092c0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	785b      	ldrb	r3, [r3, #1]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d126      	bne.n	800931e <HAL_PCD_EP_DB_Transmit+0x156>
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	623b      	str	r3, [r7, #32]
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80092de:	b29b      	uxth	r3, r3
 80092e0:	461a      	mov	r2, r3
 80092e2:	6a3b      	ldr	r3, [r7, #32]
 80092e4:	4413      	add	r3, r2
 80092e6:	623b      	str	r3, [r7, #32]
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	781b      	ldrb	r3, [r3, #0]
 80092ec:	00da      	lsls	r2, r3, #3
 80092ee:	6a3b      	ldr	r3, [r7, #32]
 80092f0:	4413      	add	r3, r2
 80092f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80092f6:	61fb      	str	r3, [r7, #28]
 80092f8:	69fb      	ldr	r3, [r7, #28]
 80092fa:	881b      	ldrh	r3, [r3, #0]
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009302:	b29a      	uxth	r2, r3
 8009304:	69fb      	ldr	r3, [r7, #28]
 8009306:	801a      	strh	r2, [r3, #0]
 8009308:	69fb      	ldr	r3, [r7, #28]
 800930a:	881b      	ldrh	r3, [r3, #0]
 800930c:	b29b      	uxth	r3, r3
 800930e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009312:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009316:	b29a      	uxth	r2, r3
 8009318:	69fb      	ldr	r3, [r7, #28]
 800931a:	801a      	strh	r2, [r3, #0]
 800931c:	e017      	b.n	800934e <HAL_PCD_EP_DB_Transmit+0x186>
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	785b      	ldrb	r3, [r3, #1]
 8009322:	2b01      	cmp	r3, #1
 8009324:	d113      	bne.n	800934e <HAL_PCD_EP_DB_Transmit+0x186>
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800932e:	b29b      	uxth	r3, r3
 8009330:	461a      	mov	r2, r3
 8009332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009334:	4413      	add	r3, r2
 8009336:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	00da      	lsls	r2, r3, #3
 800933e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009340:	4413      	add	r3, r2
 8009342:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009346:	627b      	str	r3, [r7, #36]	@ 0x24
 8009348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800934a:	2200      	movs	r2, #0
 800934c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	78db      	ldrb	r3, [r3, #3]
 8009352:	2b02      	cmp	r3, #2
 8009354:	d123      	bne.n	800939e <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	461a      	mov	r2, r3
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	781b      	ldrb	r3, [r3, #0]
 8009360:	009b      	lsls	r3, r3, #2
 8009362:	4413      	add	r3, r2
 8009364:	881b      	ldrh	r3, [r3, #0]
 8009366:	b29b      	uxth	r3, r3
 8009368:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800936c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009370:	837b      	strh	r3, [r7, #26]
 8009372:	8b7b      	ldrh	r3, [r7, #26]
 8009374:	f083 0320 	eor.w	r3, r3, #32
 8009378:	837b      	strh	r3, [r7, #26]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	461a      	mov	r2, r3
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	781b      	ldrb	r3, [r3, #0]
 8009384:	009b      	lsls	r3, r3, #2
 8009386:	441a      	add	r2, r3
 8009388:	8b7b      	ldrh	r3, [r7, #26]
 800938a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800938e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009392:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009396:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800939a:	b29b      	uxth	r3, r3
 800939c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	781b      	ldrb	r3, [r3, #0]
 80093a2:	4619      	mov	r1, r3
 80093a4:	68f8      	ldr	r0, [r7, #12]
 80093a6:	f00e fbcc 	bl	8017b42 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80093aa:	88fb      	ldrh	r3, [r7, #6]
 80093ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d01f      	beq.n	80093f4 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	461a      	mov	r2, r3
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	781b      	ldrb	r3, [r3, #0]
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	4413      	add	r3, r2
 80093c2:	881b      	ldrh	r3, [r3, #0]
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80093ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093ce:	833b      	strh	r3, [r7, #24]
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	461a      	mov	r2, r3
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	781b      	ldrb	r3, [r3, #0]
 80093da:	009b      	lsls	r3, r3, #2
 80093dc:	441a      	add	r2, r3
 80093de:	8b3b      	ldrh	r3, [r7, #24]
 80093e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80093e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80093e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80093ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093f0:	b29b      	uxth	r3, r3
 80093f2:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80093f4:	2300      	movs	r3, #0
 80093f6:	e31f      	b.n	8009a38 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80093f8:	88fb      	ldrh	r3, [r7, #6]
 80093fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d021      	beq.n	8009446 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	461a      	mov	r2, r3
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	781b      	ldrb	r3, [r3, #0]
 800940c:	009b      	lsls	r3, r3, #2
 800940e:	4413      	add	r3, r2
 8009410:	881b      	ldrh	r3, [r3, #0]
 8009412:	b29b      	uxth	r3, r3
 8009414:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009418:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800941c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	461a      	mov	r2, r3
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	781b      	ldrb	r3, [r3, #0]
 800942a:	009b      	lsls	r3, r3, #2
 800942c:	441a      	add	r2, r3
 800942e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8009432:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009436:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800943a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800943e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009442:	b29b      	uxth	r3, r3
 8009444:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800944c:	2b01      	cmp	r3, #1
 800944e:	f040 82ca 	bne.w	80099e6 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	695a      	ldr	r2, [r3, #20]
 8009456:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800945a:	441a      	add	r2, r3
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	69da      	ldr	r2, [r3, #28]
 8009464:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009468:	441a      	add	r2, r3
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	6a1a      	ldr	r2, [r3, #32]
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	691b      	ldr	r3, [r3, #16]
 8009476:	429a      	cmp	r2, r3
 8009478:	d309      	bcc.n	800948e <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	691b      	ldr	r3, [r3, #16]
 800947e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	6a1a      	ldr	r2, [r3, #32]
 8009484:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009486:	1ad2      	subs	r2, r2, r3
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	621a      	str	r2, [r3, #32]
 800948c:	e015      	b.n	80094ba <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	6a1b      	ldr	r3, [r3, #32]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d107      	bne.n	80094a6 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8009496:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800949a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	2200      	movs	r2, #0
 80094a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80094a4:	e009      	b.n	80094ba <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	2200      	movs	r2, #0
 80094aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	6a1b      	ldr	r3, [r3, #32]
 80094b2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	2200      	movs	r2, #0
 80094b8:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	785b      	ldrb	r3, [r3, #1]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d15f      	bne.n	8009582 <HAL_PCD_EP_DB_Transmit+0x3ba>
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094d0:	b29b      	uxth	r3, r3
 80094d2:	461a      	mov	r2, r3
 80094d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094d6:	4413      	add	r3, r2
 80094d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	781b      	ldrb	r3, [r3, #0]
 80094de:	00da      	lsls	r2, r3, #3
 80094e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094e2:	4413      	add	r3, r2
 80094e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80094e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094ec:	881b      	ldrh	r3, [r3, #0]
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094f4:	b29a      	uxth	r2, r3
 80094f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094f8:	801a      	strh	r2, [r3, #0]
 80094fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d10a      	bne.n	8009516 <HAL_PCD_EP_DB_Transmit+0x34e>
 8009500:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009502:	881b      	ldrh	r3, [r3, #0]
 8009504:	b29b      	uxth	r3, r3
 8009506:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800950a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800950e:	b29a      	uxth	r2, r3
 8009510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009512:	801a      	strh	r2, [r3, #0]
 8009514:	e051      	b.n	80095ba <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009516:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009518:	2b3e      	cmp	r3, #62	@ 0x3e
 800951a:	d816      	bhi.n	800954a <HAL_PCD_EP_DB_Transmit+0x382>
 800951c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800951e:	085b      	lsrs	r3, r3, #1
 8009520:	653b      	str	r3, [r7, #80]	@ 0x50
 8009522:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009524:	f003 0301 	and.w	r3, r3, #1
 8009528:	2b00      	cmp	r3, #0
 800952a:	d002      	beq.n	8009532 <HAL_PCD_EP_DB_Transmit+0x36a>
 800952c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800952e:	3301      	adds	r3, #1
 8009530:	653b      	str	r3, [r7, #80]	@ 0x50
 8009532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009534:	881b      	ldrh	r3, [r3, #0]
 8009536:	b29a      	uxth	r2, r3
 8009538:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800953a:	b29b      	uxth	r3, r3
 800953c:	029b      	lsls	r3, r3, #10
 800953e:	b29b      	uxth	r3, r3
 8009540:	4313      	orrs	r3, r2
 8009542:	b29a      	uxth	r2, r3
 8009544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009546:	801a      	strh	r2, [r3, #0]
 8009548:	e037      	b.n	80095ba <HAL_PCD_EP_DB_Transmit+0x3f2>
 800954a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800954c:	095b      	lsrs	r3, r3, #5
 800954e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009550:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009552:	f003 031f 	and.w	r3, r3, #31
 8009556:	2b00      	cmp	r3, #0
 8009558:	d102      	bne.n	8009560 <HAL_PCD_EP_DB_Transmit+0x398>
 800955a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800955c:	3b01      	subs	r3, #1
 800955e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009560:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009562:	881b      	ldrh	r3, [r3, #0]
 8009564:	b29a      	uxth	r2, r3
 8009566:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009568:	b29b      	uxth	r3, r3
 800956a:	029b      	lsls	r3, r3, #10
 800956c:	b29b      	uxth	r3, r3
 800956e:	4313      	orrs	r3, r2
 8009570:	b29b      	uxth	r3, r3
 8009572:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009576:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800957a:	b29a      	uxth	r2, r3
 800957c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800957e:	801a      	strh	r2, [r3, #0]
 8009580:	e01b      	b.n	80095ba <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	785b      	ldrb	r3, [r3, #1]
 8009586:	2b01      	cmp	r3, #1
 8009588:	d117      	bne.n	80095ba <HAL_PCD_EP_DB_Transmit+0x3f2>
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009598:	b29b      	uxth	r3, r3
 800959a:	461a      	mov	r2, r3
 800959c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800959e:	4413      	add	r3, r2
 80095a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	00da      	lsls	r2, r3, #3
 80095a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80095aa:	4413      	add	r3, r2
 80095ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80095b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80095b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80095b4:	b29a      	uxth	r2, r3
 80095b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80095b8:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	6818      	ldr	r0, [r3, #0]
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	6959      	ldr	r1, [r3, #20]
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	891a      	ldrh	r2, [r3, #8]
 80095c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80095c8:	b29b      	uxth	r3, r3
 80095ca:	f006 fff2 	bl	80105b2 <USB_WritePMA>
 80095ce:	e20a      	b.n	80099e6 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80095d8:	b29b      	uxth	r3, r3
 80095da:	461a      	mov	r2, r3
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	781b      	ldrb	r3, [r3, #0]
 80095e0:	00db      	lsls	r3, r3, #3
 80095e2:	4413      	add	r3, r2
 80095e4:	68fa      	ldr	r2, [r7, #12]
 80095e6:	6812      	ldr	r2, [r2, #0]
 80095e8:	4413      	add	r3, r2
 80095ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80095ee:	881b      	ldrh	r3, [r3, #0]
 80095f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80095f4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	699a      	ldr	r2, [r3, #24]
 80095fc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009600:	429a      	cmp	r2, r3
 8009602:	d307      	bcc.n	8009614 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	699a      	ldr	r2, [r3, #24]
 8009608:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800960c:	1ad2      	subs	r2, r2, r3
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	619a      	str	r2, [r3, #24]
 8009612:	e002      	b.n	800961a <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	2200      	movs	r2, #0
 8009618:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	699b      	ldr	r3, [r3, #24]
 800961e:	2b00      	cmp	r3, #0
 8009620:	f040 80f6 	bne.w	8009810 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	785b      	ldrb	r3, [r3, #1]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d126      	bne.n	800967a <HAL_PCD_EP_DB_Transmit+0x4b2>
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	677b      	str	r3, [r7, #116]	@ 0x74
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800963a:	b29b      	uxth	r3, r3
 800963c:	461a      	mov	r2, r3
 800963e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009640:	4413      	add	r3, r2
 8009642:	677b      	str	r3, [r7, #116]	@ 0x74
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	781b      	ldrb	r3, [r3, #0]
 8009648:	00da      	lsls	r2, r3, #3
 800964a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800964c:	4413      	add	r3, r2
 800964e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009652:	673b      	str	r3, [r7, #112]	@ 0x70
 8009654:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009656:	881b      	ldrh	r3, [r3, #0]
 8009658:	b29b      	uxth	r3, r3
 800965a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800965e:	b29a      	uxth	r2, r3
 8009660:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009662:	801a      	strh	r2, [r3, #0]
 8009664:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009666:	881b      	ldrh	r3, [r3, #0]
 8009668:	b29b      	uxth	r3, r3
 800966a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800966e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009672:	b29a      	uxth	r2, r3
 8009674:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009676:	801a      	strh	r2, [r3, #0]
 8009678:	e01a      	b.n	80096b0 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	785b      	ldrb	r3, [r3, #1]
 800967e:	2b01      	cmp	r3, #1
 8009680:	d116      	bne.n	80096b0 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009690:	b29b      	uxth	r3, r3
 8009692:	461a      	mov	r2, r3
 8009694:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009696:	4413      	add	r3, r2
 8009698:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	781b      	ldrb	r3, [r3, #0]
 800969e:	00da      	lsls	r2, r3, #3
 80096a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80096a2:	4413      	add	r3, r2
 80096a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80096a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80096aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096ac:	2200      	movs	r2, #0
 80096ae:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	785b      	ldrb	r3, [r3, #1]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d12f      	bne.n	8009720 <HAL_PCD_EP_DB_Transmit+0x558>
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80096d0:	b29b      	uxth	r3, r3
 80096d2:	461a      	mov	r2, r3
 80096d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80096d8:	4413      	add	r3, r2
 80096da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	781b      	ldrb	r3, [r3, #0]
 80096e2:	00da      	lsls	r2, r3, #3
 80096e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80096e8:	4413      	add	r3, r2
 80096ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80096ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80096f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80096f6:	881b      	ldrh	r3, [r3, #0]
 80096f8:	b29b      	uxth	r3, r3
 80096fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096fe:	b29a      	uxth	r2, r3
 8009700:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009704:	801a      	strh	r2, [r3, #0]
 8009706:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800970a:	881b      	ldrh	r3, [r3, #0]
 800970c:	b29b      	uxth	r3, r3
 800970e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009712:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009716:	b29a      	uxth	r2, r3
 8009718:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800971c:	801a      	strh	r2, [r3, #0]
 800971e:	e01c      	b.n	800975a <HAL_PCD_EP_DB_Transmit+0x592>
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	785b      	ldrb	r3, [r3, #1]
 8009724:	2b01      	cmp	r3, #1
 8009726:	d118      	bne.n	800975a <HAL_PCD_EP_DB_Transmit+0x592>
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009730:	b29b      	uxth	r3, r3
 8009732:	461a      	mov	r2, r3
 8009734:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009738:	4413      	add	r3, r2
 800973a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	781b      	ldrb	r3, [r3, #0]
 8009742:	00da      	lsls	r2, r3, #3
 8009744:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009748:	4413      	add	r3, r2
 800974a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800974e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009752:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009756:	2200      	movs	r2, #0
 8009758:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	78db      	ldrb	r3, [r3, #3]
 800975e:	2b02      	cmp	r3, #2
 8009760:	d127      	bne.n	80097b2 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	461a      	mov	r2, r3
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	781b      	ldrb	r3, [r3, #0]
 800976c:	009b      	lsls	r3, r3, #2
 800976e:	4413      	add	r3, r2
 8009770:	881b      	ldrh	r3, [r3, #0]
 8009772:	b29b      	uxth	r3, r3
 8009774:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009778:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800977c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009780:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009784:	f083 0320 	eor.w	r3, r3, #32
 8009788:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	461a      	mov	r2, r3
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	781b      	ldrb	r3, [r3, #0]
 8009796:	009b      	lsls	r3, r3, #2
 8009798:	441a      	add	r2, r3
 800979a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800979e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80097a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80097a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097ae:	b29b      	uxth	r3, r3
 80097b0:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	4619      	mov	r1, r3
 80097b8:	68f8      	ldr	r0, [r7, #12]
 80097ba:	f00e f9c2 	bl	8017b42 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80097be:	88fb      	ldrh	r3, [r7, #6]
 80097c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d121      	bne.n	800980c <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	461a      	mov	r2, r3
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	781b      	ldrb	r3, [r3, #0]
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	4413      	add	r3, r2
 80097d6:	881b      	ldrh	r3, [r3, #0]
 80097d8:	b29b      	uxth	r3, r3
 80097da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097e2:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	461a      	mov	r2, r3
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	781b      	ldrb	r3, [r3, #0]
 80097f0:	009b      	lsls	r3, r3, #2
 80097f2:	441a      	add	r2, r3
 80097f4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80097f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80097fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009800:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009804:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009808:	b29b      	uxth	r3, r3
 800980a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800980c:	2300      	movs	r3, #0
 800980e:	e113      	b.n	8009a38 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009810:	88fb      	ldrh	r3, [r7, #6]
 8009812:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009816:	2b00      	cmp	r3, #0
 8009818:	d121      	bne.n	800985e <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	461a      	mov	r2, r3
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	4413      	add	r3, r2
 8009828:	881b      	ldrh	r3, [r3, #0]
 800982a:	b29b      	uxth	r3, r3
 800982c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009830:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009834:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	461a      	mov	r2, r3
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	781b      	ldrb	r3, [r3, #0]
 8009842:	009b      	lsls	r3, r3, #2
 8009844:	441a      	add	r2, r3
 8009846:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800984a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800984e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009852:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009856:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800985a:	b29b      	uxth	r3, r3
 800985c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009864:	2b01      	cmp	r3, #1
 8009866:	f040 80be 	bne.w	80099e6 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	695a      	ldr	r2, [r3, #20]
 800986e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009872:	441a      	add	r2, r3
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	69da      	ldr	r2, [r3, #28]
 800987c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009880:	441a      	add	r2, r3
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	6a1a      	ldr	r2, [r3, #32]
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	691b      	ldr	r3, [r3, #16]
 800988e:	429a      	cmp	r2, r3
 8009890:	d309      	bcc.n	80098a6 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	691b      	ldr	r3, [r3, #16]
 8009896:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	6a1a      	ldr	r2, [r3, #32]
 800989c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800989e:	1ad2      	subs	r2, r2, r3
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	621a      	str	r2, [r3, #32]
 80098a4:	e015      	b.n	80098d2 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	6a1b      	ldr	r3, [r3, #32]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d107      	bne.n	80098be <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80098ae:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80098b2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	2200      	movs	r2, #0
 80098b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80098bc:	e009      	b.n	80098d2 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	6a1b      	ldr	r3, [r3, #32]
 80098c2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	2200      	movs	r2, #0
 80098c8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	2200      	movs	r2, #0
 80098ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	785b      	ldrb	r3, [r3, #1]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d15f      	bne.n	80099a0 <HAL_PCD_EP_DB_Transmit+0x7d8>
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80098ee:	b29b      	uxth	r3, r3
 80098f0:	461a      	mov	r2, r3
 80098f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80098f4:	4413      	add	r3, r2
 80098f6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	00da      	lsls	r2, r3, #3
 80098fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009900:	4413      	add	r3, r2
 8009902:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009906:	667b      	str	r3, [r7, #100]	@ 0x64
 8009908:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800990a:	881b      	ldrh	r3, [r3, #0]
 800990c:	b29b      	uxth	r3, r3
 800990e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009912:	b29a      	uxth	r2, r3
 8009914:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009916:	801a      	strh	r2, [r3, #0]
 8009918:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800991a:	2b00      	cmp	r3, #0
 800991c:	d10a      	bne.n	8009934 <HAL_PCD_EP_DB_Transmit+0x76c>
 800991e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009920:	881b      	ldrh	r3, [r3, #0]
 8009922:	b29b      	uxth	r3, r3
 8009924:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009928:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800992c:	b29a      	uxth	r2, r3
 800992e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009930:	801a      	strh	r2, [r3, #0]
 8009932:	e04e      	b.n	80099d2 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009934:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009936:	2b3e      	cmp	r3, #62	@ 0x3e
 8009938:	d816      	bhi.n	8009968 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800993a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800993c:	085b      	lsrs	r3, r3, #1
 800993e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009940:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009942:	f003 0301 	and.w	r3, r3, #1
 8009946:	2b00      	cmp	r3, #0
 8009948:	d002      	beq.n	8009950 <HAL_PCD_EP_DB_Transmit+0x788>
 800994a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800994c:	3301      	adds	r3, #1
 800994e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009950:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009952:	881b      	ldrh	r3, [r3, #0]
 8009954:	b29a      	uxth	r2, r3
 8009956:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009958:	b29b      	uxth	r3, r3
 800995a:	029b      	lsls	r3, r3, #10
 800995c:	b29b      	uxth	r3, r3
 800995e:	4313      	orrs	r3, r2
 8009960:	b29a      	uxth	r2, r3
 8009962:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009964:	801a      	strh	r2, [r3, #0]
 8009966:	e034      	b.n	80099d2 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009968:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800996a:	095b      	lsrs	r3, r3, #5
 800996c:	663b      	str	r3, [r7, #96]	@ 0x60
 800996e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009970:	f003 031f 	and.w	r3, r3, #31
 8009974:	2b00      	cmp	r3, #0
 8009976:	d102      	bne.n	800997e <HAL_PCD_EP_DB_Transmit+0x7b6>
 8009978:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800997a:	3b01      	subs	r3, #1
 800997c:	663b      	str	r3, [r7, #96]	@ 0x60
 800997e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009980:	881b      	ldrh	r3, [r3, #0]
 8009982:	b29a      	uxth	r2, r3
 8009984:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009986:	b29b      	uxth	r3, r3
 8009988:	029b      	lsls	r3, r3, #10
 800998a:	b29b      	uxth	r3, r3
 800998c:	4313      	orrs	r3, r2
 800998e:	b29b      	uxth	r3, r3
 8009990:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009994:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009998:	b29a      	uxth	r2, r3
 800999a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800999c:	801a      	strh	r2, [r3, #0]
 800999e:	e018      	b.n	80099d2 <HAL_PCD_EP_DB_Transmit+0x80a>
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	785b      	ldrb	r3, [r3, #1]
 80099a4:	2b01      	cmp	r3, #1
 80099a6:	d114      	bne.n	80099d2 <HAL_PCD_EP_DB_Transmit+0x80a>
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80099b0:	b29b      	uxth	r3, r3
 80099b2:	461a      	mov	r2, r3
 80099b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099b6:	4413      	add	r3, r2
 80099b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	781b      	ldrb	r3, [r3, #0]
 80099be:	00da      	lsls	r2, r3, #3
 80099c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099c2:	4413      	add	r3, r2
 80099c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80099c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80099ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80099cc:	b29a      	uxth	r2, r3
 80099ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80099d0:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	6818      	ldr	r0, [r3, #0]
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	6959      	ldr	r1, [r3, #20]
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	895a      	ldrh	r2, [r3, #10]
 80099de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80099e0:	b29b      	uxth	r3, r3
 80099e2:	f006 fde6 	bl	80105b2 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	461a      	mov	r2, r3
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	781b      	ldrb	r3, [r3, #0]
 80099f0:	009b      	lsls	r3, r3, #2
 80099f2:	4413      	add	r3, r2
 80099f4:	881b      	ldrh	r3, [r3, #0]
 80099f6:	b29b      	uxth	r3, r3
 80099f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80099fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a00:	82fb      	strh	r3, [r7, #22]
 8009a02:	8afb      	ldrh	r3, [r7, #22]
 8009a04:	f083 0310 	eor.w	r3, r3, #16
 8009a08:	82fb      	strh	r3, [r7, #22]
 8009a0a:	8afb      	ldrh	r3, [r7, #22]
 8009a0c:	f083 0320 	eor.w	r3, r3, #32
 8009a10:	82fb      	strh	r3, [r7, #22]
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	461a      	mov	r2, r3
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	781b      	ldrb	r3, [r3, #0]
 8009a1c:	009b      	lsls	r3, r3, #2
 8009a1e:	441a      	add	r2, r3
 8009a20:	8afb      	ldrh	r3, [r7, #22]
 8009a22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a32:	b29b      	uxth	r3, r3
 8009a34:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8009a36:	2300      	movs	r3, #0
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3798      	adds	r7, #152	@ 0x98
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}

08009a40 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009a40:	b480      	push	{r7}
 8009a42:	b087      	sub	sp, #28
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	60f8      	str	r0, [r7, #12]
 8009a48:	607b      	str	r3, [r7, #4]
 8009a4a:	460b      	mov	r3, r1
 8009a4c:	817b      	strh	r3, [r7, #10]
 8009a4e:	4613      	mov	r3, r2
 8009a50:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009a52:	897b      	ldrh	r3, [r7, #10]
 8009a54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a58:	b29b      	uxth	r3, r3
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d00b      	beq.n	8009a76 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009a5e:	897b      	ldrh	r3, [r7, #10]
 8009a60:	f003 0207 	and.w	r2, r3, #7
 8009a64:	4613      	mov	r3, r2
 8009a66:	009b      	lsls	r3, r3, #2
 8009a68:	4413      	add	r3, r2
 8009a6a:	00db      	lsls	r3, r3, #3
 8009a6c:	3310      	adds	r3, #16
 8009a6e:	68fa      	ldr	r2, [r7, #12]
 8009a70:	4413      	add	r3, r2
 8009a72:	617b      	str	r3, [r7, #20]
 8009a74:	e009      	b.n	8009a8a <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009a76:	897a      	ldrh	r2, [r7, #10]
 8009a78:	4613      	mov	r3, r2
 8009a7a:	009b      	lsls	r3, r3, #2
 8009a7c:	4413      	add	r3, r2
 8009a7e:	00db      	lsls	r3, r3, #3
 8009a80:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009a84:	68fa      	ldr	r2, [r7, #12]
 8009a86:	4413      	add	r3, r2
 8009a88:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8009a8a:	893b      	ldrh	r3, [r7, #8]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d107      	bne.n	8009aa0 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	2200      	movs	r2, #0
 8009a94:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	b29a      	uxth	r2, r3
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	80da      	strh	r2, [r3, #6]
 8009a9e:	e00b      	b.n	8009ab8 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	2201      	movs	r2, #1
 8009aa4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	b29a      	uxth	r2, r3
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	0c1b      	lsrs	r3, r3, #16
 8009ab2:	b29a      	uxth	r2, r3
 8009ab4:	697b      	ldr	r3, [r7, #20]
 8009ab6:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009ab8:	2300      	movs	r3, #0
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	371c      	adds	r7, #28
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac4:	4770      	bx	lr

08009ac6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009ac6:	b480      	push	{r7}
 8009ac8:	b085      	sub	sp, #20
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009aea:	b29b      	uxth	r3, r3
 8009aec:	f043 0301 	orr.w	r3, r3, #1
 8009af0:	b29a      	uxth	r2, r3
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009afe:	b29b      	uxth	r3, r3
 8009b00:	f043 0302 	orr.w	r3, r3, #2
 8009b04:	b29a      	uxth	r2, r3
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8009b0c:	2300      	movs	r3, #0
}
 8009b0e:	4618      	mov	r0, r3
 8009b10:	3714      	adds	r7, #20
 8009b12:	46bd      	mov	sp, r7
 8009b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b18:	4770      	bx	lr
	...

08009b1c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009b20:	4b05      	ldr	r3, [pc, #20]	@ (8009b38 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a04      	ldr	r2, [pc, #16]	@ (8009b38 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009b26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b2a:	6013      	str	r3, [r2, #0]
}
 8009b2c:	bf00      	nop
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr
 8009b36:	bf00      	nop
 8009b38:	58000400 	.word	0x58000400

08009b3c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8009b40:	4b04      	ldr	r3, [pc, #16]	@ (8009b54 <HAL_PWREx_GetVoltageRange+0x18>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b50:	4770      	bx	lr
 8009b52:	bf00      	nop
 8009b54:	58000400 	.word	0x58000400

08009b58 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8009b58:	b480      	push	{r7}
 8009b5a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8009b5c:	4b05      	ldr	r3, [pc, #20]	@ (8009b74 <HAL_PWREx_EnableVddUSB+0x1c>)
 8009b5e:	685b      	ldr	r3, [r3, #4]
 8009b60:	4a04      	ldr	r2, [pc, #16]	@ (8009b74 <HAL_PWREx_EnableVddUSB+0x1c>)
 8009b62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009b66:	6053      	str	r3, [r2, #4]
}
 8009b68:	bf00      	nop
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b70:	4770      	bx	lr
 8009b72:	bf00      	nop
 8009b74:	58000400 	.word	0x58000400

08009b78 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8009b78:	b480      	push	{r7}
 8009b7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8009b7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009b86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b8a:	d101      	bne.n	8009b90 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	e000      	b.n	8009b92 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8009b90:	2300      	movs	r3, #0
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr

08009b9c <LL_RCC_HSE_Enable>:
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8009ba0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009baa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009bae:	6013      	str	r3, [r2, #0]
}
 8009bb0:	bf00      	nop
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb8:	4770      	bx	lr

08009bba <LL_RCC_HSE_Disable>:
{
 8009bba:	b480      	push	{r7}
 8009bbc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8009bbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009bc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009bcc:	6013      	str	r3, [r2, #0]
}
 8009bce:	bf00      	nop
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd6:	4770      	bx	lr

08009bd8 <LL_RCC_HSE_IsReady>:
{
 8009bd8:	b480      	push	{r7}
 8009bda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8009bdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009be6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009bea:	d101      	bne.n	8009bf0 <LL_RCC_HSE_IsReady+0x18>
 8009bec:	2301      	movs	r3, #1
 8009bee:	e000      	b.n	8009bf2 <LL_RCC_HSE_IsReady+0x1a>
 8009bf0:	2300      	movs	r3, #0
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfa:	4770      	bx	lr

08009bfc <LL_RCC_HSI_Enable>:
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8009c00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009c0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c0e:	6013      	str	r3, [r2, #0]
}
 8009c10:	bf00      	nop
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr

08009c1a <LL_RCC_HSI_Disable>:
{
 8009c1a:	b480      	push	{r7}
 8009c1c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8009c1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009c28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c2c:	6013      	str	r3, [r2, #0]
}
 8009c2e:	bf00      	nop
 8009c30:	46bd      	mov	sp, r7
 8009c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c36:	4770      	bx	lr

08009c38 <LL_RCC_HSI_IsReady>:
{
 8009c38:	b480      	push	{r7}
 8009c3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8009c3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c4a:	d101      	bne.n	8009c50 <LL_RCC_HSI_IsReady+0x18>
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	e000      	b.n	8009c52 <LL_RCC_HSI_IsReady+0x1a>
 8009c50:	2300      	movs	r3, #0
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	46bd      	mov	sp, r7
 8009c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5a:	4770      	bx	lr

08009c5c <LL_RCC_HSI_SetCalibTrimming>:
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b083      	sub	sp, #12
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8009c64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	061b      	lsls	r3, r3, #24
 8009c72:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009c76:	4313      	orrs	r3, r2
 8009c78:	604b      	str	r3, [r1, #4]
}
 8009c7a:	bf00      	nop
 8009c7c:	370c      	adds	r7, #12
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c84:	4770      	bx	lr

08009c86 <LL_RCC_HSI48_Enable>:
{
 8009c86:	b480      	push	{r7}
 8009c88:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8009c8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009c92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009c96:	f043 0301 	orr.w	r3, r3, #1
 8009c9a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8009c9e:	bf00      	nop
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr

08009ca8 <LL_RCC_HSI48_Disable>:
{
 8009ca8:	b480      	push	{r7}
 8009caa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8009cac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009cb0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009cb4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009cb8:	f023 0301 	bic.w	r3, r3, #1
 8009cbc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8009cc0:	bf00      	nop
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc8:	4770      	bx	lr

08009cca <LL_RCC_HSI48_IsReady>:
{
 8009cca:	b480      	push	{r7}
 8009ccc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8009cce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009cd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009cd6:	f003 0302 	and.w	r3, r3, #2
 8009cda:	2b02      	cmp	r3, #2
 8009cdc:	d101      	bne.n	8009ce2 <LL_RCC_HSI48_IsReady+0x18>
 8009cde:	2301      	movs	r3, #1
 8009ce0:	e000      	b.n	8009ce4 <LL_RCC_HSI48_IsReady+0x1a>
 8009ce2:	2300      	movs	r3, #0
}
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cec:	4770      	bx	lr

08009cee <LL_RCC_LSE_Enable>:
{
 8009cee:	b480      	push	{r7}
 8009cf0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009cf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cfa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009cfe:	f043 0301 	orr.w	r3, r3, #1
 8009d02:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009d06:	bf00      	nop
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0e:	4770      	bx	lr

08009d10 <LL_RCC_LSE_Disable>:
{
 8009d10:	b480      	push	{r7}
 8009d12:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009d14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009d20:	f023 0301 	bic.w	r3, r3, #1
 8009d24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009d28:	bf00      	nop
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d30:	4770      	bx	lr

08009d32 <LL_RCC_LSE_EnableBypass>:
{
 8009d32:	b480      	push	{r7}
 8009d34:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009d36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d3e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009d42:	f043 0304 	orr.w	r3, r3, #4
 8009d46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009d4a:	bf00      	nop
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr

08009d54 <LL_RCC_LSE_DisableBypass>:
{
 8009d54:	b480      	push	{r7}
 8009d56:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009d58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009d64:	f023 0304 	bic.w	r3, r3, #4
 8009d68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009d6c:	bf00      	nop
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr

08009d76 <LL_RCC_LSE_IsReady>:
{
 8009d76:	b480      	push	{r7}
 8009d78:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8009d7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d82:	f003 0302 	and.w	r3, r3, #2
 8009d86:	2b02      	cmp	r3, #2
 8009d88:	d101      	bne.n	8009d8e <LL_RCC_LSE_IsReady+0x18>
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	e000      	b.n	8009d90 <LL_RCC_LSE_IsReady+0x1a>
 8009d8e:	2300      	movs	r3, #0
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr

08009d9a <LL_RCC_LSI1_Enable>:
{
 8009d9a:	b480      	push	{r7}
 8009d9c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8009d9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009da2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009da6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009daa:	f043 0301 	orr.w	r3, r3, #1
 8009dae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009db2:	bf00      	nop
 8009db4:	46bd      	mov	sp, r7
 8009db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dba:	4770      	bx	lr

08009dbc <LL_RCC_LSI1_Disable>:
{
 8009dbc:	b480      	push	{r7}
 8009dbe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8009dc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009dc8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009dcc:	f023 0301 	bic.w	r3, r3, #1
 8009dd0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009dd4:	bf00      	nop
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ddc:	4770      	bx	lr

08009dde <LL_RCC_LSI1_IsReady>:
{
 8009dde:	b480      	push	{r7}
 8009de0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8009de2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009de6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009dea:	f003 0302 	and.w	r3, r3, #2
 8009dee:	2b02      	cmp	r3, #2
 8009df0:	d101      	bne.n	8009df6 <LL_RCC_LSI1_IsReady+0x18>
 8009df2:	2301      	movs	r3, #1
 8009df4:	e000      	b.n	8009df8 <LL_RCC_LSI1_IsReady+0x1a>
 8009df6:	2300      	movs	r3, #0
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e00:	4770      	bx	lr

08009e02 <LL_RCC_LSI2_Enable>:
{
 8009e02:	b480      	push	{r7}
 8009e04:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8009e06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009e0e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009e12:	f043 0304 	orr.w	r3, r3, #4
 8009e16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009e1a:	bf00      	nop
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e22:	4770      	bx	lr

08009e24 <LL_RCC_LSI2_Disable>:
{
 8009e24:	b480      	push	{r7}
 8009e26:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8009e28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009e30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009e34:	f023 0304 	bic.w	r3, r3, #4
 8009e38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009e3c:	bf00      	nop
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e44:	4770      	bx	lr

08009e46 <LL_RCC_LSI2_IsReady>:
{
 8009e46:	b480      	push	{r7}
 8009e48:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8009e4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009e52:	f003 0308 	and.w	r3, r3, #8
 8009e56:	2b08      	cmp	r3, #8
 8009e58:	d101      	bne.n	8009e5e <LL_RCC_LSI2_IsReady+0x18>
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	e000      	b.n	8009e60 <LL_RCC_LSI2_IsReady+0x1a>
 8009e5e:	2300      	movs	r3, #0
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	46bd      	mov	sp, r7
 8009e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e68:	4770      	bx	lr

08009e6a <LL_RCC_LSI2_SetTrimming>:
{
 8009e6a:	b480      	push	{r7}
 8009e6c:	b083      	sub	sp, #12
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8009e72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009e7a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	021b      	lsls	r3, r3, #8
 8009e82:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009e86:	4313      	orrs	r3, r2
 8009e88:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8009e8c:	bf00      	nop
 8009e8e:	370c      	adds	r7, #12
 8009e90:	46bd      	mov	sp, r7
 8009e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e96:	4770      	bx	lr

08009e98 <LL_RCC_MSI_Enable>:
{
 8009e98:	b480      	push	{r7}
 8009e9a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8009e9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009ea6:	f043 0301 	orr.w	r3, r3, #1
 8009eaa:	6013      	str	r3, [r2, #0]
}
 8009eac:	bf00      	nop
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb4:	4770      	bx	lr

08009eb6 <LL_RCC_MSI_Disable>:
{
 8009eb6:	b480      	push	{r7}
 8009eb8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8009eba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009ec4:	f023 0301 	bic.w	r3, r3, #1
 8009ec8:	6013      	str	r3, [r2, #0]
}
 8009eca:	bf00      	nop
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr

08009ed4 <LL_RCC_MSI_IsReady>:
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8009ed8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f003 0302 	and.w	r3, r3, #2
 8009ee2:	2b02      	cmp	r3, #2
 8009ee4:	d101      	bne.n	8009eea <LL_RCC_MSI_IsReady+0x16>
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	e000      	b.n	8009eec <LL_RCC_MSI_IsReady+0x18>
 8009eea:	2300      	movs	r3, #0
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef4:	4770      	bx	lr

08009ef6 <LL_RCC_MSI_SetRange>:
{
 8009ef6:	b480      	push	{r7}
 8009ef8:	b083      	sub	sp, #12
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8009efe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009f08:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	4313      	orrs	r3, r2
 8009f10:	600b      	str	r3, [r1, #0]
}
 8009f12:	bf00      	nop
 8009f14:	370c      	adds	r7, #12
 8009f16:	46bd      	mov	sp, r7
 8009f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1c:	4770      	bx	lr

08009f1e <LL_RCC_MSI_GetRange>:
{
 8009f1e:	b480      	push	{r7}
 8009f20:	b083      	sub	sp, #12
 8009f22:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8009f24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009f2e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2bb0      	cmp	r3, #176	@ 0xb0
 8009f34:	d901      	bls.n	8009f3a <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8009f36:	23b0      	movs	r3, #176	@ 0xb0
 8009f38:	607b      	str	r3, [r7, #4]
  return msiRange;
 8009f3a:	687b      	ldr	r3, [r7, #4]
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	370c      	adds	r7, #12
 8009f40:	46bd      	mov	sp, r7
 8009f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f46:	4770      	bx	lr

08009f48 <LL_RCC_MSI_SetCalibTrimming>:
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8009f50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	021b      	lsls	r3, r3, #8
 8009f5e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009f62:	4313      	orrs	r3, r2
 8009f64:	604b      	str	r3, [r1, #4]
}
 8009f66:	bf00      	nop
 8009f68:	370c      	adds	r7, #12
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f70:	4770      	bx	lr

08009f72 <LL_RCC_SetSysClkSource>:
{
 8009f72:	b480      	push	{r7}
 8009f74:	b083      	sub	sp, #12
 8009f76:	af00      	add	r7, sp, #0
 8009f78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8009f7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	f023 0203 	bic.w	r2, r3, #3
 8009f84:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	4313      	orrs	r3, r2
 8009f8c:	608b      	str	r3, [r1, #8]
}
 8009f8e:	bf00      	nop
 8009f90:	370c      	adds	r7, #12
 8009f92:	46bd      	mov	sp, r7
 8009f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f98:	4770      	bx	lr

08009f9a <LL_RCC_GetSysClkSource>:
{
 8009f9a:	b480      	push	{r7}
 8009f9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8009f9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fa2:	689b      	ldr	r3, [r3, #8]
 8009fa4:	f003 030c 	and.w	r3, r3, #12
}
 8009fa8:	4618      	mov	r0, r3
 8009faa:	46bd      	mov	sp, r7
 8009fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb0:	4770      	bx	lr

08009fb2 <LL_RCC_SetAHBPrescaler>:
{
 8009fb2:	b480      	push	{r7}
 8009fb4:	b083      	sub	sp, #12
 8009fb6:	af00      	add	r7, sp, #0
 8009fb8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8009fba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fbe:	689b      	ldr	r3, [r3, #8]
 8009fc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009fc4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	4313      	orrs	r3, r2
 8009fcc:	608b      	str	r3, [r1, #8]
}
 8009fce:	bf00      	nop
 8009fd0:	370c      	adds	r7, #12
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd8:	4770      	bx	lr

08009fda <LL_C2_RCC_SetAHBPrescaler>:
{
 8009fda:	b480      	push	{r7}
 8009fdc:	b083      	sub	sp, #12
 8009fde:	af00      	add	r7, sp, #0
 8009fe0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8009fe2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fe6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009fea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009fee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	4313      	orrs	r3, r2
 8009ff6:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8009ffa:	bf00      	nop
 8009ffc:	370c      	adds	r7, #12
 8009ffe:	46bd      	mov	sp, r7
 800a000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a004:	4770      	bx	lr

0800a006 <LL_RCC_SetAHB4Prescaler>:
{
 800a006:	b480      	push	{r7}
 800a008:	b083      	sub	sp, #12
 800a00a:	af00      	add	r7, sp, #0
 800a00c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800a00e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a012:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a016:	f023 020f 	bic.w	r2, r3, #15
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	091b      	lsrs	r3, r3, #4
 800a01e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a022:	4313      	orrs	r3, r2
 800a024:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800a028:	bf00      	nop
 800a02a:	370c      	adds	r7, #12
 800a02c:	46bd      	mov	sp, r7
 800a02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a032:	4770      	bx	lr

0800a034 <LL_RCC_SetAPB1Prescaler>:
{
 800a034:	b480      	push	{r7}
 800a036:	b083      	sub	sp, #12
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800a03c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a040:	689b      	ldr	r3, [r3, #8]
 800a042:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a046:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	4313      	orrs	r3, r2
 800a04e:	608b      	str	r3, [r1, #8]
}
 800a050:	bf00      	nop
 800a052:	370c      	adds	r7, #12
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	4770      	bx	lr

0800a05c <LL_RCC_SetAPB2Prescaler>:
{
 800a05c:	b480      	push	{r7}
 800a05e:	b083      	sub	sp, #12
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800a064:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a068:	689b      	ldr	r3, [r3, #8]
 800a06a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a06e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	4313      	orrs	r3, r2
 800a076:	608b      	str	r3, [r1, #8]
}
 800a078:	bf00      	nop
 800a07a:	370c      	adds	r7, #12
 800a07c:	46bd      	mov	sp, r7
 800a07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a082:	4770      	bx	lr

0800a084 <LL_RCC_GetAHBPrescaler>:
{
 800a084:	b480      	push	{r7}
 800a086:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800a088:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a08c:	689b      	ldr	r3, [r3, #8]
 800a08e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a092:	4618      	mov	r0, r3
 800a094:	46bd      	mov	sp, r7
 800a096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09a:	4770      	bx	lr

0800a09c <LL_C2_RCC_GetAHBPrescaler>:
{
 800a09c:	b480      	push	{r7}
 800a09e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 800a0a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a0a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b4:	4770      	bx	lr

0800a0b6 <LL_RCC_GetAHB4Prescaler>:
{
 800a0b6:	b480      	push	{r7}
 800a0b8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800a0ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0be:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a0c2:	011b      	lsls	r3, r3, #4
 800a0c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d0:	4770      	bx	lr

0800a0d2 <LL_RCC_GetAPB1Prescaler>:
{
 800a0d2:	b480      	push	{r7}
 800a0d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800a0d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0da:	689b      	ldr	r3, [r3, #8]
 800a0dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e8:	4770      	bx	lr

0800a0ea <LL_RCC_GetAPB2Prescaler>:
{
 800a0ea:	b480      	push	{r7}
 800a0ec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800a0ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0f2:	689b      	ldr	r3, [r3, #8]
 800a0f4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a100:	4770      	bx	lr

0800a102 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800a102:	b480      	push	{r7}
 800a104:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800a106:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a110:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a114:	6013      	str	r3, [r2, #0]
}
 800a116:	bf00      	nop
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr

0800a120 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800a120:	b480      	push	{r7}
 800a122:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800a124:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a12e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a132:	6013      	str	r3, [r2, #0]
}
 800a134:	bf00      	nop
 800a136:	46bd      	mov	sp, r7
 800a138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13c:	4770      	bx	lr

0800a13e <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800a13e:	b480      	push	{r7}
 800a140:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800a142:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a14c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a150:	d101      	bne.n	800a156 <LL_RCC_PLL_IsReady+0x18>
 800a152:	2301      	movs	r3, #1
 800a154:	e000      	b.n	800a158 <LL_RCC_PLL_IsReady+0x1a>
 800a156:	2300      	movs	r3, #0
}
 800a158:	4618      	mov	r0, r3
 800a15a:	46bd      	mov	sp, r7
 800a15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a160:	4770      	bx	lr

0800a162 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800a162:	b480      	push	{r7}
 800a164:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800a166:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a16a:	68db      	ldr	r3, [r3, #12]
 800a16c:	0a1b      	lsrs	r3, r3, #8
 800a16e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800a172:	4618      	mov	r0, r3
 800a174:	46bd      	mov	sp, r7
 800a176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17a:	4770      	bx	lr

0800a17c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800a17c:	b480      	push	{r7}
 800a17e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800a180:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a184:	68db      	ldr	r3, [r3, #12]
 800a186:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr

0800a194 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800a194:	b480      	push	{r7}
 800a196:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800a198:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a19c:	68db      	ldr	r3, [r3, #12]
 800a19e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr

0800a1ac <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800a1b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1b4:	68db      	ldr	r3, [r3, #12]
 800a1b6:	f003 0303 	and.w	r3, r3, #3
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c2:	4770      	bx	lr

0800a1c4 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800a1c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1cc:	689b      	ldr	r3, [r3, #8]
 800a1ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a1d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a1d6:	d101      	bne.n	800a1dc <LL_RCC_IsActiveFlag_HPRE+0x18>
 800a1d8:	2301      	movs	r3, #1
 800a1da:	e000      	b.n	800a1de <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800a1dc:	2300      	movs	r3, #0
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr

0800a1e8 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800a1ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1f0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a1f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a1fc:	d101      	bne.n	800a202 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800a1fe:	2301      	movs	r3, #1
 800a200:	e000      	b.n	800a204 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800a202:	2300      	movs	r3, #0
}
 800a204:	4618      	mov	r0, r3
 800a206:	46bd      	mov	sp, r7
 800a208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20c:	4770      	bx	lr

0800a20e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800a20e:	b480      	push	{r7}
 800a210:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800a212:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a216:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a21a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a21e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a222:	d101      	bne.n	800a228 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800a224:	2301      	movs	r3, #1
 800a226:	e000      	b.n	800a22a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800a228:	2300      	movs	r3, #0
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	46bd      	mov	sp, r7
 800a22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a232:	4770      	bx	lr

0800a234 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800a234:	b480      	push	{r7}
 800a236:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800a238:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a23c:	689b      	ldr	r3, [r3, #8]
 800a23e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a242:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a246:	d101      	bne.n	800a24c <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800a248:	2301      	movs	r3, #1
 800a24a:	e000      	b.n	800a24e <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800a24c:	2300      	movs	r3, #0
}
 800a24e:	4618      	mov	r0, r3
 800a250:	46bd      	mov	sp, r7
 800a252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a256:	4770      	bx	lr

0800a258 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800a258:	b480      	push	{r7}
 800a25a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800a25c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a260:	689b      	ldr	r3, [r3, #8]
 800a262:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a266:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a26a:	d101      	bne.n	800a270 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800a26c:	2301      	movs	r3, #1
 800a26e:	e000      	b.n	800a272 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800a270:	2300      	movs	r3, #0
}
 800a272:	4618      	mov	r0, r3
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr

0800a27c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a27c:	b590      	push	{r4, r7, lr}
 800a27e:	b08d      	sub	sp, #52	@ 0x34
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d101      	bne.n	800a28e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a28a:	2301      	movs	r3, #1
 800a28c:	e363      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f003 0320 	and.w	r3, r3, #32
 800a296:	2b00      	cmp	r3, #0
 800a298:	f000 808d 	beq.w	800a3b6 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a29c:	f7ff fe7d 	bl	8009f9a <LL_RCC_GetSysClkSource>
 800a2a0:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a2a2:	f7ff ff83 	bl	800a1ac <LL_RCC_PLL_GetMainSource>
 800a2a6:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800a2a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d005      	beq.n	800a2ba <HAL_RCC_OscConfig+0x3e>
 800a2ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2b0:	2b0c      	cmp	r3, #12
 800a2b2:	d147      	bne.n	800a344 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800a2b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2b6:	2b01      	cmp	r3, #1
 800a2b8:	d144      	bne.n	800a344 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	69db      	ldr	r3, [r3, #28]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d101      	bne.n	800a2c6 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	e347      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800a2ca:	f7ff fe28 	bl	8009f1e <LL_RCC_MSI_GetRange>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	429c      	cmp	r4, r3
 800a2d2:	d914      	bls.n	800a2fe <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f000 fd61 	bl	800ada0 <RCC_SetFlashLatencyFromMSIRange>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d001      	beq.n	800a2e8 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	e336      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	f7ff fe02 	bl	8009ef6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6a1b      	ldr	r3, [r3, #32]
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f7ff fe26 	bl	8009f48 <LL_RCC_MSI_SetCalibTrimming>
 800a2fc:	e013      	b.n	800a326 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a302:	4618      	mov	r0, r3
 800a304:	f7ff fdf7 	bl	8009ef6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	6a1b      	ldr	r3, [r3, #32]
 800a30c:	4618      	mov	r0, r3
 800a30e:	f7ff fe1b 	bl	8009f48 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a316:	4618      	mov	r0, r3
 800a318:	f000 fd42 	bl	800ada0 <RCC_SetFlashLatencyFromMSIRange>
 800a31c:	4603      	mov	r3, r0
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d001      	beq.n	800a326 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800a322:	2301      	movs	r3, #1
 800a324:	e317      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800a326:	f000 fcc9 	bl	800acbc <HAL_RCC_GetHCLKFreq>
 800a32a:	4603      	mov	r3, r0
 800a32c:	4aa4      	ldr	r2, [pc, #656]	@ (800a5c0 <HAL_RCC_OscConfig+0x344>)
 800a32e:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a330:	4ba4      	ldr	r3, [pc, #656]	@ (800a5c4 <HAL_RCC_OscConfig+0x348>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4618      	mov	r0, r3
 800a336:	f7fa fbfd 	bl	8004b34 <HAL_InitTick>
 800a33a:	4603      	mov	r3, r0
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d039      	beq.n	800a3b4 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800a340:	2301      	movs	r3, #1
 800a342:	e308      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	69db      	ldr	r3, [r3, #28]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d01e      	beq.n	800a38a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a34c:	f7ff fda4 	bl	8009e98 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a350:	f7fb f9f0 	bl	8005734 <HAL_GetTick>
 800a354:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800a356:	e008      	b.n	800a36a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a358:	f7fb f9ec 	bl	8005734 <HAL_GetTick>
 800a35c:	4602      	mov	r2, r0
 800a35e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a360:	1ad3      	subs	r3, r2, r3
 800a362:	2b02      	cmp	r3, #2
 800a364:	d901      	bls.n	800a36a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800a366:	2303      	movs	r3, #3
 800a368:	e2f5      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800a36a:	f7ff fdb3 	bl	8009ed4 <LL_RCC_MSI_IsReady>
 800a36e:	4603      	mov	r3, r0
 800a370:	2b00      	cmp	r3, #0
 800a372:	d0f1      	beq.n	800a358 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a378:	4618      	mov	r0, r3
 800a37a:	f7ff fdbc 	bl	8009ef6 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6a1b      	ldr	r3, [r3, #32]
 800a382:	4618      	mov	r0, r3
 800a384:	f7ff fde0 	bl	8009f48 <LL_RCC_MSI_SetCalibTrimming>
 800a388:	e015      	b.n	800a3b6 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a38a:	f7ff fd94 	bl	8009eb6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a38e:	f7fb f9d1 	bl	8005734 <HAL_GetTick>
 800a392:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800a394:	e008      	b.n	800a3a8 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a396:	f7fb f9cd 	bl	8005734 <HAL_GetTick>
 800a39a:	4602      	mov	r2, r0
 800a39c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a39e:	1ad3      	subs	r3, r2, r3
 800a3a0:	2b02      	cmp	r3, #2
 800a3a2:	d901      	bls.n	800a3a8 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800a3a4:	2303      	movs	r3, #3
 800a3a6:	e2d6      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800a3a8:	f7ff fd94 	bl	8009ed4 <LL_RCC_MSI_IsReady>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d1f1      	bne.n	800a396 <HAL_RCC_OscConfig+0x11a>
 800a3b2:	e000      	b.n	800a3b6 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800a3b4:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	f003 0301 	and.w	r3, r3, #1
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d047      	beq.n	800a452 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a3c2:	f7ff fdea 	bl	8009f9a <LL_RCC_GetSysClkSource>
 800a3c6:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a3c8:	f7ff fef0 	bl	800a1ac <LL_RCC_PLL_GetMainSource>
 800a3cc:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800a3ce:	6a3b      	ldr	r3, [r7, #32]
 800a3d0:	2b08      	cmp	r3, #8
 800a3d2:	d005      	beq.n	800a3e0 <HAL_RCC_OscConfig+0x164>
 800a3d4:	6a3b      	ldr	r3, [r7, #32]
 800a3d6:	2b0c      	cmp	r3, #12
 800a3d8:	d108      	bne.n	800a3ec <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800a3da:	69fb      	ldr	r3, [r7, #28]
 800a3dc:	2b03      	cmp	r3, #3
 800a3de:	d105      	bne.n	800a3ec <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d134      	bne.n	800a452 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800a3e8:	2301      	movs	r3, #1
 800a3ea:	e2b4      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	685b      	ldr	r3, [r3, #4]
 800a3f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3f4:	d102      	bne.n	800a3fc <HAL_RCC_OscConfig+0x180>
 800a3f6:	f7ff fbd1 	bl	8009b9c <LL_RCC_HSE_Enable>
 800a3fa:	e001      	b.n	800a400 <HAL_RCC_OscConfig+0x184>
 800a3fc:	f7ff fbdd 	bl	8009bba <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d012      	beq.n	800a42e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a408:	f7fb f994 	bl	8005734 <HAL_GetTick>
 800a40c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800a40e:	e008      	b.n	800a422 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a410:	f7fb f990 	bl	8005734 <HAL_GetTick>
 800a414:	4602      	mov	r2, r0
 800a416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a418:	1ad3      	subs	r3, r2, r3
 800a41a:	2b64      	cmp	r3, #100	@ 0x64
 800a41c:	d901      	bls.n	800a422 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800a41e:	2303      	movs	r3, #3
 800a420:	e299      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800a422:	f7ff fbd9 	bl	8009bd8 <LL_RCC_HSE_IsReady>
 800a426:	4603      	mov	r3, r0
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d0f1      	beq.n	800a410 <HAL_RCC_OscConfig+0x194>
 800a42c:	e011      	b.n	800a452 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a42e:	f7fb f981 	bl	8005734 <HAL_GetTick>
 800a432:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800a434:	e008      	b.n	800a448 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a436:	f7fb f97d 	bl	8005734 <HAL_GetTick>
 800a43a:	4602      	mov	r2, r0
 800a43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a43e:	1ad3      	subs	r3, r2, r3
 800a440:	2b64      	cmp	r3, #100	@ 0x64
 800a442:	d901      	bls.n	800a448 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800a444:	2303      	movs	r3, #3
 800a446:	e286      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800a448:	f7ff fbc6 	bl	8009bd8 <LL_RCC_HSE_IsReady>
 800a44c:	4603      	mov	r3, r0
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d1f1      	bne.n	800a436 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f003 0302 	and.w	r3, r3, #2
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d04c      	beq.n	800a4f8 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a45e:	f7ff fd9c 	bl	8009f9a <LL_RCC_GetSysClkSource>
 800a462:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a464:	f7ff fea2 	bl	800a1ac <LL_RCC_PLL_GetMainSource>
 800a468:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800a46a:	69bb      	ldr	r3, [r7, #24]
 800a46c:	2b04      	cmp	r3, #4
 800a46e:	d005      	beq.n	800a47c <HAL_RCC_OscConfig+0x200>
 800a470:	69bb      	ldr	r3, [r7, #24]
 800a472:	2b0c      	cmp	r3, #12
 800a474:	d10e      	bne.n	800a494 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	2b02      	cmp	r3, #2
 800a47a:	d10b      	bne.n	800a494 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	68db      	ldr	r3, [r3, #12]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d101      	bne.n	800a488 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800a484:	2301      	movs	r3, #1
 800a486:	e266      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	691b      	ldr	r3, [r3, #16]
 800a48c:	4618      	mov	r0, r3
 800a48e:	f7ff fbe5 	bl	8009c5c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800a492:	e031      	b.n	800a4f8 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	68db      	ldr	r3, [r3, #12]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d019      	beq.n	800a4d0 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a49c:	f7ff fbae 	bl	8009bfc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4a0:	f7fb f948 	bl	8005734 <HAL_GetTick>
 800a4a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800a4a6:	e008      	b.n	800a4ba <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4a8:	f7fb f944 	bl	8005734 <HAL_GetTick>
 800a4ac:	4602      	mov	r2, r0
 800a4ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b0:	1ad3      	subs	r3, r2, r3
 800a4b2:	2b02      	cmp	r3, #2
 800a4b4:	d901      	bls.n	800a4ba <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a4b6:	2303      	movs	r3, #3
 800a4b8:	e24d      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800a4ba:	f7ff fbbd 	bl	8009c38 <LL_RCC_HSI_IsReady>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d0f1      	beq.n	800a4a8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	691b      	ldr	r3, [r3, #16]
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	f7ff fbc7 	bl	8009c5c <LL_RCC_HSI_SetCalibTrimming>
 800a4ce:	e013      	b.n	800a4f8 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a4d0:	f7ff fba3 	bl	8009c1a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4d4:	f7fb f92e 	bl	8005734 <HAL_GetTick>
 800a4d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800a4da:	e008      	b.n	800a4ee <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4dc:	f7fb f92a 	bl	8005734 <HAL_GetTick>
 800a4e0:	4602      	mov	r2, r0
 800a4e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4e4:	1ad3      	subs	r3, r2, r3
 800a4e6:	2b02      	cmp	r3, #2
 800a4e8:	d901      	bls.n	800a4ee <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800a4ea:	2303      	movs	r3, #3
 800a4ec:	e233      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800a4ee:	f7ff fba3 	bl	8009c38 <LL_RCC_HSI_IsReady>
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d1f1      	bne.n	800a4dc <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f003 0308 	and.w	r3, r3, #8
 800a500:	2b00      	cmp	r3, #0
 800a502:	d106      	bne.n	800a512 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	f000 80a3 	beq.w	800a658 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	695b      	ldr	r3, [r3, #20]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d076      	beq.n	800a608 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f003 0310 	and.w	r3, r3, #16
 800a522:	2b00      	cmp	r3, #0
 800a524:	d046      	beq.n	800a5b4 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800a526:	f7ff fc5a 	bl	8009dde <LL_RCC_LSI1_IsReady>
 800a52a:	4603      	mov	r3, r0
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d113      	bne.n	800a558 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800a530:	f7ff fc33 	bl	8009d9a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a534:	f7fb f8fe 	bl	8005734 <HAL_GetTick>
 800a538:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800a53a:	e008      	b.n	800a54e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a53c:	f7fb f8fa 	bl	8005734 <HAL_GetTick>
 800a540:	4602      	mov	r2, r0
 800a542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a544:	1ad3      	subs	r3, r2, r3
 800a546:	2b02      	cmp	r3, #2
 800a548:	d901      	bls.n	800a54e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800a54a:	2303      	movs	r3, #3
 800a54c:	e203      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800a54e:	f7ff fc46 	bl	8009dde <LL_RCC_LSI1_IsReady>
 800a552:	4603      	mov	r3, r0
 800a554:	2b00      	cmp	r3, #0
 800a556:	d0f1      	beq.n	800a53c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800a558:	f7ff fc53 	bl	8009e02 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a55c:	f7fb f8ea 	bl	8005734 <HAL_GetTick>
 800a560:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800a562:	e008      	b.n	800a576 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a564:	f7fb f8e6 	bl	8005734 <HAL_GetTick>
 800a568:	4602      	mov	r2, r0
 800a56a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a56c:	1ad3      	subs	r3, r2, r3
 800a56e:	2b03      	cmp	r3, #3
 800a570:	d901      	bls.n	800a576 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800a572:	2303      	movs	r3, #3
 800a574:	e1ef      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800a576:	f7ff fc66 	bl	8009e46 <LL_RCC_LSI2_IsReady>
 800a57a:	4603      	mov	r3, r0
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d0f1      	beq.n	800a564 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	699b      	ldr	r3, [r3, #24]
 800a584:	4618      	mov	r0, r3
 800a586:	f7ff fc70 	bl	8009e6a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800a58a:	f7ff fc17 	bl	8009dbc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a58e:	f7fb f8d1 	bl	8005734 <HAL_GetTick>
 800a592:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800a594:	e008      	b.n	800a5a8 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a596:	f7fb f8cd 	bl	8005734 <HAL_GetTick>
 800a59a:	4602      	mov	r2, r0
 800a59c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a59e:	1ad3      	subs	r3, r2, r3
 800a5a0:	2b02      	cmp	r3, #2
 800a5a2:	d901      	bls.n	800a5a8 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800a5a4:	2303      	movs	r3, #3
 800a5a6:	e1d6      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800a5a8:	f7ff fc19 	bl	8009dde <LL_RCC_LSI1_IsReady>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d1f1      	bne.n	800a596 <HAL_RCC_OscConfig+0x31a>
 800a5b2:	e051      	b.n	800a658 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800a5b4:	f7ff fbf1 	bl	8009d9a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5b8:	f7fb f8bc 	bl	8005734 <HAL_GetTick>
 800a5bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800a5be:	e00c      	b.n	800a5da <HAL_RCC_OscConfig+0x35e>
 800a5c0:	20000030 	.word	0x20000030
 800a5c4:	20000034 	.word	0x20000034
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a5c8:	f7fb f8b4 	bl	8005734 <HAL_GetTick>
 800a5cc:	4602      	mov	r2, r0
 800a5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d0:	1ad3      	subs	r3, r2, r3
 800a5d2:	2b02      	cmp	r3, #2
 800a5d4:	d901      	bls.n	800a5da <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800a5d6:	2303      	movs	r3, #3
 800a5d8:	e1bd      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800a5da:	f7ff fc00 	bl	8009dde <LL_RCC_LSI1_IsReady>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d0f1      	beq.n	800a5c8 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800a5e4:	f7ff fc1e 	bl	8009e24 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800a5e8:	e008      	b.n	800a5fc <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a5ea:	f7fb f8a3 	bl	8005734 <HAL_GetTick>
 800a5ee:	4602      	mov	r2, r0
 800a5f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5f2:	1ad3      	subs	r3, r2, r3
 800a5f4:	2b03      	cmp	r3, #3
 800a5f6:	d901      	bls.n	800a5fc <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800a5f8:	2303      	movs	r3, #3
 800a5fa:	e1ac      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800a5fc:	f7ff fc23 	bl	8009e46 <LL_RCC_LSI2_IsReady>
 800a600:	4603      	mov	r3, r0
 800a602:	2b00      	cmp	r3, #0
 800a604:	d1f1      	bne.n	800a5ea <HAL_RCC_OscConfig+0x36e>
 800a606:	e027      	b.n	800a658 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800a608:	f7ff fc0c 	bl	8009e24 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a60c:	f7fb f892 	bl	8005734 <HAL_GetTick>
 800a610:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800a612:	e008      	b.n	800a626 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a614:	f7fb f88e 	bl	8005734 <HAL_GetTick>
 800a618:	4602      	mov	r2, r0
 800a61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a61c:	1ad3      	subs	r3, r2, r3
 800a61e:	2b03      	cmp	r3, #3
 800a620:	d901      	bls.n	800a626 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800a622:	2303      	movs	r3, #3
 800a624:	e197      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800a626:	f7ff fc0e 	bl	8009e46 <LL_RCC_LSI2_IsReady>
 800a62a:	4603      	mov	r3, r0
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d1f1      	bne.n	800a614 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800a630:	f7ff fbc4 	bl	8009dbc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a634:	f7fb f87e 	bl	8005734 <HAL_GetTick>
 800a638:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800a63a:	e008      	b.n	800a64e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a63c:	f7fb f87a 	bl	8005734 <HAL_GetTick>
 800a640:	4602      	mov	r2, r0
 800a642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a644:	1ad3      	subs	r3, r2, r3
 800a646:	2b02      	cmp	r3, #2
 800a648:	d901      	bls.n	800a64e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800a64a:	2303      	movs	r3, #3
 800a64c:	e183      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800a64e:	f7ff fbc6 	bl	8009dde <LL_RCC_LSI1_IsReady>
 800a652:	4603      	mov	r3, r0
 800a654:	2b00      	cmp	r3, #0
 800a656:	d1f1      	bne.n	800a63c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	f003 0304 	and.w	r3, r3, #4
 800a660:	2b00      	cmp	r3, #0
 800a662:	d05b      	beq.n	800a71c <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a664:	4ba7      	ldr	r3, [pc, #668]	@ (800a904 <HAL_RCC_OscConfig+0x688>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d114      	bne.n	800a69a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800a670:	f7ff fa54 	bl	8009b1c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a674:	f7fb f85e 	bl	8005734 <HAL_GetTick>
 800a678:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a67a:	e008      	b.n	800a68e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a67c:	f7fb f85a 	bl	8005734 <HAL_GetTick>
 800a680:	4602      	mov	r2, r0
 800a682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a684:	1ad3      	subs	r3, r2, r3
 800a686:	2b02      	cmp	r3, #2
 800a688:	d901      	bls.n	800a68e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800a68a:	2303      	movs	r3, #3
 800a68c:	e163      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a68e:	4b9d      	ldr	r3, [pc, #628]	@ (800a904 <HAL_RCC_OscConfig+0x688>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a696:	2b00      	cmp	r3, #0
 800a698:	d0f0      	beq.n	800a67c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	689b      	ldr	r3, [r3, #8]
 800a69e:	2b01      	cmp	r3, #1
 800a6a0:	d102      	bne.n	800a6a8 <HAL_RCC_OscConfig+0x42c>
 800a6a2:	f7ff fb24 	bl	8009cee <LL_RCC_LSE_Enable>
 800a6a6:	e00c      	b.n	800a6c2 <HAL_RCC_OscConfig+0x446>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	689b      	ldr	r3, [r3, #8]
 800a6ac:	2b05      	cmp	r3, #5
 800a6ae:	d104      	bne.n	800a6ba <HAL_RCC_OscConfig+0x43e>
 800a6b0:	f7ff fb3f 	bl	8009d32 <LL_RCC_LSE_EnableBypass>
 800a6b4:	f7ff fb1b 	bl	8009cee <LL_RCC_LSE_Enable>
 800a6b8:	e003      	b.n	800a6c2 <HAL_RCC_OscConfig+0x446>
 800a6ba:	f7ff fb29 	bl	8009d10 <LL_RCC_LSE_Disable>
 800a6be:	f7ff fb49 	bl	8009d54 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	689b      	ldr	r3, [r3, #8]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d014      	beq.n	800a6f4 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6ca:	f7fb f833 	bl	8005734 <HAL_GetTick>
 800a6ce:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800a6d0:	e00a      	b.n	800a6e8 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a6d2:	f7fb f82f 	bl	8005734 <HAL_GetTick>
 800a6d6:	4602      	mov	r2, r0
 800a6d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6da:	1ad3      	subs	r3, r2, r3
 800a6dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	d901      	bls.n	800a6e8 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800a6e4:	2303      	movs	r3, #3
 800a6e6:	e136      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800a6e8:	f7ff fb45 	bl	8009d76 <LL_RCC_LSE_IsReady>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d0ef      	beq.n	800a6d2 <HAL_RCC_OscConfig+0x456>
 800a6f2:	e013      	b.n	800a71c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6f4:	f7fb f81e 	bl	8005734 <HAL_GetTick>
 800a6f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800a6fa:	e00a      	b.n	800a712 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a6fc:	f7fb f81a 	bl	8005734 <HAL_GetTick>
 800a700:	4602      	mov	r2, r0
 800a702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a704:	1ad3      	subs	r3, r2, r3
 800a706:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d901      	bls.n	800a712 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800a70e:	2303      	movs	r3, #3
 800a710:	e121      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800a712:	f7ff fb30 	bl	8009d76 <LL_RCC_LSE_IsReady>
 800a716:	4603      	mov	r3, r0
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d1ef      	bne.n	800a6fc <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a724:	2b00      	cmp	r3, #0
 800a726:	d02c      	beq.n	800a782 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d014      	beq.n	800a75a <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a730:	f7ff faa9 	bl	8009c86 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a734:	f7fa fffe 	bl	8005734 <HAL_GetTick>
 800a738:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800a73a:	e008      	b.n	800a74e <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a73c:	f7fa fffa 	bl	8005734 <HAL_GetTick>
 800a740:	4602      	mov	r2, r0
 800a742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a744:	1ad3      	subs	r3, r2, r3
 800a746:	2b02      	cmp	r3, #2
 800a748:	d901      	bls.n	800a74e <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800a74a:	2303      	movs	r3, #3
 800a74c:	e103      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800a74e:	f7ff fabc 	bl	8009cca <LL_RCC_HSI48_IsReady>
 800a752:	4603      	mov	r3, r0
 800a754:	2b00      	cmp	r3, #0
 800a756:	d0f1      	beq.n	800a73c <HAL_RCC_OscConfig+0x4c0>
 800a758:	e013      	b.n	800a782 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a75a:	f7ff faa5 	bl	8009ca8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a75e:	f7fa ffe9 	bl	8005734 <HAL_GetTick>
 800a762:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800a764:	e008      	b.n	800a778 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a766:	f7fa ffe5 	bl	8005734 <HAL_GetTick>
 800a76a:	4602      	mov	r2, r0
 800a76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a76e:	1ad3      	subs	r3, r2, r3
 800a770:	2b02      	cmp	r3, #2
 800a772:	d901      	bls.n	800a778 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800a774:	2303      	movs	r3, #3
 800a776:	e0ee      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800a778:	f7ff faa7 	bl	8009cca <LL_RCC_HSI48_IsReady>
 800a77c:	4603      	mov	r3, r0
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d1f1      	bne.n	800a766 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a786:	2b00      	cmp	r3, #0
 800a788:	f000 80e4 	beq.w	800a954 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a78c:	f7ff fc05 	bl	8009f9a <LL_RCC_GetSysClkSource>
 800a790:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800a792:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a796:	68db      	ldr	r3, [r3, #12]
 800a798:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a79e:	2b02      	cmp	r3, #2
 800a7a0:	f040 80b4 	bne.w	800a90c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	f003 0203 	and.w	r2, r3, #3
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7ae:	429a      	cmp	r2, r3
 800a7b0:	d123      	bne.n	800a7fa <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	d11c      	bne.n	800a7fa <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	0a1b      	lsrs	r3, r3, #8
 800a7c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a7cc:	429a      	cmp	r2, r3
 800a7ce:	d114      	bne.n	800a7fa <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800a7da:	429a      	cmp	r2, r3
 800a7dc:	d10d      	bne.n	800a7fa <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a7e8:	429a      	cmp	r2, r3
 800a7ea:	d106      	bne.n	800a7fa <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a7f6:	429a      	cmp	r2, r3
 800a7f8:	d05d      	beq.n	800a8b6 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a7fa:	693b      	ldr	r3, [r7, #16]
 800a7fc:	2b0c      	cmp	r3, #12
 800a7fe:	d058      	beq.n	800a8b2 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a800:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d001      	beq.n	800a812 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800a80e:	2301      	movs	r3, #1
 800a810:	e0a1      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a812:	f7ff fc85 	bl	800a120 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a816:	f7fa ff8d 	bl	8005734 <HAL_GetTick>
 800a81a:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a81c:	e008      	b.n	800a830 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a81e:	f7fa ff89 	bl	8005734 <HAL_GetTick>
 800a822:	4602      	mov	r2, r0
 800a824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a826:	1ad3      	subs	r3, r2, r3
 800a828:	2b02      	cmp	r3, #2
 800a82a:	d901      	bls.n	800a830 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800a82c:	2303      	movs	r3, #3
 800a82e:	e092      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a830:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d1ef      	bne.n	800a81e <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a83e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a842:	68da      	ldr	r2, [r3, #12]
 800a844:	4b30      	ldr	r3, [pc, #192]	@ (800a908 <HAL_RCC_OscConfig+0x68c>)
 800a846:	4013      	ands	r3, r2
 800a848:	687a      	ldr	r2, [r7, #4]
 800a84a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800a84c:	687a      	ldr	r2, [r7, #4]
 800a84e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a850:	4311      	orrs	r1, r2
 800a852:	687a      	ldr	r2, [r7, #4]
 800a854:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a856:	0212      	lsls	r2, r2, #8
 800a858:	4311      	orrs	r1, r2
 800a85a:	687a      	ldr	r2, [r7, #4]
 800a85c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a85e:	4311      	orrs	r1, r2
 800a860:	687a      	ldr	r2, [r7, #4]
 800a862:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800a864:	4311      	orrs	r1, r2
 800a866:	687a      	ldr	r2, [r7, #4]
 800a868:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800a86a:	430a      	orrs	r2, r1
 800a86c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a870:	4313      	orrs	r3, r2
 800a872:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a874:	f7ff fc45 	bl	800a102 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a878:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a87c:	68db      	ldr	r3, [r3, #12]
 800a87e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a882:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a886:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a888:	f7fa ff54 	bl	8005734 <HAL_GetTick>
 800a88c:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a88e:	e008      	b.n	800a8a2 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a890:	f7fa ff50 	bl	8005734 <HAL_GetTick>
 800a894:	4602      	mov	r2, r0
 800a896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a898:	1ad3      	subs	r3, r2, r3
 800a89a:	2b02      	cmp	r3, #2
 800a89c:	d901      	bls.n	800a8a2 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800a89e:	2303      	movs	r3, #3
 800a8a0:	e059      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a8a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d0ef      	beq.n	800a890 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a8b0:	e050      	b.n	800a954 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	e04f      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a8b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d147      	bne.n	800a954 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a8c4:	f7ff fc1d 	bl	800a102 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a8c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8cc:	68db      	ldr	r3, [r3, #12]
 800a8ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a8d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a8d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a8d8:	f7fa ff2c 	bl	8005734 <HAL_GetTick>
 800a8dc:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a8de:	e008      	b.n	800a8f2 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a8e0:	f7fa ff28 	bl	8005734 <HAL_GetTick>
 800a8e4:	4602      	mov	r2, r0
 800a8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e8:	1ad3      	subs	r3, r2, r3
 800a8ea:	2b02      	cmp	r3, #2
 800a8ec:	d901      	bls.n	800a8f2 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800a8ee:	2303      	movs	r3, #3
 800a8f0:	e031      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a8f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d0ef      	beq.n	800a8e0 <HAL_RCC_OscConfig+0x664>
 800a900:	e028      	b.n	800a954 <HAL_RCC_OscConfig+0x6d8>
 800a902:	bf00      	nop
 800a904:	58000400 	.word	0x58000400
 800a908:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	2b0c      	cmp	r3, #12
 800a910:	d01e      	beq.n	800a950 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a912:	f7ff fc05 	bl	800a120 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a916:	f7fa ff0d 	bl	8005734 <HAL_GetTick>
 800a91a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a91c:	e008      	b.n	800a930 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a91e:	f7fa ff09 	bl	8005734 <HAL_GetTick>
 800a922:	4602      	mov	r2, r0
 800a924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a926:	1ad3      	subs	r3, r2, r3
 800a928:	2b02      	cmp	r3, #2
 800a92a:	d901      	bls.n	800a930 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800a92c:	2303      	movs	r3, #3
 800a92e:	e012      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a930:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d1ef      	bne.n	800a91e <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800a93e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a942:	68da      	ldr	r2, [r3, #12]
 800a944:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a948:	4b05      	ldr	r3, [pc, #20]	@ (800a960 <HAL_RCC_OscConfig+0x6e4>)
 800a94a:	4013      	ands	r3, r2
 800a94c:	60cb      	str	r3, [r1, #12]
 800a94e:	e001      	b.n	800a954 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a950:	2301      	movs	r3, #1
 800a952:	e000      	b.n	800a956 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800a954:	2300      	movs	r3, #0
}
 800a956:	4618      	mov	r0, r3
 800a958:	3734      	adds	r7, #52	@ 0x34
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd90      	pop	{r4, r7, pc}
 800a95e:	bf00      	nop
 800a960:	eefefffc 	.word	0xeefefffc

0800a964 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b084      	sub	sp, #16
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
 800a96c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d101      	bne.n	800a978 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a974:	2301      	movs	r3, #1
 800a976:	e12d      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a978:	4b98      	ldr	r3, [pc, #608]	@ (800abdc <HAL_RCC_ClockConfig+0x278>)
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	f003 0307 	and.w	r3, r3, #7
 800a980:	683a      	ldr	r2, [r7, #0]
 800a982:	429a      	cmp	r2, r3
 800a984:	d91b      	bls.n	800a9be <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a986:	4b95      	ldr	r3, [pc, #596]	@ (800abdc <HAL_RCC_ClockConfig+0x278>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	f023 0207 	bic.w	r2, r3, #7
 800a98e:	4993      	ldr	r1, [pc, #588]	@ (800abdc <HAL_RCC_ClockConfig+0x278>)
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	4313      	orrs	r3, r2
 800a994:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a996:	f7fa fecd 	bl	8005734 <HAL_GetTick>
 800a99a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a99c:	e008      	b.n	800a9b0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a99e:	f7fa fec9 	bl	8005734 <HAL_GetTick>
 800a9a2:	4602      	mov	r2, r0
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	1ad3      	subs	r3, r2, r3
 800a9a8:	2b02      	cmp	r3, #2
 800a9aa:	d901      	bls.n	800a9b0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800a9ac:	2303      	movs	r3, #3
 800a9ae:	e111      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a9b0:	4b8a      	ldr	r3, [pc, #552]	@ (800abdc <HAL_RCC_ClockConfig+0x278>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f003 0307 	and.w	r3, r3, #7
 800a9b8:	683a      	ldr	r2, [r7, #0]
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d1ef      	bne.n	800a99e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f003 0302 	and.w	r3, r3, #2
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d016      	beq.n	800a9f8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	689b      	ldr	r3, [r3, #8]
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f7ff faef 	bl	8009fb2 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a9d4:	f7fa feae 	bl	8005734 <HAL_GetTick>
 800a9d8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800a9da:	e008      	b.n	800a9ee <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a9dc:	f7fa feaa 	bl	8005734 <HAL_GetTick>
 800a9e0:	4602      	mov	r2, r0
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	1ad3      	subs	r3, r2, r3
 800a9e6:	2b02      	cmp	r3, #2
 800a9e8:	d901      	bls.n	800a9ee <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800a9ea:	2303      	movs	r3, #3
 800a9ec:	e0f2      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800a9ee:	f7ff fbe9 	bl	800a1c4 <LL_RCC_IsActiveFlag_HPRE>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d0f1      	beq.n	800a9dc <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f003 0320 	and.w	r3, r3, #32
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d016      	beq.n	800aa32 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	695b      	ldr	r3, [r3, #20]
 800aa08:	4618      	mov	r0, r3
 800aa0a:	f7ff fae6 	bl	8009fda <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800aa0e:	f7fa fe91 	bl	8005734 <HAL_GetTick>
 800aa12:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800aa14:	e008      	b.n	800aa28 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800aa16:	f7fa fe8d 	bl	8005734 <HAL_GetTick>
 800aa1a:	4602      	mov	r2, r0
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	1ad3      	subs	r3, r2, r3
 800aa20:	2b02      	cmp	r3, #2
 800aa22:	d901      	bls.n	800aa28 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800aa24:	2303      	movs	r3, #3
 800aa26:	e0d5      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800aa28:	f7ff fbde 	bl	800a1e8 <LL_RCC_IsActiveFlag_C2HPRE>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d0f1      	beq.n	800aa16 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d016      	beq.n	800aa6c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	699b      	ldr	r3, [r3, #24]
 800aa42:	4618      	mov	r0, r3
 800aa44:	f7ff fadf 	bl	800a006 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800aa48:	f7fa fe74 	bl	8005734 <HAL_GetTick>
 800aa4c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800aa4e:	e008      	b.n	800aa62 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800aa50:	f7fa fe70 	bl	8005734 <HAL_GetTick>
 800aa54:	4602      	mov	r2, r0
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	1ad3      	subs	r3, r2, r3
 800aa5a:	2b02      	cmp	r3, #2
 800aa5c:	d901      	bls.n	800aa62 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800aa5e:	2303      	movs	r3, #3
 800aa60:	e0b8      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800aa62:	f7ff fbd4 	bl	800a20e <LL_RCC_IsActiveFlag_SHDHPRE>
 800aa66:	4603      	mov	r3, r0
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d0f1      	beq.n	800aa50 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f003 0304 	and.w	r3, r3, #4
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d016      	beq.n	800aaa6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	68db      	ldr	r3, [r3, #12]
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f7ff fad9 	bl	800a034 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800aa82:	f7fa fe57 	bl	8005734 <HAL_GetTick>
 800aa86:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800aa88:	e008      	b.n	800aa9c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800aa8a:	f7fa fe53 	bl	8005734 <HAL_GetTick>
 800aa8e:	4602      	mov	r2, r0
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	1ad3      	subs	r3, r2, r3
 800aa94:	2b02      	cmp	r3, #2
 800aa96:	d901      	bls.n	800aa9c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800aa98:	2303      	movs	r3, #3
 800aa9a:	e09b      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800aa9c:	f7ff fbca 	bl	800a234 <LL_RCC_IsActiveFlag_PPRE1>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d0f1      	beq.n	800aa8a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f003 0308 	and.w	r3, r3, #8
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d017      	beq.n	800aae2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	691b      	ldr	r3, [r3, #16]
 800aab6:	00db      	lsls	r3, r3, #3
 800aab8:	4618      	mov	r0, r3
 800aaba:	f7ff facf 	bl	800a05c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800aabe:	f7fa fe39 	bl	8005734 <HAL_GetTick>
 800aac2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800aac4:	e008      	b.n	800aad8 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800aac6:	f7fa fe35 	bl	8005734 <HAL_GetTick>
 800aaca:	4602      	mov	r2, r0
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	1ad3      	subs	r3, r2, r3
 800aad0:	2b02      	cmp	r3, #2
 800aad2:	d901      	bls.n	800aad8 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800aad4:	2303      	movs	r3, #3
 800aad6:	e07d      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800aad8:	f7ff fbbe 	bl	800a258 <LL_RCC_IsActiveFlag_PPRE2>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d0f1      	beq.n	800aac6 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f003 0301 	and.w	r3, r3, #1
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d043      	beq.n	800ab76 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	685b      	ldr	r3, [r3, #4]
 800aaf2:	2b02      	cmp	r3, #2
 800aaf4:	d106      	bne.n	800ab04 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800aaf6:	f7ff f86f 	bl	8009bd8 <LL_RCC_HSE_IsReady>
 800aafa:	4603      	mov	r3, r0
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d11e      	bne.n	800ab3e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ab00:	2301      	movs	r3, #1
 800ab02:	e067      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	685b      	ldr	r3, [r3, #4]
 800ab08:	2b03      	cmp	r3, #3
 800ab0a:	d106      	bne.n	800ab1a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800ab0c:	f7ff fb17 	bl	800a13e <LL_RCC_PLL_IsReady>
 800ab10:	4603      	mov	r3, r0
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d113      	bne.n	800ab3e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ab16:	2301      	movs	r3, #1
 800ab18:	e05c      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	685b      	ldr	r3, [r3, #4]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d106      	bne.n	800ab30 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800ab22:	f7ff f9d7 	bl	8009ed4 <LL_RCC_MSI_IsReady>
 800ab26:	4603      	mov	r3, r0
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d108      	bne.n	800ab3e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	e051      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800ab30:	f7ff f882 	bl	8009c38 <LL_RCC_HSI_IsReady>
 800ab34:	4603      	mov	r3, r0
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d101      	bne.n	800ab3e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	e04a      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	685b      	ldr	r3, [r3, #4]
 800ab42:	4618      	mov	r0, r3
 800ab44:	f7ff fa15 	bl	8009f72 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ab48:	f7fa fdf4 	bl	8005734 <HAL_GetTick>
 800ab4c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab4e:	e00a      	b.n	800ab66 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ab50:	f7fa fdf0 	bl	8005734 <HAL_GetTick>
 800ab54:	4602      	mov	r2, r0
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	1ad3      	subs	r3, r2, r3
 800ab5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d901      	bls.n	800ab66 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800ab62:	2303      	movs	r3, #3
 800ab64:	e036      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab66:	f7ff fa18 	bl	8009f9a <LL_RCC_GetSysClkSource>
 800ab6a:	4602      	mov	r2, r0
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	009b      	lsls	r3, r3, #2
 800ab72:	429a      	cmp	r2, r3
 800ab74:	d1ec      	bne.n	800ab50 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ab76:	4b19      	ldr	r3, [pc, #100]	@ (800abdc <HAL_RCC_ClockConfig+0x278>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f003 0307 	and.w	r3, r3, #7
 800ab7e:	683a      	ldr	r2, [r7, #0]
 800ab80:	429a      	cmp	r2, r3
 800ab82:	d21b      	bcs.n	800abbc <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab84:	4b15      	ldr	r3, [pc, #84]	@ (800abdc <HAL_RCC_ClockConfig+0x278>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f023 0207 	bic.w	r2, r3, #7
 800ab8c:	4913      	ldr	r1, [pc, #76]	@ (800abdc <HAL_RCC_ClockConfig+0x278>)
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	4313      	orrs	r3, r2
 800ab92:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ab94:	f7fa fdce 	bl	8005734 <HAL_GetTick>
 800ab98:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab9a:	e008      	b.n	800abae <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800ab9c:	f7fa fdca 	bl	8005734 <HAL_GetTick>
 800aba0:	4602      	mov	r2, r0
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	1ad3      	subs	r3, r2, r3
 800aba6:	2b02      	cmp	r3, #2
 800aba8:	d901      	bls.n	800abae <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800abaa:	2303      	movs	r3, #3
 800abac:	e012      	b.n	800abd4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800abae:	4b0b      	ldr	r3, [pc, #44]	@ (800abdc <HAL_RCC_ClockConfig+0x278>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f003 0307 	and.w	r3, r3, #7
 800abb6:	683a      	ldr	r2, [r7, #0]
 800abb8:	429a      	cmp	r2, r3
 800abba:	d1ef      	bne.n	800ab9c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800abbc:	f000 f87e 	bl	800acbc <HAL_RCC_GetHCLKFreq>
 800abc0:	4603      	mov	r3, r0
 800abc2:	4a07      	ldr	r2, [pc, #28]	@ (800abe0 <HAL_RCC_ClockConfig+0x27c>)
 800abc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800abc6:	f7fa fdc1 	bl	800574c <HAL_GetTickPrio>
 800abca:	4603      	mov	r3, r0
 800abcc:	4618      	mov	r0, r3
 800abce:	f7f9 ffb1 	bl	8004b34 <HAL_InitTick>
 800abd2:	4603      	mov	r3, r0
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3710      	adds	r7, #16
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}
 800abdc:	58004000 	.word	0x58004000
 800abe0:	20000030 	.word	0x20000030

0800abe4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800abe4:	b590      	push	{r4, r7, lr}
 800abe6:	b085      	sub	sp, #20
 800abe8:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800abea:	f7ff f9d6 	bl	8009f9a <LL_RCC_GetSysClkSource>
 800abee:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d10a      	bne.n	800ac0c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800abf6:	f7ff f992 	bl	8009f1e <LL_RCC_MSI_GetRange>
 800abfa:	4603      	mov	r3, r0
 800abfc:	091b      	lsrs	r3, r3, #4
 800abfe:	f003 030f 	and.w	r3, r3, #15
 800ac02:	4a2b      	ldr	r2, [pc, #172]	@ (800acb0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800ac04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac08:	60fb      	str	r3, [r7, #12]
 800ac0a:	e04b      	b.n	800aca4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2b04      	cmp	r3, #4
 800ac10:	d102      	bne.n	800ac18 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ac12:	4b28      	ldr	r3, [pc, #160]	@ (800acb4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800ac14:	60fb      	str	r3, [r7, #12]
 800ac16:	e045      	b.n	800aca4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2b08      	cmp	r3, #8
 800ac1c:	d10a      	bne.n	800ac34 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800ac1e:	f7fe ffab 	bl	8009b78 <LL_RCC_HSE_IsEnabledDiv2>
 800ac22:	4603      	mov	r3, r0
 800ac24:	2b01      	cmp	r3, #1
 800ac26:	d102      	bne.n	800ac2e <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800ac28:	4b22      	ldr	r3, [pc, #136]	@ (800acb4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800ac2a:	60fb      	str	r3, [r7, #12]
 800ac2c:	e03a      	b.n	800aca4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800ac2e:	4b22      	ldr	r3, [pc, #136]	@ (800acb8 <HAL_RCC_GetSysClockFreq+0xd4>)
 800ac30:	60fb      	str	r3, [r7, #12]
 800ac32:	e037      	b.n	800aca4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800ac34:	f7ff faba 	bl	800a1ac <LL_RCC_PLL_GetMainSource>
 800ac38:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	2b02      	cmp	r3, #2
 800ac3e:	d003      	beq.n	800ac48 <HAL_RCC_GetSysClockFreq+0x64>
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	2b03      	cmp	r3, #3
 800ac44:	d003      	beq.n	800ac4e <HAL_RCC_GetSysClockFreq+0x6a>
 800ac46:	e00d      	b.n	800ac64 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800ac48:	4b1a      	ldr	r3, [pc, #104]	@ (800acb4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800ac4a:	60bb      	str	r3, [r7, #8]
        break;
 800ac4c:	e015      	b.n	800ac7a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800ac4e:	f7fe ff93 	bl	8009b78 <LL_RCC_HSE_IsEnabledDiv2>
 800ac52:	4603      	mov	r3, r0
 800ac54:	2b01      	cmp	r3, #1
 800ac56:	d102      	bne.n	800ac5e <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800ac58:	4b16      	ldr	r3, [pc, #88]	@ (800acb4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800ac5a:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800ac5c:	e00d      	b.n	800ac7a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800ac5e:	4b16      	ldr	r3, [pc, #88]	@ (800acb8 <HAL_RCC_GetSysClockFreq+0xd4>)
 800ac60:	60bb      	str	r3, [r7, #8]
        break;
 800ac62:	e00a      	b.n	800ac7a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800ac64:	f7ff f95b 	bl	8009f1e <LL_RCC_MSI_GetRange>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	091b      	lsrs	r3, r3, #4
 800ac6c:	f003 030f 	and.w	r3, r3, #15
 800ac70:	4a0f      	ldr	r2, [pc, #60]	@ (800acb0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800ac72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac76:	60bb      	str	r3, [r7, #8]
        break;
 800ac78:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800ac7a:	f7ff fa72 	bl	800a162 <LL_RCC_PLL_GetN>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	fb03 f402 	mul.w	r4, r3, r2
 800ac86:	f7ff fa85 	bl	800a194 <LL_RCC_PLL_GetDivider>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	091b      	lsrs	r3, r3, #4
 800ac8e:	3301      	adds	r3, #1
 800ac90:	fbb4 f4f3 	udiv	r4, r4, r3
 800ac94:	f7ff fa72 	bl	800a17c <LL_RCC_PLL_GetR>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	0f5b      	lsrs	r3, r3, #29
 800ac9c:	3301      	adds	r3, #1
 800ac9e:	fbb4 f3f3 	udiv	r3, r4, r3
 800aca2:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800aca4:	68fb      	ldr	r3, [r7, #12]
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3714      	adds	r7, #20
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd90      	pop	{r4, r7, pc}
 800acae:	bf00      	nop
 800acb0:	08020794 	.word	0x08020794
 800acb4:	00f42400 	.word	0x00f42400
 800acb8:	01e84800 	.word	0x01e84800

0800acbc <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800acbc:	b598      	push	{r3, r4, r7, lr}
 800acbe:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800acc0:	f7ff ff90 	bl	800abe4 <HAL_RCC_GetSysClockFreq>
 800acc4:	4604      	mov	r4, r0
 800acc6:	f7ff f9dd 	bl	800a084 <LL_RCC_GetAHBPrescaler>
 800acca:	4603      	mov	r3, r0
 800accc:	091b      	lsrs	r3, r3, #4
 800acce:	f003 030f 	and.w	r3, r3, #15
 800acd2:	4a03      	ldr	r2, [pc, #12]	@ (800ace0 <HAL_RCC_GetHCLKFreq+0x24>)
 800acd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800acd8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800acdc:	4618      	mov	r0, r3
 800acde:	bd98      	pop	{r3, r4, r7, pc}
 800ace0:	08020734 	.word	0x08020734

0800ace4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ace4:	b598      	push	{r3, r4, r7, lr}
 800ace6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800ace8:	f7ff ffe8 	bl	800acbc <HAL_RCC_GetHCLKFreq>
 800acec:	4604      	mov	r4, r0
 800acee:	f7ff f9f0 	bl	800a0d2 <LL_RCC_GetAPB1Prescaler>
 800acf2:	4603      	mov	r3, r0
 800acf4:	0a1b      	lsrs	r3, r3, #8
 800acf6:	f003 0307 	and.w	r3, r3, #7
 800acfa:	4a04      	ldr	r2, [pc, #16]	@ (800ad0c <HAL_RCC_GetPCLK1Freq+0x28>)
 800acfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad00:	f003 031f 	and.w	r3, r3, #31
 800ad04:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ad08:	4618      	mov	r0, r3
 800ad0a:	bd98      	pop	{r3, r4, r7, pc}
 800ad0c:	08020774 	.word	0x08020774

0800ad10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ad10:	b598      	push	{r3, r4, r7, lr}
 800ad12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800ad14:	f7ff ffd2 	bl	800acbc <HAL_RCC_GetHCLKFreq>
 800ad18:	4604      	mov	r4, r0
 800ad1a:	f7ff f9e6 	bl	800a0ea <LL_RCC_GetAPB2Prescaler>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	0adb      	lsrs	r3, r3, #11
 800ad22:	f003 0307 	and.w	r3, r3, #7
 800ad26:	4a04      	ldr	r2, [pc, #16]	@ (800ad38 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ad28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad2c:	f003 031f 	and.w	r3, r3, #31
 800ad30:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	bd98      	pop	{r3, r4, r7, pc}
 800ad38:	08020774 	.word	0x08020774

0800ad3c <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b082      	sub	sp, #8
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
 800ad44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	226f      	movs	r2, #111	@ 0x6f
 800ad4a:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 800ad4c:	f7ff f925 	bl	8009f9a <LL_RCC_GetSysClkSource>
 800ad50:	4602      	mov	r2, r0
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 800ad56:	f7ff f995 	bl	800a084 <LL_RCC_GetAHBPrescaler>
 800ad5a:	4602      	mov	r2, r0
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 800ad60:	f7ff f9b7 	bl	800a0d2 <LL_RCC_GetAPB1Prescaler>
 800ad64:	4602      	mov	r2, r0
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 800ad6a:	f7ff f9be 	bl	800a0ea <LL_RCC_GetAPB2Prescaler>
 800ad6e:	4602      	mov	r2, r0
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 800ad74:	f7ff f992 	bl	800a09c <LL_C2_RCC_GetAHBPrescaler>
 800ad78:	4602      	mov	r2, r0
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 800ad7e:	f7ff f99a 	bl	800a0b6 <LL_RCC_GetAHB4Prescaler>
 800ad82:	4602      	mov	r2, r0
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800ad88:	4b04      	ldr	r3, [pc, #16]	@ (800ad9c <HAL_RCC_GetClockConfig+0x60>)
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	f003 0207 	and.w	r2, r3, #7
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	601a      	str	r2, [r3, #0]
}
 800ad94:	bf00      	nop
 800ad96:	3708      	adds	r7, #8
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}
 800ad9c:	58004000 	.word	0x58004000

0800ada0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800ada0:	b590      	push	{r4, r7, lr}
 800ada2:	b085      	sub	sp, #20
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	2bb0      	cmp	r3, #176	@ 0xb0
 800adac:	d903      	bls.n	800adb6 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800adae:	4b15      	ldr	r3, [pc, #84]	@ (800ae04 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800adb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adb2:	60fb      	str	r3, [r7, #12]
 800adb4:	e007      	b.n	800adc6 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	091b      	lsrs	r3, r3, #4
 800adba:	f003 030f 	and.w	r3, r3, #15
 800adbe:	4a11      	ldr	r2, [pc, #68]	@ (800ae04 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800adc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800adc4:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800adc6:	f7ff f976 	bl	800a0b6 <LL_RCC_GetAHB4Prescaler>
 800adca:	4603      	mov	r3, r0
 800adcc:	091b      	lsrs	r3, r3, #4
 800adce:	f003 030f 	and.w	r3, r3, #15
 800add2:	4a0d      	ldr	r2, [pc, #52]	@ (800ae08 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800add4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800add8:	68fa      	ldr	r2, [r7, #12]
 800adda:	fbb2 f3f3 	udiv	r3, r2, r3
 800adde:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	4a0a      	ldr	r2, [pc, #40]	@ (800ae0c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800ade4:	fba2 2303 	umull	r2, r3, r2, r3
 800ade8:	0c9c      	lsrs	r4, r3, #18
 800adea:	f7fe fea7 	bl	8009b3c <HAL_PWREx_GetVoltageRange>
 800adee:	4603      	mov	r3, r0
 800adf0:	4619      	mov	r1, r3
 800adf2:	4620      	mov	r0, r4
 800adf4:	f000 f80c 	bl	800ae10 <RCC_SetFlashLatency>
 800adf8:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	3714      	adds	r7, #20
 800adfe:	46bd      	mov	sp, r7
 800ae00:	bd90      	pop	{r4, r7, pc}
 800ae02:	bf00      	nop
 800ae04:	08020794 	.word	0x08020794
 800ae08:	08020734 	.word	0x08020734
 800ae0c:	431bde83 	.word	0x431bde83

0800ae10 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800ae10:	b590      	push	{r4, r7, lr}
 800ae12:	b093      	sub	sp, #76	@ 0x4c
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
 800ae18:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800ae1a:	4b37      	ldr	r3, [pc, #220]	@ (800aef8 <RCC_SetFlashLatency+0xe8>)
 800ae1c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800ae20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ae22:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800ae26:	4a35      	ldr	r2, [pc, #212]	@ (800aefc <RCC_SetFlashLatency+0xec>)
 800ae28:	f107 031c 	add.w	r3, r7, #28
 800ae2c:	ca07      	ldmia	r2, {r0, r1, r2}
 800ae2e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800ae32:	4b33      	ldr	r3, [pc, #204]	@ (800af00 <RCC_SetFlashLatency+0xf0>)
 800ae34:	f107 040c 	add.w	r4, r7, #12
 800ae38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ae3a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800ae3e:	2300      	movs	r3, #0
 800ae40:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae48:	d11a      	bne.n	800ae80 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae4e:	e013      	b.n	800ae78 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800ae50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae52:	009b      	lsls	r3, r3, #2
 800ae54:	3348      	adds	r3, #72	@ 0x48
 800ae56:	443b      	add	r3, r7
 800ae58:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800ae5c:	687a      	ldr	r2, [r7, #4]
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d807      	bhi.n	800ae72 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800ae62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae64:	009b      	lsls	r3, r3, #2
 800ae66:	3348      	adds	r3, #72	@ 0x48
 800ae68:	443b      	add	r3, r7
 800ae6a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800ae6e:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800ae70:	e020      	b.n	800aeb4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800ae72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae74:	3301      	adds	r3, #1
 800ae76:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae7a:	2b03      	cmp	r3, #3
 800ae7c:	d9e8      	bls.n	800ae50 <RCC_SetFlashLatency+0x40>
 800ae7e:	e019      	b.n	800aeb4 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800ae80:	2300      	movs	r3, #0
 800ae82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae84:	e013      	b.n	800aeae <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800ae86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae88:	009b      	lsls	r3, r3, #2
 800ae8a:	3348      	adds	r3, #72	@ 0x48
 800ae8c:	443b      	add	r3, r7
 800ae8e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800ae92:	687a      	ldr	r2, [r7, #4]
 800ae94:	429a      	cmp	r2, r3
 800ae96:	d807      	bhi.n	800aea8 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800ae98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae9a:	009b      	lsls	r3, r3, #2
 800ae9c:	3348      	adds	r3, #72	@ 0x48
 800ae9e:	443b      	add	r3, r7
 800aea0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800aea4:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800aea6:	e005      	b.n	800aeb4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800aea8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aeaa:	3301      	adds	r3, #1
 800aeac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aeae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aeb0:	2b02      	cmp	r3, #2
 800aeb2:	d9e8      	bls.n	800ae86 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800aeb4:	4b13      	ldr	r3, [pc, #76]	@ (800af04 <RCC_SetFlashLatency+0xf4>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f023 0207 	bic.w	r2, r3, #7
 800aebc:	4911      	ldr	r1, [pc, #68]	@ (800af04 <RCC_SetFlashLatency+0xf4>)
 800aebe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aec0:	4313      	orrs	r3, r2
 800aec2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800aec4:	f7fa fc36 	bl	8005734 <HAL_GetTick>
 800aec8:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800aeca:	e008      	b.n	800aede <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800aecc:	f7fa fc32 	bl	8005734 <HAL_GetTick>
 800aed0:	4602      	mov	r2, r0
 800aed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aed4:	1ad3      	subs	r3, r2, r3
 800aed6:	2b02      	cmp	r3, #2
 800aed8:	d901      	bls.n	800aede <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800aeda:	2303      	movs	r3, #3
 800aedc:	e007      	b.n	800aeee <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800aede:	4b09      	ldr	r3, [pc, #36]	@ (800af04 <RCC_SetFlashLatency+0xf4>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	f003 0307 	and.w	r3, r3, #7
 800aee6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aee8:	429a      	cmp	r2, r3
 800aeea:	d1ef      	bne.n	800aecc <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800aeec:	2300      	movs	r3, #0
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	374c      	adds	r7, #76	@ 0x4c
 800aef2:	46bd      	mov	sp, r7
 800aef4:	bd90      	pop	{r4, r7, pc}
 800aef6:	bf00      	nop
 800aef8:	0801e598 	.word	0x0801e598
 800aefc:	0801e5a8 	.word	0x0801e5a8
 800af00:	0801e5b4 	.word	0x0801e5b4
 800af04:	58004000 	.word	0x58004000

0800af08 <LL_RCC_LSE_IsEnabled>:
{
 800af08:	b480      	push	{r7}
 800af0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800af0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800af10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af14:	f003 0301 	and.w	r3, r3, #1
 800af18:	2b01      	cmp	r3, #1
 800af1a:	d101      	bne.n	800af20 <LL_RCC_LSE_IsEnabled+0x18>
 800af1c:	2301      	movs	r3, #1
 800af1e:	e000      	b.n	800af22 <LL_RCC_LSE_IsEnabled+0x1a>
 800af20:	2300      	movs	r3, #0
}
 800af22:	4618      	mov	r0, r3
 800af24:	46bd      	mov	sp, r7
 800af26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2a:	4770      	bx	lr

0800af2c <LL_RCC_LSE_IsReady>:
{
 800af2c:	b480      	push	{r7}
 800af2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800af30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800af34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af38:	f003 0302 	and.w	r3, r3, #2
 800af3c:	2b02      	cmp	r3, #2
 800af3e:	d101      	bne.n	800af44 <LL_RCC_LSE_IsReady+0x18>
 800af40:	2301      	movs	r3, #1
 800af42:	e000      	b.n	800af46 <LL_RCC_LSE_IsReady+0x1a>
 800af44:	2300      	movs	r3, #0
}
 800af46:	4618      	mov	r0, r3
 800af48:	46bd      	mov	sp, r7
 800af4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4e:	4770      	bx	lr

0800af50 <LL_RCC_SetRFWKPClockSource>:
{
 800af50:	b480      	push	{r7}
 800af52:	b083      	sub	sp, #12
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800af58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800af5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800af60:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800af64:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	4313      	orrs	r3, r2
 800af6c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800af70:	bf00      	nop
 800af72:	370c      	adds	r7, #12
 800af74:	46bd      	mov	sp, r7
 800af76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7a:	4770      	bx	lr

0800af7c <LL_RCC_SetSMPSClockSource>:
{
 800af7c:	b480      	push	{r7}
 800af7e:	b083      	sub	sp, #12
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800af84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800af88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af8a:	f023 0203 	bic.w	r2, r3, #3
 800af8e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	4313      	orrs	r3, r2
 800af96:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800af98:	bf00      	nop
 800af9a:	370c      	adds	r7, #12
 800af9c:	46bd      	mov	sp, r7
 800af9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa2:	4770      	bx	lr

0800afa4 <LL_RCC_SetSMPSPrescaler>:
{
 800afa4:	b480      	push	{r7}
 800afa6:	b083      	sub	sp, #12
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800afac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800afb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afb2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800afb6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	4313      	orrs	r3, r2
 800afbe:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800afc0:	bf00      	nop
 800afc2:	370c      	adds	r7, #12
 800afc4:	46bd      	mov	sp, r7
 800afc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afca:	4770      	bx	lr

0800afcc <LL_RCC_SetUSARTClockSource>:
{
 800afcc:	b480      	push	{r7}
 800afce:	b083      	sub	sp, #12
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800afd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800afd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afdc:	f023 0203 	bic.w	r2, r3, #3
 800afe0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	4313      	orrs	r3, r2
 800afe8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800afec:	bf00      	nop
 800afee:	370c      	adds	r7, #12
 800aff0:	46bd      	mov	sp, r7
 800aff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff6:	4770      	bx	lr

0800aff8 <LL_RCC_SetLPUARTClockSource>:
{
 800aff8:	b480      	push	{r7}
 800affa:	b083      	sub	sp, #12
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800b000:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b008:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b00c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	4313      	orrs	r3, r2
 800b014:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b018:	bf00      	nop
 800b01a:	370c      	adds	r7, #12
 800b01c:	46bd      	mov	sp, r7
 800b01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b022:	4770      	bx	lr

0800b024 <LL_RCC_SetI2CClockSource>:
{
 800b024:	b480      	push	{r7}
 800b026:	b083      	sub	sp, #12
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800b02c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b030:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	091b      	lsrs	r3, r3, #4
 800b038:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800b03c:	43db      	mvns	r3, r3
 800b03e:	401a      	ands	r2, r3
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	011b      	lsls	r3, r3, #4
 800b044:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800b048:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b04c:	4313      	orrs	r3, r2
 800b04e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b052:	bf00      	nop
 800b054:	370c      	adds	r7, #12
 800b056:	46bd      	mov	sp, r7
 800b058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05c:	4770      	bx	lr

0800b05e <LL_RCC_SetLPTIMClockSource>:
{
 800b05e:	b480      	push	{r7}
 800b060:	b083      	sub	sp, #12
 800b062:	af00      	add	r7, sp, #0
 800b064:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800b066:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b06a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	0c1b      	lsrs	r3, r3, #16
 800b072:	041b      	lsls	r3, r3, #16
 800b074:	43db      	mvns	r3, r3
 800b076:	401a      	ands	r2, r3
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	041b      	lsls	r3, r3, #16
 800b07c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b080:	4313      	orrs	r3, r2
 800b082:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b086:	bf00      	nop
 800b088:	370c      	adds	r7, #12
 800b08a:	46bd      	mov	sp, r7
 800b08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b090:	4770      	bx	lr

0800b092 <LL_RCC_SetSAIClockSource>:
{
 800b092:	b480      	push	{r7}
 800b094:	b083      	sub	sp, #12
 800b096:	af00      	add	r7, sp, #0
 800b098:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800b09a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b09e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0a2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b0a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	4313      	orrs	r3, r2
 800b0ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b0b2:	bf00      	nop
 800b0b4:	370c      	adds	r7, #12
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0bc:	4770      	bx	lr

0800b0be <LL_RCC_SetRNGClockSource>:
{
 800b0be:	b480      	push	{r7}
 800b0c0:	b083      	sub	sp, #12
 800b0c2:	af00      	add	r7, sp, #0
 800b0c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800b0c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b0ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0ce:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800b0d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	4313      	orrs	r3, r2
 800b0da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b0de:	bf00      	nop
 800b0e0:	370c      	adds	r7, #12
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e8:	4770      	bx	lr

0800b0ea <LL_RCC_SetCLK48ClockSource>:
{
 800b0ea:	b480      	push	{r7}
 800b0ec:	b083      	sub	sp, #12
 800b0ee:	af00      	add	r7, sp, #0
 800b0f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800b0f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b0f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b0fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	4313      	orrs	r3, r2
 800b106:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b10a:	bf00      	nop
 800b10c:	370c      	adds	r7, #12
 800b10e:	46bd      	mov	sp, r7
 800b110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b114:	4770      	bx	lr

0800b116 <LL_RCC_SetUSBClockSource>:
{
 800b116:	b580      	push	{r7, lr}
 800b118:	b082      	sub	sp, #8
 800b11a:	af00      	add	r7, sp, #0
 800b11c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800b11e:	6878      	ldr	r0, [r7, #4]
 800b120:	f7ff ffe3 	bl	800b0ea <LL_RCC_SetCLK48ClockSource>
}
 800b124:	bf00      	nop
 800b126:	3708      	adds	r7, #8
 800b128:	46bd      	mov	sp, r7
 800b12a:	bd80      	pop	{r7, pc}

0800b12c <LL_RCC_SetADCClockSource>:
{
 800b12c:	b480      	push	{r7}
 800b12e:	b083      	sub	sp, #12
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800b134:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b13c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b140:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	4313      	orrs	r3, r2
 800b148:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b14c:	bf00      	nop
 800b14e:	370c      	adds	r7, #12
 800b150:	46bd      	mov	sp, r7
 800b152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b156:	4770      	bx	lr

0800b158 <LL_RCC_SetRTCClockSource>:
{
 800b158:	b480      	push	{r7}
 800b15a:	b083      	sub	sp, #12
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800b160:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b168:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b16c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	4313      	orrs	r3, r2
 800b174:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800b178:	bf00      	nop
 800b17a:	370c      	adds	r7, #12
 800b17c:	46bd      	mov	sp, r7
 800b17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b182:	4770      	bx	lr

0800b184 <LL_RCC_GetRTCClockSource>:
{
 800b184:	b480      	push	{r7}
 800b186:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800b188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b18c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b190:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800b194:	4618      	mov	r0, r3
 800b196:	46bd      	mov	sp, r7
 800b198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19c:	4770      	bx	lr

0800b19e <LL_RCC_ForceBackupDomainReset>:
{
 800b19e:	b480      	push	{r7}
 800b1a0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b1a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b1a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b1ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b1b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b1b6:	bf00      	nop
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <LL_RCC_ReleaseBackupDomainReset>:
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b1c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b1c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b1d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b1d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b1d8:	bf00      	nop
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e0:	4770      	bx	lr

0800b1e2 <LL_RCC_PLLSAI1_Enable>:
{
 800b1e2:	b480      	push	{r7}
 800b1e4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800b1e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b1f0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b1f4:	6013      	str	r3, [r2, #0]
}
 800b1f6:	bf00      	nop
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fe:	4770      	bx	lr

0800b200 <LL_RCC_PLLSAI1_Disable>:
{
 800b200:	b480      	push	{r7}
 800b202:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800b204:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b20e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b212:	6013      	str	r3, [r2, #0]
}
 800b214:	bf00      	nop
 800b216:	46bd      	mov	sp, r7
 800b218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21c:	4770      	bx	lr

0800b21e <LL_RCC_PLLSAI1_IsReady>:
{
 800b21e:	b480      	push	{r7}
 800b220:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800b222:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b22c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b230:	d101      	bne.n	800b236 <LL_RCC_PLLSAI1_IsReady+0x18>
 800b232:	2301      	movs	r3, #1
 800b234:	e000      	b.n	800b238 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800b236:	2300      	movs	r3, #0
}
 800b238:	4618      	mov	r0, r3
 800b23a:	46bd      	mov	sp, r7
 800b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b240:	4770      	bx	lr

0800b242 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b242:	b580      	push	{r7, lr}
 800b244:	b088      	sub	sp, #32
 800b246:	af00      	add	r7, sp, #0
 800b248:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800b24a:	2300      	movs	r3, #0
 800b24c:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800b24e:	2300      	movs	r3, #0
 800b250:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d034      	beq.n	800b2c8 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b262:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b266:	d021      	beq.n	800b2ac <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800b268:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b26c:	d81b      	bhi.n	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b26e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b272:	d01d      	beq.n	800b2b0 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800b274:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b278:	d815      	bhi.n	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d00b      	beq.n	800b296 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800b27e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b282:	d110      	bne.n	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800b284:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b288:	68db      	ldr	r3, [r3, #12]
 800b28a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b28e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b292:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800b294:	e00d      	b.n	800b2b2 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	3304      	adds	r3, #4
 800b29a:	4618      	mov	r0, r3
 800b29c:	f000 f947 	bl	800b52e <RCCEx_PLLSAI1_ConfigNP>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800b2a4:	e005      	b.n	800b2b2 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800b2a6:	2301      	movs	r3, #1
 800b2a8:	77fb      	strb	r3, [r7, #31]
        break;
 800b2aa:	e002      	b.n	800b2b2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800b2ac:	bf00      	nop
 800b2ae:	e000      	b.n	800b2b2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800b2b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2b2:	7ffb      	ldrb	r3, [r7, #31]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d105      	bne.n	800b2c4 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f7ff fee8 	bl	800b092 <LL_RCC_SetSAIClockSource>
 800b2c2:	e001      	b.n	800b2c8 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2c4:	7ffb      	ldrb	r3, [r7, #31]
 800b2c6:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d046      	beq.n	800b362 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800b2d4:	f7ff ff56 	bl	800b184 <LL_RCC_GetRTCClockSource>
 800b2d8:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2de:	69ba      	ldr	r2, [r7, #24]
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d03c      	beq.n	800b35e <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800b2e4:	f7fe fc1a 	bl	8009b1c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800b2e8:	69bb      	ldr	r3, [r7, #24]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d105      	bne.n	800b2fa <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f7ff ff30 	bl	800b158 <LL_RCC_SetRTCClockSource>
 800b2f8:	e02e      	b.n	800b358 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800b2fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b2fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b302:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800b304:	f7ff ff4b 	bl	800b19e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800b308:	f7ff ff5a 	bl	800b1c0 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800b30c:	697b      	ldr	r3, [r7, #20]
 800b30e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b316:	4313      	orrs	r3, r2
 800b318:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800b31a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800b324:	f7ff fdf0 	bl	800af08 <LL_RCC_LSE_IsEnabled>
 800b328:	4603      	mov	r3, r0
 800b32a:	2b01      	cmp	r3, #1
 800b32c:	d114      	bne.n	800b358 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b32e:	f7fa fa01 	bl	8005734 <HAL_GetTick>
 800b332:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800b334:	e00b      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b336:	f7fa f9fd 	bl	8005734 <HAL_GetTick>
 800b33a:	4602      	mov	r2, r0
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	1ad3      	subs	r3, r2, r3
 800b340:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b344:	4293      	cmp	r3, r2
 800b346:	d902      	bls.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800b348:	2303      	movs	r3, #3
 800b34a:	77fb      	strb	r3, [r7, #31]
              break;
 800b34c:	e004      	b.n	800b358 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800b34e:	f7ff fded 	bl	800af2c <LL_RCC_LSE_IsReady>
 800b352:	4603      	mov	r3, r0
 800b354:	2b01      	cmp	r3, #1
 800b356:	d1ee      	bne.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800b358:	7ffb      	ldrb	r3, [r7, #31]
 800b35a:	77bb      	strb	r3, [r7, #30]
 800b35c:	e001      	b.n	800b362 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b35e:	7ffb      	ldrb	r3, [r7, #31]
 800b360:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	f003 0301 	and.w	r3, r3, #1
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d004      	beq.n	800b378 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	699b      	ldr	r3, [r3, #24]
 800b372:	4618      	mov	r0, r3
 800b374:	f7ff fe2a 	bl	800afcc <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	f003 0302 	and.w	r3, r3, #2
 800b380:	2b00      	cmp	r3, #0
 800b382:	d004      	beq.n	800b38e <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	69db      	ldr	r3, [r3, #28]
 800b388:	4618      	mov	r0, r3
 800b38a:	f7ff fe35 	bl	800aff8 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	f003 0310 	and.w	r3, r3, #16
 800b396:	2b00      	cmp	r3, #0
 800b398:	d004      	beq.n	800b3a4 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b39e:	4618      	mov	r0, r3
 800b3a0:	f7ff fe5d 	bl	800b05e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	f003 0320 	and.w	r3, r3, #32
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d004      	beq.n	800b3ba <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f7ff fe52 	bl	800b05e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f003 0304 	and.w	r3, r3, #4
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d004      	beq.n	800b3d0 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	6a1b      	ldr	r3, [r3, #32]
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f7ff fe2a 	bl	800b024 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f003 0308 	and.w	r3, r3, #8
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d004      	beq.n	800b3e6 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	f7ff fe1f 	bl	800b024 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d022      	beq.n	800b438 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f7ff fe8d 	bl	800b116 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b400:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b404:	d107      	bne.n	800b416 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800b406:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b40a:	68db      	ldr	r3, [r3, #12]
 800b40c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b410:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b414:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b41a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b41e:	d10b      	bne.n	800b438 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	3304      	adds	r3, #4
 800b424:	4618      	mov	r0, r3
 800b426:	f000 f8dd 	bl	800b5e4 <RCCEx_PLLSAI1_ConfigNQ>
 800b42a:	4603      	mov	r3, r0
 800b42c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800b42e:	7ffb      	ldrb	r3, [r7, #31]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d001      	beq.n	800b438 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800b434:	7ffb      	ldrb	r3, [r7, #31]
 800b436:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b440:	2b00      	cmp	r3, #0
 800b442:	d02b      	beq.n	800b49c <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b448:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b44c:	d008      	beq.n	800b460 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b452:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b456:	d003      	beq.n	800b460 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d105      	bne.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b464:	4618      	mov	r0, r3
 800b466:	f7ff fe2a 	bl	800b0be <LL_RCC_SetRNGClockSource>
 800b46a:	e00a      	b.n	800b482 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b470:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b474:	60fb      	str	r3, [r7, #12]
 800b476:	2000      	movs	r0, #0
 800b478:	f7ff fe21 	bl	800b0be <LL_RCC_SetRNGClockSource>
 800b47c:	68f8      	ldr	r0, [r7, #12]
 800b47e:	f7ff fe34 	bl	800b0ea <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b486:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800b48a:	d107      	bne.n	800b49c <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800b48c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b490:	68db      	ldr	r3, [r3, #12]
 800b492:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b496:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b49a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d022      	beq.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	f7ff fe3d 	bl	800b12c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b4ba:	d107      	bne.n	800b4cc <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b4bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b4c0:	68db      	ldr	r3, [r3, #12]
 800b4c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b4c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b4ca:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b4d4:	d10b      	bne.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	3304      	adds	r3, #4
 800b4da:	4618      	mov	r0, r3
 800b4dc:	f000 f8dd 	bl	800b69a <RCCEx_PLLSAI1_ConfigNR>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800b4e4:	7ffb      	ldrb	r3, [r7, #31]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d001      	beq.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800b4ea:	7ffb      	ldrb	r3, [r7, #31]
 800b4ec:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d004      	beq.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4fe:	4618      	mov	r0, r3
 800b500:	f7ff fd26 	bl	800af50 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d009      	beq.n	800b524 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b514:	4618      	mov	r0, r3
 800b516:	f7ff fd45 	bl	800afa4 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b51e:	4618      	mov	r0, r3
 800b520:	f7ff fd2c 	bl	800af7c <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800b524:	7fbb      	ldrb	r3, [r7, #30]
}
 800b526:	4618      	mov	r0, r3
 800b528:	3720      	adds	r7, #32
 800b52a:	46bd      	mov	sp, r7
 800b52c:	bd80      	pop	{r7, pc}

0800b52e <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b52e:	b580      	push	{r7, lr}
 800b530:	b084      	sub	sp, #16
 800b532:	af00      	add	r7, sp, #0
 800b534:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b536:	2300      	movs	r3, #0
 800b538:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b53a:	f7ff fe61 	bl	800b200 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b53e:	f7fa f8f9 	bl	8005734 <HAL_GetTick>
 800b542:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b544:	e009      	b.n	800b55a <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b546:	f7fa f8f5 	bl	8005734 <HAL_GetTick>
 800b54a:	4602      	mov	r2, r0
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	1ad3      	subs	r3, r2, r3
 800b550:	2b02      	cmp	r3, #2
 800b552:	d902      	bls.n	800b55a <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800b554:	2303      	movs	r3, #3
 800b556:	73fb      	strb	r3, [r7, #15]
      break;
 800b558:	e004      	b.n	800b564 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b55a:	f7ff fe60 	bl	800b21e <LL_RCC_PLLSAI1_IsReady>
 800b55e:	4603      	mov	r3, r0
 800b560:	2b00      	cmp	r3, #0
 800b562:	d1f0      	bne.n	800b546 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800b564:	7bfb      	ldrb	r3, [r7, #15]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d137      	bne.n	800b5da <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b56a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b56e:	691b      	ldr	r3, [r3, #16]
 800b570:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	021b      	lsls	r3, r3, #8
 800b57a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b57e:	4313      	orrs	r3, r2
 800b580:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800b582:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b586:	691b      	ldr	r3, [r3, #16]
 800b588:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	685b      	ldr	r3, [r3, #4]
 800b590:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b594:	4313      	orrs	r3, r2
 800b596:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b598:	f7ff fe23 	bl	800b1e2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b59c:	f7fa f8ca 	bl	8005734 <HAL_GetTick>
 800b5a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b5a2:	e009      	b.n	800b5b8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b5a4:	f7fa f8c6 	bl	8005734 <HAL_GetTick>
 800b5a8:	4602      	mov	r2, r0
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	1ad3      	subs	r3, r2, r3
 800b5ae:	2b02      	cmp	r3, #2
 800b5b0:	d902      	bls.n	800b5b8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800b5b2:	2303      	movs	r3, #3
 800b5b4:	73fb      	strb	r3, [r7, #15]
        break;
 800b5b6:	e004      	b.n	800b5c2 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b5b8:	f7ff fe31 	bl	800b21e <LL_RCC_PLLSAI1_IsReady>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	2b01      	cmp	r3, #1
 800b5c0:	d1f0      	bne.n	800b5a4 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800b5c2:	7bfb      	ldrb	r3, [r7, #15]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d108      	bne.n	800b5da <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b5c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b5cc:	691a      	ldr	r2, [r3, #16]
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	691b      	ldr	r3, [r3, #16]
 800b5d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b5da:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3710      	adds	r7, #16
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bd80      	pop	{r7, pc}

0800b5e4 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b084      	sub	sp, #16
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b5f0:	f7ff fe06 	bl	800b200 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b5f4:	f7fa f89e 	bl	8005734 <HAL_GetTick>
 800b5f8:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b5fa:	e009      	b.n	800b610 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b5fc:	f7fa f89a 	bl	8005734 <HAL_GetTick>
 800b600:	4602      	mov	r2, r0
 800b602:	68bb      	ldr	r3, [r7, #8]
 800b604:	1ad3      	subs	r3, r2, r3
 800b606:	2b02      	cmp	r3, #2
 800b608:	d902      	bls.n	800b610 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800b60a:	2303      	movs	r3, #3
 800b60c:	73fb      	strb	r3, [r7, #15]
      break;
 800b60e:	e004      	b.n	800b61a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b610:	f7ff fe05 	bl	800b21e <LL_RCC_PLLSAI1_IsReady>
 800b614:	4603      	mov	r3, r0
 800b616:	2b00      	cmp	r3, #0
 800b618:	d1f0      	bne.n	800b5fc <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800b61a:	7bfb      	ldrb	r3, [r7, #15]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d137      	bne.n	800b690 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b620:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b624:	691b      	ldr	r3, [r3, #16]
 800b626:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	021b      	lsls	r3, r3, #8
 800b630:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b634:	4313      	orrs	r3, r2
 800b636:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800b638:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b63c:	691b      	ldr	r3, [r3, #16]
 800b63e:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	689b      	ldr	r3, [r3, #8]
 800b646:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b64a:	4313      	orrs	r3, r2
 800b64c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b64e:	f7ff fdc8 	bl	800b1e2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b652:	f7fa f86f 	bl	8005734 <HAL_GetTick>
 800b656:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b658:	e009      	b.n	800b66e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b65a:	f7fa f86b 	bl	8005734 <HAL_GetTick>
 800b65e:	4602      	mov	r2, r0
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	1ad3      	subs	r3, r2, r3
 800b664:	2b02      	cmp	r3, #2
 800b666:	d902      	bls.n	800b66e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800b668:	2303      	movs	r3, #3
 800b66a:	73fb      	strb	r3, [r7, #15]
        break;
 800b66c:	e004      	b.n	800b678 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b66e:	f7ff fdd6 	bl	800b21e <LL_RCC_PLLSAI1_IsReady>
 800b672:	4603      	mov	r3, r0
 800b674:	2b01      	cmp	r3, #1
 800b676:	d1f0      	bne.n	800b65a <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800b678:	7bfb      	ldrb	r3, [r7, #15]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d108      	bne.n	800b690 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b67e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b682:	691a      	ldr	r2, [r3, #16]
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	691b      	ldr	r3, [r3, #16]
 800b688:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b68c:	4313      	orrs	r3, r2
 800b68e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b690:	7bfb      	ldrb	r3, [r7, #15]
}
 800b692:	4618      	mov	r0, r3
 800b694:	3710      	adds	r7, #16
 800b696:	46bd      	mov	sp, r7
 800b698:	bd80      	pop	{r7, pc}

0800b69a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b69a:	b580      	push	{r7, lr}
 800b69c:	b084      	sub	sp, #16
 800b69e:	af00      	add	r7, sp, #0
 800b6a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b6a6:	f7ff fdab 	bl	800b200 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b6aa:	f7fa f843 	bl	8005734 <HAL_GetTick>
 800b6ae:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b6b0:	e009      	b.n	800b6c6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b6b2:	f7fa f83f 	bl	8005734 <HAL_GetTick>
 800b6b6:	4602      	mov	r2, r0
 800b6b8:	68bb      	ldr	r3, [r7, #8]
 800b6ba:	1ad3      	subs	r3, r2, r3
 800b6bc:	2b02      	cmp	r3, #2
 800b6be:	d902      	bls.n	800b6c6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800b6c0:	2303      	movs	r3, #3
 800b6c2:	73fb      	strb	r3, [r7, #15]
      break;
 800b6c4:	e004      	b.n	800b6d0 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b6c6:	f7ff fdaa 	bl	800b21e <LL_RCC_PLLSAI1_IsReady>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d1f0      	bne.n	800b6b2 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800b6d0:	7bfb      	ldrb	r3, [r7, #15]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d137      	bne.n	800b746 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b6d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6da:	691b      	ldr	r3, [r3, #16]
 800b6dc:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	021b      	lsls	r3, r3, #8
 800b6e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b6ea:	4313      	orrs	r3, r2
 800b6ec:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800b6ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6f2:	691b      	ldr	r3, [r3, #16]
 800b6f4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	68db      	ldr	r3, [r3, #12]
 800b6fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b700:	4313      	orrs	r3, r2
 800b702:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b704:	f7ff fd6d 	bl	800b1e2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b708:	f7fa f814 	bl	8005734 <HAL_GetTick>
 800b70c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b70e:	e009      	b.n	800b724 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b710:	f7fa f810 	bl	8005734 <HAL_GetTick>
 800b714:	4602      	mov	r2, r0
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	1ad3      	subs	r3, r2, r3
 800b71a:	2b02      	cmp	r3, #2
 800b71c:	d902      	bls.n	800b724 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800b71e:	2303      	movs	r3, #3
 800b720:	73fb      	strb	r3, [r7, #15]
        break;
 800b722:	e004      	b.n	800b72e <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b724:	f7ff fd7b 	bl	800b21e <LL_RCC_PLLSAI1_IsReady>
 800b728:	4603      	mov	r3, r0
 800b72a:	2b01      	cmp	r3, #1
 800b72c:	d1f0      	bne.n	800b710 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800b72e:	7bfb      	ldrb	r3, [r7, #15]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d108      	bne.n	800b746 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b734:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b738:	691a      	ldr	r2, [r3, #16]
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	691b      	ldr	r3, [r3, #16]
 800b73e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b742:	4313      	orrs	r3, r2
 800b744:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b746:	7bfb      	ldrb	r3, [r7, #15]
}
 800b748:	4618      	mov	r0, r3
 800b74a:	3710      	adds	r7, #16
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}

0800b750 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b084      	sub	sp, #16
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d101      	bne.n	800b762 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800b75e:	2301      	movs	r3, #1
 800b760:	e07a      	b.n	800b858 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b768:	b2db      	uxtb	r3, r3
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d106      	bne.n	800b77c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	2200      	movs	r2, #0
 800b772:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800b776:	6878      	ldr	r0, [r7, #4]
 800b778:	f7f6 ffae 	bl	80026d8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2202      	movs	r2, #2
 800b780:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	68db      	ldr	r3, [r3, #12]
 800b78a:	f003 0310 	and.w	r3, r3, #16
 800b78e:	2b10      	cmp	r3, #16
 800b790:	d058      	beq.n	800b844 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	22ca      	movs	r2, #202	@ 0xca
 800b798:	625a      	str	r2, [r3, #36]	@ 0x24
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	2253      	movs	r2, #83	@ 0x53
 800b7a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f000 fa58 	bl	800bc58 <RTC_EnterInitMode>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b7ac:	7bfb      	ldrb	r3, [r7, #15]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d12c      	bne.n	800b80c <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	689b      	ldr	r3, [r3, #8]
 800b7b8:	687a      	ldr	r2, [r7, #4]
 800b7ba:	6812      	ldr	r2, [r2, #0]
 800b7bc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b7c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b7c4:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	6899      	ldr	r1, [r3, #8]
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	685a      	ldr	r2, [r3, #4]
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	691b      	ldr	r3, [r3, #16]
 800b7d4:	431a      	orrs	r2, r3
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	699b      	ldr	r3, [r3, #24]
 800b7da:	431a      	orrs	r2, r3
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	430a      	orrs	r2, r1
 800b7e2:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	687a      	ldr	r2, [r7, #4]
 800b7ea:	68d2      	ldr	r2, [r2, #12]
 800b7ec:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	6919      	ldr	r1, [r3, #16]
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	689b      	ldr	r3, [r3, #8]
 800b7f8:	041a      	lsls	r2, r3, #16
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	430a      	orrs	r2, r1
 800b800:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b802:	6878      	ldr	r0, [r7, #4]
 800b804:	f000 fa60 	bl	800bcc8 <RTC_ExitInitMode>
 800b808:	4603      	mov	r3, r0
 800b80a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800b80c:	7bfb      	ldrb	r3, [r7, #15]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d113      	bne.n	800b83a <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	f022 0203 	bic.w	r2, r2, #3
 800b820:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	69da      	ldr	r2, [r3, #28]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	695b      	ldr	r3, [r3, #20]
 800b830:	431a      	orrs	r2, r3
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	430a      	orrs	r2, r1
 800b838:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	22ff      	movs	r2, #255	@ 0xff
 800b840:	625a      	str	r2, [r3, #36]	@ 0x24
 800b842:	e001      	b.n	800b848 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800b844:	2300      	movs	r3, #0
 800b846:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800b848:	7bfb      	ldrb	r3, [r7, #15]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d103      	bne.n	800b856 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	2201      	movs	r2, #1
 800b852:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800b856:	7bfb      	ldrb	r3, [r7, #15]
}
 800b858:	4618      	mov	r0, r3
 800b85a:	3710      	adds	r7, #16
 800b85c:	46bd      	mov	sp, r7
 800b85e:	bd80      	pop	{r7, pc}

0800b860 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b860:	b590      	push	{r4, r7, lr}
 800b862:	b087      	sub	sp, #28
 800b864:	af00      	add	r7, sp, #0
 800b866:	60f8      	str	r0, [r7, #12]
 800b868:	60b9      	str	r1, [r7, #8]
 800b86a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800b86c:	2300      	movs	r3, #0
 800b86e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b876:	2b01      	cmp	r3, #1
 800b878:	d101      	bne.n	800b87e <HAL_RTC_SetTime+0x1e>
 800b87a:	2302      	movs	r3, #2
 800b87c:	e08b      	b.n	800b996 <HAL_RTC_SetTime+0x136>
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	2201      	movs	r2, #1
 800b882:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	2202      	movs	r2, #2
 800b88a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d126      	bne.n	800b8e2 <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	689b      	ldr	r3, [r3, #8]
 800b89a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d102      	bne.n	800b8a8 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	781b      	ldrb	r3, [r3, #0]
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	f000 fa31 	bl	800bd14 <RTC_ByteToBcd2>
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b8b6:	68bb      	ldr	r3, [r7, #8]
 800b8b8:	785b      	ldrb	r3, [r3, #1]
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	f000 fa2a 	bl	800bd14 <RTC_ByteToBcd2>
 800b8c0:	4603      	mov	r3, r0
 800b8c2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b8c4:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	789b      	ldrb	r3, [r3, #2]
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	f000 fa22 	bl	800bd14 <RTC_ByteToBcd2>
 800b8d0:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b8d2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	78db      	ldrb	r3, [r3, #3]
 800b8da:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b8dc:	4313      	orrs	r3, r2
 800b8de:	617b      	str	r3, [r7, #20]
 800b8e0:	e018      	b.n	800b914 <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	689b      	ldr	r3, [r3, #8]
 800b8e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d102      	bne.n	800b8f6 <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	785b      	ldrb	r3, [r3, #1]
 800b900:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800b902:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800b904:	68ba      	ldr	r2, [r7, #8]
 800b906:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800b908:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	78db      	ldrb	r3, [r3, #3]
 800b90e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800b910:	4313      	orrs	r3, r2
 800b912:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	22ca      	movs	r2, #202	@ 0xca
 800b91a:	625a      	str	r2, [r3, #36]	@ 0x24
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	2253      	movs	r2, #83	@ 0x53
 800b922:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b924:	68f8      	ldr	r0, [r7, #12]
 800b926:	f000 f997 	bl	800bc58 <RTC_EnterInitMode>
 800b92a:	4603      	mov	r3, r0
 800b92c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800b92e:	7cfb      	ldrb	r3, [r7, #19]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d120      	bne.n	800b976 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	681a      	ldr	r2, [r3, #0]
 800b938:	697b      	ldr	r3, [r7, #20]
 800b93a:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800b93e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800b942:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	689a      	ldr	r2, [r3, #8]
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800b952:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	6899      	ldr	r1, [r3, #8]
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	68da      	ldr	r2, [r3, #12]
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	691b      	ldr	r3, [r3, #16]
 800b962:	431a      	orrs	r2, r3
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	430a      	orrs	r2, r1
 800b96a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b96c:	68f8      	ldr	r0, [r7, #12]
 800b96e:	f000 f9ab 	bl	800bcc8 <RTC_ExitInitMode>
 800b972:	4603      	mov	r3, r0
 800b974:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800b976:	7cfb      	ldrb	r3, [r7, #19]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d103      	bne.n	800b984 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	2201      	movs	r2, #1
 800b980:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	22ff      	movs	r2, #255	@ 0xff
 800b98a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	2200      	movs	r2, #0
 800b990:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800b994:	7cfb      	ldrb	r3, [r7, #19]
}
 800b996:	4618      	mov	r0, r3
 800b998:	371c      	adds	r7, #28
 800b99a:	46bd      	mov	sp, r7
 800b99c:	bd90      	pop	{r4, r7, pc}

0800b99e <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b99e:	b580      	push	{r7, lr}
 800b9a0:	b086      	sub	sp, #24
 800b9a2:	af00      	add	r7, sp, #0
 800b9a4:	60f8      	str	r0, [r7, #12]
 800b9a6:	60b9      	str	r1, [r7, #8]
 800b9a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b9b4:	68bb      	ldr	r3, [r7, #8]
 800b9b6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	691b      	ldr	r3, [r3, #16]
 800b9be:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800b9c2:	68bb      	ldr	r3, [r7, #8]
 800b9c4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800b9d0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800b9d4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800b9d6:	697b      	ldr	r3, [r7, #20]
 800b9d8:	0c1b      	lsrs	r3, r3, #16
 800b9da:	b2db      	uxtb	r3, r3
 800b9dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b9e0:	b2da      	uxtb	r2, r3
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800b9e6:	697b      	ldr	r3, [r7, #20]
 800b9e8:	0a1b      	lsrs	r3, r3, #8
 800b9ea:	b2db      	uxtb	r3, r3
 800b9ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9f0:	b2da      	uxtb	r2, r3
 800b9f2:	68bb      	ldr	r3, [r7, #8]
 800b9f4:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	b2db      	uxtb	r3, r3
 800b9fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9fe:	b2da      	uxtb	r2, r3
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800ba04:	697b      	ldr	r3, [r7, #20]
 800ba06:	0d9b      	lsrs	r3, r3, #22
 800ba08:	b2db      	uxtb	r3, r3
 800ba0a:	f003 0301 	and.w	r3, r3, #1
 800ba0e:	b2da      	uxtb	r2, r3
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d11a      	bne.n	800ba50 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	781b      	ldrb	r3, [r3, #0]
 800ba1e:	4618      	mov	r0, r3
 800ba20:	f000 f996 	bl	800bd50 <RTC_Bcd2ToByte>
 800ba24:	4603      	mov	r3, r0
 800ba26:	461a      	mov	r2, r3
 800ba28:	68bb      	ldr	r3, [r7, #8]
 800ba2a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	785b      	ldrb	r3, [r3, #1]
 800ba30:	4618      	mov	r0, r3
 800ba32:	f000 f98d 	bl	800bd50 <RTC_Bcd2ToByte>
 800ba36:	4603      	mov	r3, r0
 800ba38:	461a      	mov	r2, r3
 800ba3a:	68bb      	ldr	r3, [r7, #8]
 800ba3c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	789b      	ldrb	r3, [r3, #2]
 800ba42:	4618      	mov	r0, r3
 800ba44:	f000 f984 	bl	800bd50 <RTC_Bcd2ToByte>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	461a      	mov	r2, r3
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800ba50:	2300      	movs	r3, #0
}
 800ba52:	4618      	mov	r0, r3
 800ba54:	3718      	adds	r7, #24
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}

0800ba5a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ba5a:	b590      	push	{r4, r7, lr}
 800ba5c:	b087      	sub	sp, #28
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	60f8      	str	r0, [r7, #12]
 800ba62:	60b9      	str	r1, [r7, #8]
 800ba64:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800ba66:	2300      	movs	r3, #0
 800ba68:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	d101      	bne.n	800ba78 <HAL_RTC_SetDate+0x1e>
 800ba74:	2302      	movs	r3, #2
 800ba76:	e075      	b.n	800bb64 <HAL_RTC_SetDate+0x10a>
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	2202      	movs	r2, #2
 800ba84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d10e      	bne.n	800baac <HAL_RTC_SetDate+0x52>
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	785b      	ldrb	r3, [r3, #1]
 800ba92:	f003 0310 	and.w	r3, r3, #16
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d008      	beq.n	800baac <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800ba9a:	68bb      	ldr	r3, [r7, #8]
 800ba9c:	785b      	ldrb	r3, [r3, #1]
 800ba9e:	f023 0310 	bic.w	r3, r3, #16
 800baa2:	b2db      	uxtb	r3, r3
 800baa4:	330a      	adds	r3, #10
 800baa6:	b2da      	uxtb	r2, r3
 800baa8:	68bb      	ldr	r3, [r7, #8]
 800baaa:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d11c      	bne.n	800baec <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	78db      	ldrb	r3, [r3, #3]
 800bab6:	4618      	mov	r0, r3
 800bab8:	f000 f92c 	bl	800bd14 <RTC_ByteToBcd2>
 800babc:	4603      	mov	r3, r0
 800babe:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	785b      	ldrb	r3, [r3, #1]
 800bac4:	4618      	mov	r0, r3
 800bac6:	f000 f925 	bl	800bd14 <RTC_ByteToBcd2>
 800baca:	4603      	mov	r3, r0
 800bacc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bace:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	789b      	ldrb	r3, [r3, #2]
 800bad4:	4618      	mov	r0, r3
 800bad6:	f000 f91d 	bl	800bd14 <RTC_ByteToBcd2>
 800bada:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800badc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800bae0:	68bb      	ldr	r3, [r7, #8]
 800bae2:	781b      	ldrb	r3, [r3, #0]
 800bae4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800bae6:	4313      	orrs	r3, r2
 800bae8:	617b      	str	r3, [r7, #20]
 800baea:	e00e      	b.n	800bb0a <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	78db      	ldrb	r3, [r3, #3]
 800baf0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	785b      	ldrb	r3, [r3, #1]
 800baf6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800baf8:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800bafa:	68ba      	ldr	r2, [r7, #8]
 800bafc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800bafe:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800bb00:	68bb      	ldr	r3, [r7, #8]
 800bb02:	781b      	ldrb	r3, [r3, #0]
 800bb04:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800bb06:	4313      	orrs	r3, r2
 800bb08:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	22ca      	movs	r2, #202	@ 0xca
 800bb10:	625a      	str	r2, [r3, #36]	@ 0x24
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	2253      	movs	r2, #83	@ 0x53
 800bb18:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800bb1a:	68f8      	ldr	r0, [r7, #12]
 800bb1c:	f000 f89c 	bl	800bc58 <RTC_EnterInitMode>
 800bb20:	4603      	mov	r3, r0
 800bb22:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800bb24:	7cfb      	ldrb	r3, [r7, #19]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d10c      	bne.n	800bb44 <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	681a      	ldr	r2, [r3, #0]
 800bb2e:	697b      	ldr	r3, [r7, #20]
 800bb30:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800bb34:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800bb38:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800bb3a:	68f8      	ldr	r0, [r7, #12]
 800bb3c:	f000 f8c4 	bl	800bcc8 <RTC_ExitInitMode>
 800bb40:	4603      	mov	r3, r0
 800bb42:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800bb44:	7cfb      	ldrb	r3, [r7, #19]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d103      	bne.n	800bb52 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	2201      	movs	r2, #1
 800bb4e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	22ff      	movs	r2, #255	@ 0xff
 800bb58:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800bb62:	7cfb      	ldrb	r3, [r7, #19]
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	371c      	adds	r7, #28
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd90      	pop	{r4, r7, pc}

0800bb6c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b086      	sub	sp, #24
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	60f8      	str	r0, [r7, #12]
 800bb74:	60b9      	str	r1, [r7, #8]
 800bb76:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800bb78:	2300      	movs	r3, #0
 800bb7a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	685b      	ldr	r3, [r3, #4]
 800bb82:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800bb86:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800bb8a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	0c1b      	lsrs	r3, r3, #16
 800bb90:	b2da      	uxtb	r2, r3
 800bb92:	68bb      	ldr	r3, [r7, #8]
 800bb94:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800bb96:	697b      	ldr	r3, [r7, #20]
 800bb98:	0a1b      	lsrs	r3, r3, #8
 800bb9a:	b2db      	uxtb	r3, r3
 800bb9c:	f003 031f 	and.w	r3, r3, #31
 800bba0:	b2da      	uxtb	r2, r3
 800bba2:	68bb      	ldr	r3, [r7, #8]
 800bba4:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800bba6:	697b      	ldr	r3, [r7, #20]
 800bba8:	b2db      	uxtb	r3, r3
 800bbaa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bbae:	b2da      	uxtb	r2, r3
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800bbb4:	697b      	ldr	r3, [r7, #20]
 800bbb6:	0b5b      	lsrs	r3, r3, #13
 800bbb8:	b2db      	uxtb	r3, r3
 800bbba:	f003 0307 	and.w	r3, r3, #7
 800bbbe:	b2da      	uxtb	r2, r3
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d11a      	bne.n	800bc00 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800bbca:	68bb      	ldr	r3, [r7, #8]
 800bbcc:	78db      	ldrb	r3, [r3, #3]
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f000 f8be 	bl	800bd50 <RTC_Bcd2ToByte>
 800bbd4:	4603      	mov	r3, r0
 800bbd6:	461a      	mov	r2, r3
 800bbd8:	68bb      	ldr	r3, [r7, #8]
 800bbda:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	785b      	ldrb	r3, [r3, #1]
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f000 f8b5 	bl	800bd50 <RTC_Bcd2ToByte>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	461a      	mov	r2, r3
 800bbea:	68bb      	ldr	r3, [r7, #8]
 800bbec:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	789b      	ldrb	r3, [r3, #2]
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	f000 f8ac 	bl	800bd50 <RTC_Bcd2ToByte>
 800bbf8:	4603      	mov	r3, r0
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	68bb      	ldr	r3, [r7, #8]
 800bbfe:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800bc00:	2300      	movs	r3, #0
}
 800bc02:	4618      	mov	r0, r3
 800bc04:	3718      	adds	r7, #24
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd80      	pop	{r7, pc}
	...

0800bc0c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b084      	sub	sp, #16
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800bc14:	2300      	movs	r3, #0
 800bc16:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	4a0d      	ldr	r2, [pc, #52]	@ (800bc54 <HAL_RTC_WaitForSynchro+0x48>)
 800bc1e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bc20:	f7f9 fd88 	bl	8005734 <HAL_GetTick>
 800bc24:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bc26:	e009      	b.n	800bc3c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bc28:	f7f9 fd84 	bl	8005734 <HAL_GetTick>
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	1ad3      	subs	r3, r2, r3
 800bc32:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bc36:	d901      	bls.n	800bc3c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800bc38:	2303      	movs	r3, #3
 800bc3a:	e007      	b.n	800bc4c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	68db      	ldr	r3, [r3, #12]
 800bc42:	f003 0320 	and.w	r3, r3, #32
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d0ee      	beq.n	800bc28 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800bc4a:	2300      	movs	r3, #0
}
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	3710      	adds	r7, #16
 800bc50:	46bd      	mov	sp, r7
 800bc52:	bd80      	pop	{r7, pc}
 800bc54:	0001ff5f 	.word	0x0001ff5f

0800bc58 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b084      	sub	sp, #16
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800bc60:	2300      	movs	r3, #0
 800bc62:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800bc64:	2300      	movs	r3, #0
 800bc66:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	68db      	ldr	r3, [r3, #12]
 800bc6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d123      	bne.n	800bcbe <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	68da      	ldr	r2, [r3, #12]
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800bc84:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800bc86:	f7f9 fd55 	bl	8005734 <HAL_GetTick>
 800bc8a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800bc8c:	e00d      	b.n	800bcaa <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bc8e:	f7f9 fd51 	bl	8005734 <HAL_GetTick>
 800bc92:	4602      	mov	r2, r0
 800bc94:	68bb      	ldr	r3, [r7, #8]
 800bc96:	1ad3      	subs	r3, r2, r3
 800bc98:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bc9c:	d905      	bls.n	800bcaa <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2204      	movs	r2, #4
 800bca2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 800bca6:	2301      	movs	r3, #1
 800bca8:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	68db      	ldr	r3, [r3, #12]
 800bcb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d102      	bne.n	800bcbe <RTC_EnterInitMode+0x66>
 800bcb8:	7bfb      	ldrb	r3, [r7, #15]
 800bcba:	2b01      	cmp	r3, #1
 800bcbc:	d1e7      	bne.n	800bc8e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800bcbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	3710      	adds	r7, #16
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}

0800bcc8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b084      	sub	sp, #16
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	68da      	ldr	r2, [r3, #12]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bce2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	689b      	ldr	r3, [r3, #8]
 800bcea:	f003 0320 	and.w	r3, r3, #32
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d10b      	bne.n	800bd0a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bcf2:	6878      	ldr	r0, [r7, #4]
 800bcf4:	f7ff ff8a 	bl	800bc0c <HAL_RTC_WaitForSynchro>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d005      	beq.n	800bd0a <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2204      	movs	r2, #4
 800bd02:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 800bd06:	2301      	movs	r3, #1
 800bd08:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800bd0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	3710      	adds	r7, #16
 800bd10:	46bd      	mov	sp, r7
 800bd12:	bd80      	pop	{r7, pc}

0800bd14 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800bd14:	b480      	push	{r7}
 800bd16:	b085      	sub	sp, #20
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800bd1e:	2300      	movs	r3, #0
 800bd20:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800bd22:	e005      	b.n	800bd30 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	3301      	adds	r3, #1
 800bd28:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800bd2a:	79fb      	ldrb	r3, [r7, #7]
 800bd2c:	3b0a      	subs	r3, #10
 800bd2e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800bd30:	79fb      	ldrb	r3, [r7, #7]
 800bd32:	2b09      	cmp	r3, #9
 800bd34:	d8f6      	bhi.n	800bd24 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	b2db      	uxtb	r3, r3
 800bd3a:	011b      	lsls	r3, r3, #4
 800bd3c:	b2da      	uxtb	r2, r3
 800bd3e:	79fb      	ldrb	r3, [r7, #7]
 800bd40:	4313      	orrs	r3, r2
 800bd42:	b2db      	uxtb	r3, r3
}
 800bd44:	4618      	mov	r0, r3
 800bd46:	3714      	adds	r7, #20
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4e:	4770      	bx	lr

0800bd50 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800bd50:	b480      	push	{r7}
 800bd52:	b085      	sub	sp, #20
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	4603      	mov	r3, r0
 800bd58:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800bd5e:	79fb      	ldrb	r3, [r7, #7]
 800bd60:	091b      	lsrs	r3, r3, #4
 800bd62:	b2db      	uxtb	r3, r3
 800bd64:	461a      	mov	r2, r3
 800bd66:	4613      	mov	r3, r2
 800bd68:	009b      	lsls	r3, r3, #2
 800bd6a:	4413      	add	r3, r2
 800bd6c:	005b      	lsls	r3, r3, #1
 800bd6e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	b2da      	uxtb	r2, r3
 800bd74:	79fb      	ldrb	r3, [r7, #7]
 800bd76:	f003 030f 	and.w	r3, r3, #15
 800bd7a:	b2db      	uxtb	r3, r3
 800bd7c:	4413      	add	r3, r2
 800bd7e:	b2db      	uxtb	r3, r3
}
 800bd80:	4618      	mov	r0, r3
 800bd82:	3714      	adds	r7, #20
 800bd84:	46bd      	mov	sp, r7
 800bd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8a:	4770      	bx	lr

0800bd8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b084      	sub	sp, #16
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d101      	bne.n	800bd9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bd9a:	2301      	movs	r3, #1
 800bd9c:	e095      	b.n	800beca <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d108      	bne.n	800bdb8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	685b      	ldr	r3, [r3, #4]
 800bdaa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bdae:	d009      	beq.n	800bdc4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	61da      	str	r2, [r3, #28]
 800bdb6:	e005      	b.n	800bdc4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2200      	movs	r2, #0
 800bdbc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bdd0:	b2db      	uxtb	r3, r3
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d106      	bne.n	800bde4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	2200      	movs	r2, #0
 800bdda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bdde:	6878      	ldr	r0, [r7, #4]
 800bde0:	f7f6 fd7c 	bl	80028dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	2202      	movs	r2, #2
 800bde8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	681a      	ldr	r2, [r3, #0]
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bdfa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	68db      	ldr	r3, [r3, #12]
 800be00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800be04:	d902      	bls.n	800be0c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800be06:	2300      	movs	r3, #0
 800be08:	60fb      	str	r3, [r7, #12]
 800be0a:	e002      	b.n	800be12 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800be0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800be10:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	68db      	ldr	r3, [r3, #12]
 800be16:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800be1a:	d007      	beq.n	800be2c <HAL_SPI_Init+0xa0>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	68db      	ldr	r3, [r3, #12]
 800be20:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800be24:	d002      	beq.n	800be2c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	2200      	movs	r2, #0
 800be2a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	685b      	ldr	r3, [r3, #4]
 800be30:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	689b      	ldr	r3, [r3, #8]
 800be38:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800be3c:	431a      	orrs	r2, r3
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	691b      	ldr	r3, [r3, #16]
 800be42:	f003 0302 	and.w	r3, r3, #2
 800be46:	431a      	orrs	r2, r3
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	695b      	ldr	r3, [r3, #20]
 800be4c:	f003 0301 	and.w	r3, r3, #1
 800be50:	431a      	orrs	r2, r3
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	699b      	ldr	r3, [r3, #24]
 800be56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800be5a:	431a      	orrs	r2, r3
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	69db      	ldr	r3, [r3, #28]
 800be60:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800be64:	431a      	orrs	r2, r3
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6a1b      	ldr	r3, [r3, #32]
 800be6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be6e:	ea42 0103 	orr.w	r1, r2, r3
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be76:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	430a      	orrs	r2, r1
 800be80:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	699b      	ldr	r3, [r3, #24]
 800be86:	0c1b      	lsrs	r3, r3, #16
 800be88:	f003 0204 	and.w	r2, r3, #4
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be90:	f003 0310 	and.w	r3, r3, #16
 800be94:	431a      	orrs	r2, r3
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be9a:	f003 0308 	and.w	r3, r3, #8
 800be9e:	431a      	orrs	r2, r3
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	68db      	ldr	r3, [r3, #12]
 800bea4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800bea8:	ea42 0103 	orr.w	r1, r2, r3
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	430a      	orrs	r2, r1
 800beb8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2200      	movs	r2, #0
 800bebe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2201      	movs	r2, #1
 800bec4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800bec8:	2300      	movs	r3, #0
}
 800beca:	4618      	mov	r0, r3
 800becc:	3710      	adds	r7, #16
 800bece:	46bd      	mov	sp, r7
 800bed0:	bd80      	pop	{r7, pc}

0800bed2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bed2:	b580      	push	{r7, lr}
 800bed4:	b088      	sub	sp, #32
 800bed6:	af00      	add	r7, sp, #0
 800bed8:	60f8      	str	r0, [r7, #12]
 800beda:	60b9      	str	r1, [r7, #8]
 800bedc:	603b      	str	r3, [r7, #0]
 800bede:	4613      	mov	r3, r2
 800bee0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bee2:	f7f9 fc27 	bl	8005734 <HAL_GetTick>
 800bee6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800bee8:	88fb      	ldrh	r3, [r7, #6]
 800beea:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bef2:	b2db      	uxtb	r3, r3
 800bef4:	2b01      	cmp	r3, #1
 800bef6:	d001      	beq.n	800befc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800bef8:	2302      	movs	r3, #2
 800befa:	e15c      	b.n	800c1b6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800befc:	68bb      	ldr	r3, [r7, #8]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d002      	beq.n	800bf08 <HAL_SPI_Transmit+0x36>
 800bf02:	88fb      	ldrh	r3, [r7, #6]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d101      	bne.n	800bf0c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800bf08:	2301      	movs	r3, #1
 800bf0a:	e154      	b.n	800c1b6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800bf12:	2b01      	cmp	r3, #1
 800bf14:	d101      	bne.n	800bf1a <HAL_SPI_Transmit+0x48>
 800bf16:	2302      	movs	r3, #2
 800bf18:	e14d      	b.n	800c1b6 <HAL_SPI_Transmit+0x2e4>
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	2201      	movs	r2, #1
 800bf1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	2203      	movs	r2, #3
 800bf26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	68ba      	ldr	r2, [r7, #8]
 800bf34:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	88fa      	ldrh	r2, [r7, #6]
 800bf3a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	88fa      	ldrh	r2, [r7, #6]
 800bf40:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	2200      	movs	r2, #0
 800bf46:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	2200      	movs	r2, #0
 800bf54:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	2200      	movs	r2, #0
 800bf62:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	689b      	ldr	r3, [r3, #8]
 800bf68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bf6c:	d10f      	bne.n	800bf8e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	681a      	ldr	r2, [r3, #0]
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bf7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	681a      	ldr	r2, [r3, #0]
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bf8c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf98:	2b40      	cmp	r3, #64	@ 0x40
 800bf9a:	d007      	beq.n	800bfac <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	681a      	ldr	r2, [r3, #0]
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bfaa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	68db      	ldr	r3, [r3, #12]
 800bfb0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bfb4:	d952      	bls.n	800c05c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	685b      	ldr	r3, [r3, #4]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d002      	beq.n	800bfc4 <HAL_SPI_Transmit+0xf2>
 800bfbe:	8b7b      	ldrh	r3, [r7, #26]
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	d145      	bne.n	800c050 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfc8:	881a      	ldrh	r2, [r3, #0]
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfd4:	1c9a      	adds	r2, r3, #2
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bfde:	b29b      	uxth	r3, r3
 800bfe0:	3b01      	subs	r3, #1
 800bfe2:	b29a      	uxth	r2, r3
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bfe8:	e032      	b.n	800c050 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	689b      	ldr	r3, [r3, #8]
 800bff0:	f003 0302 	and.w	r3, r3, #2
 800bff4:	2b02      	cmp	r3, #2
 800bff6:	d112      	bne.n	800c01e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bffc:	881a      	ldrh	r2, [r3, #0]
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c008:	1c9a      	adds	r2, r3, #2
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c012:	b29b      	uxth	r3, r3
 800c014:	3b01      	subs	r3, #1
 800c016:	b29a      	uxth	r2, r3
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c01c:	e018      	b.n	800c050 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c01e:	f7f9 fb89 	bl	8005734 <HAL_GetTick>
 800c022:	4602      	mov	r2, r0
 800c024:	69fb      	ldr	r3, [r7, #28]
 800c026:	1ad3      	subs	r3, r2, r3
 800c028:	683a      	ldr	r2, [r7, #0]
 800c02a:	429a      	cmp	r2, r3
 800c02c:	d803      	bhi.n	800c036 <HAL_SPI_Transmit+0x164>
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c034:	d102      	bne.n	800c03c <HAL_SPI_Transmit+0x16a>
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d109      	bne.n	800c050 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	2201      	movs	r2, #1
 800c040:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	2200      	movs	r2, #0
 800c048:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c04c:	2303      	movs	r3, #3
 800c04e:	e0b2      	b.n	800c1b6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c054:	b29b      	uxth	r3, r3
 800c056:	2b00      	cmp	r3, #0
 800c058:	d1c7      	bne.n	800bfea <HAL_SPI_Transmit+0x118>
 800c05a:	e083      	b.n	800c164 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	685b      	ldr	r3, [r3, #4]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d002      	beq.n	800c06a <HAL_SPI_Transmit+0x198>
 800c064:	8b7b      	ldrh	r3, [r7, #26]
 800c066:	2b01      	cmp	r3, #1
 800c068:	d177      	bne.n	800c15a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c06e:	b29b      	uxth	r3, r3
 800c070:	2b01      	cmp	r3, #1
 800c072:	d912      	bls.n	800c09a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c078:	881a      	ldrh	r2, [r3, #0]
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c084:	1c9a      	adds	r2, r3, #2
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c08e:	b29b      	uxth	r3, r3
 800c090:	3b02      	subs	r3, #2
 800c092:	b29a      	uxth	r2, r3
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c098:	e05f      	b.n	800c15a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	330c      	adds	r3, #12
 800c0a4:	7812      	ldrb	r2, [r2, #0]
 800c0a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0ac:	1c5a      	adds	r2, r3, #1
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c0b6:	b29b      	uxth	r3, r3
 800c0b8:	3b01      	subs	r3, #1
 800c0ba:	b29a      	uxth	r2, r3
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800c0c0:	e04b      	b.n	800c15a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	689b      	ldr	r3, [r3, #8]
 800c0c8:	f003 0302 	and.w	r3, r3, #2
 800c0cc:	2b02      	cmp	r3, #2
 800c0ce:	d12b      	bne.n	800c128 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c0d4:	b29b      	uxth	r3, r3
 800c0d6:	2b01      	cmp	r3, #1
 800c0d8:	d912      	bls.n	800c100 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0de:	881a      	ldrh	r2, [r3, #0]
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0ea:	1c9a      	adds	r2, r3, #2
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c0f4:	b29b      	uxth	r3, r3
 800c0f6:	3b02      	subs	r3, #2
 800c0f8:	b29a      	uxth	r2, r3
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c0fe:	e02c      	b.n	800c15a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	330c      	adds	r3, #12
 800c10a:	7812      	ldrb	r2, [r2, #0]
 800c10c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c112:	1c5a      	adds	r2, r3, #1
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c11c:	b29b      	uxth	r3, r3
 800c11e:	3b01      	subs	r3, #1
 800c120:	b29a      	uxth	r2, r3
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c126:	e018      	b.n	800c15a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c128:	f7f9 fb04 	bl	8005734 <HAL_GetTick>
 800c12c:	4602      	mov	r2, r0
 800c12e:	69fb      	ldr	r3, [r7, #28]
 800c130:	1ad3      	subs	r3, r2, r3
 800c132:	683a      	ldr	r2, [r7, #0]
 800c134:	429a      	cmp	r2, r3
 800c136:	d803      	bhi.n	800c140 <HAL_SPI_Transmit+0x26e>
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c13e:	d102      	bne.n	800c146 <HAL_SPI_Transmit+0x274>
 800c140:	683b      	ldr	r3, [r7, #0]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d109      	bne.n	800c15a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	2201      	movs	r2, #1
 800c14a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	2200      	movs	r2, #0
 800c152:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c156:	2303      	movs	r3, #3
 800c158:	e02d      	b.n	800c1b6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c15e:	b29b      	uxth	r3, r3
 800c160:	2b00      	cmp	r3, #0
 800c162:	d1ae      	bne.n	800c0c2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c164:	69fa      	ldr	r2, [r7, #28]
 800c166:	6839      	ldr	r1, [r7, #0]
 800c168:	68f8      	ldr	r0, [r7, #12]
 800c16a:	f000 fcf5 	bl	800cb58 <SPI_EndRxTxTransaction>
 800c16e:	4603      	mov	r3, r0
 800c170:	2b00      	cmp	r3, #0
 800c172:	d002      	beq.n	800c17a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	2220      	movs	r2, #32
 800c178:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	689b      	ldr	r3, [r3, #8]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d10a      	bne.n	800c198 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c182:	2300      	movs	r3, #0
 800c184:	617b      	str	r3, [r7, #20]
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	68db      	ldr	r3, [r3, #12]
 800c18c:	617b      	str	r3, [r7, #20]
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	689b      	ldr	r3, [r3, #8]
 800c194:	617b      	str	r3, [r7, #20]
 800c196:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	2201      	movs	r2, #1
 800c19c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d001      	beq.n	800c1b4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800c1b0:	2301      	movs	r3, #1
 800c1b2:	e000      	b.n	800c1b6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800c1b4:	2300      	movs	r3, #0
  }
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	3720      	adds	r7, #32
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	bd80      	pop	{r7, pc}

0800c1be <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c1be:	b580      	push	{r7, lr}
 800c1c0:	b088      	sub	sp, #32
 800c1c2:	af02      	add	r7, sp, #8
 800c1c4:	60f8      	str	r0, [r7, #12]
 800c1c6:	60b9      	str	r1, [r7, #8]
 800c1c8:	603b      	str	r3, [r7, #0]
 800c1ca:	4613      	mov	r3, r2
 800c1cc:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c1d4:	b2db      	uxtb	r3, r3
 800c1d6:	2b01      	cmp	r3, #1
 800c1d8:	d001      	beq.n	800c1de <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800c1da:	2302      	movs	r3, #2
 800c1dc:	e123      	b.n	800c426 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d002      	beq.n	800c1ea <HAL_SPI_Receive+0x2c>
 800c1e4:	88fb      	ldrh	r3, [r7, #6]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d101      	bne.n	800c1ee <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	e11b      	b.n	800c426 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	685b      	ldr	r3, [r3, #4]
 800c1f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c1f6:	d112      	bne.n	800c21e <HAL_SPI_Receive+0x60>
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	689b      	ldr	r3, [r3, #8]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d10e      	bne.n	800c21e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	2204      	movs	r2, #4
 800c204:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c208:	88fa      	ldrh	r2, [r7, #6]
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	9300      	str	r3, [sp, #0]
 800c20e:	4613      	mov	r3, r2
 800c210:	68ba      	ldr	r2, [r7, #8]
 800c212:	68b9      	ldr	r1, [r7, #8]
 800c214:	68f8      	ldr	r0, [r7, #12]
 800c216:	f000 f90a 	bl	800c42e <HAL_SPI_TransmitReceive>
 800c21a:	4603      	mov	r3, r0
 800c21c:	e103      	b.n	800c426 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c21e:	f7f9 fa89 	bl	8005734 <HAL_GetTick>
 800c222:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c22a:	2b01      	cmp	r3, #1
 800c22c:	d101      	bne.n	800c232 <HAL_SPI_Receive+0x74>
 800c22e:	2302      	movs	r3, #2
 800c230:	e0f9      	b.n	800c426 <HAL_SPI_Receive+0x268>
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	2201      	movs	r2, #1
 800c236:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	2204      	movs	r2, #4
 800c23e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	2200      	movs	r2, #0
 800c246:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	68ba      	ldr	r2, [r7, #8]
 800c24c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	88fa      	ldrh	r2, [r7, #6]
 800c252:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	88fa      	ldrh	r2, [r7, #6]
 800c25a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	2200      	movs	r2, #0
 800c262:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	2200      	movs	r2, #0
 800c268:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	2200      	movs	r2, #0
 800c26e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	2200      	movs	r2, #0
 800c274:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	2200      	movs	r2, #0
 800c27a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	68db      	ldr	r3, [r3, #12]
 800c280:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c284:	d908      	bls.n	800c298 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	685a      	ldr	r2, [r3, #4]
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c294:	605a      	str	r2, [r3, #4]
 800c296:	e007      	b.n	800c2a8 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	685a      	ldr	r2, [r3, #4]
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c2a6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	689b      	ldr	r3, [r3, #8]
 800c2ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c2b0:	d10f      	bne.n	800c2d2 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	681a      	ldr	r2, [r3, #0]
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c2c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	681a      	ldr	r2, [r3, #0]
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c2d0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2dc:	2b40      	cmp	r3, #64	@ 0x40
 800c2de:	d007      	beq.n	800c2f0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	681a      	ldr	r2, [r3, #0]
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c2ee:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	68db      	ldr	r3, [r3, #12]
 800c2f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c2f8:	d875      	bhi.n	800c3e6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c2fa:	e037      	b.n	800c36c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	689b      	ldr	r3, [r3, #8]
 800c302:	f003 0301 	and.w	r3, r3, #1
 800c306:	2b01      	cmp	r3, #1
 800c308:	d117      	bne.n	800c33a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	f103 020c 	add.w	r2, r3, #12
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c316:	7812      	ldrb	r2, [r2, #0]
 800c318:	b2d2      	uxtb	r2, r2
 800c31a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c320:	1c5a      	adds	r2, r3, #1
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c32c:	b29b      	uxth	r3, r3
 800c32e:	3b01      	subs	r3, #1
 800c330:	b29a      	uxth	r2, r3
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c338:	e018      	b.n	800c36c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c33a:	f7f9 f9fb 	bl	8005734 <HAL_GetTick>
 800c33e:	4602      	mov	r2, r0
 800c340:	697b      	ldr	r3, [r7, #20]
 800c342:	1ad3      	subs	r3, r2, r3
 800c344:	683a      	ldr	r2, [r7, #0]
 800c346:	429a      	cmp	r2, r3
 800c348:	d803      	bhi.n	800c352 <HAL_SPI_Receive+0x194>
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c350:	d102      	bne.n	800c358 <HAL_SPI_Receive+0x19a>
 800c352:	683b      	ldr	r3, [r7, #0]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d109      	bne.n	800c36c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	2201      	movs	r2, #1
 800c35c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	2200      	movs	r2, #0
 800c364:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c368:	2303      	movs	r3, #3
 800c36a:	e05c      	b.n	800c426 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c372:	b29b      	uxth	r3, r3
 800c374:	2b00      	cmp	r3, #0
 800c376:	d1c1      	bne.n	800c2fc <HAL_SPI_Receive+0x13e>
 800c378:	e03b      	b.n	800c3f2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	689b      	ldr	r3, [r3, #8]
 800c380:	f003 0301 	and.w	r3, r3, #1
 800c384:	2b01      	cmp	r3, #1
 800c386:	d115      	bne.n	800c3b4 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	68da      	ldr	r2, [r3, #12]
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c392:	b292      	uxth	r2, r2
 800c394:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c39a:	1c9a      	adds	r2, r3, #2
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c3a6:	b29b      	uxth	r3, r3
 800c3a8:	3b01      	subs	r3, #1
 800c3aa:	b29a      	uxth	r2, r3
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c3b2:	e018      	b.n	800c3e6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c3b4:	f7f9 f9be 	bl	8005734 <HAL_GetTick>
 800c3b8:	4602      	mov	r2, r0
 800c3ba:	697b      	ldr	r3, [r7, #20]
 800c3bc:	1ad3      	subs	r3, r2, r3
 800c3be:	683a      	ldr	r2, [r7, #0]
 800c3c0:	429a      	cmp	r2, r3
 800c3c2:	d803      	bhi.n	800c3cc <HAL_SPI_Receive+0x20e>
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3ca:	d102      	bne.n	800c3d2 <HAL_SPI_Receive+0x214>
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d109      	bne.n	800c3e6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	2201      	movs	r2, #1
 800c3d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	2200      	movs	r2, #0
 800c3de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c3e2:	2303      	movs	r3, #3
 800c3e4:	e01f      	b.n	800c426 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c3ec:	b29b      	uxth	r3, r3
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d1c3      	bne.n	800c37a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c3f2:	697a      	ldr	r2, [r7, #20]
 800c3f4:	6839      	ldr	r1, [r7, #0]
 800c3f6:	68f8      	ldr	r0, [r7, #12]
 800c3f8:	f000 fb56 	bl	800caa8 <SPI_EndRxTransaction>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d002      	beq.n	800c408 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	2220      	movs	r2, #32
 800c406:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	2201      	movs	r2, #1
 800c40c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	2200      	movs	r2, #0
 800c414:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d001      	beq.n	800c424 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800c420:	2301      	movs	r3, #1
 800c422:	e000      	b.n	800c426 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800c424:	2300      	movs	r3, #0
  }
}
 800c426:	4618      	mov	r0, r3
 800c428:	3718      	adds	r7, #24
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}

0800c42e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800c42e:	b580      	push	{r7, lr}
 800c430:	b08a      	sub	sp, #40	@ 0x28
 800c432:	af00      	add	r7, sp, #0
 800c434:	60f8      	str	r0, [r7, #12]
 800c436:	60b9      	str	r1, [r7, #8]
 800c438:	607a      	str	r2, [r7, #4]
 800c43a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c43c:	2301      	movs	r3, #1
 800c43e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c440:	f7f9 f978 	bl	8005734 <HAL_GetTick>
 800c444:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c44c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	685b      	ldr	r3, [r3, #4]
 800c452:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800c454:	887b      	ldrh	r3, [r7, #2]
 800c456:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800c458:	887b      	ldrh	r3, [r7, #2]
 800c45a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c45c:	7ffb      	ldrb	r3, [r7, #31]
 800c45e:	2b01      	cmp	r3, #1
 800c460:	d00c      	beq.n	800c47c <HAL_SPI_TransmitReceive+0x4e>
 800c462:	69bb      	ldr	r3, [r7, #24]
 800c464:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c468:	d106      	bne.n	800c478 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	689b      	ldr	r3, [r3, #8]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d102      	bne.n	800c478 <HAL_SPI_TransmitReceive+0x4a>
 800c472:	7ffb      	ldrb	r3, [r7, #31]
 800c474:	2b04      	cmp	r3, #4
 800c476:	d001      	beq.n	800c47c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800c478:	2302      	movs	r3, #2
 800c47a:	e1f3      	b.n	800c864 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c47c:	68bb      	ldr	r3, [r7, #8]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d005      	beq.n	800c48e <HAL_SPI_TransmitReceive+0x60>
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d002      	beq.n	800c48e <HAL_SPI_TransmitReceive+0x60>
 800c488:	887b      	ldrh	r3, [r7, #2]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d101      	bne.n	800c492 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800c48e:	2301      	movs	r3, #1
 800c490:	e1e8      	b.n	800c864 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c498:	2b01      	cmp	r3, #1
 800c49a:	d101      	bne.n	800c4a0 <HAL_SPI_TransmitReceive+0x72>
 800c49c:	2302      	movs	r3, #2
 800c49e:	e1e1      	b.n	800c864 <HAL_SPI_TransmitReceive+0x436>
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	2201      	movs	r2, #1
 800c4a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c4ae:	b2db      	uxtb	r3, r3
 800c4b0:	2b04      	cmp	r3, #4
 800c4b2:	d003      	beq.n	800c4bc <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	2205      	movs	r2, #5
 800c4b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	2200      	movs	r2, #0
 800c4c0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	687a      	ldr	r2, [r7, #4]
 800c4c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	887a      	ldrh	r2, [r7, #2]
 800c4cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	887a      	ldrh	r2, [r7, #2]
 800c4d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	68ba      	ldr	r2, [r7, #8]
 800c4dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	887a      	ldrh	r2, [r7, #2]
 800c4e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	887a      	ldrh	r2, [r7, #2]
 800c4e8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	68db      	ldr	r3, [r3, #12]
 800c4fa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c4fe:	d802      	bhi.n	800c506 <HAL_SPI_TransmitReceive+0xd8>
 800c500:	8abb      	ldrh	r3, [r7, #20]
 800c502:	2b01      	cmp	r3, #1
 800c504:	d908      	bls.n	800c518 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	685a      	ldr	r2, [r3, #4]
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c514:	605a      	str	r2, [r3, #4]
 800c516:	e007      	b.n	800c528 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	685a      	ldr	r2, [r3, #4]
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c526:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c532:	2b40      	cmp	r3, #64	@ 0x40
 800c534:	d007      	beq.n	800c546 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	681a      	ldr	r2, [r3, #0]
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c544:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	68db      	ldr	r3, [r3, #12]
 800c54a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c54e:	f240 8083 	bls.w	800c658 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	685b      	ldr	r3, [r3, #4]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d002      	beq.n	800c560 <HAL_SPI_TransmitReceive+0x132>
 800c55a:	8afb      	ldrh	r3, [r7, #22]
 800c55c:	2b01      	cmp	r3, #1
 800c55e:	d16f      	bne.n	800c640 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c564:	881a      	ldrh	r2, [r3, #0]
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c570:	1c9a      	adds	r2, r3, #2
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c57a:	b29b      	uxth	r3, r3
 800c57c:	3b01      	subs	r3, #1
 800c57e:	b29a      	uxth	r2, r3
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c584:	e05c      	b.n	800c640 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	689b      	ldr	r3, [r3, #8]
 800c58c:	f003 0302 	and.w	r3, r3, #2
 800c590:	2b02      	cmp	r3, #2
 800c592:	d11b      	bne.n	800c5cc <HAL_SPI_TransmitReceive+0x19e>
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c598:	b29b      	uxth	r3, r3
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d016      	beq.n	800c5cc <HAL_SPI_TransmitReceive+0x19e>
 800c59e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	d113      	bne.n	800c5cc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5a8:	881a      	ldrh	r2, [r3, #0]
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5b4:	1c9a      	adds	r2, r3, #2
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c5be:	b29b      	uxth	r3, r3
 800c5c0:	3b01      	subs	r3, #1
 800c5c2:	b29a      	uxth	r2, r3
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	689b      	ldr	r3, [r3, #8]
 800c5d2:	f003 0301 	and.w	r3, r3, #1
 800c5d6:	2b01      	cmp	r3, #1
 800c5d8:	d11c      	bne.n	800c614 <HAL_SPI_TransmitReceive+0x1e6>
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c5e0:	b29b      	uxth	r3, r3
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d016      	beq.n	800c614 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	68da      	ldr	r2, [r3, #12]
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5f0:	b292      	uxth	r2, r2
 800c5f2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5f8:	1c9a      	adds	r2, r3, #2
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c604:	b29b      	uxth	r3, r3
 800c606:	3b01      	subs	r3, #1
 800c608:	b29a      	uxth	r2, r3
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c610:	2301      	movs	r3, #1
 800c612:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c614:	f7f9 f88e 	bl	8005734 <HAL_GetTick>
 800c618:	4602      	mov	r2, r0
 800c61a:	6a3b      	ldr	r3, [r7, #32]
 800c61c:	1ad3      	subs	r3, r2, r3
 800c61e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c620:	429a      	cmp	r2, r3
 800c622:	d80d      	bhi.n	800c640 <HAL_SPI_TransmitReceive+0x212>
 800c624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c62a:	d009      	beq.n	800c640 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	2201      	movs	r2, #1
 800c630:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	2200      	movs	r2, #0
 800c638:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800c63c:	2303      	movs	r3, #3
 800c63e:	e111      	b.n	800c864 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c644:	b29b      	uxth	r3, r3
 800c646:	2b00      	cmp	r3, #0
 800c648:	d19d      	bne.n	800c586 <HAL_SPI_TransmitReceive+0x158>
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c650:	b29b      	uxth	r3, r3
 800c652:	2b00      	cmp	r3, #0
 800c654:	d197      	bne.n	800c586 <HAL_SPI_TransmitReceive+0x158>
 800c656:	e0e5      	b.n	800c824 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d003      	beq.n	800c668 <HAL_SPI_TransmitReceive+0x23a>
 800c660:	8afb      	ldrh	r3, [r7, #22]
 800c662:	2b01      	cmp	r3, #1
 800c664:	f040 80d1 	bne.w	800c80a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c66c:	b29b      	uxth	r3, r3
 800c66e:	2b01      	cmp	r3, #1
 800c670:	d912      	bls.n	800c698 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c676:	881a      	ldrh	r2, [r3, #0]
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c682:	1c9a      	adds	r2, r3, #2
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c68c:	b29b      	uxth	r3, r3
 800c68e:	3b02      	subs	r3, #2
 800c690:	b29a      	uxth	r2, r3
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c696:	e0b8      	b.n	800c80a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	330c      	adds	r3, #12
 800c6a2:	7812      	ldrb	r2, [r2, #0]
 800c6a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6aa:	1c5a      	adds	r2, r3, #1
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c6b4:	b29b      	uxth	r3, r3
 800c6b6:	3b01      	subs	r3, #1
 800c6b8:	b29a      	uxth	r2, r3
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c6be:	e0a4      	b.n	800c80a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	689b      	ldr	r3, [r3, #8]
 800c6c6:	f003 0302 	and.w	r3, r3, #2
 800c6ca:	2b02      	cmp	r3, #2
 800c6cc:	d134      	bne.n	800c738 <HAL_SPI_TransmitReceive+0x30a>
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c6d2:	b29b      	uxth	r3, r3
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d02f      	beq.n	800c738 <HAL_SPI_TransmitReceive+0x30a>
 800c6d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6da:	2b01      	cmp	r3, #1
 800c6dc:	d12c      	bne.n	800c738 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c6e2:	b29b      	uxth	r3, r3
 800c6e4:	2b01      	cmp	r3, #1
 800c6e6:	d912      	bls.n	800c70e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6ec:	881a      	ldrh	r2, [r3, #0]
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6f8:	1c9a      	adds	r2, r3, #2
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c702:	b29b      	uxth	r3, r3
 800c704:	3b02      	subs	r3, #2
 800c706:	b29a      	uxth	r2, r3
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c70c:	e012      	b.n	800c734 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	330c      	adds	r3, #12
 800c718:	7812      	ldrb	r2, [r2, #0]
 800c71a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c720:	1c5a      	adds	r2, r3, #1
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c72a:	b29b      	uxth	r3, r3
 800c72c:	3b01      	subs	r3, #1
 800c72e:	b29a      	uxth	r2, r3
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c734:	2300      	movs	r3, #0
 800c736:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	689b      	ldr	r3, [r3, #8]
 800c73e:	f003 0301 	and.w	r3, r3, #1
 800c742:	2b01      	cmp	r3, #1
 800c744:	d148      	bne.n	800c7d8 <HAL_SPI_TransmitReceive+0x3aa>
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c74c:	b29b      	uxth	r3, r3
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d042      	beq.n	800c7d8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c758:	b29b      	uxth	r3, r3
 800c75a:	2b01      	cmp	r3, #1
 800c75c:	d923      	bls.n	800c7a6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	68da      	ldr	r2, [r3, #12]
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c768:	b292      	uxth	r2, r2
 800c76a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c770:	1c9a      	adds	r2, r3, #2
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c77c:	b29b      	uxth	r3, r3
 800c77e:	3b02      	subs	r3, #2
 800c780:	b29a      	uxth	r2, r3
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c78e:	b29b      	uxth	r3, r3
 800c790:	2b01      	cmp	r3, #1
 800c792:	d81f      	bhi.n	800c7d4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	685a      	ldr	r2, [r3, #4]
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c7a2:	605a      	str	r2, [r3, #4]
 800c7a4:	e016      	b.n	800c7d4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	f103 020c 	add.w	r2, r3, #12
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7b2:	7812      	ldrb	r2, [r2, #0]
 800c7b4:	b2d2      	uxtb	r2, r2
 800c7b6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7bc:	1c5a      	adds	r2, r3, #1
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c7c8:	b29b      	uxth	r3, r3
 800c7ca:	3b01      	subs	r3, #1
 800c7cc:	b29a      	uxth	r2, r3
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c7d4:	2301      	movs	r3, #1
 800c7d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c7d8:	f7f8 ffac 	bl	8005734 <HAL_GetTick>
 800c7dc:	4602      	mov	r2, r0
 800c7de:	6a3b      	ldr	r3, [r7, #32]
 800c7e0:	1ad3      	subs	r3, r2, r3
 800c7e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7e4:	429a      	cmp	r2, r3
 800c7e6:	d803      	bhi.n	800c7f0 <HAL_SPI_TransmitReceive+0x3c2>
 800c7e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7ee:	d102      	bne.n	800c7f6 <HAL_SPI_TransmitReceive+0x3c8>
 800c7f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d109      	bne.n	800c80a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	2201      	movs	r2, #1
 800c7fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	2200      	movs	r2, #0
 800c802:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800c806:	2303      	movs	r3, #3
 800c808:	e02c      	b.n	800c864 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c80e:	b29b      	uxth	r3, r3
 800c810:	2b00      	cmp	r3, #0
 800c812:	f47f af55 	bne.w	800c6c0 <HAL_SPI_TransmitReceive+0x292>
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c81c:	b29b      	uxth	r3, r3
 800c81e:	2b00      	cmp	r3, #0
 800c820:	f47f af4e 	bne.w	800c6c0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c824:	6a3a      	ldr	r2, [r7, #32]
 800c826:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c828:	68f8      	ldr	r0, [r7, #12]
 800c82a:	f000 f995 	bl	800cb58 <SPI_EndRxTxTransaction>
 800c82e:	4603      	mov	r3, r0
 800c830:	2b00      	cmp	r3, #0
 800c832:	d008      	beq.n	800c846 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	2220      	movs	r2, #32
 800c838:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	2200      	movs	r2, #0
 800c83e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c842:	2301      	movs	r3, #1
 800c844:	e00e      	b.n	800c864 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	2201      	movs	r2, #1
 800c84a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	2200      	movs	r2, #0
 800c852:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d001      	beq.n	800c862 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800c85e:	2301      	movs	r3, #1
 800c860:	e000      	b.n	800c864 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800c862:	2300      	movs	r3, #0
  }
}
 800c864:	4618      	mov	r0, r3
 800c866:	3728      	adds	r7, #40	@ 0x28
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd80      	pop	{r7, pc}

0800c86c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b088      	sub	sp, #32
 800c870:	af00      	add	r7, sp, #0
 800c872:	60f8      	str	r0, [r7, #12]
 800c874:	60b9      	str	r1, [r7, #8]
 800c876:	603b      	str	r3, [r7, #0]
 800c878:	4613      	mov	r3, r2
 800c87a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c87c:	f7f8 ff5a 	bl	8005734 <HAL_GetTick>
 800c880:	4602      	mov	r2, r0
 800c882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c884:	1a9b      	subs	r3, r3, r2
 800c886:	683a      	ldr	r2, [r7, #0]
 800c888:	4413      	add	r3, r2
 800c88a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c88c:	f7f8 ff52 	bl	8005734 <HAL_GetTick>
 800c890:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c892:	4b39      	ldr	r3, [pc, #228]	@ (800c978 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	015b      	lsls	r3, r3, #5
 800c898:	0d1b      	lsrs	r3, r3, #20
 800c89a:	69fa      	ldr	r2, [r7, #28]
 800c89c:	fb02 f303 	mul.w	r3, r2, r3
 800c8a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c8a2:	e055      	b.n	800c950 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c8a4:	683b      	ldr	r3, [r7, #0]
 800c8a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8aa:	d051      	beq.n	800c950 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c8ac:	f7f8 ff42 	bl	8005734 <HAL_GetTick>
 800c8b0:	4602      	mov	r2, r0
 800c8b2:	69bb      	ldr	r3, [r7, #24]
 800c8b4:	1ad3      	subs	r3, r2, r3
 800c8b6:	69fa      	ldr	r2, [r7, #28]
 800c8b8:	429a      	cmp	r2, r3
 800c8ba:	d902      	bls.n	800c8c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800c8bc:	69fb      	ldr	r3, [r7, #28]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d13d      	bne.n	800c93e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	685a      	ldr	r2, [r3, #4]
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c8d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	685b      	ldr	r3, [r3, #4]
 800c8d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c8da:	d111      	bne.n	800c900 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	689b      	ldr	r3, [r3, #8]
 800c8e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c8e4:	d004      	beq.n	800c8f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	689b      	ldr	r3, [r3, #8]
 800c8ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c8ee:	d107      	bne.n	800c900 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	681a      	ldr	r2, [r3, #0]
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c8fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c904:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c908:	d10f      	bne.n	800c92a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	681a      	ldr	r2, [r3, #0]
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c918:	601a      	str	r2, [r3, #0]
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	681a      	ldr	r2, [r3, #0]
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c928:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	2201      	movs	r2, #1
 800c92e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	2200      	movs	r2, #0
 800c936:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c93a:	2303      	movs	r3, #3
 800c93c:	e018      	b.n	800c970 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c93e:	697b      	ldr	r3, [r7, #20]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d102      	bne.n	800c94a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800c944:	2300      	movs	r3, #0
 800c946:	61fb      	str	r3, [r7, #28]
 800c948:	e002      	b.n	800c950 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800c94a:	697b      	ldr	r3, [r7, #20]
 800c94c:	3b01      	subs	r3, #1
 800c94e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	689a      	ldr	r2, [r3, #8]
 800c956:	68bb      	ldr	r3, [r7, #8]
 800c958:	4013      	ands	r3, r2
 800c95a:	68ba      	ldr	r2, [r7, #8]
 800c95c:	429a      	cmp	r2, r3
 800c95e:	bf0c      	ite	eq
 800c960:	2301      	moveq	r3, #1
 800c962:	2300      	movne	r3, #0
 800c964:	b2db      	uxtb	r3, r3
 800c966:	461a      	mov	r2, r3
 800c968:	79fb      	ldrb	r3, [r7, #7]
 800c96a:	429a      	cmp	r2, r3
 800c96c:	d19a      	bne.n	800c8a4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800c96e:	2300      	movs	r3, #0
}
 800c970:	4618      	mov	r0, r3
 800c972:	3720      	adds	r7, #32
 800c974:	46bd      	mov	sp, r7
 800c976:	bd80      	pop	{r7, pc}
 800c978:	20000030 	.word	0x20000030

0800c97c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b08a      	sub	sp, #40	@ 0x28
 800c980:	af00      	add	r7, sp, #0
 800c982:	60f8      	str	r0, [r7, #12]
 800c984:	60b9      	str	r1, [r7, #8]
 800c986:	607a      	str	r2, [r7, #4]
 800c988:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c98a:	2300      	movs	r3, #0
 800c98c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c98e:	f7f8 fed1 	bl	8005734 <HAL_GetTick>
 800c992:	4602      	mov	r2, r0
 800c994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c996:	1a9b      	subs	r3, r3, r2
 800c998:	683a      	ldr	r2, [r7, #0]
 800c99a:	4413      	add	r3, r2
 800c99c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800c99e:	f7f8 fec9 	bl	8005734 <HAL_GetTick>
 800c9a2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	330c      	adds	r3, #12
 800c9aa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c9ac:	4b3d      	ldr	r3, [pc, #244]	@ (800caa4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c9ae:	681a      	ldr	r2, [r3, #0]
 800c9b0:	4613      	mov	r3, r2
 800c9b2:	009b      	lsls	r3, r3, #2
 800c9b4:	4413      	add	r3, r2
 800c9b6:	00da      	lsls	r2, r3, #3
 800c9b8:	1ad3      	subs	r3, r2, r3
 800c9ba:	0d1b      	lsrs	r3, r3, #20
 800c9bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c9be:	fb02 f303 	mul.w	r3, r2, r3
 800c9c2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c9c4:	e061      	b.n	800ca8a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c9c6:	68bb      	ldr	r3, [r7, #8]
 800c9c8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c9cc:	d107      	bne.n	800c9de <SPI_WaitFifoStateUntilTimeout+0x62>
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d104      	bne.n	800c9de <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c9d4:	69fb      	ldr	r3, [r7, #28]
 800c9d6:	781b      	ldrb	r3, [r3, #0]
 800c9d8:	b2db      	uxtb	r3, r3
 800c9da:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c9dc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c9de:	683b      	ldr	r3, [r7, #0]
 800c9e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9e4:	d051      	beq.n	800ca8a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c9e6:	f7f8 fea5 	bl	8005734 <HAL_GetTick>
 800c9ea:	4602      	mov	r2, r0
 800c9ec:	6a3b      	ldr	r3, [r7, #32]
 800c9ee:	1ad3      	subs	r3, r2, r3
 800c9f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c9f2:	429a      	cmp	r2, r3
 800c9f4:	d902      	bls.n	800c9fc <SPI_WaitFifoStateUntilTimeout+0x80>
 800c9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d13d      	bne.n	800ca78 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	685a      	ldr	r2, [r3, #4]
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ca0a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	685b      	ldr	r3, [r3, #4]
 800ca10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ca14:	d111      	bne.n	800ca3a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	689b      	ldr	r3, [r3, #8]
 800ca1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ca1e:	d004      	beq.n	800ca2a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	689b      	ldr	r3, [r3, #8]
 800ca24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ca28:	d107      	bne.n	800ca3a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	681a      	ldr	r2, [r3, #0]
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ca38:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ca42:	d10f      	bne.n	800ca64 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	681a      	ldr	r2, [r3, #0]
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ca52:	601a      	str	r2, [r3, #0]
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	681a      	ldr	r2, [r3, #0]
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ca62:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	2201      	movs	r2, #1
 800ca68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	2200      	movs	r2, #0
 800ca70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ca74:	2303      	movs	r3, #3
 800ca76:	e011      	b.n	800ca9c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ca78:	69bb      	ldr	r3, [r7, #24]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d102      	bne.n	800ca84 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca82:	e002      	b.n	800ca8a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800ca84:	69bb      	ldr	r3, [r7, #24]
 800ca86:	3b01      	subs	r3, #1
 800ca88:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	689a      	ldr	r2, [r3, #8]
 800ca90:	68bb      	ldr	r3, [r7, #8]
 800ca92:	4013      	ands	r3, r2
 800ca94:	687a      	ldr	r2, [r7, #4]
 800ca96:	429a      	cmp	r2, r3
 800ca98:	d195      	bne.n	800c9c6 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800ca9a:	2300      	movs	r3, #0
}
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	3728      	adds	r7, #40	@ 0x28
 800caa0:	46bd      	mov	sp, r7
 800caa2:	bd80      	pop	{r7, pc}
 800caa4:	20000030 	.word	0x20000030

0800caa8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b086      	sub	sp, #24
 800caac:	af02      	add	r7, sp, #8
 800caae:	60f8      	str	r0, [r7, #12]
 800cab0:	60b9      	str	r1, [r7, #8]
 800cab2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	685b      	ldr	r3, [r3, #4]
 800cab8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800cabc:	d111      	bne.n	800cae2 <SPI_EndRxTransaction+0x3a>
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	689b      	ldr	r3, [r3, #8]
 800cac2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cac6:	d004      	beq.n	800cad2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	689b      	ldr	r3, [r3, #8]
 800cacc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cad0:	d107      	bne.n	800cae2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	681a      	ldr	r2, [r3, #0]
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cae0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	9300      	str	r3, [sp, #0]
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	2200      	movs	r2, #0
 800caea:	2180      	movs	r1, #128	@ 0x80
 800caec:	68f8      	ldr	r0, [r7, #12]
 800caee:	f7ff febd 	bl	800c86c <SPI_WaitFlagStateUntilTimeout>
 800caf2:	4603      	mov	r3, r0
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d007      	beq.n	800cb08 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cafc:	f043 0220 	orr.w	r2, r3, #32
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800cb04:	2303      	movs	r3, #3
 800cb06:	e023      	b.n	800cb50 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	685b      	ldr	r3, [r3, #4]
 800cb0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800cb10:	d11d      	bne.n	800cb4e <SPI_EndRxTransaction+0xa6>
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	689b      	ldr	r3, [r3, #8]
 800cb16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cb1a:	d004      	beq.n	800cb26 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	689b      	ldr	r3, [r3, #8]
 800cb20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cb24:	d113      	bne.n	800cb4e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	9300      	str	r3, [sp, #0]
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800cb32:	68f8      	ldr	r0, [r7, #12]
 800cb34:	f7ff ff22 	bl	800c97c <SPI_WaitFifoStateUntilTimeout>
 800cb38:	4603      	mov	r3, r0
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d007      	beq.n	800cb4e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cb42:	f043 0220 	orr.w	r2, r3, #32
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800cb4a:	2303      	movs	r3, #3
 800cb4c:	e000      	b.n	800cb50 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800cb4e:	2300      	movs	r3, #0
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	3710      	adds	r7, #16
 800cb54:	46bd      	mov	sp, r7
 800cb56:	bd80      	pop	{r7, pc}

0800cb58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	b086      	sub	sp, #24
 800cb5c:	af02      	add	r7, sp, #8
 800cb5e:	60f8      	str	r0, [r7, #12]
 800cb60:	60b9      	str	r1, [r7, #8]
 800cb62:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	9300      	str	r3, [sp, #0]
 800cb68:	68bb      	ldr	r3, [r7, #8]
 800cb6a:	2200      	movs	r2, #0
 800cb6c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800cb70:	68f8      	ldr	r0, [r7, #12]
 800cb72:	f7ff ff03 	bl	800c97c <SPI_WaitFifoStateUntilTimeout>
 800cb76:	4603      	mov	r3, r0
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d007      	beq.n	800cb8c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cb80:	f043 0220 	orr.w	r2, r3, #32
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800cb88:	2303      	movs	r3, #3
 800cb8a:	e027      	b.n	800cbdc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	9300      	str	r3, [sp, #0]
 800cb90:	68bb      	ldr	r3, [r7, #8]
 800cb92:	2200      	movs	r2, #0
 800cb94:	2180      	movs	r1, #128	@ 0x80
 800cb96:	68f8      	ldr	r0, [r7, #12]
 800cb98:	f7ff fe68 	bl	800c86c <SPI_WaitFlagStateUntilTimeout>
 800cb9c:	4603      	mov	r3, r0
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d007      	beq.n	800cbb2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cba6:	f043 0220 	orr.w	r2, r3, #32
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800cbae:	2303      	movs	r3, #3
 800cbb0:	e014      	b.n	800cbdc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	9300      	str	r3, [sp, #0]
 800cbb6:	68bb      	ldr	r3, [r7, #8]
 800cbb8:	2200      	movs	r2, #0
 800cbba:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800cbbe:	68f8      	ldr	r0, [r7, #12]
 800cbc0:	f7ff fedc 	bl	800c97c <SPI_WaitFifoStateUntilTimeout>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d007      	beq.n	800cbda <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cbce:	f043 0220 	orr.w	r2, r3, #32
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800cbd6:	2303      	movs	r3, #3
 800cbd8:	e000      	b.n	800cbdc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800cbda:	2300      	movs	r3, #0
}
 800cbdc:	4618      	mov	r0, r3
 800cbde:	3710      	adds	r7, #16
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	bd80      	pop	{r7, pc}

0800cbe4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b082      	sub	sp, #8
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d101      	bne.n	800cbf6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cbf2:	2301      	movs	r3, #1
 800cbf4:	e049      	b.n	800cc8a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cbfc:	b2db      	uxtb	r3, r3
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d106      	bne.n	800cc10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	2200      	movs	r2, #0
 800cc06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cc0a:	6878      	ldr	r0, [r7, #4]
 800cc0c:	f7f8 fa74 	bl	80050f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	2202      	movs	r2, #2
 800cc14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681a      	ldr	r2, [r3, #0]
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	3304      	adds	r3, #4
 800cc20:	4619      	mov	r1, r3
 800cc22:	4610      	mov	r0, r2
 800cc24:	f000 faea 	bl	800d1fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2201      	movs	r2, #1
 800cc2c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2201      	movs	r2, #1
 800cc34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	2201      	movs	r2, #1
 800cc3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2201      	movs	r2, #1
 800cc44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	2201      	movs	r2, #1
 800cc4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	2201      	movs	r2, #1
 800cc54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	2201      	movs	r2, #1
 800cc5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2201      	movs	r2, #1
 800cc64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	2201      	movs	r2, #1
 800cc6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	2201      	movs	r2, #1
 800cc74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2201      	movs	r2, #1
 800cc7c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2201      	movs	r2, #1
 800cc84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cc88:	2300      	movs	r3, #0
}
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	3708      	adds	r7, #8
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	bd80      	pop	{r7, pc}
	...

0800cc94 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cc94:	b480      	push	{r7}
 800cc96:	b085      	sub	sp, #20
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cca2:	b2db      	uxtb	r3, r3
 800cca4:	2b01      	cmp	r3, #1
 800cca6:	d001      	beq.n	800ccac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800cca8:	2301      	movs	r3, #1
 800ccaa:	e02e      	b.n	800cd0a <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2202      	movs	r2, #2
 800ccb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	4a17      	ldr	r2, [pc, #92]	@ (800cd18 <HAL_TIM_Base_Start+0x84>)
 800ccba:	4293      	cmp	r3, r2
 800ccbc:	d004      	beq.n	800ccc8 <HAL_TIM_Base_Start+0x34>
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ccc6:	d115      	bne.n	800ccf4 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	689a      	ldr	r2, [r3, #8]
 800ccce:	4b13      	ldr	r3, [pc, #76]	@ (800cd1c <HAL_TIM_Base_Start+0x88>)
 800ccd0:	4013      	ands	r3, r2
 800ccd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	2b06      	cmp	r3, #6
 800ccd8:	d015      	beq.n	800cd06 <HAL_TIM_Base_Start+0x72>
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cce0:	d011      	beq.n	800cd06 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	681a      	ldr	r2, [r3, #0]
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	f042 0201 	orr.w	r2, r2, #1
 800ccf0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccf2:	e008      	b.n	800cd06 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	681a      	ldr	r2, [r3, #0]
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	f042 0201 	orr.w	r2, r2, #1
 800cd02:	601a      	str	r2, [r3, #0]
 800cd04:	e000      	b.n	800cd08 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd06:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cd08:	2300      	movs	r3, #0
}
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	3714      	adds	r7, #20
 800cd0e:	46bd      	mov	sp, r7
 800cd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd14:	4770      	bx	lr
 800cd16:	bf00      	nop
 800cd18:	40012c00 	.word	0x40012c00
 800cd1c:	00010007 	.word	0x00010007

0800cd20 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800cd20:	b480      	push	{r7}
 800cd22:	b083      	sub	sp, #12
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	6a1b      	ldr	r3, [r3, #32]
 800cd2e:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 800cd32:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d10f      	bne.n	800cd5a <HAL_TIM_Base_Stop+0x3a>
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	6a1a      	ldr	r2, [r3, #32]
 800cd40:	f240 4344 	movw	r3, #1092	@ 0x444
 800cd44:	4013      	ands	r3, r2
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d107      	bne.n	800cd5a <HAL_TIM_Base_Stop+0x3a>
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	681a      	ldr	r2, [r3, #0]
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	f022 0201 	bic.w	r2, r2, #1
 800cd58:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2201      	movs	r2, #1
 800cd5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800cd62:	2300      	movs	r3, #0
}
 800cd64:	4618      	mov	r0, r3
 800cd66:	370c      	adds	r7, #12
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6e:	4770      	bx	lr

0800cd70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cd70:	b480      	push	{r7}
 800cd72:	b085      	sub	sp, #20
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cd7e:	b2db      	uxtb	r3, r3
 800cd80:	2b01      	cmp	r3, #1
 800cd82:	d001      	beq.n	800cd88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cd84:	2301      	movs	r3, #1
 800cd86:	e036      	b.n	800cdf6 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2202      	movs	r2, #2
 800cd8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	68da      	ldr	r2, [r3, #12]
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	f042 0201 	orr.w	r2, r2, #1
 800cd9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	4a17      	ldr	r2, [pc, #92]	@ (800ce04 <HAL_TIM_Base_Start_IT+0x94>)
 800cda6:	4293      	cmp	r3, r2
 800cda8:	d004      	beq.n	800cdb4 <HAL_TIM_Base_Start_IT+0x44>
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cdb2:	d115      	bne.n	800cde0 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	689a      	ldr	r2, [r3, #8]
 800cdba:	4b13      	ldr	r3, [pc, #76]	@ (800ce08 <HAL_TIM_Base_Start_IT+0x98>)
 800cdbc:	4013      	ands	r3, r2
 800cdbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	2b06      	cmp	r3, #6
 800cdc4:	d015      	beq.n	800cdf2 <HAL_TIM_Base_Start_IT+0x82>
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cdcc:	d011      	beq.n	800cdf2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	681a      	ldr	r2, [r3, #0]
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	f042 0201 	orr.w	r2, r2, #1
 800cddc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cdde:	e008      	b.n	800cdf2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	681a      	ldr	r2, [r3, #0]
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	f042 0201 	orr.w	r2, r2, #1
 800cdee:	601a      	str	r2, [r3, #0]
 800cdf0:	e000      	b.n	800cdf4 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cdf2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cdf4:	2300      	movs	r3, #0
}
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	3714      	adds	r7, #20
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce00:	4770      	bx	lr
 800ce02:	bf00      	nop
 800ce04:	40012c00 	.word	0x40012c00
 800ce08:	00010007 	.word	0x00010007

0800ce0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b084      	sub	sp, #16
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	68db      	ldr	r3, [r3, #12]
 800ce1a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	691b      	ldr	r3, [r3, #16]
 800ce22:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ce24:	68bb      	ldr	r3, [r7, #8]
 800ce26:	f003 0302 	and.w	r3, r3, #2
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d020      	beq.n	800ce70 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	f003 0302 	and.w	r3, r3, #2
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d01b      	beq.n	800ce70 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	f06f 0202 	mvn.w	r2, #2
 800ce40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	2201      	movs	r2, #1
 800ce46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	699b      	ldr	r3, [r3, #24]
 800ce4e:	f003 0303 	and.w	r3, r3, #3
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d003      	beq.n	800ce5e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ce56:	6878      	ldr	r0, [r7, #4]
 800ce58:	f000 f9b2 	bl	800d1c0 <HAL_TIM_IC_CaptureCallback>
 800ce5c:	e005      	b.n	800ce6a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce5e:	6878      	ldr	r0, [r7, #4]
 800ce60:	f000 f9a4 	bl	800d1ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce64:	6878      	ldr	r0, [r7, #4]
 800ce66:	f000 f9b5 	bl	800d1d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ce70:	68bb      	ldr	r3, [r7, #8]
 800ce72:	f003 0304 	and.w	r3, r3, #4
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d020      	beq.n	800cebc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	f003 0304 	and.w	r3, r3, #4
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d01b      	beq.n	800cebc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	f06f 0204 	mvn.w	r2, #4
 800ce8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	2202      	movs	r2, #2
 800ce92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	699b      	ldr	r3, [r3, #24]
 800ce9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d003      	beq.n	800ceaa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cea2:	6878      	ldr	r0, [r7, #4]
 800cea4:	f000 f98c 	bl	800d1c0 <HAL_TIM_IC_CaptureCallback>
 800cea8:	e005      	b.n	800ceb6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ceaa:	6878      	ldr	r0, [r7, #4]
 800ceac:	f000 f97e 	bl	800d1ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ceb0:	6878      	ldr	r0, [r7, #4]
 800ceb2:	f000 f98f 	bl	800d1d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	2200      	movs	r2, #0
 800ceba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800cebc:	68bb      	ldr	r3, [r7, #8]
 800cebe:	f003 0308 	and.w	r3, r3, #8
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d020      	beq.n	800cf08 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	f003 0308 	and.w	r3, r3, #8
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d01b      	beq.n	800cf08 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	f06f 0208 	mvn.w	r2, #8
 800ced8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	2204      	movs	r2, #4
 800cede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	69db      	ldr	r3, [r3, #28]
 800cee6:	f003 0303 	and.w	r3, r3, #3
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d003      	beq.n	800cef6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ceee:	6878      	ldr	r0, [r7, #4]
 800cef0:	f000 f966 	bl	800d1c0 <HAL_TIM_IC_CaptureCallback>
 800cef4:	e005      	b.n	800cf02 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cef6:	6878      	ldr	r0, [r7, #4]
 800cef8:	f000 f958 	bl	800d1ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cefc:	6878      	ldr	r0, [r7, #4]
 800cefe:	f000 f969 	bl	800d1d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	2200      	movs	r2, #0
 800cf06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800cf08:	68bb      	ldr	r3, [r7, #8]
 800cf0a:	f003 0310 	and.w	r3, r3, #16
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d020      	beq.n	800cf54 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	f003 0310 	and.w	r3, r3, #16
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d01b      	beq.n	800cf54 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	f06f 0210 	mvn.w	r2, #16
 800cf24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	2208      	movs	r2, #8
 800cf2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	69db      	ldr	r3, [r3, #28]
 800cf32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d003      	beq.n	800cf42 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cf3a:	6878      	ldr	r0, [r7, #4]
 800cf3c:	f000 f940 	bl	800d1c0 <HAL_TIM_IC_CaptureCallback>
 800cf40:	e005      	b.n	800cf4e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf42:	6878      	ldr	r0, [r7, #4]
 800cf44:	f000 f932 	bl	800d1ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf48:	6878      	ldr	r0, [r7, #4]
 800cf4a:	f000 f943 	bl	800d1d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	2200      	movs	r2, #0
 800cf52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800cf54:	68bb      	ldr	r3, [r7, #8]
 800cf56:	f003 0301 	and.w	r3, r3, #1
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d00c      	beq.n	800cf78 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	f003 0301 	and.w	r3, r3, #1
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d007      	beq.n	800cf78 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	f06f 0201 	mvn.w	r2, #1
 800cf70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cf72:	6878      	ldr	r0, [r7, #4]
 800cf74:	f7f5 fb0e 	bl	8002594 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800cf78:	68bb      	ldr	r3, [r7, #8]
 800cf7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d104      	bne.n	800cf8c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800cf82:	68bb      	ldr	r3, [r7, #8]
 800cf84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d00c      	beq.n	800cfa6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d007      	beq.n	800cfa6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800cf9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cfa0:	6878      	ldr	r0, [r7, #4]
 800cfa2:	f000 fa9b 	bl	800d4dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d00c      	beq.n	800cfca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d007      	beq.n	800cfca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800cfc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800cfc4:	6878      	ldr	r0, [r7, #4]
 800cfc6:	f000 fa93 	bl	800d4f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800cfca:	68bb      	ldr	r3, [r7, #8]
 800cfcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d00c      	beq.n	800cfee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d007      	beq.n	800cfee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800cfe6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cfe8:	6878      	ldr	r0, [r7, #4]
 800cfea:	f000 f8fd 	bl	800d1e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800cfee:	68bb      	ldr	r3, [r7, #8]
 800cff0:	f003 0320 	and.w	r3, r3, #32
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d00c      	beq.n	800d012 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	f003 0320 	and.w	r3, r3, #32
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d007      	beq.n	800d012 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	f06f 0220 	mvn.w	r2, #32
 800d00a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	f000 fa5b 	bl	800d4c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d012:	bf00      	nop
 800d014:	3710      	adds	r7, #16
 800d016:	46bd      	mov	sp, r7
 800d018:	bd80      	pop	{r7, pc}

0800d01a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d01a:	b580      	push	{r7, lr}
 800d01c:	b084      	sub	sp, #16
 800d01e:	af00      	add	r7, sp, #0
 800d020:	6078      	str	r0, [r7, #4]
 800d022:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d024:	2300      	movs	r3, #0
 800d026:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d02e:	2b01      	cmp	r3, #1
 800d030:	d101      	bne.n	800d036 <HAL_TIM_ConfigClockSource+0x1c>
 800d032:	2302      	movs	r3, #2
 800d034:	e0b6      	b.n	800d1a4 <HAL_TIM_ConfigClockSource+0x18a>
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	2201      	movs	r2, #1
 800d03a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	2202      	movs	r2, #2
 800d042:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	689b      	ldr	r3, [r3, #8]
 800d04c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d04e:	68bb      	ldr	r3, [r7, #8]
 800d050:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800d054:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800d058:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d05a:	68bb      	ldr	r3, [r7, #8]
 800d05c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d060:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	68ba      	ldr	r2, [r7, #8]
 800d068:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d06a:	683b      	ldr	r3, [r7, #0]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d072:	d03e      	beq.n	800d0f2 <HAL_TIM_ConfigClockSource+0xd8>
 800d074:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d078:	f200 8087 	bhi.w	800d18a <HAL_TIM_ConfigClockSource+0x170>
 800d07c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d080:	f000 8086 	beq.w	800d190 <HAL_TIM_ConfigClockSource+0x176>
 800d084:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d088:	d87f      	bhi.n	800d18a <HAL_TIM_ConfigClockSource+0x170>
 800d08a:	2b70      	cmp	r3, #112	@ 0x70
 800d08c:	d01a      	beq.n	800d0c4 <HAL_TIM_ConfigClockSource+0xaa>
 800d08e:	2b70      	cmp	r3, #112	@ 0x70
 800d090:	d87b      	bhi.n	800d18a <HAL_TIM_ConfigClockSource+0x170>
 800d092:	2b60      	cmp	r3, #96	@ 0x60
 800d094:	d050      	beq.n	800d138 <HAL_TIM_ConfigClockSource+0x11e>
 800d096:	2b60      	cmp	r3, #96	@ 0x60
 800d098:	d877      	bhi.n	800d18a <HAL_TIM_ConfigClockSource+0x170>
 800d09a:	2b50      	cmp	r3, #80	@ 0x50
 800d09c:	d03c      	beq.n	800d118 <HAL_TIM_ConfigClockSource+0xfe>
 800d09e:	2b50      	cmp	r3, #80	@ 0x50
 800d0a0:	d873      	bhi.n	800d18a <HAL_TIM_ConfigClockSource+0x170>
 800d0a2:	2b40      	cmp	r3, #64	@ 0x40
 800d0a4:	d058      	beq.n	800d158 <HAL_TIM_ConfigClockSource+0x13e>
 800d0a6:	2b40      	cmp	r3, #64	@ 0x40
 800d0a8:	d86f      	bhi.n	800d18a <HAL_TIM_ConfigClockSource+0x170>
 800d0aa:	2b30      	cmp	r3, #48	@ 0x30
 800d0ac:	d064      	beq.n	800d178 <HAL_TIM_ConfigClockSource+0x15e>
 800d0ae:	2b30      	cmp	r3, #48	@ 0x30
 800d0b0:	d86b      	bhi.n	800d18a <HAL_TIM_ConfigClockSource+0x170>
 800d0b2:	2b20      	cmp	r3, #32
 800d0b4:	d060      	beq.n	800d178 <HAL_TIM_ConfigClockSource+0x15e>
 800d0b6:	2b20      	cmp	r3, #32
 800d0b8:	d867      	bhi.n	800d18a <HAL_TIM_ConfigClockSource+0x170>
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d05c      	beq.n	800d178 <HAL_TIM_ConfigClockSource+0x15e>
 800d0be:	2b10      	cmp	r3, #16
 800d0c0:	d05a      	beq.n	800d178 <HAL_TIM_ConfigClockSource+0x15e>
 800d0c2:	e062      	b.n	800d18a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d0d4:	f000 f978 	bl	800d3c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	689b      	ldr	r3, [r3, #8]
 800d0de:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d0e6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	68ba      	ldr	r2, [r7, #8]
 800d0ee:	609a      	str	r2, [r3, #8]
      break;
 800d0f0:	e04f      	b.n	800d192 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d102:	f000 f961 	bl	800d3c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	689a      	ldr	r2, [r3, #8]
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d114:	609a      	str	r2, [r3, #8]
      break;
 800d116:	e03c      	b.n	800d192 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d11c:	683b      	ldr	r3, [r7, #0]
 800d11e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d120:	683b      	ldr	r3, [r7, #0]
 800d122:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d124:	461a      	mov	r2, r3
 800d126:	f000 f8d3 	bl	800d2d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	2150      	movs	r1, #80	@ 0x50
 800d130:	4618      	mov	r0, r3
 800d132:	f000 f92c 	bl	800d38e <TIM_ITRx_SetConfig>
      break;
 800d136:	e02c      	b.n	800d192 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d13c:	683b      	ldr	r3, [r7, #0]
 800d13e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d144:	461a      	mov	r2, r3
 800d146:	f000 f8f2 	bl	800d32e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	2160      	movs	r1, #96	@ 0x60
 800d150:	4618      	mov	r0, r3
 800d152:	f000 f91c 	bl	800d38e <TIM_ITRx_SetConfig>
      break;
 800d156:	e01c      	b.n	800d192 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d164:	461a      	mov	r2, r3
 800d166:	f000 f8b3 	bl	800d2d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	2140      	movs	r1, #64	@ 0x40
 800d170:	4618      	mov	r0, r3
 800d172:	f000 f90c 	bl	800d38e <TIM_ITRx_SetConfig>
      break;
 800d176:	e00c      	b.n	800d192 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681a      	ldr	r2, [r3, #0]
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	4619      	mov	r1, r3
 800d182:	4610      	mov	r0, r2
 800d184:	f000 f903 	bl	800d38e <TIM_ITRx_SetConfig>
      break;
 800d188:	e003      	b.n	800d192 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800d18a:	2301      	movs	r3, #1
 800d18c:	73fb      	strb	r3, [r7, #15]
      break;
 800d18e:	e000      	b.n	800d192 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800d190:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	2201      	movs	r2, #1
 800d196:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	2200      	movs	r2, #0
 800d19e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d1a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	3710      	adds	r7, #16
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	bd80      	pop	{r7, pc}

0800d1ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d1ac:	b480      	push	{r7}
 800d1ae:	b083      	sub	sp, #12
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d1b4:	bf00      	nop
 800d1b6:	370c      	adds	r7, #12
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1be:	4770      	bx	lr

0800d1c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b083      	sub	sp, #12
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d1c8:	bf00      	nop
 800d1ca:	370c      	adds	r7, #12
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d2:	4770      	bx	lr

0800d1d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d1d4:	b480      	push	{r7}
 800d1d6:	b083      	sub	sp, #12
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d1dc:	bf00      	nop
 800d1de:	370c      	adds	r7, #12
 800d1e0:	46bd      	mov	sp, r7
 800d1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e6:	4770      	bx	lr

0800d1e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b083      	sub	sp, #12
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d1f0:	bf00      	nop
 800d1f2:	370c      	adds	r7, #12
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fa:	4770      	bx	lr

0800d1fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d1fc:	b480      	push	{r7}
 800d1fe:	b085      	sub	sp, #20
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
 800d204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	4a2d      	ldr	r2, [pc, #180]	@ (800d2c4 <TIM_Base_SetConfig+0xc8>)
 800d210:	4293      	cmp	r3, r2
 800d212:	d003      	beq.n	800d21c <TIM_Base_SetConfig+0x20>
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d21a:	d108      	bne.n	800d22e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d222:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	685b      	ldr	r3, [r3, #4]
 800d228:	68fa      	ldr	r2, [r7, #12]
 800d22a:	4313      	orrs	r3, r2
 800d22c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	4a24      	ldr	r2, [pc, #144]	@ (800d2c4 <TIM_Base_SetConfig+0xc8>)
 800d232:	4293      	cmp	r3, r2
 800d234:	d00b      	beq.n	800d24e <TIM_Base_SetConfig+0x52>
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d23c:	d007      	beq.n	800d24e <TIM_Base_SetConfig+0x52>
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	4a21      	ldr	r2, [pc, #132]	@ (800d2c8 <TIM_Base_SetConfig+0xcc>)
 800d242:	4293      	cmp	r3, r2
 800d244:	d003      	beq.n	800d24e <TIM_Base_SetConfig+0x52>
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	4a20      	ldr	r2, [pc, #128]	@ (800d2cc <TIM_Base_SetConfig+0xd0>)
 800d24a:	4293      	cmp	r3, r2
 800d24c:	d108      	bne.n	800d260 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d254:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	68db      	ldr	r3, [r3, #12]
 800d25a:	68fa      	ldr	r2, [r7, #12]
 800d25c:	4313      	orrs	r3, r2
 800d25e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	695b      	ldr	r3, [r3, #20]
 800d26a:	4313      	orrs	r3, r2
 800d26c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d26e:	683b      	ldr	r3, [r7, #0]
 800d270:	689a      	ldr	r2, [r3, #8]
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d276:	683b      	ldr	r3, [r7, #0]
 800d278:	681a      	ldr	r2, [r3, #0]
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	4a10      	ldr	r2, [pc, #64]	@ (800d2c4 <TIM_Base_SetConfig+0xc8>)
 800d282:	4293      	cmp	r3, r2
 800d284:	d007      	beq.n	800d296 <TIM_Base_SetConfig+0x9a>
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	4a0f      	ldr	r2, [pc, #60]	@ (800d2c8 <TIM_Base_SetConfig+0xcc>)
 800d28a:	4293      	cmp	r3, r2
 800d28c:	d003      	beq.n	800d296 <TIM_Base_SetConfig+0x9a>
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	4a0e      	ldr	r2, [pc, #56]	@ (800d2cc <TIM_Base_SetConfig+0xd0>)
 800d292:	4293      	cmp	r3, r2
 800d294:	d103      	bne.n	800d29e <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	691a      	ldr	r2, [r3, #16]
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	f043 0204 	orr.w	r2, r3, #4
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	2201      	movs	r2, #1
 800d2ae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	68fa      	ldr	r2, [r7, #12]
 800d2b4:	601a      	str	r2, [r3, #0]
}
 800d2b6:	bf00      	nop
 800d2b8:	3714      	adds	r7, #20
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c0:	4770      	bx	lr
 800d2c2:	bf00      	nop
 800d2c4:	40012c00 	.word	0x40012c00
 800d2c8:	40014400 	.word	0x40014400
 800d2cc:	40014800 	.word	0x40014800

0800d2d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d2d0:	b480      	push	{r7}
 800d2d2:	b087      	sub	sp, #28
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	60f8      	str	r0, [r7, #12]
 800d2d8:	60b9      	str	r1, [r7, #8]
 800d2da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	6a1b      	ldr	r3, [r3, #32]
 800d2e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	6a1b      	ldr	r3, [r3, #32]
 800d2e6:	f023 0201 	bic.w	r2, r3, #1
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	699b      	ldr	r3, [r3, #24]
 800d2f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d2fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	011b      	lsls	r3, r3, #4
 800d300:	693a      	ldr	r2, [r7, #16]
 800d302:	4313      	orrs	r3, r2
 800d304:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d306:	697b      	ldr	r3, [r7, #20]
 800d308:	f023 030a 	bic.w	r3, r3, #10
 800d30c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d30e:	697a      	ldr	r2, [r7, #20]
 800d310:	68bb      	ldr	r3, [r7, #8]
 800d312:	4313      	orrs	r3, r2
 800d314:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	693a      	ldr	r2, [r7, #16]
 800d31a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	697a      	ldr	r2, [r7, #20]
 800d320:	621a      	str	r2, [r3, #32]
}
 800d322:	bf00      	nop
 800d324:	371c      	adds	r7, #28
 800d326:	46bd      	mov	sp, r7
 800d328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32c:	4770      	bx	lr

0800d32e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d32e:	b480      	push	{r7}
 800d330:	b087      	sub	sp, #28
 800d332:	af00      	add	r7, sp, #0
 800d334:	60f8      	str	r0, [r7, #12]
 800d336:	60b9      	str	r1, [r7, #8]
 800d338:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	6a1b      	ldr	r3, [r3, #32]
 800d33e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	6a1b      	ldr	r3, [r3, #32]
 800d344:	f023 0210 	bic.w	r2, r3, #16
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	699b      	ldr	r3, [r3, #24]
 800d350:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d352:	693b      	ldr	r3, [r7, #16]
 800d354:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d358:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	031b      	lsls	r3, r3, #12
 800d35e:	693a      	ldr	r2, [r7, #16]
 800d360:	4313      	orrs	r3, r2
 800d362:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d364:	697b      	ldr	r3, [r7, #20]
 800d366:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d36a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d36c:	68bb      	ldr	r3, [r7, #8]
 800d36e:	011b      	lsls	r3, r3, #4
 800d370:	697a      	ldr	r2, [r7, #20]
 800d372:	4313      	orrs	r3, r2
 800d374:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	693a      	ldr	r2, [r7, #16]
 800d37a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	697a      	ldr	r2, [r7, #20]
 800d380:	621a      	str	r2, [r3, #32]
}
 800d382:	bf00      	nop
 800d384:	371c      	adds	r7, #28
 800d386:	46bd      	mov	sp, r7
 800d388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38c:	4770      	bx	lr

0800d38e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d38e:	b480      	push	{r7}
 800d390:	b085      	sub	sp, #20
 800d392:	af00      	add	r7, sp, #0
 800d394:	6078      	str	r0, [r7, #4]
 800d396:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	689b      	ldr	r3, [r3, #8]
 800d39c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d3a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d3aa:	683a      	ldr	r2, [r7, #0]
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	4313      	orrs	r3, r2
 800d3b0:	f043 0307 	orr.w	r3, r3, #7
 800d3b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	68fa      	ldr	r2, [r7, #12]
 800d3ba:	609a      	str	r2, [r3, #8]
}
 800d3bc:	bf00      	nop
 800d3be:	3714      	adds	r7, #20
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c6:	4770      	bx	lr

0800d3c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d3c8:	b480      	push	{r7}
 800d3ca:	b087      	sub	sp, #28
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	60f8      	str	r0, [r7, #12]
 800d3d0:	60b9      	str	r1, [r7, #8]
 800d3d2:	607a      	str	r2, [r7, #4]
 800d3d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	689b      	ldr	r3, [r3, #8]
 800d3da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d3dc:	697b      	ldr	r3, [r7, #20]
 800d3de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d3e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	021a      	lsls	r2, r3, #8
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	431a      	orrs	r2, r3
 800d3ec:	68bb      	ldr	r3, [r7, #8]
 800d3ee:	4313      	orrs	r3, r2
 800d3f0:	697a      	ldr	r2, [r7, #20]
 800d3f2:	4313      	orrs	r3, r2
 800d3f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	697a      	ldr	r2, [r7, #20]
 800d3fa:	609a      	str	r2, [r3, #8]
}
 800d3fc:	bf00      	nop
 800d3fe:	371c      	adds	r7, #28
 800d400:	46bd      	mov	sp, r7
 800d402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d406:	4770      	bx	lr

0800d408 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d408:	b480      	push	{r7}
 800d40a:	b085      	sub	sp, #20
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	6078      	str	r0, [r7, #4]
 800d410:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d418:	2b01      	cmp	r3, #1
 800d41a:	d101      	bne.n	800d420 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d41c:	2302      	movs	r3, #2
 800d41e:	e04a      	b.n	800d4b6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	2201      	movs	r2, #1
 800d424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	2202      	movs	r2, #2
 800d42c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	685b      	ldr	r3, [r3, #4]
 800d436:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	689b      	ldr	r3, [r3, #8]
 800d43e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	4a1f      	ldr	r2, [pc, #124]	@ (800d4c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800d446:	4293      	cmp	r3, r2
 800d448:	d108      	bne.n	800d45c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d450:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d452:	683b      	ldr	r3, [r7, #0]
 800d454:	685b      	ldr	r3, [r3, #4]
 800d456:	68fa      	ldr	r2, [r7, #12]
 800d458:	4313      	orrs	r3, r2
 800d45a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d462:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	68fa      	ldr	r2, [r7, #12]
 800d46a:	4313      	orrs	r3, r2
 800d46c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	68fa      	ldr	r2, [r7, #12]
 800d474:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	4a12      	ldr	r2, [pc, #72]	@ (800d4c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800d47c:	4293      	cmp	r3, r2
 800d47e:	d004      	beq.n	800d48a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d488:	d10c      	bne.n	800d4a4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d490:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d492:	683b      	ldr	r3, [r7, #0]
 800d494:	689b      	ldr	r3, [r3, #8]
 800d496:	68ba      	ldr	r2, [r7, #8]
 800d498:	4313      	orrs	r3, r2
 800d49a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	68ba      	ldr	r2, [r7, #8]
 800d4a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2201      	movs	r2, #1
 800d4a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d4b4:	2300      	movs	r3, #0
}
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	3714      	adds	r7, #20
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c0:	4770      	bx	lr
 800d4c2:	bf00      	nop
 800d4c4:	40012c00 	.word	0x40012c00

0800d4c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d4c8:	b480      	push	{r7}
 800d4ca:	b083      	sub	sp, #12
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d4d0:	bf00      	nop
 800d4d2:	370c      	adds	r7, #12
 800d4d4:	46bd      	mov	sp, r7
 800d4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4da:	4770      	bx	lr

0800d4dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d4dc:	b480      	push	{r7}
 800d4de:	b083      	sub	sp, #12
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d4e4:	bf00      	nop
 800d4e6:	370c      	adds	r7, #12
 800d4e8:	46bd      	mov	sp, r7
 800d4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ee:	4770      	bx	lr

0800d4f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d4f0:	b480      	push	{r7}
 800d4f2:	b083      	sub	sp, #12
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d4f8:	bf00      	nop
 800d4fa:	370c      	adds	r7, #12
 800d4fc:	46bd      	mov	sp, r7
 800d4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d502:	4770      	bx	lr

0800d504 <LL_RCC_GetUSARTClockSource>:
{
 800d504:	b480      	push	{r7}
 800d506:	b083      	sub	sp, #12
 800d508:	af00      	add	r7, sp, #0
 800d50a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800d50c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d510:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	4013      	ands	r3, r2
}
 800d518:	4618      	mov	r0, r3
 800d51a:	370c      	adds	r7, #12
 800d51c:	46bd      	mov	sp, r7
 800d51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d522:	4770      	bx	lr

0800d524 <LL_RCC_GetLPUARTClockSource>:
{
 800d524:	b480      	push	{r7}
 800d526:	b083      	sub	sp, #12
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800d52c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d530:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	4013      	ands	r3, r2
}
 800d538:	4618      	mov	r0, r3
 800d53a:	370c      	adds	r7, #12
 800d53c:	46bd      	mov	sp, r7
 800d53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d542:	4770      	bx	lr

0800d544 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b082      	sub	sp, #8
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d101      	bne.n	800d556 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d552:	2301      	movs	r3, #1
 800d554:	e042      	b.n	800d5dc <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d106      	bne.n	800d56e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	2200      	movs	r2, #0
 800d564:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d568:	6878      	ldr	r0, [r7, #4]
 800d56a:	f7f7 fe67 	bl	800523c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	2224      	movs	r2, #36	@ 0x24
 800d572:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	681a      	ldr	r2, [r3, #0]
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	f022 0201 	bic.w	r2, r2, #1
 800d584:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d002      	beq.n	800d594 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d58e:	6878      	ldr	r0, [r7, #4]
 800d590:	f000 fc5e 	bl	800de50 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d594:	6878      	ldr	r0, [r7, #4]
 800d596:	f000 fa33 	bl	800da00 <UART_SetConfig>
 800d59a:	4603      	mov	r3, r0
 800d59c:	2b01      	cmp	r3, #1
 800d59e:	d101      	bne.n	800d5a4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d5a0:	2301      	movs	r3, #1
 800d5a2:	e01b      	b.n	800d5dc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	685a      	ldr	r2, [r3, #4]
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d5b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	689a      	ldr	r2, [r3, #8]
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d5c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	681a      	ldr	r2, [r3, #0]
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	f042 0201 	orr.w	r2, r2, #1
 800d5d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d5d4:	6878      	ldr	r0, [r7, #4]
 800d5d6:	f000 fcdd 	bl	800df94 <UART_CheckIdleState>
 800d5da:	4603      	mov	r3, r0
}
 800d5dc:	4618      	mov	r0, r3
 800d5de:	3708      	adds	r7, #8
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	bd80      	pop	{r7, pc}

0800d5e4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	b08a      	sub	sp, #40	@ 0x28
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	60f8      	str	r0, [r7, #12]
 800d5ec:	60b9      	str	r1, [r7, #8]
 800d5ee:	4613      	mov	r3, r2
 800d5f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d5f8:	2b20      	cmp	r3, #32
 800d5fa:	d167      	bne.n	800d6cc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800d5fc:	68bb      	ldr	r3, [r7, #8]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d002      	beq.n	800d608 <HAL_UART_Transmit_DMA+0x24>
 800d602:	88fb      	ldrh	r3, [r7, #6]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d101      	bne.n	800d60c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800d608:	2301      	movs	r3, #1
 800d60a:	e060      	b.n	800d6ce <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	68ba      	ldr	r2, [r7, #8]
 800d610:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	88fa      	ldrh	r2, [r7, #6]
 800d616:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	88fa      	ldrh	r2, [r7, #6]
 800d61e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	2200      	movs	r2, #0
 800d626:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	2221      	movs	r2, #33	@ 0x21
 800d62e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d636:	2b00      	cmp	r3, #0
 800d638:	d028      	beq.n	800d68c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d63e:	4a26      	ldr	r2, [pc, #152]	@ (800d6d8 <HAL_UART_Transmit_DMA+0xf4>)
 800d640:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d646:	4a25      	ldr	r2, [pc, #148]	@ (800d6dc <HAL_UART_Transmit_DMA+0xf8>)
 800d648:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d64e:	4a24      	ldr	r2, [pc, #144]	@ (800d6e0 <HAL_UART_Transmit_DMA+0xfc>)
 800d650:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d656:	2200      	movs	r2, #0
 800d658:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d662:	4619      	mov	r1, r3
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	3328      	adds	r3, #40	@ 0x28
 800d66a:	461a      	mov	r2, r3
 800d66c:	88fb      	ldrh	r3, [r7, #6]
 800d66e:	f7f9 faa5 	bl	8006bbc <HAL_DMA_Start_IT>
 800d672:	4603      	mov	r3, r0
 800d674:	2b00      	cmp	r3, #0
 800d676:	d009      	beq.n	800d68c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	2210      	movs	r2, #16
 800d67c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	2220      	movs	r2, #32
 800d684:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800d688:	2301      	movs	r3, #1
 800d68a:	e020      	b.n	800d6ce <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	2240      	movs	r2, #64	@ 0x40
 800d692:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	3308      	adds	r3, #8
 800d69a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d69c:	697b      	ldr	r3, [r7, #20]
 800d69e:	e853 3f00 	ldrex	r3, [r3]
 800d6a2:	613b      	str	r3, [r7, #16]
   return(result);
 800d6a4:	693b      	ldr	r3, [r7, #16]
 800d6a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6aa:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	3308      	adds	r3, #8
 800d6b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6b4:	623a      	str	r2, [r7, #32]
 800d6b6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6b8:	69f9      	ldr	r1, [r7, #28]
 800d6ba:	6a3a      	ldr	r2, [r7, #32]
 800d6bc:	e841 2300 	strex	r3, r2, [r1]
 800d6c0:	61bb      	str	r3, [r7, #24]
   return(result);
 800d6c2:	69bb      	ldr	r3, [r7, #24]
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d1e5      	bne.n	800d694 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	e000      	b.n	800d6ce <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800d6cc:	2302      	movs	r3, #2
  }
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	3728      	adds	r7, #40	@ 0x28
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	bd80      	pop	{r7, pc}
 800d6d6:	bf00      	nop
 800d6d8:	0800e45f 	.word	0x0800e45f
 800d6dc:	0800e4f9 	.word	0x0800e4f9
 800d6e0:	0800e6e9 	.word	0x0800e6e9

0800d6e4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b08a      	sub	sp, #40	@ 0x28
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	60f8      	str	r0, [r7, #12]
 800d6ec:	60b9      	str	r1, [r7, #8]
 800d6ee:	4613      	mov	r3, r2
 800d6f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d6f8:	2b20      	cmp	r3, #32
 800d6fa:	d137      	bne.n	800d76c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d6fc:	68bb      	ldr	r3, [r7, #8]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d002      	beq.n	800d708 <HAL_UART_Receive_DMA+0x24>
 800d702:	88fb      	ldrh	r3, [r7, #6]
 800d704:	2b00      	cmp	r3, #0
 800d706:	d101      	bne.n	800d70c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800d708:	2301      	movs	r3, #1
 800d70a:	e030      	b.n	800d76e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	2200      	movs	r2, #0
 800d710:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	4a18      	ldr	r2, [pc, #96]	@ (800d778 <HAL_UART_Receive_DMA+0x94>)
 800d718:	4293      	cmp	r3, r2
 800d71a:	d01f      	beq.n	800d75c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	685b      	ldr	r3, [r3, #4]
 800d722:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d726:	2b00      	cmp	r3, #0
 800d728:	d018      	beq.n	800d75c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d730:	697b      	ldr	r3, [r7, #20]
 800d732:	e853 3f00 	ldrex	r3, [r3]
 800d736:	613b      	str	r3, [r7, #16]
   return(result);
 800d738:	693b      	ldr	r3, [r7, #16]
 800d73a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d73e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	461a      	mov	r2, r3
 800d746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d748:	623b      	str	r3, [r7, #32]
 800d74a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d74c:	69f9      	ldr	r1, [r7, #28]
 800d74e:	6a3a      	ldr	r2, [r7, #32]
 800d750:	e841 2300 	strex	r3, r2, [r1]
 800d754:	61bb      	str	r3, [r7, #24]
   return(result);
 800d756:	69bb      	ldr	r3, [r7, #24]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d1e6      	bne.n	800d72a <HAL_UART_Receive_DMA+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d75c:	88fb      	ldrh	r3, [r7, #6]
 800d75e:	461a      	mov	r2, r3
 800d760:	68b9      	ldr	r1, [r7, #8]
 800d762:	68f8      	ldr	r0, [r7, #12]
 800d764:	f000 fd2e 	bl	800e1c4 <UART_Start_Receive_DMA>
 800d768:	4603      	mov	r3, r0
 800d76a:	e000      	b.n	800d76e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d76c:	2302      	movs	r3, #2
  }
}
 800d76e:	4618      	mov	r0, r3
 800d770:	3728      	adds	r7, #40	@ 0x28
 800d772:	46bd      	mov	sp, r7
 800d774:	bd80      	pop	{r7, pc}
 800d776:	bf00      	nop
 800d778:	40008000 	.word	0x40008000

0800d77c <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800d77c:	b580      	push	{r7, lr}
 800d77e:	b0a0      	sub	sp, #128	@ 0x80
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d78a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d78c:	e853 3f00 	ldrex	r3, [r3]
 800d790:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800d792:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d794:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800d798:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	461a      	mov	r2, r3
 800d7a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d7a2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d7a4:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7a6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800d7a8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d7aa:	e841 2300 	strex	r3, r2, [r1]
 800d7ae:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d7b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d1e6      	bne.n	800d784 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	3308      	adds	r3, #8
 800d7bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7c0:	e853 3f00 	ldrex	r3, [r3]
 800d7c4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d7c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7c8:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 800d7cc:	f023 0301 	bic.w	r3, r3, #1
 800d7d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	3308      	adds	r3, #8
 800d7d8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800d7da:	657a      	str	r2, [r7, #84]	@ 0x54
 800d7dc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d7e0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d7e2:	e841 2300 	strex	r3, r2, [r1]
 800d7e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d7e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d1e3      	bne.n	800d7b6 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d7f2:	2b01      	cmp	r3, #1
 800d7f4:	d118      	bne.n	800d828 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7fe:	e853 3f00 	ldrex	r3, [r3]
 800d802:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d806:	f023 0310 	bic.w	r3, r3, #16
 800d80a:	677b      	str	r3, [r7, #116]	@ 0x74
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	461a      	mov	r2, r3
 800d812:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d814:	643b      	str	r3, [r7, #64]	@ 0x40
 800d816:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d818:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d81a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d81c:	e841 2300 	strex	r3, r2, [r1]
 800d820:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d824:	2b00      	cmp	r3, #0
 800d826:	d1e6      	bne.n	800d7f6 <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	689b      	ldr	r3, [r3, #8]
 800d82e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d832:	2b80      	cmp	r3, #128	@ 0x80
 800d834:	d137      	bne.n	800d8a6 <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	3308      	adds	r3, #8
 800d83c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d83e:	6a3b      	ldr	r3, [r7, #32]
 800d840:	e853 3f00 	ldrex	r3, [r3]
 800d844:	61fb      	str	r3, [r7, #28]
   return(result);
 800d846:	69fb      	ldr	r3, [r7, #28]
 800d848:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d84c:	673b      	str	r3, [r7, #112]	@ 0x70
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	3308      	adds	r3, #8
 800d854:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d856:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d858:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d85a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d85c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d85e:	e841 2300 	strex	r3, r2, [r1]
 800d862:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d866:	2b00      	cmp	r3, #0
 800d868:	d1e5      	bne.n	800d836 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d019      	beq.n	800d8a6 <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d876:	2200      	movs	r2, #0
 800d878:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d87e:	4618      	mov	r0, r3
 800d880:	f7f9 fa17 	bl	8006cb2 <HAL_DMA_Abort>
 800d884:	4603      	mov	r3, r0
 800d886:	2b00      	cmp	r3, #0
 800d888:	d00d      	beq.n	800d8a6 <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d88e:	4618      	mov	r0, r3
 800d890:	f7f9 fb1d 	bl	8006ece <HAL_DMA_GetError>
 800d894:	4603      	mov	r3, r0
 800d896:	2b20      	cmp	r3, #32
 800d898:	d105      	bne.n	800d8a6 <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	2210      	movs	r2, #16
 800d89e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800d8a2:	2303      	movs	r3, #3
 800d8a4:	e073      	b.n	800d98e <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	689b      	ldr	r3, [r3, #8]
 800d8ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8b0:	2b40      	cmp	r3, #64	@ 0x40
 800d8b2:	d13b      	bne.n	800d92c <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	3308      	adds	r3, #8
 800d8ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	e853 3f00 	ldrex	r3, [r3]
 800d8c2:	60bb      	str	r3, [r7, #8]
   return(result);
 800d8c4:	68bb      	ldr	r3, [r7, #8]
 800d8c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	3308      	adds	r3, #8
 800d8d2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d8d4:	61ba      	str	r2, [r7, #24]
 800d8d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8d8:	6979      	ldr	r1, [r7, #20]
 800d8da:	69ba      	ldr	r2, [r7, #24]
 800d8dc:	e841 2300 	strex	r3, r2, [r1]
 800d8e0:	613b      	str	r3, [r7, #16]
   return(result);
 800d8e2:	693b      	ldr	r3, [r7, #16]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d1e5      	bne.n	800d8b4 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d01c      	beq.n	800d92c <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d8f8:	2200      	movs	r2, #0
 800d8fa:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d902:	4618      	mov	r0, r3
 800d904:	f7f9 f9d5 	bl	8006cb2 <HAL_DMA_Abort>
 800d908:	4603      	mov	r3, r0
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d00e      	beq.n	800d92c <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d914:	4618      	mov	r0, r3
 800d916:	f7f9 fada 	bl	8006ece <HAL_DMA_GetError>
 800d91a:	4603      	mov	r3, r0
 800d91c:	2b20      	cmp	r3, #32
 800d91e:	d105      	bne.n	800d92c <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	2210      	movs	r2, #16
 800d924:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800d928:	2303      	movs	r3, #3
 800d92a:	e030      	b.n	800d98e <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2200      	movs	r2, #0
 800d930:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	2200      	movs	r2, #0
 800d938:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	220f      	movs	r2, #15
 800d942:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d948:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d94c:	d107      	bne.n	800d95e <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	699a      	ldr	r2, [r3, #24]
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	f042 0210 	orr.w	r2, r2, #16
 800d95c:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	699a      	ldr	r2, [r3, #24]
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	f042 0208 	orr.w	r2, r2, #8
 800d96c:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2220      	movs	r2, #32
 800d972:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	2220      	movs	r2, #32
 800d97a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	2200      	movs	r2, #0
 800d982:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	2200      	movs	r2, #0
 800d988:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800d98c:	2300      	movs	r3, #0
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3780      	adds	r7, #128	@ 0x80
 800d992:	46bd      	mov	sp, r7
 800d994:	bd80      	pop	{r7, pc}

0800d996 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d996:	b480      	push	{r7}
 800d998:	b083      	sub	sp, #12
 800d99a:	af00      	add	r7, sp, #0
 800d99c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d99e:	bf00      	nop
 800d9a0:	370c      	adds	r7, #12
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a8:	4770      	bx	lr

0800d9aa <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d9aa:	b480      	push	{r7}
 800d9ac:	b083      	sub	sp, #12
 800d9ae:	af00      	add	r7, sp, #0
 800d9b0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d9b2:	bf00      	nop
 800d9b4:	370c      	adds	r7, #12
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9bc:	4770      	bx	lr

0800d9be <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d9be:	b480      	push	{r7}
 800d9c0:	b083      	sub	sp, #12
 800d9c2:	af00      	add	r7, sp, #0
 800d9c4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800d9c6:	bf00      	nop
 800d9c8:	370c      	adds	r7, #12
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d0:	4770      	bx	lr

0800d9d2 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d9d2:	b480      	push	{r7}
 800d9d4:	b083      	sub	sp, #12
 800d9d6:	af00      	add	r7, sp, #0
 800d9d8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d9da:	bf00      	nop
 800d9dc:	370c      	adds	r7, #12
 800d9de:	46bd      	mov	sp, r7
 800d9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e4:	4770      	bx	lr

0800d9e6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d9e6:	b480      	push	{r7}
 800d9e8:	b083      	sub	sp, #12
 800d9ea:	af00      	add	r7, sp, #0
 800d9ec:	6078      	str	r0, [r7, #4]
 800d9ee:	460b      	mov	r3, r1
 800d9f0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d9f2:	bf00      	nop
 800d9f4:	370c      	adds	r7, #12
 800d9f6:	46bd      	mov	sp, r7
 800d9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fc:	4770      	bx	lr
	...

0800da00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800da00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800da04:	b08c      	sub	sp, #48	@ 0x30
 800da06:	af00      	add	r7, sp, #0
 800da08:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800da0a:	2300      	movs	r3, #0
 800da0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800da10:	697b      	ldr	r3, [r7, #20]
 800da12:	689a      	ldr	r2, [r3, #8]
 800da14:	697b      	ldr	r3, [r7, #20]
 800da16:	691b      	ldr	r3, [r3, #16]
 800da18:	431a      	orrs	r2, r3
 800da1a:	697b      	ldr	r3, [r7, #20]
 800da1c:	695b      	ldr	r3, [r3, #20]
 800da1e:	431a      	orrs	r2, r3
 800da20:	697b      	ldr	r3, [r7, #20]
 800da22:	69db      	ldr	r3, [r3, #28]
 800da24:	4313      	orrs	r3, r2
 800da26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800da28:	697b      	ldr	r3, [r7, #20]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	681a      	ldr	r2, [r3, #0]
 800da2e:	4baf      	ldr	r3, [pc, #700]	@ (800dcec <UART_SetConfig+0x2ec>)
 800da30:	4013      	ands	r3, r2
 800da32:	697a      	ldr	r2, [r7, #20]
 800da34:	6812      	ldr	r2, [r2, #0]
 800da36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800da38:	430b      	orrs	r3, r1
 800da3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800da3c:	697b      	ldr	r3, [r7, #20]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	685b      	ldr	r3, [r3, #4]
 800da42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800da46:	697b      	ldr	r3, [r7, #20]
 800da48:	68da      	ldr	r2, [r3, #12]
 800da4a:	697b      	ldr	r3, [r7, #20]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	430a      	orrs	r2, r1
 800da50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800da52:	697b      	ldr	r3, [r7, #20]
 800da54:	699b      	ldr	r3, [r3, #24]
 800da56:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800da58:	697b      	ldr	r3, [r7, #20]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	4aa4      	ldr	r2, [pc, #656]	@ (800dcf0 <UART_SetConfig+0x2f0>)
 800da5e:	4293      	cmp	r3, r2
 800da60:	d004      	beq.n	800da6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800da62:	697b      	ldr	r3, [r7, #20]
 800da64:	6a1b      	ldr	r3, [r3, #32]
 800da66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800da68:	4313      	orrs	r3, r2
 800da6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800da6c:	697b      	ldr	r3, [r7, #20]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	689b      	ldr	r3, [r3, #8]
 800da72:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800da76:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800da7a:	697a      	ldr	r2, [r7, #20]
 800da7c:	6812      	ldr	r2, [r2, #0]
 800da7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800da80:	430b      	orrs	r3, r1
 800da82:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800da84:	697b      	ldr	r3, [r7, #20]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da8a:	f023 010f 	bic.w	r1, r3, #15
 800da8e:	697b      	ldr	r3, [r7, #20]
 800da90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800da92:	697b      	ldr	r3, [r7, #20]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	430a      	orrs	r2, r1
 800da98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800da9a:	697b      	ldr	r3, [r7, #20]
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	4a95      	ldr	r2, [pc, #596]	@ (800dcf4 <UART_SetConfig+0x2f4>)
 800daa0:	4293      	cmp	r3, r2
 800daa2:	d125      	bne.n	800daf0 <UART_SetConfig+0xf0>
 800daa4:	2003      	movs	r0, #3
 800daa6:	f7ff fd2d 	bl	800d504 <LL_RCC_GetUSARTClockSource>
 800daaa:	4603      	mov	r3, r0
 800daac:	2b03      	cmp	r3, #3
 800daae:	d81b      	bhi.n	800dae8 <UART_SetConfig+0xe8>
 800dab0:	a201      	add	r2, pc, #4	@ (adr r2, 800dab8 <UART_SetConfig+0xb8>)
 800dab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dab6:	bf00      	nop
 800dab8:	0800dac9 	.word	0x0800dac9
 800dabc:	0800dad9 	.word	0x0800dad9
 800dac0:	0800dad1 	.word	0x0800dad1
 800dac4:	0800dae1 	.word	0x0800dae1
 800dac8:	2301      	movs	r3, #1
 800daca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dace:	e042      	b.n	800db56 <UART_SetConfig+0x156>
 800dad0:	2302      	movs	r3, #2
 800dad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dad6:	e03e      	b.n	800db56 <UART_SetConfig+0x156>
 800dad8:	2304      	movs	r3, #4
 800dada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dade:	e03a      	b.n	800db56 <UART_SetConfig+0x156>
 800dae0:	2308      	movs	r3, #8
 800dae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800dae6:	e036      	b.n	800db56 <UART_SetConfig+0x156>
 800dae8:	2310      	movs	r3, #16
 800daea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800daee:	e032      	b.n	800db56 <UART_SetConfig+0x156>
 800daf0:	697b      	ldr	r3, [r7, #20]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	4a7e      	ldr	r2, [pc, #504]	@ (800dcf0 <UART_SetConfig+0x2f0>)
 800daf6:	4293      	cmp	r3, r2
 800daf8:	d12a      	bne.n	800db50 <UART_SetConfig+0x150>
 800dafa:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800dafe:	f7ff fd11 	bl	800d524 <LL_RCC_GetLPUARTClockSource>
 800db02:	4603      	mov	r3, r0
 800db04:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800db08:	d01a      	beq.n	800db40 <UART_SetConfig+0x140>
 800db0a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800db0e:	d81b      	bhi.n	800db48 <UART_SetConfig+0x148>
 800db10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800db14:	d00c      	beq.n	800db30 <UART_SetConfig+0x130>
 800db16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800db1a:	d815      	bhi.n	800db48 <UART_SetConfig+0x148>
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d003      	beq.n	800db28 <UART_SetConfig+0x128>
 800db20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800db24:	d008      	beq.n	800db38 <UART_SetConfig+0x138>
 800db26:	e00f      	b.n	800db48 <UART_SetConfig+0x148>
 800db28:	2300      	movs	r3, #0
 800db2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db2e:	e012      	b.n	800db56 <UART_SetConfig+0x156>
 800db30:	2302      	movs	r3, #2
 800db32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db36:	e00e      	b.n	800db56 <UART_SetConfig+0x156>
 800db38:	2304      	movs	r3, #4
 800db3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db3e:	e00a      	b.n	800db56 <UART_SetConfig+0x156>
 800db40:	2308      	movs	r3, #8
 800db42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db46:	e006      	b.n	800db56 <UART_SetConfig+0x156>
 800db48:	2310      	movs	r3, #16
 800db4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800db4e:	e002      	b.n	800db56 <UART_SetConfig+0x156>
 800db50:	2310      	movs	r3, #16
 800db52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800db56:	697b      	ldr	r3, [r7, #20]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	4a65      	ldr	r2, [pc, #404]	@ (800dcf0 <UART_SetConfig+0x2f0>)
 800db5c:	4293      	cmp	r3, r2
 800db5e:	f040 8097 	bne.w	800dc90 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800db62:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800db66:	2b08      	cmp	r3, #8
 800db68:	d823      	bhi.n	800dbb2 <UART_SetConfig+0x1b2>
 800db6a:	a201      	add	r2, pc, #4	@ (adr r2, 800db70 <UART_SetConfig+0x170>)
 800db6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db70:	0800db95 	.word	0x0800db95
 800db74:	0800dbb3 	.word	0x0800dbb3
 800db78:	0800db9d 	.word	0x0800db9d
 800db7c:	0800dbb3 	.word	0x0800dbb3
 800db80:	0800dba3 	.word	0x0800dba3
 800db84:	0800dbb3 	.word	0x0800dbb3
 800db88:	0800dbb3 	.word	0x0800dbb3
 800db8c:	0800dbb3 	.word	0x0800dbb3
 800db90:	0800dbab 	.word	0x0800dbab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800db94:	f7fd f8a6 	bl	800ace4 <HAL_RCC_GetPCLK1Freq>
 800db98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800db9a:	e010      	b.n	800dbbe <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800db9c:	4b56      	ldr	r3, [pc, #344]	@ (800dcf8 <UART_SetConfig+0x2f8>)
 800db9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dba0:	e00d      	b.n	800dbbe <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dba2:	f7fd f81f 	bl	800abe4 <HAL_RCC_GetSysClockFreq>
 800dba6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dba8:	e009      	b.n	800dbbe <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dbaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dbae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dbb0:	e005      	b.n	800dbbe <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800dbb2:	2300      	movs	r3, #0
 800dbb4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800dbb6:	2301      	movs	r3, #1
 800dbb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800dbbc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800dbbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	f000 812b 	beq.w	800de1c <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800dbc6:	697b      	ldr	r3, [r7, #20]
 800dbc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbca:	4a4c      	ldr	r2, [pc, #304]	@ (800dcfc <UART_SetConfig+0x2fc>)
 800dbcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dbd0:	461a      	mov	r2, r3
 800dbd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbd4:	fbb3 f3f2 	udiv	r3, r3, r2
 800dbd8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dbda:	697b      	ldr	r3, [r7, #20]
 800dbdc:	685a      	ldr	r2, [r3, #4]
 800dbde:	4613      	mov	r3, r2
 800dbe0:	005b      	lsls	r3, r3, #1
 800dbe2:	4413      	add	r3, r2
 800dbe4:	69ba      	ldr	r2, [r7, #24]
 800dbe6:	429a      	cmp	r2, r3
 800dbe8:	d305      	bcc.n	800dbf6 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800dbea:	697b      	ldr	r3, [r7, #20]
 800dbec:	685b      	ldr	r3, [r3, #4]
 800dbee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dbf0:	69ba      	ldr	r2, [r7, #24]
 800dbf2:	429a      	cmp	r2, r3
 800dbf4:	d903      	bls.n	800dbfe <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800dbf6:	2301      	movs	r3, #1
 800dbf8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800dbfc:	e10e      	b.n	800de1c <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dbfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc00:	2200      	movs	r2, #0
 800dc02:	60bb      	str	r3, [r7, #8]
 800dc04:	60fa      	str	r2, [r7, #12]
 800dc06:	697b      	ldr	r3, [r7, #20]
 800dc08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc0a:	4a3c      	ldr	r2, [pc, #240]	@ (800dcfc <UART_SetConfig+0x2fc>)
 800dc0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dc10:	b29b      	uxth	r3, r3
 800dc12:	2200      	movs	r2, #0
 800dc14:	603b      	str	r3, [r7, #0]
 800dc16:	607a      	str	r2, [r7, #4]
 800dc18:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc1c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800dc20:	f7f3 f80a 	bl	8000c38 <__aeabi_uldivmod>
 800dc24:	4602      	mov	r2, r0
 800dc26:	460b      	mov	r3, r1
 800dc28:	4610      	mov	r0, r2
 800dc2a:	4619      	mov	r1, r3
 800dc2c:	f04f 0200 	mov.w	r2, #0
 800dc30:	f04f 0300 	mov.w	r3, #0
 800dc34:	020b      	lsls	r3, r1, #8
 800dc36:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800dc3a:	0202      	lsls	r2, r0, #8
 800dc3c:	6979      	ldr	r1, [r7, #20]
 800dc3e:	6849      	ldr	r1, [r1, #4]
 800dc40:	0849      	lsrs	r1, r1, #1
 800dc42:	2000      	movs	r0, #0
 800dc44:	460c      	mov	r4, r1
 800dc46:	4605      	mov	r5, r0
 800dc48:	eb12 0804 	adds.w	r8, r2, r4
 800dc4c:	eb43 0905 	adc.w	r9, r3, r5
 800dc50:	697b      	ldr	r3, [r7, #20]
 800dc52:	685b      	ldr	r3, [r3, #4]
 800dc54:	2200      	movs	r2, #0
 800dc56:	469a      	mov	sl, r3
 800dc58:	4693      	mov	fp, r2
 800dc5a:	4652      	mov	r2, sl
 800dc5c:	465b      	mov	r3, fp
 800dc5e:	4640      	mov	r0, r8
 800dc60:	4649      	mov	r1, r9
 800dc62:	f7f2 ffe9 	bl	8000c38 <__aeabi_uldivmod>
 800dc66:	4602      	mov	r2, r0
 800dc68:	460b      	mov	r3, r1
 800dc6a:	4613      	mov	r3, r2
 800dc6c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800dc6e:	6a3b      	ldr	r3, [r7, #32]
 800dc70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800dc74:	d308      	bcc.n	800dc88 <UART_SetConfig+0x288>
 800dc76:	6a3b      	ldr	r3, [r7, #32]
 800dc78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dc7c:	d204      	bcs.n	800dc88 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800dc7e:	697b      	ldr	r3, [r7, #20]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	6a3a      	ldr	r2, [r7, #32]
 800dc84:	60da      	str	r2, [r3, #12]
 800dc86:	e0c9      	b.n	800de1c <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800dc88:	2301      	movs	r3, #1
 800dc8a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800dc8e:	e0c5      	b.n	800de1c <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dc90:	697b      	ldr	r3, [r7, #20]
 800dc92:	69db      	ldr	r3, [r3, #28]
 800dc94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dc98:	d16d      	bne.n	800dd76 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800dc9a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dc9e:	3b01      	subs	r3, #1
 800dca0:	2b07      	cmp	r3, #7
 800dca2:	d82d      	bhi.n	800dd00 <UART_SetConfig+0x300>
 800dca4:	a201      	add	r2, pc, #4	@ (adr r2, 800dcac <UART_SetConfig+0x2ac>)
 800dca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcaa:	bf00      	nop
 800dcac:	0800dccd 	.word	0x0800dccd
 800dcb0:	0800dcd5 	.word	0x0800dcd5
 800dcb4:	0800dd01 	.word	0x0800dd01
 800dcb8:	0800dcdb 	.word	0x0800dcdb
 800dcbc:	0800dd01 	.word	0x0800dd01
 800dcc0:	0800dd01 	.word	0x0800dd01
 800dcc4:	0800dd01 	.word	0x0800dd01
 800dcc8:	0800dce3 	.word	0x0800dce3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dccc:	f7fd f820 	bl	800ad10 <HAL_RCC_GetPCLK2Freq>
 800dcd0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dcd2:	e01b      	b.n	800dd0c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dcd4:	4b08      	ldr	r3, [pc, #32]	@ (800dcf8 <UART_SetConfig+0x2f8>)
 800dcd6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dcd8:	e018      	b.n	800dd0c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dcda:	f7fc ff83 	bl	800abe4 <HAL_RCC_GetSysClockFreq>
 800dcde:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dce0:	e014      	b.n	800dd0c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dce2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dce6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dce8:	e010      	b.n	800dd0c <UART_SetConfig+0x30c>
 800dcea:	bf00      	nop
 800dcec:	cfff69f3 	.word	0xcfff69f3
 800dcf0:	40008000 	.word	0x40008000
 800dcf4:	40013800 	.word	0x40013800
 800dcf8:	00f42400 	.word	0x00f42400
 800dcfc:	080207d4 	.word	0x080207d4
      default:
        pclk = 0U;
 800dd00:	2300      	movs	r3, #0
 800dd02:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800dd04:	2301      	movs	r3, #1
 800dd06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800dd0a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800dd0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	f000 8084 	beq.w	800de1c <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dd14:	697b      	ldr	r3, [r7, #20]
 800dd16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd18:	4a4b      	ldr	r2, [pc, #300]	@ (800de48 <UART_SetConfig+0x448>)
 800dd1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dd1e:	461a      	mov	r2, r3
 800dd20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd22:	fbb3 f3f2 	udiv	r3, r3, r2
 800dd26:	005a      	lsls	r2, r3, #1
 800dd28:	697b      	ldr	r3, [r7, #20]
 800dd2a:	685b      	ldr	r3, [r3, #4]
 800dd2c:	085b      	lsrs	r3, r3, #1
 800dd2e:	441a      	add	r2, r3
 800dd30:	697b      	ldr	r3, [r7, #20]
 800dd32:	685b      	ldr	r3, [r3, #4]
 800dd34:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd38:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dd3a:	6a3b      	ldr	r3, [r7, #32]
 800dd3c:	2b0f      	cmp	r3, #15
 800dd3e:	d916      	bls.n	800dd6e <UART_SetConfig+0x36e>
 800dd40:	6a3b      	ldr	r3, [r7, #32]
 800dd42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dd46:	d212      	bcs.n	800dd6e <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800dd48:	6a3b      	ldr	r3, [r7, #32]
 800dd4a:	b29b      	uxth	r3, r3
 800dd4c:	f023 030f 	bic.w	r3, r3, #15
 800dd50:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800dd52:	6a3b      	ldr	r3, [r7, #32]
 800dd54:	085b      	lsrs	r3, r3, #1
 800dd56:	b29b      	uxth	r3, r3
 800dd58:	f003 0307 	and.w	r3, r3, #7
 800dd5c:	b29a      	uxth	r2, r3
 800dd5e:	8bfb      	ldrh	r3, [r7, #30]
 800dd60:	4313      	orrs	r3, r2
 800dd62:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800dd64:	697b      	ldr	r3, [r7, #20]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	8bfa      	ldrh	r2, [r7, #30]
 800dd6a:	60da      	str	r2, [r3, #12]
 800dd6c:	e056      	b.n	800de1c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800dd6e:	2301      	movs	r3, #1
 800dd70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800dd74:	e052      	b.n	800de1c <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800dd76:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dd7a:	3b01      	subs	r3, #1
 800dd7c:	2b07      	cmp	r3, #7
 800dd7e:	d822      	bhi.n	800ddc6 <UART_SetConfig+0x3c6>
 800dd80:	a201      	add	r2, pc, #4	@ (adr r2, 800dd88 <UART_SetConfig+0x388>)
 800dd82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd86:	bf00      	nop
 800dd88:	0800dda9 	.word	0x0800dda9
 800dd8c:	0800ddb1 	.word	0x0800ddb1
 800dd90:	0800ddc7 	.word	0x0800ddc7
 800dd94:	0800ddb7 	.word	0x0800ddb7
 800dd98:	0800ddc7 	.word	0x0800ddc7
 800dd9c:	0800ddc7 	.word	0x0800ddc7
 800dda0:	0800ddc7 	.word	0x0800ddc7
 800dda4:	0800ddbf 	.word	0x0800ddbf
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dda8:	f7fc ffb2 	bl	800ad10 <HAL_RCC_GetPCLK2Freq>
 800ddac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ddae:	e010      	b.n	800ddd2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ddb0:	4b26      	ldr	r3, [pc, #152]	@ (800de4c <UART_SetConfig+0x44c>)
 800ddb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ddb4:	e00d      	b.n	800ddd2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ddb6:	f7fc ff15 	bl	800abe4 <HAL_RCC_GetSysClockFreq>
 800ddba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ddbc:	e009      	b.n	800ddd2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ddbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ddc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ddc4:	e005      	b.n	800ddd2 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800ddc6:	2300      	movs	r3, #0
 800ddc8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ddca:	2301      	movs	r3, #1
 800ddcc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ddd0:	bf00      	nop
    }

    if (pclk != 0U)
 800ddd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d021      	beq.n	800de1c <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ddd8:	697b      	ldr	r3, [r7, #20]
 800ddda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dddc:	4a1a      	ldr	r2, [pc, #104]	@ (800de48 <UART_SetConfig+0x448>)
 800ddde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dde2:	461a      	mov	r2, r3
 800dde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dde6:	fbb3 f2f2 	udiv	r2, r3, r2
 800ddea:	697b      	ldr	r3, [r7, #20]
 800ddec:	685b      	ldr	r3, [r3, #4]
 800ddee:	085b      	lsrs	r3, r3, #1
 800ddf0:	441a      	add	r2, r3
 800ddf2:	697b      	ldr	r3, [r7, #20]
 800ddf4:	685b      	ldr	r3, [r3, #4]
 800ddf6:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddfa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ddfc:	6a3b      	ldr	r3, [r7, #32]
 800ddfe:	2b0f      	cmp	r3, #15
 800de00:	d909      	bls.n	800de16 <UART_SetConfig+0x416>
 800de02:	6a3b      	ldr	r3, [r7, #32]
 800de04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800de08:	d205      	bcs.n	800de16 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800de0a:	6a3b      	ldr	r3, [r7, #32]
 800de0c:	b29a      	uxth	r2, r3
 800de0e:	697b      	ldr	r3, [r7, #20]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	60da      	str	r2, [r3, #12]
 800de14:	e002      	b.n	800de1c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800de16:	2301      	movs	r3, #1
 800de18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800de1c:	697b      	ldr	r3, [r7, #20]
 800de1e:	2201      	movs	r2, #1
 800de20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800de24:	697b      	ldr	r3, [r7, #20]
 800de26:	2201      	movs	r2, #1
 800de28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800de2c:	697b      	ldr	r3, [r7, #20]
 800de2e:	2200      	movs	r2, #0
 800de30:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800de32:	697b      	ldr	r3, [r7, #20]
 800de34:	2200      	movs	r2, #0
 800de36:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800de38:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800de3c:	4618      	mov	r0, r3
 800de3e:	3730      	adds	r7, #48	@ 0x30
 800de40:	46bd      	mov	sp, r7
 800de42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800de46:	bf00      	nop
 800de48:	080207d4 	.word	0x080207d4
 800de4c:	00f42400 	.word	0x00f42400

0800de50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800de50:	b480      	push	{r7}
 800de52:	b083      	sub	sp, #12
 800de54:	af00      	add	r7, sp, #0
 800de56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de5c:	f003 0308 	and.w	r3, r3, #8
 800de60:	2b00      	cmp	r3, #0
 800de62:	d00a      	beq.n	800de7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	685b      	ldr	r3, [r3, #4]
 800de6a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	430a      	orrs	r2, r1
 800de78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de7e:	f003 0301 	and.w	r3, r3, #1
 800de82:	2b00      	cmp	r3, #0
 800de84:	d00a      	beq.n	800de9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	685b      	ldr	r3, [r3, #4]
 800de8c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	430a      	orrs	r2, r1
 800de9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dea0:	f003 0302 	and.w	r3, r3, #2
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d00a      	beq.n	800debe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	430a      	orrs	r2, r1
 800debc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dec2:	f003 0304 	and.w	r3, r3, #4
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d00a      	beq.n	800dee0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	685b      	ldr	r3, [r3, #4]
 800ded0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	430a      	orrs	r2, r1
 800dede:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dee4:	f003 0310 	and.w	r3, r3, #16
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d00a      	beq.n	800df02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	689b      	ldr	r3, [r3, #8]
 800def2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	430a      	orrs	r2, r1
 800df00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df06:	f003 0320 	and.w	r3, r3, #32
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d00a      	beq.n	800df24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	689b      	ldr	r3, [r3, #8]
 800df14:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	430a      	orrs	r2, r1
 800df22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d01a      	beq.n	800df66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	685b      	ldr	r3, [r3, #4]
 800df36:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	430a      	orrs	r2, r1
 800df44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800df4e:	d10a      	bne.n	800df66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	685b      	ldr	r3, [r3, #4]
 800df56:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	430a      	orrs	r2, r1
 800df64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d00a      	beq.n	800df88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	685b      	ldr	r3, [r3, #4]
 800df78:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	430a      	orrs	r2, r1
 800df86:	605a      	str	r2, [r3, #4]
  }
}
 800df88:	bf00      	nop
 800df8a:	370c      	adds	r7, #12
 800df8c:	46bd      	mov	sp, r7
 800df8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df92:	4770      	bx	lr

0800df94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800df94:	b580      	push	{r7, lr}
 800df96:	b098      	sub	sp, #96	@ 0x60
 800df98:	af02      	add	r7, sp, #8
 800df9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	2200      	movs	r2, #0
 800dfa0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800dfa4:	f7f7 fbc6 	bl	8005734 <HAL_GetTick>
 800dfa8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	f003 0308 	and.w	r3, r3, #8
 800dfb4:	2b08      	cmp	r3, #8
 800dfb6:	d12f      	bne.n	800e018 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dfb8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800dfbc:	9300      	str	r3, [sp, #0]
 800dfbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dfc0:	2200      	movs	r2, #0
 800dfc2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800dfc6:	6878      	ldr	r0, [r7, #4]
 800dfc8:	f000 f88e 	bl	800e0e8 <UART_WaitOnFlagUntilTimeout>
 800dfcc:	4603      	mov	r3, r0
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d022      	beq.n	800e018 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfda:	e853 3f00 	ldrex	r3, [r3]
 800dfde:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dfe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfe2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dfe6:	653b      	str	r3, [r7, #80]	@ 0x50
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	461a      	mov	r2, r3
 800dfee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dff0:	647b      	str	r3, [r7, #68]	@ 0x44
 800dff2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dff4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dff6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dff8:	e841 2300 	strex	r3, r2, [r1]
 800dffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dffe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e000:	2b00      	cmp	r3, #0
 800e002:	d1e6      	bne.n	800dfd2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	2220      	movs	r2, #32
 800e008:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	2200      	movs	r2, #0
 800e010:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e014:	2303      	movs	r3, #3
 800e016:	e063      	b.n	800e0e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	f003 0304 	and.w	r3, r3, #4
 800e022:	2b04      	cmp	r3, #4
 800e024:	d149      	bne.n	800e0ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e026:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e02a:	9300      	str	r3, [sp, #0]
 800e02c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e02e:	2200      	movs	r2, #0
 800e030:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e034:	6878      	ldr	r0, [r7, #4]
 800e036:	f000 f857 	bl	800e0e8 <UART_WaitOnFlagUntilTimeout>
 800e03a:	4603      	mov	r3, r0
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d03c      	beq.n	800e0ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e048:	e853 3f00 	ldrex	r3, [r3]
 800e04c:	623b      	str	r3, [r7, #32]
   return(result);
 800e04e:	6a3b      	ldr	r3, [r7, #32]
 800e050:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e054:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	461a      	mov	r2, r3
 800e05c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e05e:	633b      	str	r3, [r7, #48]	@ 0x30
 800e060:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e062:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e064:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e066:	e841 2300 	strex	r3, r2, [r1]
 800e06a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e06c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d1e6      	bne.n	800e040 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	3308      	adds	r3, #8
 800e078:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e07a:	693b      	ldr	r3, [r7, #16]
 800e07c:	e853 3f00 	ldrex	r3, [r3]
 800e080:	60fb      	str	r3, [r7, #12]
   return(result);
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	f023 0301 	bic.w	r3, r3, #1
 800e088:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	3308      	adds	r3, #8
 800e090:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e092:	61fa      	str	r2, [r7, #28]
 800e094:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e096:	69b9      	ldr	r1, [r7, #24]
 800e098:	69fa      	ldr	r2, [r7, #28]
 800e09a:	e841 2300 	strex	r3, r2, [r1]
 800e09e:	617b      	str	r3, [r7, #20]
   return(result);
 800e0a0:	697b      	ldr	r3, [r7, #20]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d1e5      	bne.n	800e072 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	2220      	movs	r2, #32
 800e0aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	2200      	movs	r2, #0
 800e0b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e0b6:	2303      	movs	r3, #3
 800e0b8:	e012      	b.n	800e0e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	2220      	movs	r2, #32
 800e0be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	2220      	movs	r2, #32
 800e0c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	2200      	movs	r2, #0
 800e0da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e0de:	2300      	movs	r3, #0
}
 800e0e0:	4618      	mov	r0, r3
 800e0e2:	3758      	adds	r7, #88	@ 0x58
 800e0e4:	46bd      	mov	sp, r7
 800e0e6:	bd80      	pop	{r7, pc}

0800e0e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e0e8:	b580      	push	{r7, lr}
 800e0ea:	b084      	sub	sp, #16
 800e0ec:	af00      	add	r7, sp, #0
 800e0ee:	60f8      	str	r0, [r7, #12]
 800e0f0:	60b9      	str	r1, [r7, #8]
 800e0f2:	603b      	str	r3, [r7, #0]
 800e0f4:	4613      	mov	r3, r2
 800e0f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e0f8:	e04f      	b.n	800e19a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e0fa:	69bb      	ldr	r3, [r7, #24]
 800e0fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e100:	d04b      	beq.n	800e19a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e102:	f7f7 fb17 	bl	8005734 <HAL_GetTick>
 800e106:	4602      	mov	r2, r0
 800e108:	683b      	ldr	r3, [r7, #0]
 800e10a:	1ad3      	subs	r3, r2, r3
 800e10c:	69ba      	ldr	r2, [r7, #24]
 800e10e:	429a      	cmp	r2, r3
 800e110:	d302      	bcc.n	800e118 <UART_WaitOnFlagUntilTimeout+0x30>
 800e112:	69bb      	ldr	r3, [r7, #24]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d101      	bne.n	800e11c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e118:	2303      	movs	r3, #3
 800e11a:	e04e      	b.n	800e1ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	f003 0304 	and.w	r3, r3, #4
 800e126:	2b00      	cmp	r3, #0
 800e128:	d037      	beq.n	800e19a <UART_WaitOnFlagUntilTimeout+0xb2>
 800e12a:	68bb      	ldr	r3, [r7, #8]
 800e12c:	2b80      	cmp	r3, #128	@ 0x80
 800e12e:	d034      	beq.n	800e19a <UART_WaitOnFlagUntilTimeout+0xb2>
 800e130:	68bb      	ldr	r3, [r7, #8]
 800e132:	2b40      	cmp	r3, #64	@ 0x40
 800e134:	d031      	beq.n	800e19a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	69db      	ldr	r3, [r3, #28]
 800e13c:	f003 0308 	and.w	r3, r3, #8
 800e140:	2b08      	cmp	r3, #8
 800e142:	d110      	bne.n	800e166 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	2208      	movs	r2, #8
 800e14a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e14c:	68f8      	ldr	r0, [r7, #12]
 800e14e:	f000 f920 	bl	800e392 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	2208      	movs	r2, #8
 800e156:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	2200      	movs	r2, #0
 800e15e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e162:	2301      	movs	r3, #1
 800e164:	e029      	b.n	800e1ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	69db      	ldr	r3, [r3, #28]
 800e16c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e170:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e174:	d111      	bne.n	800e19a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e17e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e180:	68f8      	ldr	r0, [r7, #12]
 800e182:	f000 f906 	bl	800e392 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	2220      	movs	r2, #32
 800e18a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	2200      	movs	r2, #0
 800e192:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e196:	2303      	movs	r3, #3
 800e198:	e00f      	b.n	800e1ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	69da      	ldr	r2, [r3, #28]
 800e1a0:	68bb      	ldr	r3, [r7, #8]
 800e1a2:	4013      	ands	r3, r2
 800e1a4:	68ba      	ldr	r2, [r7, #8]
 800e1a6:	429a      	cmp	r2, r3
 800e1a8:	bf0c      	ite	eq
 800e1aa:	2301      	moveq	r3, #1
 800e1ac:	2300      	movne	r3, #0
 800e1ae:	b2db      	uxtb	r3, r3
 800e1b0:	461a      	mov	r2, r3
 800e1b2:	79fb      	ldrb	r3, [r7, #7]
 800e1b4:	429a      	cmp	r2, r3
 800e1b6:	d0a0      	beq.n	800e0fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e1b8:	2300      	movs	r3, #0
}
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	3710      	adds	r7, #16
 800e1be:	46bd      	mov	sp, r7
 800e1c0:	bd80      	pop	{r7, pc}
	...

0800e1c4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b096      	sub	sp, #88	@ 0x58
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	60f8      	str	r0, [r7, #12]
 800e1cc:	60b9      	str	r1, [r7, #8]
 800e1ce:	4613      	mov	r3, r2
 800e1d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	68ba      	ldr	r2, [r7, #8]
 800e1d6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	88fa      	ldrh	r2, [r7, #6]
 800e1dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	2222      	movs	r2, #34	@ 0x22
 800e1ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d02d      	beq.n	800e256 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e200:	4a40      	ldr	r2, [pc, #256]	@ (800e304 <UART_Start_Receive_DMA+0x140>)
 800e202:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e20a:	4a3f      	ldr	r2, [pc, #252]	@ (800e308 <UART_Start_Receive_DMA+0x144>)
 800e20c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e214:	4a3d      	ldr	r2, [pc, #244]	@ (800e30c <UART_Start_Receive_DMA+0x148>)
 800e216:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e21e:	2200      	movs	r2, #0
 800e220:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	3324      	adds	r3, #36	@ 0x24
 800e22e:	4619      	mov	r1, r3
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e234:	461a      	mov	r2, r3
 800e236:	88fb      	ldrh	r3, [r7, #6]
 800e238:	f7f8 fcc0 	bl	8006bbc <HAL_DMA_Start_IT>
 800e23c:	4603      	mov	r3, r0
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d009      	beq.n	800e256 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	2210      	movs	r2, #16
 800e246:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	2220      	movs	r2, #32
 800e24e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800e252:	2301      	movs	r3, #1
 800e254:	e051      	b.n	800e2fa <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	691b      	ldr	r3, [r3, #16]
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d018      	beq.n	800e290 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e266:	e853 3f00 	ldrex	r3, [r3]
 800e26a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e26c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e26e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e272:	657b      	str	r3, [r7, #84]	@ 0x54
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	461a      	mov	r2, r3
 800e27a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e27c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e27e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e280:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e282:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e284:	e841 2300 	strex	r3, r2, [r1]
 800e288:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e28a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d1e6      	bne.n	800e25e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	3308      	adds	r3, #8
 800e296:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e29a:	e853 3f00 	ldrex	r3, [r3]
 800e29e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e2a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2a2:	f043 0301 	orr.w	r3, r3, #1
 800e2a6:	653b      	str	r3, [r7, #80]	@ 0x50
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	3308      	adds	r3, #8
 800e2ae:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e2b0:	637a      	str	r2, [r7, #52]	@ 0x34
 800e2b2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2b4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e2b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e2b8:	e841 2300 	strex	r3, r2, [r1]
 800e2bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e2be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d1e5      	bne.n	800e290 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	3308      	adds	r3, #8
 800e2ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2cc:	697b      	ldr	r3, [r7, #20]
 800e2ce:	e853 3f00 	ldrex	r3, [r3]
 800e2d2:	613b      	str	r3, [r7, #16]
   return(result);
 800e2d4:	693b      	ldr	r3, [r7, #16]
 800e2d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e2da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	3308      	adds	r3, #8
 800e2e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e2e4:	623a      	str	r2, [r7, #32]
 800e2e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2e8:	69f9      	ldr	r1, [r7, #28]
 800e2ea:	6a3a      	ldr	r2, [r7, #32]
 800e2ec:	e841 2300 	strex	r3, r2, [r1]
 800e2f0:	61bb      	str	r3, [r7, #24]
   return(result);
 800e2f2:	69bb      	ldr	r3, [r7, #24]
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d1e5      	bne.n	800e2c4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800e2f8:	2300      	movs	r3, #0
}
 800e2fa:	4618      	mov	r0, r3
 800e2fc:	3758      	adds	r7, #88	@ 0x58
 800e2fe:	46bd      	mov	sp, r7
 800e300:	bd80      	pop	{r7, pc}
 800e302:	bf00      	nop
 800e304:	0800e515 	.word	0x0800e515
 800e308:	0800e677 	.word	0x0800e677
 800e30c:	0800e6e9 	.word	0x0800e6e9

0800e310 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e310:	b480      	push	{r7}
 800e312:	b08f      	sub	sp, #60	@ 0x3c
 800e314:	af00      	add	r7, sp, #0
 800e316:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e31e:	6a3b      	ldr	r3, [r7, #32]
 800e320:	e853 3f00 	ldrex	r3, [r3]
 800e324:	61fb      	str	r3, [r7, #28]
   return(result);
 800e326:	69fb      	ldr	r3, [r7, #28]
 800e328:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800e32c:	637b      	str	r3, [r7, #52]	@ 0x34
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	461a      	mov	r2, r3
 800e334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e336:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e338:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e33a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e33c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e33e:	e841 2300 	strex	r3, r2, [r1]
 800e342:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e346:	2b00      	cmp	r3, #0
 800e348:	d1e6      	bne.n	800e318 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	3308      	adds	r3, #8
 800e350:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	e853 3f00 	ldrex	r3, [r3]
 800e358:	60bb      	str	r3, [r7, #8]
   return(result);
 800e35a:	68bb      	ldr	r3, [r7, #8]
 800e35c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e360:	633b      	str	r3, [r7, #48]	@ 0x30
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	3308      	adds	r3, #8
 800e368:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e36a:	61ba      	str	r2, [r7, #24]
 800e36c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e36e:	6979      	ldr	r1, [r7, #20]
 800e370:	69ba      	ldr	r2, [r7, #24]
 800e372:	e841 2300 	strex	r3, r2, [r1]
 800e376:	613b      	str	r3, [r7, #16]
   return(result);
 800e378:	693b      	ldr	r3, [r7, #16]
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d1e5      	bne.n	800e34a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	2220      	movs	r2, #32
 800e382:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800e386:	bf00      	nop
 800e388:	373c      	adds	r7, #60	@ 0x3c
 800e38a:	46bd      	mov	sp, r7
 800e38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e390:	4770      	bx	lr

0800e392 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e392:	b480      	push	{r7}
 800e394:	b095      	sub	sp, #84	@ 0x54
 800e396:	af00      	add	r7, sp, #0
 800e398:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3a2:	e853 3f00 	ldrex	r3, [r3]
 800e3a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e3a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e3ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	461a      	mov	r2, r3
 800e3b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e3b8:	643b      	str	r3, [r7, #64]	@ 0x40
 800e3ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e3be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e3c0:	e841 2300 	strex	r3, r2, [r1]
 800e3c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e3c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d1e6      	bne.n	800e39a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	3308      	adds	r3, #8
 800e3d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3d4:	6a3b      	ldr	r3, [r7, #32]
 800e3d6:	e853 3f00 	ldrex	r3, [r3]
 800e3da:	61fb      	str	r3, [r7, #28]
   return(result);
 800e3dc:	69fb      	ldr	r3, [r7, #28]
 800e3de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e3e2:	f023 0301 	bic.w	r3, r3, #1
 800e3e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	3308      	adds	r3, #8
 800e3ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e3f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e3f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e3f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e3f8:	e841 2300 	strex	r3, r2, [r1]
 800e3fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e3fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e400:	2b00      	cmp	r3, #0
 800e402:	d1e3      	bne.n	800e3cc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e408:	2b01      	cmp	r3, #1
 800e40a:	d118      	bne.n	800e43e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	e853 3f00 	ldrex	r3, [r3]
 800e418:	60bb      	str	r3, [r7, #8]
   return(result);
 800e41a:	68bb      	ldr	r3, [r7, #8]
 800e41c:	f023 0310 	bic.w	r3, r3, #16
 800e420:	647b      	str	r3, [r7, #68]	@ 0x44
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	461a      	mov	r2, r3
 800e428:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e42a:	61bb      	str	r3, [r7, #24]
 800e42c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e42e:	6979      	ldr	r1, [r7, #20]
 800e430:	69ba      	ldr	r2, [r7, #24]
 800e432:	e841 2300 	strex	r3, r2, [r1]
 800e436:	613b      	str	r3, [r7, #16]
   return(result);
 800e438:	693b      	ldr	r3, [r7, #16]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d1e6      	bne.n	800e40c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	2220      	movs	r2, #32
 800e442:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	2200      	movs	r2, #0
 800e44a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	2200      	movs	r2, #0
 800e450:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e452:	bf00      	nop
 800e454:	3754      	adds	r7, #84	@ 0x54
 800e456:	46bd      	mov	sp, r7
 800e458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e45c:	4770      	bx	lr

0800e45e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e45e:	b580      	push	{r7, lr}
 800e460:	b090      	sub	sp, #64	@ 0x40
 800e462:	af00      	add	r7, sp, #0
 800e464:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e46a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	f003 0320 	and.w	r3, r3, #32
 800e476:	2b00      	cmp	r3, #0
 800e478:	d137      	bne.n	800e4ea <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800e47a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e47c:	2200      	movs	r2, #0
 800e47e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	3308      	adds	r3, #8
 800e488:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e48c:	e853 3f00 	ldrex	r3, [r3]
 800e490:	623b      	str	r3, [r7, #32]
   return(result);
 800e492:	6a3b      	ldr	r3, [r7, #32]
 800e494:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e498:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e49a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	3308      	adds	r3, #8
 800e4a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e4a2:	633a      	str	r2, [r7, #48]	@ 0x30
 800e4a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e4a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4aa:	e841 2300 	strex	r3, r2, [r1]
 800e4ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e4b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d1e5      	bne.n	800e482 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e4b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4bc:	693b      	ldr	r3, [r7, #16]
 800e4be:	e853 3f00 	ldrex	r3, [r3]
 800e4c2:	60fb      	str	r3, [r7, #12]
   return(result);
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e4ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800e4cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	461a      	mov	r2, r3
 800e4d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4d4:	61fb      	str	r3, [r7, #28]
 800e4d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4d8:	69b9      	ldr	r1, [r7, #24]
 800e4da:	69fa      	ldr	r2, [r7, #28]
 800e4dc:	e841 2300 	strex	r3, r2, [r1]
 800e4e0:	617b      	str	r3, [r7, #20]
   return(result);
 800e4e2:	697b      	ldr	r3, [r7, #20]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d1e6      	bne.n	800e4b6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e4e8:	e002      	b.n	800e4f0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800e4ea:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e4ec:	f7ff fa53 	bl	800d996 <HAL_UART_TxCpltCallback>
}
 800e4f0:	bf00      	nop
 800e4f2:	3740      	adds	r7, #64	@ 0x40
 800e4f4:	46bd      	mov	sp, r7
 800e4f6:	bd80      	pop	{r7, pc}

0800e4f8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b084      	sub	sp, #16
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e504:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e506:	68f8      	ldr	r0, [r7, #12]
 800e508:	f7ff fa4f 	bl	800d9aa <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e50c:	bf00      	nop
 800e50e:	3710      	adds	r7, #16
 800e510:	46bd      	mov	sp, r7
 800e512:	bd80      	pop	{r7, pc}

0800e514 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b09c      	sub	sp, #112	@ 0x70
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e520:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	f003 0320 	and.w	r3, r3, #32
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d171      	bne.n	800e614 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800e530:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e532:	2200      	movs	r2, #0
 800e534:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e538:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e53e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e540:	e853 3f00 	ldrex	r3, [r3]
 800e544:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e546:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e548:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e54c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e54e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	461a      	mov	r2, r3
 800e554:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e556:	657b      	str	r3, [r7, #84]	@ 0x54
 800e558:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e55a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e55c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e55e:	e841 2300 	strex	r3, r2, [r1]
 800e562:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e564:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e566:	2b00      	cmp	r3, #0
 800e568:	d1e6      	bne.n	800e538 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e56a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	3308      	adds	r3, #8
 800e570:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e574:	e853 3f00 	ldrex	r3, [r3]
 800e578:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e57a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e57c:	f023 0301 	bic.w	r3, r3, #1
 800e580:	667b      	str	r3, [r7, #100]	@ 0x64
 800e582:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	3308      	adds	r3, #8
 800e588:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e58a:	643a      	str	r2, [r7, #64]	@ 0x40
 800e58c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e58e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e590:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e592:	e841 2300 	strex	r3, r2, [r1]
 800e596:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d1e5      	bne.n	800e56a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e59e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	3308      	adds	r3, #8
 800e5a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5a6:	6a3b      	ldr	r3, [r7, #32]
 800e5a8:	e853 3f00 	ldrex	r3, [r3]
 800e5ac:	61fb      	str	r3, [r7, #28]
   return(result);
 800e5ae:	69fb      	ldr	r3, [r7, #28]
 800e5b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e5b4:	663b      	str	r3, [r7, #96]	@ 0x60
 800e5b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	3308      	adds	r3, #8
 800e5bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e5be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e5c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e5c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e5c6:	e841 2300 	strex	r3, r2, [r1]
 800e5ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e5cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d1e5      	bne.n	800e59e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e5d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5d4:	2220      	movs	r2, #32
 800e5d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e5da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e5de:	2b01      	cmp	r3, #1
 800e5e0:	d118      	bne.n	800e614 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e5e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	e853 3f00 	ldrex	r3, [r3]
 800e5ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800e5f0:	68bb      	ldr	r3, [r7, #8]
 800e5f2:	f023 0310 	bic.w	r3, r3, #16
 800e5f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e5f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	461a      	mov	r2, r3
 800e5fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e600:	61bb      	str	r3, [r7, #24]
 800e602:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e604:	6979      	ldr	r1, [r7, #20]
 800e606:	69ba      	ldr	r2, [r7, #24]
 800e608:	e841 2300 	strex	r3, r2, [r1]
 800e60c:	613b      	str	r3, [r7, #16]
   return(result);
 800e60e:	693b      	ldr	r3, [r7, #16]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d1e6      	bne.n	800e5e2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e614:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e616:	2200      	movs	r2, #0
 800e618:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e61a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e61c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e61e:	2b01      	cmp	r3, #1
 800e620:	d122      	bne.n	800e668 <UART_DMAReceiveCplt+0x154>
  {
    huart->RxXferCount = 0;
 800e622:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e624:	2200      	movs	r2, #0
 800e626:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	685b      	ldr	r3, [r3, #4]
 800e630:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 800e634:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e636:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e63a:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800e63e:	429a      	cmp	r2, r3
 800e640:	d204      	bcs.n	800e64c <UART_DMAReceiveCplt+0x138>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800e642:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e644:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800e648:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e64c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e64e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e652:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e654:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e658:	b29b      	uxth	r3, r3
 800e65a:	1ad3      	subs	r3, r2, r3
 800e65c:	b29b      	uxth	r3, r3
 800e65e:	4619      	mov	r1, r3
 800e660:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e662:	f7ff f9c0 	bl	800d9e6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e666:	e002      	b.n	800e66e <UART_DMAReceiveCplt+0x15a>
    HAL_UART_RxCpltCallback(huart);
 800e668:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e66a:	f7f6 fe59 	bl	8005320 <HAL_UART_RxCpltCallback>
}
 800e66e:	bf00      	nop
 800e670:	3770      	adds	r7, #112	@ 0x70
 800e672:	46bd      	mov	sp, r7
 800e674:	bd80      	pop	{r7, pc}

0800e676 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e676:	b580      	push	{r7, lr}
 800e678:	b084      	sub	sp, #16
 800e67a:	af00      	add	r7, sp, #0
 800e67c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e682:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	2201      	movs	r2, #1
 800e688:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e68e:	2b01      	cmp	r3, #1
 800e690:	d123      	bne.n	800e6da <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e698:	085b      	lsrs	r3, r3, #1
 800e69a:	b29a      	uxth	r2, r3
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	685b      	ldr	r3, [r3, #4]
 800e6a8:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e6b0:	897a      	ldrh	r2, [r7, #10]
 800e6b2:	429a      	cmp	r2, r3
 800e6b4:	d803      	bhi.n	800e6be <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	897a      	ldrh	r2, [r7, #10]
 800e6ba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e6ca:	b29b      	uxth	r3, r3
 800e6cc:	1ad3      	subs	r3, r2, r3
 800e6ce:	b29b      	uxth	r3, r3
 800e6d0:	4619      	mov	r1, r3
 800e6d2:	68f8      	ldr	r0, [r7, #12]
 800e6d4:	f7ff f987 	bl	800d9e6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e6d8:	e002      	b.n	800e6e0 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800e6da:	68f8      	ldr	r0, [r7, #12]
 800e6dc:	f7ff f96f 	bl	800d9be <HAL_UART_RxHalfCpltCallback>
}
 800e6e0:	bf00      	nop
 800e6e2:	3710      	adds	r7, #16
 800e6e4:	46bd      	mov	sp, r7
 800e6e6:	bd80      	pop	{r7, pc}

0800e6e8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b086      	sub	sp, #24
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6f4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e6f6:	697b      	ldr	r3, [r7, #20]
 800e6f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e6fc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e6fe:	697b      	ldr	r3, [r7, #20]
 800e700:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e704:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e706:	697b      	ldr	r3, [r7, #20]
 800e708:	681b      	ldr	r3, [r3, #0]
 800e70a:	689b      	ldr	r3, [r3, #8]
 800e70c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e710:	2b80      	cmp	r3, #128	@ 0x80
 800e712:	d109      	bne.n	800e728 <UART_DMAError+0x40>
 800e714:	693b      	ldr	r3, [r7, #16]
 800e716:	2b21      	cmp	r3, #33	@ 0x21
 800e718:	d106      	bne.n	800e728 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e71a:	697b      	ldr	r3, [r7, #20]
 800e71c:	2200      	movs	r2, #0
 800e71e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800e722:	6978      	ldr	r0, [r7, #20]
 800e724:	f7ff fdf4 	bl	800e310 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e728:	697b      	ldr	r3, [r7, #20]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	689b      	ldr	r3, [r3, #8]
 800e72e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e732:	2b40      	cmp	r3, #64	@ 0x40
 800e734:	d109      	bne.n	800e74a <UART_DMAError+0x62>
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	2b22      	cmp	r3, #34	@ 0x22
 800e73a:	d106      	bne.n	800e74a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e73c:	697b      	ldr	r3, [r7, #20]
 800e73e:	2200      	movs	r2, #0
 800e740:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800e744:	6978      	ldr	r0, [r7, #20]
 800e746:	f7ff fe24 	bl	800e392 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e74a:	697b      	ldr	r3, [r7, #20]
 800e74c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e750:	f043 0210 	orr.w	r2, r3, #16
 800e754:	697b      	ldr	r3, [r7, #20]
 800e756:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e75a:	6978      	ldr	r0, [r7, #20]
 800e75c:	f7ff f939 	bl	800d9d2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e760:	bf00      	nop
 800e762:	3718      	adds	r7, #24
 800e764:	46bd      	mov	sp, r7
 800e766:	bd80      	pop	{r7, pc}

0800e768 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e768:	b480      	push	{r7}
 800e76a:	b085      	sub	sp, #20
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e776:	2b01      	cmp	r3, #1
 800e778:	d101      	bne.n	800e77e <HAL_UARTEx_DisableFifoMode+0x16>
 800e77a:	2302      	movs	r3, #2
 800e77c:	e027      	b.n	800e7ce <HAL_UARTEx_DisableFifoMode+0x66>
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	2201      	movs	r2, #1
 800e782:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	2224      	movs	r2, #36	@ 0x24
 800e78a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	681a      	ldr	r2, [r3, #0]
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	f022 0201 	bic.w	r2, r2, #1
 800e7a4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e7ac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	2200      	movs	r2, #0
 800e7b2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	68fa      	ldr	r2, [r7, #12]
 800e7ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	2220      	movs	r2, #32
 800e7c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	2200      	movs	r2, #0
 800e7c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e7cc:	2300      	movs	r3, #0
}
 800e7ce:	4618      	mov	r0, r3
 800e7d0:	3714      	adds	r7, #20
 800e7d2:	46bd      	mov	sp, r7
 800e7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7d8:	4770      	bx	lr

0800e7da <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e7da:	b580      	push	{r7, lr}
 800e7dc:	b084      	sub	sp, #16
 800e7de:	af00      	add	r7, sp, #0
 800e7e0:	6078      	str	r0, [r7, #4]
 800e7e2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e7ea:	2b01      	cmp	r3, #1
 800e7ec:	d101      	bne.n	800e7f2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e7ee:	2302      	movs	r3, #2
 800e7f0:	e02d      	b.n	800e84e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	2201      	movs	r2, #1
 800e7f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	2224      	movs	r2, #36	@ 0x24
 800e7fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	681a      	ldr	r2, [r3, #0]
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	f022 0201 	bic.w	r2, r2, #1
 800e818:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	689b      	ldr	r3, [r3, #8]
 800e820:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	683a      	ldr	r2, [r7, #0]
 800e82a:	430a      	orrs	r2, r1
 800e82c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e82e:	6878      	ldr	r0, [r7, #4]
 800e830:	f000 f850 	bl	800e8d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	68fa      	ldr	r2, [r7, #12]
 800e83a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2220      	movs	r2, #32
 800e840:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	2200      	movs	r2, #0
 800e848:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e84c:	2300      	movs	r3, #0
}
 800e84e:	4618      	mov	r0, r3
 800e850:	3710      	adds	r7, #16
 800e852:	46bd      	mov	sp, r7
 800e854:	bd80      	pop	{r7, pc}

0800e856 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e856:	b580      	push	{r7, lr}
 800e858:	b084      	sub	sp, #16
 800e85a:	af00      	add	r7, sp, #0
 800e85c:	6078      	str	r0, [r7, #4]
 800e85e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e866:	2b01      	cmp	r3, #1
 800e868:	d101      	bne.n	800e86e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e86a:	2302      	movs	r3, #2
 800e86c:	e02d      	b.n	800e8ca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	2201      	movs	r2, #1
 800e872:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	2224      	movs	r2, #36	@ 0x24
 800e87a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	681a      	ldr	r2, [r3, #0]
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	f022 0201 	bic.w	r2, r2, #1
 800e894:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	689b      	ldr	r3, [r3, #8]
 800e89c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	683a      	ldr	r2, [r7, #0]
 800e8a6:	430a      	orrs	r2, r1
 800e8a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e8aa:	6878      	ldr	r0, [r7, #4]
 800e8ac:	f000 f812 	bl	800e8d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	68fa      	ldr	r2, [r7, #12]
 800e8b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	2220      	movs	r2, #32
 800e8bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e8c8:	2300      	movs	r3, #0
}
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	3710      	adds	r7, #16
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	bd80      	pop	{r7, pc}
	...

0800e8d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e8d4:	b480      	push	{r7}
 800e8d6:	b085      	sub	sp, #20
 800e8d8:	af00      	add	r7, sp, #0
 800e8da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d108      	bne.n	800e8f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	2201      	movs	r2, #1
 800e8e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	2201      	movs	r2, #1
 800e8f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e8f4:	e031      	b.n	800e95a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e8f6:	2308      	movs	r3, #8
 800e8f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e8fa:	2308      	movs	r3, #8
 800e8fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	689b      	ldr	r3, [r3, #8]
 800e904:	0e5b      	lsrs	r3, r3, #25
 800e906:	b2db      	uxtb	r3, r3
 800e908:	f003 0307 	and.w	r3, r3, #7
 800e90c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	689b      	ldr	r3, [r3, #8]
 800e914:	0f5b      	lsrs	r3, r3, #29
 800e916:	b2db      	uxtb	r3, r3
 800e918:	f003 0307 	and.w	r3, r3, #7
 800e91c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e91e:	7bbb      	ldrb	r3, [r7, #14]
 800e920:	7b3a      	ldrb	r2, [r7, #12]
 800e922:	4911      	ldr	r1, [pc, #68]	@ (800e968 <UARTEx_SetNbDataToProcess+0x94>)
 800e924:	5c8a      	ldrb	r2, [r1, r2]
 800e926:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e92a:	7b3a      	ldrb	r2, [r7, #12]
 800e92c:	490f      	ldr	r1, [pc, #60]	@ (800e96c <UARTEx_SetNbDataToProcess+0x98>)
 800e92e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e930:	fb93 f3f2 	sdiv	r3, r3, r2
 800e934:	b29a      	uxth	r2, r3
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e93c:	7bfb      	ldrb	r3, [r7, #15]
 800e93e:	7b7a      	ldrb	r2, [r7, #13]
 800e940:	4909      	ldr	r1, [pc, #36]	@ (800e968 <UARTEx_SetNbDataToProcess+0x94>)
 800e942:	5c8a      	ldrb	r2, [r1, r2]
 800e944:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e948:	7b7a      	ldrb	r2, [r7, #13]
 800e94a:	4908      	ldr	r1, [pc, #32]	@ (800e96c <UARTEx_SetNbDataToProcess+0x98>)
 800e94c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e94e:	fb93 f3f2 	sdiv	r3, r3, r2
 800e952:	b29a      	uxth	r2, r3
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e95a:	bf00      	nop
 800e95c:	3714      	adds	r7, #20
 800e95e:	46bd      	mov	sp, r7
 800e960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e964:	4770      	bx	lr
 800e966:	bf00      	nop
 800e968:	080207ec 	.word	0x080207ec
 800e96c:	080207f4 	.word	0x080207f4

0800e970 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800e970:	b480      	push	{r7}
 800e972:	b085      	sub	sp, #20
 800e974:	af00      	add	r7, sp, #0
 800e976:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	2200      	movs	r2, #0
 800e97c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800e980:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800e984:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	b29a      	uxth	r2, r3
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e990:	2300      	movs	r3, #0
}
 800e992:	4618      	mov	r0, r3
 800e994:	3714      	adds	r7, #20
 800e996:	46bd      	mov	sp, r7
 800e998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99c:	4770      	bx	lr

0800e99e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800e99e:	b480      	push	{r7}
 800e9a0:	b085      	sub	sp, #20
 800e9a2:	af00      	add	r7, sp, #0
 800e9a4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800e9a6:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800e9aa:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e9b2:	b29a      	uxth	r2, r3
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	b29b      	uxth	r3, r3
 800e9b8:	43db      	mvns	r3, r3
 800e9ba:	b29b      	uxth	r3, r3
 800e9bc:	4013      	ands	r3, r2
 800e9be:	b29a      	uxth	r2, r3
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e9c6:	2300      	movs	r3, #0
}
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	3714      	adds	r7, #20
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d2:	4770      	bx	lr

0800e9d4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800e9d4:	b480      	push	{r7}
 800e9d6:	b085      	sub	sp, #20
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	60f8      	str	r0, [r7, #12]
 800e9dc:	1d3b      	adds	r3, r7, #4
 800e9de:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	2201      	movs	r2, #1
 800e9e6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	2200      	movs	r2, #0
 800e9f6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	2200      	movs	r2, #0
 800e9fe:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800ea02:	2300      	movs	r3, #0
}
 800ea04:	4618      	mov	r0, r3
 800ea06:	3714      	adds	r7, #20
 800ea08:	46bd      	mov	sp, r7
 800ea0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0e:	4770      	bx	lr

0800ea10 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef const *USBx, uint32_t num)
{
 800ea10:	b480      	push	{r7}
 800ea12:	b083      	sub	sp, #12
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
 800ea18:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800ea1a:	2300      	movs	r3, #0
}
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	370c      	adds	r7, #12
 800ea20:	46bd      	mov	sp, r7
 800ea22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea26:	4770      	bx	lr

0800ea28 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx)
{
 800ea28:	b480      	push	{r7}
 800ea2a:	b083      	sub	sp, #12
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800ea30:	2300      	movs	r3, #0
}
 800ea32:	4618      	mov	r0, r3
 800ea34:	370c      	adds	r7, #12
 800ea36:	46bd      	mov	sp, r7
 800ea38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea3c:	4770      	bx	lr
	...

0800ea40 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ea40:	b480      	push	{r7}
 800ea42:	b0a7      	sub	sp, #156	@ 0x9c
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]
 800ea48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800ea4a:	2300      	movs	r3, #0
 800ea4c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800ea50:	687a      	ldr	r2, [r7, #4]
 800ea52:	683b      	ldr	r3, [r7, #0]
 800ea54:	781b      	ldrb	r3, [r3, #0]
 800ea56:	009b      	lsls	r3, r3, #2
 800ea58:	4413      	add	r3, r2
 800ea5a:	881b      	ldrh	r3, [r3, #0]
 800ea5c:	b29b      	uxth	r3, r3
 800ea5e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800ea62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea66:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800ea6a:	683b      	ldr	r3, [r7, #0]
 800ea6c:	78db      	ldrb	r3, [r3, #3]
 800ea6e:	2b03      	cmp	r3, #3
 800ea70:	d81f      	bhi.n	800eab2 <USB_ActivateEndpoint+0x72>
 800ea72:	a201      	add	r2, pc, #4	@ (adr r2, 800ea78 <USB_ActivateEndpoint+0x38>)
 800ea74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea78:	0800ea89 	.word	0x0800ea89
 800ea7c:	0800eaa5 	.word	0x0800eaa5
 800ea80:	0800eabb 	.word	0x0800eabb
 800ea84:	0800ea97 	.word	0x0800ea97
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800ea88:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ea8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ea90:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800ea94:	e012      	b.n	800eabc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800ea96:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ea9a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800ea9e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800eaa2:	e00b      	b.n	800eabc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800eaa4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800eaa8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800eaac:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800eab0:	e004      	b.n	800eabc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800eab2:	2301      	movs	r3, #1
 800eab4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800eab8:	e000      	b.n	800eabc <USB_ActivateEndpoint+0x7c>
      break;
 800eaba:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800eabc:	687a      	ldr	r2, [r7, #4]
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	781b      	ldrb	r3, [r3, #0]
 800eac2:	009b      	lsls	r3, r3, #2
 800eac4:	441a      	add	r2, r3
 800eac6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800eaca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eace:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ead2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ead6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eada:	b29b      	uxth	r3, r3
 800eadc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800eade:	687a      	ldr	r2, [r7, #4]
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	009b      	lsls	r3, r3, #2
 800eae6:	4413      	add	r3, r2
 800eae8:	881b      	ldrh	r3, [r3, #0]
 800eaea:	b29b      	uxth	r3, r3
 800eaec:	b21b      	sxth	r3, r3
 800eaee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eaf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eaf6:	b21a      	sxth	r2, r3
 800eaf8:	683b      	ldr	r3, [r7, #0]
 800eafa:	781b      	ldrb	r3, [r3, #0]
 800eafc:	b21b      	sxth	r3, r3
 800eafe:	4313      	orrs	r3, r2
 800eb00:	b21b      	sxth	r3, r3
 800eb02:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800eb06:	687a      	ldr	r2, [r7, #4]
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	781b      	ldrb	r3, [r3, #0]
 800eb0c:	009b      	lsls	r3, r3, #2
 800eb0e:	441a      	add	r2, r3
 800eb10:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800eb14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb24:	b29b      	uxth	r3, r3
 800eb26:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	7b1b      	ldrb	r3, [r3, #12]
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	f040 8180 	bne.w	800ee32 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800eb32:	683b      	ldr	r3, [r7, #0]
 800eb34:	785b      	ldrb	r3, [r3, #1]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	f000 8084 	beq.w	800ec44 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	61bb      	str	r3, [r7, #24]
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eb46:	b29b      	uxth	r3, r3
 800eb48:	461a      	mov	r2, r3
 800eb4a:	69bb      	ldr	r3, [r7, #24]
 800eb4c:	4413      	add	r3, r2
 800eb4e:	61bb      	str	r3, [r7, #24]
 800eb50:	683b      	ldr	r3, [r7, #0]
 800eb52:	781b      	ldrb	r3, [r3, #0]
 800eb54:	00da      	lsls	r2, r3, #3
 800eb56:	69bb      	ldr	r3, [r7, #24]
 800eb58:	4413      	add	r3, r2
 800eb5a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800eb5e:	617b      	str	r3, [r7, #20]
 800eb60:	683b      	ldr	r3, [r7, #0]
 800eb62:	88db      	ldrh	r3, [r3, #6]
 800eb64:	085b      	lsrs	r3, r3, #1
 800eb66:	b29b      	uxth	r3, r3
 800eb68:	005b      	lsls	r3, r3, #1
 800eb6a:	b29a      	uxth	r2, r3
 800eb6c:	697b      	ldr	r3, [r7, #20]
 800eb6e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800eb70:	687a      	ldr	r2, [r7, #4]
 800eb72:	683b      	ldr	r3, [r7, #0]
 800eb74:	781b      	ldrb	r3, [r3, #0]
 800eb76:	009b      	lsls	r3, r3, #2
 800eb78:	4413      	add	r3, r2
 800eb7a:	881b      	ldrh	r3, [r3, #0]
 800eb7c:	827b      	strh	r3, [r7, #18]
 800eb7e:	8a7b      	ldrh	r3, [r7, #18]
 800eb80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d01b      	beq.n	800ebc0 <USB_ActivateEndpoint+0x180>
 800eb88:	687a      	ldr	r2, [r7, #4]
 800eb8a:	683b      	ldr	r3, [r7, #0]
 800eb8c:	781b      	ldrb	r3, [r3, #0]
 800eb8e:	009b      	lsls	r3, r3, #2
 800eb90:	4413      	add	r3, r2
 800eb92:	881b      	ldrh	r3, [r3, #0]
 800eb94:	b29b      	uxth	r3, r3
 800eb96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eb9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb9e:	823b      	strh	r3, [r7, #16]
 800eba0:	687a      	ldr	r2, [r7, #4]
 800eba2:	683b      	ldr	r3, [r7, #0]
 800eba4:	781b      	ldrb	r3, [r3, #0]
 800eba6:	009b      	lsls	r3, r3, #2
 800eba8:	441a      	add	r2, r3
 800ebaa:	8a3b      	ldrh	r3, [r7, #16]
 800ebac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ebb0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ebb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ebb8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ebbc:	b29b      	uxth	r3, r3
 800ebbe:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ebc0:	683b      	ldr	r3, [r7, #0]
 800ebc2:	78db      	ldrb	r3, [r3, #3]
 800ebc4:	2b01      	cmp	r3, #1
 800ebc6:	d020      	beq.n	800ec0a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ebc8:	687a      	ldr	r2, [r7, #4]
 800ebca:	683b      	ldr	r3, [r7, #0]
 800ebcc:	781b      	ldrb	r3, [r3, #0]
 800ebce:	009b      	lsls	r3, r3, #2
 800ebd0:	4413      	add	r3, r2
 800ebd2:	881b      	ldrh	r3, [r3, #0]
 800ebd4:	b29b      	uxth	r3, r3
 800ebd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ebda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ebde:	81bb      	strh	r3, [r7, #12]
 800ebe0:	89bb      	ldrh	r3, [r7, #12]
 800ebe2:	f083 0320 	eor.w	r3, r3, #32
 800ebe6:	81bb      	strh	r3, [r7, #12]
 800ebe8:	687a      	ldr	r2, [r7, #4]
 800ebea:	683b      	ldr	r3, [r7, #0]
 800ebec:	781b      	ldrb	r3, [r3, #0]
 800ebee:	009b      	lsls	r3, r3, #2
 800ebf0:	441a      	add	r2, r3
 800ebf2:	89bb      	ldrh	r3, [r7, #12]
 800ebf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ebf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ebfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec04:	b29b      	uxth	r3, r3
 800ec06:	8013      	strh	r3, [r2, #0]
 800ec08:	e3f9      	b.n	800f3fe <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ec0a:	687a      	ldr	r2, [r7, #4]
 800ec0c:	683b      	ldr	r3, [r7, #0]
 800ec0e:	781b      	ldrb	r3, [r3, #0]
 800ec10:	009b      	lsls	r3, r3, #2
 800ec12:	4413      	add	r3, r2
 800ec14:	881b      	ldrh	r3, [r3, #0]
 800ec16:	b29b      	uxth	r3, r3
 800ec18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ec20:	81fb      	strh	r3, [r7, #14]
 800ec22:	687a      	ldr	r2, [r7, #4]
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	781b      	ldrb	r3, [r3, #0]
 800ec28:	009b      	lsls	r3, r3, #2
 800ec2a:	441a      	add	r2, r3
 800ec2c:	89fb      	ldrh	r3, [r7, #14]
 800ec2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec3e:	b29b      	uxth	r3, r3
 800ec40:	8013      	strh	r3, [r2, #0]
 800ec42:	e3dc      	b.n	800f3fe <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	633b      	str	r3, [r7, #48]	@ 0x30
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ec4e:	b29b      	uxth	r3, r3
 800ec50:	461a      	mov	r2, r3
 800ec52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec54:	4413      	add	r3, r2
 800ec56:	633b      	str	r3, [r7, #48]	@ 0x30
 800ec58:	683b      	ldr	r3, [r7, #0]
 800ec5a:	781b      	ldrb	r3, [r3, #0]
 800ec5c:	00da      	lsls	r2, r3, #3
 800ec5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec60:	4413      	add	r3, r2
 800ec62:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800ec66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	88db      	ldrh	r3, [r3, #6]
 800ec6c:	085b      	lsrs	r3, r3, #1
 800ec6e:	b29b      	uxth	r3, r3
 800ec70:	005b      	lsls	r3, r3, #1
 800ec72:	b29a      	uxth	r2, r3
 800ec74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec76:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ec82:	b29b      	uxth	r3, r3
 800ec84:	461a      	mov	r2, r3
 800ec86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec88:	4413      	add	r3, r2
 800ec8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ec8c:	683b      	ldr	r3, [r7, #0]
 800ec8e:	781b      	ldrb	r3, [r3, #0]
 800ec90:	00da      	lsls	r2, r3, #3
 800ec92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec94:	4413      	add	r3, r2
 800ec96:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ec9a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec9e:	881b      	ldrh	r3, [r3, #0]
 800eca0:	b29b      	uxth	r3, r3
 800eca2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800eca6:	b29a      	uxth	r2, r3
 800eca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecaa:	801a      	strh	r2, [r3, #0]
 800ecac:	683b      	ldr	r3, [r7, #0]
 800ecae:	691b      	ldr	r3, [r3, #16]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d10a      	bne.n	800ecca <USB_ActivateEndpoint+0x28a>
 800ecb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecb6:	881b      	ldrh	r3, [r3, #0]
 800ecb8:	b29b      	uxth	r3, r3
 800ecba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ecbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ecc2:	b29a      	uxth	r2, r3
 800ecc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecc6:	801a      	strh	r2, [r3, #0]
 800ecc8:	e041      	b.n	800ed4e <USB_ActivateEndpoint+0x30e>
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	691b      	ldr	r3, [r3, #16]
 800ecce:	2b3e      	cmp	r3, #62	@ 0x3e
 800ecd0:	d81c      	bhi.n	800ed0c <USB_ActivateEndpoint+0x2cc>
 800ecd2:	683b      	ldr	r3, [r7, #0]
 800ecd4:	691b      	ldr	r3, [r3, #16]
 800ecd6:	085b      	lsrs	r3, r3, #1
 800ecd8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	691b      	ldr	r3, [r3, #16]
 800ece0:	f003 0301 	and.w	r3, r3, #1
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d004      	beq.n	800ecf2 <USB_ActivateEndpoint+0x2b2>
 800ece8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ecec:	3301      	adds	r3, #1
 800ecee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ecf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecf4:	881b      	ldrh	r3, [r3, #0]
 800ecf6:	b29a      	uxth	r2, r3
 800ecf8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ecfc:	b29b      	uxth	r3, r3
 800ecfe:	029b      	lsls	r3, r3, #10
 800ed00:	b29b      	uxth	r3, r3
 800ed02:	4313      	orrs	r3, r2
 800ed04:	b29a      	uxth	r2, r3
 800ed06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed08:	801a      	strh	r2, [r3, #0]
 800ed0a:	e020      	b.n	800ed4e <USB_ActivateEndpoint+0x30e>
 800ed0c:	683b      	ldr	r3, [r7, #0]
 800ed0e:	691b      	ldr	r3, [r3, #16]
 800ed10:	095b      	lsrs	r3, r3, #5
 800ed12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ed16:	683b      	ldr	r3, [r7, #0]
 800ed18:	691b      	ldr	r3, [r3, #16]
 800ed1a:	f003 031f 	and.w	r3, r3, #31
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d104      	bne.n	800ed2c <USB_ActivateEndpoint+0x2ec>
 800ed22:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ed26:	3b01      	subs	r3, #1
 800ed28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ed2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed2e:	881b      	ldrh	r3, [r3, #0]
 800ed30:	b29a      	uxth	r2, r3
 800ed32:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ed36:	b29b      	uxth	r3, r3
 800ed38:	029b      	lsls	r3, r3, #10
 800ed3a:	b29b      	uxth	r3, r3
 800ed3c:	4313      	orrs	r3, r2
 800ed3e:	b29b      	uxth	r3, r3
 800ed40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ed44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ed48:	b29a      	uxth	r2, r3
 800ed4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed4c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ed4e:	687a      	ldr	r2, [r7, #4]
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	781b      	ldrb	r3, [r3, #0]
 800ed54:	009b      	lsls	r3, r3, #2
 800ed56:	4413      	add	r3, r2
 800ed58:	881b      	ldrh	r3, [r3, #0]
 800ed5a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ed5c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ed5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d01b      	beq.n	800ed9e <USB_ActivateEndpoint+0x35e>
 800ed66:	687a      	ldr	r2, [r7, #4]
 800ed68:	683b      	ldr	r3, [r7, #0]
 800ed6a:	781b      	ldrb	r3, [r3, #0]
 800ed6c:	009b      	lsls	r3, r3, #2
 800ed6e:	4413      	add	r3, r2
 800ed70:	881b      	ldrh	r3, [r3, #0]
 800ed72:	b29b      	uxth	r3, r3
 800ed74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ed78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed7c:	843b      	strh	r3, [r7, #32]
 800ed7e:	687a      	ldr	r2, [r7, #4]
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	781b      	ldrb	r3, [r3, #0]
 800ed84:	009b      	lsls	r3, r3, #2
 800ed86:	441a      	add	r2, r3
 800ed88:	8c3b      	ldrh	r3, [r7, #32]
 800ed8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ed8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ed92:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ed96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed9a:	b29b      	uxth	r3, r3
 800ed9c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800ed9e:	683b      	ldr	r3, [r7, #0]
 800eda0:	781b      	ldrb	r3, [r3, #0]
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d124      	bne.n	800edf0 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800eda6:	687a      	ldr	r2, [r7, #4]
 800eda8:	683b      	ldr	r3, [r7, #0]
 800edaa:	781b      	ldrb	r3, [r3, #0]
 800edac:	009b      	lsls	r3, r3, #2
 800edae:	4413      	add	r3, r2
 800edb0:	881b      	ldrh	r3, [r3, #0]
 800edb2:	b29b      	uxth	r3, r3
 800edb4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800edb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800edbc:	83bb      	strh	r3, [r7, #28]
 800edbe:	8bbb      	ldrh	r3, [r7, #28]
 800edc0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800edc4:	83bb      	strh	r3, [r7, #28]
 800edc6:	8bbb      	ldrh	r3, [r7, #28]
 800edc8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800edcc:	83bb      	strh	r3, [r7, #28]
 800edce:	687a      	ldr	r2, [r7, #4]
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	781b      	ldrb	r3, [r3, #0]
 800edd4:	009b      	lsls	r3, r3, #2
 800edd6:	441a      	add	r2, r3
 800edd8:	8bbb      	ldrh	r3, [r7, #28]
 800edda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800edde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ede2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ede6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edea:	b29b      	uxth	r3, r3
 800edec:	8013      	strh	r3, [r2, #0]
 800edee:	e306      	b.n	800f3fe <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800edf0:	687a      	ldr	r2, [r7, #4]
 800edf2:	683b      	ldr	r3, [r7, #0]
 800edf4:	781b      	ldrb	r3, [r3, #0]
 800edf6:	009b      	lsls	r3, r3, #2
 800edf8:	4413      	add	r3, r2
 800edfa:	881b      	ldrh	r3, [r3, #0]
 800edfc:	b29b      	uxth	r3, r3
 800edfe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ee02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ee06:	83fb      	strh	r3, [r7, #30]
 800ee08:	8bfb      	ldrh	r3, [r7, #30]
 800ee0a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ee0e:	83fb      	strh	r3, [r7, #30]
 800ee10:	687a      	ldr	r2, [r7, #4]
 800ee12:	683b      	ldr	r3, [r7, #0]
 800ee14:	781b      	ldrb	r3, [r3, #0]
 800ee16:	009b      	lsls	r3, r3, #2
 800ee18:	441a      	add	r2, r3
 800ee1a:	8bfb      	ldrh	r3, [r7, #30]
 800ee1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ee20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ee24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ee28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee2c:	b29b      	uxth	r3, r3
 800ee2e:	8013      	strh	r3, [r2, #0]
 800ee30:	e2e5      	b.n	800f3fe <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800ee32:	683b      	ldr	r3, [r7, #0]
 800ee34:	78db      	ldrb	r3, [r3, #3]
 800ee36:	2b02      	cmp	r3, #2
 800ee38:	d11e      	bne.n	800ee78 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ee3a:	687a      	ldr	r2, [r7, #4]
 800ee3c:	683b      	ldr	r3, [r7, #0]
 800ee3e:	781b      	ldrb	r3, [r3, #0]
 800ee40:	009b      	lsls	r3, r3, #2
 800ee42:	4413      	add	r3, r2
 800ee44:	881b      	ldrh	r3, [r3, #0]
 800ee46:	b29b      	uxth	r3, r3
 800ee48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ee4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ee50:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800ee54:	687a      	ldr	r2, [r7, #4]
 800ee56:	683b      	ldr	r3, [r7, #0]
 800ee58:	781b      	ldrb	r3, [r3, #0]
 800ee5a:	009b      	lsls	r3, r3, #2
 800ee5c:	441a      	add	r2, r3
 800ee5e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800ee62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ee66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ee6a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ee6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee72:	b29b      	uxth	r3, r3
 800ee74:	8013      	strh	r3, [r2, #0]
 800ee76:	e01d      	b.n	800eeb4 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800ee78:	687a      	ldr	r2, [r7, #4]
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	781b      	ldrb	r3, [r3, #0]
 800ee7e:	009b      	lsls	r3, r3, #2
 800ee80:	4413      	add	r3, r2
 800ee82:	881b      	ldrh	r3, [r3, #0]
 800ee84:	b29b      	uxth	r3, r3
 800ee86:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ee8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ee8e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800ee92:	687a      	ldr	r2, [r7, #4]
 800ee94:	683b      	ldr	r3, [r7, #0]
 800ee96:	781b      	ldrb	r3, [r3, #0]
 800ee98:	009b      	lsls	r3, r3, #2
 800ee9a:	441a      	add	r2, r3
 800ee9c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800eea0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eea4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eea8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eeac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eeb0:	b29b      	uxth	r3, r3
 800eeb2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eebe:	b29b      	uxth	r3, r3
 800eec0:	461a      	mov	r2, r3
 800eec2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800eec4:	4413      	add	r3, r2
 800eec6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800eec8:	683b      	ldr	r3, [r7, #0]
 800eeca:	781b      	ldrb	r3, [r3, #0]
 800eecc:	00da      	lsls	r2, r3, #3
 800eece:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800eed0:	4413      	add	r3, r2
 800eed2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800eed6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800eed8:	683b      	ldr	r3, [r7, #0]
 800eeda:	891b      	ldrh	r3, [r3, #8]
 800eedc:	085b      	lsrs	r3, r3, #1
 800eede:	b29b      	uxth	r3, r3
 800eee0:	005b      	lsls	r3, r3, #1
 800eee2:	b29a      	uxth	r2, r3
 800eee4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800eee6:	801a      	strh	r2, [r3, #0]
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	677b      	str	r3, [r7, #116]	@ 0x74
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eef2:	b29b      	uxth	r3, r3
 800eef4:	461a      	mov	r2, r3
 800eef6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800eef8:	4413      	add	r3, r2
 800eefa:	677b      	str	r3, [r7, #116]	@ 0x74
 800eefc:	683b      	ldr	r3, [r7, #0]
 800eefe:	781b      	ldrb	r3, [r3, #0]
 800ef00:	00da      	lsls	r2, r3, #3
 800ef02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ef04:	4413      	add	r3, r2
 800ef06:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800ef0a:	673b      	str	r3, [r7, #112]	@ 0x70
 800ef0c:	683b      	ldr	r3, [r7, #0]
 800ef0e:	895b      	ldrh	r3, [r3, #10]
 800ef10:	085b      	lsrs	r3, r3, #1
 800ef12:	b29b      	uxth	r3, r3
 800ef14:	005b      	lsls	r3, r3, #1
 800ef16:	b29a      	uxth	r2, r3
 800ef18:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ef1a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800ef1c:	683b      	ldr	r3, [r7, #0]
 800ef1e:	785b      	ldrb	r3, [r3, #1]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	f040 81af 	bne.w	800f284 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ef26:	687a      	ldr	r2, [r7, #4]
 800ef28:	683b      	ldr	r3, [r7, #0]
 800ef2a:	781b      	ldrb	r3, [r3, #0]
 800ef2c:	009b      	lsls	r3, r3, #2
 800ef2e:	4413      	add	r3, r2
 800ef30:	881b      	ldrh	r3, [r3, #0]
 800ef32:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800ef36:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800ef3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d01d      	beq.n	800ef7e <USB_ActivateEndpoint+0x53e>
 800ef42:	687a      	ldr	r2, [r7, #4]
 800ef44:	683b      	ldr	r3, [r7, #0]
 800ef46:	781b      	ldrb	r3, [r3, #0]
 800ef48:	009b      	lsls	r3, r3, #2
 800ef4a:	4413      	add	r3, r2
 800ef4c:	881b      	ldrh	r3, [r3, #0]
 800ef4e:	b29b      	uxth	r3, r3
 800ef50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ef54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef58:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800ef5c:	687a      	ldr	r2, [r7, #4]
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	781b      	ldrb	r3, [r3, #0]
 800ef62:	009b      	lsls	r3, r3, #2
 800ef64:	441a      	add	r2, r3
 800ef66:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800ef6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ef6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ef72:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ef76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ef7a:	b29b      	uxth	r3, r3
 800ef7c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ef7e:	687a      	ldr	r2, [r7, #4]
 800ef80:	683b      	ldr	r3, [r7, #0]
 800ef82:	781b      	ldrb	r3, [r3, #0]
 800ef84:	009b      	lsls	r3, r3, #2
 800ef86:	4413      	add	r3, r2
 800ef88:	881b      	ldrh	r3, [r3, #0]
 800ef8a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800ef8e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800ef92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d01d      	beq.n	800efd6 <USB_ActivateEndpoint+0x596>
 800ef9a:	687a      	ldr	r2, [r7, #4]
 800ef9c:	683b      	ldr	r3, [r7, #0]
 800ef9e:	781b      	ldrb	r3, [r3, #0]
 800efa0:	009b      	lsls	r3, r3, #2
 800efa2:	4413      	add	r3, r2
 800efa4:	881b      	ldrh	r3, [r3, #0]
 800efa6:	b29b      	uxth	r3, r3
 800efa8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800efac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800efb0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800efb4:	687a      	ldr	r2, [r7, #4]
 800efb6:	683b      	ldr	r3, [r7, #0]
 800efb8:	781b      	ldrb	r3, [r3, #0]
 800efba:	009b      	lsls	r3, r3, #2
 800efbc:	441a      	add	r2, r3
 800efbe:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800efc2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800efc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800efca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800efce:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800efd2:	b29b      	uxth	r3, r3
 800efd4:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800efd6:	683b      	ldr	r3, [r7, #0]
 800efd8:	785b      	ldrb	r3, [r3, #1]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d16b      	bne.n	800f0b6 <USB_ActivateEndpoint+0x676>
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800efe8:	b29b      	uxth	r3, r3
 800efea:	461a      	mov	r2, r3
 800efec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800efee:	4413      	add	r3, r2
 800eff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eff2:	683b      	ldr	r3, [r7, #0]
 800eff4:	781b      	ldrb	r3, [r3, #0]
 800eff6:	00da      	lsls	r2, r3, #3
 800eff8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800effa:	4413      	add	r3, r2
 800effc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f000:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f002:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f004:	881b      	ldrh	r3, [r3, #0]
 800f006:	b29b      	uxth	r3, r3
 800f008:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f00c:	b29a      	uxth	r2, r3
 800f00e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f010:	801a      	strh	r2, [r3, #0]
 800f012:	683b      	ldr	r3, [r7, #0]
 800f014:	691b      	ldr	r3, [r3, #16]
 800f016:	2b00      	cmp	r3, #0
 800f018:	d10a      	bne.n	800f030 <USB_ActivateEndpoint+0x5f0>
 800f01a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f01c:	881b      	ldrh	r3, [r3, #0]
 800f01e:	b29b      	uxth	r3, r3
 800f020:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f024:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f028:	b29a      	uxth	r2, r3
 800f02a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f02c:	801a      	strh	r2, [r3, #0]
 800f02e:	e05d      	b.n	800f0ec <USB_ActivateEndpoint+0x6ac>
 800f030:	683b      	ldr	r3, [r7, #0]
 800f032:	691b      	ldr	r3, [r3, #16]
 800f034:	2b3e      	cmp	r3, #62	@ 0x3e
 800f036:	d81c      	bhi.n	800f072 <USB_ActivateEndpoint+0x632>
 800f038:	683b      	ldr	r3, [r7, #0]
 800f03a:	691b      	ldr	r3, [r3, #16]
 800f03c:	085b      	lsrs	r3, r3, #1
 800f03e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f042:	683b      	ldr	r3, [r7, #0]
 800f044:	691b      	ldr	r3, [r3, #16]
 800f046:	f003 0301 	and.w	r3, r3, #1
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d004      	beq.n	800f058 <USB_ActivateEndpoint+0x618>
 800f04e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f052:	3301      	adds	r3, #1
 800f054:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f058:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f05a:	881b      	ldrh	r3, [r3, #0]
 800f05c:	b29a      	uxth	r2, r3
 800f05e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f062:	b29b      	uxth	r3, r3
 800f064:	029b      	lsls	r3, r3, #10
 800f066:	b29b      	uxth	r3, r3
 800f068:	4313      	orrs	r3, r2
 800f06a:	b29a      	uxth	r2, r3
 800f06c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f06e:	801a      	strh	r2, [r3, #0]
 800f070:	e03c      	b.n	800f0ec <USB_ActivateEndpoint+0x6ac>
 800f072:	683b      	ldr	r3, [r7, #0]
 800f074:	691b      	ldr	r3, [r3, #16]
 800f076:	095b      	lsrs	r3, r3, #5
 800f078:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	691b      	ldr	r3, [r3, #16]
 800f080:	f003 031f 	and.w	r3, r3, #31
 800f084:	2b00      	cmp	r3, #0
 800f086:	d104      	bne.n	800f092 <USB_ActivateEndpoint+0x652>
 800f088:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f08c:	3b01      	subs	r3, #1
 800f08e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f092:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f094:	881b      	ldrh	r3, [r3, #0]
 800f096:	b29a      	uxth	r2, r3
 800f098:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f09c:	b29b      	uxth	r3, r3
 800f09e:	029b      	lsls	r3, r3, #10
 800f0a0:	b29b      	uxth	r3, r3
 800f0a2:	4313      	orrs	r3, r2
 800f0a4:	b29b      	uxth	r3, r3
 800f0a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f0aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f0ae:	b29a      	uxth	r2, r3
 800f0b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f0b2:	801a      	strh	r2, [r3, #0]
 800f0b4:	e01a      	b.n	800f0ec <USB_ActivateEndpoint+0x6ac>
 800f0b6:	683b      	ldr	r3, [r7, #0]
 800f0b8:	785b      	ldrb	r3, [r3, #1]
 800f0ba:	2b01      	cmp	r3, #1
 800f0bc:	d116      	bne.n	800f0ec <USB_ActivateEndpoint+0x6ac>
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	657b      	str	r3, [r7, #84]	@ 0x54
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f0c8:	b29b      	uxth	r3, r3
 800f0ca:	461a      	mov	r2, r3
 800f0cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0ce:	4413      	add	r3, r2
 800f0d0:	657b      	str	r3, [r7, #84]	@ 0x54
 800f0d2:	683b      	ldr	r3, [r7, #0]
 800f0d4:	781b      	ldrb	r3, [r3, #0]
 800f0d6:	00da      	lsls	r2, r3, #3
 800f0d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0da:	4413      	add	r3, r2
 800f0dc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f0e0:	653b      	str	r3, [r7, #80]	@ 0x50
 800f0e2:	683b      	ldr	r3, [r7, #0]
 800f0e4:	691b      	ldr	r3, [r3, #16]
 800f0e6:	b29a      	uxth	r2, r3
 800f0e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f0ea:	801a      	strh	r2, [r3, #0]
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800f0f0:	683b      	ldr	r3, [r7, #0]
 800f0f2:	785b      	ldrb	r3, [r3, #1]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d16b      	bne.n	800f1d0 <USB_ActivateEndpoint+0x790>
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f102:	b29b      	uxth	r3, r3
 800f104:	461a      	mov	r2, r3
 800f106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f108:	4413      	add	r3, r2
 800f10a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f10c:	683b      	ldr	r3, [r7, #0]
 800f10e:	781b      	ldrb	r3, [r3, #0]
 800f110:	00da      	lsls	r2, r3, #3
 800f112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f114:	4413      	add	r3, r2
 800f116:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f11a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f11c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f11e:	881b      	ldrh	r3, [r3, #0]
 800f120:	b29b      	uxth	r3, r3
 800f122:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f126:	b29a      	uxth	r2, r3
 800f128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f12a:	801a      	strh	r2, [r3, #0]
 800f12c:	683b      	ldr	r3, [r7, #0]
 800f12e:	691b      	ldr	r3, [r3, #16]
 800f130:	2b00      	cmp	r3, #0
 800f132:	d10a      	bne.n	800f14a <USB_ActivateEndpoint+0x70a>
 800f134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f136:	881b      	ldrh	r3, [r3, #0]
 800f138:	b29b      	uxth	r3, r3
 800f13a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f13e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f142:	b29a      	uxth	r2, r3
 800f144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f146:	801a      	strh	r2, [r3, #0]
 800f148:	e05b      	b.n	800f202 <USB_ActivateEndpoint+0x7c2>
 800f14a:	683b      	ldr	r3, [r7, #0]
 800f14c:	691b      	ldr	r3, [r3, #16]
 800f14e:	2b3e      	cmp	r3, #62	@ 0x3e
 800f150:	d81c      	bhi.n	800f18c <USB_ActivateEndpoint+0x74c>
 800f152:	683b      	ldr	r3, [r7, #0]
 800f154:	691b      	ldr	r3, [r3, #16]
 800f156:	085b      	lsrs	r3, r3, #1
 800f158:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f15c:	683b      	ldr	r3, [r7, #0]
 800f15e:	691b      	ldr	r3, [r3, #16]
 800f160:	f003 0301 	and.w	r3, r3, #1
 800f164:	2b00      	cmp	r3, #0
 800f166:	d004      	beq.n	800f172 <USB_ActivateEndpoint+0x732>
 800f168:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f16c:	3301      	adds	r3, #1
 800f16e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f174:	881b      	ldrh	r3, [r3, #0]
 800f176:	b29a      	uxth	r2, r3
 800f178:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f17c:	b29b      	uxth	r3, r3
 800f17e:	029b      	lsls	r3, r3, #10
 800f180:	b29b      	uxth	r3, r3
 800f182:	4313      	orrs	r3, r2
 800f184:	b29a      	uxth	r2, r3
 800f186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f188:	801a      	strh	r2, [r3, #0]
 800f18a:	e03a      	b.n	800f202 <USB_ActivateEndpoint+0x7c2>
 800f18c:	683b      	ldr	r3, [r7, #0]
 800f18e:	691b      	ldr	r3, [r3, #16]
 800f190:	095b      	lsrs	r3, r3, #5
 800f192:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f196:	683b      	ldr	r3, [r7, #0]
 800f198:	691b      	ldr	r3, [r3, #16]
 800f19a:	f003 031f 	and.w	r3, r3, #31
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d104      	bne.n	800f1ac <USB_ActivateEndpoint+0x76c>
 800f1a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f1a6:	3b01      	subs	r3, #1
 800f1a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f1ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1ae:	881b      	ldrh	r3, [r3, #0]
 800f1b0:	b29a      	uxth	r2, r3
 800f1b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f1b6:	b29b      	uxth	r3, r3
 800f1b8:	029b      	lsls	r3, r3, #10
 800f1ba:	b29b      	uxth	r3, r3
 800f1bc:	4313      	orrs	r3, r2
 800f1be:	b29b      	uxth	r3, r3
 800f1c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f1c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f1c8:	b29a      	uxth	r2, r3
 800f1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1cc:	801a      	strh	r2, [r3, #0]
 800f1ce:	e018      	b.n	800f202 <USB_ActivateEndpoint+0x7c2>
 800f1d0:	683b      	ldr	r3, [r7, #0]
 800f1d2:	785b      	ldrb	r3, [r3, #1]
 800f1d4:	2b01      	cmp	r3, #1
 800f1d6:	d114      	bne.n	800f202 <USB_ActivateEndpoint+0x7c2>
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f1de:	b29b      	uxth	r3, r3
 800f1e0:	461a      	mov	r2, r3
 800f1e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1e4:	4413      	add	r3, r2
 800f1e6:	647b      	str	r3, [r7, #68]	@ 0x44
 800f1e8:	683b      	ldr	r3, [r7, #0]
 800f1ea:	781b      	ldrb	r3, [r3, #0]
 800f1ec:	00da      	lsls	r2, r3, #3
 800f1ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1f0:	4413      	add	r3, r2
 800f1f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f1f6:	643b      	str	r3, [r7, #64]	@ 0x40
 800f1f8:	683b      	ldr	r3, [r7, #0]
 800f1fa:	691b      	ldr	r3, [r3, #16]
 800f1fc:	b29a      	uxth	r2, r3
 800f1fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f200:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f202:	687a      	ldr	r2, [r7, #4]
 800f204:	683b      	ldr	r3, [r7, #0]
 800f206:	781b      	ldrb	r3, [r3, #0]
 800f208:	009b      	lsls	r3, r3, #2
 800f20a:	4413      	add	r3, r2
 800f20c:	881b      	ldrh	r3, [r3, #0]
 800f20e:	b29b      	uxth	r3, r3
 800f210:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f214:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f218:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800f21a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f21c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f220:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800f222:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f224:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f228:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800f22a:	687a      	ldr	r2, [r7, #4]
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	781b      	ldrb	r3, [r3, #0]
 800f230:	009b      	lsls	r3, r3, #2
 800f232:	441a      	add	r2, r3
 800f234:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f236:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f23a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f23e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f246:	b29b      	uxth	r3, r3
 800f248:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f24a:	687a      	ldr	r2, [r7, #4]
 800f24c:	683b      	ldr	r3, [r7, #0]
 800f24e:	781b      	ldrb	r3, [r3, #0]
 800f250:	009b      	lsls	r3, r3, #2
 800f252:	4413      	add	r3, r2
 800f254:	881b      	ldrh	r3, [r3, #0]
 800f256:	b29b      	uxth	r3, r3
 800f258:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f25c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f260:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800f262:	687a      	ldr	r2, [r7, #4]
 800f264:	683b      	ldr	r3, [r7, #0]
 800f266:	781b      	ldrb	r3, [r3, #0]
 800f268:	009b      	lsls	r3, r3, #2
 800f26a:	441a      	add	r2, r3
 800f26c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800f26e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f272:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f276:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f27a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f27e:	b29b      	uxth	r3, r3
 800f280:	8013      	strh	r3, [r2, #0]
 800f282:	e0bc      	b.n	800f3fe <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f284:	687a      	ldr	r2, [r7, #4]
 800f286:	683b      	ldr	r3, [r7, #0]
 800f288:	781b      	ldrb	r3, [r3, #0]
 800f28a:	009b      	lsls	r3, r3, #2
 800f28c:	4413      	add	r3, r2
 800f28e:	881b      	ldrh	r3, [r3, #0]
 800f290:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800f294:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800f298:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d01d      	beq.n	800f2dc <USB_ActivateEndpoint+0x89c>
 800f2a0:	687a      	ldr	r2, [r7, #4]
 800f2a2:	683b      	ldr	r3, [r7, #0]
 800f2a4:	781b      	ldrb	r3, [r3, #0]
 800f2a6:	009b      	lsls	r3, r3, #2
 800f2a8:	4413      	add	r3, r2
 800f2aa:	881b      	ldrh	r3, [r3, #0]
 800f2ac:	b29b      	uxth	r3, r3
 800f2ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f2b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f2b6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800f2ba:	687a      	ldr	r2, [r7, #4]
 800f2bc:	683b      	ldr	r3, [r7, #0]
 800f2be:	781b      	ldrb	r3, [r3, #0]
 800f2c0:	009b      	lsls	r3, r3, #2
 800f2c2:	441a      	add	r2, r3
 800f2c4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800f2c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f2cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f2d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f2d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f2d8:	b29b      	uxth	r3, r3
 800f2da:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f2dc:	687a      	ldr	r2, [r7, #4]
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	781b      	ldrb	r3, [r3, #0]
 800f2e2:	009b      	lsls	r3, r3, #2
 800f2e4:	4413      	add	r3, r2
 800f2e6:	881b      	ldrh	r3, [r3, #0]
 800f2e8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800f2ec:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800f2f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d01d      	beq.n	800f334 <USB_ActivateEndpoint+0x8f4>
 800f2f8:	687a      	ldr	r2, [r7, #4]
 800f2fa:	683b      	ldr	r3, [r7, #0]
 800f2fc:	781b      	ldrb	r3, [r3, #0]
 800f2fe:	009b      	lsls	r3, r3, #2
 800f300:	4413      	add	r3, r2
 800f302:	881b      	ldrh	r3, [r3, #0]
 800f304:	b29b      	uxth	r3, r3
 800f306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f30a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f30e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800f312:	687a      	ldr	r2, [r7, #4]
 800f314:	683b      	ldr	r3, [r7, #0]
 800f316:	781b      	ldrb	r3, [r3, #0]
 800f318:	009b      	lsls	r3, r3, #2
 800f31a:	441a      	add	r2, r3
 800f31c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800f320:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f324:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f328:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f32c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f330:	b29b      	uxth	r3, r3
 800f332:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f334:	683b      	ldr	r3, [r7, #0]
 800f336:	78db      	ldrb	r3, [r3, #3]
 800f338:	2b01      	cmp	r3, #1
 800f33a:	d024      	beq.n	800f386 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f33c:	687a      	ldr	r2, [r7, #4]
 800f33e:	683b      	ldr	r3, [r7, #0]
 800f340:	781b      	ldrb	r3, [r3, #0]
 800f342:	009b      	lsls	r3, r3, #2
 800f344:	4413      	add	r3, r2
 800f346:	881b      	ldrh	r3, [r3, #0]
 800f348:	b29b      	uxth	r3, r3
 800f34a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f34e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f352:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800f356:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800f35a:	f083 0320 	eor.w	r3, r3, #32
 800f35e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800f362:	687a      	ldr	r2, [r7, #4]
 800f364:	683b      	ldr	r3, [r7, #0]
 800f366:	781b      	ldrb	r3, [r3, #0]
 800f368:	009b      	lsls	r3, r3, #2
 800f36a:	441a      	add	r2, r3
 800f36c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800f370:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f374:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f378:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f37c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f380:	b29b      	uxth	r3, r3
 800f382:	8013      	strh	r3, [r2, #0]
 800f384:	e01d      	b.n	800f3c2 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f386:	687a      	ldr	r2, [r7, #4]
 800f388:	683b      	ldr	r3, [r7, #0]
 800f38a:	781b      	ldrb	r3, [r3, #0]
 800f38c:	009b      	lsls	r3, r3, #2
 800f38e:	4413      	add	r3, r2
 800f390:	881b      	ldrh	r3, [r3, #0]
 800f392:	b29b      	uxth	r3, r3
 800f394:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f398:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f39c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800f3a0:	687a      	ldr	r2, [r7, #4]
 800f3a2:	683b      	ldr	r3, [r7, #0]
 800f3a4:	781b      	ldrb	r3, [r3, #0]
 800f3a6:	009b      	lsls	r3, r3, #2
 800f3a8:	441a      	add	r2, r3
 800f3aa:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800f3ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f3b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f3b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f3ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3be:	b29b      	uxth	r3, r3
 800f3c0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f3c2:	687a      	ldr	r2, [r7, #4]
 800f3c4:	683b      	ldr	r3, [r7, #0]
 800f3c6:	781b      	ldrb	r3, [r3, #0]
 800f3c8:	009b      	lsls	r3, r3, #2
 800f3ca:	4413      	add	r3, r2
 800f3cc:	881b      	ldrh	r3, [r3, #0]
 800f3ce:	b29b      	uxth	r3, r3
 800f3d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f3d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f3d8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800f3dc:	687a      	ldr	r2, [r7, #4]
 800f3de:	683b      	ldr	r3, [r7, #0]
 800f3e0:	781b      	ldrb	r3, [r3, #0]
 800f3e2:	009b      	lsls	r3, r3, #2
 800f3e4:	441a      	add	r2, r3
 800f3e6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800f3ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f3ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f3f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f3f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3fa:	b29b      	uxth	r3, r3
 800f3fc:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800f3fe:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800f402:	4618      	mov	r0, r3
 800f404:	379c      	adds	r7, #156	@ 0x9c
 800f406:	46bd      	mov	sp, r7
 800f408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f40c:	4770      	bx	lr
 800f40e:	bf00      	nop

0800f410 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f410:	b480      	push	{r7}
 800f412:	b08d      	sub	sp, #52	@ 0x34
 800f414:	af00      	add	r7, sp, #0
 800f416:	6078      	str	r0, [r7, #4]
 800f418:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800f41a:	683b      	ldr	r3, [r7, #0]
 800f41c:	7b1b      	ldrb	r3, [r3, #12]
 800f41e:	2b00      	cmp	r3, #0
 800f420:	f040 808e 	bne.w	800f540 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800f424:	683b      	ldr	r3, [r7, #0]
 800f426:	785b      	ldrb	r3, [r3, #1]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d044      	beq.n	800f4b6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f42c:	687a      	ldr	r2, [r7, #4]
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	781b      	ldrb	r3, [r3, #0]
 800f432:	009b      	lsls	r3, r3, #2
 800f434:	4413      	add	r3, r2
 800f436:	881b      	ldrh	r3, [r3, #0]
 800f438:	81bb      	strh	r3, [r7, #12]
 800f43a:	89bb      	ldrh	r3, [r7, #12]
 800f43c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f440:	2b00      	cmp	r3, #0
 800f442:	d01b      	beq.n	800f47c <USB_DeactivateEndpoint+0x6c>
 800f444:	687a      	ldr	r2, [r7, #4]
 800f446:	683b      	ldr	r3, [r7, #0]
 800f448:	781b      	ldrb	r3, [r3, #0]
 800f44a:	009b      	lsls	r3, r3, #2
 800f44c:	4413      	add	r3, r2
 800f44e:	881b      	ldrh	r3, [r3, #0]
 800f450:	b29b      	uxth	r3, r3
 800f452:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f456:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f45a:	817b      	strh	r3, [r7, #10]
 800f45c:	687a      	ldr	r2, [r7, #4]
 800f45e:	683b      	ldr	r3, [r7, #0]
 800f460:	781b      	ldrb	r3, [r3, #0]
 800f462:	009b      	lsls	r3, r3, #2
 800f464:	441a      	add	r2, r3
 800f466:	897b      	ldrh	r3, [r7, #10]
 800f468:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f46c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f470:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f474:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f478:	b29b      	uxth	r3, r3
 800f47a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f47c:	687a      	ldr	r2, [r7, #4]
 800f47e:	683b      	ldr	r3, [r7, #0]
 800f480:	781b      	ldrb	r3, [r3, #0]
 800f482:	009b      	lsls	r3, r3, #2
 800f484:	4413      	add	r3, r2
 800f486:	881b      	ldrh	r3, [r3, #0]
 800f488:	b29b      	uxth	r3, r3
 800f48a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f48e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f492:	813b      	strh	r3, [r7, #8]
 800f494:	687a      	ldr	r2, [r7, #4]
 800f496:	683b      	ldr	r3, [r7, #0]
 800f498:	781b      	ldrb	r3, [r3, #0]
 800f49a:	009b      	lsls	r3, r3, #2
 800f49c:	441a      	add	r2, r3
 800f49e:	893b      	ldrh	r3, [r7, #8]
 800f4a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f4a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f4a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f4ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f4b0:	b29b      	uxth	r3, r3
 800f4b2:	8013      	strh	r3, [r2, #0]
 800f4b4:	e192      	b.n	800f7dc <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f4b6:	687a      	ldr	r2, [r7, #4]
 800f4b8:	683b      	ldr	r3, [r7, #0]
 800f4ba:	781b      	ldrb	r3, [r3, #0]
 800f4bc:	009b      	lsls	r3, r3, #2
 800f4be:	4413      	add	r3, r2
 800f4c0:	881b      	ldrh	r3, [r3, #0]
 800f4c2:	827b      	strh	r3, [r7, #18]
 800f4c4:	8a7b      	ldrh	r3, [r7, #18]
 800f4c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d01b      	beq.n	800f506 <USB_DeactivateEndpoint+0xf6>
 800f4ce:	687a      	ldr	r2, [r7, #4]
 800f4d0:	683b      	ldr	r3, [r7, #0]
 800f4d2:	781b      	ldrb	r3, [r3, #0]
 800f4d4:	009b      	lsls	r3, r3, #2
 800f4d6:	4413      	add	r3, r2
 800f4d8:	881b      	ldrh	r3, [r3, #0]
 800f4da:	b29b      	uxth	r3, r3
 800f4dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f4e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f4e4:	823b      	strh	r3, [r7, #16]
 800f4e6:	687a      	ldr	r2, [r7, #4]
 800f4e8:	683b      	ldr	r3, [r7, #0]
 800f4ea:	781b      	ldrb	r3, [r3, #0]
 800f4ec:	009b      	lsls	r3, r3, #2
 800f4ee:	441a      	add	r2, r3
 800f4f0:	8a3b      	ldrh	r3, [r7, #16]
 800f4f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f4f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f4fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f4fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f502:	b29b      	uxth	r3, r3
 800f504:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f506:	687a      	ldr	r2, [r7, #4]
 800f508:	683b      	ldr	r3, [r7, #0]
 800f50a:	781b      	ldrb	r3, [r3, #0]
 800f50c:	009b      	lsls	r3, r3, #2
 800f50e:	4413      	add	r3, r2
 800f510:	881b      	ldrh	r3, [r3, #0]
 800f512:	b29b      	uxth	r3, r3
 800f514:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f518:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f51c:	81fb      	strh	r3, [r7, #14]
 800f51e:	687a      	ldr	r2, [r7, #4]
 800f520:	683b      	ldr	r3, [r7, #0]
 800f522:	781b      	ldrb	r3, [r3, #0]
 800f524:	009b      	lsls	r3, r3, #2
 800f526:	441a      	add	r2, r3
 800f528:	89fb      	ldrh	r3, [r7, #14]
 800f52a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f52e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f532:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f536:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f53a:	b29b      	uxth	r3, r3
 800f53c:	8013      	strh	r3, [r2, #0]
 800f53e:	e14d      	b.n	800f7dc <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800f540:	683b      	ldr	r3, [r7, #0]
 800f542:	785b      	ldrb	r3, [r3, #1]
 800f544:	2b00      	cmp	r3, #0
 800f546:	f040 80a5 	bne.w	800f694 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f54a:	687a      	ldr	r2, [r7, #4]
 800f54c:	683b      	ldr	r3, [r7, #0]
 800f54e:	781b      	ldrb	r3, [r3, #0]
 800f550:	009b      	lsls	r3, r3, #2
 800f552:	4413      	add	r3, r2
 800f554:	881b      	ldrh	r3, [r3, #0]
 800f556:	843b      	strh	r3, [r7, #32]
 800f558:	8c3b      	ldrh	r3, [r7, #32]
 800f55a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d01b      	beq.n	800f59a <USB_DeactivateEndpoint+0x18a>
 800f562:	687a      	ldr	r2, [r7, #4]
 800f564:	683b      	ldr	r3, [r7, #0]
 800f566:	781b      	ldrb	r3, [r3, #0]
 800f568:	009b      	lsls	r3, r3, #2
 800f56a:	4413      	add	r3, r2
 800f56c:	881b      	ldrh	r3, [r3, #0]
 800f56e:	b29b      	uxth	r3, r3
 800f570:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f574:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f578:	83fb      	strh	r3, [r7, #30]
 800f57a:	687a      	ldr	r2, [r7, #4]
 800f57c:	683b      	ldr	r3, [r7, #0]
 800f57e:	781b      	ldrb	r3, [r3, #0]
 800f580:	009b      	lsls	r3, r3, #2
 800f582:	441a      	add	r2, r3
 800f584:	8bfb      	ldrh	r3, [r7, #30]
 800f586:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f58a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f58e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f592:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f596:	b29b      	uxth	r3, r3
 800f598:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f59a:	687a      	ldr	r2, [r7, #4]
 800f59c:	683b      	ldr	r3, [r7, #0]
 800f59e:	781b      	ldrb	r3, [r3, #0]
 800f5a0:	009b      	lsls	r3, r3, #2
 800f5a2:	4413      	add	r3, r2
 800f5a4:	881b      	ldrh	r3, [r3, #0]
 800f5a6:	83bb      	strh	r3, [r7, #28]
 800f5a8:	8bbb      	ldrh	r3, [r7, #28]
 800f5aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d01b      	beq.n	800f5ea <USB_DeactivateEndpoint+0x1da>
 800f5b2:	687a      	ldr	r2, [r7, #4]
 800f5b4:	683b      	ldr	r3, [r7, #0]
 800f5b6:	781b      	ldrb	r3, [r3, #0]
 800f5b8:	009b      	lsls	r3, r3, #2
 800f5ba:	4413      	add	r3, r2
 800f5bc:	881b      	ldrh	r3, [r3, #0]
 800f5be:	b29b      	uxth	r3, r3
 800f5c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f5c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f5c8:	837b      	strh	r3, [r7, #26]
 800f5ca:	687a      	ldr	r2, [r7, #4]
 800f5cc:	683b      	ldr	r3, [r7, #0]
 800f5ce:	781b      	ldrb	r3, [r3, #0]
 800f5d0:	009b      	lsls	r3, r3, #2
 800f5d2:	441a      	add	r2, r3
 800f5d4:	8b7b      	ldrh	r3, [r7, #26]
 800f5d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f5da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f5de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f5e2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f5e6:	b29b      	uxth	r3, r3
 800f5e8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800f5ea:	687a      	ldr	r2, [r7, #4]
 800f5ec:	683b      	ldr	r3, [r7, #0]
 800f5ee:	781b      	ldrb	r3, [r3, #0]
 800f5f0:	009b      	lsls	r3, r3, #2
 800f5f2:	4413      	add	r3, r2
 800f5f4:	881b      	ldrh	r3, [r3, #0]
 800f5f6:	b29b      	uxth	r3, r3
 800f5f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f5fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f600:	833b      	strh	r3, [r7, #24]
 800f602:	687a      	ldr	r2, [r7, #4]
 800f604:	683b      	ldr	r3, [r7, #0]
 800f606:	781b      	ldrb	r3, [r3, #0]
 800f608:	009b      	lsls	r3, r3, #2
 800f60a:	441a      	add	r2, r3
 800f60c:	8b3b      	ldrh	r3, [r7, #24]
 800f60e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f612:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f616:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f61a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f61e:	b29b      	uxth	r3, r3
 800f620:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f622:	687a      	ldr	r2, [r7, #4]
 800f624:	683b      	ldr	r3, [r7, #0]
 800f626:	781b      	ldrb	r3, [r3, #0]
 800f628:	009b      	lsls	r3, r3, #2
 800f62a:	4413      	add	r3, r2
 800f62c:	881b      	ldrh	r3, [r3, #0]
 800f62e:	b29b      	uxth	r3, r3
 800f630:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f634:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f638:	82fb      	strh	r3, [r7, #22]
 800f63a:	687a      	ldr	r2, [r7, #4]
 800f63c:	683b      	ldr	r3, [r7, #0]
 800f63e:	781b      	ldrb	r3, [r3, #0]
 800f640:	009b      	lsls	r3, r3, #2
 800f642:	441a      	add	r2, r3
 800f644:	8afb      	ldrh	r3, [r7, #22]
 800f646:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f64a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f64e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f656:	b29b      	uxth	r3, r3
 800f658:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f65a:	687a      	ldr	r2, [r7, #4]
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	781b      	ldrb	r3, [r3, #0]
 800f660:	009b      	lsls	r3, r3, #2
 800f662:	4413      	add	r3, r2
 800f664:	881b      	ldrh	r3, [r3, #0]
 800f666:	b29b      	uxth	r3, r3
 800f668:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f66c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f670:	82bb      	strh	r3, [r7, #20]
 800f672:	687a      	ldr	r2, [r7, #4]
 800f674:	683b      	ldr	r3, [r7, #0]
 800f676:	781b      	ldrb	r3, [r3, #0]
 800f678:	009b      	lsls	r3, r3, #2
 800f67a:	441a      	add	r2, r3
 800f67c:	8abb      	ldrh	r3, [r7, #20]
 800f67e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f682:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f686:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f68a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f68e:	b29b      	uxth	r3, r3
 800f690:	8013      	strh	r3, [r2, #0]
 800f692:	e0a3      	b.n	800f7dc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f694:	687a      	ldr	r2, [r7, #4]
 800f696:	683b      	ldr	r3, [r7, #0]
 800f698:	781b      	ldrb	r3, [r3, #0]
 800f69a:	009b      	lsls	r3, r3, #2
 800f69c:	4413      	add	r3, r2
 800f69e:	881b      	ldrh	r3, [r3, #0]
 800f6a0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800f6a2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f6a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d01b      	beq.n	800f6e4 <USB_DeactivateEndpoint+0x2d4>
 800f6ac:	687a      	ldr	r2, [r7, #4]
 800f6ae:	683b      	ldr	r3, [r7, #0]
 800f6b0:	781b      	ldrb	r3, [r3, #0]
 800f6b2:	009b      	lsls	r3, r3, #2
 800f6b4:	4413      	add	r3, r2
 800f6b6:	881b      	ldrh	r3, [r3, #0]
 800f6b8:	b29b      	uxth	r3, r3
 800f6ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f6be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f6c2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800f6c4:	687a      	ldr	r2, [r7, #4]
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	781b      	ldrb	r3, [r3, #0]
 800f6ca:	009b      	lsls	r3, r3, #2
 800f6cc:	441a      	add	r2, r3
 800f6ce:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800f6d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f6d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f6d8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f6dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f6e0:	b29b      	uxth	r3, r3
 800f6e2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f6e4:	687a      	ldr	r2, [r7, #4]
 800f6e6:	683b      	ldr	r3, [r7, #0]
 800f6e8:	781b      	ldrb	r3, [r3, #0]
 800f6ea:	009b      	lsls	r3, r3, #2
 800f6ec:	4413      	add	r3, r2
 800f6ee:	881b      	ldrh	r3, [r3, #0]
 800f6f0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800f6f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f6f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d01b      	beq.n	800f734 <USB_DeactivateEndpoint+0x324>
 800f6fc:	687a      	ldr	r2, [r7, #4]
 800f6fe:	683b      	ldr	r3, [r7, #0]
 800f700:	781b      	ldrb	r3, [r3, #0]
 800f702:	009b      	lsls	r3, r3, #2
 800f704:	4413      	add	r3, r2
 800f706:	881b      	ldrh	r3, [r3, #0]
 800f708:	b29b      	uxth	r3, r3
 800f70a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f70e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f712:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f714:	687a      	ldr	r2, [r7, #4]
 800f716:	683b      	ldr	r3, [r7, #0]
 800f718:	781b      	ldrb	r3, [r3, #0]
 800f71a:	009b      	lsls	r3, r3, #2
 800f71c:	441a      	add	r2, r3
 800f71e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f720:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f724:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f728:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f72c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f730:	b29b      	uxth	r3, r3
 800f732:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800f734:	687a      	ldr	r2, [r7, #4]
 800f736:	683b      	ldr	r3, [r7, #0]
 800f738:	781b      	ldrb	r3, [r3, #0]
 800f73a:	009b      	lsls	r3, r3, #2
 800f73c:	4413      	add	r3, r2
 800f73e:	881b      	ldrh	r3, [r3, #0]
 800f740:	b29b      	uxth	r3, r3
 800f742:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f74a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f74c:	687a      	ldr	r2, [r7, #4]
 800f74e:	683b      	ldr	r3, [r7, #0]
 800f750:	781b      	ldrb	r3, [r3, #0]
 800f752:	009b      	lsls	r3, r3, #2
 800f754:	441a      	add	r2, r3
 800f756:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f758:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f75c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f760:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f768:	b29b      	uxth	r3, r3
 800f76a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f76c:	687a      	ldr	r2, [r7, #4]
 800f76e:	683b      	ldr	r3, [r7, #0]
 800f770:	781b      	ldrb	r3, [r3, #0]
 800f772:	009b      	lsls	r3, r3, #2
 800f774:	4413      	add	r3, r2
 800f776:	881b      	ldrh	r3, [r3, #0]
 800f778:	b29b      	uxth	r3, r3
 800f77a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f77e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f782:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800f784:	687a      	ldr	r2, [r7, #4]
 800f786:	683b      	ldr	r3, [r7, #0]
 800f788:	781b      	ldrb	r3, [r3, #0]
 800f78a:	009b      	lsls	r3, r3, #2
 800f78c:	441a      	add	r2, r3
 800f78e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f790:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f794:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f798:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f79c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f7a0:	b29b      	uxth	r3, r3
 800f7a2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f7a4:	687a      	ldr	r2, [r7, #4]
 800f7a6:	683b      	ldr	r3, [r7, #0]
 800f7a8:	781b      	ldrb	r3, [r3, #0]
 800f7aa:	009b      	lsls	r3, r3, #2
 800f7ac:	4413      	add	r3, r2
 800f7ae:	881b      	ldrh	r3, [r3, #0]
 800f7b0:	b29b      	uxth	r3, r3
 800f7b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f7b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f7ba:	847b      	strh	r3, [r7, #34]	@ 0x22
 800f7bc:	687a      	ldr	r2, [r7, #4]
 800f7be:	683b      	ldr	r3, [r7, #0]
 800f7c0:	781b      	ldrb	r3, [r3, #0]
 800f7c2:	009b      	lsls	r3, r3, #2
 800f7c4:	441a      	add	r2, r3
 800f7c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f7c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f7cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f7d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f7d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f7d8:	b29b      	uxth	r3, r3
 800f7da:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800f7dc:	2300      	movs	r3, #0
}
 800f7de:	4618      	mov	r0, r3
 800f7e0:	3734      	adds	r7, #52	@ 0x34
 800f7e2:	46bd      	mov	sp, r7
 800f7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e8:	4770      	bx	lr

0800f7ea <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f7ea:	b580      	push	{r7, lr}
 800f7ec:	b0ac      	sub	sp, #176	@ 0xb0
 800f7ee:	af00      	add	r7, sp, #0
 800f7f0:	6078      	str	r0, [r7, #4]
 800f7f2:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	785b      	ldrb	r3, [r3, #1]
 800f7f8:	2b01      	cmp	r3, #1
 800f7fa:	f040 84ca 	bne.w	8010192 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800f7fe:	683b      	ldr	r3, [r7, #0]
 800f800:	699a      	ldr	r2, [r3, #24]
 800f802:	683b      	ldr	r3, [r7, #0]
 800f804:	691b      	ldr	r3, [r3, #16]
 800f806:	429a      	cmp	r2, r3
 800f808:	d904      	bls.n	800f814 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800f80a:	683b      	ldr	r3, [r7, #0]
 800f80c:	691b      	ldr	r3, [r3, #16]
 800f80e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f812:	e003      	b.n	800f81c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800f814:	683b      	ldr	r3, [r7, #0]
 800f816:	699b      	ldr	r3, [r3, #24]
 800f818:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800f81c:	683b      	ldr	r3, [r7, #0]
 800f81e:	7b1b      	ldrb	r3, [r3, #12]
 800f820:	2b00      	cmp	r3, #0
 800f822:	d122      	bne.n	800f86a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800f824:	683b      	ldr	r3, [r7, #0]
 800f826:	6959      	ldr	r1, [r3, #20]
 800f828:	683b      	ldr	r3, [r7, #0]
 800f82a:	88da      	ldrh	r2, [r3, #6]
 800f82c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f830:	b29b      	uxth	r3, r3
 800f832:	6878      	ldr	r0, [r7, #4]
 800f834:	f000 febd 	bl	80105b2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	613b      	str	r3, [r7, #16]
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f842:	b29b      	uxth	r3, r3
 800f844:	461a      	mov	r2, r3
 800f846:	693b      	ldr	r3, [r7, #16]
 800f848:	4413      	add	r3, r2
 800f84a:	613b      	str	r3, [r7, #16]
 800f84c:	683b      	ldr	r3, [r7, #0]
 800f84e:	781b      	ldrb	r3, [r3, #0]
 800f850:	00da      	lsls	r2, r3, #3
 800f852:	693b      	ldr	r3, [r7, #16]
 800f854:	4413      	add	r3, r2
 800f856:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f85a:	60fb      	str	r3, [r7, #12]
 800f85c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f860:	b29a      	uxth	r2, r3
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	801a      	strh	r2, [r3, #0]
 800f866:	f000 bc6f 	b.w	8010148 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800f86a:	683b      	ldr	r3, [r7, #0]
 800f86c:	78db      	ldrb	r3, [r3, #3]
 800f86e:	2b02      	cmp	r3, #2
 800f870:	f040 831e 	bne.w	800feb0 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800f874:	683b      	ldr	r3, [r7, #0]
 800f876:	6a1a      	ldr	r2, [r3, #32]
 800f878:	683b      	ldr	r3, [r7, #0]
 800f87a:	691b      	ldr	r3, [r3, #16]
 800f87c:	429a      	cmp	r2, r3
 800f87e:	f240 82cf 	bls.w	800fe20 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800f882:	687a      	ldr	r2, [r7, #4]
 800f884:	683b      	ldr	r3, [r7, #0]
 800f886:	781b      	ldrb	r3, [r3, #0]
 800f888:	009b      	lsls	r3, r3, #2
 800f88a:	4413      	add	r3, r2
 800f88c:	881b      	ldrh	r3, [r3, #0]
 800f88e:	b29b      	uxth	r3, r3
 800f890:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f894:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f898:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800f89c:	687a      	ldr	r2, [r7, #4]
 800f89e:	683b      	ldr	r3, [r7, #0]
 800f8a0:	781b      	ldrb	r3, [r3, #0]
 800f8a2:	009b      	lsls	r3, r3, #2
 800f8a4:	441a      	add	r2, r3
 800f8a6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800f8aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f8ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f8b2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800f8b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f8ba:	b29b      	uxth	r3, r3
 800f8bc:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800f8be:	683b      	ldr	r3, [r7, #0]
 800f8c0:	6a1a      	ldr	r2, [r3, #32]
 800f8c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f8c6:	1ad2      	subs	r2, r2, r3
 800f8c8:	683b      	ldr	r3, [r7, #0]
 800f8ca:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f8cc:	687a      	ldr	r2, [r7, #4]
 800f8ce:	683b      	ldr	r3, [r7, #0]
 800f8d0:	781b      	ldrb	r3, [r3, #0]
 800f8d2:	009b      	lsls	r3, r3, #2
 800f8d4:	4413      	add	r3, r2
 800f8d6:	881b      	ldrh	r3, [r3, #0]
 800f8d8:	b29b      	uxth	r3, r3
 800f8da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	f000 814f 	beq.w	800fb82 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	633b      	str	r3, [r7, #48]	@ 0x30
 800f8e8:	683b      	ldr	r3, [r7, #0]
 800f8ea:	785b      	ldrb	r3, [r3, #1]
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d16b      	bne.n	800f9c8 <USB_EPStartXfer+0x1de>
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f8fa:	b29b      	uxth	r3, r3
 800f8fc:	461a      	mov	r2, r3
 800f8fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f900:	4413      	add	r3, r2
 800f902:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f904:	683b      	ldr	r3, [r7, #0]
 800f906:	781b      	ldrb	r3, [r3, #0]
 800f908:	00da      	lsls	r2, r3, #3
 800f90a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f90c:	4413      	add	r3, r2
 800f90e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f912:	627b      	str	r3, [r7, #36]	@ 0x24
 800f914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f916:	881b      	ldrh	r3, [r3, #0]
 800f918:	b29b      	uxth	r3, r3
 800f91a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f91e:	b29a      	uxth	r2, r3
 800f920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f922:	801a      	strh	r2, [r3, #0]
 800f924:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d10a      	bne.n	800f942 <USB_EPStartXfer+0x158>
 800f92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f92e:	881b      	ldrh	r3, [r3, #0]
 800f930:	b29b      	uxth	r3, r3
 800f932:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f936:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f93a:	b29a      	uxth	r2, r3
 800f93c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f93e:	801a      	strh	r2, [r3, #0]
 800f940:	e05b      	b.n	800f9fa <USB_EPStartXfer+0x210>
 800f942:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f946:	2b3e      	cmp	r3, #62	@ 0x3e
 800f948:	d81c      	bhi.n	800f984 <USB_EPStartXfer+0x19a>
 800f94a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f94e:	085b      	lsrs	r3, r3, #1
 800f950:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f954:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f958:	f003 0301 	and.w	r3, r3, #1
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d004      	beq.n	800f96a <USB_EPStartXfer+0x180>
 800f960:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f964:	3301      	adds	r3, #1
 800f966:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f96c:	881b      	ldrh	r3, [r3, #0]
 800f96e:	b29a      	uxth	r2, r3
 800f970:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f974:	b29b      	uxth	r3, r3
 800f976:	029b      	lsls	r3, r3, #10
 800f978:	b29b      	uxth	r3, r3
 800f97a:	4313      	orrs	r3, r2
 800f97c:	b29a      	uxth	r2, r3
 800f97e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f980:	801a      	strh	r2, [r3, #0]
 800f982:	e03a      	b.n	800f9fa <USB_EPStartXfer+0x210>
 800f984:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f988:	095b      	lsrs	r3, r3, #5
 800f98a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f98e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f992:	f003 031f 	and.w	r3, r3, #31
 800f996:	2b00      	cmp	r3, #0
 800f998:	d104      	bne.n	800f9a4 <USB_EPStartXfer+0x1ba>
 800f99a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f99e:	3b01      	subs	r3, #1
 800f9a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9a6:	881b      	ldrh	r3, [r3, #0]
 800f9a8:	b29a      	uxth	r2, r3
 800f9aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f9ae:	b29b      	uxth	r3, r3
 800f9b0:	029b      	lsls	r3, r3, #10
 800f9b2:	b29b      	uxth	r3, r3
 800f9b4:	4313      	orrs	r3, r2
 800f9b6:	b29b      	uxth	r3, r3
 800f9b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f9bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f9c0:	b29a      	uxth	r2, r3
 800f9c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9c4:	801a      	strh	r2, [r3, #0]
 800f9c6:	e018      	b.n	800f9fa <USB_EPStartXfer+0x210>
 800f9c8:	683b      	ldr	r3, [r7, #0]
 800f9ca:	785b      	ldrb	r3, [r3, #1]
 800f9cc:	2b01      	cmp	r3, #1
 800f9ce:	d114      	bne.n	800f9fa <USB_EPStartXfer+0x210>
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f9d6:	b29b      	uxth	r3, r3
 800f9d8:	461a      	mov	r2, r3
 800f9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9dc:	4413      	add	r3, r2
 800f9de:	633b      	str	r3, [r7, #48]	@ 0x30
 800f9e0:	683b      	ldr	r3, [r7, #0]
 800f9e2:	781b      	ldrb	r3, [r3, #0]
 800f9e4:	00da      	lsls	r2, r3, #3
 800f9e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9e8:	4413      	add	r3, r2
 800f9ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f9ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f9f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f9f4:	b29a      	uxth	r2, r3
 800f9f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9f8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	895b      	ldrh	r3, [r3, #10]
 800f9fe:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fa02:	683b      	ldr	r3, [r7, #0]
 800fa04:	6959      	ldr	r1, [r3, #20]
 800fa06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa0a:	b29b      	uxth	r3, r3
 800fa0c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800fa10:	6878      	ldr	r0, [r7, #4]
 800fa12:	f000 fdce 	bl	80105b2 <USB_WritePMA>
            ep->xfer_buff += len;
 800fa16:	683b      	ldr	r3, [r7, #0]
 800fa18:	695a      	ldr	r2, [r3, #20]
 800fa1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa1e:	441a      	add	r2, r3
 800fa20:	683b      	ldr	r3, [r7, #0]
 800fa22:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800fa24:	683b      	ldr	r3, [r7, #0]
 800fa26:	6a1a      	ldr	r2, [r3, #32]
 800fa28:	683b      	ldr	r3, [r7, #0]
 800fa2a:	691b      	ldr	r3, [r3, #16]
 800fa2c:	429a      	cmp	r2, r3
 800fa2e:	d907      	bls.n	800fa40 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800fa30:	683b      	ldr	r3, [r7, #0]
 800fa32:	6a1a      	ldr	r2, [r3, #32]
 800fa34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa38:	1ad2      	subs	r2, r2, r3
 800fa3a:	683b      	ldr	r3, [r7, #0]
 800fa3c:	621a      	str	r2, [r3, #32]
 800fa3e:	e006      	b.n	800fa4e <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800fa40:	683b      	ldr	r3, [r7, #0]
 800fa42:	6a1b      	ldr	r3, [r3, #32]
 800fa44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800fa48:	683b      	ldr	r3, [r7, #0]
 800fa4a:	2200      	movs	r2, #0
 800fa4c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800fa4e:	683b      	ldr	r3, [r7, #0]
 800fa50:	785b      	ldrb	r3, [r3, #1]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d16b      	bne.n	800fb2e <USB_EPStartXfer+0x344>
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	61bb      	str	r3, [r7, #24]
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fa60:	b29b      	uxth	r3, r3
 800fa62:	461a      	mov	r2, r3
 800fa64:	69bb      	ldr	r3, [r7, #24]
 800fa66:	4413      	add	r3, r2
 800fa68:	61bb      	str	r3, [r7, #24]
 800fa6a:	683b      	ldr	r3, [r7, #0]
 800fa6c:	781b      	ldrb	r3, [r3, #0]
 800fa6e:	00da      	lsls	r2, r3, #3
 800fa70:	69bb      	ldr	r3, [r7, #24]
 800fa72:	4413      	add	r3, r2
 800fa74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fa78:	617b      	str	r3, [r7, #20]
 800fa7a:	697b      	ldr	r3, [r7, #20]
 800fa7c:	881b      	ldrh	r3, [r3, #0]
 800fa7e:	b29b      	uxth	r3, r3
 800fa80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fa84:	b29a      	uxth	r2, r3
 800fa86:	697b      	ldr	r3, [r7, #20]
 800fa88:	801a      	strh	r2, [r3, #0]
 800fa8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d10a      	bne.n	800faa8 <USB_EPStartXfer+0x2be>
 800fa92:	697b      	ldr	r3, [r7, #20]
 800fa94:	881b      	ldrh	r3, [r3, #0]
 800fa96:	b29b      	uxth	r3, r3
 800fa98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fa9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800faa0:	b29a      	uxth	r2, r3
 800faa2:	697b      	ldr	r3, [r7, #20]
 800faa4:	801a      	strh	r2, [r3, #0]
 800faa6:	e05d      	b.n	800fb64 <USB_EPStartXfer+0x37a>
 800faa8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800faac:	2b3e      	cmp	r3, #62	@ 0x3e
 800faae:	d81c      	bhi.n	800faea <USB_EPStartXfer+0x300>
 800fab0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fab4:	085b      	lsrs	r3, r3, #1
 800fab6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800faba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fabe:	f003 0301 	and.w	r3, r3, #1
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d004      	beq.n	800fad0 <USB_EPStartXfer+0x2e6>
 800fac6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800faca:	3301      	adds	r3, #1
 800facc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800fad0:	697b      	ldr	r3, [r7, #20]
 800fad2:	881b      	ldrh	r3, [r3, #0]
 800fad4:	b29a      	uxth	r2, r3
 800fad6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800fada:	b29b      	uxth	r3, r3
 800fadc:	029b      	lsls	r3, r3, #10
 800fade:	b29b      	uxth	r3, r3
 800fae0:	4313      	orrs	r3, r2
 800fae2:	b29a      	uxth	r2, r3
 800fae4:	697b      	ldr	r3, [r7, #20]
 800fae6:	801a      	strh	r2, [r3, #0]
 800fae8:	e03c      	b.n	800fb64 <USB_EPStartXfer+0x37a>
 800faea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800faee:	095b      	lsrs	r3, r3, #5
 800faf0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800faf4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800faf8:	f003 031f 	and.w	r3, r3, #31
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d104      	bne.n	800fb0a <USB_EPStartXfer+0x320>
 800fb00:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800fb04:	3b01      	subs	r3, #1
 800fb06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800fb0a:	697b      	ldr	r3, [r7, #20]
 800fb0c:	881b      	ldrh	r3, [r3, #0]
 800fb0e:	b29a      	uxth	r2, r3
 800fb10:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800fb14:	b29b      	uxth	r3, r3
 800fb16:	029b      	lsls	r3, r3, #10
 800fb18:	b29b      	uxth	r3, r3
 800fb1a:	4313      	orrs	r3, r2
 800fb1c:	b29b      	uxth	r3, r3
 800fb1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fb22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fb26:	b29a      	uxth	r2, r3
 800fb28:	697b      	ldr	r3, [r7, #20]
 800fb2a:	801a      	strh	r2, [r3, #0]
 800fb2c:	e01a      	b.n	800fb64 <USB_EPStartXfer+0x37a>
 800fb2e:	683b      	ldr	r3, [r7, #0]
 800fb30:	785b      	ldrb	r3, [r3, #1]
 800fb32:	2b01      	cmp	r3, #1
 800fb34:	d116      	bne.n	800fb64 <USB_EPStartXfer+0x37a>
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	623b      	str	r3, [r7, #32]
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fb40:	b29b      	uxth	r3, r3
 800fb42:	461a      	mov	r2, r3
 800fb44:	6a3b      	ldr	r3, [r7, #32]
 800fb46:	4413      	add	r3, r2
 800fb48:	623b      	str	r3, [r7, #32]
 800fb4a:	683b      	ldr	r3, [r7, #0]
 800fb4c:	781b      	ldrb	r3, [r3, #0]
 800fb4e:	00da      	lsls	r2, r3, #3
 800fb50:	6a3b      	ldr	r3, [r7, #32]
 800fb52:	4413      	add	r3, r2
 800fb54:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fb58:	61fb      	str	r3, [r7, #28]
 800fb5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fb5e:	b29a      	uxth	r2, r3
 800fb60:	69fb      	ldr	r3, [r7, #28]
 800fb62:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800fb64:	683b      	ldr	r3, [r7, #0]
 800fb66:	891b      	ldrh	r3, [r3, #8]
 800fb68:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fb6c:	683b      	ldr	r3, [r7, #0]
 800fb6e:	6959      	ldr	r1, [r3, #20]
 800fb70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fb74:	b29b      	uxth	r3, r3
 800fb76:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800fb7a:	6878      	ldr	r0, [r7, #4]
 800fb7c:	f000 fd19 	bl	80105b2 <USB_WritePMA>
 800fb80:	e2e2      	b.n	8010148 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800fb82:	683b      	ldr	r3, [r7, #0]
 800fb84:	785b      	ldrb	r3, [r3, #1]
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d16b      	bne.n	800fc62 <USB_EPStartXfer+0x478>
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fb94:	b29b      	uxth	r3, r3
 800fb96:	461a      	mov	r2, r3
 800fb98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fb9a:	4413      	add	r3, r2
 800fb9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fb9e:	683b      	ldr	r3, [r7, #0]
 800fba0:	781b      	ldrb	r3, [r3, #0]
 800fba2:	00da      	lsls	r2, r3, #3
 800fba4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fba6:	4413      	add	r3, r2
 800fba8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fbac:	647b      	str	r3, [r7, #68]	@ 0x44
 800fbae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fbb0:	881b      	ldrh	r3, [r3, #0]
 800fbb2:	b29b      	uxth	r3, r3
 800fbb4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fbb8:	b29a      	uxth	r2, r3
 800fbba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fbbc:	801a      	strh	r2, [r3, #0]
 800fbbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d10a      	bne.n	800fbdc <USB_EPStartXfer+0x3f2>
 800fbc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fbc8:	881b      	ldrh	r3, [r3, #0]
 800fbca:	b29b      	uxth	r3, r3
 800fbcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fbd0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fbd4:	b29a      	uxth	r2, r3
 800fbd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fbd8:	801a      	strh	r2, [r3, #0]
 800fbda:	e05d      	b.n	800fc98 <USB_EPStartXfer+0x4ae>
 800fbdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fbe0:	2b3e      	cmp	r3, #62	@ 0x3e
 800fbe2:	d81c      	bhi.n	800fc1e <USB_EPStartXfer+0x434>
 800fbe4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fbe8:	085b      	lsrs	r3, r3, #1
 800fbea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800fbee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fbf2:	f003 0301 	and.w	r3, r3, #1
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d004      	beq.n	800fc04 <USB_EPStartXfer+0x41a>
 800fbfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fbfe:	3301      	adds	r3, #1
 800fc00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800fc04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fc06:	881b      	ldrh	r3, [r3, #0]
 800fc08:	b29a      	uxth	r2, r3
 800fc0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fc0e:	b29b      	uxth	r3, r3
 800fc10:	029b      	lsls	r3, r3, #10
 800fc12:	b29b      	uxth	r3, r3
 800fc14:	4313      	orrs	r3, r2
 800fc16:	b29a      	uxth	r2, r3
 800fc18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fc1a:	801a      	strh	r2, [r3, #0]
 800fc1c:	e03c      	b.n	800fc98 <USB_EPStartXfer+0x4ae>
 800fc1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fc22:	095b      	lsrs	r3, r3, #5
 800fc24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800fc28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fc2c:	f003 031f 	and.w	r3, r3, #31
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d104      	bne.n	800fc3e <USB_EPStartXfer+0x454>
 800fc34:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fc38:	3b01      	subs	r3, #1
 800fc3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800fc3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fc40:	881b      	ldrh	r3, [r3, #0]
 800fc42:	b29a      	uxth	r2, r3
 800fc44:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fc48:	b29b      	uxth	r3, r3
 800fc4a:	029b      	lsls	r3, r3, #10
 800fc4c:	b29b      	uxth	r3, r3
 800fc4e:	4313      	orrs	r3, r2
 800fc50:	b29b      	uxth	r3, r3
 800fc52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fc56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fc5a:	b29a      	uxth	r2, r3
 800fc5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fc5e:	801a      	strh	r2, [r3, #0]
 800fc60:	e01a      	b.n	800fc98 <USB_EPStartXfer+0x4ae>
 800fc62:	683b      	ldr	r3, [r7, #0]
 800fc64:	785b      	ldrb	r3, [r3, #1]
 800fc66:	2b01      	cmp	r3, #1
 800fc68:	d116      	bne.n	800fc98 <USB_EPStartXfer+0x4ae>
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	653b      	str	r3, [r7, #80]	@ 0x50
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fc74:	b29b      	uxth	r3, r3
 800fc76:	461a      	mov	r2, r3
 800fc78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fc7a:	4413      	add	r3, r2
 800fc7c:	653b      	str	r3, [r7, #80]	@ 0x50
 800fc7e:	683b      	ldr	r3, [r7, #0]
 800fc80:	781b      	ldrb	r3, [r3, #0]
 800fc82:	00da      	lsls	r2, r3, #3
 800fc84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fc86:	4413      	add	r3, r2
 800fc88:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fc8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fc8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fc92:	b29a      	uxth	r2, r3
 800fc94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fc96:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800fc98:	683b      	ldr	r3, [r7, #0]
 800fc9a:	891b      	ldrh	r3, [r3, #8]
 800fc9c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fca0:	683b      	ldr	r3, [r7, #0]
 800fca2:	6959      	ldr	r1, [r3, #20]
 800fca4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fca8:	b29b      	uxth	r3, r3
 800fcaa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800fcae:	6878      	ldr	r0, [r7, #4]
 800fcb0:	f000 fc7f 	bl	80105b2 <USB_WritePMA>
            ep->xfer_buff += len;
 800fcb4:	683b      	ldr	r3, [r7, #0]
 800fcb6:	695a      	ldr	r2, [r3, #20]
 800fcb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fcbc:	441a      	add	r2, r3
 800fcbe:	683b      	ldr	r3, [r7, #0]
 800fcc0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800fcc2:	683b      	ldr	r3, [r7, #0]
 800fcc4:	6a1a      	ldr	r2, [r3, #32]
 800fcc6:	683b      	ldr	r3, [r7, #0]
 800fcc8:	691b      	ldr	r3, [r3, #16]
 800fcca:	429a      	cmp	r2, r3
 800fccc:	d907      	bls.n	800fcde <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800fcce:	683b      	ldr	r3, [r7, #0]
 800fcd0:	6a1a      	ldr	r2, [r3, #32]
 800fcd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fcd6:	1ad2      	subs	r2, r2, r3
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	621a      	str	r2, [r3, #32]
 800fcdc:	e006      	b.n	800fcec <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800fcde:	683b      	ldr	r3, [r7, #0]
 800fce0:	6a1b      	ldr	r3, [r3, #32]
 800fce2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800fce6:	683b      	ldr	r3, [r7, #0]
 800fce8:	2200      	movs	r2, #0
 800fcea:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	643b      	str	r3, [r7, #64]	@ 0x40
 800fcf0:	683b      	ldr	r3, [r7, #0]
 800fcf2:	785b      	ldrb	r3, [r3, #1]
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d16b      	bne.n	800fdd0 <USB_EPStartXfer+0x5e6>
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fd02:	b29b      	uxth	r3, r3
 800fd04:	461a      	mov	r2, r3
 800fd06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd08:	4413      	add	r3, r2
 800fd0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fd0c:	683b      	ldr	r3, [r7, #0]
 800fd0e:	781b      	ldrb	r3, [r3, #0]
 800fd10:	00da      	lsls	r2, r3, #3
 800fd12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd14:	4413      	add	r3, r2
 800fd16:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800fd1a:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd1e:	881b      	ldrh	r3, [r3, #0]
 800fd20:	b29b      	uxth	r3, r3
 800fd22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fd26:	b29a      	uxth	r2, r3
 800fd28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd2a:	801a      	strh	r2, [r3, #0]
 800fd2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d10a      	bne.n	800fd4a <USB_EPStartXfer+0x560>
 800fd34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd36:	881b      	ldrh	r3, [r3, #0]
 800fd38:	b29b      	uxth	r3, r3
 800fd3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fd3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fd42:	b29a      	uxth	r2, r3
 800fd44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd46:	801a      	strh	r2, [r3, #0]
 800fd48:	e05b      	b.n	800fe02 <USB_EPStartXfer+0x618>
 800fd4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd4e:	2b3e      	cmp	r3, #62	@ 0x3e
 800fd50:	d81c      	bhi.n	800fd8c <USB_EPStartXfer+0x5a2>
 800fd52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd56:	085b      	lsrs	r3, r3, #1
 800fd58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800fd5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd60:	f003 0301 	and.w	r3, r3, #1
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d004      	beq.n	800fd72 <USB_EPStartXfer+0x588>
 800fd68:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fd6c:	3301      	adds	r3, #1
 800fd6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800fd72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd74:	881b      	ldrh	r3, [r3, #0]
 800fd76:	b29a      	uxth	r2, r3
 800fd78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fd7c:	b29b      	uxth	r3, r3
 800fd7e:	029b      	lsls	r3, r3, #10
 800fd80:	b29b      	uxth	r3, r3
 800fd82:	4313      	orrs	r3, r2
 800fd84:	b29a      	uxth	r2, r3
 800fd86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd88:	801a      	strh	r2, [r3, #0]
 800fd8a:	e03a      	b.n	800fe02 <USB_EPStartXfer+0x618>
 800fd8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd90:	095b      	lsrs	r3, r3, #5
 800fd92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800fd96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd9a:	f003 031f 	and.w	r3, r3, #31
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d104      	bne.n	800fdac <USB_EPStartXfer+0x5c2>
 800fda2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fda6:	3b01      	subs	r3, #1
 800fda8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800fdac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdae:	881b      	ldrh	r3, [r3, #0]
 800fdb0:	b29a      	uxth	r2, r3
 800fdb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fdb6:	b29b      	uxth	r3, r3
 800fdb8:	029b      	lsls	r3, r3, #10
 800fdba:	b29b      	uxth	r3, r3
 800fdbc:	4313      	orrs	r3, r2
 800fdbe:	b29b      	uxth	r3, r3
 800fdc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fdc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fdc8:	b29a      	uxth	r2, r3
 800fdca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdcc:	801a      	strh	r2, [r3, #0]
 800fdce:	e018      	b.n	800fe02 <USB_EPStartXfer+0x618>
 800fdd0:	683b      	ldr	r3, [r7, #0]
 800fdd2:	785b      	ldrb	r3, [r3, #1]
 800fdd4:	2b01      	cmp	r3, #1
 800fdd6:	d114      	bne.n	800fe02 <USB_EPStartXfer+0x618>
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fdde:	b29b      	uxth	r3, r3
 800fde0:	461a      	mov	r2, r3
 800fde2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fde4:	4413      	add	r3, r2
 800fde6:	643b      	str	r3, [r7, #64]	@ 0x40
 800fde8:	683b      	ldr	r3, [r7, #0]
 800fdea:	781b      	ldrb	r3, [r3, #0]
 800fdec:	00da      	lsls	r2, r3, #3
 800fdee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fdf0:	4413      	add	r3, r2
 800fdf2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800fdf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fdf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fdfc:	b29a      	uxth	r2, r3
 800fdfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe00:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800fe02:	683b      	ldr	r3, [r7, #0]
 800fe04:	895b      	ldrh	r3, [r3, #10]
 800fe06:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fe0a:	683b      	ldr	r3, [r7, #0]
 800fe0c:	6959      	ldr	r1, [r3, #20]
 800fe0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe12:	b29b      	uxth	r3, r3
 800fe14:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800fe18:	6878      	ldr	r0, [r7, #4]
 800fe1a:	f000 fbca 	bl	80105b2 <USB_WritePMA>
 800fe1e:	e193      	b.n	8010148 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800fe20:	683b      	ldr	r3, [r7, #0]
 800fe22:	6a1b      	ldr	r3, [r3, #32]
 800fe24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800fe28:	687a      	ldr	r2, [r7, #4]
 800fe2a:	683b      	ldr	r3, [r7, #0]
 800fe2c:	781b      	ldrb	r3, [r3, #0]
 800fe2e:	009b      	lsls	r3, r3, #2
 800fe30:	4413      	add	r3, r2
 800fe32:	881b      	ldrh	r3, [r3, #0]
 800fe34:	b29b      	uxth	r3, r3
 800fe36:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800fe3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fe3e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800fe42:	687a      	ldr	r2, [r7, #4]
 800fe44:	683b      	ldr	r3, [r7, #0]
 800fe46:	781b      	ldrb	r3, [r3, #0]
 800fe48:	009b      	lsls	r3, r3, #2
 800fe4a:	441a      	add	r2, r3
 800fe4c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800fe50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fe54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fe58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fe5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe60:	b29b      	uxth	r3, r3
 800fe62:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fe6e:	b29b      	uxth	r3, r3
 800fe70:	461a      	mov	r2, r3
 800fe72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe74:	4413      	add	r3, r2
 800fe76:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fe78:	683b      	ldr	r3, [r7, #0]
 800fe7a:	781b      	ldrb	r3, [r3, #0]
 800fe7c:	00da      	lsls	r2, r3, #3
 800fe7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe80:	4413      	add	r3, r2
 800fe82:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fe86:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fe88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe8c:	b29a      	uxth	r2, r3
 800fe8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fe90:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800fe92:	683b      	ldr	r3, [r7, #0]
 800fe94:	891b      	ldrh	r3, [r3, #8]
 800fe96:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fe9a:	683b      	ldr	r3, [r7, #0]
 800fe9c:	6959      	ldr	r1, [r3, #20]
 800fe9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fea2:	b29b      	uxth	r3, r3
 800fea4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800fea8:	6878      	ldr	r0, [r7, #4]
 800feaa:	f000 fb82 	bl	80105b2 <USB_WritePMA>
 800feae:	e14b      	b.n	8010148 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800feb0:	683b      	ldr	r3, [r7, #0]
 800feb2:	6a1a      	ldr	r2, [r3, #32]
 800feb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800feb8:	1ad2      	subs	r2, r2, r3
 800feba:	683b      	ldr	r3, [r7, #0]
 800febc:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800febe:	687a      	ldr	r2, [r7, #4]
 800fec0:	683b      	ldr	r3, [r7, #0]
 800fec2:	781b      	ldrb	r3, [r3, #0]
 800fec4:	009b      	lsls	r3, r3, #2
 800fec6:	4413      	add	r3, r2
 800fec8:	881b      	ldrh	r3, [r3, #0]
 800feca:	b29b      	uxth	r3, r3
 800fecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	f000 809a 	beq.w	801000a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	673b      	str	r3, [r7, #112]	@ 0x70
 800feda:	683b      	ldr	r3, [r7, #0]
 800fedc:	785b      	ldrb	r3, [r3, #1]
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d16b      	bne.n	800ffba <USB_EPStartXfer+0x7d0>
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800feec:	b29b      	uxth	r3, r3
 800feee:	461a      	mov	r2, r3
 800fef0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fef2:	4413      	add	r3, r2
 800fef4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fef6:	683b      	ldr	r3, [r7, #0]
 800fef8:	781b      	ldrb	r3, [r3, #0]
 800fefa:	00da      	lsls	r2, r3, #3
 800fefc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fefe:	4413      	add	r3, r2
 800ff00:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ff04:	667b      	str	r3, [r7, #100]	@ 0x64
 800ff06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ff08:	881b      	ldrh	r3, [r3, #0]
 800ff0a:	b29b      	uxth	r3, r3
 800ff0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ff10:	b29a      	uxth	r2, r3
 800ff12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ff14:	801a      	strh	r2, [r3, #0]
 800ff16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d10a      	bne.n	800ff34 <USB_EPStartXfer+0x74a>
 800ff1e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ff20:	881b      	ldrh	r3, [r3, #0]
 800ff22:	b29b      	uxth	r3, r3
 800ff24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ff28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ff2c:	b29a      	uxth	r2, r3
 800ff2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ff30:	801a      	strh	r2, [r3, #0]
 800ff32:	e05b      	b.n	800ffec <USB_EPStartXfer+0x802>
 800ff34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff38:	2b3e      	cmp	r3, #62	@ 0x3e
 800ff3a:	d81c      	bhi.n	800ff76 <USB_EPStartXfer+0x78c>
 800ff3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff40:	085b      	lsrs	r3, r3, #1
 800ff42:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ff46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff4a:	f003 0301 	and.w	r3, r3, #1
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d004      	beq.n	800ff5c <USB_EPStartXfer+0x772>
 800ff52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ff56:	3301      	adds	r3, #1
 800ff58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ff5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ff5e:	881b      	ldrh	r3, [r3, #0]
 800ff60:	b29a      	uxth	r2, r3
 800ff62:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ff66:	b29b      	uxth	r3, r3
 800ff68:	029b      	lsls	r3, r3, #10
 800ff6a:	b29b      	uxth	r3, r3
 800ff6c:	4313      	orrs	r3, r2
 800ff6e:	b29a      	uxth	r2, r3
 800ff70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ff72:	801a      	strh	r2, [r3, #0]
 800ff74:	e03a      	b.n	800ffec <USB_EPStartXfer+0x802>
 800ff76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff7a:	095b      	lsrs	r3, r3, #5
 800ff7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ff80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff84:	f003 031f 	and.w	r3, r3, #31
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d104      	bne.n	800ff96 <USB_EPStartXfer+0x7ac>
 800ff8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ff90:	3b01      	subs	r3, #1
 800ff92:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ff96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ff98:	881b      	ldrh	r3, [r3, #0]
 800ff9a:	b29a      	uxth	r2, r3
 800ff9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ffa0:	b29b      	uxth	r3, r3
 800ffa2:	029b      	lsls	r3, r3, #10
 800ffa4:	b29b      	uxth	r3, r3
 800ffa6:	4313      	orrs	r3, r2
 800ffa8:	b29b      	uxth	r3, r3
 800ffaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ffae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ffb2:	b29a      	uxth	r2, r3
 800ffb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ffb6:	801a      	strh	r2, [r3, #0]
 800ffb8:	e018      	b.n	800ffec <USB_EPStartXfer+0x802>
 800ffba:	683b      	ldr	r3, [r7, #0]
 800ffbc:	785b      	ldrb	r3, [r3, #1]
 800ffbe:	2b01      	cmp	r3, #1
 800ffc0:	d114      	bne.n	800ffec <USB_EPStartXfer+0x802>
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ffc8:	b29b      	uxth	r3, r3
 800ffca:	461a      	mov	r2, r3
 800ffcc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ffce:	4413      	add	r3, r2
 800ffd0:	673b      	str	r3, [r7, #112]	@ 0x70
 800ffd2:	683b      	ldr	r3, [r7, #0]
 800ffd4:	781b      	ldrb	r3, [r3, #0]
 800ffd6:	00da      	lsls	r2, r3, #3
 800ffd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ffda:	4413      	add	r3, r2
 800ffdc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ffe0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ffe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ffe6:	b29a      	uxth	r2, r3
 800ffe8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ffea:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800ffec:	683b      	ldr	r3, [r7, #0]
 800ffee:	895b      	ldrh	r3, [r3, #10]
 800fff0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fff4:	683b      	ldr	r3, [r7, #0]
 800fff6:	6959      	ldr	r1, [r3, #20]
 800fff8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fffc:	b29b      	uxth	r3, r3
 800fffe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010002:	6878      	ldr	r0, [r7, #4]
 8010004:	f000 fad5 	bl	80105b2 <USB_WritePMA>
 8010008:	e09e      	b.n	8010148 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801000a:	683b      	ldr	r3, [r7, #0]
 801000c:	785b      	ldrb	r3, [r3, #1]
 801000e:	2b00      	cmp	r3, #0
 8010010:	d16b      	bne.n	80100ea <USB_EPStartXfer+0x900>
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801001c:	b29b      	uxth	r3, r3
 801001e:	461a      	mov	r2, r3
 8010020:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010022:	4413      	add	r3, r2
 8010024:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010026:	683b      	ldr	r3, [r7, #0]
 8010028:	781b      	ldrb	r3, [r3, #0]
 801002a:	00da      	lsls	r2, r3, #3
 801002c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801002e:	4413      	add	r3, r2
 8010030:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010034:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010036:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010038:	881b      	ldrh	r3, [r3, #0]
 801003a:	b29b      	uxth	r3, r3
 801003c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010040:	b29a      	uxth	r2, r3
 8010042:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010044:	801a      	strh	r2, [r3, #0]
 8010046:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801004a:	2b00      	cmp	r3, #0
 801004c:	d10a      	bne.n	8010064 <USB_EPStartXfer+0x87a>
 801004e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010050:	881b      	ldrh	r3, [r3, #0]
 8010052:	b29b      	uxth	r3, r3
 8010054:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010058:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801005c:	b29a      	uxth	r2, r3
 801005e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010060:	801a      	strh	r2, [r3, #0]
 8010062:	e063      	b.n	801012c <USB_EPStartXfer+0x942>
 8010064:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010068:	2b3e      	cmp	r3, #62	@ 0x3e
 801006a:	d81c      	bhi.n	80100a6 <USB_EPStartXfer+0x8bc>
 801006c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010070:	085b      	lsrs	r3, r3, #1
 8010072:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010076:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801007a:	f003 0301 	and.w	r3, r3, #1
 801007e:	2b00      	cmp	r3, #0
 8010080:	d004      	beq.n	801008c <USB_EPStartXfer+0x8a2>
 8010082:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8010086:	3301      	adds	r3, #1
 8010088:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801008c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801008e:	881b      	ldrh	r3, [r3, #0]
 8010090:	b29a      	uxth	r2, r3
 8010092:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8010096:	b29b      	uxth	r3, r3
 8010098:	029b      	lsls	r3, r3, #10
 801009a:	b29b      	uxth	r3, r3
 801009c:	4313      	orrs	r3, r2
 801009e:	b29a      	uxth	r2, r3
 80100a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80100a2:	801a      	strh	r2, [r3, #0]
 80100a4:	e042      	b.n	801012c <USB_EPStartXfer+0x942>
 80100a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80100aa:	095b      	lsrs	r3, r3, #5
 80100ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80100b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80100b4:	f003 031f 	and.w	r3, r3, #31
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d104      	bne.n	80100c6 <USB_EPStartXfer+0x8dc>
 80100bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80100c0:	3b01      	subs	r3, #1
 80100c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80100c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80100c8:	881b      	ldrh	r3, [r3, #0]
 80100ca:	b29a      	uxth	r2, r3
 80100cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80100d0:	b29b      	uxth	r3, r3
 80100d2:	029b      	lsls	r3, r3, #10
 80100d4:	b29b      	uxth	r3, r3
 80100d6:	4313      	orrs	r3, r2
 80100d8:	b29b      	uxth	r3, r3
 80100da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80100de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80100e2:	b29a      	uxth	r2, r3
 80100e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80100e6:	801a      	strh	r2, [r3, #0]
 80100e8:	e020      	b.n	801012c <USB_EPStartXfer+0x942>
 80100ea:	683b      	ldr	r3, [r7, #0]
 80100ec:	785b      	ldrb	r3, [r3, #1]
 80100ee:	2b01      	cmp	r3, #1
 80100f0:	d11c      	bne.n	801012c <USB_EPStartXfer+0x942>
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80100fe:	b29b      	uxth	r3, r3
 8010100:	461a      	mov	r2, r3
 8010102:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010106:	4413      	add	r3, r2
 8010108:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801010c:	683b      	ldr	r3, [r7, #0]
 801010e:	781b      	ldrb	r3, [r3, #0]
 8010110:	00da      	lsls	r2, r3, #3
 8010112:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010116:	4413      	add	r3, r2
 8010118:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801011c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010120:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010124:	b29a      	uxth	r2, r3
 8010126:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801012a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801012c:	683b      	ldr	r3, [r7, #0]
 801012e:	891b      	ldrh	r3, [r3, #8]
 8010130:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010134:	683b      	ldr	r3, [r7, #0]
 8010136:	6959      	ldr	r1, [r3, #20]
 8010138:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801013c:	b29b      	uxth	r3, r3
 801013e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010142:	6878      	ldr	r0, [r7, #4]
 8010144:	f000 fa35 	bl	80105b2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8010148:	687a      	ldr	r2, [r7, #4]
 801014a:	683b      	ldr	r3, [r7, #0]
 801014c:	781b      	ldrb	r3, [r3, #0]
 801014e:	009b      	lsls	r3, r3, #2
 8010150:	4413      	add	r3, r2
 8010152:	881b      	ldrh	r3, [r3, #0]
 8010154:	b29b      	uxth	r3, r3
 8010156:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801015a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801015e:	817b      	strh	r3, [r7, #10]
 8010160:	897b      	ldrh	r3, [r7, #10]
 8010162:	f083 0310 	eor.w	r3, r3, #16
 8010166:	817b      	strh	r3, [r7, #10]
 8010168:	897b      	ldrh	r3, [r7, #10]
 801016a:	f083 0320 	eor.w	r3, r3, #32
 801016e:	817b      	strh	r3, [r7, #10]
 8010170:	687a      	ldr	r2, [r7, #4]
 8010172:	683b      	ldr	r3, [r7, #0]
 8010174:	781b      	ldrb	r3, [r3, #0]
 8010176:	009b      	lsls	r3, r3, #2
 8010178:	441a      	add	r2, r3
 801017a:	897b      	ldrh	r3, [r7, #10]
 801017c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010180:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010184:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801018c:	b29b      	uxth	r3, r3
 801018e:	8013      	strh	r3, [r2, #0]
 8010190:	e0d5      	b.n	801033e <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8010192:	683b      	ldr	r3, [r7, #0]
 8010194:	7b1b      	ldrb	r3, [r3, #12]
 8010196:	2b00      	cmp	r3, #0
 8010198:	d156      	bne.n	8010248 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 801019a:	683b      	ldr	r3, [r7, #0]
 801019c:	699b      	ldr	r3, [r3, #24]
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d122      	bne.n	80101e8 <USB_EPStartXfer+0x9fe>
 80101a2:	683b      	ldr	r3, [r7, #0]
 80101a4:	78db      	ldrb	r3, [r3, #3]
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d11e      	bne.n	80101e8 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 80101aa:	687a      	ldr	r2, [r7, #4]
 80101ac:	683b      	ldr	r3, [r7, #0]
 80101ae:	781b      	ldrb	r3, [r3, #0]
 80101b0:	009b      	lsls	r3, r3, #2
 80101b2:	4413      	add	r3, r2
 80101b4:	881b      	ldrh	r3, [r3, #0]
 80101b6:	b29b      	uxth	r3, r3
 80101b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80101bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80101c0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80101c4:	687a      	ldr	r2, [r7, #4]
 80101c6:	683b      	ldr	r3, [r7, #0]
 80101c8:	781b      	ldrb	r3, [r3, #0]
 80101ca:	009b      	lsls	r3, r3, #2
 80101cc:	441a      	add	r2, r3
 80101ce:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80101d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80101d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80101da:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80101de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80101e2:	b29b      	uxth	r3, r3
 80101e4:	8013      	strh	r3, [r2, #0]
 80101e6:	e01d      	b.n	8010224 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 80101e8:	687a      	ldr	r2, [r7, #4]
 80101ea:	683b      	ldr	r3, [r7, #0]
 80101ec:	781b      	ldrb	r3, [r3, #0]
 80101ee:	009b      	lsls	r3, r3, #2
 80101f0:	4413      	add	r3, r2
 80101f2:	881b      	ldrh	r3, [r3, #0]
 80101f4:	b29b      	uxth	r3, r3
 80101f6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80101fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80101fe:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8010202:	687a      	ldr	r2, [r7, #4]
 8010204:	683b      	ldr	r3, [r7, #0]
 8010206:	781b      	ldrb	r3, [r3, #0]
 8010208:	009b      	lsls	r3, r3, #2
 801020a:	441a      	add	r2, r3
 801020c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8010210:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010214:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010218:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801021c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010220:	b29b      	uxth	r3, r3
 8010222:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8010224:	683b      	ldr	r3, [r7, #0]
 8010226:	699a      	ldr	r2, [r3, #24]
 8010228:	683b      	ldr	r3, [r7, #0]
 801022a:	691b      	ldr	r3, [r3, #16]
 801022c:	429a      	cmp	r2, r3
 801022e:	d907      	bls.n	8010240 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8010230:	683b      	ldr	r3, [r7, #0]
 8010232:	699a      	ldr	r2, [r3, #24]
 8010234:	683b      	ldr	r3, [r7, #0]
 8010236:	691b      	ldr	r3, [r3, #16]
 8010238:	1ad2      	subs	r2, r2, r3
 801023a:	683b      	ldr	r3, [r7, #0]
 801023c:	619a      	str	r2, [r3, #24]
 801023e:	e054      	b.n	80102ea <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8010240:	683b      	ldr	r3, [r7, #0]
 8010242:	2200      	movs	r2, #0
 8010244:	619a      	str	r2, [r3, #24]
 8010246:	e050      	b.n	80102ea <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8010248:	683b      	ldr	r3, [r7, #0]
 801024a:	78db      	ldrb	r3, [r3, #3]
 801024c:	2b02      	cmp	r3, #2
 801024e:	d142      	bne.n	80102d6 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8010250:	683b      	ldr	r3, [r7, #0]
 8010252:	69db      	ldr	r3, [r3, #28]
 8010254:	2b00      	cmp	r3, #0
 8010256:	d048      	beq.n	80102ea <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8010258:	687a      	ldr	r2, [r7, #4]
 801025a:	683b      	ldr	r3, [r7, #0]
 801025c:	781b      	ldrb	r3, [r3, #0]
 801025e:	009b      	lsls	r3, r3, #2
 8010260:	4413      	add	r3, r2
 8010262:	881b      	ldrh	r3, [r3, #0]
 8010264:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8010268:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 801026c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010270:	2b00      	cmp	r3, #0
 8010272:	d005      	beq.n	8010280 <USB_EPStartXfer+0xa96>
 8010274:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8010278:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801027c:	2b00      	cmp	r3, #0
 801027e:	d10b      	bne.n	8010298 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8010280:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8010284:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8010288:	2b00      	cmp	r3, #0
 801028a:	d12e      	bne.n	80102ea <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801028c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8010290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010294:	2b00      	cmp	r3, #0
 8010296:	d128      	bne.n	80102ea <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8010298:	687a      	ldr	r2, [r7, #4]
 801029a:	683b      	ldr	r3, [r7, #0]
 801029c:	781b      	ldrb	r3, [r3, #0]
 801029e:	009b      	lsls	r3, r3, #2
 80102a0:	4413      	add	r3, r2
 80102a2:	881b      	ldrh	r3, [r3, #0]
 80102a4:	b29b      	uxth	r3, r3
 80102a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80102aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80102ae:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80102b2:	687a      	ldr	r2, [r7, #4]
 80102b4:	683b      	ldr	r3, [r7, #0]
 80102b6:	781b      	ldrb	r3, [r3, #0]
 80102b8:	009b      	lsls	r3, r3, #2
 80102ba:	441a      	add	r2, r3
 80102bc:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80102c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80102c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80102c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80102cc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80102d0:	b29b      	uxth	r3, r3
 80102d2:	8013      	strh	r3, [r2, #0]
 80102d4:	e009      	b.n	80102ea <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80102d6:	683b      	ldr	r3, [r7, #0]
 80102d8:	78db      	ldrb	r3, [r3, #3]
 80102da:	2b01      	cmp	r3, #1
 80102dc:	d103      	bne.n	80102e6 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80102de:	683b      	ldr	r3, [r7, #0]
 80102e0:	2200      	movs	r2, #0
 80102e2:	619a      	str	r2, [r3, #24]
 80102e4:	e001      	b.n	80102ea <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 80102e6:	2301      	movs	r3, #1
 80102e8:	e02a      	b.n	8010340 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80102ea:	687a      	ldr	r2, [r7, #4]
 80102ec:	683b      	ldr	r3, [r7, #0]
 80102ee:	781b      	ldrb	r3, [r3, #0]
 80102f0:	009b      	lsls	r3, r3, #2
 80102f2:	4413      	add	r3, r2
 80102f4:	881b      	ldrh	r3, [r3, #0]
 80102f6:	b29b      	uxth	r3, r3
 80102f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80102fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010300:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8010304:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8010308:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801030c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8010310:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8010314:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010318:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801031c:	687a      	ldr	r2, [r7, #4]
 801031e:	683b      	ldr	r3, [r7, #0]
 8010320:	781b      	ldrb	r3, [r3, #0]
 8010322:	009b      	lsls	r3, r3, #2
 8010324:	441a      	add	r2, r3
 8010326:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801032a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801032e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010332:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010336:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801033a:	b29b      	uxth	r3, r3
 801033c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801033e:	2300      	movs	r3, #0
}
 8010340:	4618      	mov	r0, r3
 8010342:	37b0      	adds	r7, #176	@ 0xb0
 8010344:	46bd      	mov	sp, r7
 8010346:	bd80      	pop	{r7, pc}

08010348 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010348:	b480      	push	{r7}
 801034a:	b085      	sub	sp, #20
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
 8010350:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8010352:	683b      	ldr	r3, [r7, #0]
 8010354:	785b      	ldrb	r3, [r3, #1]
 8010356:	2b00      	cmp	r3, #0
 8010358:	d020      	beq.n	801039c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801035a:	687a      	ldr	r2, [r7, #4]
 801035c:	683b      	ldr	r3, [r7, #0]
 801035e:	781b      	ldrb	r3, [r3, #0]
 8010360:	009b      	lsls	r3, r3, #2
 8010362:	4413      	add	r3, r2
 8010364:	881b      	ldrh	r3, [r3, #0]
 8010366:	b29b      	uxth	r3, r3
 8010368:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801036c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010370:	81bb      	strh	r3, [r7, #12]
 8010372:	89bb      	ldrh	r3, [r7, #12]
 8010374:	f083 0310 	eor.w	r3, r3, #16
 8010378:	81bb      	strh	r3, [r7, #12]
 801037a:	687a      	ldr	r2, [r7, #4]
 801037c:	683b      	ldr	r3, [r7, #0]
 801037e:	781b      	ldrb	r3, [r3, #0]
 8010380:	009b      	lsls	r3, r3, #2
 8010382:	441a      	add	r2, r3
 8010384:	89bb      	ldrh	r3, [r7, #12]
 8010386:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801038a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801038e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010392:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010396:	b29b      	uxth	r3, r3
 8010398:	8013      	strh	r3, [r2, #0]
 801039a:	e01f      	b.n	80103dc <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 801039c:	687a      	ldr	r2, [r7, #4]
 801039e:	683b      	ldr	r3, [r7, #0]
 80103a0:	781b      	ldrb	r3, [r3, #0]
 80103a2:	009b      	lsls	r3, r3, #2
 80103a4:	4413      	add	r3, r2
 80103a6:	881b      	ldrh	r3, [r3, #0]
 80103a8:	b29b      	uxth	r3, r3
 80103aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80103ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80103b2:	81fb      	strh	r3, [r7, #14]
 80103b4:	89fb      	ldrh	r3, [r7, #14]
 80103b6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80103ba:	81fb      	strh	r3, [r7, #14]
 80103bc:	687a      	ldr	r2, [r7, #4]
 80103be:	683b      	ldr	r3, [r7, #0]
 80103c0:	781b      	ldrb	r3, [r3, #0]
 80103c2:	009b      	lsls	r3, r3, #2
 80103c4:	441a      	add	r2, r3
 80103c6:	89fb      	ldrh	r3, [r7, #14]
 80103c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80103cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80103d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80103d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80103d8:	b29b      	uxth	r3, r3
 80103da:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80103dc:	2300      	movs	r3, #0
}
 80103de:	4618      	mov	r0, r3
 80103e0:	3714      	adds	r7, #20
 80103e2:	46bd      	mov	sp, r7
 80103e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103e8:	4770      	bx	lr

080103ea <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80103ea:	b480      	push	{r7}
 80103ec:	b087      	sub	sp, #28
 80103ee:	af00      	add	r7, sp, #0
 80103f0:	6078      	str	r0, [r7, #4]
 80103f2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80103f4:	683b      	ldr	r3, [r7, #0]
 80103f6:	785b      	ldrb	r3, [r3, #1]
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d04c      	beq.n	8010496 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80103fc:	687a      	ldr	r2, [r7, #4]
 80103fe:	683b      	ldr	r3, [r7, #0]
 8010400:	781b      	ldrb	r3, [r3, #0]
 8010402:	009b      	lsls	r3, r3, #2
 8010404:	4413      	add	r3, r2
 8010406:	881b      	ldrh	r3, [r3, #0]
 8010408:	823b      	strh	r3, [r7, #16]
 801040a:	8a3b      	ldrh	r3, [r7, #16]
 801040c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010410:	2b00      	cmp	r3, #0
 8010412:	d01b      	beq.n	801044c <USB_EPClearStall+0x62>
 8010414:	687a      	ldr	r2, [r7, #4]
 8010416:	683b      	ldr	r3, [r7, #0]
 8010418:	781b      	ldrb	r3, [r3, #0]
 801041a:	009b      	lsls	r3, r3, #2
 801041c:	4413      	add	r3, r2
 801041e:	881b      	ldrh	r3, [r3, #0]
 8010420:	b29b      	uxth	r3, r3
 8010422:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801042a:	81fb      	strh	r3, [r7, #14]
 801042c:	687a      	ldr	r2, [r7, #4]
 801042e:	683b      	ldr	r3, [r7, #0]
 8010430:	781b      	ldrb	r3, [r3, #0]
 8010432:	009b      	lsls	r3, r3, #2
 8010434:	441a      	add	r2, r3
 8010436:	89fb      	ldrh	r3, [r7, #14]
 8010438:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801043c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010440:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010444:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010448:	b29b      	uxth	r3, r3
 801044a:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 801044c:	683b      	ldr	r3, [r7, #0]
 801044e:	78db      	ldrb	r3, [r3, #3]
 8010450:	2b01      	cmp	r3, #1
 8010452:	d06c      	beq.n	801052e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010454:	687a      	ldr	r2, [r7, #4]
 8010456:	683b      	ldr	r3, [r7, #0]
 8010458:	781b      	ldrb	r3, [r3, #0]
 801045a:	009b      	lsls	r3, r3, #2
 801045c:	4413      	add	r3, r2
 801045e:	881b      	ldrh	r3, [r3, #0]
 8010460:	b29b      	uxth	r3, r3
 8010462:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010466:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801046a:	81bb      	strh	r3, [r7, #12]
 801046c:	89bb      	ldrh	r3, [r7, #12]
 801046e:	f083 0320 	eor.w	r3, r3, #32
 8010472:	81bb      	strh	r3, [r7, #12]
 8010474:	687a      	ldr	r2, [r7, #4]
 8010476:	683b      	ldr	r3, [r7, #0]
 8010478:	781b      	ldrb	r3, [r3, #0]
 801047a:	009b      	lsls	r3, r3, #2
 801047c:	441a      	add	r2, r3
 801047e:	89bb      	ldrh	r3, [r7, #12]
 8010480:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010484:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010488:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801048c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010490:	b29b      	uxth	r3, r3
 8010492:	8013      	strh	r3, [r2, #0]
 8010494:	e04b      	b.n	801052e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010496:	687a      	ldr	r2, [r7, #4]
 8010498:	683b      	ldr	r3, [r7, #0]
 801049a:	781b      	ldrb	r3, [r3, #0]
 801049c:	009b      	lsls	r3, r3, #2
 801049e:	4413      	add	r3, r2
 80104a0:	881b      	ldrh	r3, [r3, #0]
 80104a2:	82fb      	strh	r3, [r7, #22]
 80104a4:	8afb      	ldrh	r3, [r7, #22]
 80104a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d01b      	beq.n	80104e6 <USB_EPClearStall+0xfc>
 80104ae:	687a      	ldr	r2, [r7, #4]
 80104b0:	683b      	ldr	r3, [r7, #0]
 80104b2:	781b      	ldrb	r3, [r3, #0]
 80104b4:	009b      	lsls	r3, r3, #2
 80104b6:	4413      	add	r3, r2
 80104b8:	881b      	ldrh	r3, [r3, #0]
 80104ba:	b29b      	uxth	r3, r3
 80104bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80104c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80104c4:	82bb      	strh	r3, [r7, #20]
 80104c6:	687a      	ldr	r2, [r7, #4]
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	781b      	ldrb	r3, [r3, #0]
 80104cc:	009b      	lsls	r3, r3, #2
 80104ce:	441a      	add	r2, r3
 80104d0:	8abb      	ldrh	r3, [r7, #20]
 80104d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80104d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80104da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80104de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80104e2:	b29b      	uxth	r3, r3
 80104e4:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80104e6:	687a      	ldr	r2, [r7, #4]
 80104e8:	683b      	ldr	r3, [r7, #0]
 80104ea:	781b      	ldrb	r3, [r3, #0]
 80104ec:	009b      	lsls	r3, r3, #2
 80104ee:	4413      	add	r3, r2
 80104f0:	881b      	ldrh	r3, [r3, #0]
 80104f2:	b29b      	uxth	r3, r3
 80104f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80104f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80104fc:	827b      	strh	r3, [r7, #18]
 80104fe:	8a7b      	ldrh	r3, [r7, #18]
 8010500:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010504:	827b      	strh	r3, [r7, #18]
 8010506:	8a7b      	ldrh	r3, [r7, #18]
 8010508:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801050c:	827b      	strh	r3, [r7, #18]
 801050e:	687a      	ldr	r2, [r7, #4]
 8010510:	683b      	ldr	r3, [r7, #0]
 8010512:	781b      	ldrb	r3, [r3, #0]
 8010514:	009b      	lsls	r3, r3, #2
 8010516:	441a      	add	r2, r3
 8010518:	8a7b      	ldrh	r3, [r7, #18]
 801051a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801051e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010522:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010526:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801052a:	b29b      	uxth	r3, r3
 801052c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801052e:	2300      	movs	r3, #0
}
 8010530:	4618      	mov	r0, r3
 8010532:	371c      	adds	r7, #28
 8010534:	46bd      	mov	sp, r7
 8010536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053a:	4770      	bx	lr

0801053c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 801053c:	b480      	push	{r7}
 801053e:	b083      	sub	sp, #12
 8010540:	af00      	add	r7, sp, #0
 8010542:	6078      	str	r0, [r7, #4]
 8010544:	460b      	mov	r3, r1
 8010546:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8010548:	78fb      	ldrb	r3, [r7, #3]
 801054a:	2b00      	cmp	r3, #0
 801054c:	d103      	bne.n	8010556 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	2280      	movs	r2, #128	@ 0x80
 8010552:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8010556:	2300      	movs	r3, #0
}
 8010558:	4618      	mov	r0, r3
 801055a:	370c      	adds	r7, #12
 801055c:	46bd      	mov	sp, r7
 801055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010562:	4770      	bx	lr

08010564 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8010564:	b480      	push	{r7}
 8010566:	b083      	sub	sp, #12
 8010568:	af00      	add	r7, sp, #0
 801056a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8010572:	b29b      	uxth	r3, r3
 8010574:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010578:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801057c:	b29a      	uxth	r2, r3
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8010584:	2300      	movs	r3, #0
}
 8010586:	4618      	mov	r0, r3
 8010588:	370c      	adds	r7, #12
 801058a:	46bd      	mov	sp, r7
 801058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010590:	4770      	bx	lr

08010592 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8010592:	b480      	push	{r7}
 8010594:	b085      	sub	sp, #20
 8010596:	af00      	add	r7, sp, #0
 8010598:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80105a0:	b29b      	uxth	r3, r3
 80105a2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80105a4:	68fb      	ldr	r3, [r7, #12]
}
 80105a6:	4618      	mov	r0, r3
 80105a8:	3714      	adds	r7, #20
 80105aa:	46bd      	mov	sp, r7
 80105ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b0:	4770      	bx	lr

080105b2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80105b2:	b480      	push	{r7}
 80105b4:	b08b      	sub	sp, #44	@ 0x2c
 80105b6:	af00      	add	r7, sp, #0
 80105b8:	60f8      	str	r0, [r7, #12]
 80105ba:	60b9      	str	r1, [r7, #8]
 80105bc:	4611      	mov	r1, r2
 80105be:	461a      	mov	r2, r3
 80105c0:	460b      	mov	r3, r1
 80105c2:	80fb      	strh	r3, [r7, #6]
 80105c4:	4613      	mov	r3, r2
 80105c6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80105c8:	88bb      	ldrh	r3, [r7, #4]
 80105ca:	3301      	adds	r3, #1
 80105cc:	085b      	lsrs	r3, r3, #1
 80105ce:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80105d4:	68bb      	ldr	r3, [r7, #8]
 80105d6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80105d8:	88fa      	ldrh	r2, [r7, #6]
 80105da:	697b      	ldr	r3, [r7, #20]
 80105dc:	4413      	add	r3, r2
 80105de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80105e2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80105e4:	69bb      	ldr	r3, [r7, #24]
 80105e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80105e8:	e01c      	b.n	8010624 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 80105ea:	69fb      	ldr	r3, [r7, #28]
 80105ec:	781b      	ldrb	r3, [r3, #0]
 80105ee:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80105f0:	69fb      	ldr	r3, [r7, #28]
 80105f2:	3301      	adds	r3, #1
 80105f4:	781b      	ldrb	r3, [r3, #0]
 80105f6:	b21b      	sxth	r3, r3
 80105f8:	021b      	lsls	r3, r3, #8
 80105fa:	b21a      	sxth	r2, r3
 80105fc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010600:	4313      	orrs	r3, r2
 8010602:	b21b      	sxth	r3, r3
 8010604:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8010606:	6a3b      	ldr	r3, [r7, #32]
 8010608:	8a7a      	ldrh	r2, [r7, #18]
 801060a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 801060c:	6a3b      	ldr	r3, [r7, #32]
 801060e:	3302      	adds	r3, #2
 8010610:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8010612:	69fb      	ldr	r3, [r7, #28]
 8010614:	3301      	adds	r3, #1
 8010616:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8010618:	69fb      	ldr	r3, [r7, #28]
 801061a:	3301      	adds	r3, #1
 801061c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801061e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010620:	3b01      	subs	r3, #1
 8010622:	627b      	str	r3, [r7, #36]	@ 0x24
 8010624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010626:	2b00      	cmp	r3, #0
 8010628:	d1df      	bne.n	80105ea <USB_WritePMA+0x38>
  }
}
 801062a:	bf00      	nop
 801062c:	bf00      	nop
 801062e:	372c      	adds	r7, #44	@ 0x2c
 8010630:	46bd      	mov	sp, r7
 8010632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010636:	4770      	bx	lr

08010638 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8010638:	b480      	push	{r7}
 801063a:	b08b      	sub	sp, #44	@ 0x2c
 801063c:	af00      	add	r7, sp, #0
 801063e:	60f8      	str	r0, [r7, #12]
 8010640:	60b9      	str	r1, [r7, #8]
 8010642:	4611      	mov	r1, r2
 8010644:	461a      	mov	r2, r3
 8010646:	460b      	mov	r3, r1
 8010648:	80fb      	strh	r3, [r7, #6]
 801064a:	4613      	mov	r3, r2
 801064c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 801064e:	88bb      	ldrh	r3, [r7, #4]
 8010650:	085b      	lsrs	r3, r3, #1
 8010652:	b29b      	uxth	r3, r3
 8010654:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8010656:	68fb      	ldr	r3, [r7, #12]
 8010658:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801065a:	68bb      	ldr	r3, [r7, #8]
 801065c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 801065e:	88fa      	ldrh	r2, [r7, #6]
 8010660:	697b      	ldr	r3, [r7, #20]
 8010662:	4413      	add	r3, r2
 8010664:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010668:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 801066a:	69bb      	ldr	r3, [r7, #24]
 801066c:	627b      	str	r3, [r7, #36]	@ 0x24
 801066e:	e018      	b.n	80106a2 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8010670:	6a3b      	ldr	r3, [r7, #32]
 8010672:	881b      	ldrh	r3, [r3, #0]
 8010674:	b29b      	uxth	r3, r3
 8010676:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8010678:	6a3b      	ldr	r3, [r7, #32]
 801067a:	3302      	adds	r3, #2
 801067c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 801067e:	693b      	ldr	r3, [r7, #16]
 8010680:	b2da      	uxtb	r2, r3
 8010682:	69fb      	ldr	r3, [r7, #28]
 8010684:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8010686:	69fb      	ldr	r3, [r7, #28]
 8010688:	3301      	adds	r3, #1
 801068a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 801068c:	693b      	ldr	r3, [r7, #16]
 801068e:	0a1b      	lsrs	r3, r3, #8
 8010690:	b2da      	uxtb	r2, r3
 8010692:	69fb      	ldr	r3, [r7, #28]
 8010694:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8010696:	69fb      	ldr	r3, [r7, #28]
 8010698:	3301      	adds	r3, #1
 801069a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801069c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801069e:	3b01      	subs	r3, #1
 80106a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80106a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d1e3      	bne.n	8010670 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80106a8:	88bb      	ldrh	r3, [r7, #4]
 80106aa:	f003 0301 	and.w	r3, r3, #1
 80106ae:	b29b      	uxth	r3, r3
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	d007      	beq.n	80106c4 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80106b4:	6a3b      	ldr	r3, [r7, #32]
 80106b6:	881b      	ldrh	r3, [r3, #0]
 80106b8:	b29b      	uxth	r3, r3
 80106ba:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80106bc:	693b      	ldr	r3, [r7, #16]
 80106be:	b2da      	uxtb	r2, r3
 80106c0:	69fb      	ldr	r3, [r7, #28]
 80106c2:	701a      	strb	r2, [r3, #0]
  }
}
 80106c4:	bf00      	nop
 80106c6:	372c      	adds	r7, #44	@ 0x2c
 80106c8:	46bd      	mov	sp, r7
 80106ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ce:	4770      	bx	lr

080106d0 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80106d0:	b580      	push	{r7, lr}
 80106d2:	b084      	sub	sp, #16
 80106d4:	af00      	add	r7, sp, #0
 80106d6:	6078      	str	r0, [r7, #4]
 80106d8:	460b      	mov	r3, r1
 80106da:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 80106dc:	f44f 7021 	mov.w	r0, #644	@ 0x284
 80106e0:	f007 fc98 	bl	8018014 <USBD_static_malloc>
 80106e4:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d109      	bne.n	8010700 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	32b0      	adds	r2, #176	@ 0xb0
 80106f6:	2100      	movs	r1, #0
 80106f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80106fc:	2302      	movs	r3, #2
 80106fe:	e06e      	b.n	80107de <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	32b0      	adds	r2, #176	@ 0xb0
 801070a:	68f9      	ldr	r1, [r7, #12]
 801070c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	32b0      	adds	r2, #176	@ 0xb0
 801071a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	7c1b      	ldrb	r3, [r3, #16]
 8010728:	2b00      	cmp	r3, #0
 801072a:	d12b      	bne.n	8010784 <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 801072c:	4b2e      	ldr	r3, [pc, #184]	@ (80107e8 <USBD_MSC_Init+0x118>)
 801072e:	7819      	ldrb	r1, [r3, #0]
 8010730:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010734:	2202      	movs	r2, #2
 8010736:	6878      	ldr	r0, [r7, #4]
 8010738:	f007 faf3 	bl	8017d22 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 801073c:	4b2a      	ldr	r3, [pc, #168]	@ (80107e8 <USBD_MSC_Init+0x118>)
 801073e:	781b      	ldrb	r3, [r3, #0]
 8010740:	f003 020f 	and.w	r2, r3, #15
 8010744:	6879      	ldr	r1, [r7, #4]
 8010746:	4613      	mov	r3, r2
 8010748:	009b      	lsls	r3, r3, #2
 801074a:	4413      	add	r3, r2
 801074c:	009b      	lsls	r3, r3, #2
 801074e:	440b      	add	r3, r1
 8010750:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8010754:	2201      	movs	r2, #1
 8010756:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8010758:	4b24      	ldr	r3, [pc, #144]	@ (80107ec <USBD_MSC_Init+0x11c>)
 801075a:	7819      	ldrb	r1, [r3, #0]
 801075c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010760:	2202      	movs	r2, #2
 8010762:	6878      	ldr	r0, [r7, #4]
 8010764:	f007 fadd 	bl	8017d22 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 8010768:	4b20      	ldr	r3, [pc, #128]	@ (80107ec <USBD_MSC_Init+0x11c>)
 801076a:	781b      	ldrb	r3, [r3, #0]
 801076c:	f003 020f 	and.w	r2, r3, #15
 8010770:	6879      	ldr	r1, [r7, #4]
 8010772:	4613      	mov	r3, r2
 8010774:	009b      	lsls	r3, r3, #2
 8010776:	4413      	add	r3, r2
 8010778:	009b      	lsls	r3, r3, #2
 801077a:	440b      	add	r3, r1
 801077c:	3323      	adds	r3, #35	@ 0x23
 801077e:	2201      	movs	r2, #1
 8010780:	701a      	strb	r2, [r3, #0]
 8010782:	e028      	b.n	80107d6 <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8010784:	4b18      	ldr	r3, [pc, #96]	@ (80107e8 <USBD_MSC_Init+0x118>)
 8010786:	7819      	ldrb	r1, [r3, #0]
 8010788:	2340      	movs	r3, #64	@ 0x40
 801078a:	2202      	movs	r2, #2
 801078c:	6878      	ldr	r0, [r7, #4]
 801078e:	f007 fac8 	bl	8017d22 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 8010792:	4b15      	ldr	r3, [pc, #84]	@ (80107e8 <USBD_MSC_Init+0x118>)
 8010794:	781b      	ldrb	r3, [r3, #0]
 8010796:	f003 020f 	and.w	r2, r3, #15
 801079a:	6879      	ldr	r1, [r7, #4]
 801079c:	4613      	mov	r3, r2
 801079e:	009b      	lsls	r3, r3, #2
 80107a0:	4413      	add	r3, r2
 80107a2:	009b      	lsls	r3, r3, #2
 80107a4:	440b      	add	r3, r1
 80107a6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80107aa:	2201      	movs	r2, #1
 80107ac:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 80107ae:	4b0f      	ldr	r3, [pc, #60]	@ (80107ec <USBD_MSC_Init+0x11c>)
 80107b0:	7819      	ldrb	r1, [r3, #0]
 80107b2:	2340      	movs	r3, #64	@ 0x40
 80107b4:	2202      	movs	r2, #2
 80107b6:	6878      	ldr	r0, [r7, #4]
 80107b8:	f007 fab3 	bl	8017d22 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 80107bc:	4b0b      	ldr	r3, [pc, #44]	@ (80107ec <USBD_MSC_Init+0x11c>)
 80107be:	781b      	ldrb	r3, [r3, #0]
 80107c0:	f003 020f 	and.w	r2, r3, #15
 80107c4:	6879      	ldr	r1, [r7, #4]
 80107c6:	4613      	mov	r3, r2
 80107c8:	009b      	lsls	r3, r3, #2
 80107ca:	4413      	add	r3, r2
 80107cc:	009b      	lsls	r3, r3, #2
 80107ce:	440b      	add	r3, r1
 80107d0:	3323      	adds	r3, #35	@ 0x23
 80107d2:	2201      	movs	r2, #1
 80107d4:	701a      	strb	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 80107d6:	6878      	ldr	r0, [r7, #4]
 80107d8:	f000 fa30 	bl	8010c3c <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 80107dc:	2300      	movs	r3, #0
}
 80107de:	4618      	mov	r0, r3
 80107e0:	3710      	adds	r7, #16
 80107e2:	46bd      	mov	sp, r7
 80107e4:	bd80      	pop	{r7, pc}
 80107e6:	bf00      	nop
 80107e8:	2000009f 	.word	0x2000009f
 80107ec:	2000009e 	.word	0x2000009e

080107f0 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80107f0:	b580      	push	{r7, lr}
 80107f2:	b082      	sub	sp, #8
 80107f4:	af00      	add	r7, sp, #0
 80107f6:	6078      	str	r0, [r7, #4]
 80107f8:	460b      	mov	r3, r1
 80107fa:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 80107fc:	4b26      	ldr	r3, [pc, #152]	@ (8010898 <USBD_MSC_DeInit+0xa8>)
 80107fe:	781b      	ldrb	r3, [r3, #0]
 8010800:	4619      	mov	r1, r3
 8010802:	6878      	ldr	r0, [r7, #4]
 8010804:	f007 fab3 	bl	8017d6e <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 8010808:	4b23      	ldr	r3, [pc, #140]	@ (8010898 <USBD_MSC_DeInit+0xa8>)
 801080a:	781b      	ldrb	r3, [r3, #0]
 801080c:	f003 020f 	and.w	r2, r3, #15
 8010810:	6879      	ldr	r1, [r7, #4]
 8010812:	4613      	mov	r3, r2
 8010814:	009b      	lsls	r3, r3, #2
 8010816:	4413      	add	r3, r2
 8010818:	009b      	lsls	r3, r3, #2
 801081a:	440b      	add	r3, r1
 801081c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8010820:	2200      	movs	r2, #0
 8010822:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 8010824:	4b1d      	ldr	r3, [pc, #116]	@ (801089c <USBD_MSC_DeInit+0xac>)
 8010826:	781b      	ldrb	r3, [r3, #0]
 8010828:	4619      	mov	r1, r3
 801082a:	6878      	ldr	r0, [r7, #4]
 801082c:	f007 fa9f 	bl	8017d6e <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 8010830:	4b1a      	ldr	r3, [pc, #104]	@ (801089c <USBD_MSC_DeInit+0xac>)
 8010832:	781b      	ldrb	r3, [r3, #0]
 8010834:	f003 020f 	and.w	r2, r3, #15
 8010838:	6879      	ldr	r1, [r7, #4]
 801083a:	4613      	mov	r3, r2
 801083c:	009b      	lsls	r3, r3, #2
 801083e:	4413      	add	r3, r2
 8010840:	009b      	lsls	r3, r3, #2
 8010842:	440b      	add	r3, r1
 8010844:	3323      	adds	r3, #35	@ 0x23
 8010846:	2200      	movs	r2, #0
 8010848:	701a      	strb	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	32b0      	adds	r2, #176	@ 0xb0
 8010854:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010858:	2b00      	cmp	r3, #0
 801085a:	d018      	beq.n	801088e <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 801085c:	6878      	ldr	r0, [r7, #4]
 801085e:	f000 fa6b 	bl	8010d38 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	32b0      	adds	r2, #176	@ 0xb0
 801086c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010870:	4618      	mov	r0, r3
 8010872:	f007 fbdd 	bl	8018030 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	32b0      	adds	r2, #176	@ 0xb0
 8010880:	2100      	movs	r1, #0
 8010882:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	2200      	movs	r2, #0
 801088a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801088e:	2300      	movs	r3, #0
}
 8010890:	4618      	mov	r0, r3
 8010892:	3708      	adds	r7, #8
 8010894:	46bd      	mov	sp, r7
 8010896:	bd80      	pop	{r7, pc}
 8010898:	2000009f 	.word	0x2000009f
 801089c:	2000009e 	.word	0x2000009e

080108a0 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80108a0:	b580      	push	{r7, lr}
 80108a2:	b086      	sub	sp, #24
 80108a4:	af00      	add	r7, sp, #0
 80108a6:	6078      	str	r0, [r7, #4]
 80108a8:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	32b0      	adds	r2, #176	@ 0xb0
 80108b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108b8:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 80108ba:	2300      	movs	r3, #0
 80108bc:	75fb      	strb	r3, [r7, #23]
  uint32_t max_lun;
  uint16_t status_info = 0U;
 80108be:	2300      	movs	r3, #0
 80108c0:	817b      	strh	r3, [r7, #10]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 80108c2:	693b      	ldr	r3, [r7, #16]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d101      	bne.n	80108cc <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 80108c8:	2303      	movs	r3, #3
 80108ca:	e0e5      	b.n	8010a98 <USBD_MSC_Setup+0x1f8>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80108cc:	683b      	ldr	r3, [r7, #0]
 80108ce:	781b      	ldrb	r3, [r3, #0]
 80108d0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d058      	beq.n	801098a <USBD_MSC_Setup+0xea>
 80108d8:	2b20      	cmp	r3, #32
 80108da:	f040 80d5 	bne.w	8010a88 <USBD_MSC_Setup+0x1e8>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 80108de:	683b      	ldr	r3, [r7, #0]
 80108e0:	785b      	ldrb	r3, [r3, #1]
 80108e2:	2bfe      	cmp	r3, #254	@ 0xfe
 80108e4:	d002      	beq.n	80108ec <USBD_MSC_Setup+0x4c>
 80108e6:	2bff      	cmp	r3, #255	@ 0xff
 80108e8:	d02f      	beq.n	801094a <USBD_MSC_Setup+0xaa>
 80108ea:	e046      	b.n	801097a <USBD_MSC_Setup+0xda>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 80108ec:	683b      	ldr	r3, [r7, #0]
 80108ee:	885b      	ldrh	r3, [r3, #2]
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d123      	bne.n	801093c <USBD_MSC_Setup+0x9c>
 80108f4:	683b      	ldr	r3, [r7, #0]
 80108f6:	88db      	ldrh	r3, [r3, #6]
 80108f8:	2b01      	cmp	r3, #1
 80108fa:	d11f      	bne.n	801093c <USBD_MSC_Setup+0x9c>
              ((req->bmRequest & 0x80U) == 0x80U))
 80108fc:	683b      	ldr	r3, [r7, #0]
 80108fe:	781b      	ldrb	r3, [r3, #0]
 8010900:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8010902:	2b00      	cmp	r3, #0
 8010904:	da1a      	bge.n	801093c <USBD_MSC_Setup+0x9c>
          {
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801090c:	687a      	ldr	r2, [r7, #4]
 801090e:	33b0      	adds	r3, #176	@ 0xb0
 8010910:	009b      	lsls	r3, r3, #2
 8010912:	4413      	add	r3, r2
 8010914:	685b      	ldr	r3, [r3, #4]
 8010916:	699b      	ldr	r3, [r3, #24]
 8010918:	4798      	blx	r3
 801091a:	4603      	mov	r3, r0
 801091c:	60fb      	str	r3, [r7, #12]
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	2b02      	cmp	r3, #2
 8010922:	bf28      	it	cs
 8010924:	2302      	movcs	r3, #2
 8010926:	461a      	mov	r2, r3
 8010928:	693b      	ldr	r3, [r7, #16]
 801092a:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 801092c:	693b      	ldr	r3, [r7, #16]
 801092e:	2201      	movs	r2, #1
 8010930:	4619      	mov	r1, r3
 8010932:	6878      	ldr	r0, [r7, #4]
 8010934:	f003 f9a2 	bl	8013c7c <USBD_CtlSendData>
 8010938:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801093a:	e025      	b.n	8010988 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 801093c:	6839      	ldr	r1, [r7, #0]
 801093e:	6878      	ldr	r0, [r7, #4]
 8010940:	f003 f91f 	bl	8013b82 <USBD_CtlError>
            ret = USBD_FAIL;
 8010944:	2303      	movs	r3, #3
 8010946:	75fb      	strb	r3, [r7, #23]
          break;
 8010948:	e01e      	b.n	8010988 <USBD_MSC_Setup+0xe8>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 801094a:	683b      	ldr	r3, [r7, #0]
 801094c:	885b      	ldrh	r3, [r3, #2]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d10c      	bne.n	801096c <USBD_MSC_Setup+0xcc>
 8010952:	683b      	ldr	r3, [r7, #0]
 8010954:	88db      	ldrh	r3, [r3, #6]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d108      	bne.n	801096c <USBD_MSC_Setup+0xcc>
              ((req->bmRequest & 0x80U) != 0x80U))
 801095a:	683b      	ldr	r3, [r7, #0]
 801095c:	781b      	ldrb	r3, [r3, #0]
 801095e:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8010960:	2b00      	cmp	r3, #0
 8010962:	db03      	blt.n	801096c <USBD_MSC_Setup+0xcc>
          {
            MSC_BOT_Reset(pdev);
 8010964:	6878      	ldr	r0, [r7, #4]
 8010966:	f000 f9b3 	bl	8010cd0 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801096a:	e00d      	b.n	8010988 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 801096c:	6839      	ldr	r1, [r7, #0]
 801096e:	6878      	ldr	r0, [r7, #4]
 8010970:	f003 f907 	bl	8013b82 <USBD_CtlError>
            ret = USBD_FAIL;
 8010974:	2303      	movs	r3, #3
 8010976:	75fb      	strb	r3, [r7, #23]
          break;
 8010978:	e006      	b.n	8010988 <USBD_MSC_Setup+0xe8>

        default:
          USBD_CtlError(pdev, req);
 801097a:	6839      	ldr	r1, [r7, #0]
 801097c:	6878      	ldr	r0, [r7, #4]
 801097e:	f003 f900 	bl	8013b82 <USBD_CtlError>
          ret = USBD_FAIL;
 8010982:	2303      	movs	r3, #3
 8010984:	75fb      	strb	r3, [r7, #23]
          break;
 8010986:	bf00      	nop
      }
      break;
 8010988:	e085      	b.n	8010a96 <USBD_MSC_Setup+0x1f6>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801098a:	683b      	ldr	r3, [r7, #0]
 801098c:	785b      	ldrb	r3, [r3, #1]
 801098e:	2b0b      	cmp	r3, #11
 8010990:	d871      	bhi.n	8010a76 <USBD_MSC_Setup+0x1d6>
 8010992:	a201      	add	r2, pc, #4	@ (adr r2, 8010998 <USBD_MSC_Setup+0xf8>)
 8010994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010998:	080109c9 	.word	0x080109c9
 801099c:	08010a45 	.word	0x08010a45
 80109a0:	08010a77 	.word	0x08010a77
 80109a4:	08010a77 	.word	0x08010a77
 80109a8:	08010a77 	.word	0x08010a77
 80109ac:	08010a77 	.word	0x08010a77
 80109b0:	08010a77 	.word	0x08010a77
 80109b4:	08010a77 	.word	0x08010a77
 80109b8:	08010a77 	.word	0x08010a77
 80109bc:	08010a77 	.word	0x08010a77
 80109c0:	080109f3 	.word	0x080109f3
 80109c4:	08010a1d 	.word	0x08010a1d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80109ce:	b2db      	uxtb	r3, r3
 80109d0:	2b03      	cmp	r3, #3
 80109d2:	d107      	bne.n	80109e4 <USBD_MSC_Setup+0x144>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80109d4:	f107 030a 	add.w	r3, r7, #10
 80109d8:	2202      	movs	r2, #2
 80109da:	4619      	mov	r1, r3
 80109dc:	6878      	ldr	r0, [r7, #4]
 80109de:	f003 f94d 	bl	8013c7c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80109e2:	e050      	b.n	8010a86 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 80109e4:	6839      	ldr	r1, [r7, #0]
 80109e6:	6878      	ldr	r0, [r7, #4]
 80109e8:	f003 f8cb 	bl	8013b82 <USBD_CtlError>
            ret = USBD_FAIL;
 80109ec:	2303      	movs	r3, #3
 80109ee:	75fb      	strb	r3, [r7, #23]
          break;
 80109f0:	e049      	b.n	8010a86 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80109f8:	b2db      	uxtb	r3, r3
 80109fa:	2b03      	cmp	r3, #3
 80109fc:	d107      	bne.n	8010a0e <USBD_MSC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 80109fe:	693b      	ldr	r3, [r7, #16]
 8010a00:	3304      	adds	r3, #4
 8010a02:	2201      	movs	r2, #1
 8010a04:	4619      	mov	r1, r3
 8010a06:	6878      	ldr	r0, [r7, #4]
 8010a08:	f003 f938 	bl	8013c7c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010a0c:	e03b      	b.n	8010a86 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 8010a0e:	6839      	ldr	r1, [r7, #0]
 8010a10:	6878      	ldr	r0, [r7, #4]
 8010a12:	f003 f8b6 	bl	8013b82 <USBD_CtlError>
            ret = USBD_FAIL;
 8010a16:	2303      	movs	r3, #3
 8010a18:	75fb      	strb	r3, [r7, #23]
          break;
 8010a1a:	e034      	b.n	8010a86 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010a22:	b2db      	uxtb	r3, r3
 8010a24:	2b03      	cmp	r3, #3
 8010a26:	d106      	bne.n	8010a36 <USBD_MSC_Setup+0x196>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 8010a28:	683b      	ldr	r3, [r7, #0]
 8010a2a:	885b      	ldrh	r3, [r3, #2]
 8010a2c:	b2db      	uxtb	r3, r3
 8010a2e:	461a      	mov	r2, r3
 8010a30:	693b      	ldr	r3, [r7, #16]
 8010a32:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010a34:	e027      	b.n	8010a86 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 8010a36:	6839      	ldr	r1, [r7, #0]
 8010a38:	6878      	ldr	r0, [r7, #4]
 8010a3a:	f003 f8a2 	bl	8013b82 <USBD_CtlError>
            ret = USBD_FAIL;
 8010a3e:	2303      	movs	r3, #3
 8010a40:	75fb      	strb	r3, [r7, #23]
          break;
 8010a42:	e020      	b.n	8010a86 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010a4a:	b2db      	uxtb	r3, r3
 8010a4c:	2b03      	cmp	r3, #3
 8010a4e:	d119      	bne.n	8010a84 <USBD_MSC_Setup+0x1e4>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 8010a50:	683b      	ldr	r3, [r7, #0]
 8010a52:	885b      	ldrh	r3, [r3, #2]
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d115      	bne.n	8010a84 <USBD_MSC_Setup+0x1e4>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8010a58:	683b      	ldr	r3, [r7, #0]
 8010a5a:	889b      	ldrh	r3, [r3, #4]
 8010a5c:	b2db      	uxtb	r3, r3
 8010a5e:	4619      	mov	r1, r3
 8010a60:	6878      	ldr	r0, [r7, #4]
 8010a62:	f007 f9a3 	bl	8017dac <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8010a66:	683b      	ldr	r3, [r7, #0]
 8010a68:	889b      	ldrh	r3, [r3, #4]
 8010a6a:	b2db      	uxtb	r3, r3
 8010a6c:	4619      	mov	r1, r3
 8010a6e:	6878      	ldr	r0, [r7, #4]
 8010a70:	f000 fb30 	bl	80110d4 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 8010a74:	e006      	b.n	8010a84 <USBD_MSC_Setup+0x1e4>

        default:
          USBD_CtlError(pdev, req);
 8010a76:	6839      	ldr	r1, [r7, #0]
 8010a78:	6878      	ldr	r0, [r7, #4]
 8010a7a:	f003 f882 	bl	8013b82 <USBD_CtlError>
          ret = USBD_FAIL;
 8010a7e:	2303      	movs	r3, #3
 8010a80:	75fb      	strb	r3, [r7, #23]
          break;
 8010a82:	e000      	b.n	8010a86 <USBD_MSC_Setup+0x1e6>
          break;
 8010a84:	bf00      	nop
      }
      break;
 8010a86:	e006      	b.n	8010a96 <USBD_MSC_Setup+0x1f6>

    default:
      USBD_CtlError(pdev, req);
 8010a88:	6839      	ldr	r1, [r7, #0]
 8010a8a:	6878      	ldr	r0, [r7, #4]
 8010a8c:	f003 f879 	bl	8013b82 <USBD_CtlError>
      ret = USBD_FAIL;
 8010a90:	2303      	movs	r3, #3
 8010a92:	75fb      	strb	r3, [r7, #23]
      break;
 8010a94:	bf00      	nop
  }

  return (uint8_t)ret;
 8010a96:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a98:	4618      	mov	r0, r3
 8010a9a:	3718      	adds	r7, #24
 8010a9c:	46bd      	mov	sp, r7
 8010a9e:	bd80      	pop	{r7, pc}

08010aa0 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010aa0:	b580      	push	{r7, lr}
 8010aa2:	b082      	sub	sp, #8
 8010aa4:	af00      	add	r7, sp, #0
 8010aa6:	6078      	str	r0, [r7, #4]
 8010aa8:	460b      	mov	r3, r1
 8010aaa:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 8010aac:	78fb      	ldrb	r3, [r7, #3]
 8010aae:	4619      	mov	r1, r3
 8010ab0:	6878      	ldr	r0, [r7, #4]
 8010ab2:	f000 f959 	bl	8010d68 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 8010ab6:	2300      	movs	r3, #0
}
 8010ab8:	4618      	mov	r0, r3
 8010aba:	3708      	adds	r7, #8
 8010abc:	46bd      	mov	sp, r7
 8010abe:	bd80      	pop	{r7, pc}

08010ac0 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010ac0:	b580      	push	{r7, lr}
 8010ac2:	b082      	sub	sp, #8
 8010ac4:	af00      	add	r7, sp, #0
 8010ac6:	6078      	str	r0, [r7, #4]
 8010ac8:	460b      	mov	r3, r1
 8010aca:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 8010acc:	78fb      	ldrb	r3, [r7, #3]
 8010ace:	4619      	mov	r1, r3
 8010ad0:	6878      	ldr	r0, [r7, #4]
 8010ad2:	f000 f983 	bl	8010ddc <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 8010ad6:	2300      	movs	r3, #0
}
 8010ad8:	4618      	mov	r0, r3
 8010ada:	3708      	adds	r7, #8
 8010adc:	46bd      	mov	sp, r7
 8010ade:	bd80      	pop	{r7, pc}

08010ae0 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	b084      	sub	sp, #16
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8010ae8:	2181      	movs	r1, #129	@ 0x81
 8010aea:	4812      	ldr	r0, [pc, #72]	@ (8010b34 <USBD_MSC_GetHSCfgDesc+0x54>)
 8010aec:	f002 f9e7 	bl	8012ebe <USBD_GetEpDesc>
 8010af0:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8010af2:	2101      	movs	r1, #1
 8010af4:	480f      	ldr	r0, [pc, #60]	@ (8010b34 <USBD_MSC_GetHSCfgDesc+0x54>)
 8010af6:	f002 f9e2 	bl	8012ebe <USBD_GetEpDesc>
 8010afa:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d006      	beq.n	8010b10 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	2200      	movs	r2, #0
 8010b06:	711a      	strb	r2, [r3, #4]
 8010b08:	2200      	movs	r2, #0
 8010b0a:	f042 0202 	orr.w	r2, r2, #2
 8010b0e:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8010b10:	68bb      	ldr	r3, [r7, #8]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d006      	beq.n	8010b24 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8010b16:	68bb      	ldr	r3, [r7, #8]
 8010b18:	2200      	movs	r2, #0
 8010b1a:	711a      	strb	r2, [r3, #4]
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	f042 0202 	orr.w	r2, r2, #2
 8010b22:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	2220      	movs	r2, #32
 8010b28:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8010b2a:	4b02      	ldr	r3, [pc, #8]	@ (8010b34 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 8010b2c:	4618      	mov	r0, r3
 8010b2e:	3710      	adds	r7, #16
 8010b30:	46bd      	mov	sp, r7
 8010b32:	bd80      	pop	{r7, pc}
 8010b34:	20000074 	.word	0x20000074

08010b38 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 8010b38:	b580      	push	{r7, lr}
 8010b3a:	b084      	sub	sp, #16
 8010b3c:	af00      	add	r7, sp, #0
 8010b3e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8010b40:	2181      	movs	r1, #129	@ 0x81
 8010b42:	4812      	ldr	r0, [pc, #72]	@ (8010b8c <USBD_MSC_GetFSCfgDesc+0x54>)
 8010b44:	f002 f9bb 	bl	8012ebe <USBD_GetEpDesc>
 8010b48:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8010b4a:	2101      	movs	r1, #1
 8010b4c:	480f      	ldr	r0, [pc, #60]	@ (8010b8c <USBD_MSC_GetFSCfgDesc+0x54>)
 8010b4e:	f002 f9b6 	bl	8012ebe <USBD_GetEpDesc>
 8010b52:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d006      	beq.n	8010b68 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	2200      	movs	r2, #0
 8010b5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010b62:	711a      	strb	r2, [r3, #4]
 8010b64:	2200      	movs	r2, #0
 8010b66:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8010b68:	68bb      	ldr	r3, [r7, #8]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d006      	beq.n	8010b7c <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8010b6e:	68bb      	ldr	r3, [r7, #8]
 8010b70:	2200      	movs	r2, #0
 8010b72:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010b76:	711a      	strb	r2, [r3, #4]
 8010b78:	2200      	movs	r2, #0
 8010b7a:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	2220      	movs	r2, #32
 8010b80:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8010b82:	4b02      	ldr	r3, [pc, #8]	@ (8010b8c <USBD_MSC_GetFSCfgDesc+0x54>)
}
 8010b84:	4618      	mov	r0, r3
 8010b86:	3710      	adds	r7, #16
 8010b88:	46bd      	mov	sp, r7
 8010b8a:	bd80      	pop	{r7, pc}
 8010b8c:	20000074 	.word	0x20000074

08010b90 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b084      	sub	sp, #16
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8010b98:	2181      	movs	r1, #129	@ 0x81
 8010b9a:	4812      	ldr	r0, [pc, #72]	@ (8010be4 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 8010b9c:	f002 f98f 	bl	8012ebe <USBD_GetEpDesc>
 8010ba0:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8010ba2:	2101      	movs	r1, #1
 8010ba4:	480f      	ldr	r0, [pc, #60]	@ (8010be4 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 8010ba6:	f002 f98a 	bl	8012ebe <USBD_GetEpDesc>
 8010baa:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d006      	beq.n	8010bc0 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	2200      	movs	r2, #0
 8010bb6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010bba:	711a      	strb	r2, [r3, #4]
 8010bbc:	2200      	movs	r2, #0
 8010bbe:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8010bc0:	68bb      	ldr	r3, [r7, #8]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d006      	beq.n	8010bd4 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8010bc6:	68bb      	ldr	r3, [r7, #8]
 8010bc8:	2200      	movs	r2, #0
 8010bca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010bce:	711a      	strb	r2, [r3, #4]
 8010bd0:	2200      	movs	r2, #0
 8010bd2:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	2220      	movs	r2, #32
 8010bd8:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8010bda:	4b02      	ldr	r3, [pc, #8]	@ (8010be4 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 8010bdc:	4618      	mov	r0, r3
 8010bde:	3710      	adds	r7, #16
 8010be0:	46bd      	mov	sp, r7
 8010be2:	bd80      	pop	{r7, pc}
 8010be4:	20000074 	.word	0x20000074

08010be8 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8010be8:	b480      	push	{r7}
 8010bea:	b083      	sub	sp, #12
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	220a      	movs	r2, #10
 8010bf4:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 8010bf6:	4b03      	ldr	r3, [pc, #12]	@ (8010c04 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8010bf8:	4618      	mov	r0, r3
 8010bfa:	370c      	adds	r7, #12
 8010bfc:	46bd      	mov	sp, r7
 8010bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c02:	4770      	bx	lr
 8010c04:	20000094 	.word	0x20000094

08010c08 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 8010c08:	b480      	push	{r7}
 8010c0a:	b083      	sub	sp, #12
 8010c0c:	af00      	add	r7, sp, #0
 8010c0e:	6078      	str	r0, [r7, #4]
 8010c10:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8010c12:	683b      	ldr	r3, [r7, #0]
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	d101      	bne.n	8010c1c <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8010c18:	2303      	movs	r3, #3
 8010c1a:	e009      	b.n	8010c30 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010c22:	687a      	ldr	r2, [r7, #4]
 8010c24:	33b0      	adds	r3, #176	@ 0xb0
 8010c26:	009b      	lsls	r3, r3, #2
 8010c28:	4413      	add	r3, r2
 8010c2a:	683a      	ldr	r2, [r7, #0]
 8010c2c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8010c2e:	2300      	movs	r3, #0
}
 8010c30:	4618      	mov	r0, r3
 8010c32:	370c      	adds	r7, #12
 8010c34:	46bd      	mov	sp, r7
 8010c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c3a:	4770      	bx	lr

08010c3c <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 8010c3c:	b580      	push	{r7, lr}
 8010c3e:	b084      	sub	sp, #16
 8010c40:	af00      	add	r7, sp, #0
 8010c42:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	32b0      	adds	r2, #176	@ 0xb0
 8010c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c52:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010c54:	68fb      	ldr	r3, [r7, #12]
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d032      	beq.n	8010cc0 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	2200      	movs	r2, #0
 8010c5e:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	2200      	movs	r2, #0
 8010c64:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	2200      	movs	r2, #0
 8010c6a:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	2200      	movs	r2, #0
 8010c72:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	2200      	movs	r2, #0
 8010c7a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010c84:	687a      	ldr	r2, [r7, #4]
 8010c86:	33b0      	adds	r3, #176	@ 0xb0
 8010c88:	009b      	lsls	r3, r3, #2
 8010c8a:	4413      	add	r3, r2
 8010c8c:	685b      	ldr	r3, [r3, #4]
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	2000      	movs	r0, #0
 8010c92:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 8010c94:	4b0c      	ldr	r3, [pc, #48]	@ (8010cc8 <MSC_BOT_Init+0x8c>)
 8010c96:	781b      	ldrb	r3, [r3, #0]
 8010c98:	4619      	mov	r1, r3
 8010c9a:	6878      	ldr	r0, [r7, #4]
 8010c9c:	f007 f886 	bl	8017dac <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 8010ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8010ccc <MSC_BOT_Init+0x90>)
 8010ca2:	781b      	ldrb	r3, [r3, #0]
 8010ca4:	4619      	mov	r1, r3
 8010ca6:	6878      	ldr	r0, [r7, #4]
 8010ca8:	f007 f880 	bl	8017dac <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8010cac:	4b06      	ldr	r3, [pc, #24]	@ (8010cc8 <MSC_BOT_Init+0x8c>)
 8010cae:	7819      	ldrb	r1, [r3, #0]
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8010cb6:	231f      	movs	r3, #31
 8010cb8:	6878      	ldr	r0, [r7, #4]
 8010cba:	f007 f940 	bl	8017f3e <USBD_LL_PrepareReceive>
 8010cbe:	e000      	b.n	8010cc2 <MSC_BOT_Init+0x86>
    return;
 8010cc0:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8010cc2:	3710      	adds	r7, #16
 8010cc4:	46bd      	mov	sp, r7
 8010cc6:	bd80      	pop	{r7, pc}
 8010cc8:	2000009f 	.word	0x2000009f
 8010ccc:	2000009e 	.word	0x2000009e

08010cd0 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	b084      	sub	sp, #16
 8010cd4:	af00      	add	r7, sp, #0
 8010cd6:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	32b0      	adds	r2, #176	@ 0xb0
 8010ce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ce6:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d01b      	beq.n	8010d26 <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	2200      	movs	r2, #0
 8010cf2:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	2201      	movs	r2, #1
 8010cf8:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 8010cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8010d30 <MSC_BOT_Reset+0x60>)
 8010cfc:	781b      	ldrb	r3, [r3, #0]
 8010cfe:	4619      	mov	r1, r3
 8010d00:	6878      	ldr	r0, [r7, #4]
 8010d02:	f007 f891 	bl	8017e28 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 8010d06:	4b0b      	ldr	r3, [pc, #44]	@ (8010d34 <MSC_BOT_Reset+0x64>)
 8010d08:	781b      	ldrb	r3, [r3, #0]
 8010d0a:	4619      	mov	r1, r3
 8010d0c:	6878      	ldr	r0, [r7, #4]
 8010d0e:	f007 f88b 	bl	8017e28 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8010d12:	4b08      	ldr	r3, [pc, #32]	@ (8010d34 <MSC_BOT_Reset+0x64>)
 8010d14:	7819      	ldrb	r1, [r3, #0]
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8010d1c:	231f      	movs	r3, #31
 8010d1e:	6878      	ldr	r0, [r7, #4]
 8010d20:	f007 f90d 	bl	8017f3e <USBD_LL_PrepareReceive>
 8010d24:	e000      	b.n	8010d28 <MSC_BOT_Reset+0x58>
    return;
 8010d26:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8010d28:	3710      	adds	r7, #16
 8010d2a:	46bd      	mov	sp, r7
 8010d2c:	bd80      	pop	{r7, pc}
 8010d2e:	bf00      	nop
 8010d30:	2000009e 	.word	0x2000009e
 8010d34:	2000009f 	.word	0x2000009f

08010d38 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8010d38:	b480      	push	{r7}
 8010d3a:	b085      	sub	sp, #20
 8010d3c:	af00      	add	r7, sp, #0
 8010d3e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	32b0      	adds	r2, #176	@ 0xb0
 8010d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d4e:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 8010d50:	68fb      	ldr	r3, [r7, #12]
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d002      	beq.n	8010d5c <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	2200      	movs	r2, #0
 8010d5a:	721a      	strb	r2, [r3, #8]
  }
}
 8010d5c:	bf00      	nop
 8010d5e:	3714      	adds	r7, #20
 8010d60:	46bd      	mov	sp, r7
 8010d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d66:	4770      	bx	lr

08010d68 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010d68:	b580      	push	{r7, lr}
 8010d6a:	b084      	sub	sp, #16
 8010d6c:	af00      	add	r7, sp, #0
 8010d6e:	6078      	str	r0, [r7, #4]
 8010d70:	460b      	mov	r3, r1
 8010d72:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	32b0      	adds	r2, #176	@ 0xb0
 8010d7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d82:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d020      	beq.n	8010dcc <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	7a1b      	ldrb	r3, [r3, #8]
 8010d8e:	2b02      	cmp	r3, #2
 8010d90:	d005      	beq.n	8010d9e <MSC_BOT_DataIn+0x36>
 8010d92:	2b02      	cmp	r3, #2
 8010d94:	db1c      	blt.n	8010dd0 <MSC_BOT_DataIn+0x68>
 8010d96:	3b03      	subs	r3, #3
 8010d98:	2b01      	cmp	r3, #1
 8010d9a:	d819      	bhi.n	8010dd0 <MSC_BOT_DataIn+0x68>
 8010d9c:	e011      	b.n	8010dc2 <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010da4:	68fb      	ldr	r3, [r7, #12]
 8010da6:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8010daa:	461a      	mov	r2, r3
 8010dac:	6878      	ldr	r0, [r7, #4]
 8010dae:	f000 f9cb 	bl	8011148 <SCSI_ProcessCmd>
 8010db2:	4603      	mov	r3, r0
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	da0d      	bge.n	8010dd4 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8010db8:	2101      	movs	r1, #1
 8010dba:	6878      	ldr	r0, [r7, #4]
 8010dbc:	f000 f90e 	bl	8010fdc <MSC_BOT_SendCSW>
      }
      break;
 8010dc0:	e008      	b.n	8010dd4 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8010dc2:	2100      	movs	r1, #0
 8010dc4:	6878      	ldr	r0, [r7, #4]
 8010dc6:	f000 f909 	bl	8010fdc <MSC_BOT_SendCSW>
      break;
 8010dca:	e004      	b.n	8010dd6 <MSC_BOT_DataIn+0x6e>
    return;
 8010dcc:	bf00      	nop
 8010dce:	e002      	b.n	8010dd6 <MSC_BOT_DataIn+0x6e>

    default:
      break;
 8010dd0:	bf00      	nop
 8010dd2:	e000      	b.n	8010dd6 <MSC_BOT_DataIn+0x6e>
      break;
 8010dd4:	bf00      	nop
  }
}
 8010dd6:	3710      	adds	r7, #16
 8010dd8:	46bd      	mov	sp, r7
 8010dda:	bd80      	pop	{r7, pc}

08010ddc <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010ddc:	b580      	push	{r7, lr}
 8010dde:	b084      	sub	sp, #16
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	6078      	str	r0, [r7, #4]
 8010de4:	460b      	mov	r3, r1
 8010de6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	32b0      	adds	r2, #176	@ 0xb0
 8010df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010df6:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8010df8:	68fb      	ldr	r3, [r7, #12]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d01c      	beq.n	8010e38 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	7a1b      	ldrb	r3, [r3, #8]
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d002      	beq.n	8010e0c <MSC_BOT_DataOut+0x30>
 8010e06:	2b01      	cmp	r3, #1
 8010e08:	d004      	beq.n	8010e14 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 8010e0a:	e018      	b.n	8010e3e <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 8010e0c:	6878      	ldr	r0, [r7, #4]
 8010e0e:	f000 f819 	bl	8010e44 <MSC_BOT_CBW_Decode>
      break;
 8010e12:	e014      	b.n	8010e3e <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8010e20:	461a      	mov	r2, r3
 8010e22:	6878      	ldr	r0, [r7, #4]
 8010e24:	f000 f990 	bl	8011148 <SCSI_ProcessCmd>
 8010e28:	4603      	mov	r3, r0
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	da06      	bge.n	8010e3c <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8010e2e:	2101      	movs	r1, #1
 8010e30:	6878      	ldr	r0, [r7, #4]
 8010e32:	f000 f8d3 	bl	8010fdc <MSC_BOT_SendCSW>
      break;
 8010e36:	e001      	b.n	8010e3c <MSC_BOT_DataOut+0x60>
    return;
 8010e38:	bf00      	nop
 8010e3a:	e000      	b.n	8010e3e <MSC_BOT_DataOut+0x62>
      break;
 8010e3c:	bf00      	nop
  }
}
 8010e3e:	3710      	adds	r7, #16
 8010e40:	46bd      	mov	sp, r7
 8010e42:	bd80      	pop	{r7, pc}

08010e44 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 8010e44:	b580      	push	{r7, lr}
 8010e46:	b084      	sub	sp, #16
 8010e48:	af00      	add	r7, sp, #0
 8010e4a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	32b0      	adds	r2, #176	@ 0xb0
 8010e56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e5a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d07c      	beq.n	8010f5c <MSC_BOT_CBW_Decode+0x118>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8010e68:	68fb      	ldr	r3, [r7, #12]
 8010e6a:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8010e6e:	68fb      	ldr	r3, [r7, #12]
 8010e70:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8010e7a:	4b3b      	ldr	r3, [pc, #236]	@ (8010f68 <MSC_BOT_CBW_Decode+0x124>)
 8010e7c:	781b      	ldrb	r3, [r3, #0]
 8010e7e:	4619      	mov	r1, r3
 8010e80:	6878      	ldr	r0, [r7, #4]
 8010e82:	f007 f87d 	bl	8017f80 <USBD_LL_GetRxDataSize>
 8010e86:	4603      	mov	r3, r0
 8010e88:	2b1f      	cmp	r3, #31
 8010e8a:	d117      	bne.n	8010ebc <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8010e8c:	68fb      	ldr	r3, [r7, #12]
 8010e8e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8010e92:	4a36      	ldr	r2, [pc, #216]	@ (8010f6c <MSC_BOT_CBW_Decode+0x128>)
 8010e94:	4293      	cmp	r3, r2
 8010e96:	d111      	bne.n	8010ebc <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8010e98:	68fb      	ldr	r3, [r7, #12]
 8010e9a:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
 8010e9e:	461a      	mov	r2, r3
 8010ea0:	68fb      	ldr	r3, [r7, #12]
 8010ea2:	681b      	ldr	r3, [r3, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8010ea4:	429a      	cmp	r2, r3
 8010ea6:	d809      	bhi.n	8010ebc <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8010ea8:	68fb      	ldr	r3, [r7, #12]
 8010eaa:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d004      	beq.n	8010ebc <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bCBLength > 16U))
 8010eb2:	68fb      	ldr	r3, [r7, #12]
 8010eb4:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8010eb8:	2b10      	cmp	r3, #16
 8010eba:	d90e      	bls.n	8010eda <MSC_BOT_CBW_Decode+0x96>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010ec2:	2320      	movs	r3, #32
 8010ec4:	2205      	movs	r2, #5
 8010ec6:	6878      	ldr	r0, [r7, #4]
 8010ec8:	f000 fe85 	bl	8011bd6 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8010ecc:	68fb      	ldr	r3, [r7, #12]
 8010ece:	2202      	movs	r2, #2
 8010ed0:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 8010ed2:	6878      	ldr	r0, [r7, #4]
 8010ed4:	f000 f8bc 	bl	8011050 <MSC_BOT_Abort>
 8010ed8:	e043      	b.n	8010f62 <MSC_BOT_CBW_Decode+0x11e>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8010ee6:	461a      	mov	r2, r3
 8010ee8:	6878      	ldr	r0, [r7, #4]
 8010eea:	f000 f92d 	bl	8011148 <SCSI_ProcessCmd>
 8010eee:	4603      	mov	r3, r0
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	da0c      	bge.n	8010f0e <MSC_BOT_CBW_Decode+0xca>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 8010ef4:	68fb      	ldr	r3, [r7, #12]
 8010ef6:	7a1b      	ldrb	r3, [r3, #8]
 8010ef8:	2b05      	cmp	r3, #5
 8010efa:	d104      	bne.n	8010f06 <MSC_BOT_CBW_Decode+0xc2>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8010efc:	2101      	movs	r1, #1
 8010efe:	6878      	ldr	r0, [r7, #4]
 8010f00:	f000 f86c 	bl	8010fdc <MSC_BOT_SendCSW>
 8010f04:	e02d      	b.n	8010f62 <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8010f06:	6878      	ldr	r0, [r7, #4]
 8010f08:	f000 f8a2 	bl	8011050 <MSC_BOT_Abort>
 8010f0c:	e029      	b.n	8010f62 <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	7a1b      	ldrb	r3, [r3, #8]
 8010f12:	2b02      	cmp	r3, #2
 8010f14:	d024      	beq.n	8010f60 <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8010f1a:	2b01      	cmp	r3, #1
 8010f1c:	d020      	beq.n	8010f60 <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 8010f1e:	68fb      	ldr	r3, [r7, #12]
 8010f20:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8010f22:	2b03      	cmp	r3, #3
 8010f24:	d01c      	beq.n	8010f60 <MSC_BOT_CBW_Decode+0x11c>
    {
      if (hmsc->bot_data_length > 0U)
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	68db      	ldr	r3, [r3, #12]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d009      	beq.n	8010f42 <MSC_BOT_CBW_Decode+0xfe>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 8010f2e:	68fb      	ldr	r3, [r7, #12]
 8010f30:	f103 0110 	add.w	r1, r3, #16
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	68db      	ldr	r3, [r3, #12]
 8010f38:	461a      	mov	r2, r3
 8010f3a:	6878      	ldr	r0, [r7, #4]
 8010f3c:	f000 f818 	bl	8010f70 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 8010f40:	e00f      	b.n	8010f62 <MSC_BOT_CBW_Decode+0x11e>
      }
      else if (hmsc->bot_data_length == 0U)
 8010f42:	68fb      	ldr	r3, [r7, #12]
 8010f44:	68db      	ldr	r3, [r3, #12]
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d104      	bne.n	8010f54 <MSC_BOT_CBW_Decode+0x110>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8010f4a:	2100      	movs	r1, #0
 8010f4c:	6878      	ldr	r0, [r7, #4]
 8010f4e:	f000 f845 	bl	8010fdc <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 8010f52:	e006      	b.n	8010f62 <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8010f54:	6878      	ldr	r0, [r7, #4]
 8010f56:	f000 f87b 	bl	8011050 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 8010f5a:	e002      	b.n	8010f62 <MSC_BOT_CBW_Decode+0x11e>
    return;
 8010f5c:	bf00      	nop
 8010f5e:	e000      	b.n	8010f62 <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    else
    {
      return;
 8010f60:	bf00      	nop
    }
  }
}
 8010f62:	3710      	adds	r7, #16
 8010f64:	46bd      	mov	sp, r7
 8010f66:	bd80      	pop	{r7, pc}
 8010f68:	2000009f 	.word	0x2000009f
 8010f6c:	43425355 	.word	0x43425355

08010f70 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 8010f70:	b580      	push	{r7, lr}
 8010f72:	b086      	sub	sp, #24
 8010f74:	af00      	add	r7, sp, #0
 8010f76:	60f8      	str	r0, [r7, #12]
 8010f78:	60b9      	str	r1, [r7, #8]
 8010f7a:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010f82:	68fb      	ldr	r3, [r7, #12]
 8010f84:	32b0      	adds	r2, #176	@ 0xb0
 8010f86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f8a:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010f8c:	697b      	ldr	r3, [r7, #20]
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d01e      	beq.n	8010fd0 <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 8010f92:	697b      	ldr	r3, [r7, #20]
 8010f94:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010f98:	687a      	ldr	r2, [r7, #4]
 8010f9a:	4293      	cmp	r3, r2
 8010f9c:	bf28      	it	cs
 8010f9e:	4613      	movcs	r3, r2
 8010fa0:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 8010fa2:	697b      	ldr	r3, [r7, #20]
 8010fa4:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	1ad2      	subs	r2, r2, r3
 8010fac:	697b      	ldr	r3, [r7, #20]
 8010fae:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8010fb2:	697b      	ldr	r3, [r7, #20]
 8010fb4:	2200      	movs	r2, #0
 8010fb6:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8010fba:	697b      	ldr	r3, [r7, #20]
 8010fbc:	2204      	movs	r2, #4
 8010fbe:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 8010fc0:	4b05      	ldr	r3, [pc, #20]	@ (8010fd8 <MSC_BOT_SendData+0x68>)
 8010fc2:	7819      	ldrb	r1, [r3, #0]
 8010fc4:	693b      	ldr	r3, [r7, #16]
 8010fc6:	68ba      	ldr	r2, [r7, #8]
 8010fc8:	68f8      	ldr	r0, [r7, #12]
 8010fca:	f006 ff97 	bl	8017efc <USBD_LL_Transmit>
 8010fce:	e000      	b.n	8010fd2 <MSC_BOT_SendData+0x62>
    return;
 8010fd0:	bf00      	nop
}
 8010fd2:	3718      	adds	r7, #24
 8010fd4:	46bd      	mov	sp, r7
 8010fd6:	bd80      	pop	{r7, pc}
 8010fd8:	2000009e 	.word	0x2000009e

08010fdc <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 8010fdc:	b580      	push	{r7, lr}
 8010fde:	b084      	sub	sp, #16
 8010fe0:	af00      	add	r7, sp, #0
 8010fe2:	6078      	str	r0, [r7, #4]
 8010fe4:	460b      	mov	r3, r1
 8010fe6:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	32b0      	adds	r2, #176	@ 0xb0
 8010ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ff6:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d01d      	beq.n	801103a <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	4a10      	ldr	r2, [pc, #64]	@ (8011044 <MSC_BOT_SendCSW+0x68>)
 8011002:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	78fa      	ldrb	r2, [r7, #3]
 801100a:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	2200      	movs	r2, #0
 8011012:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 8011014:	4b0c      	ldr	r3, [pc, #48]	@ (8011048 <MSC_BOT_SendCSW+0x6c>)
 8011016:	7819      	ldrb	r1, [r3, #0]
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 801101e:	230d      	movs	r3, #13
 8011020:	6878      	ldr	r0, [r7, #4]
 8011022:	f006 ff6b 	bl	8017efc <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8011026:	4b09      	ldr	r3, [pc, #36]	@ (801104c <MSC_BOT_SendCSW+0x70>)
 8011028:	7819      	ldrb	r1, [r3, #0]
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8011030:	231f      	movs	r3, #31
 8011032:	6878      	ldr	r0, [r7, #4]
 8011034:	f006 ff83 	bl	8017f3e <USBD_LL_PrepareReceive>
 8011038:	e000      	b.n	801103c <MSC_BOT_SendCSW+0x60>
    return;
 801103a:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 801103c:	3710      	adds	r7, #16
 801103e:	46bd      	mov	sp, r7
 8011040:	bd80      	pop	{r7, pc}
 8011042:	bf00      	nop
 8011044:	53425355 	.word	0x53425355
 8011048:	2000009e 	.word	0x2000009e
 801104c:	2000009f 	.word	0x2000009f

08011050 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 8011050:	b580      	push	{r7, lr}
 8011052:	b084      	sub	sp, #16
 8011054:	af00      	add	r7, sp, #0
 8011056:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	32b0      	adds	r2, #176	@ 0xb0
 8011062:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011066:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8011068:	68fb      	ldr	r3, [r7, #12]
 801106a:	2b00      	cmp	r3, #0
 801106c:	d02a      	beq.n	80110c4 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8011074:	2b00      	cmp	r3, #0
 8011076:	d10e      	bne.n	8011096 <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 801107e:	2b00      	cmp	r3, #0
 8011080:	d009      	beq.n	8011096 <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8011082:	68fb      	ldr	r3, [r7, #12]
 8011084:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 8011086:	2b00      	cmp	r3, #0
 8011088:	d105      	bne.n	8011096 <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 801108a:	4b10      	ldr	r3, [pc, #64]	@ (80110cc <MSC_BOT_Abort+0x7c>)
 801108c:	781b      	ldrb	r3, [r3, #0]
 801108e:	4619      	mov	r1, r3
 8011090:	6878      	ldr	r0, [r7, #4]
 8011092:	f006 feaa 	bl	8017dea <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8011096:	4b0e      	ldr	r3, [pc, #56]	@ (80110d0 <MSC_BOT_Abort+0x80>)
 8011098:	781b      	ldrb	r3, [r3, #0]
 801109a:	4619      	mov	r1, r3
 801109c:	6878      	ldr	r0, [r7, #4]
 801109e:	f006 fea4 	bl	8017dea <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	7a5b      	ldrb	r3, [r3, #9]
 80110a6:	2b02      	cmp	r3, #2
 80110a8:	d10d      	bne.n	80110c6 <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 80110aa:	4b09      	ldr	r3, [pc, #36]	@ (80110d0 <MSC_BOT_Abort+0x80>)
 80110ac:	781b      	ldrb	r3, [r3, #0]
 80110ae:	4619      	mov	r1, r3
 80110b0:	6878      	ldr	r0, [r7, #4]
 80110b2:	f006 fe9a 	bl	8017dea <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 80110b6:	4b05      	ldr	r3, [pc, #20]	@ (80110cc <MSC_BOT_Abort+0x7c>)
 80110b8:	781b      	ldrb	r3, [r3, #0]
 80110ba:	4619      	mov	r1, r3
 80110bc:	6878      	ldr	r0, [r7, #4]
 80110be:	f006 fe94 	bl	8017dea <USBD_LL_StallEP>
 80110c2:	e000      	b.n	80110c6 <MSC_BOT_Abort+0x76>
    return;
 80110c4:	bf00      	nop
  }
}
 80110c6:	3710      	adds	r7, #16
 80110c8:	46bd      	mov	sp, r7
 80110ca:	bd80      	pop	{r7, pc}
 80110cc:	2000009f 	.word	0x2000009f
 80110d0:	2000009e 	.word	0x2000009e

080110d4 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80110d4:	b580      	push	{r7, lr}
 80110d6:	b084      	sub	sp, #16
 80110d8:	af00      	add	r7, sp, #0
 80110da:	6078      	str	r0, [r7, #4]
 80110dc:	460b      	mov	r3, r1
 80110de:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	32b0      	adds	r2, #176	@ 0xb0
 80110ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80110ee:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d01d      	beq.n	8011132 <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 80110f6:	68fb      	ldr	r3, [r7, #12]
 80110f8:	7a5b      	ldrb	r3, [r3, #9]
 80110fa:	2b02      	cmp	r3, #2
 80110fc:	d10c      	bne.n	8011118 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 80110fe:	4b10      	ldr	r3, [pc, #64]	@ (8011140 <MSC_BOT_CplClrFeature+0x6c>)
 8011100:	781b      	ldrb	r3, [r3, #0]
 8011102:	4619      	mov	r1, r3
 8011104:	6878      	ldr	r0, [r7, #4]
 8011106:	f006 fe70 	bl	8017dea <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 801110a:	4b0e      	ldr	r3, [pc, #56]	@ (8011144 <MSC_BOT_CplClrFeature+0x70>)
 801110c:	781b      	ldrb	r3, [r3, #0]
 801110e:	4619      	mov	r1, r3
 8011110:	6878      	ldr	r0, [r7, #4]
 8011112:	f006 fe6a 	bl	8017dea <USBD_LL_StallEP>
 8011116:	e00f      	b.n	8011138 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8011118:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801111c:	2b00      	cmp	r3, #0
 801111e:	da0a      	bge.n	8011136 <MSC_BOT_CplClrFeature+0x62>
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	7a5b      	ldrb	r3, [r3, #9]
 8011124:	2b01      	cmp	r3, #1
 8011126:	d006      	beq.n	8011136 <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8011128:	2101      	movs	r1, #1
 801112a:	6878      	ldr	r0, [r7, #4]
 801112c:	f7ff ff56 	bl	8010fdc <MSC_BOT_SendCSW>
 8011130:	e002      	b.n	8011138 <MSC_BOT_CplClrFeature+0x64>
    return;
 8011132:	bf00      	nop
 8011134:	e000      	b.n	8011138 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 8011136:	bf00      	nop
  }
}
 8011138:	3710      	adds	r7, #16
 801113a:	46bd      	mov	sp, r7
 801113c:	bd80      	pop	{r7, pc}
 801113e:	bf00      	nop
 8011140:	2000009e 	.word	0x2000009e
 8011144:	2000009f 	.word	0x2000009f

08011148 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 8011148:	b580      	push	{r7, lr}
 801114a:	b086      	sub	sp, #24
 801114c:	af00      	add	r7, sp, #0
 801114e:	60f8      	str	r0, [r7, #12]
 8011150:	460b      	mov	r3, r1
 8011152:	607a      	str	r2, [r7, #4]
 8011154:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801115c:	68fb      	ldr	r3, [r7, #12]
 801115e:	32b0      	adds	r2, #176	@ 0xb0
 8011160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011164:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8011166:	693b      	ldr	r3, [r7, #16]
 8011168:	2b00      	cmp	r3, #0
 801116a:	d102      	bne.n	8011172 <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 801116c:	f04f 33ff 	mov.w	r3, #4294967295
 8011170:	e18f      	b.n	8011492 <SCSI_ProcessCmd+0x34a>
  }

  switch (cmd[0])
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	781b      	ldrb	r3, [r3, #0]
 8011176:	2b5a      	cmp	r3, #90	@ 0x5a
 8011178:	f300 80e0 	bgt.w	801133c <SCSI_ProcessCmd+0x1f4>
 801117c:	2b00      	cmp	r3, #0
 801117e:	da21      	bge.n	80111c4 <SCSI_ProcessCmd+0x7c>
 8011180:	e17c      	b.n	801147c <SCSI_ProcessCmd+0x334>
 8011182:	3b9e      	subs	r3, #158	@ 0x9e
 8011184:	2b0c      	cmp	r3, #12
 8011186:	f200 8179 	bhi.w	801147c <SCSI_ProcessCmd+0x334>
 801118a:	a201      	add	r2, pc, #4	@ (adr r2, 8011190 <SCSI_ProcessCmd+0x48>)
 801118c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011190:	080113ed 	.word	0x080113ed
 8011194:	0801147d 	.word	0x0801147d
 8011198:	08011459 	.word	0x08011459
 801119c:	0801147d 	.word	0x0801147d
 80111a0:	0801147d 	.word	0x0801147d
 80111a4:	0801147d 	.word	0x0801147d
 80111a8:	0801147d 	.word	0x0801147d
 80111ac:	0801147d 	.word	0x0801147d
 80111b0:	0801147d 	.word	0x0801147d
 80111b4:	0801147d 	.word	0x0801147d
 80111b8:	08011411 	.word	0x08011411
 80111bc:	0801147d 	.word	0x0801147d
 80111c0:	08011435 	.word	0x08011435
 80111c4:	2b5a      	cmp	r3, #90	@ 0x5a
 80111c6:	f200 8159 	bhi.w	801147c <SCSI_ProcessCmd+0x334>
 80111ca:	a201      	add	r2, pc, #4	@ (adr r2, 80111d0 <SCSI_ProcessCmd+0x88>)
 80111cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111d0:	0801134b 	.word	0x0801134b
 80111d4:	0801147d 	.word	0x0801147d
 80111d8:	0801147d 	.word	0x0801147d
 80111dc:	0801135d 	.word	0x0801135d
 80111e0:	0801147d 	.word	0x0801147d
 80111e4:	0801147d 	.word	0x0801147d
 80111e8:	0801147d 	.word	0x0801147d
 80111ec:	0801147d 	.word	0x0801147d
 80111f0:	0801147d 	.word	0x0801147d
 80111f4:	0801147d 	.word	0x0801147d
 80111f8:	0801147d 	.word	0x0801147d
 80111fc:	0801147d 	.word	0x0801147d
 8011200:	0801147d 	.word	0x0801147d
 8011204:	0801147d 	.word	0x0801147d
 8011208:	0801147d 	.word	0x0801147d
 801120c:	0801147d 	.word	0x0801147d
 8011210:	0801147d 	.word	0x0801147d
 8011214:	0801147d 	.word	0x0801147d
 8011218:	0801136f 	.word	0x0801136f
 801121c:	0801147d 	.word	0x0801147d
 8011220:	0801147d 	.word	0x0801147d
 8011224:	0801147d 	.word	0x0801147d
 8011228:	0801147d 	.word	0x0801147d
 801122c:	0801147d 	.word	0x0801147d
 8011230:	0801147d 	.word	0x0801147d
 8011234:	0801147d 	.word	0x0801147d
 8011238:	080113a5 	.word	0x080113a5
 801123c:	08011381 	.word	0x08011381
 8011240:	0801146b 	.word	0x0801146b
 8011244:	0801147d 	.word	0x0801147d
 8011248:	08011393 	.word	0x08011393
 801124c:	0801147d 	.word	0x0801147d
 8011250:	0801147d 	.word	0x0801147d
 8011254:	0801147d 	.word	0x0801147d
 8011258:	0801147d 	.word	0x0801147d
 801125c:	080113c9 	.word	0x080113c9
 8011260:	0801147d 	.word	0x0801147d
 8011264:	080113db 	.word	0x080113db
 8011268:	0801147d 	.word	0x0801147d
 801126c:	0801147d 	.word	0x0801147d
 8011270:	080113ff 	.word	0x080113ff
 8011274:	0801147d 	.word	0x0801147d
 8011278:	08011423 	.word	0x08011423
 801127c:	0801147d 	.word	0x0801147d
 8011280:	0801147d 	.word	0x0801147d
 8011284:	0801147d 	.word	0x0801147d
 8011288:	0801147d 	.word	0x0801147d
 801128c:	08011447 	.word	0x08011447
 8011290:	0801147d 	.word	0x0801147d
 8011294:	0801147d 	.word	0x0801147d
 8011298:	0801147d 	.word	0x0801147d
 801129c:	0801147d 	.word	0x0801147d
 80112a0:	0801147d 	.word	0x0801147d
 80112a4:	0801147d 	.word	0x0801147d
 80112a8:	0801147d 	.word	0x0801147d
 80112ac:	0801147d 	.word	0x0801147d
 80112b0:	0801147d 	.word	0x0801147d
 80112b4:	0801147d 	.word	0x0801147d
 80112b8:	0801147d 	.word	0x0801147d
 80112bc:	0801147d 	.word	0x0801147d
 80112c0:	0801147d 	.word	0x0801147d
 80112c4:	0801147d 	.word	0x0801147d
 80112c8:	0801147d 	.word	0x0801147d
 80112cc:	0801147d 	.word	0x0801147d
 80112d0:	0801147d 	.word	0x0801147d
 80112d4:	0801147d 	.word	0x0801147d
 80112d8:	0801147d 	.word	0x0801147d
 80112dc:	0801147d 	.word	0x0801147d
 80112e0:	0801147d 	.word	0x0801147d
 80112e4:	0801147d 	.word	0x0801147d
 80112e8:	0801147d 	.word	0x0801147d
 80112ec:	0801147d 	.word	0x0801147d
 80112f0:	0801147d 	.word	0x0801147d
 80112f4:	0801147d 	.word	0x0801147d
 80112f8:	0801147d 	.word	0x0801147d
 80112fc:	0801147d 	.word	0x0801147d
 8011300:	0801147d 	.word	0x0801147d
 8011304:	0801147d 	.word	0x0801147d
 8011308:	0801147d 	.word	0x0801147d
 801130c:	0801147d 	.word	0x0801147d
 8011310:	0801147d 	.word	0x0801147d
 8011314:	0801147d 	.word	0x0801147d
 8011318:	0801147d 	.word	0x0801147d
 801131c:	0801147d 	.word	0x0801147d
 8011320:	0801147d 	.word	0x0801147d
 8011324:	0801147d 	.word	0x0801147d
 8011328:	0801147d 	.word	0x0801147d
 801132c:	0801147d 	.word	0x0801147d
 8011330:	0801147d 	.word	0x0801147d
 8011334:	0801147d 	.word	0x0801147d
 8011338:	080113b7 	.word	0x080113b7
 801133c:	2baa      	cmp	r3, #170	@ 0xaa
 801133e:	f300 809d 	bgt.w	801147c <SCSI_ProcessCmd+0x334>
 8011342:	2b9e      	cmp	r3, #158	@ 0x9e
 8011344:	f6bf af1d 	bge.w	8011182 <SCSI_ProcessCmd+0x3a>
 8011348:	e098      	b.n	801147c <SCSI_ProcessCmd+0x334>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 801134a:	7afb      	ldrb	r3, [r7, #11]
 801134c:	687a      	ldr	r2, [r7, #4]
 801134e:	4619      	mov	r1, r3
 8011350:	68f8      	ldr	r0, [r7, #12]
 8011352:	f000 f8a3 	bl	801149c <SCSI_TestUnitReady>
 8011356:	4603      	mov	r3, r0
 8011358:	75fb      	strb	r3, [r7, #23]
      break;
 801135a:	e098      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 801135c:	7afb      	ldrb	r3, [r7, #11]
 801135e:	687a      	ldr	r2, [r7, #4]
 8011360:	4619      	mov	r1, r3
 8011362:	68f8      	ldr	r0, [r7, #12]
 8011364:	f000 fbb4 	bl	8011ad0 <SCSI_RequestSense>
 8011368:	4603      	mov	r3, r0
 801136a:	75fb      	strb	r3, [r7, #23]
      break;
 801136c:	e08f      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 801136e:	7afb      	ldrb	r3, [r7, #11]
 8011370:	687a      	ldr	r2, [r7, #4]
 8011372:	4619      	mov	r1, r3
 8011374:	68f8      	ldr	r0, [r7, #12]
 8011376:	f000 f8eb 	bl	8011550 <SCSI_Inquiry>
 801137a:	4603      	mov	r3, r0
 801137c:	75fb      	strb	r3, [r7, #23]
      break;
 801137e:	e086      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 8011380:	7afb      	ldrb	r3, [r7, #11]
 8011382:	687a      	ldr	r2, [r7, #4]
 8011384:	4619      	mov	r1, r3
 8011386:	68f8      	ldr	r0, [r7, #12]
 8011388:	f000 fc70 	bl	8011c6c <SCSI_StartStopUnit>
 801138c:	4603      	mov	r3, r0
 801138e:	75fb      	strb	r3, [r7, #23]
      break;
 8011390:	e07d      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 8011392:	7afb      	ldrb	r3, [r7, #11]
 8011394:	687a      	ldr	r2, [r7, #4]
 8011396:	4619      	mov	r1, r3
 8011398:	68f8      	ldr	r0, [r7, #12]
 801139a:	f000 fcbc 	bl	8011d16 <SCSI_AllowPreventRemovable>
 801139e:	4603      	mov	r3, r0
 80113a0:	75fb      	strb	r3, [r7, #23]
      break;
 80113a2:	e074      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 80113a4:	7afb      	ldrb	r3, [r7, #11]
 80113a6:	687a      	ldr	r2, [r7, #4]
 80113a8:	4619      	mov	r1, r3
 80113aa:	68f8      	ldr	r0, [r7, #12]
 80113ac:	f000 faf2 	bl	8011994 <SCSI_ModeSense6>
 80113b0:	4603      	mov	r3, r0
 80113b2:	75fb      	strb	r3, [r7, #23]
      break;
 80113b4:	e06b      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 80113b6:	7afb      	ldrb	r3, [r7, #11]
 80113b8:	687a      	ldr	r2, [r7, #4]
 80113ba:	4619      	mov	r1, r3
 80113bc:	68f8      	ldr	r0, [r7, #12]
 80113be:	f000 fb39 	bl	8011a34 <SCSI_ModeSense10>
 80113c2:	4603      	mov	r3, r0
 80113c4:	75fb      	strb	r3, [r7, #23]
      break;
 80113c6:	e062      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 80113c8:	7afb      	ldrb	r3, [r7, #11]
 80113ca:	687a      	ldr	r2, [r7, #4]
 80113cc:	4619      	mov	r1, r3
 80113ce:	68f8      	ldr	r0, [r7, #12]
 80113d0:	f000 fa64 	bl	801189c <SCSI_ReadFormatCapacity>
 80113d4:	4603      	mov	r3, r0
 80113d6:	75fb      	strb	r3, [r7, #23]
      break;
 80113d8:	e059      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 80113da:	7afb      	ldrb	r3, [r7, #11]
 80113dc:	687a      	ldr	r2, [r7, #4]
 80113de:	4619      	mov	r1, r3
 80113e0:	68f8      	ldr	r0, [r7, #12]
 80113e2:	f000 f931 	bl	8011648 <SCSI_ReadCapacity10>
 80113e6:	4603      	mov	r3, r0
 80113e8:	75fb      	strb	r3, [r7, #23]
      break;
 80113ea:	e050      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 80113ec:	7afb      	ldrb	r3, [r7, #11]
 80113ee:	687a      	ldr	r2, [r7, #4]
 80113f0:	4619      	mov	r1, r3
 80113f2:	68f8      	ldr	r0, [r7, #12]
 80113f4:	f000 f9a2 	bl	801173c <SCSI_ReadCapacity16>
 80113f8:	4603      	mov	r3, r0
 80113fa:	75fb      	strb	r3, [r7, #23]
      break;
 80113fc:	e047      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 80113fe:	7afb      	ldrb	r3, [r7, #11]
 8011400:	687a      	ldr	r2, [r7, #4]
 8011402:	4619      	mov	r1, r3
 8011404:	68f8      	ldr	r0, [r7, #12]
 8011406:	f000 fcb3 	bl	8011d70 <SCSI_Read10>
 801140a:	4603      	mov	r3, r0
 801140c:	75fb      	strb	r3, [r7, #23]
      break;
 801140e:	e03e      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 8011410:	7afb      	ldrb	r3, [r7, #11]
 8011412:	687a      	ldr	r2, [r7, #4]
 8011414:	4619      	mov	r1, r3
 8011416:	68f8      	ldr	r0, [r7, #12]
 8011418:	f000 fd54 	bl	8011ec4 <SCSI_Read12>
 801141c:	4603      	mov	r3, r0
 801141e:	75fb      	strb	r3, [r7, #23]
      break;
 8011420:	e035      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 8011422:	7afb      	ldrb	r3, [r7, #11]
 8011424:	687a      	ldr	r2, [r7, #4]
 8011426:	4619      	mov	r1, r3
 8011428:	68f8      	ldr	r0, [r7, #12]
 801142a:	f000 fe01 	bl	8012030 <SCSI_Write10>
 801142e:	4603      	mov	r3, r0
 8011430:	75fb      	strb	r3, [r7, #23]
      break;
 8011432:	e02c      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 8011434:	7afb      	ldrb	r3, [r7, #11]
 8011436:	687a      	ldr	r2, [r7, #4]
 8011438:	4619      	mov	r1, r3
 801143a:	68f8      	ldr	r0, [r7, #12]
 801143c:	f000 fed0 	bl	80121e0 <SCSI_Write12>
 8011440:	4603      	mov	r3, r0
 8011442:	75fb      	strb	r3, [r7, #23]
      break;
 8011444:	e023      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 8011446:	7afb      	ldrb	r3, [r7, #11]
 8011448:	687a      	ldr	r2, [r7, #4]
 801144a:	4619      	mov	r1, r3
 801144c:	68f8      	ldr	r0, [r7, #12]
 801144e:	f000 ffaf 	bl	80123b0 <SCSI_Verify10>
 8011452:	4603      	mov	r3, r0
 8011454:	75fb      	strb	r3, [r7, #23]
      break;
 8011456:	e01a      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_REPORT_LUNS:
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 8011458:	7afb      	ldrb	r3, [r7, #11]
 801145a:	687a      	ldr	r2, [r7, #4]
 801145c:	4619      	mov	r1, r3
 801145e:	68f8      	ldr	r0, [r7, #12]
 8011460:	f000 ffe8 	bl	8012434 <SCSI_ReportLuns>
 8011464:	4603      	mov	r3, r0
 8011466:	75fb      	strb	r3, [r7, #23]
      break;
 8011468:	e011      	b.n	801148e <SCSI_ProcessCmd+0x346>

    case SCSI_RECEIVE_DIAGNOSTIC_RESULTS:
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 801146a:	7afb      	ldrb	r3, [r7, #11]
 801146c:	687a      	ldr	r2, [r7, #4]
 801146e:	4619      	mov	r1, r3
 8011470:	68f8      	ldr	r0, [r7, #12]
 8011472:	f001 f833 	bl	80124dc <SCSI_ReceiveDiagnosticResults>
 8011476:	4603      	mov	r3, r0
 8011478:	75fb      	strb	r3, [r7, #23]
      break;
 801147a:	e008      	b.n	801148e <SCSI_ProcessCmd+0x346>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 801147c:	7af9      	ldrb	r1, [r7, #11]
 801147e:	2320      	movs	r3, #32
 8011480:	2205      	movs	r2, #5
 8011482:	68f8      	ldr	r0, [r7, #12]
 8011484:	f000 fba7 	bl	8011bd6 <SCSI_SenseCode>
      ret = -1;
 8011488:	23ff      	movs	r3, #255	@ 0xff
 801148a:	75fb      	strb	r3, [r7, #23]
      break;
 801148c:	bf00      	nop
  }

  return ret;
 801148e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011492:	4618      	mov	r0, r3
 8011494:	3718      	adds	r7, #24
 8011496:	46bd      	mov	sp, r7
 8011498:	bd80      	pop	{r7, pc}
 801149a:	bf00      	nop

0801149c <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801149c:	b580      	push	{r7, lr}
 801149e:	b086      	sub	sp, #24
 80114a0:	af00      	add	r7, sp, #0
 80114a2:	60f8      	str	r0, [r7, #12]
 80114a4:	460b      	mov	r3, r1
 80114a6:	607a      	str	r2, [r7, #4]
 80114a8:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	32b0      	adds	r2, #176	@ 0xb0
 80114b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80114b8:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80114ba:	697b      	ldr	r3, [r7, #20]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d102      	bne.n	80114c6 <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 80114c0:	f04f 33ff 	mov.w	r3, #4294967295
 80114c4:	e03f      	b.n	8011546 <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 80114c6:	697b      	ldr	r3, [r7, #20]
 80114c8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d00a      	beq.n	80114e6 <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80114d0:	697b      	ldr	r3, [r7, #20]
 80114d2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80114d6:	2320      	movs	r3, #32
 80114d8:	2205      	movs	r2, #5
 80114da:	68f8      	ldr	r0, [r7, #12]
 80114dc:	f000 fb7b 	bl	8011bd6 <SCSI_SenseCode>

    return -1;
 80114e0:	f04f 33ff 	mov.w	r3, #4294967295
 80114e4:	e02f      	b.n	8011546 <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 80114e6:	697b      	ldr	r3, [r7, #20]
 80114e8:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80114ec:	2b02      	cmp	r3, #2
 80114ee:	d10b      	bne.n	8011508 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80114f0:	7af9      	ldrb	r1, [r7, #11]
 80114f2:	233a      	movs	r3, #58	@ 0x3a
 80114f4:	2202      	movs	r2, #2
 80114f6:	68f8      	ldr	r0, [r7, #12]
 80114f8:	f000 fb6d 	bl	8011bd6 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 80114fc:	697b      	ldr	r3, [r7, #20]
 80114fe:	2205      	movs	r2, #5
 8011500:	721a      	strb	r2, [r3, #8]
    return -1;
 8011502:	f04f 33ff 	mov.w	r3, #4294967295
 8011506:	e01e      	b.n	8011546 <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801150e:	68fa      	ldr	r2, [r7, #12]
 8011510:	33b0      	adds	r3, #176	@ 0xb0
 8011512:	009b      	lsls	r3, r3, #2
 8011514:	4413      	add	r3, r2
 8011516:	685b      	ldr	r3, [r3, #4]
 8011518:	689b      	ldr	r3, [r3, #8]
 801151a:	7afa      	ldrb	r2, [r7, #11]
 801151c:	4610      	mov	r0, r2
 801151e:	4798      	blx	r3
 8011520:	4603      	mov	r3, r0
 8011522:	2b00      	cmp	r3, #0
 8011524:	d00b      	beq.n	801153e <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011526:	7af9      	ldrb	r1, [r7, #11]
 8011528:	233a      	movs	r3, #58	@ 0x3a
 801152a:	2202      	movs	r2, #2
 801152c:	68f8      	ldr	r0, [r7, #12]
 801152e:	f000 fb52 	bl	8011bd6 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8011532:	697b      	ldr	r3, [r7, #20]
 8011534:	2205      	movs	r2, #5
 8011536:	721a      	strb	r2, [r3, #8]

    return -1;
 8011538:	f04f 33ff 	mov.w	r3, #4294967295
 801153c:	e003      	b.n	8011546 <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 801153e:	697b      	ldr	r3, [r7, #20]
 8011540:	2200      	movs	r2, #0
 8011542:	60da      	str	r2, [r3, #12]

  return 0;
 8011544:	2300      	movs	r3, #0
}
 8011546:	4618      	mov	r0, r3
 8011548:	3718      	adds	r7, #24
 801154a:	46bd      	mov	sp, r7
 801154c:	bd80      	pop	{r7, pc}
	...

08011550 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011550:	b580      	push	{r7, lr}
 8011552:	b088      	sub	sp, #32
 8011554:	af00      	add	r7, sp, #0
 8011556:	60f8      	str	r0, [r7, #12]
 8011558:	460b      	mov	r3, r1
 801155a:	607a      	str	r2, [r7, #4]
 801155c:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	32b0      	adds	r2, #176	@ 0xb0
 8011568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801156c:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 801156e:	69bb      	ldr	r3, [r7, #24]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d102      	bne.n	801157a <SCSI_Inquiry+0x2a>
  {
    return -1;
 8011574:	f04f 33ff 	mov.w	r3, #4294967295
 8011578:	e05e      	b.n	8011638 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 801157a:	69bb      	ldr	r3, [r7, #24]
 801157c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8011580:	2b00      	cmp	r3, #0
 8011582:	d10a      	bne.n	801159a <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011584:	69bb      	ldr	r3, [r7, #24]
 8011586:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801158a:	2320      	movs	r3, #32
 801158c:	2205      	movs	r2, #5
 801158e:	68f8      	ldr	r0, [r7, #12]
 8011590:	f000 fb21 	bl	8011bd6 <SCSI_SenseCode>
    return -1;
 8011594:	f04f 33ff 	mov.w	r3, #4294967295
 8011598:	e04e      	b.n	8011638 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	3301      	adds	r3, #1
 801159e:	781b      	ldrb	r3, [r3, #0]
 80115a0:	f003 0301 	and.w	r3, r3, #1
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d020      	beq.n	80115ea <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	3302      	adds	r3, #2
 80115ac:	781b      	ldrb	r3, [r3, #0]
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d105      	bne.n	80115be <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 80115b2:	2206      	movs	r2, #6
 80115b4:	4922      	ldr	r1, [pc, #136]	@ (8011640 <SCSI_Inquiry+0xf0>)
 80115b6:	69b8      	ldr	r0, [r7, #24]
 80115b8:	f001 f908 	bl	80127cc <SCSI_UpdateBotData>
 80115bc:	e03b      	b.n	8011636 <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	3302      	adds	r3, #2
 80115c2:	781b      	ldrb	r3, [r3, #0]
 80115c4:	2b80      	cmp	r3, #128	@ 0x80
 80115c6:	d105      	bne.n	80115d4 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 80115c8:	2208      	movs	r2, #8
 80115ca:	491e      	ldr	r1, [pc, #120]	@ (8011644 <SCSI_Inquiry+0xf4>)
 80115cc:	69b8      	ldr	r0, [r7, #24]
 80115ce:	f001 f8fd 	bl	80127cc <SCSI_UpdateBotData>
 80115d2:	e030      	b.n	8011636 <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 80115d4:	69bb      	ldr	r3, [r7, #24]
 80115d6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80115da:	2324      	movs	r3, #36	@ 0x24
 80115dc:	2205      	movs	r2, #5
 80115de:	68f8      	ldr	r0, [r7, #12]
 80115e0:	f000 faf9 	bl	8011bd6 <SCSI_SenseCode>
                     INVALID_FIELD_IN_COMMAND);

      return -1;
 80115e4:	f04f 33ff 	mov.w	r3, #4294967295
 80115e8:	e026      	b.n	8011638 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 80115ea:	68fb      	ldr	r3, [r7, #12]
 80115ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80115f0:	68fa      	ldr	r2, [r7, #12]
 80115f2:	33b0      	adds	r3, #176	@ 0xb0
 80115f4:	009b      	lsls	r3, r3, #2
 80115f6:	4413      	add	r3, r2
 80115f8:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 80115fa:	69d9      	ldr	r1, [r3, #28]
 80115fc:	7afa      	ldrb	r2, [r7, #11]
 80115fe:	4613      	mov	r3, r2
 8011600:	00db      	lsls	r3, r3, #3
 8011602:	4413      	add	r3, r2
 8011604:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 8011606:	440b      	add	r3, r1
 8011608:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 801160a:	697b      	ldr	r3, [r7, #20]
 801160c:	3304      	adds	r3, #4
 801160e:	781b      	ldrb	r3, [r3, #0]
 8011610:	3305      	adds	r3, #5
 8011612:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	3304      	adds	r3, #4
 8011618:	781b      	ldrb	r3, [r3, #0]
 801161a:	461a      	mov	r2, r3
 801161c:	8bfb      	ldrh	r3, [r7, #30]
 801161e:	4293      	cmp	r3, r2
 8011620:	d303      	bcc.n	801162a <SCSI_Inquiry+0xda>
    {
      len = params[4];
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	3304      	adds	r3, #4
 8011626:	781b      	ldrb	r3, [r3, #0]
 8011628:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 801162a:	8bfb      	ldrh	r3, [r7, #30]
 801162c:	461a      	mov	r2, r3
 801162e:	6979      	ldr	r1, [r7, #20]
 8011630:	69b8      	ldr	r0, [r7, #24]
 8011632:	f001 f8cb 	bl	80127cc <SCSI_UpdateBotData>
  }

  return 0;
 8011636:	2300      	movs	r3, #0
}
 8011638:	4618      	mov	r0, r3
 801163a:	3720      	adds	r7, #32
 801163c:	46bd      	mov	sp, r7
 801163e:	bd80      	pop	{r7, pc}
 8011640:	200000a0 	.word	0x200000a0
 8011644:	200000a8 	.word	0x200000a8

08011648 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b088      	sub	sp, #32
 801164c:	af00      	add	r7, sp, #0
 801164e:	60f8      	str	r0, [r7, #12]
 8011650:	460b      	mov	r3, r1
 8011652:	607a      	str	r2, [r7, #4]
 8011654:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801165c:	68fb      	ldr	r3, [r7, #12]
 801165e:	32b0      	adds	r2, #176	@ 0xb0
 8011660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011664:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8011666:	7afb      	ldrb	r3, [r7, #11]
 8011668:	3326      	adds	r3, #38	@ 0x26
 801166a:	011b      	lsls	r3, r3, #4
 801166c:	69fa      	ldr	r2, [r7, #28]
 801166e:	4413      	add	r3, r2
 8011670:	3304      	adds	r3, #4
 8011672:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8011674:	69fb      	ldr	r3, [r7, #28]
 8011676:	2b00      	cmp	r3, #0
 8011678:	d102      	bne.n	8011680 <SCSI_ReadCapacity10+0x38>
  {
    return -1;
 801167a:	f04f 33ff 	mov.w	r3, #4294967295
 801167e:	e059      	b.n	8011734 <SCSI_ReadCapacity10+0xec>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 8011680:	68fb      	ldr	r3, [r7, #12]
 8011682:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011686:	68fa      	ldr	r2, [r7, #12]
 8011688:	33b0      	adds	r3, #176	@ 0xb0
 801168a:	009b      	lsls	r3, r3, #2
 801168c:	4413      	add	r3, r2
 801168e:	685b      	ldr	r3, [r3, #4]
 8011690:	685b      	ldr	r3, [r3, #4]
 8011692:	69ba      	ldr	r2, [r7, #24]
 8011694:	1d11      	adds	r1, r2, #4
 8011696:	69ba      	ldr	r2, [r7, #24]
 8011698:	7af8      	ldrb	r0, [r7, #11]
 801169a:	4798      	blx	r3
 801169c:	4603      	mov	r3, r0
 801169e:	75fb      	strb	r3, [r7, #23]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80116a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d104      	bne.n	80116b2 <SCSI_ReadCapacity10+0x6a>
 80116a8:	69fb      	ldr	r3, [r7, #28]
 80116aa:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80116ae:	2b02      	cmp	r3, #2
 80116b0:	d108      	bne.n	80116c4 <SCSI_ReadCapacity10+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80116b2:	7af9      	ldrb	r1, [r7, #11]
 80116b4:	233a      	movs	r3, #58	@ 0x3a
 80116b6:	2202      	movs	r2, #2
 80116b8:	68f8      	ldr	r0, [r7, #12]
 80116ba:	f000 fa8c 	bl	8011bd6 <SCSI_SenseCode>
    return -1;
 80116be:	f04f 33ff 	mov.w	r3, #4294967295
 80116c2:	e037      	b.n	8011734 <SCSI_ReadCapacity10+0xec>
  }

  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 80116c4:	69bb      	ldr	r3, [r7, #24]
 80116c6:	685b      	ldr	r3, [r3, #4]
 80116c8:	3b01      	subs	r3, #1
 80116ca:	0e1b      	lsrs	r3, r3, #24
 80116cc:	b2da      	uxtb	r2, r3
 80116ce:	69fb      	ldr	r3, [r7, #28]
 80116d0:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 80116d2:	69bb      	ldr	r3, [r7, #24]
 80116d4:	685b      	ldr	r3, [r3, #4]
 80116d6:	3b01      	subs	r3, #1
 80116d8:	0c1b      	lsrs	r3, r3, #16
 80116da:	b2da      	uxtb	r2, r3
 80116dc:	69fb      	ldr	r3, [r7, #28]
 80116de:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 80116e0:	69bb      	ldr	r3, [r7, #24]
 80116e2:	685b      	ldr	r3, [r3, #4]
 80116e4:	3b01      	subs	r3, #1
 80116e6:	0a1b      	lsrs	r3, r3, #8
 80116e8:	b2da      	uxtb	r2, r3
 80116ea:	69fb      	ldr	r3, [r7, #28]
 80116ec:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 80116ee:	69bb      	ldr	r3, [r7, #24]
 80116f0:	685b      	ldr	r3, [r3, #4]
 80116f2:	b2db      	uxtb	r3, r3
 80116f4:	3b01      	subs	r3, #1
 80116f6:	b2da      	uxtb	r2, r3
 80116f8:	69fb      	ldr	r3, [r7, #28]
 80116fa:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 80116fc:	69bb      	ldr	r3, [r7, #24]
 80116fe:	881b      	ldrh	r3, [r3, #0]
 8011700:	161b      	asrs	r3, r3, #24
 8011702:	b2da      	uxtb	r2, r3
 8011704:	69fb      	ldr	r3, [r7, #28]
 8011706:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 8011708:	69bb      	ldr	r3, [r7, #24]
 801170a:	881b      	ldrh	r3, [r3, #0]
 801170c:	141b      	asrs	r3, r3, #16
 801170e:	b2da      	uxtb	r2, r3
 8011710:	69fb      	ldr	r3, [r7, #28]
 8011712:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 8011714:	69bb      	ldr	r3, [r7, #24]
 8011716:	881b      	ldrh	r3, [r3, #0]
 8011718:	0a1b      	lsrs	r3, r3, #8
 801171a:	b29b      	uxth	r3, r3
 801171c:	b2da      	uxtb	r2, r3
 801171e:	69fb      	ldr	r3, [r7, #28]
 8011720:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 8011722:	69bb      	ldr	r3, [r7, #24]
 8011724:	881b      	ldrh	r3, [r3, #0]
 8011726:	b2da      	uxtb	r2, r3
 8011728:	69fb      	ldr	r3, [r7, #28]
 801172a:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 801172c:	69fb      	ldr	r3, [r7, #28]
 801172e:	2208      	movs	r2, #8
 8011730:	60da      	str	r2, [r3, #12]

  return 0;
 8011732:	2300      	movs	r3, #0
}
 8011734:	4618      	mov	r0, r3
 8011736:	3720      	adds	r7, #32
 8011738:	46bd      	mov	sp, r7
 801173a:	bd80      	pop	{r7, pc}

0801173c <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801173c:	b580      	push	{r7, lr}
 801173e:	b088      	sub	sp, #32
 8011740:	af00      	add	r7, sp, #0
 8011742:	60f8      	str	r0, [r7, #12]
 8011744:	460b      	mov	r3, r1
 8011746:	607a      	str	r2, [r7, #4]
 8011748:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801174a:	68fb      	ldr	r3, [r7, #12]
 801174c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	32b0      	adds	r2, #176	@ 0xb0
 8011754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011758:	61bb      	str	r3, [r7, #24]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 801175a:	7afb      	ldrb	r3, [r7, #11]
 801175c:	3326      	adds	r3, #38	@ 0x26
 801175e:	011b      	lsls	r3, r3, #4
 8011760:	69ba      	ldr	r2, [r7, #24]
 8011762:	4413      	add	r3, r2
 8011764:	3304      	adds	r3, #4
 8011766:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8011768:	69bb      	ldr	r3, [r7, #24]
 801176a:	2b00      	cmp	r3, #0
 801176c:	d102      	bne.n	8011774 <SCSI_ReadCapacity16+0x38>
  {
    return -1;
 801176e:	f04f 33ff 	mov.w	r3, #4294967295
 8011772:	e08f      	b.n	8011894 <SCSI_ReadCapacity16+0x158>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 8011774:	68fb      	ldr	r3, [r7, #12]
 8011776:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801177a:	68fa      	ldr	r2, [r7, #12]
 801177c:	33b0      	adds	r3, #176	@ 0xb0
 801177e:	009b      	lsls	r3, r3, #2
 8011780:	4413      	add	r3, r2
 8011782:	685b      	ldr	r3, [r3, #4]
 8011784:	685b      	ldr	r3, [r3, #4]
 8011786:	697a      	ldr	r2, [r7, #20]
 8011788:	1d11      	adds	r1, r2, #4
 801178a:	697a      	ldr	r2, [r7, #20]
 801178c:	7af8      	ldrb	r0, [r7, #11]
 801178e:	4798      	blx	r3
 8011790:	4603      	mov	r3, r0
 8011792:	74fb      	strb	r3, [r7, #19]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8011794:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011798:	2b00      	cmp	r3, #0
 801179a:	d104      	bne.n	80117a6 <SCSI_ReadCapacity16+0x6a>
 801179c:	69bb      	ldr	r3, [r7, #24]
 801179e:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80117a2:	2b02      	cmp	r3, #2
 80117a4:	d108      	bne.n	80117b8 <SCSI_ReadCapacity16+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80117a6:	7af9      	ldrb	r1, [r7, #11]
 80117a8:	233a      	movs	r3, #58	@ 0x3a
 80117aa:	2202      	movs	r2, #2
 80117ac:	68f8      	ldr	r0, [r7, #12]
 80117ae:	f000 fa12 	bl	8011bd6 <SCSI_SenseCode>
    return -1;
 80117b2:	f04f 33ff 	mov.w	r3, #4294967295
 80117b6:	e06d      	b.n	8011894 <SCSI_ReadCapacity16+0x158>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	330a      	adds	r3, #10
 80117bc:	781b      	ldrb	r3, [r3, #0]
 80117be:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	330b      	adds	r3, #11
 80117c4:	781b      	ldrb	r3, [r3, #0]
 80117c6:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80117c8:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	330c      	adds	r3, #12
 80117ce:	781b      	ldrb	r3, [r3, #0]
 80117d0:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80117d2:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80117d4:	687a      	ldr	r2, [r7, #4]
 80117d6:	320d      	adds	r2, #13
 80117d8:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 80117da:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80117dc:	69bb      	ldr	r3, [r7, #24]
 80117de:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 80117e0:	2300      	movs	r3, #0
 80117e2:	61fb      	str	r3, [r7, #28]
 80117e4:	e008      	b.n	80117f8 <SCSI_ReadCapacity16+0xbc>
  {
    hmsc->bot_data[idx] = 0U;
 80117e6:	69ba      	ldr	r2, [r7, #24]
 80117e8:	69fb      	ldr	r3, [r7, #28]
 80117ea:	4413      	add	r3, r2
 80117ec:	3310      	adds	r3, #16
 80117ee:	2200      	movs	r2, #0
 80117f0:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 80117f2:	69fb      	ldr	r3, [r7, #28]
 80117f4:	3301      	adds	r3, #1
 80117f6:	61fb      	str	r3, [r7, #28]
 80117f8:	69bb      	ldr	r3, [r7, #24]
 80117fa:	68db      	ldr	r3, [r3, #12]
 80117fc:	69fa      	ldr	r2, [r7, #28]
 80117fe:	429a      	cmp	r2, r3
 8011800:	d3f1      	bcc.n	80117e6 <SCSI_ReadCapacity16+0xaa>
  }

  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 8011802:	697b      	ldr	r3, [r7, #20]
 8011804:	685b      	ldr	r3, [r3, #4]
 8011806:	3b01      	subs	r3, #1
 8011808:	0e1b      	lsrs	r3, r3, #24
 801180a:	b2da      	uxtb	r2, r3
 801180c:	69bb      	ldr	r3, [r7, #24]
 801180e:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 8011810:	697b      	ldr	r3, [r7, #20]
 8011812:	685b      	ldr	r3, [r3, #4]
 8011814:	3b01      	subs	r3, #1
 8011816:	0c1b      	lsrs	r3, r3, #16
 8011818:	b2da      	uxtb	r2, r3
 801181a:	69bb      	ldr	r3, [r7, #24]
 801181c:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 801181e:	697b      	ldr	r3, [r7, #20]
 8011820:	685b      	ldr	r3, [r3, #4]
 8011822:	3b01      	subs	r3, #1
 8011824:	0a1b      	lsrs	r3, r3, #8
 8011826:	b2da      	uxtb	r2, r3
 8011828:	69bb      	ldr	r3, [r7, #24]
 801182a:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 801182c:	697b      	ldr	r3, [r7, #20]
 801182e:	685b      	ldr	r3, [r3, #4]
 8011830:	b2db      	uxtb	r3, r3
 8011832:	3b01      	subs	r3, #1
 8011834:	b2da      	uxtb	r2, r3
 8011836:	69bb      	ldr	r3, [r7, #24]
 8011838:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 801183a:	697b      	ldr	r3, [r7, #20]
 801183c:	881b      	ldrh	r3, [r3, #0]
 801183e:	161b      	asrs	r3, r3, #24
 8011840:	b2da      	uxtb	r2, r3
 8011842:	69bb      	ldr	r3, [r7, #24]
 8011844:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 8011846:	697b      	ldr	r3, [r7, #20]
 8011848:	881b      	ldrh	r3, [r3, #0]
 801184a:	141b      	asrs	r3, r3, #16
 801184c:	b2da      	uxtb	r2, r3
 801184e:	69bb      	ldr	r3, [r7, #24]
 8011850:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 8011852:	697b      	ldr	r3, [r7, #20]
 8011854:	881b      	ldrh	r3, [r3, #0]
 8011856:	0a1b      	lsrs	r3, r3, #8
 8011858:	b29b      	uxth	r3, r3
 801185a:	b2da      	uxtb	r2, r3
 801185c:	69bb      	ldr	r3, [r7, #24]
 801185e:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 8011860:	697b      	ldr	r3, [r7, #20]
 8011862:	881b      	ldrh	r3, [r3, #0]
 8011864:	b2da      	uxtb	r2, r3
 8011866:	69bb      	ldr	r3, [r7, #24]
 8011868:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	330a      	adds	r3, #10
 801186e:	781b      	ldrb	r3, [r3, #0]
 8011870:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	330b      	adds	r3, #11
 8011876:	781b      	ldrb	r3, [r3, #0]
 8011878:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 801187a:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	330c      	adds	r3, #12
 8011880:	781b      	ldrb	r3, [r3, #0]
 8011882:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 8011884:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 8011886:	687a      	ldr	r2, [r7, #4]
 8011888:	320d      	adds	r2, #13
 801188a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 801188c:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 801188e:	69bb      	ldr	r3, [r7, #24]
 8011890:	60da      	str	r2, [r3, #12]

  return 0;
 8011892:	2300      	movs	r3, #0
}
 8011894:	4618      	mov	r0, r3
 8011896:	3720      	adds	r7, #32
 8011898:	46bd      	mov	sp, r7
 801189a:	bd80      	pop	{r7, pc}

0801189c <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801189c:	b580      	push	{r7, lr}
 801189e:	b088      	sub	sp, #32
 80118a0:	af00      	add	r7, sp, #0
 80118a2:	60f8      	str	r0, [r7, #12]
 80118a4:	460b      	mov	r3, r1
 80118a6:	607a      	str	r2, [r7, #4]
 80118a8:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	32b0      	adds	r2, #176	@ 0xb0
 80118b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80118b8:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80118ba:	69bb      	ldr	r3, [r7, #24]
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d102      	bne.n	80118c6 <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 80118c0:	f04f 33ff 	mov.w	r3, #4294967295
 80118c4:	e061      	b.n	801198a <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80118cc:	68fa      	ldr	r2, [r7, #12]
 80118ce:	33b0      	adds	r3, #176	@ 0xb0
 80118d0:	009b      	lsls	r3, r3, #2
 80118d2:	4413      	add	r3, r2
 80118d4:	685b      	ldr	r3, [r3, #4]
 80118d6:	685b      	ldr	r3, [r3, #4]
 80118d8:	f107 0214 	add.w	r2, r7, #20
 80118dc:	f107 0110 	add.w	r1, r7, #16
 80118e0:	7af8      	ldrb	r0, [r7, #11]
 80118e2:	4798      	blx	r3
 80118e4:	4603      	mov	r3, r0
 80118e6:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80118e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d104      	bne.n	80118fa <SCSI_ReadFormatCapacity+0x5e>
 80118f0:	69bb      	ldr	r3, [r7, #24]
 80118f2:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80118f6:	2b02      	cmp	r3, #2
 80118f8:	d108      	bne.n	801190c <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80118fa:	7af9      	ldrb	r1, [r7, #11]
 80118fc:	233a      	movs	r3, #58	@ 0x3a
 80118fe:	2202      	movs	r2, #2
 8011900:	68f8      	ldr	r0, [r7, #12]
 8011902:	f000 f968 	bl	8011bd6 <SCSI_SenseCode>
    return -1;
 8011906:	f04f 33ff 	mov.w	r3, #4294967295
 801190a:	e03e      	b.n	801198a <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 801190c:	2300      	movs	r3, #0
 801190e:	83fb      	strh	r3, [r7, #30]
 8011910:	e007      	b.n	8011922 <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 8011912:	8bfb      	ldrh	r3, [r7, #30]
 8011914:	69ba      	ldr	r2, [r7, #24]
 8011916:	4413      	add	r3, r2
 8011918:	2200      	movs	r2, #0
 801191a:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 801191c:	8bfb      	ldrh	r3, [r7, #30]
 801191e:	3301      	adds	r3, #1
 8011920:	83fb      	strh	r3, [r7, #30]
 8011922:	8bfb      	ldrh	r3, [r7, #30]
 8011924:	2b0b      	cmp	r3, #11
 8011926:	d9f4      	bls.n	8011912 <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 8011928:	69bb      	ldr	r3, [r7, #24]
 801192a:	2208      	movs	r2, #8
 801192c:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 801192e:	693b      	ldr	r3, [r7, #16]
 8011930:	3b01      	subs	r3, #1
 8011932:	0e1b      	lsrs	r3, r3, #24
 8011934:	b2da      	uxtb	r2, r3
 8011936:	69bb      	ldr	r3, [r7, #24]
 8011938:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 801193a:	693b      	ldr	r3, [r7, #16]
 801193c:	3b01      	subs	r3, #1
 801193e:	0c1b      	lsrs	r3, r3, #16
 8011940:	b2da      	uxtb	r2, r3
 8011942:	69bb      	ldr	r3, [r7, #24]
 8011944:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8011946:	693b      	ldr	r3, [r7, #16]
 8011948:	3b01      	subs	r3, #1
 801194a:	0a1b      	lsrs	r3, r3, #8
 801194c:	b2da      	uxtb	r2, r3
 801194e:	69bb      	ldr	r3, [r7, #24]
 8011950:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 8011952:	693b      	ldr	r3, [r7, #16]
 8011954:	b2db      	uxtb	r3, r3
 8011956:	3b01      	subs	r3, #1
 8011958:	b2da      	uxtb	r2, r3
 801195a:	69bb      	ldr	r3, [r7, #24]
 801195c:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 801195e:	69bb      	ldr	r3, [r7, #24]
 8011960:	2202      	movs	r2, #2
 8011962:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8011964:	8abb      	ldrh	r3, [r7, #20]
 8011966:	141b      	asrs	r3, r3, #16
 8011968:	b2da      	uxtb	r2, r3
 801196a:	69bb      	ldr	r3, [r7, #24]
 801196c:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 801196e:	8abb      	ldrh	r3, [r7, #20]
 8011970:	0a1b      	lsrs	r3, r3, #8
 8011972:	b29b      	uxth	r3, r3
 8011974:	b2da      	uxtb	r2, r3
 8011976:	69bb      	ldr	r3, [r7, #24]
 8011978:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 801197a:	8abb      	ldrh	r3, [r7, #20]
 801197c:	b2da      	uxtb	r2, r3
 801197e:	69bb      	ldr	r3, [r7, #24]
 8011980:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 8011982:	69bb      	ldr	r3, [r7, #24]
 8011984:	220c      	movs	r2, #12
 8011986:	60da      	str	r2, [r3, #12]

  return 0;
 8011988:	2300      	movs	r3, #0
}
 801198a:	4618      	mov	r0, r3
 801198c:	3720      	adds	r7, #32
 801198e:	46bd      	mov	sp, r7
 8011990:	bd80      	pop	{r7, pc}
	...

08011994 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b086      	sub	sp, #24
 8011998:	af00      	add	r7, sp, #0
 801199a:	60f8      	str	r0, [r7, #12]
 801199c:	460b      	mov	r3, r1
 801199e:	607a      	str	r2, [r7, #4]
 80119a0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	32b0      	adds	r2, #176	@ 0xb0
 80119ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80119b0:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 80119b2:	2304      	movs	r3, #4
 80119b4:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 80119b6:	693b      	ldr	r3, [r7, #16]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d102      	bne.n	80119c2 <SCSI_ModeSense6+0x2e>
  {
    return -1;
 80119bc:	f04f 33ff 	mov.w	r3, #4294967295
 80119c0:	e02f      	b.n	8011a22 <SCSI_ModeSense6+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80119c8:	68fa      	ldr	r2, [r7, #12]
 80119ca:	33b0      	adds	r3, #176	@ 0xb0
 80119cc:	009b      	lsls	r3, r3, #2
 80119ce:	4413      	add	r3, r2
 80119d0:	685b      	ldr	r3, [r3, #4]
 80119d2:	68db      	ldr	r3, [r3, #12]
 80119d4:	7afa      	ldrb	r2, [r7, #11]
 80119d6:	4610      	mov	r0, r2
 80119d8:	4798      	blx	r3
 80119da:	4603      	mov	r3, r0
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d007      	beq.n	80119f0 <SCSI_ModeSense6+0x5c>
  {
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 80119e0:	4b12      	ldr	r3, [pc, #72]	@ (8011a2c <SCSI_ModeSense6+0x98>)
 80119e2:	789b      	ldrb	r3, [r3, #2]
 80119e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80119e8:	b2da      	uxtb	r2, r3
 80119ea:	4b10      	ldr	r3, [pc, #64]	@ (8011a2c <SCSI_ModeSense6+0x98>)
 80119ec:	709a      	strb	r2, [r3, #2]
 80119ee:	e006      	b.n	80119fe <SCSI_ModeSense6+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 80119f0:	4b0f      	ldr	r3, [pc, #60]	@ (8011a30 <SCSI_ModeSense6+0x9c>)
 80119f2:	789b      	ldrb	r3, [r3, #2]
 80119f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80119f8:	b2da      	uxtb	r2, r3
 80119fa:	4b0d      	ldr	r3, [pc, #52]	@ (8011a30 <SCSI_ModeSense6+0x9c>)
 80119fc:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	3304      	adds	r3, #4
 8011a02:	781b      	ldrb	r3, [r3, #0]
 8011a04:	461a      	mov	r2, r3
 8011a06:	8afb      	ldrh	r3, [r7, #22]
 8011a08:	4293      	cmp	r3, r2
 8011a0a:	d303      	bcc.n	8011a14 <SCSI_ModeSense6+0x80>
  {
    len = params[4];
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	3304      	adds	r3, #4
 8011a10:	781b      	ldrb	r3, [r3, #0]
 8011a12:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 8011a14:	8afb      	ldrh	r3, [r7, #22]
 8011a16:	461a      	mov	r2, r3
 8011a18:	4904      	ldr	r1, [pc, #16]	@ (8011a2c <SCSI_ModeSense6+0x98>)
 8011a1a:	6938      	ldr	r0, [r7, #16]
 8011a1c:	f000 fed6 	bl	80127cc <SCSI_UpdateBotData>

  return 0;
 8011a20:	2300      	movs	r3, #0
}
 8011a22:	4618      	mov	r0, r3
 8011a24:	3718      	adds	r7, #24
 8011a26:	46bd      	mov	sp, r7
 8011a28:	bd80      	pop	{r7, pc}
 8011a2a:	bf00      	nop
 8011a2c:	200000b0 	.word	0x200000b0
 8011a30:	200000b4 	.word	0x200000b4

08011a34 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011a34:	b580      	push	{r7, lr}
 8011a36:	b086      	sub	sp, #24
 8011a38:	af00      	add	r7, sp, #0
 8011a3a:	60f8      	str	r0, [r7, #12]
 8011a3c:	460b      	mov	r3, r1
 8011a3e:	607a      	str	r2, [r7, #4]
 8011a40:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011a48:	68fb      	ldr	r3, [r7, #12]
 8011a4a:	32b0      	adds	r2, #176	@ 0xb0
 8011a4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a50:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 8011a52:	2308      	movs	r3, #8
 8011a54:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8011a56:	693b      	ldr	r3, [r7, #16]
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d102      	bne.n	8011a62 <SCSI_ModeSense10+0x2e>
  {
    return -1;
 8011a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8011a60:	e02f      	b.n	8011ac2 <SCSI_ModeSense10+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8011a62:	68fb      	ldr	r3, [r7, #12]
 8011a64:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011a68:	68fa      	ldr	r2, [r7, #12]
 8011a6a:	33b0      	adds	r3, #176	@ 0xb0
 8011a6c:	009b      	lsls	r3, r3, #2
 8011a6e:	4413      	add	r3, r2
 8011a70:	685b      	ldr	r3, [r3, #4]
 8011a72:	68db      	ldr	r3, [r3, #12]
 8011a74:	7afa      	ldrb	r2, [r7, #11]
 8011a76:	4610      	mov	r0, r2
 8011a78:	4798      	blx	r3
 8011a7a:	4603      	mov	r3, r0
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d007      	beq.n	8011a90 <SCSI_ModeSense10+0x5c>
  {
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 8011a80:	4b12      	ldr	r3, [pc, #72]	@ (8011acc <SCSI_ModeSense10+0x98>)
 8011a82:	78db      	ldrb	r3, [r3, #3]
 8011a84:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8011a88:	b2da      	uxtb	r2, r3
 8011a8a:	4b10      	ldr	r3, [pc, #64]	@ (8011acc <SCSI_ModeSense10+0x98>)
 8011a8c:	70da      	strb	r2, [r3, #3]
 8011a8e:	e006      	b.n	8011a9e <SCSI_ModeSense10+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 8011a90:	4b0e      	ldr	r3, [pc, #56]	@ (8011acc <SCSI_ModeSense10+0x98>)
 8011a92:	78db      	ldrb	r3, [r3, #3]
 8011a94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a98:	b2da      	uxtb	r2, r3
 8011a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8011acc <SCSI_ModeSense10+0x98>)
 8011a9c:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	3308      	adds	r3, #8
 8011aa2:	781b      	ldrb	r3, [r3, #0]
 8011aa4:	461a      	mov	r2, r3
 8011aa6:	8afb      	ldrh	r3, [r7, #22]
 8011aa8:	4293      	cmp	r3, r2
 8011aaa:	d303      	bcc.n	8011ab4 <SCSI_ModeSense10+0x80>
  {
    len = params[8];
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	3308      	adds	r3, #8
 8011ab0:	781b      	ldrb	r3, [r3, #0]
 8011ab2:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 8011ab4:	8afb      	ldrh	r3, [r7, #22]
 8011ab6:	461a      	mov	r2, r3
 8011ab8:	4904      	ldr	r1, [pc, #16]	@ (8011acc <SCSI_ModeSense10+0x98>)
 8011aba:	6938      	ldr	r0, [r7, #16]
 8011abc:	f000 fe86 	bl	80127cc <SCSI_UpdateBotData>

  return 0;
 8011ac0:	2300      	movs	r3, #0
}
 8011ac2:	4618      	mov	r0, r3
 8011ac4:	3718      	adds	r7, #24
 8011ac6:	46bd      	mov	sp, r7
 8011ac8:	bd80      	pop	{r7, pc}
 8011aca:	bf00      	nop
 8011acc:	200000b4 	.word	0x200000b4

08011ad0 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011ad0:	b580      	push	{r7, lr}
 8011ad2:	b086      	sub	sp, #24
 8011ad4:	af00      	add	r7, sp, #0
 8011ad6:	60f8      	str	r0, [r7, #12]
 8011ad8:	460b      	mov	r3, r1
 8011ada:	607a      	str	r2, [r7, #4]
 8011adc:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011ae4:	68fb      	ldr	r3, [r7, #12]
 8011ae6:	32b0      	adds	r2, #176	@ 0xb0
 8011ae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011aec:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8011aee:	693b      	ldr	r3, [r7, #16]
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d102      	bne.n	8011afa <SCSI_RequestSense+0x2a>
  {
    return -1;
 8011af4:	f04f 33ff 	mov.w	r3, #4294967295
 8011af8:	e069      	b.n	8011bce <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 8011afa:	693b      	ldr	r3, [r7, #16]
 8011afc:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d10a      	bne.n	8011b1a <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011b04:	693b      	ldr	r3, [r7, #16]
 8011b06:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011b0a:	2320      	movs	r3, #32
 8011b0c:	2205      	movs	r2, #5
 8011b0e:	68f8      	ldr	r0, [r7, #12]
 8011b10:	f000 f861 	bl	8011bd6 <SCSI_SenseCode>
    return -1;
 8011b14:	f04f 33ff 	mov.w	r3, #4294967295
 8011b18:	e059      	b.n	8011bce <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8011b1a:	2300      	movs	r3, #0
 8011b1c:	75fb      	strb	r3, [r7, #23]
 8011b1e:	e007      	b.n	8011b30 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 8011b20:	7dfb      	ldrb	r3, [r7, #23]
 8011b22:	693a      	ldr	r2, [r7, #16]
 8011b24:	4413      	add	r3, r2
 8011b26:	2200      	movs	r2, #0
 8011b28:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8011b2a:	7dfb      	ldrb	r3, [r7, #23]
 8011b2c:	3301      	adds	r3, #1
 8011b2e:	75fb      	strb	r3, [r7, #23]
 8011b30:	7dfb      	ldrb	r3, [r7, #23]
 8011b32:	2b11      	cmp	r3, #17
 8011b34:	d9f4      	bls.n	8011b20 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 8011b36:	693b      	ldr	r3, [r7, #16]
 8011b38:	2270      	movs	r2, #112	@ 0x70
 8011b3a:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8011b3c:	693b      	ldr	r3, [r7, #16]
 8011b3e:	220c      	movs	r2, #12
 8011b40:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 8011b42:	693b      	ldr	r3, [r7, #16]
 8011b44:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 8011b48:	693b      	ldr	r3, [r7, #16]
 8011b4a:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8011b4e:	429a      	cmp	r2, r3
 8011b50:	d02e      	beq.n	8011bb0 <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 8011b52:	693b      	ldr	r3, [r7, #16]
 8011b54:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8011b58:	461a      	mov	r2, r3
 8011b5a:	693b      	ldr	r3, [r7, #16]
 8011b5c:	3248      	adds	r2, #72	@ 0x48
 8011b5e:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 8011b62:	693b      	ldr	r3, [r7, #16]
 8011b64:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8011b66:	693b      	ldr	r3, [r7, #16]
 8011b68:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8011b6c:	693a      	ldr	r2, [r7, #16]
 8011b6e:	3348      	adds	r3, #72	@ 0x48
 8011b70:	00db      	lsls	r3, r3, #3
 8011b72:	4413      	add	r3, r2
 8011b74:	791a      	ldrb	r2, [r3, #4]
 8011b76:	693b      	ldr	r3, [r7, #16]
 8011b78:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 8011b7a:	693b      	ldr	r3, [r7, #16]
 8011b7c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8011b80:	693a      	ldr	r2, [r7, #16]
 8011b82:	3348      	adds	r3, #72	@ 0x48
 8011b84:	00db      	lsls	r3, r3, #3
 8011b86:	4413      	add	r3, r2
 8011b88:	795a      	ldrb	r2, [r3, #5]
 8011b8a:	693b      	ldr	r3, [r7, #16]
 8011b8c:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 8011b8e:	693b      	ldr	r3, [r7, #16]
 8011b90:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8011b94:	3301      	adds	r3, #1
 8011b96:	b2da      	uxtb	r2, r3
 8011b98:	693b      	ldr	r3, [r7, #16]
 8011b9a:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8011b9e:	693b      	ldr	r3, [r7, #16]
 8011ba0:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8011ba4:	2b04      	cmp	r3, #4
 8011ba6:	d103      	bne.n	8011bb0 <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 8011ba8:	693b      	ldr	r3, [r7, #16]
 8011baa:	2200      	movs	r2, #0
 8011bac:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8011bb0:	693b      	ldr	r3, [r7, #16]
 8011bb2:	2212      	movs	r2, #18
 8011bb4:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	3304      	adds	r3, #4
 8011bba:	781b      	ldrb	r3, [r3, #0]
 8011bbc:	2b12      	cmp	r3, #18
 8011bbe:	d805      	bhi.n	8011bcc <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	3304      	adds	r3, #4
 8011bc4:	781b      	ldrb	r3, [r3, #0]
 8011bc6:	461a      	mov	r2, r3
 8011bc8:	693b      	ldr	r3, [r7, #16]
 8011bca:	60da      	str	r2, [r3, #12]
  }

  return 0;
 8011bcc:	2300      	movs	r3, #0
}
 8011bce:	4618      	mov	r0, r3
 8011bd0:	3718      	adds	r7, #24
 8011bd2:	46bd      	mov	sp, r7
 8011bd4:	bd80      	pop	{r7, pc}

08011bd6 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 8011bd6:	b480      	push	{r7}
 8011bd8:	b085      	sub	sp, #20
 8011bda:	af00      	add	r7, sp, #0
 8011bdc:	6078      	str	r0, [r7, #4]
 8011bde:	4608      	mov	r0, r1
 8011be0:	4611      	mov	r1, r2
 8011be2:	461a      	mov	r2, r3
 8011be4:	4603      	mov	r3, r0
 8011be6:	70fb      	strb	r3, [r7, #3]
 8011be8:	460b      	mov	r3, r1
 8011bea:	70bb      	strb	r3, [r7, #2]
 8011bec:	4613      	mov	r3, r2
 8011bee:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	32b0      	adds	r2, #176	@ 0xb0
 8011bfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011bfe:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d02c      	beq.n	8011c60 <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8011c0c:	461a      	mov	r2, r3
 8011c0e:	68fb      	ldr	r3, [r7, #12]
 8011c10:	3248      	adds	r2, #72	@ 0x48
 8011c12:	78b9      	ldrb	r1, [r7, #2]
 8011c14:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8011c1e:	68fa      	ldr	r2, [r7, #12]
 8011c20:	3348      	adds	r3, #72	@ 0x48
 8011c22:	00db      	lsls	r3, r3, #3
 8011c24:	4413      	add	r3, r2
 8011c26:	787a      	ldrb	r2, [r7, #1]
 8011c28:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8011c30:	68fa      	ldr	r2, [r7, #12]
 8011c32:	3348      	adds	r3, #72	@ 0x48
 8011c34:	00db      	lsls	r3, r3, #3
 8011c36:	4413      	add	r3, r2
 8011c38:	2200      	movs	r2, #0
 8011c3a:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 8011c3c:	68fb      	ldr	r3, [r7, #12]
 8011c3e:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8011c42:	3301      	adds	r3, #1
 8011c44:	b2da      	uxtb	r2, r3
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8011c4c:	68fb      	ldr	r3, [r7, #12]
 8011c4e:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8011c52:	2b04      	cmp	r3, #4
 8011c54:	d105      	bne.n	8011c62 <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 8011c56:	68fb      	ldr	r3, [r7, #12]
 8011c58:	2200      	movs	r2, #0
 8011c5a:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 8011c5e:	e000      	b.n	8011c62 <SCSI_SenseCode+0x8c>
    return;
 8011c60:	bf00      	nop
  }
}
 8011c62:	3714      	adds	r7, #20
 8011c64:	46bd      	mov	sp, r7
 8011c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c6a:	4770      	bx	lr

08011c6c <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	b086      	sub	sp, #24
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	60f8      	str	r0, [r7, #12]
 8011c74:	460b      	mov	r3, r1
 8011c76:	607a      	str	r2, [r7, #4]
 8011c78:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011c80:	68fb      	ldr	r3, [r7, #12]
 8011c82:	32b0      	adds	r2, #176	@ 0xb0
 8011c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c88:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8011c8a:	697b      	ldr	r3, [r7, #20]
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d102      	bne.n	8011c96 <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 8011c90:	f04f 33ff 	mov.w	r3, #4294967295
 8011c94:	e03b      	b.n	8011d0e <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8011c96:	697b      	ldr	r3, [r7, #20]
 8011c98:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8011c9c:	2b01      	cmp	r3, #1
 8011c9e:	d10f      	bne.n	8011cc0 <SCSI_StartStopUnit+0x54>
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	3304      	adds	r3, #4
 8011ca4:	781b      	ldrb	r3, [r3, #0]
 8011ca6:	f003 0303 	and.w	r3, r3, #3
 8011caa:	2b02      	cmp	r3, #2
 8011cac:	d108      	bne.n	8011cc0 <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 8011cae:	7af9      	ldrb	r1, [r7, #11]
 8011cb0:	2324      	movs	r3, #36	@ 0x24
 8011cb2:	2205      	movs	r2, #5
 8011cb4:	68f8      	ldr	r0, [r7, #12]
 8011cb6:	f7ff ff8e 	bl	8011bd6 <SCSI_SenseCode>

    return -1;
 8011cba:	f04f 33ff 	mov.w	r3, #4294967295
 8011cbe:	e026      	b.n	8011d0e <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	3304      	adds	r3, #4
 8011cc4:	781b      	ldrb	r3, [r3, #0]
 8011cc6:	f003 0303 	and.w	r3, r3, #3
 8011cca:	2b01      	cmp	r3, #1
 8011ccc:	d104      	bne.n	8011cd8 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8011cce:	697b      	ldr	r3, [r7, #20]
 8011cd0:	2200      	movs	r2, #0
 8011cd2:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8011cd6:	e016      	b.n	8011d06 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	3304      	adds	r3, #4
 8011cdc:	781b      	ldrb	r3, [r3, #0]
 8011cde:	f003 0303 	and.w	r3, r3, #3
 8011ce2:	2b02      	cmp	r3, #2
 8011ce4:	d104      	bne.n	8011cf0 <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8011ce6:	697b      	ldr	r3, [r7, #20]
 8011ce8:	2202      	movs	r2, #2
 8011cea:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8011cee:	e00a      	b.n	8011d06 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	3304      	adds	r3, #4
 8011cf4:	781b      	ldrb	r3, [r3, #0]
 8011cf6:	f003 0303 	and.w	r3, r3, #3
 8011cfa:	2b03      	cmp	r3, #3
 8011cfc:	d103      	bne.n	8011d06 <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8011cfe:	697b      	ldr	r3, [r7, #20]
 8011d00:	2200      	movs	r2, #0
 8011d02:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 8011d06:	697b      	ldr	r3, [r7, #20]
 8011d08:	2200      	movs	r2, #0
 8011d0a:	60da      	str	r2, [r3, #12]

  return 0;
 8011d0c:	2300      	movs	r3, #0
}
 8011d0e:	4618      	mov	r0, r3
 8011d10:	3718      	adds	r7, #24
 8011d12:	46bd      	mov	sp, r7
 8011d14:	bd80      	pop	{r7, pc}

08011d16 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011d16:	b480      	push	{r7}
 8011d18:	b087      	sub	sp, #28
 8011d1a:	af00      	add	r7, sp, #0
 8011d1c:	60f8      	str	r0, [r7, #12]
 8011d1e:	460b      	mov	r3, r1
 8011d20:	607a      	str	r2, [r7, #4]
 8011d22:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	32b0      	adds	r2, #176	@ 0xb0
 8011d2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d32:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8011d34:	697b      	ldr	r3, [r7, #20]
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	d102      	bne.n	8011d40 <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 8011d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8011d3e:	e011      	b.n	8011d64 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	3304      	adds	r3, #4
 8011d44:	781b      	ldrb	r3, [r3, #0]
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d104      	bne.n	8011d54 <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8011d4a:	697b      	ldr	r3, [r7, #20]
 8011d4c:	2200      	movs	r2, #0
 8011d4e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8011d52:	e003      	b.n	8011d5c <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8011d54:	697b      	ldr	r3, [r7, #20]
 8011d56:	2201      	movs	r2, #1
 8011d58:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 8011d5c:	697b      	ldr	r3, [r7, #20]
 8011d5e:	2200      	movs	r2, #0
 8011d60:	60da      	str	r2, [r3, #12]

  return 0;
 8011d62:	2300      	movs	r3, #0
}
 8011d64:	4618      	mov	r0, r3
 8011d66:	371c      	adds	r7, #28
 8011d68:	46bd      	mov	sp, r7
 8011d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d6e:	4770      	bx	lr

08011d70 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011d70:	b580      	push	{r7, lr}
 8011d72:	b086      	sub	sp, #24
 8011d74:	af00      	add	r7, sp, #0
 8011d76:	60f8      	str	r0, [r7, #12]
 8011d78:	460b      	mov	r3, r1
 8011d7a:	607a      	str	r2, [r7, #4]
 8011d7c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011d7e:	68fb      	ldr	r3, [r7, #12]
 8011d80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011d84:	68fb      	ldr	r3, [r7, #12]
 8011d86:	32b0      	adds	r2, #176	@ 0xb0
 8011d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d8c:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8011d8e:	7afb      	ldrb	r3, [r7, #11]
 8011d90:	3326      	adds	r3, #38	@ 0x26
 8011d92:	011b      	lsls	r3, r3, #4
 8011d94:	697a      	ldr	r2, [r7, #20]
 8011d96:	4413      	add	r3, r2
 8011d98:	3304      	adds	r3, #4
 8011d9a:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8011d9c:	697b      	ldr	r3, [r7, #20]
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	d102      	bne.n	8011da8 <SCSI_Read10+0x38>
  {
    return -1;
 8011da2:	f04f 33ff 	mov.w	r3, #4294967295
 8011da6:	e089      	b.n	8011ebc <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8011da8:	697b      	ldr	r3, [r7, #20]
 8011daa:	7a1b      	ldrb	r3, [r3, #8]
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d17b      	bne.n	8011ea8 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8011db0:	697b      	ldr	r3, [r7, #20]
 8011db2:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8011db6:	b25b      	sxtb	r3, r3
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	db0a      	blt.n	8011dd2 <SCSI_Read10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011dbc:	697b      	ldr	r3, [r7, #20]
 8011dbe:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011dc2:	2320      	movs	r3, #32
 8011dc4:	2205      	movs	r2, #5
 8011dc6:	68f8      	ldr	r0, [r7, #12]
 8011dc8:	f7ff ff05 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 8011dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8011dd0:	e074      	b.n	8011ebc <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8011dd2:	697b      	ldr	r3, [r7, #20]
 8011dd4:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8011dd8:	2b02      	cmp	r3, #2
 8011dda:	d108      	bne.n	8011dee <SCSI_Read10+0x7e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011ddc:	7af9      	ldrb	r1, [r7, #11]
 8011dde:	233a      	movs	r3, #58	@ 0x3a
 8011de0:	2202      	movs	r2, #2
 8011de2:	68f8      	ldr	r0, [r7, #12]
 8011de4:	f7ff fef7 	bl	8011bd6 <SCSI_SenseCode>

      return -1;
 8011de8:	f04f 33ff 	mov.w	r3, #4294967295
 8011dec:	e066      	b.n	8011ebc <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8011dee:	68fb      	ldr	r3, [r7, #12]
 8011df0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011df4:	68fa      	ldr	r2, [r7, #12]
 8011df6:	33b0      	adds	r3, #176	@ 0xb0
 8011df8:	009b      	lsls	r3, r3, #2
 8011dfa:	4413      	add	r3, r2
 8011dfc:	685b      	ldr	r3, [r3, #4]
 8011dfe:	689b      	ldr	r3, [r3, #8]
 8011e00:	7afa      	ldrb	r2, [r7, #11]
 8011e02:	4610      	mov	r0, r2
 8011e04:	4798      	blx	r3
 8011e06:	4603      	mov	r3, r0
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d008      	beq.n	8011e1e <SCSI_Read10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011e0c:	7af9      	ldrb	r1, [r7, #11]
 8011e0e:	233a      	movs	r3, #58	@ 0x3a
 8011e10:	2202      	movs	r2, #2
 8011e12:	68f8      	ldr	r0, [r7, #12]
 8011e14:	f7ff fedf 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 8011e18:	f04f 33ff 	mov.w	r3, #4294967295
 8011e1c:	e04e      	b.n	8011ebc <SCSI_Read10+0x14c>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	3302      	adds	r3, #2
 8011e22:	781b      	ldrb	r3, [r3, #0]
 8011e24:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	3303      	adds	r3, #3
 8011e2a:	781b      	ldrb	r3, [r3, #0]
 8011e2c:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011e2e:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	3304      	adds	r3, #4
 8011e34:	781b      	ldrb	r3, [r3, #0]
 8011e36:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8011e38:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8011e3a:	687a      	ldr	r2, [r7, #4]
 8011e3c:	3205      	adds	r2, #5
 8011e3e:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 8011e40:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011e42:	693b      	ldr	r3, [r7, #16]
 8011e44:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	3307      	adds	r3, #7
 8011e4a:	781b      	ldrb	r3, [r3, #0]
 8011e4c:	021b      	lsls	r3, r3, #8
 8011e4e:	687a      	ldr	r2, [r7, #4]
 8011e50:	3208      	adds	r2, #8
 8011e52:	7812      	ldrb	r2, [r2, #0]
 8011e54:	431a      	orrs	r2, r3
 8011e56:	693b      	ldr	r3, [r7, #16]
 8011e58:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8011e5a:	693b      	ldr	r3, [r7, #16]
 8011e5c:	689a      	ldr	r2, [r3, #8]
 8011e5e:	693b      	ldr	r3, [r7, #16]
 8011e60:	68db      	ldr	r3, [r3, #12]
 8011e62:	7af9      	ldrb	r1, [r7, #11]
 8011e64:	68f8      	ldr	r0, [r7, #12]
 8011e66:	f000 fb6d 	bl	8012544 <SCSI_CheckAddressRange>
 8011e6a:	4603      	mov	r3, r0
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	da02      	bge.n	8011e76 <SCSI_Read10+0x106>
    {
      return -1; /* error */
 8011e70:	f04f 33ff 	mov.w	r3, #4294967295
 8011e74:	e022      	b.n	8011ebc <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 8011e76:	697b      	ldr	r3, [r7, #20]
 8011e78:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8011e7c:	693b      	ldr	r3, [r7, #16]
 8011e7e:	68db      	ldr	r3, [r3, #12]
 8011e80:	6939      	ldr	r1, [r7, #16]
 8011e82:	8809      	ldrh	r1, [r1, #0]
 8011e84:	fb01 f303 	mul.w	r3, r1, r3
 8011e88:	429a      	cmp	r2, r3
 8011e8a:	d00a      	beq.n	8011ea2 <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011e8c:	697b      	ldr	r3, [r7, #20]
 8011e8e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011e92:	2320      	movs	r3, #32
 8011e94:	2205      	movs	r2, #5
 8011e96:	68f8      	ldr	r0, [r7, #12]
 8011e98:	f7ff fe9d 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 8011e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8011ea0:	e00c      	b.n	8011ebc <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8011ea2:	697b      	ldr	r3, [r7, #20]
 8011ea4:	2202      	movs	r2, #2
 8011ea6:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8011ea8:	697b      	ldr	r3, [r7, #20]
 8011eaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011eae:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8011eb0:	7afb      	ldrb	r3, [r7, #11]
 8011eb2:	4619      	mov	r1, r3
 8011eb4:	68f8      	ldr	r0, [r7, #12]
 8011eb6:	f000 fb77 	bl	80125a8 <SCSI_ProcessRead>
 8011eba:	4603      	mov	r3, r0
}
 8011ebc:	4618      	mov	r0, r3
 8011ebe:	3718      	adds	r7, #24
 8011ec0:	46bd      	mov	sp, r7
 8011ec2:	bd80      	pop	{r7, pc}

08011ec4 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	b086      	sub	sp, #24
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	60f8      	str	r0, [r7, #12]
 8011ecc:	460b      	mov	r3, r1
 8011ece:	607a      	str	r2, [r7, #4]
 8011ed0:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	32b0      	adds	r2, #176	@ 0xb0
 8011edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ee0:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8011ee2:	7afb      	ldrb	r3, [r7, #11]
 8011ee4:	3326      	adds	r3, #38	@ 0x26
 8011ee6:	011b      	lsls	r3, r3, #4
 8011ee8:	697a      	ldr	r2, [r7, #20]
 8011eea:	4413      	add	r3, r2
 8011eec:	3304      	adds	r3, #4
 8011eee:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8011ef0:	697b      	ldr	r3, [r7, #20]
 8011ef2:	2b00      	cmp	r3, #0
 8011ef4:	d102      	bne.n	8011efc <SCSI_Read12+0x38>
  {
    return -1;
 8011ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8011efa:	e094      	b.n	8012026 <SCSI_Read12+0x162>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8011efc:	697b      	ldr	r3, [r7, #20]
 8011efe:	7a1b      	ldrb	r3, [r3, #8]
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	f040 8086 	bne.w	8012012 <SCSI_Read12+0x14e>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8011f06:	697b      	ldr	r3, [r7, #20]
 8011f08:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8011f0c:	b25b      	sxtb	r3, r3
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	db0a      	blt.n	8011f28 <SCSI_Read12+0x64>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011f12:	697b      	ldr	r3, [r7, #20]
 8011f14:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011f18:	2320      	movs	r3, #32
 8011f1a:	2205      	movs	r2, #5
 8011f1c:	68f8      	ldr	r0, [r7, #12]
 8011f1e:	f7ff fe5a 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 8011f22:	f04f 33ff 	mov.w	r3, #4294967295
 8011f26:	e07e      	b.n	8012026 <SCSI_Read12+0x162>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8011f28:	697b      	ldr	r3, [r7, #20]
 8011f2a:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8011f2e:	2b02      	cmp	r3, #2
 8011f30:	d108      	bne.n	8011f44 <SCSI_Read12+0x80>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011f32:	7af9      	ldrb	r1, [r7, #11]
 8011f34:	233a      	movs	r3, #58	@ 0x3a
 8011f36:	2202      	movs	r2, #2
 8011f38:	68f8      	ldr	r0, [r7, #12]
 8011f3a:	f7ff fe4c 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 8011f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8011f42:	e070      	b.n	8012026 <SCSI_Read12+0x162>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8011f44:	68fb      	ldr	r3, [r7, #12]
 8011f46:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011f4a:	68fa      	ldr	r2, [r7, #12]
 8011f4c:	33b0      	adds	r3, #176	@ 0xb0
 8011f4e:	009b      	lsls	r3, r3, #2
 8011f50:	4413      	add	r3, r2
 8011f52:	685b      	ldr	r3, [r3, #4]
 8011f54:	689b      	ldr	r3, [r3, #8]
 8011f56:	7afa      	ldrb	r2, [r7, #11]
 8011f58:	4610      	mov	r0, r2
 8011f5a:	4798      	blx	r3
 8011f5c:	4603      	mov	r3, r0
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d008      	beq.n	8011f74 <SCSI_Read12+0xb0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011f62:	7af9      	ldrb	r1, [r7, #11]
 8011f64:	233a      	movs	r3, #58	@ 0x3a
 8011f66:	2202      	movs	r2, #2
 8011f68:	68f8      	ldr	r0, [r7, #12]
 8011f6a:	f7ff fe34 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 8011f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8011f72:	e058      	b.n	8012026 <SCSI_Read12+0x162>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	3302      	adds	r3, #2
 8011f78:	781b      	ldrb	r3, [r3, #0]
 8011f7a:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	3303      	adds	r3, #3
 8011f80:	781b      	ldrb	r3, [r3, #0]
 8011f82:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011f84:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	3304      	adds	r3, #4
 8011f8a:	781b      	ldrb	r3, [r3, #0]
 8011f8c:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8011f8e:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8011f90:	687a      	ldr	r2, [r7, #4]
 8011f92:	3205      	adds	r2, #5
 8011f94:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 8011f96:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011f98:	693b      	ldr	r3, [r7, #16]
 8011f9a:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	3306      	adds	r3, #6
 8011fa0:	781b      	ldrb	r3, [r3, #0]
 8011fa2:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	3307      	adds	r3, #7
 8011fa8:	781b      	ldrb	r3, [r3, #0]
 8011faa:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8011fac:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	3308      	adds	r3, #8
 8011fb2:	781b      	ldrb	r3, [r3, #0]
 8011fb4:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 8011fb6:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 8011fb8:	687a      	ldr	r2, [r7, #4]
 8011fba:	3209      	adds	r2, #9
 8011fbc:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 8011fbe:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8011fc0:	693b      	ldr	r3, [r7, #16]
 8011fc2:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8011fc4:	693b      	ldr	r3, [r7, #16]
 8011fc6:	689a      	ldr	r2, [r3, #8]
 8011fc8:	693b      	ldr	r3, [r7, #16]
 8011fca:	68db      	ldr	r3, [r3, #12]
 8011fcc:	7af9      	ldrb	r1, [r7, #11]
 8011fce:	68f8      	ldr	r0, [r7, #12]
 8011fd0:	f000 fab8 	bl	8012544 <SCSI_CheckAddressRange>
 8011fd4:	4603      	mov	r3, r0
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	da02      	bge.n	8011fe0 <SCSI_Read12+0x11c>
    {
      return -1; /* error */
 8011fda:	f04f 33ff 	mov.w	r3, #4294967295
 8011fde:	e022      	b.n	8012026 <SCSI_Read12+0x162>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 8011fe0:	697b      	ldr	r3, [r7, #20]
 8011fe2:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8011fe6:	693b      	ldr	r3, [r7, #16]
 8011fe8:	68db      	ldr	r3, [r3, #12]
 8011fea:	6939      	ldr	r1, [r7, #16]
 8011fec:	8809      	ldrh	r1, [r1, #0]
 8011fee:	fb01 f303 	mul.w	r3, r1, r3
 8011ff2:	429a      	cmp	r2, r3
 8011ff4:	d00a      	beq.n	801200c <SCSI_Read12+0x148>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011ff6:	697b      	ldr	r3, [r7, #20]
 8011ff8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011ffc:	2320      	movs	r3, #32
 8011ffe:	2205      	movs	r2, #5
 8012000:	68f8      	ldr	r0, [r7, #12]
 8012002:	f7ff fde8 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 8012006:	f04f 33ff 	mov.w	r3, #4294967295
 801200a:	e00c      	b.n	8012026 <SCSI_Read12+0x162>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 801200c:	697b      	ldr	r3, [r7, #20]
 801200e:	2202      	movs	r2, #2
 8012010:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8012012:	697b      	ldr	r3, [r7, #20]
 8012014:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012018:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 801201a:	7afb      	ldrb	r3, [r7, #11]
 801201c:	4619      	mov	r1, r3
 801201e:	68f8      	ldr	r0, [r7, #12]
 8012020:	f000 fac2 	bl	80125a8 <SCSI_ProcessRead>
 8012024:	4603      	mov	r3, r0
}
 8012026:	4618      	mov	r0, r3
 8012028:	3718      	adds	r7, #24
 801202a:	46bd      	mov	sp, r7
 801202c:	bd80      	pop	{r7, pc}
	...

08012030 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012030:	b580      	push	{r7, lr}
 8012032:	b088      	sub	sp, #32
 8012034:	af00      	add	r7, sp, #0
 8012036:	60f8      	str	r0, [r7, #12]
 8012038:	460b      	mov	r3, r1
 801203a:	607a      	str	r2, [r7, #4]
 801203c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	32b0      	adds	r2, #176	@ 0xb0
 8012048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801204c:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 801204e:	7afb      	ldrb	r3, [r7, #11]
 8012050:	3326      	adds	r3, #38	@ 0x26
 8012052:	011b      	lsls	r3, r3, #4
 8012054:	69fa      	ldr	r2, [r7, #28]
 8012056:	4413      	add	r3, r2
 8012058:	3304      	adds	r3, #4
 801205a:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 801205c:	69fb      	ldr	r3, [r7, #28]
 801205e:	2b00      	cmp	r3, #0
 8012060:	d102      	bne.n	8012068 <SCSI_Write10+0x38>
  {
    return -1;
 8012062:	f04f 33ff 	mov.w	r3, #4294967295
 8012066:	e0b4      	b.n	80121d2 <SCSI_Write10+0x1a2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8012068:	69fb      	ldr	r3, [r7, #28]
 801206a:	7a1b      	ldrb	r3, [r3, #8]
 801206c:	2b00      	cmp	r3, #0
 801206e:	f040 80aa 	bne.w	80121c6 <SCSI_Write10+0x196>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8012072:	69fb      	ldr	r3, [r7, #28]
 8012074:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8012078:	2b00      	cmp	r3, #0
 801207a:	d10a      	bne.n	8012092 <SCSI_Write10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801207c:	69fb      	ldr	r3, [r7, #28]
 801207e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8012082:	2320      	movs	r3, #32
 8012084:	2205      	movs	r2, #5
 8012086:	68f8      	ldr	r0, [r7, #12]
 8012088:	f7ff fda5 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 801208c:	f04f 33ff 	mov.w	r3, #4294967295
 8012090:	e09f      	b.n	80121d2 <SCSI_Write10+0x1a2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8012092:	69fb      	ldr	r3, [r7, #28]
 8012094:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8012098:	b25b      	sxtb	r3, r3
 801209a:	2b00      	cmp	r3, #0
 801209c:	da0a      	bge.n	80120b4 <SCSI_Write10+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801209e:	69fb      	ldr	r3, [r7, #28]
 80120a0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80120a4:	2320      	movs	r3, #32
 80120a6:	2205      	movs	r2, #5
 80120a8:	68f8      	ldr	r0, [r7, #12]
 80120aa:	f7ff fd94 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 80120ae:	f04f 33ff 	mov.w	r3, #4294967295
 80120b2:	e08e      	b.n	80121d2 <SCSI_Write10+0x1a2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 80120b4:	68fb      	ldr	r3, [r7, #12]
 80120b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80120ba:	68fa      	ldr	r2, [r7, #12]
 80120bc:	33b0      	adds	r3, #176	@ 0xb0
 80120be:	009b      	lsls	r3, r3, #2
 80120c0:	4413      	add	r3, r2
 80120c2:	685b      	ldr	r3, [r3, #4]
 80120c4:	689b      	ldr	r3, [r3, #8]
 80120c6:	7afa      	ldrb	r2, [r7, #11]
 80120c8:	4610      	mov	r0, r2
 80120ca:	4798      	blx	r3
 80120cc:	4603      	mov	r3, r0
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d008      	beq.n	80120e4 <SCSI_Write10+0xb4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80120d2:	7af9      	ldrb	r1, [r7, #11]
 80120d4:	233a      	movs	r3, #58	@ 0x3a
 80120d6:	2202      	movs	r2, #2
 80120d8:	68f8      	ldr	r0, [r7, #12]
 80120da:	f7ff fd7c 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 80120de:	f04f 33ff 	mov.w	r3, #4294967295
 80120e2:	e076      	b.n	80121d2 <SCSI_Write10+0x1a2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80120e4:	68fb      	ldr	r3, [r7, #12]
 80120e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80120ea:	68fa      	ldr	r2, [r7, #12]
 80120ec:	33b0      	adds	r3, #176	@ 0xb0
 80120ee:	009b      	lsls	r3, r3, #2
 80120f0:	4413      	add	r3, r2
 80120f2:	685b      	ldr	r3, [r3, #4]
 80120f4:	68db      	ldr	r3, [r3, #12]
 80120f6:	7afa      	ldrb	r2, [r7, #11]
 80120f8:	4610      	mov	r0, r2
 80120fa:	4798      	blx	r3
 80120fc:	4603      	mov	r3, r0
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d008      	beq.n	8012114 <SCSI_Write10+0xe4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8012102:	7af9      	ldrb	r1, [r7, #11]
 8012104:	2327      	movs	r3, #39	@ 0x27
 8012106:	2202      	movs	r2, #2
 8012108:	68f8      	ldr	r0, [r7, #12]
 801210a:	f7ff fd64 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 801210e:	f04f 33ff 	mov.w	r3, #4294967295
 8012112:	e05e      	b.n	80121d2 <SCSI_Write10+0x1a2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	3302      	adds	r3, #2
 8012118:	781b      	ldrb	r3, [r3, #0]
 801211a:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	3303      	adds	r3, #3
 8012120:	781b      	ldrb	r3, [r3, #0]
 8012122:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8012124:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	3304      	adds	r3, #4
 801212a:	781b      	ldrb	r3, [r3, #0]
 801212c:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 801212e:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8012130:	687a      	ldr	r2, [r7, #4]
 8012132:	3205      	adds	r2, #5
 8012134:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 8012136:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8012138:	69bb      	ldr	r3, [r7, #24]
 801213a:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	3307      	adds	r3, #7
 8012140:	781b      	ldrb	r3, [r3, #0]
 8012142:	021b      	lsls	r3, r3, #8
                      (uint32_t)params[8];
 8012144:	687a      	ldr	r2, [r7, #4]
 8012146:	3208      	adds	r2, #8
 8012148:	7812      	ldrb	r2, [r2, #0]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 801214a:	431a      	orrs	r2, r3
 801214c:	69bb      	ldr	r3, [r7, #24]
 801214e:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8012150:	69bb      	ldr	r3, [r7, #24]
 8012152:	689a      	ldr	r2, [r3, #8]
 8012154:	69bb      	ldr	r3, [r7, #24]
 8012156:	68db      	ldr	r3, [r3, #12]
 8012158:	7af9      	ldrb	r1, [r7, #11]
 801215a:	68f8      	ldr	r0, [r7, #12]
 801215c:	f000 f9f2 	bl	8012544 <SCSI_CheckAddressRange>
 8012160:	4603      	mov	r3, r0
 8012162:	2b00      	cmp	r3, #0
 8012164:	da02      	bge.n	801216c <SCSI_Write10+0x13c>
    {
      return -1; /* error */
 8012166:	f04f 33ff 	mov.w	r3, #4294967295
 801216a:	e032      	b.n	80121d2 <SCSI_Write10+0x1a2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 801216c:	69bb      	ldr	r3, [r7, #24]
 801216e:	68db      	ldr	r3, [r3, #12]
 8012170:	69ba      	ldr	r2, [r7, #24]
 8012172:	8812      	ldrh	r2, [r2, #0]
 8012174:	fb02 f303 	mul.w	r3, r2, r3
 8012178:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 801217a:	69fb      	ldr	r3, [r7, #28]
 801217c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8012180:	697a      	ldr	r2, [r7, #20]
 8012182:	429a      	cmp	r2, r3
 8012184:	d00a      	beq.n	801219c <SCSI_Write10+0x16c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012186:	69fb      	ldr	r3, [r7, #28]
 8012188:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801218c:	2320      	movs	r3, #32
 801218e:	2205      	movs	r2, #5
 8012190:	68f8      	ldr	r0, [r7, #12]
 8012192:	f7ff fd20 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 8012196:	f04f 33ff 	mov.w	r3, #4294967295
 801219a:	e01a      	b.n	80121d2 <SCSI_Write10+0x1a2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 801219c:	697b      	ldr	r3, [r7, #20]
 801219e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80121a2:	bf28      	it	cs
 80121a4:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80121a8:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 80121aa:	69fb      	ldr	r3, [r7, #28]
 80121ac:	2201      	movs	r2, #1
 80121ae:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80121b0:	4b0a      	ldr	r3, [pc, #40]	@ (80121dc <SCSI_Write10+0x1ac>)
 80121b2:	7819      	ldrb	r1, [r3, #0]
 80121b4:	69fb      	ldr	r3, [r7, #28]
 80121b6:	f103 0210 	add.w	r2, r3, #16
 80121ba:	697b      	ldr	r3, [r7, #20]
 80121bc:	68f8      	ldr	r0, [r7, #12]
 80121be:	f005 febe 	bl	8017f3e <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 80121c2:	2300      	movs	r3, #0
 80121c4:	e005      	b.n	80121d2 <SCSI_Write10+0x1a2>
    return SCSI_ProcessWrite(pdev, lun);
 80121c6:	7afb      	ldrb	r3, [r7, #11]
 80121c8:	4619      	mov	r1, r3
 80121ca:	68f8      	ldr	r0, [r7, #12]
 80121cc:	f000 fa6e 	bl	80126ac <SCSI_ProcessWrite>
 80121d0:	4603      	mov	r3, r0
}
 80121d2:	4618      	mov	r0, r3
 80121d4:	3720      	adds	r7, #32
 80121d6:	46bd      	mov	sp, r7
 80121d8:	bd80      	pop	{r7, pc}
 80121da:	bf00      	nop
 80121dc:	2000009f 	.word	0x2000009f

080121e0 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80121e0:	b580      	push	{r7, lr}
 80121e2:	b088      	sub	sp, #32
 80121e4:	af00      	add	r7, sp, #0
 80121e6:	60f8      	str	r0, [r7, #12]
 80121e8:	460b      	mov	r3, r1
 80121ea:	607a      	str	r2, [r7, #4]
 80121ec:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80121ee:	68fb      	ldr	r3, [r7, #12]
 80121f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80121f4:	68fb      	ldr	r3, [r7, #12]
 80121f6:	32b0      	adds	r2, #176	@ 0xb0
 80121f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80121fc:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80121fe:	7afb      	ldrb	r3, [r7, #11]
 8012200:	3326      	adds	r3, #38	@ 0x26
 8012202:	011b      	lsls	r3, r3, #4
 8012204:	69fa      	ldr	r2, [r7, #28]
 8012206:	4413      	add	r3, r2
 8012208:	3304      	adds	r3, #4
 801220a:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 801220c:	69fb      	ldr	r3, [r7, #28]
 801220e:	2b00      	cmp	r3, #0
 8012210:	d102      	bne.n	8012218 <SCSI_Write12+0x38>
  {
    return -1;
 8012212:	f04f 33ff 	mov.w	r3, #4294967295
 8012216:	e0c4      	b.n	80123a2 <SCSI_Write12+0x1c2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8012218:	69fb      	ldr	r3, [r7, #28]
 801221a:	7a1b      	ldrb	r3, [r3, #8]
 801221c:	2b00      	cmp	r3, #0
 801221e:	f040 80ba 	bne.w	8012396 <SCSI_Write12+0x1b6>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8012222:	69fb      	ldr	r3, [r7, #28]
 8012224:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8012228:	2b00      	cmp	r3, #0
 801222a:	d10a      	bne.n	8012242 <SCSI_Write12+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801222c:	69fb      	ldr	r3, [r7, #28]
 801222e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8012232:	2320      	movs	r3, #32
 8012234:	2205      	movs	r2, #5
 8012236:	68f8      	ldr	r0, [r7, #12]
 8012238:	f7ff fccd 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 801223c:	f04f 33ff 	mov.w	r3, #4294967295
 8012240:	e0af      	b.n	80123a2 <SCSI_Write12+0x1c2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8012242:	69fb      	ldr	r3, [r7, #28]
 8012244:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8012248:	b25b      	sxtb	r3, r3
 801224a:	2b00      	cmp	r3, #0
 801224c:	da0a      	bge.n	8012264 <SCSI_Write12+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801224e:	69fb      	ldr	r3, [r7, #28]
 8012250:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8012254:	2320      	movs	r3, #32
 8012256:	2205      	movs	r2, #5
 8012258:	68f8      	ldr	r0, [r7, #12]
 801225a:	f7ff fcbc 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 801225e:	f04f 33ff 	mov.w	r3, #4294967295
 8012262:	e09e      	b.n	80123a2 <SCSI_Write12+0x1c2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801226a:	68fa      	ldr	r2, [r7, #12]
 801226c:	33b0      	adds	r3, #176	@ 0xb0
 801226e:	009b      	lsls	r3, r3, #2
 8012270:	4413      	add	r3, r2
 8012272:	685b      	ldr	r3, [r3, #4]
 8012274:	689b      	ldr	r3, [r3, #8]
 8012276:	7afa      	ldrb	r2, [r7, #11]
 8012278:	4610      	mov	r0, r2
 801227a:	4798      	blx	r3
 801227c:	4603      	mov	r3, r0
 801227e:	2b00      	cmp	r3, #0
 8012280:	d00b      	beq.n	801229a <SCSI_Write12+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8012282:	7af9      	ldrb	r1, [r7, #11]
 8012284:	233a      	movs	r3, #58	@ 0x3a
 8012286:	2202      	movs	r2, #2
 8012288:	68f8      	ldr	r0, [r7, #12]
 801228a:	f7ff fca4 	bl	8011bd6 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 801228e:	69fb      	ldr	r3, [r7, #28]
 8012290:	2205      	movs	r2, #5
 8012292:	721a      	strb	r2, [r3, #8]
      return -1;
 8012294:	f04f 33ff 	mov.w	r3, #4294967295
 8012298:	e083      	b.n	80123a2 <SCSI_Write12+0x1c2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80122a0:	68fa      	ldr	r2, [r7, #12]
 80122a2:	33b0      	adds	r3, #176	@ 0xb0
 80122a4:	009b      	lsls	r3, r3, #2
 80122a6:	4413      	add	r3, r2
 80122a8:	685b      	ldr	r3, [r3, #4]
 80122aa:	68db      	ldr	r3, [r3, #12]
 80122ac:	7afa      	ldrb	r2, [r7, #11]
 80122ae:	4610      	mov	r0, r2
 80122b0:	4798      	blx	r3
 80122b2:	4603      	mov	r3, r0
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d00b      	beq.n	80122d0 <SCSI_Write12+0xf0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 80122b8:	7af9      	ldrb	r1, [r7, #11]
 80122ba:	2327      	movs	r3, #39	@ 0x27
 80122bc:	2202      	movs	r2, #2
 80122be:	68f8      	ldr	r0, [r7, #12]
 80122c0:	f7ff fc89 	bl	8011bd6 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 80122c4:	69fb      	ldr	r3, [r7, #28]
 80122c6:	2205      	movs	r2, #5
 80122c8:	721a      	strb	r2, [r3, #8]
      return -1;
 80122ca:	f04f 33ff 	mov.w	r3, #4294967295
 80122ce:	e068      	b.n	80123a2 <SCSI_Write12+0x1c2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	3302      	adds	r3, #2
 80122d4:	781b      	ldrb	r3, [r3, #0]
 80122d6:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	3303      	adds	r3, #3
 80122dc:	781b      	ldrb	r3, [r3, #0]
 80122de:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80122e0:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	3304      	adds	r3, #4
 80122e6:	781b      	ldrb	r3, [r3, #0]
 80122e8:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 80122ea:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 80122ec:	687a      	ldr	r2, [r7, #4]
 80122ee:	3205      	adds	r2, #5
 80122f0:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 80122f2:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 80122f4:	69bb      	ldr	r3, [r7, #24]
 80122f6:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	3306      	adds	r3, #6
 80122fc:	781b      	ldrb	r3, [r3, #0]
 80122fe:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	3307      	adds	r3, #7
 8012304:	781b      	ldrb	r3, [r3, #0]
 8012306:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8012308:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	3308      	adds	r3, #8
 801230e:	781b      	ldrb	r3, [r3, #0]
 8012310:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 8012312:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 8012314:	687a      	ldr	r2, [r7, #4]
 8012316:	3209      	adds	r2, #9
 8012318:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 801231a:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 801231c:	69bb      	ldr	r3, [r7, #24]
 801231e:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8012320:	69bb      	ldr	r3, [r7, #24]
 8012322:	689a      	ldr	r2, [r3, #8]
 8012324:	69bb      	ldr	r3, [r7, #24]
 8012326:	68db      	ldr	r3, [r3, #12]
 8012328:	7af9      	ldrb	r1, [r7, #11]
 801232a:	68f8      	ldr	r0, [r7, #12]
 801232c:	f000 f90a 	bl	8012544 <SCSI_CheckAddressRange>
 8012330:	4603      	mov	r3, r0
 8012332:	2b00      	cmp	r3, #0
 8012334:	da02      	bge.n	801233c <SCSI_Write12+0x15c>
    {
      return -1; /* error */
 8012336:	f04f 33ff 	mov.w	r3, #4294967295
 801233a:	e032      	b.n	80123a2 <SCSI_Write12+0x1c2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 801233c:	69bb      	ldr	r3, [r7, #24]
 801233e:	68db      	ldr	r3, [r3, #12]
 8012340:	69ba      	ldr	r2, [r7, #24]
 8012342:	8812      	ldrh	r2, [r2, #0]
 8012344:	fb02 f303 	mul.w	r3, r2, r3
 8012348:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 801234a:	69fb      	ldr	r3, [r7, #28]
 801234c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8012350:	697a      	ldr	r2, [r7, #20]
 8012352:	429a      	cmp	r2, r3
 8012354:	d00a      	beq.n	801236c <SCSI_Write12+0x18c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012356:	69fb      	ldr	r3, [r7, #28]
 8012358:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801235c:	2320      	movs	r3, #32
 801235e:	2205      	movs	r2, #5
 8012360:	68f8      	ldr	r0, [r7, #12]
 8012362:	f7ff fc38 	bl	8011bd6 <SCSI_SenseCode>
      return -1;
 8012366:	f04f 33ff 	mov.w	r3, #4294967295
 801236a:	e01a      	b.n	80123a2 <SCSI_Write12+0x1c2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 801236c:	697b      	ldr	r3, [r7, #20]
 801236e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012372:	bf28      	it	cs
 8012374:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8012378:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 801237a:	69fb      	ldr	r3, [r7, #28]
 801237c:	2201      	movs	r2, #1
 801237e:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8012380:	4b0a      	ldr	r3, [pc, #40]	@ (80123ac <SCSI_Write12+0x1cc>)
 8012382:	7819      	ldrb	r1, [r3, #0]
 8012384:	69fb      	ldr	r3, [r7, #28]
 8012386:	f103 0210 	add.w	r2, r3, #16
 801238a:	697b      	ldr	r3, [r7, #20]
 801238c:	68f8      	ldr	r0, [r7, #12]
 801238e:	f005 fdd6 	bl	8017f3e <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 8012392:	2300      	movs	r3, #0
 8012394:	e005      	b.n	80123a2 <SCSI_Write12+0x1c2>
    return SCSI_ProcessWrite(pdev, lun);
 8012396:	7afb      	ldrb	r3, [r7, #11]
 8012398:	4619      	mov	r1, r3
 801239a:	68f8      	ldr	r0, [r7, #12]
 801239c:	f000 f986 	bl	80126ac <SCSI_ProcessWrite>
 80123a0:	4603      	mov	r3, r0
}
 80123a2:	4618      	mov	r0, r3
 80123a4:	3720      	adds	r7, #32
 80123a6:	46bd      	mov	sp, r7
 80123a8:	bd80      	pop	{r7, pc}
 80123aa:	bf00      	nop
 80123ac:	2000009f 	.word	0x2000009f

080123b0 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80123b0:	b580      	push	{r7, lr}
 80123b2:	b086      	sub	sp, #24
 80123b4:	af00      	add	r7, sp, #0
 80123b6:	60f8      	str	r0, [r7, #12]
 80123b8:	460b      	mov	r3, r1
 80123ba:	607a      	str	r2, [r7, #4]
 80123bc:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80123c4:	68fb      	ldr	r3, [r7, #12]
 80123c6:	32b0      	adds	r2, #176	@ 0xb0
 80123c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123cc:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80123ce:	7afb      	ldrb	r3, [r7, #11]
 80123d0:	3326      	adds	r3, #38	@ 0x26
 80123d2:	011b      	lsls	r3, r3, #4
 80123d4:	697a      	ldr	r2, [r7, #20]
 80123d6:	4413      	add	r3, r2
 80123d8:	3304      	adds	r3, #4
 80123da:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 80123dc:	697b      	ldr	r3, [r7, #20]
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d102      	bne.n	80123e8 <SCSI_Verify10+0x38>
  {
    return -1;
 80123e2:	f04f 33ff 	mov.w	r3, #4294967295
 80123e6:	e021      	b.n	801242c <SCSI_Verify10+0x7c>
  }

  if ((params[1] & 0x02U) == 0x02U)
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	3301      	adds	r3, #1
 80123ec:	781b      	ldrb	r3, [r3, #0]
 80123ee:	f003 0302 	and.w	r3, r3, #2
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d008      	beq.n	8012408 <SCSI_Verify10+0x58>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 80123f6:	7af9      	ldrb	r1, [r7, #11]
 80123f8:	2324      	movs	r3, #36	@ 0x24
 80123fa:	2205      	movs	r2, #5
 80123fc:	68f8      	ldr	r0, [r7, #12]
 80123fe:	f7ff fbea 	bl	8011bd6 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 8012402:	f04f 33ff 	mov.w	r3, #4294967295
 8012406:	e011      	b.n	801242c <SCSI_Verify10+0x7c>
  }

  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8012408:	693b      	ldr	r3, [r7, #16]
 801240a:	689a      	ldr	r2, [r3, #8]
 801240c:	693b      	ldr	r3, [r7, #16]
 801240e:	68db      	ldr	r3, [r3, #12]
 8012410:	7af9      	ldrb	r1, [r7, #11]
 8012412:	68f8      	ldr	r0, [r7, #12]
 8012414:	f000 f896 	bl	8012544 <SCSI_CheckAddressRange>
 8012418:	4603      	mov	r3, r0
 801241a:	2b00      	cmp	r3, #0
 801241c:	da02      	bge.n	8012424 <SCSI_Verify10+0x74>
  {
    return -1; /* error */
 801241e:	f04f 33ff 	mov.w	r3, #4294967295
 8012422:	e003      	b.n	801242c <SCSI_Verify10+0x7c>
  }

  hmsc->bot_data_length = 0U;
 8012424:	697b      	ldr	r3, [r7, #20]
 8012426:	2200      	movs	r2, #0
 8012428:	60da      	str	r2, [r3, #12]

  return 0;
 801242a:	2300      	movs	r3, #0
}
 801242c:	4618      	mov	r0, r3
 801242e:	3718      	adds	r7, #24
 8012430:	46bd      	mov	sp, r7
 8012432:	bd80      	pop	{r7, pc}

08012434 <SCSI_ReportLuns>:
  * @brief  SCSI_ReportLuns12
  *         Process ReportLuns command
  * @retval status
  */
static int8_t SCSI_ReportLuns(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012434:	b580      	push	{r7, lr}
 8012436:	b088      	sub	sp, #32
 8012438:	af00      	add	r7, sp, #0
 801243a:	60f8      	str	r0, [r7, #12]
 801243c:	460b      	mov	r3, r1
 801243e:	607a      	str	r2, [r7, #4]
 8012440:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);

  /* Define the report LUNs buffer Each LUN entry is 8 bytes */
  static uint8_t lun_report[8U * (MSC_BOT_MAX_LUN + 1U)];

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012442:	68fb      	ldr	r3, [r7, #12]
 8012444:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	32b0      	adds	r2, #176	@ 0xb0
 801244c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012450:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8012452:	69bb      	ldr	r3, [r7, #24]
 8012454:	2b00      	cmp	r3, #0
 8012456:	d102      	bne.n	801245e <SCSI_ReportLuns+0x2a>
  {
    return -1;
 8012458:	f04f 33ff 	mov.w	r3, #4294967295
 801245c:	e038      	b.n	80124d0 <SCSI_ReportLuns+0x9c>
  }

  /* Initialize the report LUNs buffer */
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 801245e:	2218      	movs	r2, #24
 8012460:	2100      	movs	r1, #0
 8012462:	481d      	ldr	r0, [pc, #116]	@ (80124d8 <SCSI_ReportLuns+0xa4>)
 8012464:	f006 fde1 	bl	801902a <memset>

  /* Set the LUN list length in the first 4 bytes */
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 8012468:	69bb      	ldr	r3, [r7, #24]
 801246a:	681b      	ldr	r3, [r3, #0]
 801246c:	3301      	adds	r3, #1
 801246e:	00db      	lsls	r3, r3, #3
 8012470:	617b      	str	r3, [r7, #20]
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 8012472:	697b      	ldr	r3, [r7, #20]
 8012474:	0e1b      	lsrs	r3, r3, #24
 8012476:	b2da      	uxtb	r2, r3
 8012478:	4b17      	ldr	r3, [pc, #92]	@ (80124d8 <SCSI_ReportLuns+0xa4>)
 801247a:	701a      	strb	r2, [r3, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 801247c:	697b      	ldr	r3, [r7, #20]
 801247e:	0c1b      	lsrs	r3, r3, #16
 8012480:	b2da      	uxtb	r2, r3
 8012482:	4b15      	ldr	r3, [pc, #84]	@ (80124d8 <SCSI_ReportLuns+0xa4>)
 8012484:	705a      	strb	r2, [r3, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 8012486:	697b      	ldr	r3, [r7, #20]
 8012488:	0a1b      	lsrs	r3, r3, #8
 801248a:	b2da      	uxtb	r2, r3
 801248c:	4b12      	ldr	r3, [pc, #72]	@ (80124d8 <SCSI_ReportLuns+0xa4>)
 801248e:	709a      	strb	r2, [r3, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 8012490:	697b      	ldr	r3, [r7, #20]
 8012492:	b2da      	uxtb	r2, r3
 8012494:	4b10      	ldr	r3, [pc, #64]	@ (80124d8 <SCSI_ReportLuns+0xa4>)
 8012496:	70da      	strb	r2, [r3, #3]

  /* Update the LUN list */
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 8012498:	2300      	movs	r3, #0
 801249a:	77fb      	strb	r3, [r7, #31]
 801249c:	e008      	b.n	80124b0 <SCSI_ReportLuns+0x7c>
  {
    /* LUN identifier is placed at the second byte of each 8-byte entry */
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 801249e:	7ffb      	ldrb	r3, [r7, #31]
 80124a0:	00db      	lsls	r3, r3, #3
 80124a2:	3309      	adds	r3, #9
 80124a4:	490c      	ldr	r1, [pc, #48]	@ (80124d8 <SCSI_ReportLuns+0xa4>)
 80124a6:	7ffa      	ldrb	r2, [r7, #31]
 80124a8:	54ca      	strb	r2, [r1, r3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 80124aa:	7ffb      	ldrb	r3, [r7, #31]
 80124ac:	3301      	adds	r3, #1
 80124ae:	77fb      	strb	r3, [r7, #31]
 80124b0:	7ffa      	ldrb	r2, [r7, #31]
 80124b2:	69bb      	ldr	r3, [r7, #24]
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	429a      	cmp	r2, r3
 80124b8:	d9f1      	bls.n	801249e <SCSI_ReportLuns+0x6a>
  }

  /* Calculate the total length of the report LUNs buffer */
  total_length = lun_list_length + 8U;
 80124ba:	697b      	ldr	r3, [r7, #20]
 80124bc:	3308      	adds	r3, #8
 80124be:	613b      	str	r3, [r7, #16]

  /* Update the BOT data with the report LUNs buffer */
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 80124c0:	693b      	ldr	r3, [r7, #16]
 80124c2:	b29b      	uxth	r3, r3
 80124c4:	461a      	mov	r2, r3
 80124c6:	4904      	ldr	r1, [pc, #16]	@ (80124d8 <SCSI_ReportLuns+0xa4>)
 80124c8:	69b8      	ldr	r0, [r7, #24]
 80124ca:	f000 f97f 	bl	80127cc <SCSI_UpdateBotData>

  return 0;
 80124ce:	2300      	movs	r3, #0
}
 80124d0:	4618      	mov	r0, r3
 80124d2:	3720      	adds	r7, #32
 80124d4:	46bd      	mov	sp, r7
 80124d6:	bd80      	pop	{r7, pc}
 80124d8:	20000d64 	.word	0x20000d64

080124dc <SCSI_ReceiveDiagnosticResults>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReceiveDiagnosticResults(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80124dc:	b580      	push	{r7, lr}
 80124de:	b086      	sub	sp, #24
 80124e0:	af00      	add	r7, sp, #0
 80124e2:	60f8      	str	r0, [r7, #12]
 80124e4:	460b      	mov	r3, r1
 80124e6:	607a      	str	r2, [r7, #4]
 80124e8:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80124f0:	68fb      	ldr	r3, [r7, #12]
 80124f2:	32b0      	adds	r2, #176	@ 0xb0
 80124f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80124f8:	613b      	str	r3, [r7, #16]
  uint16_t allocation_length;

  /* Extract the allocation length from the CDB */
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	3303      	adds	r3, #3
 80124fe:	781b      	ldrb	r3, [r3, #0]
 8012500:	b21b      	sxth	r3, r3
 8012502:	021b      	lsls	r3, r3, #8
 8012504:	b21a      	sxth	r2, r3
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	3304      	adds	r3, #4
 801250a:	781b      	ldrb	r3, [r3, #0]
 801250c:	b21b      	sxth	r3, r3
 801250e:	4313      	orrs	r3, r2
 8012510:	b21b      	sxth	r3, r3
 8012512:	82fb      	strh	r3, [r7, #22]

  if (allocation_length == 0U)
 8012514:	8afb      	ldrh	r3, [r7, #22]
 8012516:	2b00      	cmp	r3, #0
 8012518:	d101      	bne.n	801251e <SCSI_ReceiveDiagnosticResults+0x42>
  {
    return 0;
 801251a:	2300      	movs	r3, #0
 801251c:	e00b      	b.n	8012536 <SCSI_ReceiveDiagnosticResults+0x5a>
  }

  /* Ensure the allocation length does not exceed the diagnostic data length */
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 801251e:	8afb      	ldrh	r3, [r7, #22]
 8012520:	2b08      	cmp	r3, #8
 8012522:	d901      	bls.n	8012528 <SCSI_ReceiveDiagnosticResults+0x4c>
  {
    allocation_length = DIAGNOSTIC_DATA_LEN;
 8012524:	2308      	movs	r3, #8
 8012526:	82fb      	strh	r3, [r7, #22]
  }

  /* Send the diagnostic data to the host */
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 8012528:	8afb      	ldrh	r3, [r7, #22]
 801252a:	461a      	mov	r2, r3
 801252c:	4904      	ldr	r1, [pc, #16]	@ (8012540 <SCSI_ReceiveDiagnosticResults+0x64>)
 801252e:	6938      	ldr	r0, [r7, #16]
 8012530:	f000 f94c 	bl	80127cc <SCSI_UpdateBotData>

  return 0;
 8012534:	2300      	movs	r3, #0
}
 8012536:	4618      	mov	r0, r3
 8012538:	3718      	adds	r7, #24
 801253a:	46bd      	mov	sp, r7
 801253c:	bd80      	pop	{r7, pc}
 801253e:	bf00      	nop
 8012540:	20000d5c 	.word	0x20000d5c

08012544 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 8012544:	b580      	push	{r7, lr}
 8012546:	b086      	sub	sp, #24
 8012548:	af00      	add	r7, sp, #0
 801254a:	60f8      	str	r0, [r7, #12]
 801254c:	607a      	str	r2, [r7, #4]
 801254e:	603b      	str	r3, [r7, #0]
 8012550:	460b      	mov	r3, r1
 8012552:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801255a:	68fb      	ldr	r3, [r7, #12]
 801255c:	32b0      	adds	r2, #176	@ 0xb0
 801255e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012562:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8012564:	7afb      	ldrb	r3, [r7, #11]
 8012566:	3326      	adds	r3, #38	@ 0x26
 8012568:	011b      	lsls	r3, r3, #4
 801256a:	697a      	ldr	r2, [r7, #20]
 801256c:	4413      	add	r3, r2
 801256e:	3304      	adds	r3, #4
 8012570:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8012572:	697b      	ldr	r3, [r7, #20]
 8012574:	2b00      	cmp	r3, #0
 8012576:	d102      	bne.n	801257e <SCSI_CheckAddressRange+0x3a>
  {
    return -1;
 8012578:	f04f 33ff 	mov.w	r3, #4294967295
 801257c:	e010      	b.n	80125a0 <SCSI_CheckAddressRange+0x5c>
  }

  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 801257e:	687a      	ldr	r2, [r7, #4]
 8012580:	683b      	ldr	r3, [r7, #0]
 8012582:	441a      	add	r2, r3
 8012584:	693b      	ldr	r3, [r7, #16]
 8012586:	685b      	ldr	r3, [r3, #4]
 8012588:	429a      	cmp	r2, r3
 801258a:	d908      	bls.n	801259e <SCSI_CheckAddressRange+0x5a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 801258c:	7af9      	ldrb	r1, [r7, #11]
 801258e:	2321      	movs	r3, #33	@ 0x21
 8012590:	2205      	movs	r2, #5
 8012592:	68f8      	ldr	r0, [r7, #12]
 8012594:	f7ff fb1f 	bl	8011bd6 <SCSI_SenseCode>
    return -1;
 8012598:	f04f 33ff 	mov.w	r3, #4294967295
 801259c:	e000      	b.n	80125a0 <SCSI_CheckAddressRange+0x5c>
  }

  return 0;
 801259e:	2300      	movs	r3, #0
}
 80125a0:	4618      	mov	r0, r3
 80125a2:	3718      	adds	r7, #24
 80125a4:	46bd      	mov	sp, r7
 80125a6:	bd80      	pop	{r7, pc}

080125a8 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 80125a8:	b590      	push	{r4, r7, lr}
 80125aa:	b087      	sub	sp, #28
 80125ac:	af00      	add	r7, sp, #0
 80125ae:	6078      	str	r0, [r7, #4]
 80125b0:	460b      	mov	r3, r1
 80125b2:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	32b0      	adds	r2, #176	@ 0xb0
 80125be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125c2:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80125c4:	78fb      	ldrb	r3, [r7, #3]
 80125c6:	3326      	adds	r3, #38	@ 0x26
 80125c8:	011b      	lsls	r3, r3, #4
 80125ca:	697a      	ldr	r2, [r7, #20]
 80125cc:	4413      	add	r3, r2
 80125ce:	3304      	adds	r3, #4
 80125d0:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 80125d2:	697b      	ldr	r3, [r7, #20]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d102      	bne.n	80125de <SCSI_ProcessRead+0x36>
  {
    return -1;
 80125d8:	f04f 33ff 	mov.w	r3, #4294967295
 80125dc:	e05f      	b.n	801269e <SCSI_ProcessRead+0xf6>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 80125de:	693b      	ldr	r3, [r7, #16]
 80125e0:	68db      	ldr	r3, [r3, #12]
 80125e2:	693a      	ldr	r2, [r7, #16]
 80125e4:	8812      	ldrh	r2, [r2, #0]
 80125e6:	fb02 f303 	mul.w	r3, r2, r3
 80125ea:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 80125ec:	68fb      	ldr	r3, [r7, #12]
 80125ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80125f2:	bf28      	it	cs
 80125f4:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80125f8:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012600:	687a      	ldr	r2, [r7, #4]
 8012602:	33b0      	adds	r3, #176	@ 0xb0
 8012604:	009b      	lsls	r3, r3, #2
 8012606:	4413      	add	r3, r2
 8012608:	685b      	ldr	r3, [r3, #4]
 801260a:	691c      	ldr	r4, [r3, #16]
 801260c:	697b      	ldr	r3, [r7, #20]
 801260e:	f103 0110 	add.w	r1, r3, #16
 8012612:	693b      	ldr	r3, [r7, #16]
 8012614:	689a      	ldr	r2, [r3, #8]
                                                                    p_scsi_blk->addr,
                                                                    (len / p_scsi_blk->size)) < 0)
 8012616:	693b      	ldr	r3, [r7, #16]
 8012618:	881b      	ldrh	r3, [r3, #0]
 801261a:	4618      	mov	r0, r3
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8012622:	b29b      	uxth	r3, r3
 8012624:	78f8      	ldrb	r0, [r7, #3]
 8012626:	47a0      	blx	r4
 8012628:	4603      	mov	r3, r0
 801262a:	2b00      	cmp	r3, #0
 801262c:	da08      	bge.n	8012640 <SCSI_ProcessRead+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 801262e:	78f9      	ldrb	r1, [r7, #3]
 8012630:	2311      	movs	r3, #17
 8012632:	2204      	movs	r2, #4
 8012634:	6878      	ldr	r0, [r7, #4]
 8012636:	f7ff face 	bl	8011bd6 <SCSI_SenseCode>
    return -1;
 801263a:	f04f 33ff 	mov.w	r3, #4294967295
 801263e:	e02e      	b.n	801269e <SCSI_ProcessRead+0xf6>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 8012640:	4b19      	ldr	r3, [pc, #100]	@ (80126a8 <SCSI_ProcessRead+0x100>)
 8012642:	7819      	ldrb	r1, [r3, #0]
 8012644:	697b      	ldr	r3, [r7, #20]
 8012646:	f103 0210 	add.w	r2, r3, #16
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	6878      	ldr	r0, [r7, #4]
 801264e:	f005 fc55 	bl	8017efc <USBD_LL_Transmit>

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 8012652:	693b      	ldr	r3, [r7, #16]
 8012654:	689a      	ldr	r2, [r3, #8]
 8012656:	693b      	ldr	r3, [r7, #16]
 8012658:	881b      	ldrh	r3, [r3, #0]
 801265a:	4619      	mov	r1, r3
 801265c:	68fb      	ldr	r3, [r7, #12]
 801265e:	fbb3 f3f1 	udiv	r3, r3, r1
 8012662:	441a      	add	r2, r3
 8012664:	693b      	ldr	r3, [r7, #16]
 8012666:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 8012668:	693b      	ldr	r3, [r7, #16]
 801266a:	68da      	ldr	r2, [r3, #12]
 801266c:	693b      	ldr	r3, [r7, #16]
 801266e:	881b      	ldrh	r3, [r3, #0]
 8012670:	4619      	mov	r1, r3
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	fbb3 f3f1 	udiv	r3, r3, r1
 8012678:	1ad2      	subs	r2, r2, r3
 801267a:	693b      	ldr	r3, [r7, #16]
 801267c:	60da      	str	r2, [r3, #12]

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 801267e:	697b      	ldr	r3, [r7, #20]
 8012680:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	1ad2      	subs	r2, r2, r3
 8012688:	697b      	ldr	r3, [r7, #20]
 801268a:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 801268e:	693b      	ldr	r3, [r7, #16]
 8012690:	68db      	ldr	r3, [r3, #12]
 8012692:	2b00      	cmp	r3, #0
 8012694:	d102      	bne.n	801269c <SCSI_ProcessRead+0xf4>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 8012696:	697b      	ldr	r3, [r7, #20]
 8012698:	2203      	movs	r2, #3
 801269a:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 801269c:	2300      	movs	r3, #0
}
 801269e:	4618      	mov	r0, r3
 80126a0:	371c      	adds	r7, #28
 80126a2:	46bd      	mov	sp, r7
 80126a4:	bd90      	pop	{r4, r7, pc}
 80126a6:	bf00      	nop
 80126a8:	2000009e 	.word	0x2000009e

080126ac <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 80126ac:	b590      	push	{r4, r7, lr}
 80126ae:	b087      	sub	sp, #28
 80126b0:	af00      	add	r7, sp, #0
 80126b2:	6078      	str	r0, [r7, #4]
 80126b4:	460b      	mov	r3, r1
 80126b6:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	32b0      	adds	r2, #176	@ 0xb0
 80126c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80126c6:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80126c8:	78fb      	ldrb	r3, [r7, #3]
 80126ca:	3326      	adds	r3, #38	@ 0x26
 80126cc:	011b      	lsls	r3, r3, #4
 80126ce:	697a      	ldr	r2, [r7, #20]
 80126d0:	4413      	add	r3, r2
 80126d2:	3304      	adds	r3, #4
 80126d4:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 80126d6:	697b      	ldr	r3, [r7, #20]
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d102      	bne.n	80126e2 <SCSI_ProcessWrite+0x36>
  {
    return -1;
 80126dc:	f04f 33ff 	mov.w	r3, #4294967295
 80126e0:	e06d      	b.n	80127be <SCSI_ProcessWrite+0x112>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 80126e2:	693b      	ldr	r3, [r7, #16]
 80126e4:	68db      	ldr	r3, [r3, #12]
 80126e6:	693a      	ldr	r2, [r7, #16]
 80126e8:	8812      	ldrh	r2, [r2, #0]
 80126ea:	fb02 f303 	mul.w	r3, r2, r3
 80126ee:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 80126f0:	68fb      	ldr	r3, [r7, #12]
 80126f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80126f6:	bf28      	it	cs
 80126f8:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80126fc:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012704:	687a      	ldr	r2, [r7, #4]
 8012706:	33b0      	adds	r3, #176	@ 0xb0
 8012708:	009b      	lsls	r3, r3, #2
 801270a:	4413      	add	r3, r2
 801270c:	685b      	ldr	r3, [r3, #4]
 801270e:	695c      	ldr	r4, [r3, #20]
 8012710:	697b      	ldr	r3, [r7, #20]
 8012712:	f103 0110 	add.w	r1, r3, #16
 8012716:	693b      	ldr	r3, [r7, #16]
 8012718:	689a      	ldr	r2, [r3, #8]
                                                                     (len / p_scsi_blk->size)) < 0)
 801271a:	693b      	ldr	r3, [r7, #16]
 801271c:	881b      	ldrh	r3, [r3, #0]
 801271e:	4618      	mov	r0, r3
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 8012726:	b29b      	uxth	r3, r3
 8012728:	78f8      	ldrb	r0, [r7, #3]
 801272a:	47a0      	blx	r4
 801272c:	4603      	mov	r3, r0
 801272e:	2b00      	cmp	r3, #0
 8012730:	da08      	bge.n	8012744 <SCSI_ProcessWrite+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 8012732:	78f9      	ldrb	r1, [r7, #3]
 8012734:	2303      	movs	r3, #3
 8012736:	2204      	movs	r2, #4
 8012738:	6878      	ldr	r0, [r7, #4]
 801273a:	f7ff fa4c 	bl	8011bd6 <SCSI_SenseCode>
    return -1;
 801273e:	f04f 33ff 	mov.w	r3, #4294967295
 8012742:	e03c      	b.n	80127be <SCSI_ProcessWrite+0x112>
  }

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 8012744:	693b      	ldr	r3, [r7, #16]
 8012746:	689a      	ldr	r2, [r3, #8]
 8012748:	693b      	ldr	r3, [r7, #16]
 801274a:	881b      	ldrh	r3, [r3, #0]
 801274c:	4619      	mov	r1, r3
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	fbb3 f3f1 	udiv	r3, r3, r1
 8012754:	441a      	add	r2, r3
 8012756:	693b      	ldr	r3, [r7, #16]
 8012758:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 801275a:	693b      	ldr	r3, [r7, #16]
 801275c:	68da      	ldr	r2, [r3, #12]
 801275e:	693b      	ldr	r3, [r7, #16]
 8012760:	881b      	ldrh	r3, [r3, #0]
 8012762:	4619      	mov	r1, r3
 8012764:	68fb      	ldr	r3, [r7, #12]
 8012766:	fbb3 f3f1 	udiv	r3, r3, r1
 801276a:	1ad2      	subs	r2, r2, r3
 801276c:	693b      	ldr	r3, [r7, #16]
 801276e:	60da      	str	r2, [r3, #12]

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 8012770:	697b      	ldr	r3, [r7, #20]
 8012772:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8012776:	68fb      	ldr	r3, [r7, #12]
 8012778:	1ad2      	subs	r2, r2, r3
 801277a:	697b      	ldr	r3, [r7, #20]
 801277c:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 8012780:	693b      	ldr	r3, [r7, #16]
 8012782:	68db      	ldr	r3, [r3, #12]
 8012784:	2b00      	cmp	r3, #0
 8012786:	d104      	bne.n	8012792 <SCSI_ProcessWrite+0xe6>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8012788:	2100      	movs	r1, #0
 801278a:	6878      	ldr	r0, [r7, #4]
 801278c:	f7fe fc26 	bl	8010fdc <MSC_BOT_SendCSW>
 8012790:	e014      	b.n	80127bc <SCSI_ProcessWrite+0x110>
  }
  else
  {
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 8012792:	693b      	ldr	r3, [r7, #16]
 8012794:	68db      	ldr	r3, [r3, #12]
 8012796:	693a      	ldr	r2, [r7, #16]
 8012798:	8812      	ldrh	r2, [r2, #0]
 801279a:	fb02 f303 	mul.w	r3, r2, r3
 801279e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80127a2:	bf28      	it	cs
 80127a4:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80127a8:	60fb      	str	r3, [r7, #12]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80127aa:	4b07      	ldr	r3, [pc, #28]	@ (80127c8 <SCSI_ProcessWrite+0x11c>)
 80127ac:	7819      	ldrb	r1, [r3, #0]
 80127ae:	697b      	ldr	r3, [r7, #20]
 80127b0:	f103 0210 	add.w	r2, r3, #16
 80127b4:	68fb      	ldr	r3, [r7, #12]
 80127b6:	6878      	ldr	r0, [r7, #4]
 80127b8:	f005 fbc1 	bl	8017f3e <USBD_LL_PrepareReceive>
  }

  return 0;
 80127bc:	2300      	movs	r3, #0
}
 80127be:	4618      	mov	r0, r3
 80127c0:	371c      	adds	r7, #28
 80127c2:	46bd      	mov	sp, r7
 80127c4:	bd90      	pop	{r4, r7, pc}
 80127c6:	bf00      	nop
 80127c8:	2000009f 	.word	0x2000009f

080127cc <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 80127cc:	b480      	push	{r7}
 80127ce:	b087      	sub	sp, #28
 80127d0:	af00      	add	r7, sp, #0
 80127d2:	60f8      	str	r0, [r7, #12]
 80127d4:	60b9      	str	r1, [r7, #8]
 80127d6:	4613      	mov	r3, r2
 80127d8:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 80127da:	88fb      	ldrh	r3, [r7, #6]
 80127dc:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d102      	bne.n	80127ea <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 80127e4:	f04f 33ff 	mov.w	r3, #4294967295
 80127e8:	e013      	b.n	8012812 <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 80127ea:	8afa      	ldrh	r2, [r7, #22]
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 80127f0:	e00b      	b.n	801280a <SCSI_UpdateBotData+0x3e>
  {
    len--;
 80127f2:	8afb      	ldrh	r3, [r7, #22]
 80127f4:	3b01      	subs	r3, #1
 80127f6:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 80127f8:	8afb      	ldrh	r3, [r7, #22]
 80127fa:	68ba      	ldr	r2, [r7, #8]
 80127fc:	441a      	add	r2, r3
 80127fe:	8afb      	ldrh	r3, [r7, #22]
 8012800:	7811      	ldrb	r1, [r2, #0]
 8012802:	68fa      	ldr	r2, [r7, #12]
 8012804:	4413      	add	r3, r2
 8012806:	460a      	mov	r2, r1
 8012808:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 801280a:	8afb      	ldrh	r3, [r7, #22]
 801280c:	2b00      	cmp	r3, #0
 801280e:	d1f0      	bne.n	80127f2 <SCSI_UpdateBotData+0x26>
  }

  return 0;
 8012810:	2300      	movs	r3, #0
}
 8012812:	4618      	mov	r0, r3
 8012814:	371c      	adds	r7, #28
 8012816:	46bd      	mov	sp, r7
 8012818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801281c:	4770      	bx	lr

0801281e <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801281e:	b580      	push	{r7, lr}
 8012820:	b086      	sub	sp, #24
 8012822:	af00      	add	r7, sp, #0
 8012824:	60f8      	str	r0, [r7, #12]
 8012826:	60b9      	str	r1, [r7, #8]
 8012828:	4613      	mov	r3, r2
 801282a:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	2b00      	cmp	r3, #0
 8012830:	d101      	bne.n	8012836 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8012832:	2303      	movs	r3, #3
 8012834:	e01f      	b.n	8012876 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8012836:	68fb      	ldr	r3, [r7, #12]
 8012838:	2200      	movs	r2, #0
 801283a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801283e:	68fb      	ldr	r3, [r7, #12]
 8012840:	2200      	movs	r2, #0
 8012842:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8012846:	68fb      	ldr	r3, [r7, #12]
 8012848:	2200      	movs	r2, #0
 801284a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801284e:	68bb      	ldr	r3, [r7, #8]
 8012850:	2b00      	cmp	r3, #0
 8012852:	d003      	beq.n	801285c <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8012854:	68fb      	ldr	r3, [r7, #12]
 8012856:	68ba      	ldr	r2, [r7, #8]
 8012858:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801285c:	68fb      	ldr	r3, [r7, #12]
 801285e:	2201      	movs	r2, #1
 8012860:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8012864:	68fb      	ldr	r3, [r7, #12]
 8012866:	79fa      	ldrb	r2, [r7, #7]
 8012868:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801286a:	68f8      	ldr	r0, [r7, #12]
 801286c:	f005 f9e6 	bl	8017c3c <USBD_LL_Init>
 8012870:	4603      	mov	r3, r0
 8012872:	75fb      	strb	r3, [r7, #23]

  return ret;
 8012874:	7dfb      	ldrb	r3, [r7, #23]
}
 8012876:	4618      	mov	r0, r3
 8012878:	3718      	adds	r7, #24
 801287a:	46bd      	mov	sp, r7
 801287c:	bd80      	pop	{r7, pc}

0801287e <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801287e:	b580      	push	{r7, lr}
 8012880:	b084      	sub	sp, #16
 8012882:	af00      	add	r7, sp, #0
 8012884:	6078      	str	r0, [r7, #4]
 8012886:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012888:	2300      	movs	r3, #0
 801288a:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801288c:	683b      	ldr	r3, [r7, #0]
 801288e:	2b00      	cmp	r3, #0
 8012890:	d101      	bne.n	8012896 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8012892:	2303      	movs	r3, #3
 8012894:	e025      	b.n	80128e2 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	683a      	ldr	r2, [r7, #0]
 801289a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	32ae      	adds	r2, #174	@ 0xae
 80128a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80128ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d00f      	beq.n	80128d2 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	32ae      	adds	r2, #174	@ 0xae
 80128bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80128c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128c2:	f107 020e 	add.w	r2, r7, #14
 80128c6:	4610      	mov	r0, r2
 80128c8:	4798      	blx	r3
 80128ca:	4602      	mov	r2, r0
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80128d8:	1c5a      	adds	r2, r3, #1
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80128e0:	2300      	movs	r3, #0
}
 80128e2:	4618      	mov	r0, r3
 80128e4:	3710      	adds	r7, #16
 80128e6:	46bd      	mov	sp, r7
 80128e8:	bd80      	pop	{r7, pc}

080128ea <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80128ea:	b580      	push	{r7, lr}
 80128ec:	b082      	sub	sp, #8
 80128ee:	af00      	add	r7, sp, #0
 80128f0:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80128f2:	6878      	ldr	r0, [r7, #4]
 80128f4:	f005 f9fa 	bl	8017cec <USBD_LL_Start>
 80128f8:	4603      	mov	r3, r0
}
 80128fa:	4618      	mov	r0, r3
 80128fc:	3708      	adds	r7, #8
 80128fe:	46bd      	mov	sp, r7
 8012900:	bd80      	pop	{r7, pc}

08012902 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8012902:	b480      	push	{r7}
 8012904:	b083      	sub	sp, #12
 8012906:	af00      	add	r7, sp, #0
 8012908:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801290a:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801290c:	4618      	mov	r0, r3
 801290e:	370c      	adds	r7, #12
 8012910:	46bd      	mov	sp, r7
 8012912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012916:	4770      	bx	lr

08012918 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b084      	sub	sp, #16
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
 8012920:	460b      	mov	r3, r1
 8012922:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8012924:	2300      	movs	r3, #0
 8012926:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801292e:	2b00      	cmp	r3, #0
 8012930:	d009      	beq.n	8012946 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012938:	681b      	ldr	r3, [r3, #0]
 801293a:	78fa      	ldrb	r2, [r7, #3]
 801293c:	4611      	mov	r1, r2
 801293e:	6878      	ldr	r0, [r7, #4]
 8012940:	4798      	blx	r3
 8012942:	4603      	mov	r3, r0
 8012944:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8012946:	7bfb      	ldrb	r3, [r7, #15]
}
 8012948:	4618      	mov	r0, r3
 801294a:	3710      	adds	r7, #16
 801294c:	46bd      	mov	sp, r7
 801294e:	bd80      	pop	{r7, pc}

08012950 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012950:	b580      	push	{r7, lr}
 8012952:	b084      	sub	sp, #16
 8012954:	af00      	add	r7, sp, #0
 8012956:	6078      	str	r0, [r7, #4]
 8012958:	460b      	mov	r3, r1
 801295a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801295c:	2300      	movs	r3, #0
 801295e:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012966:	685b      	ldr	r3, [r3, #4]
 8012968:	78fa      	ldrb	r2, [r7, #3]
 801296a:	4611      	mov	r1, r2
 801296c:	6878      	ldr	r0, [r7, #4]
 801296e:	4798      	blx	r3
 8012970:	4603      	mov	r3, r0
 8012972:	2b00      	cmp	r3, #0
 8012974:	d001      	beq.n	801297a <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8012976:	2303      	movs	r3, #3
 8012978:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801297a:	7bfb      	ldrb	r3, [r7, #15]
}
 801297c:	4618      	mov	r0, r3
 801297e:	3710      	adds	r7, #16
 8012980:	46bd      	mov	sp, r7
 8012982:	bd80      	pop	{r7, pc}

08012984 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012984:	b580      	push	{r7, lr}
 8012986:	b084      	sub	sp, #16
 8012988:	af00      	add	r7, sp, #0
 801298a:	6078      	str	r0, [r7, #4]
 801298c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012994:	6839      	ldr	r1, [r7, #0]
 8012996:	4618      	mov	r0, r3
 8012998:	f001 f8b9 	bl	8013b0e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	2201      	movs	r2, #1
 80129a0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80129aa:	461a      	mov	r2, r3
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80129b8:	f003 031f 	and.w	r3, r3, #31
 80129bc:	2b02      	cmp	r3, #2
 80129be:	d01a      	beq.n	80129f6 <USBD_LL_SetupStage+0x72>
 80129c0:	2b02      	cmp	r3, #2
 80129c2:	d822      	bhi.n	8012a0a <USBD_LL_SetupStage+0x86>
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d002      	beq.n	80129ce <USBD_LL_SetupStage+0x4a>
 80129c8:	2b01      	cmp	r3, #1
 80129ca:	d00a      	beq.n	80129e2 <USBD_LL_SetupStage+0x5e>
 80129cc:	e01d      	b.n	8012a0a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80129d4:	4619      	mov	r1, r3
 80129d6:	6878      	ldr	r0, [r7, #4]
 80129d8:	f000 fae4 	bl	8012fa4 <USBD_StdDevReq>
 80129dc:	4603      	mov	r3, r0
 80129de:	73fb      	strb	r3, [r7, #15]
      break;
 80129e0:	e020      	b.n	8012a24 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80129e8:	4619      	mov	r1, r3
 80129ea:	6878      	ldr	r0, [r7, #4]
 80129ec:	f000 fb4c 	bl	8013088 <USBD_StdItfReq>
 80129f0:	4603      	mov	r3, r0
 80129f2:	73fb      	strb	r3, [r7, #15]
      break;
 80129f4:	e016      	b.n	8012a24 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80129fc:	4619      	mov	r1, r3
 80129fe:	6878      	ldr	r0, [r7, #4]
 8012a00:	f000 fbae 	bl	8013160 <USBD_StdEPReq>
 8012a04:	4603      	mov	r3, r0
 8012a06:	73fb      	strb	r3, [r7, #15]
      break;
 8012a08:	e00c      	b.n	8012a24 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012a10:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8012a14:	b2db      	uxtb	r3, r3
 8012a16:	4619      	mov	r1, r3
 8012a18:	6878      	ldr	r0, [r7, #4]
 8012a1a:	f005 f9e6 	bl	8017dea <USBD_LL_StallEP>
 8012a1e:	4603      	mov	r3, r0
 8012a20:	73fb      	strb	r3, [r7, #15]
      break;
 8012a22:	bf00      	nop
  }

  return ret;
 8012a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a26:	4618      	mov	r0, r3
 8012a28:	3710      	adds	r7, #16
 8012a2a:	46bd      	mov	sp, r7
 8012a2c:	bd80      	pop	{r7, pc}

08012a2e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012a2e:	b580      	push	{r7, lr}
 8012a30:	b086      	sub	sp, #24
 8012a32:	af00      	add	r7, sp, #0
 8012a34:	60f8      	str	r0, [r7, #12]
 8012a36:	460b      	mov	r3, r1
 8012a38:	607a      	str	r2, [r7, #4]
 8012a3a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8012a3c:	2300      	movs	r3, #0
 8012a3e:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8012a40:	7afb      	ldrb	r3, [r7, #11]
 8012a42:	2b00      	cmp	r3, #0
 8012a44:	d177      	bne.n	8012b36 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8012a46:	68fb      	ldr	r3, [r7, #12]
 8012a48:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012a4c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012a4e:	68fb      	ldr	r3, [r7, #12]
 8012a50:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012a54:	2b03      	cmp	r3, #3
 8012a56:	f040 80a1 	bne.w	8012b9c <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8012a5a:	693b      	ldr	r3, [r7, #16]
 8012a5c:	685b      	ldr	r3, [r3, #4]
 8012a5e:	693a      	ldr	r2, [r7, #16]
 8012a60:	8992      	ldrh	r2, [r2, #12]
 8012a62:	4293      	cmp	r3, r2
 8012a64:	d91c      	bls.n	8012aa0 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8012a66:	693b      	ldr	r3, [r7, #16]
 8012a68:	685b      	ldr	r3, [r3, #4]
 8012a6a:	693a      	ldr	r2, [r7, #16]
 8012a6c:	8992      	ldrh	r2, [r2, #12]
 8012a6e:	1a9a      	subs	r2, r3, r2
 8012a70:	693b      	ldr	r3, [r7, #16]
 8012a72:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8012a74:	693b      	ldr	r3, [r7, #16]
 8012a76:	691b      	ldr	r3, [r3, #16]
 8012a78:	693a      	ldr	r2, [r7, #16]
 8012a7a:	8992      	ldrh	r2, [r2, #12]
 8012a7c:	441a      	add	r2, r3
 8012a7e:	693b      	ldr	r3, [r7, #16]
 8012a80:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8012a82:	693b      	ldr	r3, [r7, #16]
 8012a84:	6919      	ldr	r1, [r3, #16]
 8012a86:	693b      	ldr	r3, [r7, #16]
 8012a88:	899b      	ldrh	r3, [r3, #12]
 8012a8a:	461a      	mov	r2, r3
 8012a8c:	693b      	ldr	r3, [r7, #16]
 8012a8e:	685b      	ldr	r3, [r3, #4]
 8012a90:	4293      	cmp	r3, r2
 8012a92:	bf38      	it	cc
 8012a94:	4613      	movcc	r3, r2
 8012a96:	461a      	mov	r2, r3
 8012a98:	68f8      	ldr	r0, [r7, #12]
 8012a9a:	f001 f91e 	bl	8013cda <USBD_CtlContinueRx>
 8012a9e:	e07d      	b.n	8012b9c <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012aa6:	f003 031f 	and.w	r3, r3, #31
 8012aaa:	2b02      	cmp	r3, #2
 8012aac:	d014      	beq.n	8012ad8 <USBD_LL_DataOutStage+0xaa>
 8012aae:	2b02      	cmp	r3, #2
 8012ab0:	d81d      	bhi.n	8012aee <USBD_LL_DataOutStage+0xc0>
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d002      	beq.n	8012abc <USBD_LL_DataOutStage+0x8e>
 8012ab6:	2b01      	cmp	r3, #1
 8012ab8:	d003      	beq.n	8012ac2 <USBD_LL_DataOutStage+0x94>
 8012aba:	e018      	b.n	8012aee <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8012abc:	2300      	movs	r3, #0
 8012abe:	75bb      	strb	r3, [r7, #22]
            break;
 8012ac0:	e018      	b.n	8012af4 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8012ac2:	68fb      	ldr	r3, [r7, #12]
 8012ac4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8012ac8:	b2db      	uxtb	r3, r3
 8012aca:	4619      	mov	r1, r3
 8012acc:	68f8      	ldr	r0, [r7, #12]
 8012ace:	f000 f9dc 	bl	8012e8a <USBD_CoreFindIF>
 8012ad2:	4603      	mov	r3, r0
 8012ad4:	75bb      	strb	r3, [r7, #22]
            break;
 8012ad6:	e00d      	b.n	8012af4 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8012ad8:	68fb      	ldr	r3, [r7, #12]
 8012ada:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8012ade:	b2db      	uxtb	r3, r3
 8012ae0:	4619      	mov	r1, r3
 8012ae2:	68f8      	ldr	r0, [r7, #12]
 8012ae4:	f000 f9de 	bl	8012ea4 <USBD_CoreFindEP>
 8012ae8:	4603      	mov	r3, r0
 8012aea:	75bb      	strb	r3, [r7, #22]
            break;
 8012aec:	e002      	b.n	8012af4 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8012aee:	2300      	movs	r3, #0
 8012af0:	75bb      	strb	r3, [r7, #22]
            break;
 8012af2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8012af4:	7dbb      	ldrb	r3, [r7, #22]
 8012af6:	2b00      	cmp	r3, #0
 8012af8:	d119      	bne.n	8012b2e <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012afa:	68fb      	ldr	r3, [r7, #12]
 8012afc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b00:	b2db      	uxtb	r3, r3
 8012b02:	2b03      	cmp	r3, #3
 8012b04:	d113      	bne.n	8012b2e <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8012b06:	7dba      	ldrb	r2, [r7, #22]
 8012b08:	68fb      	ldr	r3, [r7, #12]
 8012b0a:	32ae      	adds	r2, #174	@ 0xae
 8012b0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b10:	691b      	ldr	r3, [r3, #16]
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	d00b      	beq.n	8012b2e <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8012b16:	7dba      	ldrb	r2, [r7, #22]
 8012b18:	68fb      	ldr	r3, [r7, #12]
 8012b1a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8012b1e:	7dba      	ldrb	r2, [r7, #22]
 8012b20:	68fb      	ldr	r3, [r7, #12]
 8012b22:	32ae      	adds	r2, #174	@ 0xae
 8012b24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b28:	691b      	ldr	r3, [r3, #16]
 8012b2a:	68f8      	ldr	r0, [r7, #12]
 8012b2c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012b2e:	68f8      	ldr	r0, [r7, #12]
 8012b30:	f001 f8e4 	bl	8013cfc <USBD_CtlSendStatus>
 8012b34:	e032      	b.n	8012b9c <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8012b36:	7afb      	ldrb	r3, [r7, #11]
 8012b38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012b3c:	b2db      	uxtb	r3, r3
 8012b3e:	4619      	mov	r1, r3
 8012b40:	68f8      	ldr	r0, [r7, #12]
 8012b42:	f000 f9af 	bl	8012ea4 <USBD_CoreFindEP>
 8012b46:	4603      	mov	r3, r0
 8012b48:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012b4a:	7dbb      	ldrb	r3, [r7, #22]
 8012b4c:	2bff      	cmp	r3, #255	@ 0xff
 8012b4e:	d025      	beq.n	8012b9c <USBD_LL_DataOutStage+0x16e>
 8012b50:	7dbb      	ldrb	r3, [r7, #22]
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	d122      	bne.n	8012b9c <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b5c:	b2db      	uxtb	r3, r3
 8012b5e:	2b03      	cmp	r3, #3
 8012b60:	d117      	bne.n	8012b92 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8012b62:	7dba      	ldrb	r2, [r7, #22]
 8012b64:	68fb      	ldr	r3, [r7, #12]
 8012b66:	32ae      	adds	r2, #174	@ 0xae
 8012b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b6c:	699b      	ldr	r3, [r3, #24]
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d00f      	beq.n	8012b92 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8012b72:	7dba      	ldrb	r2, [r7, #22]
 8012b74:	68fb      	ldr	r3, [r7, #12]
 8012b76:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8012b7a:	7dba      	ldrb	r2, [r7, #22]
 8012b7c:	68fb      	ldr	r3, [r7, #12]
 8012b7e:	32ae      	adds	r2, #174	@ 0xae
 8012b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b84:	699b      	ldr	r3, [r3, #24]
 8012b86:	7afa      	ldrb	r2, [r7, #11]
 8012b88:	4611      	mov	r1, r2
 8012b8a:	68f8      	ldr	r0, [r7, #12]
 8012b8c:	4798      	blx	r3
 8012b8e:	4603      	mov	r3, r0
 8012b90:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8012b92:	7dfb      	ldrb	r3, [r7, #23]
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d001      	beq.n	8012b9c <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8012b98:	7dfb      	ldrb	r3, [r7, #23]
 8012b9a:	e000      	b.n	8012b9e <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8012b9c:	2300      	movs	r3, #0
}
 8012b9e:	4618      	mov	r0, r3
 8012ba0:	3718      	adds	r7, #24
 8012ba2:	46bd      	mov	sp, r7
 8012ba4:	bd80      	pop	{r7, pc}

08012ba6 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012ba6:	b580      	push	{r7, lr}
 8012ba8:	b086      	sub	sp, #24
 8012baa:	af00      	add	r7, sp, #0
 8012bac:	60f8      	str	r0, [r7, #12]
 8012bae:	460b      	mov	r3, r1
 8012bb0:	607a      	str	r2, [r7, #4]
 8012bb2:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8012bb4:	7afb      	ldrb	r3, [r7, #11]
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d178      	bne.n	8012cac <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8012bba:	68fb      	ldr	r3, [r7, #12]
 8012bbc:	3314      	adds	r3, #20
 8012bbe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012bc0:	68fb      	ldr	r3, [r7, #12]
 8012bc2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012bc6:	2b02      	cmp	r3, #2
 8012bc8:	d163      	bne.n	8012c92 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8012bca:	693b      	ldr	r3, [r7, #16]
 8012bcc:	685b      	ldr	r3, [r3, #4]
 8012bce:	693a      	ldr	r2, [r7, #16]
 8012bd0:	8992      	ldrh	r2, [r2, #12]
 8012bd2:	4293      	cmp	r3, r2
 8012bd4:	d91c      	bls.n	8012c10 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8012bd6:	693b      	ldr	r3, [r7, #16]
 8012bd8:	685b      	ldr	r3, [r3, #4]
 8012bda:	693a      	ldr	r2, [r7, #16]
 8012bdc:	8992      	ldrh	r2, [r2, #12]
 8012bde:	1a9a      	subs	r2, r3, r2
 8012be0:	693b      	ldr	r3, [r7, #16]
 8012be2:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8012be4:	693b      	ldr	r3, [r7, #16]
 8012be6:	691b      	ldr	r3, [r3, #16]
 8012be8:	693a      	ldr	r2, [r7, #16]
 8012bea:	8992      	ldrh	r2, [r2, #12]
 8012bec:	441a      	add	r2, r3
 8012bee:	693b      	ldr	r3, [r7, #16]
 8012bf0:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8012bf2:	693b      	ldr	r3, [r7, #16]
 8012bf4:	6919      	ldr	r1, [r3, #16]
 8012bf6:	693b      	ldr	r3, [r7, #16]
 8012bf8:	685b      	ldr	r3, [r3, #4]
 8012bfa:	461a      	mov	r2, r3
 8012bfc:	68f8      	ldr	r0, [r7, #12]
 8012bfe:	f001 f85b 	bl	8013cb8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012c02:	2300      	movs	r3, #0
 8012c04:	2200      	movs	r2, #0
 8012c06:	2100      	movs	r1, #0
 8012c08:	68f8      	ldr	r0, [r7, #12]
 8012c0a:	f005 f998 	bl	8017f3e <USBD_LL_PrepareReceive>
 8012c0e:	e040      	b.n	8012c92 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8012c10:	693b      	ldr	r3, [r7, #16]
 8012c12:	899b      	ldrh	r3, [r3, #12]
 8012c14:	461a      	mov	r2, r3
 8012c16:	693b      	ldr	r3, [r7, #16]
 8012c18:	685b      	ldr	r3, [r3, #4]
 8012c1a:	429a      	cmp	r2, r3
 8012c1c:	d11c      	bne.n	8012c58 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8012c1e:	693b      	ldr	r3, [r7, #16]
 8012c20:	681b      	ldr	r3, [r3, #0]
 8012c22:	693a      	ldr	r2, [r7, #16]
 8012c24:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8012c26:	4293      	cmp	r3, r2
 8012c28:	d316      	bcc.n	8012c58 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8012c2a:	693b      	ldr	r3, [r7, #16]
 8012c2c:	681a      	ldr	r2, [r3, #0]
 8012c2e:	68fb      	ldr	r3, [r7, #12]
 8012c30:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012c34:	429a      	cmp	r2, r3
 8012c36:	d20f      	bcs.n	8012c58 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8012c38:	2200      	movs	r2, #0
 8012c3a:	2100      	movs	r1, #0
 8012c3c:	68f8      	ldr	r0, [r7, #12]
 8012c3e:	f001 f83b 	bl	8013cb8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	2200      	movs	r2, #0
 8012c46:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012c4a:	2300      	movs	r3, #0
 8012c4c:	2200      	movs	r2, #0
 8012c4e:	2100      	movs	r1, #0
 8012c50:	68f8      	ldr	r0, [r7, #12]
 8012c52:	f005 f974 	bl	8017f3e <USBD_LL_PrepareReceive>
 8012c56:	e01c      	b.n	8012c92 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c5e:	b2db      	uxtb	r3, r3
 8012c60:	2b03      	cmp	r3, #3
 8012c62:	d10f      	bne.n	8012c84 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8012c64:	68fb      	ldr	r3, [r7, #12]
 8012c66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012c6a:	68db      	ldr	r3, [r3, #12]
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	d009      	beq.n	8012c84 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8012c70:	68fb      	ldr	r3, [r7, #12]
 8012c72:	2200      	movs	r2, #0
 8012c74:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8012c78:	68fb      	ldr	r3, [r7, #12]
 8012c7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012c7e:	68db      	ldr	r3, [r3, #12]
 8012c80:	68f8      	ldr	r0, [r7, #12]
 8012c82:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012c84:	2180      	movs	r1, #128	@ 0x80
 8012c86:	68f8      	ldr	r0, [r7, #12]
 8012c88:	f005 f8af 	bl	8017dea <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012c8c:	68f8      	ldr	r0, [r7, #12]
 8012c8e:	f001 f848 	bl	8013d22 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8012c92:	68fb      	ldr	r3, [r7, #12]
 8012c94:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8012c98:	2b00      	cmp	r3, #0
 8012c9a:	d03a      	beq.n	8012d12 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8012c9c:	68f8      	ldr	r0, [r7, #12]
 8012c9e:	f7ff fe30 	bl	8012902 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012ca2:	68fb      	ldr	r3, [r7, #12]
 8012ca4:	2200      	movs	r2, #0
 8012ca6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8012caa:	e032      	b.n	8012d12 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8012cac:	7afb      	ldrb	r3, [r7, #11]
 8012cae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012cb2:	b2db      	uxtb	r3, r3
 8012cb4:	4619      	mov	r1, r3
 8012cb6:	68f8      	ldr	r0, [r7, #12]
 8012cb8:	f000 f8f4 	bl	8012ea4 <USBD_CoreFindEP>
 8012cbc:	4603      	mov	r3, r0
 8012cbe:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012cc0:	7dfb      	ldrb	r3, [r7, #23]
 8012cc2:	2bff      	cmp	r3, #255	@ 0xff
 8012cc4:	d025      	beq.n	8012d12 <USBD_LL_DataInStage+0x16c>
 8012cc6:	7dfb      	ldrb	r3, [r7, #23]
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d122      	bne.n	8012d12 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012ccc:	68fb      	ldr	r3, [r7, #12]
 8012cce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012cd2:	b2db      	uxtb	r3, r3
 8012cd4:	2b03      	cmp	r3, #3
 8012cd6:	d11c      	bne.n	8012d12 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8012cd8:	7dfa      	ldrb	r2, [r7, #23]
 8012cda:	68fb      	ldr	r3, [r7, #12]
 8012cdc:	32ae      	adds	r2, #174	@ 0xae
 8012cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ce2:	695b      	ldr	r3, [r3, #20]
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d014      	beq.n	8012d12 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8012ce8:	7dfa      	ldrb	r2, [r7, #23]
 8012cea:	68fb      	ldr	r3, [r7, #12]
 8012cec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8012cf0:	7dfa      	ldrb	r2, [r7, #23]
 8012cf2:	68fb      	ldr	r3, [r7, #12]
 8012cf4:	32ae      	adds	r2, #174	@ 0xae
 8012cf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012cfa:	695b      	ldr	r3, [r3, #20]
 8012cfc:	7afa      	ldrb	r2, [r7, #11]
 8012cfe:	4611      	mov	r1, r2
 8012d00:	68f8      	ldr	r0, [r7, #12]
 8012d02:	4798      	blx	r3
 8012d04:	4603      	mov	r3, r0
 8012d06:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8012d08:	7dbb      	ldrb	r3, [r7, #22]
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d001      	beq.n	8012d12 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8012d0e:	7dbb      	ldrb	r3, [r7, #22]
 8012d10:	e000      	b.n	8012d14 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8012d12:	2300      	movs	r3, #0
}
 8012d14:	4618      	mov	r0, r3
 8012d16:	3718      	adds	r7, #24
 8012d18:	46bd      	mov	sp, r7
 8012d1a:	bd80      	pop	{r7, pc}

08012d1c <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012d1c:	b580      	push	{r7, lr}
 8012d1e:	b084      	sub	sp, #16
 8012d20:	af00      	add	r7, sp, #0
 8012d22:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8012d24:	2300      	movs	r3, #0
 8012d26:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	2201      	movs	r2, #1
 8012d2c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	2200      	movs	r2, #0
 8012d34:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	2200      	movs	r2, #0
 8012d3c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	2200      	movs	r2, #0
 8012d42:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8012d46:	687b      	ldr	r3, [r7, #4]
 8012d48:	2200      	movs	r2, #0
 8012d4a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d014      	beq.n	8012d82 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d5e:	685b      	ldr	r3, [r3, #4]
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d00e      	beq.n	8012d82 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d6a:	685b      	ldr	r3, [r3, #4]
 8012d6c:	687a      	ldr	r2, [r7, #4]
 8012d6e:	6852      	ldr	r2, [r2, #4]
 8012d70:	b2d2      	uxtb	r2, r2
 8012d72:	4611      	mov	r1, r2
 8012d74:	6878      	ldr	r0, [r7, #4]
 8012d76:	4798      	blx	r3
 8012d78:	4603      	mov	r3, r0
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d001      	beq.n	8012d82 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8012d7e:	2303      	movs	r3, #3
 8012d80:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012d82:	2340      	movs	r3, #64	@ 0x40
 8012d84:	2200      	movs	r2, #0
 8012d86:	2100      	movs	r1, #0
 8012d88:	6878      	ldr	r0, [r7, #4]
 8012d8a:	f004 ffca 	bl	8017d22 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	2201      	movs	r2, #1
 8012d92:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	2240      	movs	r2, #64	@ 0x40
 8012d9a:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012d9e:	2340      	movs	r3, #64	@ 0x40
 8012da0:	2200      	movs	r2, #0
 8012da2:	2180      	movs	r1, #128	@ 0x80
 8012da4:	6878      	ldr	r0, [r7, #4]
 8012da6:	f004 ffbc 	bl	8017d22 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	2201      	movs	r2, #1
 8012dae:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	2240      	movs	r2, #64	@ 0x40
 8012db6:	841a      	strh	r2, [r3, #32]

  return ret;
 8012db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8012dba:	4618      	mov	r0, r3
 8012dbc:	3710      	adds	r7, #16
 8012dbe:	46bd      	mov	sp, r7
 8012dc0:	bd80      	pop	{r7, pc}

08012dc2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012dc2:	b480      	push	{r7}
 8012dc4:	b083      	sub	sp, #12
 8012dc6:	af00      	add	r7, sp, #0
 8012dc8:	6078      	str	r0, [r7, #4]
 8012dca:	460b      	mov	r3, r1
 8012dcc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	78fa      	ldrb	r2, [r7, #3]
 8012dd2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012dd4:	2300      	movs	r3, #0
}
 8012dd6:	4618      	mov	r0, r3
 8012dd8:	370c      	adds	r7, #12
 8012dda:	46bd      	mov	sp, r7
 8012ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012de0:	4770      	bx	lr

08012de2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012de2:	b480      	push	{r7}
 8012de4:	b083      	sub	sp, #12
 8012de6:	af00      	add	r7, sp, #0
 8012de8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012df0:	b2db      	uxtb	r3, r3
 8012df2:	2b04      	cmp	r3, #4
 8012df4:	d006      	beq.n	8012e04 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012dfc:	b2da      	uxtb	r2, r3
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	2204      	movs	r2, #4
 8012e08:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8012e0c:	2300      	movs	r3, #0
}
 8012e0e:	4618      	mov	r0, r3
 8012e10:	370c      	adds	r7, #12
 8012e12:	46bd      	mov	sp, r7
 8012e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e18:	4770      	bx	lr

08012e1a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012e1a:	b480      	push	{r7}
 8012e1c:	b083      	sub	sp, #12
 8012e1e:	af00      	add	r7, sp, #0
 8012e20:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e28:	b2db      	uxtb	r3, r3
 8012e2a:	2b04      	cmp	r3, #4
 8012e2c:	d106      	bne.n	8012e3c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012e34:	b2da      	uxtb	r2, r3
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8012e3c:	2300      	movs	r3, #0
}
 8012e3e:	4618      	mov	r0, r3
 8012e40:	370c      	adds	r7, #12
 8012e42:	46bd      	mov	sp, r7
 8012e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e48:	4770      	bx	lr

08012e4a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8012e4a:	b580      	push	{r7, lr}
 8012e4c:	b082      	sub	sp, #8
 8012e4e:	af00      	add	r7, sp, #0
 8012e50:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e58:	b2db      	uxtb	r3, r3
 8012e5a:	2b03      	cmp	r3, #3
 8012e5c:	d110      	bne.n	8012e80 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d00b      	beq.n	8012e80 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e6e:	69db      	ldr	r3, [r3, #28]
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d005      	beq.n	8012e80 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e7a:	69db      	ldr	r3, [r3, #28]
 8012e7c:	6878      	ldr	r0, [r7, #4]
 8012e7e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8012e80:	2300      	movs	r3, #0
}
 8012e82:	4618      	mov	r0, r3
 8012e84:	3708      	adds	r7, #8
 8012e86:	46bd      	mov	sp, r7
 8012e88:	bd80      	pop	{r7, pc}

08012e8a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012e8a:	b480      	push	{r7}
 8012e8c:	b083      	sub	sp, #12
 8012e8e:	af00      	add	r7, sp, #0
 8012e90:	6078      	str	r0, [r7, #4]
 8012e92:	460b      	mov	r3, r1
 8012e94:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012e96:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012e98:	4618      	mov	r0, r3
 8012e9a:	370c      	adds	r7, #12
 8012e9c:	46bd      	mov	sp, r7
 8012e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ea2:	4770      	bx	lr

08012ea4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012ea4:	b480      	push	{r7}
 8012ea6:	b083      	sub	sp, #12
 8012ea8:	af00      	add	r7, sp, #0
 8012eaa:	6078      	str	r0, [r7, #4]
 8012eac:	460b      	mov	r3, r1
 8012eae:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012eb0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012eb2:	4618      	mov	r0, r3
 8012eb4:	370c      	adds	r7, #12
 8012eb6:	46bd      	mov	sp, r7
 8012eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ebc:	4770      	bx	lr

08012ebe <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8012ebe:	b580      	push	{r7, lr}
 8012ec0:	b086      	sub	sp, #24
 8012ec2:	af00      	add	r7, sp, #0
 8012ec4:	6078      	str	r0, [r7, #4]
 8012ec6:	460b      	mov	r3, r1
 8012ec8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8012ed2:	2300      	movs	r3, #0
 8012ed4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	885b      	ldrh	r3, [r3, #2]
 8012eda:	b29b      	uxth	r3, r3
 8012edc:	68fa      	ldr	r2, [r7, #12]
 8012ede:	7812      	ldrb	r2, [r2, #0]
 8012ee0:	4293      	cmp	r3, r2
 8012ee2:	d91f      	bls.n	8012f24 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8012ee4:	68fb      	ldr	r3, [r7, #12]
 8012ee6:	781b      	ldrb	r3, [r3, #0]
 8012ee8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8012eea:	e013      	b.n	8012f14 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8012eec:	f107 030a 	add.w	r3, r7, #10
 8012ef0:	4619      	mov	r1, r3
 8012ef2:	6978      	ldr	r0, [r7, #20]
 8012ef4:	f000 f81b 	bl	8012f2e <USBD_GetNextDesc>
 8012ef8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8012efa:	697b      	ldr	r3, [r7, #20]
 8012efc:	785b      	ldrb	r3, [r3, #1]
 8012efe:	2b05      	cmp	r3, #5
 8012f00:	d108      	bne.n	8012f14 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8012f02:	697b      	ldr	r3, [r7, #20]
 8012f04:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8012f06:	693b      	ldr	r3, [r7, #16]
 8012f08:	789b      	ldrb	r3, [r3, #2]
 8012f0a:	78fa      	ldrb	r2, [r7, #3]
 8012f0c:	429a      	cmp	r2, r3
 8012f0e:	d008      	beq.n	8012f22 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8012f10:	2300      	movs	r3, #0
 8012f12:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8012f14:	68fb      	ldr	r3, [r7, #12]
 8012f16:	885b      	ldrh	r3, [r3, #2]
 8012f18:	b29a      	uxth	r2, r3
 8012f1a:	897b      	ldrh	r3, [r7, #10]
 8012f1c:	429a      	cmp	r2, r3
 8012f1e:	d8e5      	bhi.n	8012eec <USBD_GetEpDesc+0x2e>
 8012f20:	e000      	b.n	8012f24 <USBD_GetEpDesc+0x66>
          break;
 8012f22:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8012f24:	693b      	ldr	r3, [r7, #16]
}
 8012f26:	4618      	mov	r0, r3
 8012f28:	3718      	adds	r7, #24
 8012f2a:	46bd      	mov	sp, r7
 8012f2c:	bd80      	pop	{r7, pc}

08012f2e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8012f2e:	b480      	push	{r7}
 8012f30:	b085      	sub	sp, #20
 8012f32:	af00      	add	r7, sp, #0
 8012f34:	6078      	str	r0, [r7, #4]
 8012f36:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8012f3c:	683b      	ldr	r3, [r7, #0]
 8012f3e:	881b      	ldrh	r3, [r3, #0]
 8012f40:	68fa      	ldr	r2, [r7, #12]
 8012f42:	7812      	ldrb	r2, [r2, #0]
 8012f44:	4413      	add	r3, r2
 8012f46:	b29a      	uxth	r2, r3
 8012f48:	683b      	ldr	r3, [r7, #0]
 8012f4a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	781b      	ldrb	r3, [r3, #0]
 8012f50:	461a      	mov	r2, r3
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	4413      	add	r3, r2
 8012f56:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8012f58:	68fb      	ldr	r3, [r7, #12]
}
 8012f5a:	4618      	mov	r0, r3
 8012f5c:	3714      	adds	r7, #20
 8012f5e:	46bd      	mov	sp, r7
 8012f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f64:	4770      	bx	lr

08012f66 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8012f66:	b480      	push	{r7}
 8012f68:	b087      	sub	sp, #28
 8012f6a:	af00      	add	r7, sp, #0
 8012f6c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012f72:	697b      	ldr	r3, [r7, #20]
 8012f74:	781b      	ldrb	r3, [r3, #0]
 8012f76:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8012f78:	697b      	ldr	r3, [r7, #20]
 8012f7a:	3301      	adds	r3, #1
 8012f7c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012f7e:	697b      	ldr	r3, [r7, #20]
 8012f80:	781b      	ldrb	r3, [r3, #0]
 8012f82:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012f84:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8012f88:	021b      	lsls	r3, r3, #8
 8012f8a:	b21a      	sxth	r2, r3
 8012f8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012f90:	4313      	orrs	r3, r2
 8012f92:	b21b      	sxth	r3, r3
 8012f94:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012f96:	89fb      	ldrh	r3, [r7, #14]
}
 8012f98:	4618      	mov	r0, r3
 8012f9a:	371c      	adds	r7, #28
 8012f9c:	46bd      	mov	sp, r7
 8012f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fa2:	4770      	bx	lr

08012fa4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012fa4:	b580      	push	{r7, lr}
 8012fa6:	b084      	sub	sp, #16
 8012fa8:	af00      	add	r7, sp, #0
 8012faa:	6078      	str	r0, [r7, #4]
 8012fac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012fae:	2300      	movs	r3, #0
 8012fb0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012fb2:	683b      	ldr	r3, [r7, #0]
 8012fb4:	781b      	ldrb	r3, [r3, #0]
 8012fb6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012fba:	2b40      	cmp	r3, #64	@ 0x40
 8012fbc:	d005      	beq.n	8012fca <USBD_StdDevReq+0x26>
 8012fbe:	2b40      	cmp	r3, #64	@ 0x40
 8012fc0:	d857      	bhi.n	8013072 <USBD_StdDevReq+0xce>
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d00f      	beq.n	8012fe6 <USBD_StdDevReq+0x42>
 8012fc6:	2b20      	cmp	r3, #32
 8012fc8:	d153      	bne.n	8013072 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	32ae      	adds	r2, #174	@ 0xae
 8012fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012fd8:	689b      	ldr	r3, [r3, #8]
 8012fda:	6839      	ldr	r1, [r7, #0]
 8012fdc:	6878      	ldr	r0, [r7, #4]
 8012fde:	4798      	blx	r3
 8012fe0:	4603      	mov	r3, r0
 8012fe2:	73fb      	strb	r3, [r7, #15]
      break;
 8012fe4:	e04a      	b.n	801307c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012fe6:	683b      	ldr	r3, [r7, #0]
 8012fe8:	785b      	ldrb	r3, [r3, #1]
 8012fea:	2b09      	cmp	r3, #9
 8012fec:	d83b      	bhi.n	8013066 <USBD_StdDevReq+0xc2>
 8012fee:	a201      	add	r2, pc, #4	@ (adr r2, 8012ff4 <USBD_StdDevReq+0x50>)
 8012ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ff4:	08013049 	.word	0x08013049
 8012ff8:	0801305d 	.word	0x0801305d
 8012ffc:	08013067 	.word	0x08013067
 8013000:	08013053 	.word	0x08013053
 8013004:	08013067 	.word	0x08013067
 8013008:	08013027 	.word	0x08013027
 801300c:	0801301d 	.word	0x0801301d
 8013010:	08013067 	.word	0x08013067
 8013014:	0801303f 	.word	0x0801303f
 8013018:	08013031 	.word	0x08013031
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801301c:	6839      	ldr	r1, [r7, #0]
 801301e:	6878      	ldr	r0, [r7, #4]
 8013020:	f000 fa3e 	bl	80134a0 <USBD_GetDescriptor>
          break;
 8013024:	e024      	b.n	8013070 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013026:	6839      	ldr	r1, [r7, #0]
 8013028:	6878      	ldr	r0, [r7, #4]
 801302a:	f000 fbcd 	bl	80137c8 <USBD_SetAddress>
          break;
 801302e:	e01f      	b.n	8013070 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013030:	6839      	ldr	r1, [r7, #0]
 8013032:	6878      	ldr	r0, [r7, #4]
 8013034:	f000 fc0c 	bl	8013850 <USBD_SetConfig>
 8013038:	4603      	mov	r3, r0
 801303a:	73fb      	strb	r3, [r7, #15]
          break;
 801303c:	e018      	b.n	8013070 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801303e:	6839      	ldr	r1, [r7, #0]
 8013040:	6878      	ldr	r0, [r7, #4]
 8013042:	f000 fcaf 	bl	80139a4 <USBD_GetConfig>
          break;
 8013046:	e013      	b.n	8013070 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013048:	6839      	ldr	r1, [r7, #0]
 801304a:	6878      	ldr	r0, [r7, #4]
 801304c:	f000 fce0 	bl	8013a10 <USBD_GetStatus>
          break;
 8013050:	e00e      	b.n	8013070 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013052:	6839      	ldr	r1, [r7, #0]
 8013054:	6878      	ldr	r0, [r7, #4]
 8013056:	f000 fd0f 	bl	8013a78 <USBD_SetFeature>
          break;
 801305a:	e009      	b.n	8013070 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801305c:	6839      	ldr	r1, [r7, #0]
 801305e:	6878      	ldr	r0, [r7, #4]
 8013060:	f000 fd33 	bl	8013aca <USBD_ClrFeature>
          break;
 8013064:	e004      	b.n	8013070 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8013066:	6839      	ldr	r1, [r7, #0]
 8013068:	6878      	ldr	r0, [r7, #4]
 801306a:	f000 fd8a 	bl	8013b82 <USBD_CtlError>
          break;
 801306e:	bf00      	nop
      }
      break;
 8013070:	e004      	b.n	801307c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8013072:	6839      	ldr	r1, [r7, #0]
 8013074:	6878      	ldr	r0, [r7, #4]
 8013076:	f000 fd84 	bl	8013b82 <USBD_CtlError>
      break;
 801307a:	bf00      	nop
  }

  return ret;
 801307c:	7bfb      	ldrb	r3, [r7, #15]
}
 801307e:	4618      	mov	r0, r3
 8013080:	3710      	adds	r7, #16
 8013082:	46bd      	mov	sp, r7
 8013084:	bd80      	pop	{r7, pc}
 8013086:	bf00      	nop

08013088 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013088:	b580      	push	{r7, lr}
 801308a:	b084      	sub	sp, #16
 801308c:	af00      	add	r7, sp, #0
 801308e:	6078      	str	r0, [r7, #4]
 8013090:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013092:	2300      	movs	r3, #0
 8013094:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013096:	683b      	ldr	r3, [r7, #0]
 8013098:	781b      	ldrb	r3, [r3, #0]
 801309a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801309e:	2b40      	cmp	r3, #64	@ 0x40
 80130a0:	d005      	beq.n	80130ae <USBD_StdItfReq+0x26>
 80130a2:	2b40      	cmp	r3, #64	@ 0x40
 80130a4:	d852      	bhi.n	801314c <USBD_StdItfReq+0xc4>
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	d001      	beq.n	80130ae <USBD_StdItfReq+0x26>
 80130aa:	2b20      	cmp	r3, #32
 80130ac:	d14e      	bne.n	801314c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80130b4:	b2db      	uxtb	r3, r3
 80130b6:	3b01      	subs	r3, #1
 80130b8:	2b02      	cmp	r3, #2
 80130ba:	d840      	bhi.n	801313e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80130bc:	683b      	ldr	r3, [r7, #0]
 80130be:	889b      	ldrh	r3, [r3, #4]
 80130c0:	b2db      	uxtb	r3, r3
 80130c2:	2b01      	cmp	r3, #1
 80130c4:	d836      	bhi.n	8013134 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80130c6:	683b      	ldr	r3, [r7, #0]
 80130c8:	889b      	ldrh	r3, [r3, #4]
 80130ca:	b2db      	uxtb	r3, r3
 80130cc:	4619      	mov	r1, r3
 80130ce:	6878      	ldr	r0, [r7, #4]
 80130d0:	f7ff fedb 	bl	8012e8a <USBD_CoreFindIF>
 80130d4:	4603      	mov	r3, r0
 80130d6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80130d8:	7bbb      	ldrb	r3, [r7, #14]
 80130da:	2bff      	cmp	r3, #255	@ 0xff
 80130dc:	d01d      	beq.n	801311a <USBD_StdItfReq+0x92>
 80130de:	7bbb      	ldrb	r3, [r7, #14]
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d11a      	bne.n	801311a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80130e4:	7bba      	ldrb	r2, [r7, #14]
 80130e6:	687b      	ldr	r3, [r7, #4]
 80130e8:	32ae      	adds	r2, #174	@ 0xae
 80130ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80130ee:	689b      	ldr	r3, [r3, #8]
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d00f      	beq.n	8013114 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80130f4:	7bba      	ldrb	r2, [r7, #14]
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80130fc:	7bba      	ldrb	r2, [r7, #14]
 80130fe:	687b      	ldr	r3, [r7, #4]
 8013100:	32ae      	adds	r2, #174	@ 0xae
 8013102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013106:	689b      	ldr	r3, [r3, #8]
 8013108:	6839      	ldr	r1, [r7, #0]
 801310a:	6878      	ldr	r0, [r7, #4]
 801310c:	4798      	blx	r3
 801310e:	4603      	mov	r3, r0
 8013110:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8013112:	e004      	b.n	801311e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8013114:	2303      	movs	r3, #3
 8013116:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8013118:	e001      	b.n	801311e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801311a:	2303      	movs	r3, #3
 801311c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801311e:	683b      	ldr	r3, [r7, #0]
 8013120:	88db      	ldrh	r3, [r3, #6]
 8013122:	2b00      	cmp	r3, #0
 8013124:	d110      	bne.n	8013148 <USBD_StdItfReq+0xc0>
 8013126:	7bfb      	ldrb	r3, [r7, #15]
 8013128:	2b00      	cmp	r3, #0
 801312a:	d10d      	bne.n	8013148 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 801312c:	6878      	ldr	r0, [r7, #4]
 801312e:	f000 fde5 	bl	8013cfc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013132:	e009      	b.n	8013148 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8013134:	6839      	ldr	r1, [r7, #0]
 8013136:	6878      	ldr	r0, [r7, #4]
 8013138:	f000 fd23 	bl	8013b82 <USBD_CtlError>
          break;
 801313c:	e004      	b.n	8013148 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801313e:	6839      	ldr	r1, [r7, #0]
 8013140:	6878      	ldr	r0, [r7, #4]
 8013142:	f000 fd1e 	bl	8013b82 <USBD_CtlError>
          break;
 8013146:	e000      	b.n	801314a <USBD_StdItfReq+0xc2>
          break;
 8013148:	bf00      	nop
      }
      break;
 801314a:	e004      	b.n	8013156 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 801314c:	6839      	ldr	r1, [r7, #0]
 801314e:	6878      	ldr	r0, [r7, #4]
 8013150:	f000 fd17 	bl	8013b82 <USBD_CtlError>
      break;
 8013154:	bf00      	nop
  }

  return ret;
 8013156:	7bfb      	ldrb	r3, [r7, #15]
}
 8013158:	4618      	mov	r0, r3
 801315a:	3710      	adds	r7, #16
 801315c:	46bd      	mov	sp, r7
 801315e:	bd80      	pop	{r7, pc}

08013160 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013160:	b580      	push	{r7, lr}
 8013162:	b084      	sub	sp, #16
 8013164:	af00      	add	r7, sp, #0
 8013166:	6078      	str	r0, [r7, #4]
 8013168:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801316a:	2300      	movs	r3, #0
 801316c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801316e:	683b      	ldr	r3, [r7, #0]
 8013170:	889b      	ldrh	r3, [r3, #4]
 8013172:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013174:	683b      	ldr	r3, [r7, #0]
 8013176:	781b      	ldrb	r3, [r3, #0]
 8013178:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801317c:	2b40      	cmp	r3, #64	@ 0x40
 801317e:	d007      	beq.n	8013190 <USBD_StdEPReq+0x30>
 8013180:	2b40      	cmp	r3, #64	@ 0x40
 8013182:	f200 8181 	bhi.w	8013488 <USBD_StdEPReq+0x328>
 8013186:	2b00      	cmp	r3, #0
 8013188:	d02a      	beq.n	80131e0 <USBD_StdEPReq+0x80>
 801318a:	2b20      	cmp	r3, #32
 801318c:	f040 817c 	bne.w	8013488 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8013190:	7bbb      	ldrb	r3, [r7, #14]
 8013192:	4619      	mov	r1, r3
 8013194:	6878      	ldr	r0, [r7, #4]
 8013196:	f7ff fe85 	bl	8012ea4 <USBD_CoreFindEP>
 801319a:	4603      	mov	r3, r0
 801319c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801319e:	7b7b      	ldrb	r3, [r7, #13]
 80131a0:	2bff      	cmp	r3, #255	@ 0xff
 80131a2:	f000 8176 	beq.w	8013492 <USBD_StdEPReq+0x332>
 80131a6:	7b7b      	ldrb	r3, [r7, #13]
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	f040 8172 	bne.w	8013492 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80131ae:	7b7a      	ldrb	r2, [r7, #13]
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80131b6:	7b7a      	ldrb	r2, [r7, #13]
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	32ae      	adds	r2, #174	@ 0xae
 80131bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131c0:	689b      	ldr	r3, [r3, #8]
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	f000 8165 	beq.w	8013492 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80131c8:	7b7a      	ldrb	r2, [r7, #13]
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	32ae      	adds	r2, #174	@ 0xae
 80131ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131d2:	689b      	ldr	r3, [r3, #8]
 80131d4:	6839      	ldr	r1, [r7, #0]
 80131d6:	6878      	ldr	r0, [r7, #4]
 80131d8:	4798      	blx	r3
 80131da:	4603      	mov	r3, r0
 80131dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80131de:	e158      	b.n	8013492 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80131e0:	683b      	ldr	r3, [r7, #0]
 80131e2:	785b      	ldrb	r3, [r3, #1]
 80131e4:	2b03      	cmp	r3, #3
 80131e6:	d008      	beq.n	80131fa <USBD_StdEPReq+0x9a>
 80131e8:	2b03      	cmp	r3, #3
 80131ea:	f300 8147 	bgt.w	801347c <USBD_StdEPReq+0x31c>
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	f000 809b 	beq.w	801332a <USBD_StdEPReq+0x1ca>
 80131f4:	2b01      	cmp	r3, #1
 80131f6:	d03c      	beq.n	8013272 <USBD_StdEPReq+0x112>
 80131f8:	e140      	b.n	801347c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013200:	b2db      	uxtb	r3, r3
 8013202:	2b02      	cmp	r3, #2
 8013204:	d002      	beq.n	801320c <USBD_StdEPReq+0xac>
 8013206:	2b03      	cmp	r3, #3
 8013208:	d016      	beq.n	8013238 <USBD_StdEPReq+0xd8>
 801320a:	e02c      	b.n	8013266 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801320c:	7bbb      	ldrb	r3, [r7, #14]
 801320e:	2b00      	cmp	r3, #0
 8013210:	d00d      	beq.n	801322e <USBD_StdEPReq+0xce>
 8013212:	7bbb      	ldrb	r3, [r7, #14]
 8013214:	2b80      	cmp	r3, #128	@ 0x80
 8013216:	d00a      	beq.n	801322e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013218:	7bbb      	ldrb	r3, [r7, #14]
 801321a:	4619      	mov	r1, r3
 801321c:	6878      	ldr	r0, [r7, #4]
 801321e:	f004 fde4 	bl	8017dea <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013222:	2180      	movs	r1, #128	@ 0x80
 8013224:	6878      	ldr	r0, [r7, #4]
 8013226:	f004 fde0 	bl	8017dea <USBD_LL_StallEP>
 801322a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801322c:	e020      	b.n	8013270 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801322e:	6839      	ldr	r1, [r7, #0]
 8013230:	6878      	ldr	r0, [r7, #4]
 8013232:	f000 fca6 	bl	8013b82 <USBD_CtlError>
              break;
 8013236:	e01b      	b.n	8013270 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013238:	683b      	ldr	r3, [r7, #0]
 801323a:	885b      	ldrh	r3, [r3, #2]
 801323c:	2b00      	cmp	r3, #0
 801323e:	d10e      	bne.n	801325e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013240:	7bbb      	ldrb	r3, [r7, #14]
 8013242:	2b00      	cmp	r3, #0
 8013244:	d00b      	beq.n	801325e <USBD_StdEPReq+0xfe>
 8013246:	7bbb      	ldrb	r3, [r7, #14]
 8013248:	2b80      	cmp	r3, #128	@ 0x80
 801324a:	d008      	beq.n	801325e <USBD_StdEPReq+0xfe>
 801324c:	683b      	ldr	r3, [r7, #0]
 801324e:	88db      	ldrh	r3, [r3, #6]
 8013250:	2b00      	cmp	r3, #0
 8013252:	d104      	bne.n	801325e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8013254:	7bbb      	ldrb	r3, [r7, #14]
 8013256:	4619      	mov	r1, r3
 8013258:	6878      	ldr	r0, [r7, #4]
 801325a:	f004 fdc6 	bl	8017dea <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801325e:	6878      	ldr	r0, [r7, #4]
 8013260:	f000 fd4c 	bl	8013cfc <USBD_CtlSendStatus>

              break;
 8013264:	e004      	b.n	8013270 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8013266:	6839      	ldr	r1, [r7, #0]
 8013268:	6878      	ldr	r0, [r7, #4]
 801326a:	f000 fc8a 	bl	8013b82 <USBD_CtlError>
              break;
 801326e:	bf00      	nop
          }
          break;
 8013270:	e109      	b.n	8013486 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013278:	b2db      	uxtb	r3, r3
 801327a:	2b02      	cmp	r3, #2
 801327c:	d002      	beq.n	8013284 <USBD_StdEPReq+0x124>
 801327e:	2b03      	cmp	r3, #3
 8013280:	d016      	beq.n	80132b0 <USBD_StdEPReq+0x150>
 8013282:	e04b      	b.n	801331c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013284:	7bbb      	ldrb	r3, [r7, #14]
 8013286:	2b00      	cmp	r3, #0
 8013288:	d00d      	beq.n	80132a6 <USBD_StdEPReq+0x146>
 801328a:	7bbb      	ldrb	r3, [r7, #14]
 801328c:	2b80      	cmp	r3, #128	@ 0x80
 801328e:	d00a      	beq.n	80132a6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013290:	7bbb      	ldrb	r3, [r7, #14]
 8013292:	4619      	mov	r1, r3
 8013294:	6878      	ldr	r0, [r7, #4]
 8013296:	f004 fda8 	bl	8017dea <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801329a:	2180      	movs	r1, #128	@ 0x80
 801329c:	6878      	ldr	r0, [r7, #4]
 801329e:	f004 fda4 	bl	8017dea <USBD_LL_StallEP>
 80132a2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80132a4:	e040      	b.n	8013328 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80132a6:	6839      	ldr	r1, [r7, #0]
 80132a8:	6878      	ldr	r0, [r7, #4]
 80132aa:	f000 fc6a 	bl	8013b82 <USBD_CtlError>
              break;
 80132ae:	e03b      	b.n	8013328 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80132b0:	683b      	ldr	r3, [r7, #0]
 80132b2:	885b      	ldrh	r3, [r3, #2]
 80132b4:	2b00      	cmp	r3, #0
 80132b6:	d136      	bne.n	8013326 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80132b8:	7bbb      	ldrb	r3, [r7, #14]
 80132ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80132be:	2b00      	cmp	r3, #0
 80132c0:	d004      	beq.n	80132cc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80132c2:	7bbb      	ldrb	r3, [r7, #14]
 80132c4:	4619      	mov	r1, r3
 80132c6:	6878      	ldr	r0, [r7, #4]
 80132c8:	f004 fdae 	bl	8017e28 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80132cc:	6878      	ldr	r0, [r7, #4]
 80132ce:	f000 fd15 	bl	8013cfc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80132d2:	7bbb      	ldrb	r3, [r7, #14]
 80132d4:	4619      	mov	r1, r3
 80132d6:	6878      	ldr	r0, [r7, #4]
 80132d8:	f7ff fde4 	bl	8012ea4 <USBD_CoreFindEP>
 80132dc:	4603      	mov	r3, r0
 80132de:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80132e0:	7b7b      	ldrb	r3, [r7, #13]
 80132e2:	2bff      	cmp	r3, #255	@ 0xff
 80132e4:	d01f      	beq.n	8013326 <USBD_StdEPReq+0x1c6>
 80132e6:	7b7b      	ldrb	r3, [r7, #13]
 80132e8:	2b00      	cmp	r3, #0
 80132ea:	d11c      	bne.n	8013326 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80132ec:	7b7a      	ldrb	r2, [r7, #13]
 80132ee:	687b      	ldr	r3, [r7, #4]
 80132f0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80132f4:	7b7a      	ldrb	r2, [r7, #13]
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	32ae      	adds	r2, #174	@ 0xae
 80132fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80132fe:	689b      	ldr	r3, [r3, #8]
 8013300:	2b00      	cmp	r3, #0
 8013302:	d010      	beq.n	8013326 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8013304:	7b7a      	ldrb	r2, [r7, #13]
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	32ae      	adds	r2, #174	@ 0xae
 801330a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801330e:	689b      	ldr	r3, [r3, #8]
 8013310:	6839      	ldr	r1, [r7, #0]
 8013312:	6878      	ldr	r0, [r7, #4]
 8013314:	4798      	blx	r3
 8013316:	4603      	mov	r3, r0
 8013318:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801331a:	e004      	b.n	8013326 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 801331c:	6839      	ldr	r1, [r7, #0]
 801331e:	6878      	ldr	r0, [r7, #4]
 8013320:	f000 fc2f 	bl	8013b82 <USBD_CtlError>
              break;
 8013324:	e000      	b.n	8013328 <USBD_StdEPReq+0x1c8>
              break;
 8013326:	bf00      	nop
          }
          break;
 8013328:	e0ad      	b.n	8013486 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801332a:	687b      	ldr	r3, [r7, #4]
 801332c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013330:	b2db      	uxtb	r3, r3
 8013332:	2b02      	cmp	r3, #2
 8013334:	d002      	beq.n	801333c <USBD_StdEPReq+0x1dc>
 8013336:	2b03      	cmp	r3, #3
 8013338:	d033      	beq.n	80133a2 <USBD_StdEPReq+0x242>
 801333a:	e099      	b.n	8013470 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801333c:	7bbb      	ldrb	r3, [r7, #14]
 801333e:	2b00      	cmp	r3, #0
 8013340:	d007      	beq.n	8013352 <USBD_StdEPReq+0x1f2>
 8013342:	7bbb      	ldrb	r3, [r7, #14]
 8013344:	2b80      	cmp	r3, #128	@ 0x80
 8013346:	d004      	beq.n	8013352 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8013348:	6839      	ldr	r1, [r7, #0]
 801334a:	6878      	ldr	r0, [r7, #4]
 801334c:	f000 fc19 	bl	8013b82 <USBD_CtlError>
                break;
 8013350:	e093      	b.n	801347a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013352:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013356:	2b00      	cmp	r3, #0
 8013358:	da0b      	bge.n	8013372 <USBD_StdEPReq+0x212>
 801335a:	7bbb      	ldrb	r3, [r7, #14]
 801335c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013360:	4613      	mov	r3, r2
 8013362:	009b      	lsls	r3, r3, #2
 8013364:	4413      	add	r3, r2
 8013366:	009b      	lsls	r3, r3, #2
 8013368:	3310      	adds	r3, #16
 801336a:	687a      	ldr	r2, [r7, #4]
 801336c:	4413      	add	r3, r2
 801336e:	3304      	adds	r3, #4
 8013370:	e00b      	b.n	801338a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013372:	7bbb      	ldrb	r3, [r7, #14]
 8013374:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013378:	4613      	mov	r3, r2
 801337a:	009b      	lsls	r3, r3, #2
 801337c:	4413      	add	r3, r2
 801337e:	009b      	lsls	r3, r3, #2
 8013380:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013384:	687a      	ldr	r2, [r7, #4]
 8013386:	4413      	add	r3, r2
 8013388:	3304      	adds	r3, #4
 801338a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801338c:	68bb      	ldr	r3, [r7, #8]
 801338e:	2200      	movs	r2, #0
 8013390:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013392:	68bb      	ldr	r3, [r7, #8]
 8013394:	330e      	adds	r3, #14
 8013396:	2202      	movs	r2, #2
 8013398:	4619      	mov	r1, r3
 801339a:	6878      	ldr	r0, [r7, #4]
 801339c:	f000 fc6e 	bl	8013c7c <USBD_CtlSendData>
              break;
 80133a0:	e06b      	b.n	801347a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80133a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	da11      	bge.n	80133ce <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80133aa:	7bbb      	ldrb	r3, [r7, #14]
 80133ac:	f003 020f 	and.w	r2, r3, #15
 80133b0:	6879      	ldr	r1, [r7, #4]
 80133b2:	4613      	mov	r3, r2
 80133b4:	009b      	lsls	r3, r3, #2
 80133b6:	4413      	add	r3, r2
 80133b8:	009b      	lsls	r3, r3, #2
 80133ba:	440b      	add	r3, r1
 80133bc:	3323      	adds	r3, #35	@ 0x23
 80133be:	781b      	ldrb	r3, [r3, #0]
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d117      	bne.n	80133f4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80133c4:	6839      	ldr	r1, [r7, #0]
 80133c6:	6878      	ldr	r0, [r7, #4]
 80133c8:	f000 fbdb 	bl	8013b82 <USBD_CtlError>
                  break;
 80133cc:	e055      	b.n	801347a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80133ce:	7bbb      	ldrb	r3, [r7, #14]
 80133d0:	f003 020f 	and.w	r2, r3, #15
 80133d4:	6879      	ldr	r1, [r7, #4]
 80133d6:	4613      	mov	r3, r2
 80133d8:	009b      	lsls	r3, r3, #2
 80133da:	4413      	add	r3, r2
 80133dc:	009b      	lsls	r3, r3, #2
 80133de:	440b      	add	r3, r1
 80133e0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80133e4:	781b      	ldrb	r3, [r3, #0]
 80133e6:	2b00      	cmp	r3, #0
 80133e8:	d104      	bne.n	80133f4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80133ea:	6839      	ldr	r1, [r7, #0]
 80133ec:	6878      	ldr	r0, [r7, #4]
 80133ee:	f000 fbc8 	bl	8013b82 <USBD_CtlError>
                  break;
 80133f2:	e042      	b.n	801347a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80133f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	da0b      	bge.n	8013414 <USBD_StdEPReq+0x2b4>
 80133fc:	7bbb      	ldrb	r3, [r7, #14]
 80133fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013402:	4613      	mov	r3, r2
 8013404:	009b      	lsls	r3, r3, #2
 8013406:	4413      	add	r3, r2
 8013408:	009b      	lsls	r3, r3, #2
 801340a:	3310      	adds	r3, #16
 801340c:	687a      	ldr	r2, [r7, #4]
 801340e:	4413      	add	r3, r2
 8013410:	3304      	adds	r3, #4
 8013412:	e00b      	b.n	801342c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013414:	7bbb      	ldrb	r3, [r7, #14]
 8013416:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801341a:	4613      	mov	r3, r2
 801341c:	009b      	lsls	r3, r3, #2
 801341e:	4413      	add	r3, r2
 8013420:	009b      	lsls	r3, r3, #2
 8013422:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013426:	687a      	ldr	r2, [r7, #4]
 8013428:	4413      	add	r3, r2
 801342a:	3304      	adds	r3, #4
 801342c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801342e:	7bbb      	ldrb	r3, [r7, #14]
 8013430:	2b00      	cmp	r3, #0
 8013432:	d002      	beq.n	801343a <USBD_StdEPReq+0x2da>
 8013434:	7bbb      	ldrb	r3, [r7, #14]
 8013436:	2b80      	cmp	r3, #128	@ 0x80
 8013438:	d103      	bne.n	8013442 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 801343a:	68bb      	ldr	r3, [r7, #8]
 801343c:	2200      	movs	r2, #0
 801343e:	739a      	strb	r2, [r3, #14]
 8013440:	e00e      	b.n	8013460 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013442:	7bbb      	ldrb	r3, [r7, #14]
 8013444:	4619      	mov	r1, r3
 8013446:	6878      	ldr	r0, [r7, #4]
 8013448:	f004 fd0d 	bl	8017e66 <USBD_LL_IsStallEP>
 801344c:	4603      	mov	r3, r0
 801344e:	2b00      	cmp	r3, #0
 8013450:	d003      	beq.n	801345a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8013452:	68bb      	ldr	r3, [r7, #8]
 8013454:	2201      	movs	r2, #1
 8013456:	739a      	strb	r2, [r3, #14]
 8013458:	e002      	b.n	8013460 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 801345a:	68bb      	ldr	r3, [r7, #8]
 801345c:	2200      	movs	r2, #0
 801345e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013460:	68bb      	ldr	r3, [r7, #8]
 8013462:	330e      	adds	r3, #14
 8013464:	2202      	movs	r2, #2
 8013466:	4619      	mov	r1, r3
 8013468:	6878      	ldr	r0, [r7, #4]
 801346a:	f000 fc07 	bl	8013c7c <USBD_CtlSendData>
              break;
 801346e:	e004      	b.n	801347a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8013470:	6839      	ldr	r1, [r7, #0]
 8013472:	6878      	ldr	r0, [r7, #4]
 8013474:	f000 fb85 	bl	8013b82 <USBD_CtlError>
              break;
 8013478:	bf00      	nop
          }
          break;
 801347a:	e004      	b.n	8013486 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 801347c:	6839      	ldr	r1, [r7, #0]
 801347e:	6878      	ldr	r0, [r7, #4]
 8013480:	f000 fb7f 	bl	8013b82 <USBD_CtlError>
          break;
 8013484:	bf00      	nop
      }
      break;
 8013486:	e005      	b.n	8013494 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8013488:	6839      	ldr	r1, [r7, #0]
 801348a:	6878      	ldr	r0, [r7, #4]
 801348c:	f000 fb79 	bl	8013b82 <USBD_CtlError>
      break;
 8013490:	e000      	b.n	8013494 <USBD_StdEPReq+0x334>
      break;
 8013492:	bf00      	nop
  }

  return ret;
 8013494:	7bfb      	ldrb	r3, [r7, #15]
}
 8013496:	4618      	mov	r0, r3
 8013498:	3710      	adds	r7, #16
 801349a:	46bd      	mov	sp, r7
 801349c:	bd80      	pop	{r7, pc}
	...

080134a0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80134a0:	b580      	push	{r7, lr}
 80134a2:	b084      	sub	sp, #16
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	6078      	str	r0, [r7, #4]
 80134a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80134aa:	2300      	movs	r3, #0
 80134ac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80134ae:	2300      	movs	r3, #0
 80134b0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80134b2:	2300      	movs	r3, #0
 80134b4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80134b6:	683b      	ldr	r3, [r7, #0]
 80134b8:	885b      	ldrh	r3, [r3, #2]
 80134ba:	0a1b      	lsrs	r3, r3, #8
 80134bc:	b29b      	uxth	r3, r3
 80134be:	3b01      	subs	r3, #1
 80134c0:	2b0e      	cmp	r3, #14
 80134c2:	f200 8152 	bhi.w	801376a <USBD_GetDescriptor+0x2ca>
 80134c6:	a201      	add	r2, pc, #4	@ (adr r2, 80134cc <USBD_GetDescriptor+0x2c>)
 80134c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134cc:	0801353d 	.word	0x0801353d
 80134d0:	08013555 	.word	0x08013555
 80134d4:	08013595 	.word	0x08013595
 80134d8:	0801376b 	.word	0x0801376b
 80134dc:	0801376b 	.word	0x0801376b
 80134e0:	0801370b 	.word	0x0801370b
 80134e4:	08013737 	.word	0x08013737
 80134e8:	0801376b 	.word	0x0801376b
 80134ec:	0801376b 	.word	0x0801376b
 80134f0:	0801376b 	.word	0x0801376b
 80134f4:	0801376b 	.word	0x0801376b
 80134f8:	0801376b 	.word	0x0801376b
 80134fc:	0801376b 	.word	0x0801376b
 8013500:	0801376b 	.word	0x0801376b
 8013504:	08013509 	.word	0x08013509
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801350e:	69db      	ldr	r3, [r3, #28]
 8013510:	2b00      	cmp	r3, #0
 8013512:	d00b      	beq.n	801352c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801351a:	69db      	ldr	r3, [r3, #28]
 801351c:	687a      	ldr	r2, [r7, #4]
 801351e:	7c12      	ldrb	r2, [r2, #16]
 8013520:	f107 0108 	add.w	r1, r7, #8
 8013524:	4610      	mov	r0, r2
 8013526:	4798      	blx	r3
 8013528:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801352a:	e126      	b.n	801377a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801352c:	6839      	ldr	r1, [r7, #0]
 801352e:	6878      	ldr	r0, [r7, #4]
 8013530:	f000 fb27 	bl	8013b82 <USBD_CtlError>
        err++;
 8013534:	7afb      	ldrb	r3, [r7, #11]
 8013536:	3301      	adds	r3, #1
 8013538:	72fb      	strb	r3, [r7, #11]
      break;
 801353a:	e11e      	b.n	801377a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013542:	681b      	ldr	r3, [r3, #0]
 8013544:	687a      	ldr	r2, [r7, #4]
 8013546:	7c12      	ldrb	r2, [r2, #16]
 8013548:	f107 0108 	add.w	r1, r7, #8
 801354c:	4610      	mov	r0, r2
 801354e:	4798      	blx	r3
 8013550:	60f8      	str	r0, [r7, #12]
      break;
 8013552:	e112      	b.n	801377a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	7c1b      	ldrb	r3, [r3, #16]
 8013558:	2b00      	cmp	r3, #0
 801355a:	d10d      	bne.n	8013578 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013564:	f107 0208 	add.w	r2, r7, #8
 8013568:	4610      	mov	r0, r2
 801356a:	4798      	blx	r3
 801356c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801356e:	68fb      	ldr	r3, [r7, #12]
 8013570:	3301      	adds	r3, #1
 8013572:	2202      	movs	r2, #2
 8013574:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8013576:	e100      	b.n	801377a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801357e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013580:	f107 0208 	add.w	r2, r7, #8
 8013584:	4610      	mov	r0, r2
 8013586:	4798      	blx	r3
 8013588:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801358a:	68fb      	ldr	r3, [r7, #12]
 801358c:	3301      	adds	r3, #1
 801358e:	2202      	movs	r2, #2
 8013590:	701a      	strb	r2, [r3, #0]
      break;
 8013592:	e0f2      	b.n	801377a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013594:	683b      	ldr	r3, [r7, #0]
 8013596:	885b      	ldrh	r3, [r3, #2]
 8013598:	b2db      	uxtb	r3, r3
 801359a:	2b05      	cmp	r3, #5
 801359c:	f200 80ac 	bhi.w	80136f8 <USBD_GetDescriptor+0x258>
 80135a0:	a201      	add	r2, pc, #4	@ (adr r2, 80135a8 <USBD_GetDescriptor+0x108>)
 80135a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80135a6:	bf00      	nop
 80135a8:	080135c1 	.word	0x080135c1
 80135ac:	080135f5 	.word	0x080135f5
 80135b0:	08013629 	.word	0x08013629
 80135b4:	0801365d 	.word	0x0801365d
 80135b8:	08013691 	.word	0x08013691
 80135bc:	080136c5 	.word	0x080136c5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80135c6:	685b      	ldr	r3, [r3, #4]
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d00b      	beq.n	80135e4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80135cc:	687b      	ldr	r3, [r7, #4]
 80135ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80135d2:	685b      	ldr	r3, [r3, #4]
 80135d4:	687a      	ldr	r2, [r7, #4]
 80135d6:	7c12      	ldrb	r2, [r2, #16]
 80135d8:	f107 0108 	add.w	r1, r7, #8
 80135dc:	4610      	mov	r0, r2
 80135de:	4798      	blx	r3
 80135e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80135e2:	e091      	b.n	8013708 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80135e4:	6839      	ldr	r1, [r7, #0]
 80135e6:	6878      	ldr	r0, [r7, #4]
 80135e8:	f000 facb 	bl	8013b82 <USBD_CtlError>
            err++;
 80135ec:	7afb      	ldrb	r3, [r7, #11]
 80135ee:	3301      	adds	r3, #1
 80135f0:	72fb      	strb	r3, [r7, #11]
          break;
 80135f2:	e089      	b.n	8013708 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80135fa:	689b      	ldr	r3, [r3, #8]
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d00b      	beq.n	8013618 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013606:	689b      	ldr	r3, [r3, #8]
 8013608:	687a      	ldr	r2, [r7, #4]
 801360a:	7c12      	ldrb	r2, [r2, #16]
 801360c:	f107 0108 	add.w	r1, r7, #8
 8013610:	4610      	mov	r0, r2
 8013612:	4798      	blx	r3
 8013614:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013616:	e077      	b.n	8013708 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013618:	6839      	ldr	r1, [r7, #0]
 801361a:	6878      	ldr	r0, [r7, #4]
 801361c:	f000 fab1 	bl	8013b82 <USBD_CtlError>
            err++;
 8013620:	7afb      	ldrb	r3, [r7, #11]
 8013622:	3301      	adds	r3, #1
 8013624:	72fb      	strb	r3, [r7, #11]
          break;
 8013626:	e06f      	b.n	8013708 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801362e:	68db      	ldr	r3, [r3, #12]
 8013630:	2b00      	cmp	r3, #0
 8013632:	d00b      	beq.n	801364c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801363a:	68db      	ldr	r3, [r3, #12]
 801363c:	687a      	ldr	r2, [r7, #4]
 801363e:	7c12      	ldrb	r2, [r2, #16]
 8013640:	f107 0108 	add.w	r1, r7, #8
 8013644:	4610      	mov	r0, r2
 8013646:	4798      	blx	r3
 8013648:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801364a:	e05d      	b.n	8013708 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801364c:	6839      	ldr	r1, [r7, #0]
 801364e:	6878      	ldr	r0, [r7, #4]
 8013650:	f000 fa97 	bl	8013b82 <USBD_CtlError>
            err++;
 8013654:	7afb      	ldrb	r3, [r7, #11]
 8013656:	3301      	adds	r3, #1
 8013658:	72fb      	strb	r3, [r7, #11]
          break;
 801365a:	e055      	b.n	8013708 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013662:	691b      	ldr	r3, [r3, #16]
 8013664:	2b00      	cmp	r3, #0
 8013666:	d00b      	beq.n	8013680 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801366e:	691b      	ldr	r3, [r3, #16]
 8013670:	687a      	ldr	r2, [r7, #4]
 8013672:	7c12      	ldrb	r2, [r2, #16]
 8013674:	f107 0108 	add.w	r1, r7, #8
 8013678:	4610      	mov	r0, r2
 801367a:	4798      	blx	r3
 801367c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801367e:	e043      	b.n	8013708 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013680:	6839      	ldr	r1, [r7, #0]
 8013682:	6878      	ldr	r0, [r7, #4]
 8013684:	f000 fa7d 	bl	8013b82 <USBD_CtlError>
            err++;
 8013688:	7afb      	ldrb	r3, [r7, #11]
 801368a:	3301      	adds	r3, #1
 801368c:	72fb      	strb	r3, [r7, #11]
          break;
 801368e:	e03b      	b.n	8013708 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013696:	695b      	ldr	r3, [r3, #20]
 8013698:	2b00      	cmp	r3, #0
 801369a:	d00b      	beq.n	80136b4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80136a2:	695b      	ldr	r3, [r3, #20]
 80136a4:	687a      	ldr	r2, [r7, #4]
 80136a6:	7c12      	ldrb	r2, [r2, #16]
 80136a8:	f107 0108 	add.w	r1, r7, #8
 80136ac:	4610      	mov	r0, r2
 80136ae:	4798      	blx	r3
 80136b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80136b2:	e029      	b.n	8013708 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80136b4:	6839      	ldr	r1, [r7, #0]
 80136b6:	6878      	ldr	r0, [r7, #4]
 80136b8:	f000 fa63 	bl	8013b82 <USBD_CtlError>
            err++;
 80136bc:	7afb      	ldrb	r3, [r7, #11]
 80136be:	3301      	adds	r3, #1
 80136c0:	72fb      	strb	r3, [r7, #11]
          break;
 80136c2:	e021      	b.n	8013708 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80136ca:	699b      	ldr	r3, [r3, #24]
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	d00b      	beq.n	80136e8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80136d6:	699b      	ldr	r3, [r3, #24]
 80136d8:	687a      	ldr	r2, [r7, #4]
 80136da:	7c12      	ldrb	r2, [r2, #16]
 80136dc:	f107 0108 	add.w	r1, r7, #8
 80136e0:	4610      	mov	r0, r2
 80136e2:	4798      	blx	r3
 80136e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80136e6:	e00f      	b.n	8013708 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80136e8:	6839      	ldr	r1, [r7, #0]
 80136ea:	6878      	ldr	r0, [r7, #4]
 80136ec:	f000 fa49 	bl	8013b82 <USBD_CtlError>
            err++;
 80136f0:	7afb      	ldrb	r3, [r7, #11]
 80136f2:	3301      	adds	r3, #1
 80136f4:	72fb      	strb	r3, [r7, #11]
          break;
 80136f6:	e007      	b.n	8013708 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80136f8:	6839      	ldr	r1, [r7, #0]
 80136fa:	6878      	ldr	r0, [r7, #4]
 80136fc:	f000 fa41 	bl	8013b82 <USBD_CtlError>
          err++;
 8013700:	7afb      	ldrb	r3, [r7, #11]
 8013702:	3301      	adds	r3, #1
 8013704:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8013706:	bf00      	nop
      }
      break;
 8013708:	e037      	b.n	801377a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	7c1b      	ldrb	r3, [r3, #16]
 801370e:	2b00      	cmp	r3, #0
 8013710:	d109      	bne.n	8013726 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801371a:	f107 0208 	add.w	r2, r7, #8
 801371e:	4610      	mov	r0, r2
 8013720:	4798      	blx	r3
 8013722:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013724:	e029      	b.n	801377a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013726:	6839      	ldr	r1, [r7, #0]
 8013728:	6878      	ldr	r0, [r7, #4]
 801372a:	f000 fa2a 	bl	8013b82 <USBD_CtlError>
        err++;
 801372e:	7afb      	ldrb	r3, [r7, #11]
 8013730:	3301      	adds	r3, #1
 8013732:	72fb      	strb	r3, [r7, #11]
      break;
 8013734:	e021      	b.n	801377a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	7c1b      	ldrb	r3, [r3, #16]
 801373a:	2b00      	cmp	r3, #0
 801373c:	d10d      	bne.n	801375a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013746:	f107 0208 	add.w	r2, r7, #8
 801374a:	4610      	mov	r0, r2
 801374c:	4798      	blx	r3
 801374e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013750:	68fb      	ldr	r3, [r7, #12]
 8013752:	3301      	adds	r3, #1
 8013754:	2207      	movs	r2, #7
 8013756:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013758:	e00f      	b.n	801377a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801375a:	6839      	ldr	r1, [r7, #0]
 801375c:	6878      	ldr	r0, [r7, #4]
 801375e:	f000 fa10 	bl	8013b82 <USBD_CtlError>
        err++;
 8013762:	7afb      	ldrb	r3, [r7, #11]
 8013764:	3301      	adds	r3, #1
 8013766:	72fb      	strb	r3, [r7, #11]
      break;
 8013768:	e007      	b.n	801377a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801376a:	6839      	ldr	r1, [r7, #0]
 801376c:	6878      	ldr	r0, [r7, #4]
 801376e:	f000 fa08 	bl	8013b82 <USBD_CtlError>
      err++;
 8013772:	7afb      	ldrb	r3, [r7, #11]
 8013774:	3301      	adds	r3, #1
 8013776:	72fb      	strb	r3, [r7, #11]
      break;
 8013778:	bf00      	nop
  }

  if (err != 0U)
 801377a:	7afb      	ldrb	r3, [r7, #11]
 801377c:	2b00      	cmp	r3, #0
 801377e:	d11e      	bne.n	80137be <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8013780:	683b      	ldr	r3, [r7, #0]
 8013782:	88db      	ldrh	r3, [r3, #6]
 8013784:	2b00      	cmp	r3, #0
 8013786:	d016      	beq.n	80137b6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8013788:	893b      	ldrh	r3, [r7, #8]
 801378a:	2b00      	cmp	r3, #0
 801378c:	d00e      	beq.n	80137ac <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801378e:	683b      	ldr	r3, [r7, #0]
 8013790:	88da      	ldrh	r2, [r3, #6]
 8013792:	893b      	ldrh	r3, [r7, #8]
 8013794:	4293      	cmp	r3, r2
 8013796:	bf28      	it	cs
 8013798:	4613      	movcs	r3, r2
 801379a:	b29b      	uxth	r3, r3
 801379c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801379e:	893b      	ldrh	r3, [r7, #8]
 80137a0:	461a      	mov	r2, r3
 80137a2:	68f9      	ldr	r1, [r7, #12]
 80137a4:	6878      	ldr	r0, [r7, #4]
 80137a6:	f000 fa69 	bl	8013c7c <USBD_CtlSendData>
 80137aa:	e009      	b.n	80137c0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80137ac:	6839      	ldr	r1, [r7, #0]
 80137ae:	6878      	ldr	r0, [r7, #4]
 80137b0:	f000 f9e7 	bl	8013b82 <USBD_CtlError>
 80137b4:	e004      	b.n	80137c0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80137b6:	6878      	ldr	r0, [r7, #4]
 80137b8:	f000 faa0 	bl	8013cfc <USBD_CtlSendStatus>
 80137bc:	e000      	b.n	80137c0 <USBD_GetDescriptor+0x320>
    return;
 80137be:	bf00      	nop
  }
}
 80137c0:	3710      	adds	r7, #16
 80137c2:	46bd      	mov	sp, r7
 80137c4:	bd80      	pop	{r7, pc}
 80137c6:	bf00      	nop

080137c8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80137c8:	b580      	push	{r7, lr}
 80137ca:	b084      	sub	sp, #16
 80137cc:	af00      	add	r7, sp, #0
 80137ce:	6078      	str	r0, [r7, #4]
 80137d0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80137d2:	683b      	ldr	r3, [r7, #0]
 80137d4:	889b      	ldrh	r3, [r3, #4]
 80137d6:	2b00      	cmp	r3, #0
 80137d8:	d131      	bne.n	801383e <USBD_SetAddress+0x76>
 80137da:	683b      	ldr	r3, [r7, #0]
 80137dc:	88db      	ldrh	r3, [r3, #6]
 80137de:	2b00      	cmp	r3, #0
 80137e0:	d12d      	bne.n	801383e <USBD_SetAddress+0x76>
 80137e2:	683b      	ldr	r3, [r7, #0]
 80137e4:	885b      	ldrh	r3, [r3, #2]
 80137e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80137e8:	d829      	bhi.n	801383e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80137ea:	683b      	ldr	r3, [r7, #0]
 80137ec:	885b      	ldrh	r3, [r3, #2]
 80137ee:	b2db      	uxtb	r3, r3
 80137f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80137f4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80137fc:	b2db      	uxtb	r3, r3
 80137fe:	2b03      	cmp	r3, #3
 8013800:	d104      	bne.n	801380c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8013802:	6839      	ldr	r1, [r7, #0]
 8013804:	6878      	ldr	r0, [r7, #4]
 8013806:	f000 f9bc 	bl	8013b82 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801380a:	e01d      	b.n	8013848 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	7bfa      	ldrb	r2, [r7, #15]
 8013810:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013814:	7bfb      	ldrb	r3, [r7, #15]
 8013816:	4619      	mov	r1, r3
 8013818:	6878      	ldr	r0, [r7, #4]
 801381a:	f004 fb50 	bl	8017ebe <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801381e:	6878      	ldr	r0, [r7, #4]
 8013820:	f000 fa6c 	bl	8013cfc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8013824:	7bfb      	ldrb	r3, [r7, #15]
 8013826:	2b00      	cmp	r3, #0
 8013828:	d004      	beq.n	8013834 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	2202      	movs	r2, #2
 801382e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013832:	e009      	b.n	8013848 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	2201      	movs	r2, #1
 8013838:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801383c:	e004      	b.n	8013848 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801383e:	6839      	ldr	r1, [r7, #0]
 8013840:	6878      	ldr	r0, [r7, #4]
 8013842:	f000 f99e 	bl	8013b82 <USBD_CtlError>
  }
}
 8013846:	bf00      	nop
 8013848:	bf00      	nop
 801384a:	3710      	adds	r7, #16
 801384c:	46bd      	mov	sp, r7
 801384e:	bd80      	pop	{r7, pc}

08013850 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013850:	b580      	push	{r7, lr}
 8013852:	b084      	sub	sp, #16
 8013854:	af00      	add	r7, sp, #0
 8013856:	6078      	str	r0, [r7, #4]
 8013858:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801385a:	2300      	movs	r3, #0
 801385c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801385e:	683b      	ldr	r3, [r7, #0]
 8013860:	885b      	ldrh	r3, [r3, #2]
 8013862:	b2da      	uxtb	r2, r3
 8013864:	4b4e      	ldr	r3, [pc, #312]	@ (80139a0 <USBD_SetConfig+0x150>)
 8013866:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013868:	4b4d      	ldr	r3, [pc, #308]	@ (80139a0 <USBD_SetConfig+0x150>)
 801386a:	781b      	ldrb	r3, [r3, #0]
 801386c:	2b01      	cmp	r3, #1
 801386e:	d905      	bls.n	801387c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8013870:	6839      	ldr	r1, [r7, #0]
 8013872:	6878      	ldr	r0, [r7, #4]
 8013874:	f000 f985 	bl	8013b82 <USBD_CtlError>
    return USBD_FAIL;
 8013878:	2303      	movs	r3, #3
 801387a:	e08c      	b.n	8013996 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013882:	b2db      	uxtb	r3, r3
 8013884:	2b02      	cmp	r3, #2
 8013886:	d002      	beq.n	801388e <USBD_SetConfig+0x3e>
 8013888:	2b03      	cmp	r3, #3
 801388a:	d029      	beq.n	80138e0 <USBD_SetConfig+0x90>
 801388c:	e075      	b.n	801397a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801388e:	4b44      	ldr	r3, [pc, #272]	@ (80139a0 <USBD_SetConfig+0x150>)
 8013890:	781b      	ldrb	r3, [r3, #0]
 8013892:	2b00      	cmp	r3, #0
 8013894:	d020      	beq.n	80138d8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8013896:	4b42      	ldr	r3, [pc, #264]	@ (80139a0 <USBD_SetConfig+0x150>)
 8013898:	781b      	ldrb	r3, [r3, #0]
 801389a:	461a      	mov	r2, r3
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80138a0:	4b3f      	ldr	r3, [pc, #252]	@ (80139a0 <USBD_SetConfig+0x150>)
 80138a2:	781b      	ldrb	r3, [r3, #0]
 80138a4:	4619      	mov	r1, r3
 80138a6:	6878      	ldr	r0, [r7, #4]
 80138a8:	f7ff f836 	bl	8012918 <USBD_SetClassConfig>
 80138ac:	4603      	mov	r3, r0
 80138ae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80138b0:	7bfb      	ldrb	r3, [r7, #15]
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	d008      	beq.n	80138c8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80138b6:	6839      	ldr	r1, [r7, #0]
 80138b8:	6878      	ldr	r0, [r7, #4]
 80138ba:	f000 f962 	bl	8013b82 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	2202      	movs	r2, #2
 80138c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80138c6:	e065      	b.n	8013994 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80138c8:	6878      	ldr	r0, [r7, #4]
 80138ca:	f000 fa17 	bl	8013cfc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	2203      	movs	r2, #3
 80138d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80138d6:	e05d      	b.n	8013994 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80138d8:	6878      	ldr	r0, [r7, #4]
 80138da:	f000 fa0f 	bl	8013cfc <USBD_CtlSendStatus>
      break;
 80138de:	e059      	b.n	8013994 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80138e0:	4b2f      	ldr	r3, [pc, #188]	@ (80139a0 <USBD_SetConfig+0x150>)
 80138e2:	781b      	ldrb	r3, [r3, #0]
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d112      	bne.n	801390e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	2202      	movs	r2, #2
 80138ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80138f0:	4b2b      	ldr	r3, [pc, #172]	@ (80139a0 <USBD_SetConfig+0x150>)
 80138f2:	781b      	ldrb	r3, [r3, #0]
 80138f4:	461a      	mov	r2, r3
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80138fa:	4b29      	ldr	r3, [pc, #164]	@ (80139a0 <USBD_SetConfig+0x150>)
 80138fc:	781b      	ldrb	r3, [r3, #0]
 80138fe:	4619      	mov	r1, r3
 8013900:	6878      	ldr	r0, [r7, #4]
 8013902:	f7ff f825 	bl	8012950 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013906:	6878      	ldr	r0, [r7, #4]
 8013908:	f000 f9f8 	bl	8013cfc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801390c:	e042      	b.n	8013994 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801390e:	4b24      	ldr	r3, [pc, #144]	@ (80139a0 <USBD_SetConfig+0x150>)
 8013910:	781b      	ldrb	r3, [r3, #0]
 8013912:	461a      	mov	r2, r3
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	685b      	ldr	r3, [r3, #4]
 8013918:	429a      	cmp	r2, r3
 801391a:	d02a      	beq.n	8013972 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	685b      	ldr	r3, [r3, #4]
 8013920:	b2db      	uxtb	r3, r3
 8013922:	4619      	mov	r1, r3
 8013924:	6878      	ldr	r0, [r7, #4]
 8013926:	f7ff f813 	bl	8012950 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801392a:	4b1d      	ldr	r3, [pc, #116]	@ (80139a0 <USBD_SetConfig+0x150>)
 801392c:	781b      	ldrb	r3, [r3, #0]
 801392e:	461a      	mov	r2, r3
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013934:	4b1a      	ldr	r3, [pc, #104]	@ (80139a0 <USBD_SetConfig+0x150>)
 8013936:	781b      	ldrb	r3, [r3, #0]
 8013938:	4619      	mov	r1, r3
 801393a:	6878      	ldr	r0, [r7, #4]
 801393c:	f7fe ffec 	bl	8012918 <USBD_SetClassConfig>
 8013940:	4603      	mov	r3, r0
 8013942:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013944:	7bfb      	ldrb	r3, [r7, #15]
 8013946:	2b00      	cmp	r3, #0
 8013948:	d00f      	beq.n	801396a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801394a:	6839      	ldr	r1, [r7, #0]
 801394c:	6878      	ldr	r0, [r7, #4]
 801394e:	f000 f918 	bl	8013b82 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	685b      	ldr	r3, [r3, #4]
 8013956:	b2db      	uxtb	r3, r3
 8013958:	4619      	mov	r1, r3
 801395a:	6878      	ldr	r0, [r7, #4]
 801395c:	f7fe fff8 	bl	8012950 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013960:	687b      	ldr	r3, [r7, #4]
 8013962:	2202      	movs	r2, #2
 8013964:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013968:	e014      	b.n	8013994 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801396a:	6878      	ldr	r0, [r7, #4]
 801396c:	f000 f9c6 	bl	8013cfc <USBD_CtlSendStatus>
      break;
 8013970:	e010      	b.n	8013994 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8013972:	6878      	ldr	r0, [r7, #4]
 8013974:	f000 f9c2 	bl	8013cfc <USBD_CtlSendStatus>
      break;
 8013978:	e00c      	b.n	8013994 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801397a:	6839      	ldr	r1, [r7, #0]
 801397c:	6878      	ldr	r0, [r7, #4]
 801397e:	f000 f900 	bl	8013b82 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013982:	4b07      	ldr	r3, [pc, #28]	@ (80139a0 <USBD_SetConfig+0x150>)
 8013984:	781b      	ldrb	r3, [r3, #0]
 8013986:	4619      	mov	r1, r3
 8013988:	6878      	ldr	r0, [r7, #4]
 801398a:	f7fe ffe1 	bl	8012950 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801398e:	2303      	movs	r3, #3
 8013990:	73fb      	strb	r3, [r7, #15]
      break;
 8013992:	bf00      	nop
  }

  return ret;
 8013994:	7bfb      	ldrb	r3, [r7, #15]
}
 8013996:	4618      	mov	r0, r3
 8013998:	3710      	adds	r7, #16
 801399a:	46bd      	mov	sp, r7
 801399c:	bd80      	pop	{r7, pc}
 801399e:	bf00      	nop
 80139a0:	20000d7c 	.word	0x20000d7c

080139a4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80139a4:	b580      	push	{r7, lr}
 80139a6:	b082      	sub	sp, #8
 80139a8:	af00      	add	r7, sp, #0
 80139aa:	6078      	str	r0, [r7, #4]
 80139ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80139ae:	683b      	ldr	r3, [r7, #0]
 80139b0:	88db      	ldrh	r3, [r3, #6]
 80139b2:	2b01      	cmp	r3, #1
 80139b4:	d004      	beq.n	80139c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80139b6:	6839      	ldr	r1, [r7, #0]
 80139b8:	6878      	ldr	r0, [r7, #4]
 80139ba:	f000 f8e2 	bl	8013b82 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80139be:	e023      	b.n	8013a08 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80139c6:	b2db      	uxtb	r3, r3
 80139c8:	2b02      	cmp	r3, #2
 80139ca:	dc02      	bgt.n	80139d2 <USBD_GetConfig+0x2e>
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	dc03      	bgt.n	80139d8 <USBD_GetConfig+0x34>
 80139d0:	e015      	b.n	80139fe <USBD_GetConfig+0x5a>
 80139d2:	2b03      	cmp	r3, #3
 80139d4:	d00b      	beq.n	80139ee <USBD_GetConfig+0x4a>
 80139d6:	e012      	b.n	80139fe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	2200      	movs	r2, #0
 80139dc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80139de:	687b      	ldr	r3, [r7, #4]
 80139e0:	3308      	adds	r3, #8
 80139e2:	2201      	movs	r2, #1
 80139e4:	4619      	mov	r1, r3
 80139e6:	6878      	ldr	r0, [r7, #4]
 80139e8:	f000 f948 	bl	8013c7c <USBD_CtlSendData>
        break;
 80139ec:	e00c      	b.n	8013a08 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	3304      	adds	r3, #4
 80139f2:	2201      	movs	r2, #1
 80139f4:	4619      	mov	r1, r3
 80139f6:	6878      	ldr	r0, [r7, #4]
 80139f8:	f000 f940 	bl	8013c7c <USBD_CtlSendData>
        break;
 80139fc:	e004      	b.n	8013a08 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80139fe:	6839      	ldr	r1, [r7, #0]
 8013a00:	6878      	ldr	r0, [r7, #4]
 8013a02:	f000 f8be 	bl	8013b82 <USBD_CtlError>
        break;
 8013a06:	bf00      	nop
}
 8013a08:	bf00      	nop
 8013a0a:	3708      	adds	r7, #8
 8013a0c:	46bd      	mov	sp, r7
 8013a0e:	bd80      	pop	{r7, pc}

08013a10 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013a10:	b580      	push	{r7, lr}
 8013a12:	b082      	sub	sp, #8
 8013a14:	af00      	add	r7, sp, #0
 8013a16:	6078      	str	r0, [r7, #4]
 8013a18:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013a20:	b2db      	uxtb	r3, r3
 8013a22:	3b01      	subs	r3, #1
 8013a24:	2b02      	cmp	r3, #2
 8013a26:	d81e      	bhi.n	8013a66 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013a28:	683b      	ldr	r3, [r7, #0]
 8013a2a:	88db      	ldrh	r3, [r3, #6]
 8013a2c:	2b02      	cmp	r3, #2
 8013a2e:	d004      	beq.n	8013a3a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013a30:	6839      	ldr	r1, [r7, #0]
 8013a32:	6878      	ldr	r0, [r7, #4]
 8013a34:	f000 f8a5 	bl	8013b82 <USBD_CtlError>
        break;
 8013a38:	e01a      	b.n	8013a70 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	2201      	movs	r2, #1
 8013a3e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d005      	beq.n	8013a56 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	68db      	ldr	r3, [r3, #12]
 8013a4e:	f043 0202 	orr.w	r2, r3, #2
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	330c      	adds	r3, #12
 8013a5a:	2202      	movs	r2, #2
 8013a5c:	4619      	mov	r1, r3
 8013a5e:	6878      	ldr	r0, [r7, #4]
 8013a60:	f000 f90c 	bl	8013c7c <USBD_CtlSendData>
      break;
 8013a64:	e004      	b.n	8013a70 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013a66:	6839      	ldr	r1, [r7, #0]
 8013a68:	6878      	ldr	r0, [r7, #4]
 8013a6a:	f000 f88a 	bl	8013b82 <USBD_CtlError>
      break;
 8013a6e:	bf00      	nop
  }
}
 8013a70:	bf00      	nop
 8013a72:	3708      	adds	r7, #8
 8013a74:	46bd      	mov	sp, r7
 8013a76:	bd80      	pop	{r7, pc}

08013a78 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013a78:	b580      	push	{r7, lr}
 8013a7a:	b082      	sub	sp, #8
 8013a7c:	af00      	add	r7, sp, #0
 8013a7e:	6078      	str	r0, [r7, #4]
 8013a80:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013a82:	683b      	ldr	r3, [r7, #0]
 8013a84:	885b      	ldrh	r3, [r3, #2]
 8013a86:	2b01      	cmp	r3, #1
 8013a88:	d107      	bne.n	8013a9a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	2201      	movs	r2, #1
 8013a8e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8013a92:	6878      	ldr	r0, [r7, #4]
 8013a94:	f000 f932 	bl	8013cfc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8013a98:	e013      	b.n	8013ac2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8013a9a:	683b      	ldr	r3, [r7, #0]
 8013a9c:	885b      	ldrh	r3, [r3, #2]
 8013a9e:	2b02      	cmp	r3, #2
 8013aa0:	d10b      	bne.n	8013aba <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8013aa2:	683b      	ldr	r3, [r7, #0]
 8013aa4:	889b      	ldrh	r3, [r3, #4]
 8013aa6:	0a1b      	lsrs	r3, r3, #8
 8013aa8:	b29b      	uxth	r3, r3
 8013aaa:	b2da      	uxtb	r2, r3
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8013ab2:	6878      	ldr	r0, [r7, #4]
 8013ab4:	f000 f922 	bl	8013cfc <USBD_CtlSendStatus>
}
 8013ab8:	e003      	b.n	8013ac2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8013aba:	6839      	ldr	r1, [r7, #0]
 8013abc:	6878      	ldr	r0, [r7, #4]
 8013abe:	f000 f860 	bl	8013b82 <USBD_CtlError>
}
 8013ac2:	bf00      	nop
 8013ac4:	3708      	adds	r7, #8
 8013ac6:	46bd      	mov	sp, r7
 8013ac8:	bd80      	pop	{r7, pc}

08013aca <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013aca:	b580      	push	{r7, lr}
 8013acc:	b082      	sub	sp, #8
 8013ace:	af00      	add	r7, sp, #0
 8013ad0:	6078      	str	r0, [r7, #4]
 8013ad2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013ada:	b2db      	uxtb	r3, r3
 8013adc:	3b01      	subs	r3, #1
 8013ade:	2b02      	cmp	r3, #2
 8013ae0:	d80b      	bhi.n	8013afa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013ae2:	683b      	ldr	r3, [r7, #0]
 8013ae4:	885b      	ldrh	r3, [r3, #2]
 8013ae6:	2b01      	cmp	r3, #1
 8013ae8:	d10c      	bne.n	8013b04 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	2200      	movs	r2, #0
 8013aee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8013af2:	6878      	ldr	r0, [r7, #4]
 8013af4:	f000 f902 	bl	8013cfc <USBD_CtlSendStatus>
      }
      break;
 8013af8:	e004      	b.n	8013b04 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8013afa:	6839      	ldr	r1, [r7, #0]
 8013afc:	6878      	ldr	r0, [r7, #4]
 8013afe:	f000 f840 	bl	8013b82 <USBD_CtlError>
      break;
 8013b02:	e000      	b.n	8013b06 <USBD_ClrFeature+0x3c>
      break;
 8013b04:	bf00      	nop
  }
}
 8013b06:	bf00      	nop
 8013b08:	3708      	adds	r7, #8
 8013b0a:	46bd      	mov	sp, r7
 8013b0c:	bd80      	pop	{r7, pc}

08013b0e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8013b0e:	b580      	push	{r7, lr}
 8013b10:	b084      	sub	sp, #16
 8013b12:	af00      	add	r7, sp, #0
 8013b14:	6078      	str	r0, [r7, #4]
 8013b16:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013b18:	683b      	ldr	r3, [r7, #0]
 8013b1a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8013b1c:	68fb      	ldr	r3, [r7, #12]
 8013b1e:	781a      	ldrb	r2, [r3, #0]
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8013b24:	68fb      	ldr	r3, [r7, #12]
 8013b26:	3301      	adds	r3, #1
 8013b28:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8013b2a:	68fb      	ldr	r3, [r7, #12]
 8013b2c:	781a      	ldrb	r2, [r3, #0]
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013b32:	68fb      	ldr	r3, [r7, #12]
 8013b34:	3301      	adds	r3, #1
 8013b36:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013b38:	68f8      	ldr	r0, [r7, #12]
 8013b3a:	f7ff fa14 	bl	8012f66 <SWAPBYTE>
 8013b3e:	4603      	mov	r3, r0
 8013b40:	461a      	mov	r2, r3
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013b46:	68fb      	ldr	r3, [r7, #12]
 8013b48:	3301      	adds	r3, #1
 8013b4a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	3301      	adds	r3, #1
 8013b50:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013b52:	68f8      	ldr	r0, [r7, #12]
 8013b54:	f7ff fa07 	bl	8012f66 <SWAPBYTE>
 8013b58:	4603      	mov	r3, r0
 8013b5a:	461a      	mov	r2, r3
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013b60:	68fb      	ldr	r3, [r7, #12]
 8013b62:	3301      	adds	r3, #1
 8013b64:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013b66:	68fb      	ldr	r3, [r7, #12]
 8013b68:	3301      	adds	r3, #1
 8013b6a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8013b6c:	68f8      	ldr	r0, [r7, #12]
 8013b6e:	f7ff f9fa 	bl	8012f66 <SWAPBYTE>
 8013b72:	4603      	mov	r3, r0
 8013b74:	461a      	mov	r2, r3
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	80da      	strh	r2, [r3, #6]
}
 8013b7a:	bf00      	nop
 8013b7c:	3710      	adds	r7, #16
 8013b7e:	46bd      	mov	sp, r7
 8013b80:	bd80      	pop	{r7, pc}

08013b82 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013b82:	b580      	push	{r7, lr}
 8013b84:	b082      	sub	sp, #8
 8013b86:	af00      	add	r7, sp, #0
 8013b88:	6078      	str	r0, [r7, #4]
 8013b8a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013b8c:	2180      	movs	r1, #128	@ 0x80
 8013b8e:	6878      	ldr	r0, [r7, #4]
 8013b90:	f004 f92b 	bl	8017dea <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013b94:	2100      	movs	r1, #0
 8013b96:	6878      	ldr	r0, [r7, #4]
 8013b98:	f004 f927 	bl	8017dea <USBD_LL_StallEP>
}
 8013b9c:	bf00      	nop
 8013b9e:	3708      	adds	r7, #8
 8013ba0:	46bd      	mov	sp, r7
 8013ba2:	bd80      	pop	{r7, pc}

08013ba4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8013ba4:	b580      	push	{r7, lr}
 8013ba6:	b086      	sub	sp, #24
 8013ba8:	af00      	add	r7, sp, #0
 8013baa:	60f8      	str	r0, [r7, #12]
 8013bac:	60b9      	str	r1, [r7, #8]
 8013bae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013bb0:	2300      	movs	r3, #0
 8013bb2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8013bb4:	68fb      	ldr	r3, [r7, #12]
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d042      	beq.n	8013c40 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8013bba:	68fb      	ldr	r3, [r7, #12]
 8013bbc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8013bbe:	6938      	ldr	r0, [r7, #16]
 8013bc0:	f000 f842 	bl	8013c48 <USBD_GetLen>
 8013bc4:	4603      	mov	r3, r0
 8013bc6:	3301      	adds	r3, #1
 8013bc8:	005b      	lsls	r3, r3, #1
 8013bca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013bce:	d808      	bhi.n	8013be2 <USBD_GetString+0x3e>
 8013bd0:	6938      	ldr	r0, [r7, #16]
 8013bd2:	f000 f839 	bl	8013c48 <USBD_GetLen>
 8013bd6:	4603      	mov	r3, r0
 8013bd8:	3301      	adds	r3, #1
 8013bda:	b29b      	uxth	r3, r3
 8013bdc:	005b      	lsls	r3, r3, #1
 8013bde:	b29a      	uxth	r2, r3
 8013be0:	e001      	b.n	8013be6 <USBD_GetString+0x42>
 8013be2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8013bea:	7dfb      	ldrb	r3, [r7, #23]
 8013bec:	68ba      	ldr	r2, [r7, #8]
 8013bee:	4413      	add	r3, r2
 8013bf0:	687a      	ldr	r2, [r7, #4]
 8013bf2:	7812      	ldrb	r2, [r2, #0]
 8013bf4:	701a      	strb	r2, [r3, #0]
  idx++;
 8013bf6:	7dfb      	ldrb	r3, [r7, #23]
 8013bf8:	3301      	adds	r3, #1
 8013bfa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8013bfc:	7dfb      	ldrb	r3, [r7, #23]
 8013bfe:	68ba      	ldr	r2, [r7, #8]
 8013c00:	4413      	add	r3, r2
 8013c02:	2203      	movs	r2, #3
 8013c04:	701a      	strb	r2, [r3, #0]
  idx++;
 8013c06:	7dfb      	ldrb	r3, [r7, #23]
 8013c08:	3301      	adds	r3, #1
 8013c0a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8013c0c:	e013      	b.n	8013c36 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8013c0e:	7dfb      	ldrb	r3, [r7, #23]
 8013c10:	68ba      	ldr	r2, [r7, #8]
 8013c12:	4413      	add	r3, r2
 8013c14:	693a      	ldr	r2, [r7, #16]
 8013c16:	7812      	ldrb	r2, [r2, #0]
 8013c18:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8013c1a:	693b      	ldr	r3, [r7, #16]
 8013c1c:	3301      	adds	r3, #1
 8013c1e:	613b      	str	r3, [r7, #16]
    idx++;
 8013c20:	7dfb      	ldrb	r3, [r7, #23]
 8013c22:	3301      	adds	r3, #1
 8013c24:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8013c26:	7dfb      	ldrb	r3, [r7, #23]
 8013c28:	68ba      	ldr	r2, [r7, #8]
 8013c2a:	4413      	add	r3, r2
 8013c2c:	2200      	movs	r2, #0
 8013c2e:	701a      	strb	r2, [r3, #0]
    idx++;
 8013c30:	7dfb      	ldrb	r3, [r7, #23]
 8013c32:	3301      	adds	r3, #1
 8013c34:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013c36:	693b      	ldr	r3, [r7, #16]
 8013c38:	781b      	ldrb	r3, [r3, #0]
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	d1e7      	bne.n	8013c0e <USBD_GetString+0x6a>
 8013c3e:	e000      	b.n	8013c42 <USBD_GetString+0x9e>
    return;
 8013c40:	bf00      	nop
  }
}
 8013c42:	3718      	adds	r7, #24
 8013c44:	46bd      	mov	sp, r7
 8013c46:	bd80      	pop	{r7, pc}

08013c48 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013c48:	b480      	push	{r7}
 8013c4a:	b085      	sub	sp, #20
 8013c4c:	af00      	add	r7, sp, #0
 8013c4e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013c50:	2300      	movs	r3, #0
 8013c52:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013c58:	e005      	b.n	8013c66 <USBD_GetLen+0x1e>
  {
    len++;
 8013c5a:	7bfb      	ldrb	r3, [r7, #15]
 8013c5c:	3301      	adds	r3, #1
 8013c5e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013c60:	68bb      	ldr	r3, [r7, #8]
 8013c62:	3301      	adds	r3, #1
 8013c64:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013c66:	68bb      	ldr	r3, [r7, #8]
 8013c68:	781b      	ldrb	r3, [r3, #0]
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d1f5      	bne.n	8013c5a <USBD_GetLen+0x12>
  }

  return len;
 8013c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013c70:	4618      	mov	r0, r3
 8013c72:	3714      	adds	r7, #20
 8013c74:	46bd      	mov	sp, r7
 8013c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c7a:	4770      	bx	lr

08013c7c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8013c7c:	b580      	push	{r7, lr}
 8013c7e:	b084      	sub	sp, #16
 8013c80:	af00      	add	r7, sp, #0
 8013c82:	60f8      	str	r0, [r7, #12]
 8013c84:	60b9      	str	r1, [r7, #8]
 8013c86:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013c88:	68fb      	ldr	r3, [r7, #12]
 8013c8a:	2202      	movs	r2, #2
 8013c8c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8013c90:	68fb      	ldr	r3, [r7, #12]
 8013c92:	687a      	ldr	r2, [r7, #4]
 8013c94:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8013c96:	68fb      	ldr	r3, [r7, #12]
 8013c98:	68ba      	ldr	r2, [r7, #8]
 8013c9a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013c9c:	68fb      	ldr	r3, [r7, #12]
 8013c9e:	687a      	ldr	r2, [r7, #4]
 8013ca0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	68ba      	ldr	r2, [r7, #8]
 8013ca6:	2100      	movs	r1, #0
 8013ca8:	68f8      	ldr	r0, [r7, #12]
 8013caa:	f004 f927 	bl	8017efc <USBD_LL_Transmit>

  return USBD_OK;
 8013cae:	2300      	movs	r3, #0
}
 8013cb0:	4618      	mov	r0, r3
 8013cb2:	3710      	adds	r7, #16
 8013cb4:	46bd      	mov	sp, r7
 8013cb6:	bd80      	pop	{r7, pc}

08013cb8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013cb8:	b580      	push	{r7, lr}
 8013cba:	b084      	sub	sp, #16
 8013cbc:	af00      	add	r7, sp, #0
 8013cbe:	60f8      	str	r0, [r7, #12]
 8013cc0:	60b9      	str	r1, [r7, #8]
 8013cc2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	68ba      	ldr	r2, [r7, #8]
 8013cc8:	2100      	movs	r1, #0
 8013cca:	68f8      	ldr	r0, [r7, #12]
 8013ccc:	f004 f916 	bl	8017efc <USBD_LL_Transmit>

  return USBD_OK;
 8013cd0:	2300      	movs	r3, #0
}
 8013cd2:	4618      	mov	r0, r3
 8013cd4:	3710      	adds	r7, #16
 8013cd6:	46bd      	mov	sp, r7
 8013cd8:	bd80      	pop	{r7, pc}

08013cda <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8013cda:	b580      	push	{r7, lr}
 8013cdc:	b084      	sub	sp, #16
 8013cde:	af00      	add	r7, sp, #0
 8013ce0:	60f8      	str	r0, [r7, #12]
 8013ce2:	60b9      	str	r1, [r7, #8]
 8013ce4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	68ba      	ldr	r2, [r7, #8]
 8013cea:	2100      	movs	r1, #0
 8013cec:	68f8      	ldr	r0, [r7, #12]
 8013cee:	f004 f926 	bl	8017f3e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013cf2:	2300      	movs	r3, #0
}
 8013cf4:	4618      	mov	r0, r3
 8013cf6:	3710      	adds	r7, #16
 8013cf8:	46bd      	mov	sp, r7
 8013cfa:	bd80      	pop	{r7, pc}

08013cfc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013cfc:	b580      	push	{r7, lr}
 8013cfe:	b082      	sub	sp, #8
 8013d00:	af00      	add	r7, sp, #0
 8013d02:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	2204      	movs	r2, #4
 8013d08:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013d0c:	2300      	movs	r3, #0
 8013d0e:	2200      	movs	r2, #0
 8013d10:	2100      	movs	r1, #0
 8013d12:	6878      	ldr	r0, [r7, #4]
 8013d14:	f004 f8f2 	bl	8017efc <USBD_LL_Transmit>

  return USBD_OK;
 8013d18:	2300      	movs	r3, #0
}
 8013d1a:	4618      	mov	r0, r3
 8013d1c:	3708      	adds	r7, #8
 8013d1e:	46bd      	mov	sp, r7
 8013d20:	bd80      	pop	{r7, pc}

08013d22 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013d22:	b580      	push	{r7, lr}
 8013d24:	b082      	sub	sp, #8
 8013d26:	af00      	add	r7, sp, #0
 8013d28:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	2205      	movs	r2, #5
 8013d2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013d32:	2300      	movs	r3, #0
 8013d34:	2200      	movs	r2, #0
 8013d36:	2100      	movs	r1, #0
 8013d38:	6878      	ldr	r0, [r7, #4]
 8013d3a:	f004 f900 	bl	8017f3e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013d3e:	2300      	movs	r3, #0
}
 8013d40:	4618      	mov	r0, r3
 8013d42:	3708      	adds	r7, #8
 8013d44:	46bd      	mov	sp, r7
 8013d46:	bd80      	pop	{r7, pc}

08013d48 <__NVIC_SetPriority>:
{
 8013d48:	b480      	push	{r7}
 8013d4a:	b083      	sub	sp, #12
 8013d4c:	af00      	add	r7, sp, #0
 8013d4e:	4603      	mov	r3, r0
 8013d50:	6039      	str	r1, [r7, #0]
 8013d52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	db0a      	blt.n	8013d72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013d5c:	683b      	ldr	r3, [r7, #0]
 8013d5e:	b2da      	uxtb	r2, r3
 8013d60:	490c      	ldr	r1, [pc, #48]	@ (8013d94 <__NVIC_SetPriority+0x4c>)
 8013d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013d66:	0112      	lsls	r2, r2, #4
 8013d68:	b2d2      	uxtb	r2, r2
 8013d6a:	440b      	add	r3, r1
 8013d6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8013d70:	e00a      	b.n	8013d88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013d72:	683b      	ldr	r3, [r7, #0]
 8013d74:	b2da      	uxtb	r2, r3
 8013d76:	4908      	ldr	r1, [pc, #32]	@ (8013d98 <__NVIC_SetPriority+0x50>)
 8013d78:	79fb      	ldrb	r3, [r7, #7]
 8013d7a:	f003 030f 	and.w	r3, r3, #15
 8013d7e:	3b04      	subs	r3, #4
 8013d80:	0112      	lsls	r2, r2, #4
 8013d82:	b2d2      	uxtb	r2, r2
 8013d84:	440b      	add	r3, r1
 8013d86:	761a      	strb	r2, [r3, #24]
}
 8013d88:	bf00      	nop
 8013d8a:	370c      	adds	r7, #12
 8013d8c:	46bd      	mov	sp, r7
 8013d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d92:	4770      	bx	lr
 8013d94:	e000e100 	.word	0xe000e100
 8013d98:	e000ed00 	.word	0xe000ed00

08013d9c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8013d9c:	b580      	push	{r7, lr}
 8013d9e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8013da0:	4b05      	ldr	r3, [pc, #20]	@ (8013db8 <SysTick_Handler+0x1c>)
 8013da2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8013da4:	f001 fddc 	bl	8015960 <xTaskGetSchedulerState>
 8013da8:	4603      	mov	r3, r0
 8013daa:	2b01      	cmp	r3, #1
 8013dac:	d001      	beq.n	8013db2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8013dae:	f002 fbd3 	bl	8016558 <xPortSysTickHandler>
  }
}
 8013db2:	bf00      	nop
 8013db4:	bd80      	pop	{r7, pc}
 8013db6:	bf00      	nop
 8013db8:	e000e010 	.word	0xe000e010

08013dbc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8013dbc:	b580      	push	{r7, lr}
 8013dbe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8013dc0:	2100      	movs	r1, #0
 8013dc2:	f06f 0004 	mvn.w	r0, #4
 8013dc6:	f7ff ffbf 	bl	8013d48 <__NVIC_SetPriority>
#endif
}
 8013dca:	bf00      	nop
 8013dcc:	bd80      	pop	{r7, pc}
	...

08013dd0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8013dd0:	b480      	push	{r7}
 8013dd2:	b083      	sub	sp, #12
 8013dd4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013dd6:	f3ef 8305 	mrs	r3, IPSR
 8013dda:	603b      	str	r3, [r7, #0]
  return(result);
 8013ddc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	d003      	beq.n	8013dea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8013de2:	f06f 0305 	mvn.w	r3, #5
 8013de6:	607b      	str	r3, [r7, #4]
 8013de8:	e00c      	b.n	8013e04 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8013dea:	4b0a      	ldr	r3, [pc, #40]	@ (8013e14 <osKernelInitialize+0x44>)
 8013dec:	681b      	ldr	r3, [r3, #0]
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	d105      	bne.n	8013dfe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8013df2:	4b08      	ldr	r3, [pc, #32]	@ (8013e14 <osKernelInitialize+0x44>)
 8013df4:	2201      	movs	r2, #1
 8013df6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8013df8:	2300      	movs	r3, #0
 8013dfa:	607b      	str	r3, [r7, #4]
 8013dfc:	e002      	b.n	8013e04 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8013dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8013e02:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8013e04:	687b      	ldr	r3, [r7, #4]
}
 8013e06:	4618      	mov	r0, r3
 8013e08:	370c      	adds	r7, #12
 8013e0a:	46bd      	mov	sp, r7
 8013e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e10:	4770      	bx	lr
 8013e12:	bf00      	nop
 8013e14:	20000d80 	.word	0x20000d80

08013e18 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8013e18:	b580      	push	{r7, lr}
 8013e1a:	b082      	sub	sp, #8
 8013e1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013e1e:	f3ef 8305 	mrs	r3, IPSR
 8013e22:	603b      	str	r3, [r7, #0]
  return(result);
 8013e24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d003      	beq.n	8013e32 <osKernelStart+0x1a>
    stat = osErrorISR;
 8013e2a:	f06f 0305 	mvn.w	r3, #5
 8013e2e:	607b      	str	r3, [r7, #4]
 8013e30:	e010      	b.n	8013e54 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8013e32:	4b0b      	ldr	r3, [pc, #44]	@ (8013e60 <osKernelStart+0x48>)
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	2b01      	cmp	r3, #1
 8013e38:	d109      	bne.n	8013e4e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8013e3a:	f7ff ffbf 	bl	8013dbc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8013e3e:	4b08      	ldr	r3, [pc, #32]	@ (8013e60 <osKernelStart+0x48>)
 8013e40:	2202      	movs	r2, #2
 8013e42:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8013e44:	f001 f928 	bl	8015098 <vTaskStartScheduler>
      stat = osOK;
 8013e48:	2300      	movs	r3, #0
 8013e4a:	607b      	str	r3, [r7, #4]
 8013e4c:	e002      	b.n	8013e54 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8013e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8013e52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8013e54:	687b      	ldr	r3, [r7, #4]
}
 8013e56:	4618      	mov	r0, r3
 8013e58:	3708      	adds	r7, #8
 8013e5a:	46bd      	mov	sp, r7
 8013e5c:	bd80      	pop	{r7, pc}
 8013e5e:	bf00      	nop
 8013e60:	20000d80 	.word	0x20000d80

08013e64 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8013e64:	b580      	push	{r7, lr}
 8013e66:	b08e      	sub	sp, #56	@ 0x38
 8013e68:	af04      	add	r7, sp, #16
 8013e6a:	60f8      	str	r0, [r7, #12]
 8013e6c:	60b9      	str	r1, [r7, #8]
 8013e6e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8013e70:	2300      	movs	r3, #0
 8013e72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013e74:	f3ef 8305 	mrs	r3, IPSR
 8013e78:	617b      	str	r3, [r7, #20]
  return(result);
 8013e7a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d17e      	bne.n	8013f7e <osThreadNew+0x11a>
 8013e80:	68fb      	ldr	r3, [r7, #12]
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	d07b      	beq.n	8013f7e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8013e86:	2380      	movs	r3, #128	@ 0x80
 8013e88:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8013e8a:	2318      	movs	r3, #24
 8013e8c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8013e8e:	2300      	movs	r3, #0
 8013e90:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8013e92:	f04f 33ff 	mov.w	r3, #4294967295
 8013e96:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d045      	beq.n	8013f2a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	681b      	ldr	r3, [r3, #0]
 8013ea2:	2b00      	cmp	r3, #0
 8013ea4:	d002      	beq.n	8013eac <osThreadNew+0x48>
        name = attr->name;
 8013ea6:	687b      	ldr	r3, [r7, #4]
 8013ea8:	681b      	ldr	r3, [r3, #0]
 8013eaa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	699b      	ldr	r3, [r3, #24]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d002      	beq.n	8013eba <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	699b      	ldr	r3, [r3, #24]
 8013eb8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8013eba:	69fb      	ldr	r3, [r7, #28]
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d008      	beq.n	8013ed2 <osThreadNew+0x6e>
 8013ec0:	69fb      	ldr	r3, [r7, #28]
 8013ec2:	2b38      	cmp	r3, #56	@ 0x38
 8013ec4:	d805      	bhi.n	8013ed2 <osThreadNew+0x6e>
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	685b      	ldr	r3, [r3, #4]
 8013eca:	f003 0301 	and.w	r3, r3, #1
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	d001      	beq.n	8013ed6 <osThreadNew+0x72>
        return (NULL);
 8013ed2:	2300      	movs	r3, #0
 8013ed4:	e054      	b.n	8013f80 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	695b      	ldr	r3, [r3, #20]
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	d003      	beq.n	8013ee6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	695b      	ldr	r3, [r3, #20]
 8013ee2:	089b      	lsrs	r3, r3, #2
 8013ee4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	689b      	ldr	r3, [r3, #8]
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	d00e      	beq.n	8013f0c <osThreadNew+0xa8>
 8013eee:	687b      	ldr	r3, [r7, #4]
 8013ef0:	68db      	ldr	r3, [r3, #12]
 8013ef2:	2ba7      	cmp	r3, #167	@ 0xa7
 8013ef4:	d90a      	bls.n	8013f0c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d006      	beq.n	8013f0c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	695b      	ldr	r3, [r3, #20]
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	d002      	beq.n	8013f0c <osThreadNew+0xa8>
        mem = 1;
 8013f06:	2301      	movs	r3, #1
 8013f08:	61bb      	str	r3, [r7, #24]
 8013f0a:	e010      	b.n	8013f2e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	689b      	ldr	r3, [r3, #8]
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d10c      	bne.n	8013f2e <osThreadNew+0xca>
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	68db      	ldr	r3, [r3, #12]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d108      	bne.n	8013f2e <osThreadNew+0xca>
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	691b      	ldr	r3, [r3, #16]
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	d104      	bne.n	8013f2e <osThreadNew+0xca>
          mem = 0;
 8013f24:	2300      	movs	r3, #0
 8013f26:	61bb      	str	r3, [r7, #24]
 8013f28:	e001      	b.n	8013f2e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8013f2a:	2300      	movs	r3, #0
 8013f2c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8013f2e:	69bb      	ldr	r3, [r7, #24]
 8013f30:	2b01      	cmp	r3, #1
 8013f32:	d110      	bne.n	8013f56 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8013f38:	687a      	ldr	r2, [r7, #4]
 8013f3a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8013f3c:	9202      	str	r2, [sp, #8]
 8013f3e:	9301      	str	r3, [sp, #4]
 8013f40:	69fb      	ldr	r3, [r7, #28]
 8013f42:	9300      	str	r3, [sp, #0]
 8013f44:	68bb      	ldr	r3, [r7, #8]
 8013f46:	6a3a      	ldr	r2, [r7, #32]
 8013f48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013f4a:	68f8      	ldr	r0, [r7, #12]
 8013f4c:	f000 fe3a 	bl	8014bc4 <xTaskCreateStatic>
 8013f50:	4603      	mov	r3, r0
 8013f52:	613b      	str	r3, [r7, #16]
 8013f54:	e013      	b.n	8013f7e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8013f56:	69bb      	ldr	r3, [r7, #24]
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	d110      	bne.n	8013f7e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8013f5c:	6a3b      	ldr	r3, [r7, #32]
 8013f5e:	b29a      	uxth	r2, r3
 8013f60:	f107 0310 	add.w	r3, r7, #16
 8013f64:	9301      	str	r3, [sp, #4]
 8013f66:	69fb      	ldr	r3, [r7, #28]
 8013f68:	9300      	str	r3, [sp, #0]
 8013f6a:	68bb      	ldr	r3, [r7, #8]
 8013f6c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013f6e:	68f8      	ldr	r0, [r7, #12]
 8013f70:	f000 fe88 	bl	8014c84 <xTaskCreate>
 8013f74:	4603      	mov	r3, r0
 8013f76:	2b01      	cmp	r3, #1
 8013f78:	d001      	beq.n	8013f7e <osThreadNew+0x11a>
            hTask = NULL;
 8013f7a:	2300      	movs	r3, #0
 8013f7c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8013f7e:	693b      	ldr	r3, [r7, #16]
}
 8013f80:	4618      	mov	r0, r3
 8013f82:	3728      	adds	r7, #40	@ 0x28
 8013f84:	46bd      	mov	sp, r7
 8013f86:	bd80      	pop	{r7, pc}

08013f88 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8013f88:	b580      	push	{r7, lr}
 8013f8a:	b086      	sub	sp, #24
 8013f8c:	af00      	add	r7, sp, #0
 8013f8e:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013f94:	f3ef 8305 	mrs	r3, IPSR
 8013f98:	60fb      	str	r3, [r7, #12]
  return(result);
 8013f9a:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	d003      	beq.n	8013fa8 <osThreadSuspend+0x20>
    stat = osErrorISR;
 8013fa0:	f06f 0305 	mvn.w	r3, #5
 8013fa4:	617b      	str	r3, [r7, #20]
 8013fa6:	e00b      	b.n	8013fc0 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8013fa8:	693b      	ldr	r3, [r7, #16]
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d103      	bne.n	8013fb6 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8013fae:	f06f 0303 	mvn.w	r3, #3
 8013fb2:	617b      	str	r3, [r7, #20]
 8013fb4:	e004      	b.n	8013fc0 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8013fb6:	2300      	movs	r3, #0
 8013fb8:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8013fba:	6938      	ldr	r0, [r7, #16]
 8013fbc:	f000 fff6 	bl	8014fac <vTaskSuspend>
  }

  return (stat);
 8013fc0:	697b      	ldr	r3, [r7, #20]
}
 8013fc2:	4618      	mov	r0, r3
 8013fc4:	3718      	adds	r7, #24
 8013fc6:	46bd      	mov	sp, r7
 8013fc8:	bd80      	pop	{r7, pc}

08013fca <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8013fca:	b580      	push	{r7, lr}
 8013fcc:	b084      	sub	sp, #16
 8013fce:	af00      	add	r7, sp, #0
 8013fd0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013fd2:	f3ef 8305 	mrs	r3, IPSR
 8013fd6:	60bb      	str	r3, [r7, #8]
  return(result);
 8013fd8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	d003      	beq.n	8013fe6 <osDelay+0x1c>
    stat = osErrorISR;
 8013fde:	f06f 0305 	mvn.w	r3, #5
 8013fe2:	60fb      	str	r3, [r7, #12]
 8013fe4:	e007      	b.n	8013ff6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8013fe6:	2300      	movs	r3, #0
 8013fe8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d002      	beq.n	8013ff6 <osDelay+0x2c>
      vTaskDelay(ticks);
 8013ff0:	6878      	ldr	r0, [r7, #4]
 8013ff2:	f000 ffa5 	bl	8014f40 <vTaskDelay>
    }
  }

  return (stat);
 8013ff6:	68fb      	ldr	r3, [r7, #12]
}
 8013ff8:	4618      	mov	r0, r3
 8013ffa:	3710      	adds	r7, #16
 8013ffc:	46bd      	mov	sp, r7
 8013ffe:	bd80      	pop	{r7, pc}

08014000 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8014000:	b480      	push	{r7}
 8014002:	b085      	sub	sp, #20
 8014004:	af00      	add	r7, sp, #0
 8014006:	60f8      	str	r0, [r7, #12]
 8014008:	60b9      	str	r1, [r7, #8]
 801400a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801400c:	68fb      	ldr	r3, [r7, #12]
 801400e:	4a07      	ldr	r2, [pc, #28]	@ (801402c <vApplicationGetIdleTaskMemory+0x2c>)
 8014010:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8014012:	68bb      	ldr	r3, [r7, #8]
 8014014:	4a06      	ldr	r2, [pc, #24]	@ (8014030 <vApplicationGetIdleTaskMemory+0x30>)
 8014016:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	2280      	movs	r2, #128	@ 0x80
 801401c:	601a      	str	r2, [r3, #0]
}
 801401e:	bf00      	nop
 8014020:	3714      	adds	r7, #20
 8014022:	46bd      	mov	sp, r7
 8014024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014028:	4770      	bx	lr
 801402a:	bf00      	nop
 801402c:	20000d84 	.word	0x20000d84
 8014030:	20000e2c 	.word	0x20000e2c

08014034 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8014034:	b480      	push	{r7}
 8014036:	b085      	sub	sp, #20
 8014038:	af00      	add	r7, sp, #0
 801403a:	60f8      	str	r0, [r7, #12]
 801403c:	60b9      	str	r1, [r7, #8]
 801403e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8014040:	68fb      	ldr	r3, [r7, #12]
 8014042:	4a07      	ldr	r2, [pc, #28]	@ (8014060 <vApplicationGetTimerTaskMemory+0x2c>)
 8014044:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8014046:	68bb      	ldr	r3, [r7, #8]
 8014048:	4a06      	ldr	r2, [pc, #24]	@ (8014064 <vApplicationGetTimerTaskMemory+0x30>)
 801404a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014052:	601a      	str	r2, [r3, #0]
}
 8014054:	bf00      	nop
 8014056:	3714      	adds	r7, #20
 8014058:	46bd      	mov	sp, r7
 801405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801405e:	4770      	bx	lr
 8014060:	2000102c 	.word	0x2000102c
 8014064:	200010d4 	.word	0x200010d4

08014068 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8014068:	b480      	push	{r7}
 801406a:	b083      	sub	sp, #12
 801406c:	af00      	add	r7, sp, #0
 801406e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	f103 0208 	add.w	r2, r3, #8
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	f04f 32ff 	mov.w	r2, #4294967295
 8014080:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	f103 0208 	add.w	r2, r3, #8
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	f103 0208 	add.w	r2, r3, #8
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	2200      	movs	r2, #0
 801409a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801409c:	bf00      	nop
 801409e:	370c      	adds	r7, #12
 80140a0:	46bd      	mov	sp, r7
 80140a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140a6:	4770      	bx	lr

080140a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80140a8:	b480      	push	{r7}
 80140aa:	b083      	sub	sp, #12
 80140ac:	af00      	add	r7, sp, #0
 80140ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	2200      	movs	r2, #0
 80140b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80140b6:	bf00      	nop
 80140b8:	370c      	adds	r7, #12
 80140ba:	46bd      	mov	sp, r7
 80140bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140c0:	4770      	bx	lr

080140c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80140c2:	b480      	push	{r7}
 80140c4:	b085      	sub	sp, #20
 80140c6:	af00      	add	r7, sp, #0
 80140c8:	6078      	str	r0, [r7, #4]
 80140ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	685b      	ldr	r3, [r3, #4]
 80140d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80140d2:	683b      	ldr	r3, [r7, #0]
 80140d4:	68fa      	ldr	r2, [r7, #12]
 80140d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80140d8:	68fb      	ldr	r3, [r7, #12]
 80140da:	689a      	ldr	r2, [r3, #8]
 80140dc:	683b      	ldr	r3, [r7, #0]
 80140de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80140e0:	68fb      	ldr	r3, [r7, #12]
 80140e2:	689b      	ldr	r3, [r3, #8]
 80140e4:	683a      	ldr	r2, [r7, #0]
 80140e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80140e8:	68fb      	ldr	r3, [r7, #12]
 80140ea:	683a      	ldr	r2, [r7, #0]
 80140ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80140ee:	683b      	ldr	r3, [r7, #0]
 80140f0:	687a      	ldr	r2, [r7, #4]
 80140f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	681b      	ldr	r3, [r3, #0]
 80140f8:	1c5a      	adds	r2, r3, #1
 80140fa:	687b      	ldr	r3, [r7, #4]
 80140fc:	601a      	str	r2, [r3, #0]
}
 80140fe:	bf00      	nop
 8014100:	3714      	adds	r7, #20
 8014102:	46bd      	mov	sp, r7
 8014104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014108:	4770      	bx	lr

0801410a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801410a:	b480      	push	{r7}
 801410c:	b085      	sub	sp, #20
 801410e:	af00      	add	r7, sp, #0
 8014110:	6078      	str	r0, [r7, #4]
 8014112:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014114:	683b      	ldr	r3, [r7, #0]
 8014116:	681b      	ldr	r3, [r3, #0]
 8014118:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801411a:	68bb      	ldr	r3, [r7, #8]
 801411c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014120:	d103      	bne.n	801412a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	691b      	ldr	r3, [r3, #16]
 8014126:	60fb      	str	r3, [r7, #12]
 8014128:	e00c      	b.n	8014144 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	3308      	adds	r3, #8
 801412e:	60fb      	str	r3, [r7, #12]
 8014130:	e002      	b.n	8014138 <vListInsert+0x2e>
 8014132:	68fb      	ldr	r3, [r7, #12]
 8014134:	685b      	ldr	r3, [r3, #4]
 8014136:	60fb      	str	r3, [r7, #12]
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	685b      	ldr	r3, [r3, #4]
 801413c:	681b      	ldr	r3, [r3, #0]
 801413e:	68ba      	ldr	r2, [r7, #8]
 8014140:	429a      	cmp	r2, r3
 8014142:	d2f6      	bcs.n	8014132 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	685a      	ldr	r2, [r3, #4]
 8014148:	683b      	ldr	r3, [r7, #0]
 801414a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801414c:	683b      	ldr	r3, [r7, #0]
 801414e:	685b      	ldr	r3, [r3, #4]
 8014150:	683a      	ldr	r2, [r7, #0]
 8014152:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8014154:	683b      	ldr	r3, [r7, #0]
 8014156:	68fa      	ldr	r2, [r7, #12]
 8014158:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801415a:	68fb      	ldr	r3, [r7, #12]
 801415c:	683a      	ldr	r2, [r7, #0]
 801415e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8014160:	683b      	ldr	r3, [r7, #0]
 8014162:	687a      	ldr	r2, [r7, #4]
 8014164:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014166:	687b      	ldr	r3, [r7, #4]
 8014168:	681b      	ldr	r3, [r3, #0]
 801416a:	1c5a      	adds	r2, r3, #1
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	601a      	str	r2, [r3, #0]
}
 8014170:	bf00      	nop
 8014172:	3714      	adds	r7, #20
 8014174:	46bd      	mov	sp, r7
 8014176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801417a:	4770      	bx	lr

0801417c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801417c:	b480      	push	{r7}
 801417e:	b085      	sub	sp, #20
 8014180:	af00      	add	r7, sp, #0
 8014182:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	691b      	ldr	r3, [r3, #16]
 8014188:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	685b      	ldr	r3, [r3, #4]
 801418e:	687a      	ldr	r2, [r7, #4]
 8014190:	6892      	ldr	r2, [r2, #8]
 8014192:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	689b      	ldr	r3, [r3, #8]
 8014198:	687a      	ldr	r2, [r7, #4]
 801419a:	6852      	ldr	r2, [r2, #4]
 801419c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801419e:	68fb      	ldr	r3, [r7, #12]
 80141a0:	685b      	ldr	r3, [r3, #4]
 80141a2:	687a      	ldr	r2, [r7, #4]
 80141a4:	429a      	cmp	r2, r3
 80141a6:	d103      	bne.n	80141b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	689a      	ldr	r2, [r3, #8]
 80141ac:	68fb      	ldr	r3, [r7, #12]
 80141ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	2200      	movs	r2, #0
 80141b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80141b6:	68fb      	ldr	r3, [r7, #12]
 80141b8:	681b      	ldr	r3, [r3, #0]
 80141ba:	1e5a      	subs	r2, r3, #1
 80141bc:	68fb      	ldr	r3, [r7, #12]
 80141be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80141c0:	68fb      	ldr	r3, [r7, #12]
 80141c2:	681b      	ldr	r3, [r3, #0]
}
 80141c4:	4618      	mov	r0, r3
 80141c6:	3714      	adds	r7, #20
 80141c8:	46bd      	mov	sp, r7
 80141ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ce:	4770      	bx	lr

080141d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80141d0:	b580      	push	{r7, lr}
 80141d2:	b084      	sub	sp, #16
 80141d4:	af00      	add	r7, sp, #0
 80141d6:	6078      	str	r0, [r7, #4]
 80141d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80141de:	68fb      	ldr	r3, [r7, #12]
 80141e0:	2b00      	cmp	r3, #0
 80141e2:	d10b      	bne.n	80141fc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80141e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80141e8:	f383 8811 	msr	BASEPRI, r3
 80141ec:	f3bf 8f6f 	isb	sy
 80141f0:	f3bf 8f4f 	dsb	sy
 80141f4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80141f6:	bf00      	nop
 80141f8:	bf00      	nop
 80141fa:	e7fd      	b.n	80141f8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80141fc:	f002 f91c 	bl	8016438 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	681a      	ldr	r2, [r3, #0]
 8014204:	68fb      	ldr	r3, [r7, #12]
 8014206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014208:	68f9      	ldr	r1, [r7, #12]
 801420a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801420c:	fb01 f303 	mul.w	r3, r1, r3
 8014210:	441a      	add	r2, r3
 8014212:	68fb      	ldr	r3, [r7, #12]
 8014214:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014216:	68fb      	ldr	r3, [r7, #12]
 8014218:	2200      	movs	r2, #0
 801421a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801421c:	68fb      	ldr	r3, [r7, #12]
 801421e:	681a      	ldr	r2, [r3, #0]
 8014220:	68fb      	ldr	r3, [r7, #12]
 8014222:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	681a      	ldr	r2, [r3, #0]
 8014228:	68fb      	ldr	r3, [r7, #12]
 801422a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801422c:	3b01      	subs	r3, #1
 801422e:	68f9      	ldr	r1, [r7, #12]
 8014230:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014232:	fb01 f303 	mul.w	r3, r1, r3
 8014236:	441a      	add	r2, r3
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	22ff      	movs	r2, #255	@ 0xff
 8014240:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	22ff      	movs	r2, #255	@ 0xff
 8014248:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 801424c:	683b      	ldr	r3, [r7, #0]
 801424e:	2b00      	cmp	r3, #0
 8014250:	d114      	bne.n	801427c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014252:	68fb      	ldr	r3, [r7, #12]
 8014254:	691b      	ldr	r3, [r3, #16]
 8014256:	2b00      	cmp	r3, #0
 8014258:	d01a      	beq.n	8014290 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801425a:	68fb      	ldr	r3, [r7, #12]
 801425c:	3310      	adds	r3, #16
 801425e:	4618      	mov	r0, r3
 8014260:	f001 f9b8 	bl	80155d4 <xTaskRemoveFromEventList>
 8014264:	4603      	mov	r3, r0
 8014266:	2b00      	cmp	r3, #0
 8014268:	d012      	beq.n	8014290 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801426a:	4b0d      	ldr	r3, [pc, #52]	@ (80142a0 <xQueueGenericReset+0xd0>)
 801426c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014270:	601a      	str	r2, [r3, #0]
 8014272:	f3bf 8f4f 	dsb	sy
 8014276:	f3bf 8f6f 	isb	sy
 801427a:	e009      	b.n	8014290 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801427c:	68fb      	ldr	r3, [r7, #12]
 801427e:	3310      	adds	r3, #16
 8014280:	4618      	mov	r0, r3
 8014282:	f7ff fef1 	bl	8014068 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8014286:	68fb      	ldr	r3, [r7, #12]
 8014288:	3324      	adds	r3, #36	@ 0x24
 801428a:	4618      	mov	r0, r3
 801428c:	f7ff feec 	bl	8014068 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8014290:	f002 f904 	bl	801649c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8014294:	2301      	movs	r3, #1
}
 8014296:	4618      	mov	r0, r3
 8014298:	3710      	adds	r7, #16
 801429a:	46bd      	mov	sp, r7
 801429c:	bd80      	pop	{r7, pc}
 801429e:	bf00      	nop
 80142a0:	e000ed04 	.word	0xe000ed04

080142a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80142a4:	b580      	push	{r7, lr}
 80142a6:	b08e      	sub	sp, #56	@ 0x38
 80142a8:	af02      	add	r7, sp, #8
 80142aa:	60f8      	str	r0, [r7, #12]
 80142ac:	60b9      	str	r1, [r7, #8]
 80142ae:	607a      	str	r2, [r7, #4]
 80142b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80142b2:	68fb      	ldr	r3, [r7, #12]
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d10b      	bne.n	80142d0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80142b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142bc:	f383 8811 	msr	BASEPRI, r3
 80142c0:	f3bf 8f6f 	isb	sy
 80142c4:	f3bf 8f4f 	dsb	sy
 80142c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80142ca:	bf00      	nop
 80142cc:	bf00      	nop
 80142ce:	e7fd      	b.n	80142cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80142d0:	683b      	ldr	r3, [r7, #0]
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	d10b      	bne.n	80142ee <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80142d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142da:	f383 8811 	msr	BASEPRI, r3
 80142de:	f3bf 8f6f 	isb	sy
 80142e2:	f3bf 8f4f 	dsb	sy
 80142e6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80142e8:	bf00      	nop
 80142ea:	bf00      	nop
 80142ec:	e7fd      	b.n	80142ea <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d002      	beq.n	80142fa <xQueueGenericCreateStatic+0x56>
 80142f4:	68bb      	ldr	r3, [r7, #8]
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d001      	beq.n	80142fe <xQueueGenericCreateStatic+0x5a>
 80142fa:	2301      	movs	r3, #1
 80142fc:	e000      	b.n	8014300 <xQueueGenericCreateStatic+0x5c>
 80142fe:	2300      	movs	r3, #0
 8014300:	2b00      	cmp	r3, #0
 8014302:	d10b      	bne.n	801431c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8014304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014308:	f383 8811 	msr	BASEPRI, r3
 801430c:	f3bf 8f6f 	isb	sy
 8014310:	f3bf 8f4f 	dsb	sy
 8014314:	623b      	str	r3, [r7, #32]
}
 8014316:	bf00      	nop
 8014318:	bf00      	nop
 801431a:	e7fd      	b.n	8014318 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	2b00      	cmp	r3, #0
 8014320:	d102      	bne.n	8014328 <xQueueGenericCreateStatic+0x84>
 8014322:	68bb      	ldr	r3, [r7, #8]
 8014324:	2b00      	cmp	r3, #0
 8014326:	d101      	bne.n	801432c <xQueueGenericCreateStatic+0x88>
 8014328:	2301      	movs	r3, #1
 801432a:	e000      	b.n	801432e <xQueueGenericCreateStatic+0x8a>
 801432c:	2300      	movs	r3, #0
 801432e:	2b00      	cmp	r3, #0
 8014330:	d10b      	bne.n	801434a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8014332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014336:	f383 8811 	msr	BASEPRI, r3
 801433a:	f3bf 8f6f 	isb	sy
 801433e:	f3bf 8f4f 	dsb	sy
 8014342:	61fb      	str	r3, [r7, #28]
}
 8014344:	bf00      	nop
 8014346:	bf00      	nop
 8014348:	e7fd      	b.n	8014346 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801434a:	2350      	movs	r3, #80	@ 0x50
 801434c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801434e:	697b      	ldr	r3, [r7, #20]
 8014350:	2b50      	cmp	r3, #80	@ 0x50
 8014352:	d00b      	beq.n	801436c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8014354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014358:	f383 8811 	msr	BASEPRI, r3
 801435c:	f3bf 8f6f 	isb	sy
 8014360:	f3bf 8f4f 	dsb	sy
 8014364:	61bb      	str	r3, [r7, #24]
}
 8014366:	bf00      	nop
 8014368:	bf00      	nop
 801436a:	e7fd      	b.n	8014368 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801436c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801436e:	683b      	ldr	r3, [r7, #0]
 8014370:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8014372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014374:	2b00      	cmp	r3, #0
 8014376:	d00d      	beq.n	8014394 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8014378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801437a:	2201      	movs	r2, #1
 801437c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014380:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8014384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014386:	9300      	str	r3, [sp, #0]
 8014388:	4613      	mov	r3, r2
 801438a:	687a      	ldr	r2, [r7, #4]
 801438c:	68b9      	ldr	r1, [r7, #8]
 801438e:	68f8      	ldr	r0, [r7, #12]
 8014390:	f000 f805 	bl	801439e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8014396:	4618      	mov	r0, r3
 8014398:	3730      	adds	r7, #48	@ 0x30
 801439a:	46bd      	mov	sp, r7
 801439c:	bd80      	pop	{r7, pc}

0801439e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801439e:	b580      	push	{r7, lr}
 80143a0:	b084      	sub	sp, #16
 80143a2:	af00      	add	r7, sp, #0
 80143a4:	60f8      	str	r0, [r7, #12]
 80143a6:	60b9      	str	r1, [r7, #8]
 80143a8:	607a      	str	r2, [r7, #4]
 80143aa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80143ac:	68bb      	ldr	r3, [r7, #8]
 80143ae:	2b00      	cmp	r3, #0
 80143b0:	d103      	bne.n	80143ba <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80143b2:	69bb      	ldr	r3, [r7, #24]
 80143b4:	69ba      	ldr	r2, [r7, #24]
 80143b6:	601a      	str	r2, [r3, #0]
 80143b8:	e002      	b.n	80143c0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80143ba:	69bb      	ldr	r3, [r7, #24]
 80143bc:	687a      	ldr	r2, [r7, #4]
 80143be:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80143c0:	69bb      	ldr	r3, [r7, #24]
 80143c2:	68fa      	ldr	r2, [r7, #12]
 80143c4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80143c6:	69bb      	ldr	r3, [r7, #24]
 80143c8:	68ba      	ldr	r2, [r7, #8]
 80143ca:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80143cc:	2101      	movs	r1, #1
 80143ce:	69b8      	ldr	r0, [r7, #24]
 80143d0:	f7ff fefe 	bl	80141d0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80143d4:	69bb      	ldr	r3, [r7, #24]
 80143d6:	78fa      	ldrb	r2, [r7, #3]
 80143d8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80143dc:	bf00      	nop
 80143de:	3710      	adds	r7, #16
 80143e0:	46bd      	mov	sp, r7
 80143e2:	bd80      	pop	{r7, pc}

080143e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80143e4:	b580      	push	{r7, lr}
 80143e6:	b08e      	sub	sp, #56	@ 0x38
 80143e8:	af00      	add	r7, sp, #0
 80143ea:	60f8      	str	r0, [r7, #12]
 80143ec:	60b9      	str	r1, [r7, #8]
 80143ee:	607a      	str	r2, [r7, #4]
 80143f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80143f2:	2300      	movs	r3, #0
 80143f4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80143f6:	68fb      	ldr	r3, [r7, #12]
 80143f8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80143fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	d10b      	bne.n	8014418 <xQueueGenericSend+0x34>
	__asm volatile
 8014400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014404:	f383 8811 	msr	BASEPRI, r3
 8014408:	f3bf 8f6f 	isb	sy
 801440c:	f3bf 8f4f 	dsb	sy
 8014410:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014412:	bf00      	nop
 8014414:	bf00      	nop
 8014416:	e7fd      	b.n	8014414 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014418:	68bb      	ldr	r3, [r7, #8]
 801441a:	2b00      	cmp	r3, #0
 801441c:	d103      	bne.n	8014426 <xQueueGenericSend+0x42>
 801441e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014422:	2b00      	cmp	r3, #0
 8014424:	d101      	bne.n	801442a <xQueueGenericSend+0x46>
 8014426:	2301      	movs	r3, #1
 8014428:	e000      	b.n	801442c <xQueueGenericSend+0x48>
 801442a:	2300      	movs	r3, #0
 801442c:	2b00      	cmp	r3, #0
 801442e:	d10b      	bne.n	8014448 <xQueueGenericSend+0x64>
	__asm volatile
 8014430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014434:	f383 8811 	msr	BASEPRI, r3
 8014438:	f3bf 8f6f 	isb	sy
 801443c:	f3bf 8f4f 	dsb	sy
 8014440:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014442:	bf00      	nop
 8014444:	bf00      	nop
 8014446:	e7fd      	b.n	8014444 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014448:	683b      	ldr	r3, [r7, #0]
 801444a:	2b02      	cmp	r3, #2
 801444c:	d103      	bne.n	8014456 <xQueueGenericSend+0x72>
 801444e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014452:	2b01      	cmp	r3, #1
 8014454:	d101      	bne.n	801445a <xQueueGenericSend+0x76>
 8014456:	2301      	movs	r3, #1
 8014458:	e000      	b.n	801445c <xQueueGenericSend+0x78>
 801445a:	2300      	movs	r3, #0
 801445c:	2b00      	cmp	r3, #0
 801445e:	d10b      	bne.n	8014478 <xQueueGenericSend+0x94>
	__asm volatile
 8014460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014464:	f383 8811 	msr	BASEPRI, r3
 8014468:	f3bf 8f6f 	isb	sy
 801446c:	f3bf 8f4f 	dsb	sy
 8014470:	623b      	str	r3, [r7, #32]
}
 8014472:	bf00      	nop
 8014474:	bf00      	nop
 8014476:	e7fd      	b.n	8014474 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014478:	f001 fa72 	bl	8015960 <xTaskGetSchedulerState>
 801447c:	4603      	mov	r3, r0
 801447e:	2b00      	cmp	r3, #0
 8014480:	d102      	bne.n	8014488 <xQueueGenericSend+0xa4>
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	2b00      	cmp	r3, #0
 8014486:	d101      	bne.n	801448c <xQueueGenericSend+0xa8>
 8014488:	2301      	movs	r3, #1
 801448a:	e000      	b.n	801448e <xQueueGenericSend+0xaa>
 801448c:	2300      	movs	r3, #0
 801448e:	2b00      	cmp	r3, #0
 8014490:	d10b      	bne.n	80144aa <xQueueGenericSend+0xc6>
	__asm volatile
 8014492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014496:	f383 8811 	msr	BASEPRI, r3
 801449a:	f3bf 8f6f 	isb	sy
 801449e:	f3bf 8f4f 	dsb	sy
 80144a2:	61fb      	str	r3, [r7, #28]
}
 80144a4:	bf00      	nop
 80144a6:	bf00      	nop
 80144a8:	e7fd      	b.n	80144a6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80144aa:	f001 ffc5 	bl	8016438 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80144ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80144b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80144b6:	429a      	cmp	r2, r3
 80144b8:	d302      	bcc.n	80144c0 <xQueueGenericSend+0xdc>
 80144ba:	683b      	ldr	r3, [r7, #0]
 80144bc:	2b02      	cmp	r3, #2
 80144be:	d129      	bne.n	8014514 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80144c0:	683a      	ldr	r2, [r7, #0]
 80144c2:	68b9      	ldr	r1, [r7, #8]
 80144c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80144c6:	f000 fa0f 	bl	80148e8 <prvCopyDataToQueue>
 80144ca:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80144cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80144d0:	2b00      	cmp	r3, #0
 80144d2:	d010      	beq.n	80144f6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80144d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144d6:	3324      	adds	r3, #36	@ 0x24
 80144d8:	4618      	mov	r0, r3
 80144da:	f001 f87b 	bl	80155d4 <xTaskRemoveFromEventList>
 80144de:	4603      	mov	r3, r0
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	d013      	beq.n	801450c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80144e4:	4b3f      	ldr	r3, [pc, #252]	@ (80145e4 <xQueueGenericSend+0x200>)
 80144e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80144ea:	601a      	str	r2, [r3, #0]
 80144ec:	f3bf 8f4f 	dsb	sy
 80144f0:	f3bf 8f6f 	isb	sy
 80144f4:	e00a      	b.n	801450c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80144f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144f8:	2b00      	cmp	r3, #0
 80144fa:	d007      	beq.n	801450c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80144fc:	4b39      	ldr	r3, [pc, #228]	@ (80145e4 <xQueueGenericSend+0x200>)
 80144fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014502:	601a      	str	r2, [r3, #0]
 8014504:	f3bf 8f4f 	dsb	sy
 8014508:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801450c:	f001 ffc6 	bl	801649c <vPortExitCritical>
				return pdPASS;
 8014510:	2301      	movs	r3, #1
 8014512:	e063      	b.n	80145dc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	2b00      	cmp	r3, #0
 8014518:	d103      	bne.n	8014522 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801451a:	f001 ffbf 	bl	801649c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801451e:	2300      	movs	r3, #0
 8014520:	e05c      	b.n	80145dc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014524:	2b00      	cmp	r3, #0
 8014526:	d106      	bne.n	8014536 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014528:	f107 0314 	add.w	r3, r7, #20
 801452c:	4618      	mov	r0, r3
 801452e:	f001 f8b5 	bl	801569c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014532:	2301      	movs	r3, #1
 8014534:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014536:	f001 ffb1 	bl	801649c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801453a:	f000 fe1d 	bl	8015178 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801453e:	f001 ff7b 	bl	8016438 <vPortEnterCritical>
 8014542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014544:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014548:	b25b      	sxtb	r3, r3
 801454a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801454e:	d103      	bne.n	8014558 <xQueueGenericSend+0x174>
 8014550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014552:	2200      	movs	r2, #0
 8014554:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801455a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801455e:	b25b      	sxtb	r3, r3
 8014560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014564:	d103      	bne.n	801456e <xQueueGenericSend+0x18a>
 8014566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014568:	2200      	movs	r2, #0
 801456a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801456e:	f001 ff95 	bl	801649c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014572:	1d3a      	adds	r2, r7, #4
 8014574:	f107 0314 	add.w	r3, r7, #20
 8014578:	4611      	mov	r1, r2
 801457a:	4618      	mov	r0, r3
 801457c:	f001 f8a4 	bl	80156c8 <xTaskCheckForTimeOut>
 8014580:	4603      	mov	r3, r0
 8014582:	2b00      	cmp	r3, #0
 8014584:	d124      	bne.n	80145d0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014586:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014588:	f000 faa6 	bl	8014ad8 <prvIsQueueFull>
 801458c:	4603      	mov	r3, r0
 801458e:	2b00      	cmp	r3, #0
 8014590:	d018      	beq.n	80145c4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014594:	3310      	adds	r3, #16
 8014596:	687a      	ldr	r2, [r7, #4]
 8014598:	4611      	mov	r1, r2
 801459a:	4618      	mov	r0, r3
 801459c:	f000 ffc8 	bl	8015530 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80145a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80145a2:	f000 fa31 	bl	8014a08 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80145a6:	f000 fdf5 	bl	8015194 <xTaskResumeAll>
 80145aa:	4603      	mov	r3, r0
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	f47f af7c 	bne.w	80144aa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80145b2:	4b0c      	ldr	r3, [pc, #48]	@ (80145e4 <xQueueGenericSend+0x200>)
 80145b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80145b8:	601a      	str	r2, [r3, #0]
 80145ba:	f3bf 8f4f 	dsb	sy
 80145be:	f3bf 8f6f 	isb	sy
 80145c2:	e772      	b.n	80144aa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80145c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80145c6:	f000 fa1f 	bl	8014a08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80145ca:	f000 fde3 	bl	8015194 <xTaskResumeAll>
 80145ce:	e76c      	b.n	80144aa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80145d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80145d2:	f000 fa19 	bl	8014a08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80145d6:	f000 fddd 	bl	8015194 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80145da:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80145dc:	4618      	mov	r0, r3
 80145de:	3738      	adds	r7, #56	@ 0x38
 80145e0:	46bd      	mov	sp, r7
 80145e2:	bd80      	pop	{r7, pc}
 80145e4:	e000ed04 	.word	0xe000ed04

080145e8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80145e8:	b580      	push	{r7, lr}
 80145ea:	b090      	sub	sp, #64	@ 0x40
 80145ec:	af00      	add	r7, sp, #0
 80145ee:	60f8      	str	r0, [r7, #12]
 80145f0:	60b9      	str	r1, [r7, #8]
 80145f2:	607a      	str	r2, [r7, #4]
 80145f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80145f6:	68fb      	ldr	r3, [r7, #12]
 80145f8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80145fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80145fc:	2b00      	cmp	r3, #0
 80145fe:	d10b      	bne.n	8014618 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8014600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014604:	f383 8811 	msr	BASEPRI, r3
 8014608:	f3bf 8f6f 	isb	sy
 801460c:	f3bf 8f4f 	dsb	sy
 8014610:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014612:	bf00      	nop
 8014614:	bf00      	nop
 8014616:	e7fd      	b.n	8014614 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014618:	68bb      	ldr	r3, [r7, #8]
 801461a:	2b00      	cmp	r3, #0
 801461c:	d103      	bne.n	8014626 <xQueueGenericSendFromISR+0x3e>
 801461e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014622:	2b00      	cmp	r3, #0
 8014624:	d101      	bne.n	801462a <xQueueGenericSendFromISR+0x42>
 8014626:	2301      	movs	r3, #1
 8014628:	e000      	b.n	801462c <xQueueGenericSendFromISR+0x44>
 801462a:	2300      	movs	r3, #0
 801462c:	2b00      	cmp	r3, #0
 801462e:	d10b      	bne.n	8014648 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8014630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014634:	f383 8811 	msr	BASEPRI, r3
 8014638:	f3bf 8f6f 	isb	sy
 801463c:	f3bf 8f4f 	dsb	sy
 8014640:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014642:	bf00      	nop
 8014644:	bf00      	nop
 8014646:	e7fd      	b.n	8014644 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014648:	683b      	ldr	r3, [r7, #0]
 801464a:	2b02      	cmp	r3, #2
 801464c:	d103      	bne.n	8014656 <xQueueGenericSendFromISR+0x6e>
 801464e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014652:	2b01      	cmp	r3, #1
 8014654:	d101      	bne.n	801465a <xQueueGenericSendFromISR+0x72>
 8014656:	2301      	movs	r3, #1
 8014658:	e000      	b.n	801465c <xQueueGenericSendFromISR+0x74>
 801465a:	2300      	movs	r3, #0
 801465c:	2b00      	cmp	r3, #0
 801465e:	d10b      	bne.n	8014678 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8014660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014664:	f383 8811 	msr	BASEPRI, r3
 8014668:	f3bf 8f6f 	isb	sy
 801466c:	f3bf 8f4f 	dsb	sy
 8014670:	623b      	str	r3, [r7, #32]
}
 8014672:	bf00      	nop
 8014674:	bf00      	nop
 8014676:	e7fd      	b.n	8014674 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014678:	f001 ffbe 	bl	80165f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801467c:	f3ef 8211 	mrs	r2, BASEPRI
 8014680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014684:	f383 8811 	msr	BASEPRI, r3
 8014688:	f3bf 8f6f 	isb	sy
 801468c:	f3bf 8f4f 	dsb	sy
 8014690:	61fa      	str	r2, [r7, #28]
 8014692:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8014694:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014696:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801469a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801469c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801469e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80146a0:	429a      	cmp	r2, r3
 80146a2:	d302      	bcc.n	80146aa <xQueueGenericSendFromISR+0xc2>
 80146a4:	683b      	ldr	r3, [r7, #0]
 80146a6:	2b02      	cmp	r3, #2
 80146a8:	d12f      	bne.n	801470a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80146aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80146b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80146b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80146b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80146ba:	683a      	ldr	r2, [r7, #0]
 80146bc:	68b9      	ldr	r1, [r7, #8]
 80146be:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80146c0:	f000 f912 	bl	80148e8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80146c4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80146c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146cc:	d112      	bne.n	80146f4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80146ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80146d2:	2b00      	cmp	r3, #0
 80146d4:	d016      	beq.n	8014704 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80146d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146d8:	3324      	adds	r3, #36	@ 0x24
 80146da:	4618      	mov	r0, r3
 80146dc:	f000 ff7a 	bl	80155d4 <xTaskRemoveFromEventList>
 80146e0:	4603      	mov	r3, r0
 80146e2:	2b00      	cmp	r3, #0
 80146e4:	d00e      	beq.n	8014704 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	d00b      	beq.n	8014704 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80146ec:	687b      	ldr	r3, [r7, #4]
 80146ee:	2201      	movs	r2, #1
 80146f0:	601a      	str	r2, [r3, #0]
 80146f2:	e007      	b.n	8014704 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80146f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80146f8:	3301      	adds	r3, #1
 80146fa:	b2db      	uxtb	r3, r3
 80146fc:	b25a      	sxtb	r2, r3
 80146fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014700:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8014704:	2301      	movs	r3, #1
 8014706:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8014708:	e001      	b.n	801470e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801470a:	2300      	movs	r3, #0
 801470c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801470e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014710:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8014712:	697b      	ldr	r3, [r7, #20]
 8014714:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8014718:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801471a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801471c:	4618      	mov	r0, r3
 801471e:	3740      	adds	r7, #64	@ 0x40
 8014720:	46bd      	mov	sp, r7
 8014722:	bd80      	pop	{r7, pc}

08014724 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8014724:	b580      	push	{r7, lr}
 8014726:	b08c      	sub	sp, #48	@ 0x30
 8014728:	af00      	add	r7, sp, #0
 801472a:	60f8      	str	r0, [r7, #12]
 801472c:	60b9      	str	r1, [r7, #8]
 801472e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8014730:	2300      	movs	r3, #0
 8014732:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014734:	68fb      	ldr	r3, [r7, #12]
 8014736:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8014738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801473a:	2b00      	cmp	r3, #0
 801473c:	d10b      	bne.n	8014756 <xQueueReceive+0x32>
	__asm volatile
 801473e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014742:	f383 8811 	msr	BASEPRI, r3
 8014746:	f3bf 8f6f 	isb	sy
 801474a:	f3bf 8f4f 	dsb	sy
 801474e:	623b      	str	r3, [r7, #32]
}
 8014750:	bf00      	nop
 8014752:	bf00      	nop
 8014754:	e7fd      	b.n	8014752 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014756:	68bb      	ldr	r3, [r7, #8]
 8014758:	2b00      	cmp	r3, #0
 801475a:	d103      	bne.n	8014764 <xQueueReceive+0x40>
 801475c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801475e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014760:	2b00      	cmp	r3, #0
 8014762:	d101      	bne.n	8014768 <xQueueReceive+0x44>
 8014764:	2301      	movs	r3, #1
 8014766:	e000      	b.n	801476a <xQueueReceive+0x46>
 8014768:	2300      	movs	r3, #0
 801476a:	2b00      	cmp	r3, #0
 801476c:	d10b      	bne.n	8014786 <xQueueReceive+0x62>
	__asm volatile
 801476e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014772:	f383 8811 	msr	BASEPRI, r3
 8014776:	f3bf 8f6f 	isb	sy
 801477a:	f3bf 8f4f 	dsb	sy
 801477e:	61fb      	str	r3, [r7, #28]
}
 8014780:	bf00      	nop
 8014782:	bf00      	nop
 8014784:	e7fd      	b.n	8014782 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014786:	f001 f8eb 	bl	8015960 <xTaskGetSchedulerState>
 801478a:	4603      	mov	r3, r0
 801478c:	2b00      	cmp	r3, #0
 801478e:	d102      	bne.n	8014796 <xQueueReceive+0x72>
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	2b00      	cmp	r3, #0
 8014794:	d101      	bne.n	801479a <xQueueReceive+0x76>
 8014796:	2301      	movs	r3, #1
 8014798:	e000      	b.n	801479c <xQueueReceive+0x78>
 801479a:	2300      	movs	r3, #0
 801479c:	2b00      	cmp	r3, #0
 801479e:	d10b      	bne.n	80147b8 <xQueueReceive+0x94>
	__asm volatile
 80147a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147a4:	f383 8811 	msr	BASEPRI, r3
 80147a8:	f3bf 8f6f 	isb	sy
 80147ac:	f3bf 8f4f 	dsb	sy
 80147b0:	61bb      	str	r3, [r7, #24]
}
 80147b2:	bf00      	nop
 80147b4:	bf00      	nop
 80147b6:	e7fd      	b.n	80147b4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80147b8:	f001 fe3e 	bl	8016438 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80147bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80147c0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80147c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	d01f      	beq.n	8014808 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80147c8:	68b9      	ldr	r1, [r7, #8]
 80147ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80147cc:	f000 f8f6 	bl	80149bc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80147d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147d2:	1e5a      	subs	r2, r3, #1
 80147d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147d6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80147d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147da:	691b      	ldr	r3, [r3, #16]
 80147dc:	2b00      	cmp	r3, #0
 80147de:	d00f      	beq.n	8014800 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80147e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147e2:	3310      	adds	r3, #16
 80147e4:	4618      	mov	r0, r3
 80147e6:	f000 fef5 	bl	80155d4 <xTaskRemoveFromEventList>
 80147ea:	4603      	mov	r3, r0
 80147ec:	2b00      	cmp	r3, #0
 80147ee:	d007      	beq.n	8014800 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80147f0:	4b3c      	ldr	r3, [pc, #240]	@ (80148e4 <xQueueReceive+0x1c0>)
 80147f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80147f6:	601a      	str	r2, [r3, #0]
 80147f8:	f3bf 8f4f 	dsb	sy
 80147fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8014800:	f001 fe4c 	bl	801649c <vPortExitCritical>
				return pdPASS;
 8014804:	2301      	movs	r3, #1
 8014806:	e069      	b.n	80148dc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014808:	687b      	ldr	r3, [r7, #4]
 801480a:	2b00      	cmp	r3, #0
 801480c:	d103      	bne.n	8014816 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801480e:	f001 fe45 	bl	801649c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8014812:	2300      	movs	r3, #0
 8014814:	e062      	b.n	80148dc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014818:	2b00      	cmp	r3, #0
 801481a:	d106      	bne.n	801482a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801481c:	f107 0310 	add.w	r3, r7, #16
 8014820:	4618      	mov	r0, r3
 8014822:	f000 ff3b 	bl	801569c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014826:	2301      	movs	r3, #1
 8014828:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801482a:	f001 fe37 	bl	801649c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801482e:	f000 fca3 	bl	8015178 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014832:	f001 fe01 	bl	8016438 <vPortEnterCritical>
 8014836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014838:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801483c:	b25b      	sxtb	r3, r3
 801483e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014842:	d103      	bne.n	801484c <xQueueReceive+0x128>
 8014844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014846:	2200      	movs	r2, #0
 8014848:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801484c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801484e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014852:	b25b      	sxtb	r3, r3
 8014854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014858:	d103      	bne.n	8014862 <xQueueReceive+0x13e>
 801485a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801485c:	2200      	movs	r2, #0
 801485e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014862:	f001 fe1b 	bl	801649c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014866:	1d3a      	adds	r2, r7, #4
 8014868:	f107 0310 	add.w	r3, r7, #16
 801486c:	4611      	mov	r1, r2
 801486e:	4618      	mov	r0, r3
 8014870:	f000 ff2a 	bl	80156c8 <xTaskCheckForTimeOut>
 8014874:	4603      	mov	r3, r0
 8014876:	2b00      	cmp	r3, #0
 8014878:	d123      	bne.n	80148c2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801487a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801487c:	f000 f916 	bl	8014aac <prvIsQueueEmpty>
 8014880:	4603      	mov	r3, r0
 8014882:	2b00      	cmp	r3, #0
 8014884:	d017      	beq.n	80148b6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8014886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014888:	3324      	adds	r3, #36	@ 0x24
 801488a:	687a      	ldr	r2, [r7, #4]
 801488c:	4611      	mov	r1, r2
 801488e:	4618      	mov	r0, r3
 8014890:	f000 fe4e 	bl	8015530 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014894:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014896:	f000 f8b7 	bl	8014a08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801489a:	f000 fc7b 	bl	8015194 <xTaskResumeAll>
 801489e:	4603      	mov	r3, r0
 80148a0:	2b00      	cmp	r3, #0
 80148a2:	d189      	bne.n	80147b8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80148a4:	4b0f      	ldr	r3, [pc, #60]	@ (80148e4 <xQueueReceive+0x1c0>)
 80148a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80148aa:	601a      	str	r2, [r3, #0]
 80148ac:	f3bf 8f4f 	dsb	sy
 80148b0:	f3bf 8f6f 	isb	sy
 80148b4:	e780      	b.n	80147b8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80148b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80148b8:	f000 f8a6 	bl	8014a08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80148bc:	f000 fc6a 	bl	8015194 <xTaskResumeAll>
 80148c0:	e77a      	b.n	80147b8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80148c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80148c4:	f000 f8a0 	bl	8014a08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80148c8:	f000 fc64 	bl	8015194 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80148cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80148ce:	f000 f8ed 	bl	8014aac <prvIsQueueEmpty>
 80148d2:	4603      	mov	r3, r0
 80148d4:	2b00      	cmp	r3, #0
 80148d6:	f43f af6f 	beq.w	80147b8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80148da:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80148dc:	4618      	mov	r0, r3
 80148de:	3730      	adds	r7, #48	@ 0x30
 80148e0:	46bd      	mov	sp, r7
 80148e2:	bd80      	pop	{r7, pc}
 80148e4:	e000ed04 	.word	0xe000ed04

080148e8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80148e8:	b580      	push	{r7, lr}
 80148ea:	b086      	sub	sp, #24
 80148ec:	af00      	add	r7, sp, #0
 80148ee:	60f8      	str	r0, [r7, #12]
 80148f0:	60b9      	str	r1, [r7, #8]
 80148f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80148f4:	2300      	movs	r3, #0
 80148f6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80148f8:	68fb      	ldr	r3, [r7, #12]
 80148fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80148fc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80148fe:	68fb      	ldr	r3, [r7, #12]
 8014900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014902:	2b00      	cmp	r3, #0
 8014904:	d10d      	bne.n	8014922 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014906:	68fb      	ldr	r3, [r7, #12]
 8014908:	681b      	ldr	r3, [r3, #0]
 801490a:	2b00      	cmp	r3, #0
 801490c:	d14d      	bne.n	80149aa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801490e:	68fb      	ldr	r3, [r7, #12]
 8014910:	689b      	ldr	r3, [r3, #8]
 8014912:	4618      	mov	r0, r3
 8014914:	f001 f842 	bl	801599c <xTaskPriorityDisinherit>
 8014918:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801491a:	68fb      	ldr	r3, [r7, #12]
 801491c:	2200      	movs	r2, #0
 801491e:	609a      	str	r2, [r3, #8]
 8014920:	e043      	b.n	80149aa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	2b00      	cmp	r3, #0
 8014926:	d119      	bne.n	801495c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	6858      	ldr	r0, [r3, #4]
 801492c:	68fb      	ldr	r3, [r7, #12]
 801492e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014930:	461a      	mov	r2, r3
 8014932:	68b9      	ldr	r1, [r7, #8]
 8014934:	f004 fc57 	bl	80191e6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014938:	68fb      	ldr	r3, [r7, #12]
 801493a:	685a      	ldr	r2, [r3, #4]
 801493c:	68fb      	ldr	r3, [r7, #12]
 801493e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014940:	441a      	add	r2, r3
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8014946:	68fb      	ldr	r3, [r7, #12]
 8014948:	685a      	ldr	r2, [r3, #4]
 801494a:	68fb      	ldr	r3, [r7, #12]
 801494c:	689b      	ldr	r3, [r3, #8]
 801494e:	429a      	cmp	r2, r3
 8014950:	d32b      	bcc.n	80149aa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8014952:	68fb      	ldr	r3, [r7, #12]
 8014954:	681a      	ldr	r2, [r3, #0]
 8014956:	68fb      	ldr	r3, [r7, #12]
 8014958:	605a      	str	r2, [r3, #4]
 801495a:	e026      	b.n	80149aa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801495c:	68fb      	ldr	r3, [r7, #12]
 801495e:	68d8      	ldr	r0, [r3, #12]
 8014960:	68fb      	ldr	r3, [r7, #12]
 8014962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014964:	461a      	mov	r2, r3
 8014966:	68b9      	ldr	r1, [r7, #8]
 8014968:	f004 fc3d 	bl	80191e6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801496c:	68fb      	ldr	r3, [r7, #12]
 801496e:	68da      	ldr	r2, [r3, #12]
 8014970:	68fb      	ldr	r3, [r7, #12]
 8014972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014974:	425b      	negs	r3, r3
 8014976:	441a      	add	r2, r3
 8014978:	68fb      	ldr	r3, [r7, #12]
 801497a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801497c:	68fb      	ldr	r3, [r7, #12]
 801497e:	68da      	ldr	r2, [r3, #12]
 8014980:	68fb      	ldr	r3, [r7, #12]
 8014982:	681b      	ldr	r3, [r3, #0]
 8014984:	429a      	cmp	r2, r3
 8014986:	d207      	bcs.n	8014998 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8014988:	68fb      	ldr	r3, [r7, #12]
 801498a:	689a      	ldr	r2, [r3, #8]
 801498c:	68fb      	ldr	r3, [r7, #12]
 801498e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014990:	425b      	negs	r3, r3
 8014992:	441a      	add	r2, r3
 8014994:	68fb      	ldr	r3, [r7, #12]
 8014996:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	2b02      	cmp	r3, #2
 801499c:	d105      	bne.n	80149aa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801499e:	693b      	ldr	r3, [r7, #16]
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d002      	beq.n	80149aa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80149a4:	693b      	ldr	r3, [r7, #16]
 80149a6:	3b01      	subs	r3, #1
 80149a8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80149aa:	693b      	ldr	r3, [r7, #16]
 80149ac:	1c5a      	adds	r2, r3, #1
 80149ae:	68fb      	ldr	r3, [r7, #12]
 80149b0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80149b2:	697b      	ldr	r3, [r7, #20]
}
 80149b4:	4618      	mov	r0, r3
 80149b6:	3718      	adds	r7, #24
 80149b8:	46bd      	mov	sp, r7
 80149ba:	bd80      	pop	{r7, pc}

080149bc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80149bc:	b580      	push	{r7, lr}
 80149be:	b082      	sub	sp, #8
 80149c0:	af00      	add	r7, sp, #0
 80149c2:	6078      	str	r0, [r7, #4]
 80149c4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80149c6:	687b      	ldr	r3, [r7, #4]
 80149c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d018      	beq.n	8014a00 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	68da      	ldr	r2, [r3, #12]
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80149d6:	441a      	add	r2, r3
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	68da      	ldr	r2, [r3, #12]
 80149e0:	687b      	ldr	r3, [r7, #4]
 80149e2:	689b      	ldr	r3, [r3, #8]
 80149e4:	429a      	cmp	r2, r3
 80149e6:	d303      	bcc.n	80149f0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80149e8:	687b      	ldr	r3, [r7, #4]
 80149ea:	681a      	ldr	r2, [r3, #0]
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80149f0:	687b      	ldr	r3, [r7, #4]
 80149f2:	68d9      	ldr	r1, [r3, #12]
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80149f8:	461a      	mov	r2, r3
 80149fa:	6838      	ldr	r0, [r7, #0]
 80149fc:	f004 fbf3 	bl	80191e6 <memcpy>
	}
}
 8014a00:	bf00      	nop
 8014a02:	3708      	adds	r7, #8
 8014a04:	46bd      	mov	sp, r7
 8014a06:	bd80      	pop	{r7, pc}

08014a08 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8014a08:	b580      	push	{r7, lr}
 8014a0a:	b084      	sub	sp, #16
 8014a0c:	af00      	add	r7, sp, #0
 8014a0e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8014a10:	f001 fd12 	bl	8016438 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014a1a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014a1c:	e011      	b.n	8014a42 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014a22:	2b00      	cmp	r3, #0
 8014a24:	d012      	beq.n	8014a4c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014a26:	687b      	ldr	r3, [r7, #4]
 8014a28:	3324      	adds	r3, #36	@ 0x24
 8014a2a:	4618      	mov	r0, r3
 8014a2c:	f000 fdd2 	bl	80155d4 <xTaskRemoveFromEventList>
 8014a30:	4603      	mov	r3, r0
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d001      	beq.n	8014a3a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8014a36:	f000 feab 	bl	8015790 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8014a3a:	7bfb      	ldrb	r3, [r7, #15]
 8014a3c:	3b01      	subs	r3, #1
 8014a3e:	b2db      	uxtb	r3, r3
 8014a40:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	dce9      	bgt.n	8014a1e <prvUnlockQueue+0x16>
 8014a4a:	e000      	b.n	8014a4e <prvUnlockQueue+0x46>
					break;
 8014a4c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	22ff      	movs	r2, #255	@ 0xff
 8014a52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8014a56:	f001 fd21 	bl	801649c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8014a5a:	f001 fced 	bl	8016438 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8014a5e:	687b      	ldr	r3, [r7, #4]
 8014a60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014a64:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014a66:	e011      	b.n	8014a8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014a68:	687b      	ldr	r3, [r7, #4]
 8014a6a:	691b      	ldr	r3, [r3, #16]
 8014a6c:	2b00      	cmp	r3, #0
 8014a6e:	d012      	beq.n	8014a96 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	3310      	adds	r3, #16
 8014a74:	4618      	mov	r0, r3
 8014a76:	f000 fdad 	bl	80155d4 <xTaskRemoveFromEventList>
 8014a7a:	4603      	mov	r3, r0
 8014a7c:	2b00      	cmp	r3, #0
 8014a7e:	d001      	beq.n	8014a84 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8014a80:	f000 fe86 	bl	8015790 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8014a84:	7bbb      	ldrb	r3, [r7, #14]
 8014a86:	3b01      	subs	r3, #1
 8014a88:	b2db      	uxtb	r3, r3
 8014a8a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014a8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	dce9      	bgt.n	8014a68 <prvUnlockQueue+0x60>
 8014a94:	e000      	b.n	8014a98 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8014a96:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	22ff      	movs	r2, #255	@ 0xff
 8014a9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8014aa0:	f001 fcfc 	bl	801649c <vPortExitCritical>
}
 8014aa4:	bf00      	nop
 8014aa6:	3710      	adds	r7, #16
 8014aa8:	46bd      	mov	sp, r7
 8014aaa:	bd80      	pop	{r7, pc}

08014aac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8014aac:	b580      	push	{r7, lr}
 8014aae:	b084      	sub	sp, #16
 8014ab0:	af00      	add	r7, sp, #0
 8014ab2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014ab4:	f001 fcc0 	bl	8016438 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d102      	bne.n	8014ac6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8014ac0:	2301      	movs	r3, #1
 8014ac2:	60fb      	str	r3, [r7, #12]
 8014ac4:	e001      	b.n	8014aca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8014ac6:	2300      	movs	r3, #0
 8014ac8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014aca:	f001 fce7 	bl	801649c <vPortExitCritical>

	return xReturn;
 8014ace:	68fb      	ldr	r3, [r7, #12]
}
 8014ad0:	4618      	mov	r0, r3
 8014ad2:	3710      	adds	r7, #16
 8014ad4:	46bd      	mov	sp, r7
 8014ad6:	bd80      	pop	{r7, pc}

08014ad8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8014ad8:	b580      	push	{r7, lr}
 8014ada:	b084      	sub	sp, #16
 8014adc:	af00      	add	r7, sp, #0
 8014ade:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014ae0:	f001 fcaa 	bl	8016438 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014aec:	429a      	cmp	r2, r3
 8014aee:	d102      	bne.n	8014af6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8014af0:	2301      	movs	r3, #1
 8014af2:	60fb      	str	r3, [r7, #12]
 8014af4:	e001      	b.n	8014afa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8014af6:	2300      	movs	r3, #0
 8014af8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014afa:	f001 fccf 	bl	801649c <vPortExitCritical>

	return xReturn;
 8014afe:	68fb      	ldr	r3, [r7, #12]
}
 8014b00:	4618      	mov	r0, r3
 8014b02:	3710      	adds	r7, #16
 8014b04:	46bd      	mov	sp, r7
 8014b06:	bd80      	pop	{r7, pc}

08014b08 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8014b08:	b480      	push	{r7}
 8014b0a:	b085      	sub	sp, #20
 8014b0c:	af00      	add	r7, sp, #0
 8014b0e:	6078      	str	r0, [r7, #4]
 8014b10:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014b12:	2300      	movs	r3, #0
 8014b14:	60fb      	str	r3, [r7, #12]
 8014b16:	e014      	b.n	8014b42 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8014b18:	4a0f      	ldr	r2, [pc, #60]	@ (8014b58 <vQueueAddToRegistry+0x50>)
 8014b1a:	68fb      	ldr	r3, [r7, #12]
 8014b1c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	d10b      	bne.n	8014b3c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8014b24:	490c      	ldr	r1, [pc, #48]	@ (8014b58 <vQueueAddToRegistry+0x50>)
 8014b26:	68fb      	ldr	r3, [r7, #12]
 8014b28:	683a      	ldr	r2, [r7, #0]
 8014b2a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8014b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8014b58 <vQueueAddToRegistry+0x50>)
 8014b30:	68fb      	ldr	r3, [r7, #12]
 8014b32:	00db      	lsls	r3, r3, #3
 8014b34:	4413      	add	r3, r2
 8014b36:	687a      	ldr	r2, [r7, #4]
 8014b38:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8014b3a:	e006      	b.n	8014b4a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014b3c:	68fb      	ldr	r3, [r7, #12]
 8014b3e:	3301      	adds	r3, #1
 8014b40:	60fb      	str	r3, [r7, #12]
 8014b42:	68fb      	ldr	r3, [r7, #12]
 8014b44:	2b07      	cmp	r3, #7
 8014b46:	d9e7      	bls.n	8014b18 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8014b48:	bf00      	nop
 8014b4a:	bf00      	nop
 8014b4c:	3714      	adds	r7, #20
 8014b4e:	46bd      	mov	sp, r7
 8014b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b54:	4770      	bx	lr
 8014b56:	bf00      	nop
 8014b58:	200014d4 	.word	0x200014d4

08014b5c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014b5c:	b580      	push	{r7, lr}
 8014b5e:	b086      	sub	sp, #24
 8014b60:	af00      	add	r7, sp, #0
 8014b62:	60f8      	str	r0, [r7, #12]
 8014b64:	60b9      	str	r1, [r7, #8]
 8014b66:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8014b68:	68fb      	ldr	r3, [r7, #12]
 8014b6a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8014b6c:	f001 fc64 	bl	8016438 <vPortEnterCritical>
 8014b70:	697b      	ldr	r3, [r7, #20]
 8014b72:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014b76:	b25b      	sxtb	r3, r3
 8014b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b7c:	d103      	bne.n	8014b86 <vQueueWaitForMessageRestricted+0x2a>
 8014b7e:	697b      	ldr	r3, [r7, #20]
 8014b80:	2200      	movs	r2, #0
 8014b82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014b86:	697b      	ldr	r3, [r7, #20]
 8014b88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014b8c:	b25b      	sxtb	r3, r3
 8014b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b92:	d103      	bne.n	8014b9c <vQueueWaitForMessageRestricted+0x40>
 8014b94:	697b      	ldr	r3, [r7, #20]
 8014b96:	2200      	movs	r2, #0
 8014b98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014b9c:	f001 fc7e 	bl	801649c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8014ba0:	697b      	ldr	r3, [r7, #20]
 8014ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014ba4:	2b00      	cmp	r3, #0
 8014ba6:	d106      	bne.n	8014bb6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8014ba8:	697b      	ldr	r3, [r7, #20]
 8014baa:	3324      	adds	r3, #36	@ 0x24
 8014bac:	687a      	ldr	r2, [r7, #4]
 8014bae:	68b9      	ldr	r1, [r7, #8]
 8014bb0:	4618      	mov	r0, r3
 8014bb2:	f000 fce3 	bl	801557c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8014bb6:	6978      	ldr	r0, [r7, #20]
 8014bb8:	f7ff ff26 	bl	8014a08 <prvUnlockQueue>
	}
 8014bbc:	bf00      	nop
 8014bbe:	3718      	adds	r7, #24
 8014bc0:	46bd      	mov	sp, r7
 8014bc2:	bd80      	pop	{r7, pc}

08014bc4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8014bc4:	b580      	push	{r7, lr}
 8014bc6:	b08e      	sub	sp, #56	@ 0x38
 8014bc8:	af04      	add	r7, sp, #16
 8014bca:	60f8      	str	r0, [r7, #12]
 8014bcc:	60b9      	str	r1, [r7, #8]
 8014bce:	607a      	str	r2, [r7, #4]
 8014bd0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8014bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014bd4:	2b00      	cmp	r3, #0
 8014bd6:	d10b      	bne.n	8014bf0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8014bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014bdc:	f383 8811 	msr	BASEPRI, r3
 8014be0:	f3bf 8f6f 	isb	sy
 8014be4:	f3bf 8f4f 	dsb	sy
 8014be8:	623b      	str	r3, [r7, #32]
}
 8014bea:	bf00      	nop
 8014bec:	bf00      	nop
 8014bee:	e7fd      	b.n	8014bec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8014bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	d10b      	bne.n	8014c0e <xTaskCreateStatic+0x4a>
	__asm volatile
 8014bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014bfa:	f383 8811 	msr	BASEPRI, r3
 8014bfe:	f3bf 8f6f 	isb	sy
 8014c02:	f3bf 8f4f 	dsb	sy
 8014c06:	61fb      	str	r3, [r7, #28]
}
 8014c08:	bf00      	nop
 8014c0a:	bf00      	nop
 8014c0c:	e7fd      	b.n	8014c0a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8014c0e:	23a8      	movs	r3, #168	@ 0xa8
 8014c10:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8014c12:	693b      	ldr	r3, [r7, #16]
 8014c14:	2ba8      	cmp	r3, #168	@ 0xa8
 8014c16:	d00b      	beq.n	8014c30 <xTaskCreateStatic+0x6c>
	__asm volatile
 8014c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c1c:	f383 8811 	msr	BASEPRI, r3
 8014c20:	f3bf 8f6f 	isb	sy
 8014c24:	f3bf 8f4f 	dsb	sy
 8014c28:	61bb      	str	r3, [r7, #24]
}
 8014c2a:	bf00      	nop
 8014c2c:	bf00      	nop
 8014c2e:	e7fd      	b.n	8014c2c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8014c30:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8014c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	d01e      	beq.n	8014c76 <xTaskCreateStatic+0xb2>
 8014c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	d01b      	beq.n	8014c76 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c40:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8014c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014c46:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c4a:	2202      	movs	r2, #2
 8014c4c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8014c50:	2300      	movs	r3, #0
 8014c52:	9303      	str	r3, [sp, #12]
 8014c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c56:	9302      	str	r3, [sp, #8]
 8014c58:	f107 0314 	add.w	r3, r7, #20
 8014c5c:	9301      	str	r3, [sp, #4]
 8014c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c60:	9300      	str	r3, [sp, #0]
 8014c62:	683b      	ldr	r3, [r7, #0]
 8014c64:	687a      	ldr	r2, [r7, #4]
 8014c66:	68b9      	ldr	r1, [r7, #8]
 8014c68:	68f8      	ldr	r0, [r7, #12]
 8014c6a:	f000 f851 	bl	8014d10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014c6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014c70:	f000 f8f6 	bl	8014e60 <prvAddNewTaskToReadyList>
 8014c74:	e001      	b.n	8014c7a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8014c76:	2300      	movs	r3, #0
 8014c78:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8014c7a:	697b      	ldr	r3, [r7, #20]
	}
 8014c7c:	4618      	mov	r0, r3
 8014c7e:	3728      	adds	r7, #40	@ 0x28
 8014c80:	46bd      	mov	sp, r7
 8014c82:	bd80      	pop	{r7, pc}

08014c84 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8014c84:	b580      	push	{r7, lr}
 8014c86:	b08c      	sub	sp, #48	@ 0x30
 8014c88:	af04      	add	r7, sp, #16
 8014c8a:	60f8      	str	r0, [r7, #12]
 8014c8c:	60b9      	str	r1, [r7, #8]
 8014c8e:	603b      	str	r3, [r7, #0]
 8014c90:	4613      	mov	r3, r2
 8014c92:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014c94:	88fb      	ldrh	r3, [r7, #6]
 8014c96:	009b      	lsls	r3, r3, #2
 8014c98:	4618      	mov	r0, r3
 8014c9a:	f001 fcef 	bl	801667c <pvPortMalloc>
 8014c9e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8014ca0:	697b      	ldr	r3, [r7, #20]
 8014ca2:	2b00      	cmp	r3, #0
 8014ca4:	d00e      	beq.n	8014cc4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8014ca6:	20a8      	movs	r0, #168	@ 0xa8
 8014ca8:	f001 fce8 	bl	801667c <pvPortMalloc>
 8014cac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8014cae:	69fb      	ldr	r3, [r7, #28]
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	d003      	beq.n	8014cbc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8014cb4:	69fb      	ldr	r3, [r7, #28]
 8014cb6:	697a      	ldr	r2, [r7, #20]
 8014cb8:	631a      	str	r2, [r3, #48]	@ 0x30
 8014cba:	e005      	b.n	8014cc8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014cbc:	6978      	ldr	r0, [r7, #20]
 8014cbe:	f001 fdab 	bl	8016818 <vPortFree>
 8014cc2:	e001      	b.n	8014cc8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8014cc4:	2300      	movs	r3, #0
 8014cc6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8014cc8:	69fb      	ldr	r3, [r7, #28]
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	d017      	beq.n	8014cfe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014cce:	69fb      	ldr	r3, [r7, #28]
 8014cd0:	2200      	movs	r2, #0
 8014cd2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8014cd6:	88fa      	ldrh	r2, [r7, #6]
 8014cd8:	2300      	movs	r3, #0
 8014cda:	9303      	str	r3, [sp, #12]
 8014cdc:	69fb      	ldr	r3, [r7, #28]
 8014cde:	9302      	str	r3, [sp, #8]
 8014ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ce2:	9301      	str	r3, [sp, #4]
 8014ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ce6:	9300      	str	r3, [sp, #0]
 8014ce8:	683b      	ldr	r3, [r7, #0]
 8014cea:	68b9      	ldr	r1, [r7, #8]
 8014cec:	68f8      	ldr	r0, [r7, #12]
 8014cee:	f000 f80f 	bl	8014d10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014cf2:	69f8      	ldr	r0, [r7, #28]
 8014cf4:	f000 f8b4 	bl	8014e60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8014cf8:	2301      	movs	r3, #1
 8014cfa:	61bb      	str	r3, [r7, #24]
 8014cfc:	e002      	b.n	8014d04 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8014d02:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8014d04:	69bb      	ldr	r3, [r7, #24]
	}
 8014d06:	4618      	mov	r0, r3
 8014d08:	3720      	adds	r7, #32
 8014d0a:	46bd      	mov	sp, r7
 8014d0c:	bd80      	pop	{r7, pc}
	...

08014d10 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8014d10:	b580      	push	{r7, lr}
 8014d12:	b088      	sub	sp, #32
 8014d14:	af00      	add	r7, sp, #0
 8014d16:	60f8      	str	r0, [r7, #12]
 8014d18:	60b9      	str	r1, [r7, #8]
 8014d1a:	607a      	str	r2, [r7, #4]
 8014d1c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8014d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d20:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	009b      	lsls	r3, r3, #2
 8014d26:	461a      	mov	r2, r3
 8014d28:	21a5      	movs	r1, #165	@ 0xa5
 8014d2a:	f004 f97e 	bl	801902a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8014d38:	3b01      	subs	r3, #1
 8014d3a:	009b      	lsls	r3, r3, #2
 8014d3c:	4413      	add	r3, r2
 8014d3e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8014d40:	69bb      	ldr	r3, [r7, #24]
 8014d42:	f023 0307 	bic.w	r3, r3, #7
 8014d46:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014d48:	69bb      	ldr	r3, [r7, #24]
 8014d4a:	f003 0307 	and.w	r3, r3, #7
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	d00b      	beq.n	8014d6a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8014d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d56:	f383 8811 	msr	BASEPRI, r3
 8014d5a:	f3bf 8f6f 	isb	sy
 8014d5e:	f3bf 8f4f 	dsb	sy
 8014d62:	617b      	str	r3, [r7, #20]
}
 8014d64:	bf00      	nop
 8014d66:	bf00      	nop
 8014d68:	e7fd      	b.n	8014d66 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8014d6a:	68bb      	ldr	r3, [r7, #8]
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	d01f      	beq.n	8014db0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014d70:	2300      	movs	r3, #0
 8014d72:	61fb      	str	r3, [r7, #28]
 8014d74:	e012      	b.n	8014d9c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8014d76:	68ba      	ldr	r2, [r7, #8]
 8014d78:	69fb      	ldr	r3, [r7, #28]
 8014d7a:	4413      	add	r3, r2
 8014d7c:	7819      	ldrb	r1, [r3, #0]
 8014d7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014d80:	69fb      	ldr	r3, [r7, #28]
 8014d82:	4413      	add	r3, r2
 8014d84:	3334      	adds	r3, #52	@ 0x34
 8014d86:	460a      	mov	r2, r1
 8014d88:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8014d8a:	68ba      	ldr	r2, [r7, #8]
 8014d8c:	69fb      	ldr	r3, [r7, #28]
 8014d8e:	4413      	add	r3, r2
 8014d90:	781b      	ldrb	r3, [r3, #0]
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	d006      	beq.n	8014da4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014d96:	69fb      	ldr	r3, [r7, #28]
 8014d98:	3301      	adds	r3, #1
 8014d9a:	61fb      	str	r3, [r7, #28]
 8014d9c:	69fb      	ldr	r3, [r7, #28]
 8014d9e:	2b0f      	cmp	r3, #15
 8014da0:	d9e9      	bls.n	8014d76 <prvInitialiseNewTask+0x66>
 8014da2:	e000      	b.n	8014da6 <prvInitialiseNewTask+0x96>
			{
				break;
 8014da4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8014da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014da8:	2200      	movs	r2, #0
 8014daa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8014dae:	e003      	b.n	8014db8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8014db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014db2:	2200      	movs	r2, #0
 8014db4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8014db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dba:	2b37      	cmp	r3, #55	@ 0x37
 8014dbc:	d901      	bls.n	8014dc2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014dbe:	2337      	movs	r3, #55	@ 0x37
 8014dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8014dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8014dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014dcc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8014dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dd0:	2200      	movs	r2, #0
 8014dd2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8014dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dd6:	3304      	adds	r3, #4
 8014dd8:	4618      	mov	r0, r3
 8014dda:	f7ff f965 	bl	80140a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8014dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014de0:	3318      	adds	r3, #24
 8014de2:	4618      	mov	r0, r3
 8014de4:	f7ff f960 	bl	80140a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8014de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014dec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014df0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014df6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8014df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014dfc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8014dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e00:	2200      	movs	r2, #0
 8014e02:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e08:	2200      	movs	r2, #0
 8014e0a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8014e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e10:	3354      	adds	r3, #84	@ 0x54
 8014e12:	224c      	movs	r2, #76	@ 0x4c
 8014e14:	2100      	movs	r1, #0
 8014e16:	4618      	mov	r0, r3
 8014e18:	f004 f907 	bl	801902a <memset>
 8014e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e1e:	4a0d      	ldr	r2, [pc, #52]	@ (8014e54 <prvInitialiseNewTask+0x144>)
 8014e20:	659a      	str	r2, [r3, #88]	@ 0x58
 8014e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e24:	4a0c      	ldr	r2, [pc, #48]	@ (8014e58 <prvInitialiseNewTask+0x148>)
 8014e26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8014e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8014e5c <prvInitialiseNewTask+0x14c>)
 8014e2c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8014e2e:	683a      	ldr	r2, [r7, #0]
 8014e30:	68f9      	ldr	r1, [r7, #12]
 8014e32:	69b8      	ldr	r0, [r7, #24]
 8014e34:	f001 f9d0 	bl	80161d8 <pxPortInitialiseStack>
 8014e38:	4602      	mov	r2, r0
 8014e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e3c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8014e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d002      	beq.n	8014e4a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8014e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014e48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014e4a:	bf00      	nop
 8014e4c:	3720      	adds	r7, #32
 8014e4e:	46bd      	mov	sp, r7
 8014e50:	bd80      	pop	{r7, pc}
 8014e52:	bf00      	nop
 8014e54:	2000b5a8 	.word	0x2000b5a8
 8014e58:	2000b610 	.word	0x2000b610
 8014e5c:	2000b678 	.word	0x2000b678

08014e60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014e60:	b580      	push	{r7, lr}
 8014e62:	b082      	sub	sp, #8
 8014e64:	af00      	add	r7, sp, #0
 8014e66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014e68:	f001 fae6 	bl	8016438 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014e6c:	4b2d      	ldr	r3, [pc, #180]	@ (8014f24 <prvAddNewTaskToReadyList+0xc4>)
 8014e6e:	681b      	ldr	r3, [r3, #0]
 8014e70:	3301      	adds	r3, #1
 8014e72:	4a2c      	ldr	r2, [pc, #176]	@ (8014f24 <prvAddNewTaskToReadyList+0xc4>)
 8014e74:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8014e76:	4b2c      	ldr	r3, [pc, #176]	@ (8014f28 <prvAddNewTaskToReadyList+0xc8>)
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	d109      	bne.n	8014e92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8014e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8014f28 <prvAddNewTaskToReadyList+0xc8>)
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8014e84:	4b27      	ldr	r3, [pc, #156]	@ (8014f24 <prvAddNewTaskToReadyList+0xc4>)
 8014e86:	681b      	ldr	r3, [r3, #0]
 8014e88:	2b01      	cmp	r3, #1
 8014e8a:	d110      	bne.n	8014eae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014e8c:	f000 fca4 	bl	80157d8 <prvInitialiseTaskLists>
 8014e90:	e00d      	b.n	8014eae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8014e92:	4b26      	ldr	r3, [pc, #152]	@ (8014f2c <prvAddNewTaskToReadyList+0xcc>)
 8014e94:	681b      	ldr	r3, [r3, #0]
 8014e96:	2b00      	cmp	r3, #0
 8014e98:	d109      	bne.n	8014eae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8014e9a:	4b23      	ldr	r3, [pc, #140]	@ (8014f28 <prvAddNewTaskToReadyList+0xc8>)
 8014e9c:	681b      	ldr	r3, [r3, #0]
 8014e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014ea0:	687b      	ldr	r3, [r7, #4]
 8014ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014ea4:	429a      	cmp	r2, r3
 8014ea6:	d802      	bhi.n	8014eae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8014ea8:	4a1f      	ldr	r2, [pc, #124]	@ (8014f28 <prvAddNewTaskToReadyList+0xc8>)
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8014eae:	4b20      	ldr	r3, [pc, #128]	@ (8014f30 <prvAddNewTaskToReadyList+0xd0>)
 8014eb0:	681b      	ldr	r3, [r3, #0]
 8014eb2:	3301      	adds	r3, #1
 8014eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8014f30 <prvAddNewTaskToReadyList+0xd0>)
 8014eb6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8014eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8014f30 <prvAddNewTaskToReadyList+0xd0>)
 8014eba:	681a      	ldr	r2, [r3, #0]
 8014ebc:	687b      	ldr	r3, [r7, #4]
 8014ebe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8014f34 <prvAddNewTaskToReadyList+0xd4>)
 8014ec6:	681b      	ldr	r3, [r3, #0]
 8014ec8:	429a      	cmp	r2, r3
 8014eca:	d903      	bls.n	8014ed4 <prvAddNewTaskToReadyList+0x74>
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014ed0:	4a18      	ldr	r2, [pc, #96]	@ (8014f34 <prvAddNewTaskToReadyList+0xd4>)
 8014ed2:	6013      	str	r3, [r2, #0]
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014ed8:	4613      	mov	r3, r2
 8014eda:	009b      	lsls	r3, r3, #2
 8014edc:	4413      	add	r3, r2
 8014ede:	009b      	lsls	r3, r3, #2
 8014ee0:	4a15      	ldr	r2, [pc, #84]	@ (8014f38 <prvAddNewTaskToReadyList+0xd8>)
 8014ee2:	441a      	add	r2, r3
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	3304      	adds	r3, #4
 8014ee8:	4619      	mov	r1, r3
 8014eea:	4610      	mov	r0, r2
 8014eec:	f7ff f8e9 	bl	80140c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8014ef0:	f001 fad4 	bl	801649c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8014ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8014f2c <prvAddNewTaskToReadyList+0xcc>)
 8014ef6:	681b      	ldr	r3, [r3, #0]
 8014ef8:	2b00      	cmp	r3, #0
 8014efa:	d00e      	beq.n	8014f1a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8014efc:	4b0a      	ldr	r3, [pc, #40]	@ (8014f28 <prvAddNewTaskToReadyList+0xc8>)
 8014efe:	681b      	ldr	r3, [r3, #0]
 8014f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f06:	429a      	cmp	r2, r3
 8014f08:	d207      	bcs.n	8014f1a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8014f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8014f3c <prvAddNewTaskToReadyList+0xdc>)
 8014f0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014f10:	601a      	str	r2, [r3, #0]
 8014f12:	f3bf 8f4f 	dsb	sy
 8014f16:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014f1a:	bf00      	nop
 8014f1c:	3708      	adds	r7, #8
 8014f1e:	46bd      	mov	sp, r7
 8014f20:	bd80      	pop	{r7, pc}
 8014f22:	bf00      	nop
 8014f24:	200019e8 	.word	0x200019e8
 8014f28:	20001514 	.word	0x20001514
 8014f2c:	200019f4 	.word	0x200019f4
 8014f30:	20001a04 	.word	0x20001a04
 8014f34:	200019f0 	.word	0x200019f0
 8014f38:	20001518 	.word	0x20001518
 8014f3c:	e000ed04 	.word	0xe000ed04

08014f40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014f40:	b580      	push	{r7, lr}
 8014f42:	b084      	sub	sp, #16
 8014f44:	af00      	add	r7, sp, #0
 8014f46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8014f48:	2300      	movs	r3, #0
 8014f4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d018      	beq.n	8014f84 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8014f52:	4b14      	ldr	r3, [pc, #80]	@ (8014fa4 <vTaskDelay+0x64>)
 8014f54:	681b      	ldr	r3, [r3, #0]
 8014f56:	2b00      	cmp	r3, #0
 8014f58:	d00b      	beq.n	8014f72 <vTaskDelay+0x32>
	__asm volatile
 8014f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f5e:	f383 8811 	msr	BASEPRI, r3
 8014f62:	f3bf 8f6f 	isb	sy
 8014f66:	f3bf 8f4f 	dsb	sy
 8014f6a:	60bb      	str	r3, [r7, #8]
}
 8014f6c:	bf00      	nop
 8014f6e:	bf00      	nop
 8014f70:	e7fd      	b.n	8014f6e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8014f72:	f000 f901 	bl	8015178 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014f76:	2100      	movs	r1, #0
 8014f78:	6878      	ldr	r0, [r7, #4]
 8014f7a:	f000 fd7f 	bl	8015a7c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014f7e:	f000 f909 	bl	8015194 <xTaskResumeAll>
 8014f82:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8014f84:	68fb      	ldr	r3, [r7, #12]
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d107      	bne.n	8014f9a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8014f8a:	4b07      	ldr	r3, [pc, #28]	@ (8014fa8 <vTaskDelay+0x68>)
 8014f8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014f90:	601a      	str	r2, [r3, #0]
 8014f92:	f3bf 8f4f 	dsb	sy
 8014f96:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014f9a:	bf00      	nop
 8014f9c:	3710      	adds	r7, #16
 8014f9e:	46bd      	mov	sp, r7
 8014fa0:	bd80      	pop	{r7, pc}
 8014fa2:	bf00      	nop
 8014fa4:	20001a10 	.word	0x20001a10
 8014fa8:	e000ed04 	.word	0xe000ed04

08014fac <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8014fac:	b580      	push	{r7, lr}
 8014fae:	b084      	sub	sp, #16
 8014fb0:	af00      	add	r7, sp, #0
 8014fb2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8014fb4:	f001 fa40 	bl	8016438 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8014fb8:	687b      	ldr	r3, [r7, #4]
 8014fba:	2b00      	cmp	r3, #0
 8014fbc:	d102      	bne.n	8014fc4 <vTaskSuspend+0x18>
 8014fbe:	4b30      	ldr	r3, [pc, #192]	@ (8015080 <vTaskSuspend+0xd4>)
 8014fc0:	681b      	ldr	r3, [r3, #0]
 8014fc2:	e000      	b.n	8014fc6 <vTaskSuspend+0x1a>
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	3304      	adds	r3, #4
 8014fcc:	4618      	mov	r0, r3
 8014fce:	f7ff f8d5 	bl	801417c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014fd2:	68fb      	ldr	r3, [r7, #12]
 8014fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	d004      	beq.n	8014fe4 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014fda:	68fb      	ldr	r3, [r7, #12]
 8014fdc:	3318      	adds	r3, #24
 8014fde:	4618      	mov	r0, r3
 8014fe0:	f7ff f8cc 	bl	801417c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8014fe4:	68fb      	ldr	r3, [r7, #12]
 8014fe6:	3304      	adds	r3, #4
 8014fe8:	4619      	mov	r1, r3
 8014fea:	4826      	ldr	r0, [pc, #152]	@ (8015084 <vTaskSuspend+0xd8>)
 8014fec:	f7ff f869 	bl	80140c2 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8014ff0:	68fb      	ldr	r3, [r7, #12]
 8014ff2:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8014ff6:	b2db      	uxtb	r3, r3
 8014ff8:	2b01      	cmp	r3, #1
 8014ffa:	d103      	bne.n	8015004 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014ffc:	68fb      	ldr	r3, [r7, #12]
 8014ffe:	2200      	movs	r2, #0
 8015000:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8015004:	f001 fa4a 	bl	801649c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8015008:	4b1f      	ldr	r3, [pc, #124]	@ (8015088 <vTaskSuspend+0xdc>)
 801500a:	681b      	ldr	r3, [r3, #0]
 801500c:	2b00      	cmp	r3, #0
 801500e:	d005      	beq.n	801501c <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8015010:	f001 fa12 	bl	8016438 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8015014:	f000 fc84 	bl	8015920 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8015018:	f001 fa40 	bl	801649c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 801501c:	4b18      	ldr	r3, [pc, #96]	@ (8015080 <vTaskSuspend+0xd4>)
 801501e:	681b      	ldr	r3, [r3, #0]
 8015020:	68fa      	ldr	r2, [r7, #12]
 8015022:	429a      	cmp	r2, r3
 8015024:	d128      	bne.n	8015078 <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 8015026:	4b18      	ldr	r3, [pc, #96]	@ (8015088 <vTaskSuspend+0xdc>)
 8015028:	681b      	ldr	r3, [r3, #0]
 801502a:	2b00      	cmp	r3, #0
 801502c:	d018      	beq.n	8015060 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 801502e:	4b17      	ldr	r3, [pc, #92]	@ (801508c <vTaskSuspend+0xe0>)
 8015030:	681b      	ldr	r3, [r3, #0]
 8015032:	2b00      	cmp	r3, #0
 8015034:	d00b      	beq.n	801504e <vTaskSuspend+0xa2>
	__asm volatile
 8015036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801503a:	f383 8811 	msr	BASEPRI, r3
 801503e:	f3bf 8f6f 	isb	sy
 8015042:	f3bf 8f4f 	dsb	sy
 8015046:	60bb      	str	r3, [r7, #8]
}
 8015048:	bf00      	nop
 801504a:	bf00      	nop
 801504c:	e7fd      	b.n	801504a <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 801504e:	4b10      	ldr	r3, [pc, #64]	@ (8015090 <vTaskSuspend+0xe4>)
 8015050:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015054:	601a      	str	r2, [r3, #0]
 8015056:	f3bf 8f4f 	dsb	sy
 801505a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801505e:	e00b      	b.n	8015078 <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8015060:	4b08      	ldr	r3, [pc, #32]	@ (8015084 <vTaskSuspend+0xd8>)
 8015062:	681a      	ldr	r2, [r3, #0]
 8015064:	4b0b      	ldr	r3, [pc, #44]	@ (8015094 <vTaskSuspend+0xe8>)
 8015066:	681b      	ldr	r3, [r3, #0]
 8015068:	429a      	cmp	r2, r3
 801506a:	d103      	bne.n	8015074 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 801506c:	4b04      	ldr	r3, [pc, #16]	@ (8015080 <vTaskSuspend+0xd4>)
 801506e:	2200      	movs	r2, #0
 8015070:	601a      	str	r2, [r3, #0]
	}
 8015072:	e001      	b.n	8015078 <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 8015074:	f000 f9f6 	bl	8015464 <vTaskSwitchContext>
	}
 8015078:	bf00      	nop
 801507a:	3710      	adds	r7, #16
 801507c:	46bd      	mov	sp, r7
 801507e:	bd80      	pop	{r7, pc}
 8015080:	20001514 	.word	0x20001514
 8015084:	200019d4 	.word	0x200019d4
 8015088:	200019f4 	.word	0x200019f4
 801508c:	20001a10 	.word	0x20001a10
 8015090:	e000ed04 	.word	0xe000ed04
 8015094:	200019e8 	.word	0x200019e8

08015098 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015098:	b580      	push	{r7, lr}
 801509a:	b08a      	sub	sp, #40	@ 0x28
 801509c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801509e:	2300      	movs	r3, #0
 80150a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80150a2:	2300      	movs	r3, #0
 80150a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80150a6:	463a      	mov	r2, r7
 80150a8:	1d39      	adds	r1, r7, #4
 80150aa:	f107 0308 	add.w	r3, r7, #8
 80150ae:	4618      	mov	r0, r3
 80150b0:	f7fe ffa6 	bl	8014000 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80150b4:	6839      	ldr	r1, [r7, #0]
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	68ba      	ldr	r2, [r7, #8]
 80150ba:	9202      	str	r2, [sp, #8]
 80150bc:	9301      	str	r3, [sp, #4]
 80150be:	2300      	movs	r3, #0
 80150c0:	9300      	str	r3, [sp, #0]
 80150c2:	2300      	movs	r3, #0
 80150c4:	460a      	mov	r2, r1
 80150c6:	4924      	ldr	r1, [pc, #144]	@ (8015158 <vTaskStartScheduler+0xc0>)
 80150c8:	4824      	ldr	r0, [pc, #144]	@ (801515c <vTaskStartScheduler+0xc4>)
 80150ca:	f7ff fd7b 	bl	8014bc4 <xTaskCreateStatic>
 80150ce:	4603      	mov	r3, r0
 80150d0:	4a23      	ldr	r2, [pc, #140]	@ (8015160 <vTaskStartScheduler+0xc8>)
 80150d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80150d4:	4b22      	ldr	r3, [pc, #136]	@ (8015160 <vTaskStartScheduler+0xc8>)
 80150d6:	681b      	ldr	r3, [r3, #0]
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d002      	beq.n	80150e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80150dc:	2301      	movs	r3, #1
 80150de:	617b      	str	r3, [r7, #20]
 80150e0:	e001      	b.n	80150e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80150e2:	2300      	movs	r3, #0
 80150e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80150e6:	697b      	ldr	r3, [r7, #20]
 80150e8:	2b01      	cmp	r3, #1
 80150ea:	d102      	bne.n	80150f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80150ec:	f000 fd1a 	bl	8015b24 <xTimerCreateTimerTask>
 80150f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80150f2:	697b      	ldr	r3, [r7, #20]
 80150f4:	2b01      	cmp	r3, #1
 80150f6:	d11b      	bne.n	8015130 <vTaskStartScheduler+0x98>
	__asm volatile
 80150f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150fc:	f383 8811 	msr	BASEPRI, r3
 8015100:	f3bf 8f6f 	isb	sy
 8015104:	f3bf 8f4f 	dsb	sy
 8015108:	613b      	str	r3, [r7, #16]
}
 801510a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801510c:	4b15      	ldr	r3, [pc, #84]	@ (8015164 <vTaskStartScheduler+0xcc>)
 801510e:	681b      	ldr	r3, [r3, #0]
 8015110:	3354      	adds	r3, #84	@ 0x54
 8015112:	4a15      	ldr	r2, [pc, #84]	@ (8015168 <vTaskStartScheduler+0xd0>)
 8015114:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015116:	4b15      	ldr	r3, [pc, #84]	@ (801516c <vTaskStartScheduler+0xd4>)
 8015118:	f04f 32ff 	mov.w	r2, #4294967295
 801511c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801511e:	4b14      	ldr	r3, [pc, #80]	@ (8015170 <vTaskStartScheduler+0xd8>)
 8015120:	2201      	movs	r2, #1
 8015122:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015124:	4b13      	ldr	r3, [pc, #76]	@ (8015174 <vTaskStartScheduler+0xdc>)
 8015126:	2200      	movs	r2, #0
 8015128:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801512a:	f001 f8e1 	bl	80162f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801512e:	e00f      	b.n	8015150 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015130:	697b      	ldr	r3, [r7, #20]
 8015132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015136:	d10b      	bne.n	8015150 <vTaskStartScheduler+0xb8>
	__asm volatile
 8015138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801513c:	f383 8811 	msr	BASEPRI, r3
 8015140:	f3bf 8f6f 	isb	sy
 8015144:	f3bf 8f4f 	dsb	sy
 8015148:	60fb      	str	r3, [r7, #12]
}
 801514a:	bf00      	nop
 801514c:	bf00      	nop
 801514e:	e7fd      	b.n	801514c <vTaskStartScheduler+0xb4>
}
 8015150:	bf00      	nop
 8015152:	3718      	adds	r7, #24
 8015154:	46bd      	mov	sp, r7
 8015156:	bd80      	pop	{r7, pc}
 8015158:	0801e5c4 	.word	0x0801e5c4
 801515c:	080157a9 	.word	0x080157a9
 8015160:	20001a0c 	.word	0x20001a0c
 8015164:	20001514 	.word	0x20001514
 8015168:	20000140 	.word	0x20000140
 801516c:	20001a08 	.word	0x20001a08
 8015170:	200019f4 	.word	0x200019f4
 8015174:	200019ec 	.word	0x200019ec

08015178 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015178:	b480      	push	{r7}
 801517a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801517c:	4b04      	ldr	r3, [pc, #16]	@ (8015190 <vTaskSuspendAll+0x18>)
 801517e:	681b      	ldr	r3, [r3, #0]
 8015180:	3301      	adds	r3, #1
 8015182:	4a03      	ldr	r2, [pc, #12]	@ (8015190 <vTaskSuspendAll+0x18>)
 8015184:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8015186:	bf00      	nop
 8015188:	46bd      	mov	sp, r7
 801518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801518e:	4770      	bx	lr
 8015190:	20001a10 	.word	0x20001a10

08015194 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015194:	b580      	push	{r7, lr}
 8015196:	b084      	sub	sp, #16
 8015198:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801519a:	2300      	movs	r3, #0
 801519c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801519e:	2300      	movs	r3, #0
 80151a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80151a2:	4b42      	ldr	r3, [pc, #264]	@ (80152ac <xTaskResumeAll+0x118>)
 80151a4:	681b      	ldr	r3, [r3, #0]
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	d10b      	bne.n	80151c2 <xTaskResumeAll+0x2e>
	__asm volatile
 80151aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151ae:	f383 8811 	msr	BASEPRI, r3
 80151b2:	f3bf 8f6f 	isb	sy
 80151b6:	f3bf 8f4f 	dsb	sy
 80151ba:	603b      	str	r3, [r7, #0]
}
 80151bc:	bf00      	nop
 80151be:	bf00      	nop
 80151c0:	e7fd      	b.n	80151be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80151c2:	f001 f939 	bl	8016438 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80151c6:	4b39      	ldr	r3, [pc, #228]	@ (80152ac <xTaskResumeAll+0x118>)
 80151c8:	681b      	ldr	r3, [r3, #0]
 80151ca:	3b01      	subs	r3, #1
 80151cc:	4a37      	ldr	r2, [pc, #220]	@ (80152ac <xTaskResumeAll+0x118>)
 80151ce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80151d0:	4b36      	ldr	r3, [pc, #216]	@ (80152ac <xTaskResumeAll+0x118>)
 80151d2:	681b      	ldr	r3, [r3, #0]
 80151d4:	2b00      	cmp	r3, #0
 80151d6:	d162      	bne.n	801529e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80151d8:	4b35      	ldr	r3, [pc, #212]	@ (80152b0 <xTaskResumeAll+0x11c>)
 80151da:	681b      	ldr	r3, [r3, #0]
 80151dc:	2b00      	cmp	r3, #0
 80151de:	d05e      	beq.n	801529e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80151e0:	e02f      	b.n	8015242 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80151e2:	4b34      	ldr	r3, [pc, #208]	@ (80152b4 <xTaskResumeAll+0x120>)
 80151e4:	68db      	ldr	r3, [r3, #12]
 80151e6:	68db      	ldr	r3, [r3, #12]
 80151e8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80151ea:	68fb      	ldr	r3, [r7, #12]
 80151ec:	3318      	adds	r3, #24
 80151ee:	4618      	mov	r0, r3
 80151f0:	f7fe ffc4 	bl	801417c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80151f4:	68fb      	ldr	r3, [r7, #12]
 80151f6:	3304      	adds	r3, #4
 80151f8:	4618      	mov	r0, r3
 80151fa:	f7fe ffbf 	bl	801417c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80151fe:	68fb      	ldr	r3, [r7, #12]
 8015200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015202:	4b2d      	ldr	r3, [pc, #180]	@ (80152b8 <xTaskResumeAll+0x124>)
 8015204:	681b      	ldr	r3, [r3, #0]
 8015206:	429a      	cmp	r2, r3
 8015208:	d903      	bls.n	8015212 <xTaskResumeAll+0x7e>
 801520a:	68fb      	ldr	r3, [r7, #12]
 801520c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801520e:	4a2a      	ldr	r2, [pc, #168]	@ (80152b8 <xTaskResumeAll+0x124>)
 8015210:	6013      	str	r3, [r2, #0]
 8015212:	68fb      	ldr	r3, [r7, #12]
 8015214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015216:	4613      	mov	r3, r2
 8015218:	009b      	lsls	r3, r3, #2
 801521a:	4413      	add	r3, r2
 801521c:	009b      	lsls	r3, r3, #2
 801521e:	4a27      	ldr	r2, [pc, #156]	@ (80152bc <xTaskResumeAll+0x128>)
 8015220:	441a      	add	r2, r3
 8015222:	68fb      	ldr	r3, [r7, #12]
 8015224:	3304      	adds	r3, #4
 8015226:	4619      	mov	r1, r3
 8015228:	4610      	mov	r0, r2
 801522a:	f7fe ff4a 	bl	80140c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801522e:	68fb      	ldr	r3, [r7, #12]
 8015230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015232:	4b23      	ldr	r3, [pc, #140]	@ (80152c0 <xTaskResumeAll+0x12c>)
 8015234:	681b      	ldr	r3, [r3, #0]
 8015236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015238:	429a      	cmp	r2, r3
 801523a:	d302      	bcc.n	8015242 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 801523c:	4b21      	ldr	r3, [pc, #132]	@ (80152c4 <xTaskResumeAll+0x130>)
 801523e:	2201      	movs	r2, #1
 8015240:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015242:	4b1c      	ldr	r3, [pc, #112]	@ (80152b4 <xTaskResumeAll+0x120>)
 8015244:	681b      	ldr	r3, [r3, #0]
 8015246:	2b00      	cmp	r3, #0
 8015248:	d1cb      	bne.n	80151e2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801524a:	68fb      	ldr	r3, [r7, #12]
 801524c:	2b00      	cmp	r3, #0
 801524e:	d001      	beq.n	8015254 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8015250:	f000 fb66 	bl	8015920 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8015254:	4b1c      	ldr	r3, [pc, #112]	@ (80152c8 <xTaskResumeAll+0x134>)
 8015256:	681b      	ldr	r3, [r3, #0]
 8015258:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	2b00      	cmp	r3, #0
 801525e:	d010      	beq.n	8015282 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8015260:	f000 f846 	bl	80152f0 <xTaskIncrementTick>
 8015264:	4603      	mov	r3, r0
 8015266:	2b00      	cmp	r3, #0
 8015268:	d002      	beq.n	8015270 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801526a:	4b16      	ldr	r3, [pc, #88]	@ (80152c4 <xTaskResumeAll+0x130>)
 801526c:	2201      	movs	r2, #1
 801526e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8015270:	687b      	ldr	r3, [r7, #4]
 8015272:	3b01      	subs	r3, #1
 8015274:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	2b00      	cmp	r3, #0
 801527a:	d1f1      	bne.n	8015260 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 801527c:	4b12      	ldr	r3, [pc, #72]	@ (80152c8 <xTaskResumeAll+0x134>)
 801527e:	2200      	movs	r2, #0
 8015280:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8015282:	4b10      	ldr	r3, [pc, #64]	@ (80152c4 <xTaskResumeAll+0x130>)
 8015284:	681b      	ldr	r3, [r3, #0]
 8015286:	2b00      	cmp	r3, #0
 8015288:	d009      	beq.n	801529e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801528a:	2301      	movs	r3, #1
 801528c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801528e:	4b0f      	ldr	r3, [pc, #60]	@ (80152cc <xTaskResumeAll+0x138>)
 8015290:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015294:	601a      	str	r2, [r3, #0]
 8015296:	f3bf 8f4f 	dsb	sy
 801529a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801529e:	f001 f8fd 	bl	801649c <vPortExitCritical>

	return xAlreadyYielded;
 80152a2:	68bb      	ldr	r3, [r7, #8]
}
 80152a4:	4618      	mov	r0, r3
 80152a6:	3710      	adds	r7, #16
 80152a8:	46bd      	mov	sp, r7
 80152aa:	bd80      	pop	{r7, pc}
 80152ac:	20001a10 	.word	0x20001a10
 80152b0:	200019e8 	.word	0x200019e8
 80152b4:	200019a8 	.word	0x200019a8
 80152b8:	200019f0 	.word	0x200019f0
 80152bc:	20001518 	.word	0x20001518
 80152c0:	20001514 	.word	0x20001514
 80152c4:	200019fc 	.word	0x200019fc
 80152c8:	200019f8 	.word	0x200019f8
 80152cc:	e000ed04 	.word	0xe000ed04

080152d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80152d0:	b480      	push	{r7}
 80152d2:	b083      	sub	sp, #12
 80152d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80152d6:	4b05      	ldr	r3, [pc, #20]	@ (80152ec <xTaskGetTickCount+0x1c>)
 80152d8:	681b      	ldr	r3, [r3, #0]
 80152da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80152dc:	687b      	ldr	r3, [r7, #4]
}
 80152de:	4618      	mov	r0, r3
 80152e0:	370c      	adds	r7, #12
 80152e2:	46bd      	mov	sp, r7
 80152e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152e8:	4770      	bx	lr
 80152ea:	bf00      	nop
 80152ec:	200019ec 	.word	0x200019ec

080152f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80152f0:	b580      	push	{r7, lr}
 80152f2:	b086      	sub	sp, #24
 80152f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80152f6:	2300      	movs	r3, #0
 80152f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80152fa:	4b4f      	ldr	r3, [pc, #316]	@ (8015438 <xTaskIncrementTick+0x148>)
 80152fc:	681b      	ldr	r3, [r3, #0]
 80152fe:	2b00      	cmp	r3, #0
 8015300:	f040 8090 	bne.w	8015424 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8015304:	4b4d      	ldr	r3, [pc, #308]	@ (801543c <xTaskIncrementTick+0x14c>)
 8015306:	681b      	ldr	r3, [r3, #0]
 8015308:	3301      	adds	r3, #1
 801530a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801530c:	4a4b      	ldr	r2, [pc, #300]	@ (801543c <xTaskIncrementTick+0x14c>)
 801530e:	693b      	ldr	r3, [r7, #16]
 8015310:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8015312:	693b      	ldr	r3, [r7, #16]
 8015314:	2b00      	cmp	r3, #0
 8015316:	d121      	bne.n	801535c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8015318:	4b49      	ldr	r3, [pc, #292]	@ (8015440 <xTaskIncrementTick+0x150>)
 801531a:	681b      	ldr	r3, [r3, #0]
 801531c:	681b      	ldr	r3, [r3, #0]
 801531e:	2b00      	cmp	r3, #0
 8015320:	d00b      	beq.n	801533a <xTaskIncrementTick+0x4a>
	__asm volatile
 8015322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015326:	f383 8811 	msr	BASEPRI, r3
 801532a:	f3bf 8f6f 	isb	sy
 801532e:	f3bf 8f4f 	dsb	sy
 8015332:	603b      	str	r3, [r7, #0]
}
 8015334:	bf00      	nop
 8015336:	bf00      	nop
 8015338:	e7fd      	b.n	8015336 <xTaskIncrementTick+0x46>
 801533a:	4b41      	ldr	r3, [pc, #260]	@ (8015440 <xTaskIncrementTick+0x150>)
 801533c:	681b      	ldr	r3, [r3, #0]
 801533e:	60fb      	str	r3, [r7, #12]
 8015340:	4b40      	ldr	r3, [pc, #256]	@ (8015444 <xTaskIncrementTick+0x154>)
 8015342:	681b      	ldr	r3, [r3, #0]
 8015344:	4a3e      	ldr	r2, [pc, #248]	@ (8015440 <xTaskIncrementTick+0x150>)
 8015346:	6013      	str	r3, [r2, #0]
 8015348:	4a3e      	ldr	r2, [pc, #248]	@ (8015444 <xTaskIncrementTick+0x154>)
 801534a:	68fb      	ldr	r3, [r7, #12]
 801534c:	6013      	str	r3, [r2, #0]
 801534e:	4b3e      	ldr	r3, [pc, #248]	@ (8015448 <xTaskIncrementTick+0x158>)
 8015350:	681b      	ldr	r3, [r3, #0]
 8015352:	3301      	adds	r3, #1
 8015354:	4a3c      	ldr	r2, [pc, #240]	@ (8015448 <xTaskIncrementTick+0x158>)
 8015356:	6013      	str	r3, [r2, #0]
 8015358:	f000 fae2 	bl	8015920 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801535c:	4b3b      	ldr	r3, [pc, #236]	@ (801544c <xTaskIncrementTick+0x15c>)
 801535e:	681b      	ldr	r3, [r3, #0]
 8015360:	693a      	ldr	r2, [r7, #16]
 8015362:	429a      	cmp	r2, r3
 8015364:	d349      	bcc.n	80153fa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015366:	4b36      	ldr	r3, [pc, #216]	@ (8015440 <xTaskIncrementTick+0x150>)
 8015368:	681b      	ldr	r3, [r3, #0]
 801536a:	681b      	ldr	r3, [r3, #0]
 801536c:	2b00      	cmp	r3, #0
 801536e:	d104      	bne.n	801537a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015370:	4b36      	ldr	r3, [pc, #216]	@ (801544c <xTaskIncrementTick+0x15c>)
 8015372:	f04f 32ff 	mov.w	r2, #4294967295
 8015376:	601a      	str	r2, [r3, #0]
					break;
 8015378:	e03f      	b.n	80153fa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801537a:	4b31      	ldr	r3, [pc, #196]	@ (8015440 <xTaskIncrementTick+0x150>)
 801537c:	681b      	ldr	r3, [r3, #0]
 801537e:	68db      	ldr	r3, [r3, #12]
 8015380:	68db      	ldr	r3, [r3, #12]
 8015382:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8015384:	68bb      	ldr	r3, [r7, #8]
 8015386:	685b      	ldr	r3, [r3, #4]
 8015388:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801538a:	693a      	ldr	r2, [r7, #16]
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	429a      	cmp	r2, r3
 8015390:	d203      	bcs.n	801539a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8015392:	4a2e      	ldr	r2, [pc, #184]	@ (801544c <xTaskIncrementTick+0x15c>)
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8015398:	e02f      	b.n	80153fa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801539a:	68bb      	ldr	r3, [r7, #8]
 801539c:	3304      	adds	r3, #4
 801539e:	4618      	mov	r0, r3
 80153a0:	f7fe feec 	bl	801417c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80153a4:	68bb      	ldr	r3, [r7, #8]
 80153a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80153a8:	2b00      	cmp	r3, #0
 80153aa:	d004      	beq.n	80153b6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80153ac:	68bb      	ldr	r3, [r7, #8]
 80153ae:	3318      	adds	r3, #24
 80153b0:	4618      	mov	r0, r3
 80153b2:	f7fe fee3 	bl	801417c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80153b6:	68bb      	ldr	r3, [r7, #8]
 80153b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80153ba:	4b25      	ldr	r3, [pc, #148]	@ (8015450 <xTaskIncrementTick+0x160>)
 80153bc:	681b      	ldr	r3, [r3, #0]
 80153be:	429a      	cmp	r2, r3
 80153c0:	d903      	bls.n	80153ca <xTaskIncrementTick+0xda>
 80153c2:	68bb      	ldr	r3, [r7, #8]
 80153c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80153c6:	4a22      	ldr	r2, [pc, #136]	@ (8015450 <xTaskIncrementTick+0x160>)
 80153c8:	6013      	str	r3, [r2, #0]
 80153ca:	68bb      	ldr	r3, [r7, #8]
 80153cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80153ce:	4613      	mov	r3, r2
 80153d0:	009b      	lsls	r3, r3, #2
 80153d2:	4413      	add	r3, r2
 80153d4:	009b      	lsls	r3, r3, #2
 80153d6:	4a1f      	ldr	r2, [pc, #124]	@ (8015454 <xTaskIncrementTick+0x164>)
 80153d8:	441a      	add	r2, r3
 80153da:	68bb      	ldr	r3, [r7, #8]
 80153dc:	3304      	adds	r3, #4
 80153de:	4619      	mov	r1, r3
 80153e0:	4610      	mov	r0, r2
 80153e2:	f7fe fe6e 	bl	80140c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80153e6:	68bb      	ldr	r3, [r7, #8]
 80153e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80153ea:	4b1b      	ldr	r3, [pc, #108]	@ (8015458 <xTaskIncrementTick+0x168>)
 80153ec:	681b      	ldr	r3, [r3, #0]
 80153ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80153f0:	429a      	cmp	r2, r3
 80153f2:	d3b8      	bcc.n	8015366 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80153f4:	2301      	movs	r3, #1
 80153f6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80153f8:	e7b5      	b.n	8015366 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80153fa:	4b17      	ldr	r3, [pc, #92]	@ (8015458 <xTaskIncrementTick+0x168>)
 80153fc:	681b      	ldr	r3, [r3, #0]
 80153fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015400:	4914      	ldr	r1, [pc, #80]	@ (8015454 <xTaskIncrementTick+0x164>)
 8015402:	4613      	mov	r3, r2
 8015404:	009b      	lsls	r3, r3, #2
 8015406:	4413      	add	r3, r2
 8015408:	009b      	lsls	r3, r3, #2
 801540a:	440b      	add	r3, r1
 801540c:	681b      	ldr	r3, [r3, #0]
 801540e:	2b01      	cmp	r3, #1
 8015410:	d901      	bls.n	8015416 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8015412:	2301      	movs	r3, #1
 8015414:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8015416:	4b11      	ldr	r3, [pc, #68]	@ (801545c <xTaskIncrementTick+0x16c>)
 8015418:	681b      	ldr	r3, [r3, #0]
 801541a:	2b00      	cmp	r3, #0
 801541c:	d007      	beq.n	801542e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 801541e:	2301      	movs	r3, #1
 8015420:	617b      	str	r3, [r7, #20]
 8015422:	e004      	b.n	801542e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8015424:	4b0e      	ldr	r3, [pc, #56]	@ (8015460 <xTaskIncrementTick+0x170>)
 8015426:	681b      	ldr	r3, [r3, #0]
 8015428:	3301      	adds	r3, #1
 801542a:	4a0d      	ldr	r2, [pc, #52]	@ (8015460 <xTaskIncrementTick+0x170>)
 801542c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801542e:	697b      	ldr	r3, [r7, #20]
}
 8015430:	4618      	mov	r0, r3
 8015432:	3718      	adds	r7, #24
 8015434:	46bd      	mov	sp, r7
 8015436:	bd80      	pop	{r7, pc}
 8015438:	20001a10 	.word	0x20001a10
 801543c:	200019ec 	.word	0x200019ec
 8015440:	200019a0 	.word	0x200019a0
 8015444:	200019a4 	.word	0x200019a4
 8015448:	20001a00 	.word	0x20001a00
 801544c:	20001a08 	.word	0x20001a08
 8015450:	200019f0 	.word	0x200019f0
 8015454:	20001518 	.word	0x20001518
 8015458:	20001514 	.word	0x20001514
 801545c:	200019fc 	.word	0x200019fc
 8015460:	200019f8 	.word	0x200019f8

08015464 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8015464:	b480      	push	{r7}
 8015466:	b085      	sub	sp, #20
 8015468:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801546a:	4b2b      	ldr	r3, [pc, #172]	@ (8015518 <vTaskSwitchContext+0xb4>)
 801546c:	681b      	ldr	r3, [r3, #0]
 801546e:	2b00      	cmp	r3, #0
 8015470:	d003      	beq.n	801547a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8015472:	4b2a      	ldr	r3, [pc, #168]	@ (801551c <vTaskSwitchContext+0xb8>)
 8015474:	2201      	movs	r2, #1
 8015476:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8015478:	e047      	b.n	801550a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 801547a:	4b28      	ldr	r3, [pc, #160]	@ (801551c <vTaskSwitchContext+0xb8>)
 801547c:	2200      	movs	r2, #0
 801547e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015480:	4b27      	ldr	r3, [pc, #156]	@ (8015520 <vTaskSwitchContext+0xbc>)
 8015482:	681b      	ldr	r3, [r3, #0]
 8015484:	60fb      	str	r3, [r7, #12]
 8015486:	e011      	b.n	80154ac <vTaskSwitchContext+0x48>
 8015488:	68fb      	ldr	r3, [r7, #12]
 801548a:	2b00      	cmp	r3, #0
 801548c:	d10b      	bne.n	80154a6 <vTaskSwitchContext+0x42>
	__asm volatile
 801548e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015492:	f383 8811 	msr	BASEPRI, r3
 8015496:	f3bf 8f6f 	isb	sy
 801549a:	f3bf 8f4f 	dsb	sy
 801549e:	607b      	str	r3, [r7, #4]
}
 80154a0:	bf00      	nop
 80154a2:	bf00      	nop
 80154a4:	e7fd      	b.n	80154a2 <vTaskSwitchContext+0x3e>
 80154a6:	68fb      	ldr	r3, [r7, #12]
 80154a8:	3b01      	subs	r3, #1
 80154aa:	60fb      	str	r3, [r7, #12]
 80154ac:	491d      	ldr	r1, [pc, #116]	@ (8015524 <vTaskSwitchContext+0xc0>)
 80154ae:	68fa      	ldr	r2, [r7, #12]
 80154b0:	4613      	mov	r3, r2
 80154b2:	009b      	lsls	r3, r3, #2
 80154b4:	4413      	add	r3, r2
 80154b6:	009b      	lsls	r3, r3, #2
 80154b8:	440b      	add	r3, r1
 80154ba:	681b      	ldr	r3, [r3, #0]
 80154bc:	2b00      	cmp	r3, #0
 80154be:	d0e3      	beq.n	8015488 <vTaskSwitchContext+0x24>
 80154c0:	68fa      	ldr	r2, [r7, #12]
 80154c2:	4613      	mov	r3, r2
 80154c4:	009b      	lsls	r3, r3, #2
 80154c6:	4413      	add	r3, r2
 80154c8:	009b      	lsls	r3, r3, #2
 80154ca:	4a16      	ldr	r2, [pc, #88]	@ (8015524 <vTaskSwitchContext+0xc0>)
 80154cc:	4413      	add	r3, r2
 80154ce:	60bb      	str	r3, [r7, #8]
 80154d0:	68bb      	ldr	r3, [r7, #8]
 80154d2:	685b      	ldr	r3, [r3, #4]
 80154d4:	685a      	ldr	r2, [r3, #4]
 80154d6:	68bb      	ldr	r3, [r7, #8]
 80154d8:	605a      	str	r2, [r3, #4]
 80154da:	68bb      	ldr	r3, [r7, #8]
 80154dc:	685a      	ldr	r2, [r3, #4]
 80154de:	68bb      	ldr	r3, [r7, #8]
 80154e0:	3308      	adds	r3, #8
 80154e2:	429a      	cmp	r2, r3
 80154e4:	d104      	bne.n	80154f0 <vTaskSwitchContext+0x8c>
 80154e6:	68bb      	ldr	r3, [r7, #8]
 80154e8:	685b      	ldr	r3, [r3, #4]
 80154ea:	685a      	ldr	r2, [r3, #4]
 80154ec:	68bb      	ldr	r3, [r7, #8]
 80154ee:	605a      	str	r2, [r3, #4]
 80154f0:	68bb      	ldr	r3, [r7, #8]
 80154f2:	685b      	ldr	r3, [r3, #4]
 80154f4:	68db      	ldr	r3, [r3, #12]
 80154f6:	4a0c      	ldr	r2, [pc, #48]	@ (8015528 <vTaskSwitchContext+0xc4>)
 80154f8:	6013      	str	r3, [r2, #0]
 80154fa:	4a09      	ldr	r2, [pc, #36]	@ (8015520 <vTaskSwitchContext+0xbc>)
 80154fc:	68fb      	ldr	r3, [r7, #12]
 80154fe:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015500:	4b09      	ldr	r3, [pc, #36]	@ (8015528 <vTaskSwitchContext+0xc4>)
 8015502:	681b      	ldr	r3, [r3, #0]
 8015504:	3354      	adds	r3, #84	@ 0x54
 8015506:	4a09      	ldr	r2, [pc, #36]	@ (801552c <vTaskSwitchContext+0xc8>)
 8015508:	6013      	str	r3, [r2, #0]
}
 801550a:	bf00      	nop
 801550c:	3714      	adds	r7, #20
 801550e:	46bd      	mov	sp, r7
 8015510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015514:	4770      	bx	lr
 8015516:	bf00      	nop
 8015518:	20001a10 	.word	0x20001a10
 801551c:	200019fc 	.word	0x200019fc
 8015520:	200019f0 	.word	0x200019f0
 8015524:	20001518 	.word	0x20001518
 8015528:	20001514 	.word	0x20001514
 801552c:	20000140 	.word	0x20000140

08015530 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8015530:	b580      	push	{r7, lr}
 8015532:	b084      	sub	sp, #16
 8015534:	af00      	add	r7, sp, #0
 8015536:	6078      	str	r0, [r7, #4]
 8015538:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801553a:	687b      	ldr	r3, [r7, #4]
 801553c:	2b00      	cmp	r3, #0
 801553e:	d10b      	bne.n	8015558 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8015540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015544:	f383 8811 	msr	BASEPRI, r3
 8015548:	f3bf 8f6f 	isb	sy
 801554c:	f3bf 8f4f 	dsb	sy
 8015550:	60fb      	str	r3, [r7, #12]
}
 8015552:	bf00      	nop
 8015554:	bf00      	nop
 8015556:	e7fd      	b.n	8015554 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015558:	4b07      	ldr	r3, [pc, #28]	@ (8015578 <vTaskPlaceOnEventList+0x48>)
 801555a:	681b      	ldr	r3, [r3, #0]
 801555c:	3318      	adds	r3, #24
 801555e:	4619      	mov	r1, r3
 8015560:	6878      	ldr	r0, [r7, #4]
 8015562:	f7fe fdd2 	bl	801410a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8015566:	2101      	movs	r1, #1
 8015568:	6838      	ldr	r0, [r7, #0]
 801556a:	f000 fa87 	bl	8015a7c <prvAddCurrentTaskToDelayedList>
}
 801556e:	bf00      	nop
 8015570:	3710      	adds	r7, #16
 8015572:	46bd      	mov	sp, r7
 8015574:	bd80      	pop	{r7, pc}
 8015576:	bf00      	nop
 8015578:	20001514 	.word	0x20001514

0801557c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801557c:	b580      	push	{r7, lr}
 801557e:	b086      	sub	sp, #24
 8015580:	af00      	add	r7, sp, #0
 8015582:	60f8      	str	r0, [r7, #12]
 8015584:	60b9      	str	r1, [r7, #8]
 8015586:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	2b00      	cmp	r3, #0
 801558c:	d10b      	bne.n	80155a6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 801558e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015592:	f383 8811 	msr	BASEPRI, r3
 8015596:	f3bf 8f6f 	isb	sy
 801559a:	f3bf 8f4f 	dsb	sy
 801559e:	617b      	str	r3, [r7, #20]
}
 80155a0:	bf00      	nop
 80155a2:	bf00      	nop
 80155a4:	e7fd      	b.n	80155a2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80155a6:	4b0a      	ldr	r3, [pc, #40]	@ (80155d0 <vTaskPlaceOnEventListRestricted+0x54>)
 80155a8:	681b      	ldr	r3, [r3, #0]
 80155aa:	3318      	adds	r3, #24
 80155ac:	4619      	mov	r1, r3
 80155ae:	68f8      	ldr	r0, [r7, #12]
 80155b0:	f7fe fd87 	bl	80140c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80155b4:	687b      	ldr	r3, [r7, #4]
 80155b6:	2b00      	cmp	r3, #0
 80155b8:	d002      	beq.n	80155c0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80155ba:	f04f 33ff 	mov.w	r3, #4294967295
 80155be:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80155c0:	6879      	ldr	r1, [r7, #4]
 80155c2:	68b8      	ldr	r0, [r7, #8]
 80155c4:	f000 fa5a 	bl	8015a7c <prvAddCurrentTaskToDelayedList>
	}
 80155c8:	bf00      	nop
 80155ca:	3718      	adds	r7, #24
 80155cc:	46bd      	mov	sp, r7
 80155ce:	bd80      	pop	{r7, pc}
 80155d0:	20001514 	.word	0x20001514

080155d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80155d4:	b580      	push	{r7, lr}
 80155d6:	b086      	sub	sp, #24
 80155d8:	af00      	add	r7, sp, #0
 80155da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80155dc:	687b      	ldr	r3, [r7, #4]
 80155de:	68db      	ldr	r3, [r3, #12]
 80155e0:	68db      	ldr	r3, [r3, #12]
 80155e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80155e4:	693b      	ldr	r3, [r7, #16]
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d10b      	bne.n	8015602 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80155ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155ee:	f383 8811 	msr	BASEPRI, r3
 80155f2:	f3bf 8f6f 	isb	sy
 80155f6:	f3bf 8f4f 	dsb	sy
 80155fa:	60fb      	str	r3, [r7, #12]
}
 80155fc:	bf00      	nop
 80155fe:	bf00      	nop
 8015600:	e7fd      	b.n	80155fe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8015602:	693b      	ldr	r3, [r7, #16]
 8015604:	3318      	adds	r3, #24
 8015606:	4618      	mov	r0, r3
 8015608:	f7fe fdb8 	bl	801417c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801560c:	4b1d      	ldr	r3, [pc, #116]	@ (8015684 <xTaskRemoveFromEventList+0xb0>)
 801560e:	681b      	ldr	r3, [r3, #0]
 8015610:	2b00      	cmp	r3, #0
 8015612:	d11d      	bne.n	8015650 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8015614:	693b      	ldr	r3, [r7, #16]
 8015616:	3304      	adds	r3, #4
 8015618:	4618      	mov	r0, r3
 801561a:	f7fe fdaf 	bl	801417c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801561e:	693b      	ldr	r3, [r7, #16]
 8015620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015622:	4b19      	ldr	r3, [pc, #100]	@ (8015688 <xTaskRemoveFromEventList+0xb4>)
 8015624:	681b      	ldr	r3, [r3, #0]
 8015626:	429a      	cmp	r2, r3
 8015628:	d903      	bls.n	8015632 <xTaskRemoveFromEventList+0x5e>
 801562a:	693b      	ldr	r3, [r7, #16]
 801562c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801562e:	4a16      	ldr	r2, [pc, #88]	@ (8015688 <xTaskRemoveFromEventList+0xb4>)
 8015630:	6013      	str	r3, [r2, #0]
 8015632:	693b      	ldr	r3, [r7, #16]
 8015634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015636:	4613      	mov	r3, r2
 8015638:	009b      	lsls	r3, r3, #2
 801563a:	4413      	add	r3, r2
 801563c:	009b      	lsls	r3, r3, #2
 801563e:	4a13      	ldr	r2, [pc, #76]	@ (801568c <xTaskRemoveFromEventList+0xb8>)
 8015640:	441a      	add	r2, r3
 8015642:	693b      	ldr	r3, [r7, #16]
 8015644:	3304      	adds	r3, #4
 8015646:	4619      	mov	r1, r3
 8015648:	4610      	mov	r0, r2
 801564a:	f7fe fd3a 	bl	80140c2 <vListInsertEnd>
 801564e:	e005      	b.n	801565c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8015650:	693b      	ldr	r3, [r7, #16]
 8015652:	3318      	adds	r3, #24
 8015654:	4619      	mov	r1, r3
 8015656:	480e      	ldr	r0, [pc, #56]	@ (8015690 <xTaskRemoveFromEventList+0xbc>)
 8015658:	f7fe fd33 	bl	80140c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801565c:	693b      	ldr	r3, [r7, #16]
 801565e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015660:	4b0c      	ldr	r3, [pc, #48]	@ (8015694 <xTaskRemoveFromEventList+0xc0>)
 8015662:	681b      	ldr	r3, [r3, #0]
 8015664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015666:	429a      	cmp	r2, r3
 8015668:	d905      	bls.n	8015676 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801566a:	2301      	movs	r3, #1
 801566c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801566e:	4b0a      	ldr	r3, [pc, #40]	@ (8015698 <xTaskRemoveFromEventList+0xc4>)
 8015670:	2201      	movs	r2, #1
 8015672:	601a      	str	r2, [r3, #0]
 8015674:	e001      	b.n	801567a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8015676:	2300      	movs	r3, #0
 8015678:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801567a:	697b      	ldr	r3, [r7, #20]
}
 801567c:	4618      	mov	r0, r3
 801567e:	3718      	adds	r7, #24
 8015680:	46bd      	mov	sp, r7
 8015682:	bd80      	pop	{r7, pc}
 8015684:	20001a10 	.word	0x20001a10
 8015688:	200019f0 	.word	0x200019f0
 801568c:	20001518 	.word	0x20001518
 8015690:	200019a8 	.word	0x200019a8
 8015694:	20001514 	.word	0x20001514
 8015698:	200019fc 	.word	0x200019fc

0801569c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801569c:	b480      	push	{r7}
 801569e:	b083      	sub	sp, #12
 80156a0:	af00      	add	r7, sp, #0
 80156a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80156a4:	4b06      	ldr	r3, [pc, #24]	@ (80156c0 <vTaskInternalSetTimeOutState+0x24>)
 80156a6:	681a      	ldr	r2, [r3, #0]
 80156a8:	687b      	ldr	r3, [r7, #4]
 80156aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80156ac:	4b05      	ldr	r3, [pc, #20]	@ (80156c4 <vTaskInternalSetTimeOutState+0x28>)
 80156ae:	681a      	ldr	r2, [r3, #0]
 80156b0:	687b      	ldr	r3, [r7, #4]
 80156b2:	605a      	str	r2, [r3, #4]
}
 80156b4:	bf00      	nop
 80156b6:	370c      	adds	r7, #12
 80156b8:	46bd      	mov	sp, r7
 80156ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156be:	4770      	bx	lr
 80156c0:	20001a00 	.word	0x20001a00
 80156c4:	200019ec 	.word	0x200019ec

080156c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80156c8:	b580      	push	{r7, lr}
 80156ca:	b088      	sub	sp, #32
 80156cc:	af00      	add	r7, sp, #0
 80156ce:	6078      	str	r0, [r7, #4]
 80156d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	2b00      	cmp	r3, #0
 80156d6:	d10b      	bne.n	80156f0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80156d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156dc:	f383 8811 	msr	BASEPRI, r3
 80156e0:	f3bf 8f6f 	isb	sy
 80156e4:	f3bf 8f4f 	dsb	sy
 80156e8:	613b      	str	r3, [r7, #16]
}
 80156ea:	bf00      	nop
 80156ec:	bf00      	nop
 80156ee:	e7fd      	b.n	80156ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80156f0:	683b      	ldr	r3, [r7, #0]
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d10b      	bne.n	801570e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80156f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156fa:	f383 8811 	msr	BASEPRI, r3
 80156fe:	f3bf 8f6f 	isb	sy
 8015702:	f3bf 8f4f 	dsb	sy
 8015706:	60fb      	str	r3, [r7, #12]
}
 8015708:	bf00      	nop
 801570a:	bf00      	nop
 801570c:	e7fd      	b.n	801570a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801570e:	f000 fe93 	bl	8016438 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8015712:	4b1d      	ldr	r3, [pc, #116]	@ (8015788 <xTaskCheckForTimeOut+0xc0>)
 8015714:	681b      	ldr	r3, [r3, #0]
 8015716:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	685b      	ldr	r3, [r3, #4]
 801571c:	69ba      	ldr	r2, [r7, #24]
 801571e:	1ad3      	subs	r3, r2, r3
 8015720:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8015722:	683b      	ldr	r3, [r7, #0]
 8015724:	681b      	ldr	r3, [r3, #0]
 8015726:	f1b3 3fff 	cmp.w	r3, #4294967295
 801572a:	d102      	bne.n	8015732 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801572c:	2300      	movs	r3, #0
 801572e:	61fb      	str	r3, [r7, #28]
 8015730:	e023      	b.n	801577a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8015732:	687b      	ldr	r3, [r7, #4]
 8015734:	681a      	ldr	r2, [r3, #0]
 8015736:	4b15      	ldr	r3, [pc, #84]	@ (801578c <xTaskCheckForTimeOut+0xc4>)
 8015738:	681b      	ldr	r3, [r3, #0]
 801573a:	429a      	cmp	r2, r3
 801573c:	d007      	beq.n	801574e <xTaskCheckForTimeOut+0x86>
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	685b      	ldr	r3, [r3, #4]
 8015742:	69ba      	ldr	r2, [r7, #24]
 8015744:	429a      	cmp	r2, r3
 8015746:	d302      	bcc.n	801574e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8015748:	2301      	movs	r3, #1
 801574a:	61fb      	str	r3, [r7, #28]
 801574c:	e015      	b.n	801577a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801574e:	683b      	ldr	r3, [r7, #0]
 8015750:	681b      	ldr	r3, [r3, #0]
 8015752:	697a      	ldr	r2, [r7, #20]
 8015754:	429a      	cmp	r2, r3
 8015756:	d20b      	bcs.n	8015770 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8015758:	683b      	ldr	r3, [r7, #0]
 801575a:	681a      	ldr	r2, [r3, #0]
 801575c:	697b      	ldr	r3, [r7, #20]
 801575e:	1ad2      	subs	r2, r2, r3
 8015760:	683b      	ldr	r3, [r7, #0]
 8015762:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8015764:	6878      	ldr	r0, [r7, #4]
 8015766:	f7ff ff99 	bl	801569c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801576a:	2300      	movs	r3, #0
 801576c:	61fb      	str	r3, [r7, #28]
 801576e:	e004      	b.n	801577a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8015770:	683b      	ldr	r3, [r7, #0]
 8015772:	2200      	movs	r2, #0
 8015774:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8015776:	2301      	movs	r3, #1
 8015778:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801577a:	f000 fe8f 	bl	801649c <vPortExitCritical>

	return xReturn;
 801577e:	69fb      	ldr	r3, [r7, #28]
}
 8015780:	4618      	mov	r0, r3
 8015782:	3720      	adds	r7, #32
 8015784:	46bd      	mov	sp, r7
 8015786:	bd80      	pop	{r7, pc}
 8015788:	200019ec 	.word	0x200019ec
 801578c:	20001a00 	.word	0x20001a00

08015790 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8015790:	b480      	push	{r7}
 8015792:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8015794:	4b03      	ldr	r3, [pc, #12]	@ (80157a4 <vTaskMissedYield+0x14>)
 8015796:	2201      	movs	r2, #1
 8015798:	601a      	str	r2, [r3, #0]
}
 801579a:	bf00      	nop
 801579c:	46bd      	mov	sp, r7
 801579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157a2:	4770      	bx	lr
 80157a4:	200019fc 	.word	0x200019fc

080157a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80157a8:	b580      	push	{r7, lr}
 80157aa:	b082      	sub	sp, #8
 80157ac:	af00      	add	r7, sp, #0
 80157ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80157b0:	f000 f852 	bl	8015858 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80157b4:	4b06      	ldr	r3, [pc, #24]	@ (80157d0 <prvIdleTask+0x28>)
 80157b6:	681b      	ldr	r3, [r3, #0]
 80157b8:	2b01      	cmp	r3, #1
 80157ba:	d9f9      	bls.n	80157b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80157bc:	4b05      	ldr	r3, [pc, #20]	@ (80157d4 <prvIdleTask+0x2c>)
 80157be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80157c2:	601a      	str	r2, [r3, #0]
 80157c4:	f3bf 8f4f 	dsb	sy
 80157c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80157cc:	e7f0      	b.n	80157b0 <prvIdleTask+0x8>
 80157ce:	bf00      	nop
 80157d0:	20001518 	.word	0x20001518
 80157d4:	e000ed04 	.word	0xe000ed04

080157d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80157d8:	b580      	push	{r7, lr}
 80157da:	b082      	sub	sp, #8
 80157dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80157de:	2300      	movs	r3, #0
 80157e0:	607b      	str	r3, [r7, #4]
 80157e2:	e00c      	b.n	80157fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80157e4:	687a      	ldr	r2, [r7, #4]
 80157e6:	4613      	mov	r3, r2
 80157e8:	009b      	lsls	r3, r3, #2
 80157ea:	4413      	add	r3, r2
 80157ec:	009b      	lsls	r3, r3, #2
 80157ee:	4a12      	ldr	r2, [pc, #72]	@ (8015838 <prvInitialiseTaskLists+0x60>)
 80157f0:	4413      	add	r3, r2
 80157f2:	4618      	mov	r0, r3
 80157f4:	f7fe fc38 	bl	8014068 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	3301      	adds	r3, #1
 80157fc:	607b      	str	r3, [r7, #4]
 80157fe:	687b      	ldr	r3, [r7, #4]
 8015800:	2b37      	cmp	r3, #55	@ 0x37
 8015802:	d9ef      	bls.n	80157e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8015804:	480d      	ldr	r0, [pc, #52]	@ (801583c <prvInitialiseTaskLists+0x64>)
 8015806:	f7fe fc2f 	bl	8014068 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801580a:	480d      	ldr	r0, [pc, #52]	@ (8015840 <prvInitialiseTaskLists+0x68>)
 801580c:	f7fe fc2c 	bl	8014068 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8015810:	480c      	ldr	r0, [pc, #48]	@ (8015844 <prvInitialiseTaskLists+0x6c>)
 8015812:	f7fe fc29 	bl	8014068 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8015816:	480c      	ldr	r0, [pc, #48]	@ (8015848 <prvInitialiseTaskLists+0x70>)
 8015818:	f7fe fc26 	bl	8014068 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801581c:	480b      	ldr	r0, [pc, #44]	@ (801584c <prvInitialiseTaskLists+0x74>)
 801581e:	f7fe fc23 	bl	8014068 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8015822:	4b0b      	ldr	r3, [pc, #44]	@ (8015850 <prvInitialiseTaskLists+0x78>)
 8015824:	4a05      	ldr	r2, [pc, #20]	@ (801583c <prvInitialiseTaskLists+0x64>)
 8015826:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8015828:	4b0a      	ldr	r3, [pc, #40]	@ (8015854 <prvInitialiseTaskLists+0x7c>)
 801582a:	4a05      	ldr	r2, [pc, #20]	@ (8015840 <prvInitialiseTaskLists+0x68>)
 801582c:	601a      	str	r2, [r3, #0]
}
 801582e:	bf00      	nop
 8015830:	3708      	adds	r7, #8
 8015832:	46bd      	mov	sp, r7
 8015834:	bd80      	pop	{r7, pc}
 8015836:	bf00      	nop
 8015838:	20001518 	.word	0x20001518
 801583c:	20001978 	.word	0x20001978
 8015840:	2000198c 	.word	0x2000198c
 8015844:	200019a8 	.word	0x200019a8
 8015848:	200019bc 	.word	0x200019bc
 801584c:	200019d4 	.word	0x200019d4
 8015850:	200019a0 	.word	0x200019a0
 8015854:	200019a4 	.word	0x200019a4

08015858 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8015858:	b580      	push	{r7, lr}
 801585a:	b082      	sub	sp, #8
 801585c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801585e:	e019      	b.n	8015894 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8015860:	f000 fdea 	bl	8016438 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015864:	4b10      	ldr	r3, [pc, #64]	@ (80158a8 <prvCheckTasksWaitingTermination+0x50>)
 8015866:	68db      	ldr	r3, [r3, #12]
 8015868:	68db      	ldr	r3, [r3, #12]
 801586a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801586c:	687b      	ldr	r3, [r7, #4]
 801586e:	3304      	adds	r3, #4
 8015870:	4618      	mov	r0, r3
 8015872:	f7fe fc83 	bl	801417c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8015876:	4b0d      	ldr	r3, [pc, #52]	@ (80158ac <prvCheckTasksWaitingTermination+0x54>)
 8015878:	681b      	ldr	r3, [r3, #0]
 801587a:	3b01      	subs	r3, #1
 801587c:	4a0b      	ldr	r2, [pc, #44]	@ (80158ac <prvCheckTasksWaitingTermination+0x54>)
 801587e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8015880:	4b0b      	ldr	r3, [pc, #44]	@ (80158b0 <prvCheckTasksWaitingTermination+0x58>)
 8015882:	681b      	ldr	r3, [r3, #0]
 8015884:	3b01      	subs	r3, #1
 8015886:	4a0a      	ldr	r2, [pc, #40]	@ (80158b0 <prvCheckTasksWaitingTermination+0x58>)
 8015888:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801588a:	f000 fe07 	bl	801649c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801588e:	6878      	ldr	r0, [r7, #4]
 8015890:	f000 f810 	bl	80158b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8015894:	4b06      	ldr	r3, [pc, #24]	@ (80158b0 <prvCheckTasksWaitingTermination+0x58>)
 8015896:	681b      	ldr	r3, [r3, #0]
 8015898:	2b00      	cmp	r3, #0
 801589a:	d1e1      	bne.n	8015860 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801589c:	bf00      	nop
 801589e:	bf00      	nop
 80158a0:	3708      	adds	r7, #8
 80158a2:	46bd      	mov	sp, r7
 80158a4:	bd80      	pop	{r7, pc}
 80158a6:	bf00      	nop
 80158a8:	200019bc 	.word	0x200019bc
 80158ac:	200019e8 	.word	0x200019e8
 80158b0:	200019d0 	.word	0x200019d0

080158b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80158b4:	b580      	push	{r7, lr}
 80158b6:	b084      	sub	sp, #16
 80158b8:	af00      	add	r7, sp, #0
 80158ba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80158bc:	687b      	ldr	r3, [r7, #4]
 80158be:	3354      	adds	r3, #84	@ 0x54
 80158c0:	4618      	mov	r0, r3
 80158c2:	f003 fbcf 	bl	8019064 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80158cc:	2b00      	cmp	r3, #0
 80158ce:	d108      	bne.n	80158e2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80158d0:	687b      	ldr	r3, [r7, #4]
 80158d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80158d4:	4618      	mov	r0, r3
 80158d6:	f000 ff9f 	bl	8016818 <vPortFree>
				vPortFree( pxTCB );
 80158da:	6878      	ldr	r0, [r7, #4]
 80158dc:	f000 ff9c 	bl	8016818 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80158e0:	e019      	b.n	8015916 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80158e8:	2b01      	cmp	r3, #1
 80158ea:	d103      	bne.n	80158f4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80158ec:	6878      	ldr	r0, [r7, #4]
 80158ee:	f000 ff93 	bl	8016818 <vPortFree>
	}
 80158f2:	e010      	b.n	8015916 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80158f4:	687b      	ldr	r3, [r7, #4]
 80158f6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80158fa:	2b02      	cmp	r3, #2
 80158fc:	d00b      	beq.n	8015916 <prvDeleteTCB+0x62>
	__asm volatile
 80158fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015902:	f383 8811 	msr	BASEPRI, r3
 8015906:	f3bf 8f6f 	isb	sy
 801590a:	f3bf 8f4f 	dsb	sy
 801590e:	60fb      	str	r3, [r7, #12]
}
 8015910:	bf00      	nop
 8015912:	bf00      	nop
 8015914:	e7fd      	b.n	8015912 <prvDeleteTCB+0x5e>
	}
 8015916:	bf00      	nop
 8015918:	3710      	adds	r7, #16
 801591a:	46bd      	mov	sp, r7
 801591c:	bd80      	pop	{r7, pc}
	...

08015920 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015920:	b480      	push	{r7}
 8015922:	b083      	sub	sp, #12
 8015924:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015926:	4b0c      	ldr	r3, [pc, #48]	@ (8015958 <prvResetNextTaskUnblockTime+0x38>)
 8015928:	681b      	ldr	r3, [r3, #0]
 801592a:	681b      	ldr	r3, [r3, #0]
 801592c:	2b00      	cmp	r3, #0
 801592e:	d104      	bne.n	801593a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015930:	4b0a      	ldr	r3, [pc, #40]	@ (801595c <prvResetNextTaskUnblockTime+0x3c>)
 8015932:	f04f 32ff 	mov.w	r2, #4294967295
 8015936:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8015938:	e008      	b.n	801594c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801593a:	4b07      	ldr	r3, [pc, #28]	@ (8015958 <prvResetNextTaskUnblockTime+0x38>)
 801593c:	681b      	ldr	r3, [r3, #0]
 801593e:	68db      	ldr	r3, [r3, #12]
 8015940:	68db      	ldr	r3, [r3, #12]
 8015942:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8015944:	687b      	ldr	r3, [r7, #4]
 8015946:	685b      	ldr	r3, [r3, #4]
 8015948:	4a04      	ldr	r2, [pc, #16]	@ (801595c <prvResetNextTaskUnblockTime+0x3c>)
 801594a:	6013      	str	r3, [r2, #0]
}
 801594c:	bf00      	nop
 801594e:	370c      	adds	r7, #12
 8015950:	46bd      	mov	sp, r7
 8015952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015956:	4770      	bx	lr
 8015958:	200019a0 	.word	0x200019a0
 801595c:	20001a08 	.word	0x20001a08

08015960 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8015960:	b480      	push	{r7}
 8015962:	b083      	sub	sp, #12
 8015964:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8015966:	4b0b      	ldr	r3, [pc, #44]	@ (8015994 <xTaskGetSchedulerState+0x34>)
 8015968:	681b      	ldr	r3, [r3, #0]
 801596a:	2b00      	cmp	r3, #0
 801596c:	d102      	bne.n	8015974 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801596e:	2301      	movs	r3, #1
 8015970:	607b      	str	r3, [r7, #4]
 8015972:	e008      	b.n	8015986 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015974:	4b08      	ldr	r3, [pc, #32]	@ (8015998 <xTaskGetSchedulerState+0x38>)
 8015976:	681b      	ldr	r3, [r3, #0]
 8015978:	2b00      	cmp	r3, #0
 801597a:	d102      	bne.n	8015982 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801597c:	2302      	movs	r3, #2
 801597e:	607b      	str	r3, [r7, #4]
 8015980:	e001      	b.n	8015986 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8015982:	2300      	movs	r3, #0
 8015984:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8015986:	687b      	ldr	r3, [r7, #4]
	}
 8015988:	4618      	mov	r0, r3
 801598a:	370c      	adds	r7, #12
 801598c:	46bd      	mov	sp, r7
 801598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015992:	4770      	bx	lr
 8015994:	200019f4 	.word	0x200019f4
 8015998:	20001a10 	.word	0x20001a10

0801599c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801599c:	b580      	push	{r7, lr}
 801599e:	b086      	sub	sp, #24
 80159a0:	af00      	add	r7, sp, #0
 80159a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80159a4:	687b      	ldr	r3, [r7, #4]
 80159a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80159a8:	2300      	movs	r3, #0
 80159aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	2b00      	cmp	r3, #0
 80159b0:	d058      	beq.n	8015a64 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80159b2:	4b2f      	ldr	r3, [pc, #188]	@ (8015a70 <xTaskPriorityDisinherit+0xd4>)
 80159b4:	681b      	ldr	r3, [r3, #0]
 80159b6:	693a      	ldr	r2, [r7, #16]
 80159b8:	429a      	cmp	r2, r3
 80159ba:	d00b      	beq.n	80159d4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80159bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159c0:	f383 8811 	msr	BASEPRI, r3
 80159c4:	f3bf 8f6f 	isb	sy
 80159c8:	f3bf 8f4f 	dsb	sy
 80159cc:	60fb      	str	r3, [r7, #12]
}
 80159ce:	bf00      	nop
 80159d0:	bf00      	nop
 80159d2:	e7fd      	b.n	80159d0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80159d4:	693b      	ldr	r3, [r7, #16]
 80159d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80159d8:	2b00      	cmp	r3, #0
 80159da:	d10b      	bne.n	80159f4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80159dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159e0:	f383 8811 	msr	BASEPRI, r3
 80159e4:	f3bf 8f6f 	isb	sy
 80159e8:	f3bf 8f4f 	dsb	sy
 80159ec:	60bb      	str	r3, [r7, #8]
}
 80159ee:	bf00      	nop
 80159f0:	bf00      	nop
 80159f2:	e7fd      	b.n	80159f0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80159f4:	693b      	ldr	r3, [r7, #16]
 80159f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80159f8:	1e5a      	subs	r2, r3, #1
 80159fa:	693b      	ldr	r3, [r7, #16]
 80159fc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80159fe:	693b      	ldr	r3, [r7, #16]
 8015a00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015a02:	693b      	ldr	r3, [r7, #16]
 8015a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015a06:	429a      	cmp	r2, r3
 8015a08:	d02c      	beq.n	8015a64 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8015a0a:	693b      	ldr	r3, [r7, #16]
 8015a0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015a0e:	2b00      	cmp	r3, #0
 8015a10:	d128      	bne.n	8015a64 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015a12:	693b      	ldr	r3, [r7, #16]
 8015a14:	3304      	adds	r3, #4
 8015a16:	4618      	mov	r0, r3
 8015a18:	f7fe fbb0 	bl	801417c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8015a1c:	693b      	ldr	r3, [r7, #16]
 8015a1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015a20:	693b      	ldr	r3, [r7, #16]
 8015a22:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015a24:	693b      	ldr	r3, [r7, #16]
 8015a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a28:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015a2c:	693b      	ldr	r3, [r7, #16]
 8015a2e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8015a30:	693b      	ldr	r3, [r7, #16]
 8015a32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015a34:	4b0f      	ldr	r3, [pc, #60]	@ (8015a74 <xTaskPriorityDisinherit+0xd8>)
 8015a36:	681b      	ldr	r3, [r3, #0]
 8015a38:	429a      	cmp	r2, r3
 8015a3a:	d903      	bls.n	8015a44 <xTaskPriorityDisinherit+0xa8>
 8015a3c:	693b      	ldr	r3, [r7, #16]
 8015a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a40:	4a0c      	ldr	r2, [pc, #48]	@ (8015a74 <xTaskPriorityDisinherit+0xd8>)
 8015a42:	6013      	str	r3, [r2, #0]
 8015a44:	693b      	ldr	r3, [r7, #16]
 8015a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015a48:	4613      	mov	r3, r2
 8015a4a:	009b      	lsls	r3, r3, #2
 8015a4c:	4413      	add	r3, r2
 8015a4e:	009b      	lsls	r3, r3, #2
 8015a50:	4a09      	ldr	r2, [pc, #36]	@ (8015a78 <xTaskPriorityDisinherit+0xdc>)
 8015a52:	441a      	add	r2, r3
 8015a54:	693b      	ldr	r3, [r7, #16]
 8015a56:	3304      	adds	r3, #4
 8015a58:	4619      	mov	r1, r3
 8015a5a:	4610      	mov	r0, r2
 8015a5c:	f7fe fb31 	bl	80140c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015a60:	2301      	movs	r3, #1
 8015a62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015a64:	697b      	ldr	r3, [r7, #20]
	}
 8015a66:	4618      	mov	r0, r3
 8015a68:	3718      	adds	r7, #24
 8015a6a:	46bd      	mov	sp, r7
 8015a6c:	bd80      	pop	{r7, pc}
 8015a6e:	bf00      	nop
 8015a70:	20001514 	.word	0x20001514
 8015a74:	200019f0 	.word	0x200019f0
 8015a78:	20001518 	.word	0x20001518

08015a7c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8015a7c:	b580      	push	{r7, lr}
 8015a7e:	b084      	sub	sp, #16
 8015a80:	af00      	add	r7, sp, #0
 8015a82:	6078      	str	r0, [r7, #4]
 8015a84:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8015a86:	4b21      	ldr	r3, [pc, #132]	@ (8015b0c <prvAddCurrentTaskToDelayedList+0x90>)
 8015a88:	681b      	ldr	r3, [r3, #0]
 8015a8a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015a8c:	4b20      	ldr	r3, [pc, #128]	@ (8015b10 <prvAddCurrentTaskToDelayedList+0x94>)
 8015a8e:	681b      	ldr	r3, [r3, #0]
 8015a90:	3304      	adds	r3, #4
 8015a92:	4618      	mov	r0, r3
 8015a94:	f7fe fb72 	bl	801417c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8015a98:	687b      	ldr	r3, [r7, #4]
 8015a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015a9e:	d10a      	bne.n	8015ab6 <prvAddCurrentTaskToDelayedList+0x3a>
 8015aa0:	683b      	ldr	r3, [r7, #0]
 8015aa2:	2b00      	cmp	r3, #0
 8015aa4:	d007      	beq.n	8015ab6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8015b10 <prvAddCurrentTaskToDelayedList+0x94>)
 8015aa8:	681b      	ldr	r3, [r3, #0]
 8015aaa:	3304      	adds	r3, #4
 8015aac:	4619      	mov	r1, r3
 8015aae:	4819      	ldr	r0, [pc, #100]	@ (8015b14 <prvAddCurrentTaskToDelayedList+0x98>)
 8015ab0:	f7fe fb07 	bl	80140c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8015ab4:	e026      	b.n	8015b04 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8015ab6:	68fa      	ldr	r2, [r7, #12]
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	4413      	add	r3, r2
 8015abc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8015abe:	4b14      	ldr	r3, [pc, #80]	@ (8015b10 <prvAddCurrentTaskToDelayedList+0x94>)
 8015ac0:	681b      	ldr	r3, [r3, #0]
 8015ac2:	68ba      	ldr	r2, [r7, #8]
 8015ac4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8015ac6:	68ba      	ldr	r2, [r7, #8]
 8015ac8:	68fb      	ldr	r3, [r7, #12]
 8015aca:	429a      	cmp	r2, r3
 8015acc:	d209      	bcs.n	8015ae2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015ace:	4b12      	ldr	r3, [pc, #72]	@ (8015b18 <prvAddCurrentTaskToDelayedList+0x9c>)
 8015ad0:	681a      	ldr	r2, [r3, #0]
 8015ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8015b10 <prvAddCurrentTaskToDelayedList+0x94>)
 8015ad4:	681b      	ldr	r3, [r3, #0]
 8015ad6:	3304      	adds	r3, #4
 8015ad8:	4619      	mov	r1, r3
 8015ada:	4610      	mov	r0, r2
 8015adc:	f7fe fb15 	bl	801410a <vListInsert>
}
 8015ae0:	e010      	b.n	8015b04 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8015b1c <prvAddCurrentTaskToDelayedList+0xa0>)
 8015ae4:	681a      	ldr	r2, [r3, #0]
 8015ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8015b10 <prvAddCurrentTaskToDelayedList+0x94>)
 8015ae8:	681b      	ldr	r3, [r3, #0]
 8015aea:	3304      	adds	r3, #4
 8015aec:	4619      	mov	r1, r3
 8015aee:	4610      	mov	r0, r2
 8015af0:	f7fe fb0b 	bl	801410a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8015af4:	4b0a      	ldr	r3, [pc, #40]	@ (8015b20 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015af6:	681b      	ldr	r3, [r3, #0]
 8015af8:	68ba      	ldr	r2, [r7, #8]
 8015afa:	429a      	cmp	r2, r3
 8015afc:	d202      	bcs.n	8015b04 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8015afe:	4a08      	ldr	r2, [pc, #32]	@ (8015b20 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015b00:	68bb      	ldr	r3, [r7, #8]
 8015b02:	6013      	str	r3, [r2, #0]
}
 8015b04:	bf00      	nop
 8015b06:	3710      	adds	r7, #16
 8015b08:	46bd      	mov	sp, r7
 8015b0a:	bd80      	pop	{r7, pc}
 8015b0c:	200019ec 	.word	0x200019ec
 8015b10:	20001514 	.word	0x20001514
 8015b14:	200019d4 	.word	0x200019d4
 8015b18:	200019a4 	.word	0x200019a4
 8015b1c:	200019a0 	.word	0x200019a0
 8015b20:	20001a08 	.word	0x20001a08

08015b24 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8015b24:	b580      	push	{r7, lr}
 8015b26:	b08a      	sub	sp, #40	@ 0x28
 8015b28:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8015b2a:	2300      	movs	r3, #0
 8015b2c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8015b2e:	f000 fb13 	bl	8016158 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8015b32:	4b1d      	ldr	r3, [pc, #116]	@ (8015ba8 <xTimerCreateTimerTask+0x84>)
 8015b34:	681b      	ldr	r3, [r3, #0]
 8015b36:	2b00      	cmp	r3, #0
 8015b38:	d021      	beq.n	8015b7e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8015b3a:	2300      	movs	r3, #0
 8015b3c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8015b3e:	2300      	movs	r3, #0
 8015b40:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8015b42:	1d3a      	adds	r2, r7, #4
 8015b44:	f107 0108 	add.w	r1, r7, #8
 8015b48:	f107 030c 	add.w	r3, r7, #12
 8015b4c:	4618      	mov	r0, r3
 8015b4e:	f7fe fa71 	bl	8014034 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8015b52:	6879      	ldr	r1, [r7, #4]
 8015b54:	68bb      	ldr	r3, [r7, #8]
 8015b56:	68fa      	ldr	r2, [r7, #12]
 8015b58:	9202      	str	r2, [sp, #8]
 8015b5a:	9301      	str	r3, [sp, #4]
 8015b5c:	2302      	movs	r3, #2
 8015b5e:	9300      	str	r3, [sp, #0]
 8015b60:	2300      	movs	r3, #0
 8015b62:	460a      	mov	r2, r1
 8015b64:	4911      	ldr	r1, [pc, #68]	@ (8015bac <xTimerCreateTimerTask+0x88>)
 8015b66:	4812      	ldr	r0, [pc, #72]	@ (8015bb0 <xTimerCreateTimerTask+0x8c>)
 8015b68:	f7ff f82c 	bl	8014bc4 <xTaskCreateStatic>
 8015b6c:	4603      	mov	r3, r0
 8015b6e:	4a11      	ldr	r2, [pc, #68]	@ (8015bb4 <xTimerCreateTimerTask+0x90>)
 8015b70:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8015b72:	4b10      	ldr	r3, [pc, #64]	@ (8015bb4 <xTimerCreateTimerTask+0x90>)
 8015b74:	681b      	ldr	r3, [r3, #0]
 8015b76:	2b00      	cmp	r3, #0
 8015b78:	d001      	beq.n	8015b7e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8015b7a:	2301      	movs	r3, #1
 8015b7c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8015b7e:	697b      	ldr	r3, [r7, #20]
 8015b80:	2b00      	cmp	r3, #0
 8015b82:	d10b      	bne.n	8015b9c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8015b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b88:	f383 8811 	msr	BASEPRI, r3
 8015b8c:	f3bf 8f6f 	isb	sy
 8015b90:	f3bf 8f4f 	dsb	sy
 8015b94:	613b      	str	r3, [r7, #16]
}
 8015b96:	bf00      	nop
 8015b98:	bf00      	nop
 8015b9a:	e7fd      	b.n	8015b98 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8015b9c:	697b      	ldr	r3, [r7, #20]
}
 8015b9e:	4618      	mov	r0, r3
 8015ba0:	3718      	adds	r7, #24
 8015ba2:	46bd      	mov	sp, r7
 8015ba4:	bd80      	pop	{r7, pc}
 8015ba6:	bf00      	nop
 8015ba8:	20001a44 	.word	0x20001a44
 8015bac:	0801e5cc 	.word	0x0801e5cc
 8015bb0:	08015cf1 	.word	0x08015cf1
 8015bb4:	20001a48 	.word	0x20001a48

08015bb8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8015bb8:	b580      	push	{r7, lr}
 8015bba:	b08a      	sub	sp, #40	@ 0x28
 8015bbc:	af00      	add	r7, sp, #0
 8015bbe:	60f8      	str	r0, [r7, #12]
 8015bc0:	60b9      	str	r1, [r7, #8]
 8015bc2:	607a      	str	r2, [r7, #4]
 8015bc4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8015bc6:	2300      	movs	r3, #0
 8015bc8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	d10b      	bne.n	8015be8 <xTimerGenericCommand+0x30>
	__asm volatile
 8015bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bd4:	f383 8811 	msr	BASEPRI, r3
 8015bd8:	f3bf 8f6f 	isb	sy
 8015bdc:	f3bf 8f4f 	dsb	sy
 8015be0:	623b      	str	r3, [r7, #32]
}
 8015be2:	bf00      	nop
 8015be4:	bf00      	nop
 8015be6:	e7fd      	b.n	8015be4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8015be8:	4b19      	ldr	r3, [pc, #100]	@ (8015c50 <xTimerGenericCommand+0x98>)
 8015bea:	681b      	ldr	r3, [r3, #0]
 8015bec:	2b00      	cmp	r3, #0
 8015bee:	d02a      	beq.n	8015c46 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8015bf0:	68bb      	ldr	r3, [r7, #8]
 8015bf2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8015bf4:	687b      	ldr	r3, [r7, #4]
 8015bf6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8015bf8:	68fb      	ldr	r3, [r7, #12]
 8015bfa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8015bfc:	68bb      	ldr	r3, [r7, #8]
 8015bfe:	2b05      	cmp	r3, #5
 8015c00:	dc18      	bgt.n	8015c34 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8015c02:	f7ff fead 	bl	8015960 <xTaskGetSchedulerState>
 8015c06:	4603      	mov	r3, r0
 8015c08:	2b02      	cmp	r3, #2
 8015c0a:	d109      	bne.n	8015c20 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8015c0c:	4b10      	ldr	r3, [pc, #64]	@ (8015c50 <xTimerGenericCommand+0x98>)
 8015c0e:	6818      	ldr	r0, [r3, #0]
 8015c10:	f107 0110 	add.w	r1, r7, #16
 8015c14:	2300      	movs	r3, #0
 8015c16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015c18:	f7fe fbe4 	bl	80143e4 <xQueueGenericSend>
 8015c1c:	6278      	str	r0, [r7, #36]	@ 0x24
 8015c1e:	e012      	b.n	8015c46 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8015c20:	4b0b      	ldr	r3, [pc, #44]	@ (8015c50 <xTimerGenericCommand+0x98>)
 8015c22:	6818      	ldr	r0, [r3, #0]
 8015c24:	f107 0110 	add.w	r1, r7, #16
 8015c28:	2300      	movs	r3, #0
 8015c2a:	2200      	movs	r2, #0
 8015c2c:	f7fe fbda 	bl	80143e4 <xQueueGenericSend>
 8015c30:	6278      	str	r0, [r7, #36]	@ 0x24
 8015c32:	e008      	b.n	8015c46 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8015c34:	4b06      	ldr	r3, [pc, #24]	@ (8015c50 <xTimerGenericCommand+0x98>)
 8015c36:	6818      	ldr	r0, [r3, #0]
 8015c38:	f107 0110 	add.w	r1, r7, #16
 8015c3c:	2300      	movs	r3, #0
 8015c3e:	683a      	ldr	r2, [r7, #0]
 8015c40:	f7fe fcd2 	bl	80145e8 <xQueueGenericSendFromISR>
 8015c44:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8015c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8015c48:	4618      	mov	r0, r3
 8015c4a:	3728      	adds	r7, #40	@ 0x28
 8015c4c:	46bd      	mov	sp, r7
 8015c4e:	bd80      	pop	{r7, pc}
 8015c50:	20001a44 	.word	0x20001a44

08015c54 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8015c54:	b580      	push	{r7, lr}
 8015c56:	b088      	sub	sp, #32
 8015c58:	af02      	add	r7, sp, #8
 8015c5a:	6078      	str	r0, [r7, #4]
 8015c5c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015c5e:	4b23      	ldr	r3, [pc, #140]	@ (8015cec <prvProcessExpiredTimer+0x98>)
 8015c60:	681b      	ldr	r3, [r3, #0]
 8015c62:	68db      	ldr	r3, [r3, #12]
 8015c64:	68db      	ldr	r3, [r3, #12]
 8015c66:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015c68:	697b      	ldr	r3, [r7, #20]
 8015c6a:	3304      	adds	r3, #4
 8015c6c:	4618      	mov	r0, r3
 8015c6e:	f7fe fa85 	bl	801417c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015c72:	697b      	ldr	r3, [r7, #20]
 8015c74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015c78:	f003 0304 	and.w	r3, r3, #4
 8015c7c:	2b00      	cmp	r3, #0
 8015c7e:	d023      	beq.n	8015cc8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8015c80:	697b      	ldr	r3, [r7, #20]
 8015c82:	699a      	ldr	r2, [r3, #24]
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	18d1      	adds	r1, r2, r3
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	683a      	ldr	r2, [r7, #0]
 8015c8c:	6978      	ldr	r0, [r7, #20]
 8015c8e:	f000 f8d5 	bl	8015e3c <prvInsertTimerInActiveList>
 8015c92:	4603      	mov	r3, r0
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	d020      	beq.n	8015cda <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015c98:	2300      	movs	r3, #0
 8015c9a:	9300      	str	r3, [sp, #0]
 8015c9c:	2300      	movs	r3, #0
 8015c9e:	687a      	ldr	r2, [r7, #4]
 8015ca0:	2100      	movs	r1, #0
 8015ca2:	6978      	ldr	r0, [r7, #20]
 8015ca4:	f7ff ff88 	bl	8015bb8 <xTimerGenericCommand>
 8015ca8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8015caa:	693b      	ldr	r3, [r7, #16]
 8015cac:	2b00      	cmp	r3, #0
 8015cae:	d114      	bne.n	8015cda <prvProcessExpiredTimer+0x86>
	__asm volatile
 8015cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015cb4:	f383 8811 	msr	BASEPRI, r3
 8015cb8:	f3bf 8f6f 	isb	sy
 8015cbc:	f3bf 8f4f 	dsb	sy
 8015cc0:	60fb      	str	r3, [r7, #12]
}
 8015cc2:	bf00      	nop
 8015cc4:	bf00      	nop
 8015cc6:	e7fd      	b.n	8015cc4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015cc8:	697b      	ldr	r3, [r7, #20]
 8015cca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015cce:	f023 0301 	bic.w	r3, r3, #1
 8015cd2:	b2da      	uxtb	r2, r3
 8015cd4:	697b      	ldr	r3, [r7, #20]
 8015cd6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015cda:	697b      	ldr	r3, [r7, #20]
 8015cdc:	6a1b      	ldr	r3, [r3, #32]
 8015cde:	6978      	ldr	r0, [r7, #20]
 8015ce0:	4798      	blx	r3
}
 8015ce2:	bf00      	nop
 8015ce4:	3718      	adds	r7, #24
 8015ce6:	46bd      	mov	sp, r7
 8015ce8:	bd80      	pop	{r7, pc}
 8015cea:	bf00      	nop
 8015cec:	20001a3c 	.word	0x20001a3c

08015cf0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8015cf0:	b580      	push	{r7, lr}
 8015cf2:	b084      	sub	sp, #16
 8015cf4:	af00      	add	r7, sp, #0
 8015cf6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015cf8:	f107 0308 	add.w	r3, r7, #8
 8015cfc:	4618      	mov	r0, r3
 8015cfe:	f000 f859 	bl	8015db4 <prvGetNextExpireTime>
 8015d02:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8015d04:	68bb      	ldr	r3, [r7, #8]
 8015d06:	4619      	mov	r1, r3
 8015d08:	68f8      	ldr	r0, [r7, #12]
 8015d0a:	f000 f805 	bl	8015d18 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8015d0e:	f000 f8d7 	bl	8015ec0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015d12:	bf00      	nop
 8015d14:	e7f0      	b.n	8015cf8 <prvTimerTask+0x8>
	...

08015d18 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8015d18:	b580      	push	{r7, lr}
 8015d1a:	b084      	sub	sp, #16
 8015d1c:	af00      	add	r7, sp, #0
 8015d1e:	6078      	str	r0, [r7, #4]
 8015d20:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8015d22:	f7ff fa29 	bl	8015178 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015d26:	f107 0308 	add.w	r3, r7, #8
 8015d2a:	4618      	mov	r0, r3
 8015d2c:	f000 f866 	bl	8015dfc <prvSampleTimeNow>
 8015d30:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8015d32:	68bb      	ldr	r3, [r7, #8]
 8015d34:	2b00      	cmp	r3, #0
 8015d36:	d130      	bne.n	8015d9a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015d38:	683b      	ldr	r3, [r7, #0]
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	d10a      	bne.n	8015d54 <prvProcessTimerOrBlockTask+0x3c>
 8015d3e:	687a      	ldr	r2, [r7, #4]
 8015d40:	68fb      	ldr	r3, [r7, #12]
 8015d42:	429a      	cmp	r2, r3
 8015d44:	d806      	bhi.n	8015d54 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8015d46:	f7ff fa25 	bl	8015194 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8015d4a:	68f9      	ldr	r1, [r7, #12]
 8015d4c:	6878      	ldr	r0, [r7, #4]
 8015d4e:	f7ff ff81 	bl	8015c54 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8015d52:	e024      	b.n	8015d9e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8015d54:	683b      	ldr	r3, [r7, #0]
 8015d56:	2b00      	cmp	r3, #0
 8015d58:	d008      	beq.n	8015d6c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8015d5a:	4b13      	ldr	r3, [pc, #76]	@ (8015da8 <prvProcessTimerOrBlockTask+0x90>)
 8015d5c:	681b      	ldr	r3, [r3, #0]
 8015d5e:	681b      	ldr	r3, [r3, #0]
 8015d60:	2b00      	cmp	r3, #0
 8015d62:	d101      	bne.n	8015d68 <prvProcessTimerOrBlockTask+0x50>
 8015d64:	2301      	movs	r3, #1
 8015d66:	e000      	b.n	8015d6a <prvProcessTimerOrBlockTask+0x52>
 8015d68:	2300      	movs	r3, #0
 8015d6a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8015d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8015dac <prvProcessTimerOrBlockTask+0x94>)
 8015d6e:	6818      	ldr	r0, [r3, #0]
 8015d70:	687a      	ldr	r2, [r7, #4]
 8015d72:	68fb      	ldr	r3, [r7, #12]
 8015d74:	1ad3      	subs	r3, r2, r3
 8015d76:	683a      	ldr	r2, [r7, #0]
 8015d78:	4619      	mov	r1, r3
 8015d7a:	f7fe feef 	bl	8014b5c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8015d7e:	f7ff fa09 	bl	8015194 <xTaskResumeAll>
 8015d82:	4603      	mov	r3, r0
 8015d84:	2b00      	cmp	r3, #0
 8015d86:	d10a      	bne.n	8015d9e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8015d88:	4b09      	ldr	r3, [pc, #36]	@ (8015db0 <prvProcessTimerOrBlockTask+0x98>)
 8015d8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015d8e:	601a      	str	r2, [r3, #0]
 8015d90:	f3bf 8f4f 	dsb	sy
 8015d94:	f3bf 8f6f 	isb	sy
}
 8015d98:	e001      	b.n	8015d9e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8015d9a:	f7ff f9fb 	bl	8015194 <xTaskResumeAll>
}
 8015d9e:	bf00      	nop
 8015da0:	3710      	adds	r7, #16
 8015da2:	46bd      	mov	sp, r7
 8015da4:	bd80      	pop	{r7, pc}
 8015da6:	bf00      	nop
 8015da8:	20001a40 	.word	0x20001a40
 8015dac:	20001a44 	.word	0x20001a44
 8015db0:	e000ed04 	.word	0xe000ed04

08015db4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8015db4:	b480      	push	{r7}
 8015db6:	b085      	sub	sp, #20
 8015db8:	af00      	add	r7, sp, #0
 8015dba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8015dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8015df8 <prvGetNextExpireTime+0x44>)
 8015dbe:	681b      	ldr	r3, [r3, #0]
 8015dc0:	681b      	ldr	r3, [r3, #0]
 8015dc2:	2b00      	cmp	r3, #0
 8015dc4:	d101      	bne.n	8015dca <prvGetNextExpireTime+0x16>
 8015dc6:	2201      	movs	r2, #1
 8015dc8:	e000      	b.n	8015dcc <prvGetNextExpireTime+0x18>
 8015dca:	2200      	movs	r2, #0
 8015dcc:	687b      	ldr	r3, [r7, #4]
 8015dce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	681b      	ldr	r3, [r3, #0]
 8015dd4:	2b00      	cmp	r3, #0
 8015dd6:	d105      	bne.n	8015de4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015dd8:	4b07      	ldr	r3, [pc, #28]	@ (8015df8 <prvGetNextExpireTime+0x44>)
 8015dda:	681b      	ldr	r3, [r3, #0]
 8015ddc:	68db      	ldr	r3, [r3, #12]
 8015dde:	681b      	ldr	r3, [r3, #0]
 8015de0:	60fb      	str	r3, [r7, #12]
 8015de2:	e001      	b.n	8015de8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8015de4:	2300      	movs	r3, #0
 8015de6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8015de8:	68fb      	ldr	r3, [r7, #12]
}
 8015dea:	4618      	mov	r0, r3
 8015dec:	3714      	adds	r7, #20
 8015dee:	46bd      	mov	sp, r7
 8015df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015df4:	4770      	bx	lr
 8015df6:	bf00      	nop
 8015df8:	20001a3c 	.word	0x20001a3c

08015dfc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8015dfc:	b580      	push	{r7, lr}
 8015dfe:	b084      	sub	sp, #16
 8015e00:	af00      	add	r7, sp, #0
 8015e02:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8015e04:	f7ff fa64 	bl	80152d0 <xTaskGetTickCount>
 8015e08:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8015e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8015e38 <prvSampleTimeNow+0x3c>)
 8015e0c:	681b      	ldr	r3, [r3, #0]
 8015e0e:	68fa      	ldr	r2, [r7, #12]
 8015e10:	429a      	cmp	r2, r3
 8015e12:	d205      	bcs.n	8015e20 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8015e14:	f000 f93a 	bl	801608c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	2201      	movs	r2, #1
 8015e1c:	601a      	str	r2, [r3, #0]
 8015e1e:	e002      	b.n	8015e26 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8015e20:	687b      	ldr	r3, [r7, #4]
 8015e22:	2200      	movs	r2, #0
 8015e24:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8015e26:	4a04      	ldr	r2, [pc, #16]	@ (8015e38 <prvSampleTimeNow+0x3c>)
 8015e28:	68fb      	ldr	r3, [r7, #12]
 8015e2a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8015e2c:	68fb      	ldr	r3, [r7, #12]
}
 8015e2e:	4618      	mov	r0, r3
 8015e30:	3710      	adds	r7, #16
 8015e32:	46bd      	mov	sp, r7
 8015e34:	bd80      	pop	{r7, pc}
 8015e36:	bf00      	nop
 8015e38:	20001a4c 	.word	0x20001a4c

08015e3c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8015e3c:	b580      	push	{r7, lr}
 8015e3e:	b086      	sub	sp, #24
 8015e40:	af00      	add	r7, sp, #0
 8015e42:	60f8      	str	r0, [r7, #12]
 8015e44:	60b9      	str	r1, [r7, #8]
 8015e46:	607a      	str	r2, [r7, #4]
 8015e48:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8015e4a:	2300      	movs	r3, #0
 8015e4c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8015e4e:	68fb      	ldr	r3, [r7, #12]
 8015e50:	68ba      	ldr	r2, [r7, #8]
 8015e52:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015e54:	68fb      	ldr	r3, [r7, #12]
 8015e56:	68fa      	ldr	r2, [r7, #12]
 8015e58:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8015e5a:	68ba      	ldr	r2, [r7, #8]
 8015e5c:	687b      	ldr	r3, [r7, #4]
 8015e5e:	429a      	cmp	r2, r3
 8015e60:	d812      	bhi.n	8015e88 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015e62:	687a      	ldr	r2, [r7, #4]
 8015e64:	683b      	ldr	r3, [r7, #0]
 8015e66:	1ad2      	subs	r2, r2, r3
 8015e68:	68fb      	ldr	r3, [r7, #12]
 8015e6a:	699b      	ldr	r3, [r3, #24]
 8015e6c:	429a      	cmp	r2, r3
 8015e6e:	d302      	bcc.n	8015e76 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8015e70:	2301      	movs	r3, #1
 8015e72:	617b      	str	r3, [r7, #20]
 8015e74:	e01b      	b.n	8015eae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8015e76:	4b10      	ldr	r3, [pc, #64]	@ (8015eb8 <prvInsertTimerInActiveList+0x7c>)
 8015e78:	681a      	ldr	r2, [r3, #0]
 8015e7a:	68fb      	ldr	r3, [r7, #12]
 8015e7c:	3304      	adds	r3, #4
 8015e7e:	4619      	mov	r1, r3
 8015e80:	4610      	mov	r0, r2
 8015e82:	f7fe f942 	bl	801410a <vListInsert>
 8015e86:	e012      	b.n	8015eae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8015e88:	687a      	ldr	r2, [r7, #4]
 8015e8a:	683b      	ldr	r3, [r7, #0]
 8015e8c:	429a      	cmp	r2, r3
 8015e8e:	d206      	bcs.n	8015e9e <prvInsertTimerInActiveList+0x62>
 8015e90:	68ba      	ldr	r2, [r7, #8]
 8015e92:	683b      	ldr	r3, [r7, #0]
 8015e94:	429a      	cmp	r2, r3
 8015e96:	d302      	bcc.n	8015e9e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8015e98:	2301      	movs	r3, #1
 8015e9a:	617b      	str	r3, [r7, #20]
 8015e9c:	e007      	b.n	8015eae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8015e9e:	4b07      	ldr	r3, [pc, #28]	@ (8015ebc <prvInsertTimerInActiveList+0x80>)
 8015ea0:	681a      	ldr	r2, [r3, #0]
 8015ea2:	68fb      	ldr	r3, [r7, #12]
 8015ea4:	3304      	adds	r3, #4
 8015ea6:	4619      	mov	r1, r3
 8015ea8:	4610      	mov	r0, r2
 8015eaa:	f7fe f92e 	bl	801410a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8015eae:	697b      	ldr	r3, [r7, #20]
}
 8015eb0:	4618      	mov	r0, r3
 8015eb2:	3718      	adds	r7, #24
 8015eb4:	46bd      	mov	sp, r7
 8015eb6:	bd80      	pop	{r7, pc}
 8015eb8:	20001a40 	.word	0x20001a40
 8015ebc:	20001a3c 	.word	0x20001a3c

08015ec0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8015ec0:	b580      	push	{r7, lr}
 8015ec2:	b08e      	sub	sp, #56	@ 0x38
 8015ec4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015ec6:	e0ce      	b.n	8016066 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	2b00      	cmp	r3, #0
 8015ecc:	da19      	bge.n	8015f02 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8015ece:	1d3b      	adds	r3, r7, #4
 8015ed0:	3304      	adds	r3, #4
 8015ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8015ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d10b      	bne.n	8015ef2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8015eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ede:	f383 8811 	msr	BASEPRI, r3
 8015ee2:	f3bf 8f6f 	isb	sy
 8015ee6:	f3bf 8f4f 	dsb	sy
 8015eea:	61fb      	str	r3, [r7, #28]
}
 8015eec:	bf00      	nop
 8015eee:	bf00      	nop
 8015ef0:	e7fd      	b.n	8015eee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8015ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ef4:	681b      	ldr	r3, [r3, #0]
 8015ef6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015ef8:	6850      	ldr	r0, [r2, #4]
 8015efa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015efc:	6892      	ldr	r2, [r2, #8]
 8015efe:	4611      	mov	r1, r2
 8015f00:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	f2c0 80ae 	blt.w	8016066 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8015f0a:	68fb      	ldr	r3, [r7, #12]
 8015f0c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8015f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f10:	695b      	ldr	r3, [r3, #20]
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	d004      	beq.n	8015f20 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f18:	3304      	adds	r3, #4
 8015f1a:	4618      	mov	r0, r3
 8015f1c:	f7fe f92e 	bl	801417c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015f20:	463b      	mov	r3, r7
 8015f22:	4618      	mov	r0, r3
 8015f24:	f7ff ff6a 	bl	8015dfc <prvSampleTimeNow>
 8015f28:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8015f2a:	687b      	ldr	r3, [r7, #4]
 8015f2c:	2b09      	cmp	r3, #9
 8015f2e:	f200 8097 	bhi.w	8016060 <prvProcessReceivedCommands+0x1a0>
 8015f32:	a201      	add	r2, pc, #4	@ (adr r2, 8015f38 <prvProcessReceivedCommands+0x78>)
 8015f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015f38:	08015f61 	.word	0x08015f61
 8015f3c:	08015f61 	.word	0x08015f61
 8015f40:	08015f61 	.word	0x08015f61
 8015f44:	08015fd7 	.word	0x08015fd7
 8015f48:	08015feb 	.word	0x08015feb
 8015f4c:	08016037 	.word	0x08016037
 8015f50:	08015f61 	.word	0x08015f61
 8015f54:	08015f61 	.word	0x08015f61
 8015f58:	08015fd7 	.word	0x08015fd7
 8015f5c:	08015feb 	.word	0x08015feb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015f66:	f043 0301 	orr.w	r3, r3, #1
 8015f6a:	b2da      	uxtb	r2, r3
 8015f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8015f72:	68ba      	ldr	r2, [r7, #8]
 8015f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f76:	699b      	ldr	r3, [r3, #24]
 8015f78:	18d1      	adds	r1, r2, r3
 8015f7a:	68bb      	ldr	r3, [r7, #8]
 8015f7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015f7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015f80:	f7ff ff5c 	bl	8015e3c <prvInsertTimerInActiveList>
 8015f84:	4603      	mov	r3, r0
 8015f86:	2b00      	cmp	r3, #0
 8015f88:	d06c      	beq.n	8016064 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f8c:	6a1b      	ldr	r3, [r3, #32]
 8015f8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015f90:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015f98:	f003 0304 	and.w	r3, r3, #4
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	d061      	beq.n	8016064 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8015fa0:	68ba      	ldr	r2, [r7, #8]
 8015fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fa4:	699b      	ldr	r3, [r3, #24]
 8015fa6:	441a      	add	r2, r3
 8015fa8:	2300      	movs	r3, #0
 8015faa:	9300      	str	r3, [sp, #0]
 8015fac:	2300      	movs	r3, #0
 8015fae:	2100      	movs	r1, #0
 8015fb0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015fb2:	f7ff fe01 	bl	8015bb8 <xTimerGenericCommand>
 8015fb6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8015fb8:	6a3b      	ldr	r3, [r7, #32]
 8015fba:	2b00      	cmp	r3, #0
 8015fbc:	d152      	bne.n	8016064 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8015fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fc2:	f383 8811 	msr	BASEPRI, r3
 8015fc6:	f3bf 8f6f 	isb	sy
 8015fca:	f3bf 8f4f 	dsb	sy
 8015fce:	61bb      	str	r3, [r7, #24]
}
 8015fd0:	bf00      	nop
 8015fd2:	bf00      	nop
 8015fd4:	e7fd      	b.n	8015fd2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fd8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015fdc:	f023 0301 	bic.w	r3, r3, #1
 8015fe0:	b2da      	uxtb	r2, r3
 8015fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fe4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8015fe8:	e03d      	b.n	8016066 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015ff0:	f043 0301 	orr.w	r3, r3, #1
 8015ff4:	b2da      	uxtb	r2, r3
 8015ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ff8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8015ffc:	68ba      	ldr	r2, [r7, #8]
 8015ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016000:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8016002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016004:	699b      	ldr	r3, [r3, #24]
 8016006:	2b00      	cmp	r3, #0
 8016008:	d10b      	bne.n	8016022 <prvProcessReceivedCommands+0x162>
	__asm volatile
 801600a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801600e:	f383 8811 	msr	BASEPRI, r3
 8016012:	f3bf 8f6f 	isb	sy
 8016016:	f3bf 8f4f 	dsb	sy
 801601a:	617b      	str	r3, [r7, #20]
}
 801601c:	bf00      	nop
 801601e:	bf00      	nop
 8016020:	e7fd      	b.n	801601e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8016022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016024:	699a      	ldr	r2, [r3, #24]
 8016026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016028:	18d1      	adds	r1, r2, r3
 801602a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801602c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801602e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016030:	f7ff ff04 	bl	8015e3c <prvInsertTimerInActiveList>
					break;
 8016034:	e017      	b.n	8016066 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8016036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016038:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801603c:	f003 0302 	and.w	r3, r3, #2
 8016040:	2b00      	cmp	r3, #0
 8016042:	d103      	bne.n	801604c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8016044:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016046:	f000 fbe7 	bl	8016818 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801604a:	e00c      	b.n	8016066 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801604c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801604e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016052:	f023 0301 	bic.w	r3, r3, #1
 8016056:	b2da      	uxtb	r2, r3
 8016058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801605a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801605e:	e002      	b.n	8016066 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8016060:	bf00      	nop
 8016062:	e000      	b.n	8016066 <prvProcessReceivedCommands+0x1a6>
					break;
 8016064:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8016066:	4b08      	ldr	r3, [pc, #32]	@ (8016088 <prvProcessReceivedCommands+0x1c8>)
 8016068:	681b      	ldr	r3, [r3, #0]
 801606a:	1d39      	adds	r1, r7, #4
 801606c:	2200      	movs	r2, #0
 801606e:	4618      	mov	r0, r3
 8016070:	f7fe fb58 	bl	8014724 <xQueueReceive>
 8016074:	4603      	mov	r3, r0
 8016076:	2b00      	cmp	r3, #0
 8016078:	f47f af26 	bne.w	8015ec8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801607c:	bf00      	nop
 801607e:	bf00      	nop
 8016080:	3730      	adds	r7, #48	@ 0x30
 8016082:	46bd      	mov	sp, r7
 8016084:	bd80      	pop	{r7, pc}
 8016086:	bf00      	nop
 8016088:	20001a44 	.word	0x20001a44

0801608c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801608c:	b580      	push	{r7, lr}
 801608e:	b088      	sub	sp, #32
 8016090:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8016092:	e049      	b.n	8016128 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8016094:	4b2e      	ldr	r3, [pc, #184]	@ (8016150 <prvSwitchTimerLists+0xc4>)
 8016096:	681b      	ldr	r3, [r3, #0]
 8016098:	68db      	ldr	r3, [r3, #12]
 801609a:	681b      	ldr	r3, [r3, #0]
 801609c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801609e:	4b2c      	ldr	r3, [pc, #176]	@ (8016150 <prvSwitchTimerLists+0xc4>)
 80160a0:	681b      	ldr	r3, [r3, #0]
 80160a2:	68db      	ldr	r3, [r3, #12]
 80160a4:	68db      	ldr	r3, [r3, #12]
 80160a6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80160a8:	68fb      	ldr	r3, [r7, #12]
 80160aa:	3304      	adds	r3, #4
 80160ac:	4618      	mov	r0, r3
 80160ae:	f7fe f865 	bl	801417c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80160b2:	68fb      	ldr	r3, [r7, #12]
 80160b4:	6a1b      	ldr	r3, [r3, #32]
 80160b6:	68f8      	ldr	r0, [r7, #12]
 80160b8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80160ba:	68fb      	ldr	r3, [r7, #12]
 80160bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80160c0:	f003 0304 	and.w	r3, r3, #4
 80160c4:	2b00      	cmp	r3, #0
 80160c6:	d02f      	beq.n	8016128 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80160c8:	68fb      	ldr	r3, [r7, #12]
 80160ca:	699b      	ldr	r3, [r3, #24]
 80160cc:	693a      	ldr	r2, [r7, #16]
 80160ce:	4413      	add	r3, r2
 80160d0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80160d2:	68ba      	ldr	r2, [r7, #8]
 80160d4:	693b      	ldr	r3, [r7, #16]
 80160d6:	429a      	cmp	r2, r3
 80160d8:	d90e      	bls.n	80160f8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80160da:	68fb      	ldr	r3, [r7, #12]
 80160dc:	68ba      	ldr	r2, [r7, #8]
 80160de:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80160e0:	68fb      	ldr	r3, [r7, #12]
 80160e2:	68fa      	ldr	r2, [r7, #12]
 80160e4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80160e6:	4b1a      	ldr	r3, [pc, #104]	@ (8016150 <prvSwitchTimerLists+0xc4>)
 80160e8:	681a      	ldr	r2, [r3, #0]
 80160ea:	68fb      	ldr	r3, [r7, #12]
 80160ec:	3304      	adds	r3, #4
 80160ee:	4619      	mov	r1, r3
 80160f0:	4610      	mov	r0, r2
 80160f2:	f7fe f80a 	bl	801410a <vListInsert>
 80160f6:	e017      	b.n	8016128 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80160f8:	2300      	movs	r3, #0
 80160fa:	9300      	str	r3, [sp, #0]
 80160fc:	2300      	movs	r3, #0
 80160fe:	693a      	ldr	r2, [r7, #16]
 8016100:	2100      	movs	r1, #0
 8016102:	68f8      	ldr	r0, [r7, #12]
 8016104:	f7ff fd58 	bl	8015bb8 <xTimerGenericCommand>
 8016108:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	2b00      	cmp	r3, #0
 801610e:	d10b      	bne.n	8016128 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8016110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016114:	f383 8811 	msr	BASEPRI, r3
 8016118:	f3bf 8f6f 	isb	sy
 801611c:	f3bf 8f4f 	dsb	sy
 8016120:	603b      	str	r3, [r7, #0]
}
 8016122:	bf00      	nop
 8016124:	bf00      	nop
 8016126:	e7fd      	b.n	8016124 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8016128:	4b09      	ldr	r3, [pc, #36]	@ (8016150 <prvSwitchTimerLists+0xc4>)
 801612a:	681b      	ldr	r3, [r3, #0]
 801612c:	681b      	ldr	r3, [r3, #0]
 801612e:	2b00      	cmp	r3, #0
 8016130:	d1b0      	bne.n	8016094 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8016132:	4b07      	ldr	r3, [pc, #28]	@ (8016150 <prvSwitchTimerLists+0xc4>)
 8016134:	681b      	ldr	r3, [r3, #0]
 8016136:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8016138:	4b06      	ldr	r3, [pc, #24]	@ (8016154 <prvSwitchTimerLists+0xc8>)
 801613a:	681b      	ldr	r3, [r3, #0]
 801613c:	4a04      	ldr	r2, [pc, #16]	@ (8016150 <prvSwitchTimerLists+0xc4>)
 801613e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8016140:	4a04      	ldr	r2, [pc, #16]	@ (8016154 <prvSwitchTimerLists+0xc8>)
 8016142:	697b      	ldr	r3, [r7, #20]
 8016144:	6013      	str	r3, [r2, #0]
}
 8016146:	bf00      	nop
 8016148:	3718      	adds	r7, #24
 801614a:	46bd      	mov	sp, r7
 801614c:	bd80      	pop	{r7, pc}
 801614e:	bf00      	nop
 8016150:	20001a3c 	.word	0x20001a3c
 8016154:	20001a40 	.word	0x20001a40

08016158 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8016158:	b580      	push	{r7, lr}
 801615a:	b082      	sub	sp, #8
 801615c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801615e:	f000 f96b 	bl	8016438 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8016162:	4b15      	ldr	r3, [pc, #84]	@ (80161b8 <prvCheckForValidListAndQueue+0x60>)
 8016164:	681b      	ldr	r3, [r3, #0]
 8016166:	2b00      	cmp	r3, #0
 8016168:	d120      	bne.n	80161ac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801616a:	4814      	ldr	r0, [pc, #80]	@ (80161bc <prvCheckForValidListAndQueue+0x64>)
 801616c:	f7fd ff7c 	bl	8014068 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8016170:	4813      	ldr	r0, [pc, #76]	@ (80161c0 <prvCheckForValidListAndQueue+0x68>)
 8016172:	f7fd ff79 	bl	8014068 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8016176:	4b13      	ldr	r3, [pc, #76]	@ (80161c4 <prvCheckForValidListAndQueue+0x6c>)
 8016178:	4a10      	ldr	r2, [pc, #64]	@ (80161bc <prvCheckForValidListAndQueue+0x64>)
 801617a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801617c:	4b12      	ldr	r3, [pc, #72]	@ (80161c8 <prvCheckForValidListAndQueue+0x70>)
 801617e:	4a10      	ldr	r2, [pc, #64]	@ (80161c0 <prvCheckForValidListAndQueue+0x68>)
 8016180:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8016182:	2300      	movs	r3, #0
 8016184:	9300      	str	r3, [sp, #0]
 8016186:	4b11      	ldr	r3, [pc, #68]	@ (80161cc <prvCheckForValidListAndQueue+0x74>)
 8016188:	4a11      	ldr	r2, [pc, #68]	@ (80161d0 <prvCheckForValidListAndQueue+0x78>)
 801618a:	2110      	movs	r1, #16
 801618c:	200a      	movs	r0, #10
 801618e:	f7fe f889 	bl	80142a4 <xQueueGenericCreateStatic>
 8016192:	4603      	mov	r3, r0
 8016194:	4a08      	ldr	r2, [pc, #32]	@ (80161b8 <prvCheckForValidListAndQueue+0x60>)
 8016196:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8016198:	4b07      	ldr	r3, [pc, #28]	@ (80161b8 <prvCheckForValidListAndQueue+0x60>)
 801619a:	681b      	ldr	r3, [r3, #0]
 801619c:	2b00      	cmp	r3, #0
 801619e:	d005      	beq.n	80161ac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80161a0:	4b05      	ldr	r3, [pc, #20]	@ (80161b8 <prvCheckForValidListAndQueue+0x60>)
 80161a2:	681b      	ldr	r3, [r3, #0]
 80161a4:	490b      	ldr	r1, [pc, #44]	@ (80161d4 <prvCheckForValidListAndQueue+0x7c>)
 80161a6:	4618      	mov	r0, r3
 80161a8:	f7fe fcae 	bl	8014b08 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80161ac:	f000 f976 	bl	801649c <vPortExitCritical>
}
 80161b0:	bf00      	nop
 80161b2:	46bd      	mov	sp, r7
 80161b4:	bd80      	pop	{r7, pc}
 80161b6:	bf00      	nop
 80161b8:	20001a44 	.word	0x20001a44
 80161bc:	20001a14 	.word	0x20001a14
 80161c0:	20001a28 	.word	0x20001a28
 80161c4:	20001a3c 	.word	0x20001a3c
 80161c8:	20001a40 	.word	0x20001a40
 80161cc:	20001af0 	.word	0x20001af0
 80161d0:	20001a50 	.word	0x20001a50
 80161d4:	0801e5d4 	.word	0x0801e5d4

080161d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80161d8:	b480      	push	{r7}
 80161da:	b085      	sub	sp, #20
 80161dc:	af00      	add	r7, sp, #0
 80161de:	60f8      	str	r0, [r7, #12]
 80161e0:	60b9      	str	r1, [r7, #8]
 80161e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80161e4:	68fb      	ldr	r3, [r7, #12]
 80161e6:	3b04      	subs	r3, #4
 80161e8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80161ea:	68fb      	ldr	r3, [r7, #12]
 80161ec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80161f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80161f2:	68fb      	ldr	r3, [r7, #12]
 80161f4:	3b04      	subs	r3, #4
 80161f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80161f8:	68bb      	ldr	r3, [r7, #8]
 80161fa:	f023 0201 	bic.w	r2, r3, #1
 80161fe:	68fb      	ldr	r3, [r7, #12]
 8016200:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016202:	68fb      	ldr	r3, [r7, #12]
 8016204:	3b04      	subs	r3, #4
 8016206:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016208:	4a0c      	ldr	r2, [pc, #48]	@ (801623c <pxPortInitialiseStack+0x64>)
 801620a:	68fb      	ldr	r3, [r7, #12]
 801620c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801620e:	68fb      	ldr	r3, [r7, #12]
 8016210:	3b14      	subs	r3, #20
 8016212:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016214:	687a      	ldr	r2, [r7, #4]
 8016216:	68fb      	ldr	r3, [r7, #12]
 8016218:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801621a:	68fb      	ldr	r3, [r7, #12]
 801621c:	3b04      	subs	r3, #4
 801621e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016220:	68fb      	ldr	r3, [r7, #12]
 8016222:	f06f 0202 	mvn.w	r2, #2
 8016226:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016228:	68fb      	ldr	r3, [r7, #12]
 801622a:	3b20      	subs	r3, #32
 801622c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801622e:	68fb      	ldr	r3, [r7, #12]
}
 8016230:	4618      	mov	r0, r3
 8016232:	3714      	adds	r7, #20
 8016234:	46bd      	mov	sp, r7
 8016236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801623a:	4770      	bx	lr
 801623c:	08016241 	.word	0x08016241

08016240 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016240:	b480      	push	{r7}
 8016242:	b085      	sub	sp, #20
 8016244:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016246:	2300      	movs	r3, #0
 8016248:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801624a:	4b13      	ldr	r3, [pc, #76]	@ (8016298 <prvTaskExitError+0x58>)
 801624c:	681b      	ldr	r3, [r3, #0]
 801624e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016252:	d00b      	beq.n	801626c <prvTaskExitError+0x2c>
	__asm volatile
 8016254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016258:	f383 8811 	msr	BASEPRI, r3
 801625c:	f3bf 8f6f 	isb	sy
 8016260:	f3bf 8f4f 	dsb	sy
 8016264:	60fb      	str	r3, [r7, #12]
}
 8016266:	bf00      	nop
 8016268:	bf00      	nop
 801626a:	e7fd      	b.n	8016268 <prvTaskExitError+0x28>
	__asm volatile
 801626c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016270:	f383 8811 	msr	BASEPRI, r3
 8016274:	f3bf 8f6f 	isb	sy
 8016278:	f3bf 8f4f 	dsb	sy
 801627c:	60bb      	str	r3, [r7, #8]
}
 801627e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016280:	bf00      	nop
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	2b00      	cmp	r3, #0
 8016286:	d0fc      	beq.n	8016282 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016288:	bf00      	nop
 801628a:	bf00      	nop
 801628c:	3714      	adds	r7, #20
 801628e:	46bd      	mov	sp, r7
 8016290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016294:	4770      	bx	lr
 8016296:	bf00      	nop
 8016298:	200000bc 	.word	0x200000bc
 801629c:	00000000 	.word	0x00000000

080162a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80162a0:	4b07      	ldr	r3, [pc, #28]	@ (80162c0 <pxCurrentTCBConst2>)
 80162a2:	6819      	ldr	r1, [r3, #0]
 80162a4:	6808      	ldr	r0, [r1, #0]
 80162a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80162aa:	f380 8809 	msr	PSP, r0
 80162ae:	f3bf 8f6f 	isb	sy
 80162b2:	f04f 0000 	mov.w	r0, #0
 80162b6:	f380 8811 	msr	BASEPRI, r0
 80162ba:	4770      	bx	lr
 80162bc:	f3af 8000 	nop.w

080162c0 <pxCurrentTCBConst2>:
 80162c0:	20001514 	.word	0x20001514
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80162c4:	bf00      	nop
 80162c6:	bf00      	nop

080162c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80162c8:	4808      	ldr	r0, [pc, #32]	@ (80162ec <prvPortStartFirstTask+0x24>)
 80162ca:	6800      	ldr	r0, [r0, #0]
 80162cc:	6800      	ldr	r0, [r0, #0]
 80162ce:	f380 8808 	msr	MSP, r0
 80162d2:	f04f 0000 	mov.w	r0, #0
 80162d6:	f380 8814 	msr	CONTROL, r0
 80162da:	b662      	cpsie	i
 80162dc:	b661      	cpsie	f
 80162de:	f3bf 8f4f 	dsb	sy
 80162e2:	f3bf 8f6f 	isb	sy
 80162e6:	df00      	svc	0
 80162e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80162ea:	bf00      	nop
 80162ec:	e000ed08 	.word	0xe000ed08

080162f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80162f0:	b580      	push	{r7, lr}
 80162f2:	b086      	sub	sp, #24
 80162f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80162f6:	4b47      	ldr	r3, [pc, #284]	@ (8016414 <xPortStartScheduler+0x124>)
 80162f8:	681b      	ldr	r3, [r3, #0]
 80162fa:	4a47      	ldr	r2, [pc, #284]	@ (8016418 <xPortStartScheduler+0x128>)
 80162fc:	4293      	cmp	r3, r2
 80162fe:	d10b      	bne.n	8016318 <xPortStartScheduler+0x28>
	__asm volatile
 8016300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016304:	f383 8811 	msr	BASEPRI, r3
 8016308:	f3bf 8f6f 	isb	sy
 801630c:	f3bf 8f4f 	dsb	sy
 8016310:	60fb      	str	r3, [r7, #12]
}
 8016312:	bf00      	nop
 8016314:	bf00      	nop
 8016316:	e7fd      	b.n	8016314 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8016318:	4b3e      	ldr	r3, [pc, #248]	@ (8016414 <xPortStartScheduler+0x124>)
 801631a:	681b      	ldr	r3, [r3, #0]
 801631c:	4a3f      	ldr	r2, [pc, #252]	@ (801641c <xPortStartScheduler+0x12c>)
 801631e:	4293      	cmp	r3, r2
 8016320:	d10b      	bne.n	801633a <xPortStartScheduler+0x4a>
	__asm volatile
 8016322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016326:	f383 8811 	msr	BASEPRI, r3
 801632a:	f3bf 8f6f 	isb	sy
 801632e:	f3bf 8f4f 	dsb	sy
 8016332:	613b      	str	r3, [r7, #16]
}
 8016334:	bf00      	nop
 8016336:	bf00      	nop
 8016338:	e7fd      	b.n	8016336 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801633a:	4b39      	ldr	r3, [pc, #228]	@ (8016420 <xPortStartScheduler+0x130>)
 801633c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801633e:	697b      	ldr	r3, [r7, #20]
 8016340:	781b      	ldrb	r3, [r3, #0]
 8016342:	b2db      	uxtb	r3, r3
 8016344:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016346:	697b      	ldr	r3, [r7, #20]
 8016348:	22ff      	movs	r2, #255	@ 0xff
 801634a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801634c:	697b      	ldr	r3, [r7, #20]
 801634e:	781b      	ldrb	r3, [r3, #0]
 8016350:	b2db      	uxtb	r3, r3
 8016352:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016354:	78fb      	ldrb	r3, [r7, #3]
 8016356:	b2db      	uxtb	r3, r3
 8016358:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801635c:	b2da      	uxtb	r2, r3
 801635e:	4b31      	ldr	r3, [pc, #196]	@ (8016424 <xPortStartScheduler+0x134>)
 8016360:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016362:	4b31      	ldr	r3, [pc, #196]	@ (8016428 <xPortStartScheduler+0x138>)
 8016364:	2207      	movs	r2, #7
 8016366:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016368:	e009      	b.n	801637e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801636a:	4b2f      	ldr	r3, [pc, #188]	@ (8016428 <xPortStartScheduler+0x138>)
 801636c:	681b      	ldr	r3, [r3, #0]
 801636e:	3b01      	subs	r3, #1
 8016370:	4a2d      	ldr	r2, [pc, #180]	@ (8016428 <xPortStartScheduler+0x138>)
 8016372:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016374:	78fb      	ldrb	r3, [r7, #3]
 8016376:	b2db      	uxtb	r3, r3
 8016378:	005b      	lsls	r3, r3, #1
 801637a:	b2db      	uxtb	r3, r3
 801637c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801637e:	78fb      	ldrb	r3, [r7, #3]
 8016380:	b2db      	uxtb	r3, r3
 8016382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016386:	2b80      	cmp	r3, #128	@ 0x80
 8016388:	d0ef      	beq.n	801636a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801638a:	4b27      	ldr	r3, [pc, #156]	@ (8016428 <xPortStartScheduler+0x138>)
 801638c:	681b      	ldr	r3, [r3, #0]
 801638e:	f1c3 0307 	rsb	r3, r3, #7
 8016392:	2b04      	cmp	r3, #4
 8016394:	d00b      	beq.n	80163ae <xPortStartScheduler+0xbe>
	__asm volatile
 8016396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801639a:	f383 8811 	msr	BASEPRI, r3
 801639e:	f3bf 8f6f 	isb	sy
 80163a2:	f3bf 8f4f 	dsb	sy
 80163a6:	60bb      	str	r3, [r7, #8]
}
 80163a8:	bf00      	nop
 80163aa:	bf00      	nop
 80163ac:	e7fd      	b.n	80163aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80163ae:	4b1e      	ldr	r3, [pc, #120]	@ (8016428 <xPortStartScheduler+0x138>)
 80163b0:	681b      	ldr	r3, [r3, #0]
 80163b2:	021b      	lsls	r3, r3, #8
 80163b4:	4a1c      	ldr	r2, [pc, #112]	@ (8016428 <xPortStartScheduler+0x138>)
 80163b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80163b8:	4b1b      	ldr	r3, [pc, #108]	@ (8016428 <xPortStartScheduler+0x138>)
 80163ba:	681b      	ldr	r3, [r3, #0]
 80163bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80163c0:	4a19      	ldr	r2, [pc, #100]	@ (8016428 <xPortStartScheduler+0x138>)
 80163c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	b2da      	uxtb	r2, r3
 80163c8:	697b      	ldr	r3, [r7, #20]
 80163ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80163cc:	4b17      	ldr	r3, [pc, #92]	@ (801642c <xPortStartScheduler+0x13c>)
 80163ce:	681b      	ldr	r3, [r3, #0]
 80163d0:	4a16      	ldr	r2, [pc, #88]	@ (801642c <xPortStartScheduler+0x13c>)
 80163d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80163d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80163d8:	4b14      	ldr	r3, [pc, #80]	@ (801642c <xPortStartScheduler+0x13c>)
 80163da:	681b      	ldr	r3, [r3, #0]
 80163dc:	4a13      	ldr	r2, [pc, #76]	@ (801642c <xPortStartScheduler+0x13c>)
 80163de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80163e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80163e4:	f000 f8da 	bl	801659c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80163e8:	4b11      	ldr	r3, [pc, #68]	@ (8016430 <xPortStartScheduler+0x140>)
 80163ea:	2200      	movs	r2, #0
 80163ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80163ee:	f000 f8f9 	bl	80165e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80163f2:	4b10      	ldr	r3, [pc, #64]	@ (8016434 <xPortStartScheduler+0x144>)
 80163f4:	681b      	ldr	r3, [r3, #0]
 80163f6:	4a0f      	ldr	r2, [pc, #60]	@ (8016434 <xPortStartScheduler+0x144>)
 80163f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80163fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80163fe:	f7ff ff63 	bl	80162c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8016402:	f7ff f82f 	bl	8015464 <vTaskSwitchContext>
	prvTaskExitError();
 8016406:	f7ff ff1b 	bl	8016240 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801640a:	2300      	movs	r3, #0
}
 801640c:	4618      	mov	r0, r3
 801640e:	3718      	adds	r7, #24
 8016410:	46bd      	mov	sp, r7
 8016412:	bd80      	pop	{r7, pc}
 8016414:	e000ed00 	.word	0xe000ed00
 8016418:	410fc271 	.word	0x410fc271
 801641c:	410fc270 	.word	0x410fc270
 8016420:	e000e400 	.word	0xe000e400
 8016424:	20001b40 	.word	0x20001b40
 8016428:	20001b44 	.word	0x20001b44
 801642c:	e000ed20 	.word	0xe000ed20
 8016430:	200000bc 	.word	0x200000bc
 8016434:	e000ef34 	.word	0xe000ef34

08016438 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016438:	b480      	push	{r7}
 801643a:	b083      	sub	sp, #12
 801643c:	af00      	add	r7, sp, #0
	__asm volatile
 801643e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016442:	f383 8811 	msr	BASEPRI, r3
 8016446:	f3bf 8f6f 	isb	sy
 801644a:	f3bf 8f4f 	dsb	sy
 801644e:	607b      	str	r3, [r7, #4]
}
 8016450:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016452:	4b10      	ldr	r3, [pc, #64]	@ (8016494 <vPortEnterCritical+0x5c>)
 8016454:	681b      	ldr	r3, [r3, #0]
 8016456:	3301      	adds	r3, #1
 8016458:	4a0e      	ldr	r2, [pc, #56]	@ (8016494 <vPortEnterCritical+0x5c>)
 801645a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801645c:	4b0d      	ldr	r3, [pc, #52]	@ (8016494 <vPortEnterCritical+0x5c>)
 801645e:	681b      	ldr	r3, [r3, #0]
 8016460:	2b01      	cmp	r3, #1
 8016462:	d110      	bne.n	8016486 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016464:	4b0c      	ldr	r3, [pc, #48]	@ (8016498 <vPortEnterCritical+0x60>)
 8016466:	681b      	ldr	r3, [r3, #0]
 8016468:	b2db      	uxtb	r3, r3
 801646a:	2b00      	cmp	r3, #0
 801646c:	d00b      	beq.n	8016486 <vPortEnterCritical+0x4e>
	__asm volatile
 801646e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016472:	f383 8811 	msr	BASEPRI, r3
 8016476:	f3bf 8f6f 	isb	sy
 801647a:	f3bf 8f4f 	dsb	sy
 801647e:	603b      	str	r3, [r7, #0]
}
 8016480:	bf00      	nop
 8016482:	bf00      	nop
 8016484:	e7fd      	b.n	8016482 <vPortEnterCritical+0x4a>
	}
}
 8016486:	bf00      	nop
 8016488:	370c      	adds	r7, #12
 801648a:	46bd      	mov	sp, r7
 801648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016490:	4770      	bx	lr
 8016492:	bf00      	nop
 8016494:	200000bc 	.word	0x200000bc
 8016498:	e000ed04 	.word	0xe000ed04

0801649c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801649c:	b480      	push	{r7}
 801649e:	b083      	sub	sp, #12
 80164a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80164a2:	4b12      	ldr	r3, [pc, #72]	@ (80164ec <vPortExitCritical+0x50>)
 80164a4:	681b      	ldr	r3, [r3, #0]
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	d10b      	bne.n	80164c2 <vPortExitCritical+0x26>
	__asm volatile
 80164aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80164ae:	f383 8811 	msr	BASEPRI, r3
 80164b2:	f3bf 8f6f 	isb	sy
 80164b6:	f3bf 8f4f 	dsb	sy
 80164ba:	607b      	str	r3, [r7, #4]
}
 80164bc:	bf00      	nop
 80164be:	bf00      	nop
 80164c0:	e7fd      	b.n	80164be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80164c2:	4b0a      	ldr	r3, [pc, #40]	@ (80164ec <vPortExitCritical+0x50>)
 80164c4:	681b      	ldr	r3, [r3, #0]
 80164c6:	3b01      	subs	r3, #1
 80164c8:	4a08      	ldr	r2, [pc, #32]	@ (80164ec <vPortExitCritical+0x50>)
 80164ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80164cc:	4b07      	ldr	r3, [pc, #28]	@ (80164ec <vPortExitCritical+0x50>)
 80164ce:	681b      	ldr	r3, [r3, #0]
 80164d0:	2b00      	cmp	r3, #0
 80164d2:	d105      	bne.n	80164e0 <vPortExitCritical+0x44>
 80164d4:	2300      	movs	r3, #0
 80164d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80164d8:	683b      	ldr	r3, [r7, #0]
 80164da:	f383 8811 	msr	BASEPRI, r3
}
 80164de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80164e0:	bf00      	nop
 80164e2:	370c      	adds	r7, #12
 80164e4:	46bd      	mov	sp, r7
 80164e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164ea:	4770      	bx	lr
 80164ec:	200000bc 	.word	0x200000bc

080164f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80164f0:	f3ef 8009 	mrs	r0, PSP
 80164f4:	f3bf 8f6f 	isb	sy
 80164f8:	4b15      	ldr	r3, [pc, #84]	@ (8016550 <pxCurrentTCBConst>)
 80164fa:	681a      	ldr	r2, [r3, #0]
 80164fc:	f01e 0f10 	tst.w	lr, #16
 8016500:	bf08      	it	eq
 8016502:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016506:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801650a:	6010      	str	r0, [r2, #0]
 801650c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016510:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8016514:	f380 8811 	msr	BASEPRI, r0
 8016518:	f3bf 8f4f 	dsb	sy
 801651c:	f3bf 8f6f 	isb	sy
 8016520:	f7fe ffa0 	bl	8015464 <vTaskSwitchContext>
 8016524:	f04f 0000 	mov.w	r0, #0
 8016528:	f380 8811 	msr	BASEPRI, r0
 801652c:	bc09      	pop	{r0, r3}
 801652e:	6819      	ldr	r1, [r3, #0]
 8016530:	6808      	ldr	r0, [r1, #0]
 8016532:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016536:	f01e 0f10 	tst.w	lr, #16
 801653a:	bf08      	it	eq
 801653c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016540:	f380 8809 	msr	PSP, r0
 8016544:	f3bf 8f6f 	isb	sy
 8016548:	4770      	bx	lr
 801654a:	bf00      	nop
 801654c:	f3af 8000 	nop.w

08016550 <pxCurrentTCBConst>:
 8016550:	20001514 	.word	0x20001514
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8016554:	bf00      	nop
 8016556:	bf00      	nop

08016558 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8016558:	b580      	push	{r7, lr}
 801655a:	b082      	sub	sp, #8
 801655c:	af00      	add	r7, sp, #0
	__asm volatile
 801655e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016562:	f383 8811 	msr	BASEPRI, r3
 8016566:	f3bf 8f6f 	isb	sy
 801656a:	f3bf 8f4f 	dsb	sy
 801656e:	607b      	str	r3, [r7, #4]
}
 8016570:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016572:	f7fe febd 	bl	80152f0 <xTaskIncrementTick>
 8016576:	4603      	mov	r3, r0
 8016578:	2b00      	cmp	r3, #0
 801657a:	d003      	beq.n	8016584 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801657c:	4b06      	ldr	r3, [pc, #24]	@ (8016598 <xPortSysTickHandler+0x40>)
 801657e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016582:	601a      	str	r2, [r3, #0]
 8016584:	2300      	movs	r3, #0
 8016586:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016588:	683b      	ldr	r3, [r7, #0]
 801658a:	f383 8811 	msr	BASEPRI, r3
}
 801658e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8016590:	bf00      	nop
 8016592:	3708      	adds	r7, #8
 8016594:	46bd      	mov	sp, r7
 8016596:	bd80      	pop	{r7, pc}
 8016598:	e000ed04 	.word	0xe000ed04

0801659c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801659c:	b480      	push	{r7}
 801659e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80165a0:	4b0b      	ldr	r3, [pc, #44]	@ (80165d0 <vPortSetupTimerInterrupt+0x34>)
 80165a2:	2200      	movs	r2, #0
 80165a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80165a6:	4b0b      	ldr	r3, [pc, #44]	@ (80165d4 <vPortSetupTimerInterrupt+0x38>)
 80165a8:	2200      	movs	r2, #0
 80165aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80165ac:	4b0a      	ldr	r3, [pc, #40]	@ (80165d8 <vPortSetupTimerInterrupt+0x3c>)
 80165ae:	681b      	ldr	r3, [r3, #0]
 80165b0:	4a0a      	ldr	r2, [pc, #40]	@ (80165dc <vPortSetupTimerInterrupt+0x40>)
 80165b2:	fba2 2303 	umull	r2, r3, r2, r3
 80165b6:	099b      	lsrs	r3, r3, #6
 80165b8:	4a09      	ldr	r2, [pc, #36]	@ (80165e0 <vPortSetupTimerInterrupt+0x44>)
 80165ba:	3b01      	subs	r3, #1
 80165bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80165be:	4b04      	ldr	r3, [pc, #16]	@ (80165d0 <vPortSetupTimerInterrupt+0x34>)
 80165c0:	2207      	movs	r2, #7
 80165c2:	601a      	str	r2, [r3, #0]
}
 80165c4:	bf00      	nop
 80165c6:	46bd      	mov	sp, r7
 80165c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165cc:	4770      	bx	lr
 80165ce:	bf00      	nop
 80165d0:	e000e010 	.word	0xe000e010
 80165d4:	e000e018 	.word	0xe000e018
 80165d8:	20000030 	.word	0x20000030
 80165dc:	10624dd3 	.word	0x10624dd3
 80165e0:	e000e014 	.word	0xe000e014

080165e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80165e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80165f4 <vPortEnableVFP+0x10>
 80165e8:	6801      	ldr	r1, [r0, #0]
 80165ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80165ee:	6001      	str	r1, [r0, #0]
 80165f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80165f2:	bf00      	nop
 80165f4:	e000ed88 	.word	0xe000ed88

080165f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80165f8:	b480      	push	{r7}
 80165fa:	b085      	sub	sp, #20
 80165fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80165fe:	f3ef 8305 	mrs	r3, IPSR
 8016602:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016604:	68fb      	ldr	r3, [r7, #12]
 8016606:	2b0f      	cmp	r3, #15
 8016608:	d915      	bls.n	8016636 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801660a:	4a18      	ldr	r2, [pc, #96]	@ (801666c <vPortValidateInterruptPriority+0x74>)
 801660c:	68fb      	ldr	r3, [r7, #12]
 801660e:	4413      	add	r3, r2
 8016610:	781b      	ldrb	r3, [r3, #0]
 8016612:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016614:	4b16      	ldr	r3, [pc, #88]	@ (8016670 <vPortValidateInterruptPriority+0x78>)
 8016616:	781b      	ldrb	r3, [r3, #0]
 8016618:	7afa      	ldrb	r2, [r7, #11]
 801661a:	429a      	cmp	r2, r3
 801661c:	d20b      	bcs.n	8016636 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801661e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016622:	f383 8811 	msr	BASEPRI, r3
 8016626:	f3bf 8f6f 	isb	sy
 801662a:	f3bf 8f4f 	dsb	sy
 801662e:	607b      	str	r3, [r7, #4]
}
 8016630:	bf00      	nop
 8016632:	bf00      	nop
 8016634:	e7fd      	b.n	8016632 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8016636:	4b0f      	ldr	r3, [pc, #60]	@ (8016674 <vPortValidateInterruptPriority+0x7c>)
 8016638:	681b      	ldr	r3, [r3, #0]
 801663a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801663e:	4b0e      	ldr	r3, [pc, #56]	@ (8016678 <vPortValidateInterruptPriority+0x80>)
 8016640:	681b      	ldr	r3, [r3, #0]
 8016642:	429a      	cmp	r2, r3
 8016644:	d90b      	bls.n	801665e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8016646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801664a:	f383 8811 	msr	BASEPRI, r3
 801664e:	f3bf 8f6f 	isb	sy
 8016652:	f3bf 8f4f 	dsb	sy
 8016656:	603b      	str	r3, [r7, #0]
}
 8016658:	bf00      	nop
 801665a:	bf00      	nop
 801665c:	e7fd      	b.n	801665a <vPortValidateInterruptPriority+0x62>
	}
 801665e:	bf00      	nop
 8016660:	3714      	adds	r7, #20
 8016662:	46bd      	mov	sp, r7
 8016664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016668:	4770      	bx	lr
 801666a:	bf00      	nop
 801666c:	e000e3f0 	.word	0xe000e3f0
 8016670:	20001b40 	.word	0x20001b40
 8016674:	e000ed0c 	.word	0xe000ed0c
 8016678:	20001b44 	.word	0x20001b44

0801667c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801667c:	b580      	push	{r7, lr}
 801667e:	b08a      	sub	sp, #40	@ 0x28
 8016680:	af00      	add	r7, sp, #0
 8016682:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016684:	2300      	movs	r3, #0
 8016686:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016688:	f7fe fd76 	bl	8015178 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801668c:	4b5c      	ldr	r3, [pc, #368]	@ (8016800 <pvPortMalloc+0x184>)
 801668e:	681b      	ldr	r3, [r3, #0]
 8016690:	2b00      	cmp	r3, #0
 8016692:	d101      	bne.n	8016698 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016694:	f000 f924 	bl	80168e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016698:	4b5a      	ldr	r3, [pc, #360]	@ (8016804 <pvPortMalloc+0x188>)
 801669a:	681a      	ldr	r2, [r3, #0]
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	4013      	ands	r3, r2
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	f040 8095 	bne.w	80167d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80166a6:	687b      	ldr	r3, [r7, #4]
 80166a8:	2b00      	cmp	r3, #0
 80166aa:	d01e      	beq.n	80166ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80166ac:	2208      	movs	r2, #8
 80166ae:	687b      	ldr	r3, [r7, #4]
 80166b0:	4413      	add	r3, r2
 80166b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80166b4:	687b      	ldr	r3, [r7, #4]
 80166b6:	f003 0307 	and.w	r3, r3, #7
 80166ba:	2b00      	cmp	r3, #0
 80166bc:	d015      	beq.n	80166ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80166be:	687b      	ldr	r3, [r7, #4]
 80166c0:	f023 0307 	bic.w	r3, r3, #7
 80166c4:	3308      	adds	r3, #8
 80166c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	f003 0307 	and.w	r3, r3, #7
 80166ce:	2b00      	cmp	r3, #0
 80166d0:	d00b      	beq.n	80166ea <pvPortMalloc+0x6e>
	__asm volatile
 80166d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166d6:	f383 8811 	msr	BASEPRI, r3
 80166da:	f3bf 8f6f 	isb	sy
 80166de:	f3bf 8f4f 	dsb	sy
 80166e2:	617b      	str	r3, [r7, #20]
}
 80166e4:	bf00      	nop
 80166e6:	bf00      	nop
 80166e8:	e7fd      	b.n	80166e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80166ea:	687b      	ldr	r3, [r7, #4]
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d06f      	beq.n	80167d0 <pvPortMalloc+0x154>
 80166f0:	4b45      	ldr	r3, [pc, #276]	@ (8016808 <pvPortMalloc+0x18c>)
 80166f2:	681b      	ldr	r3, [r3, #0]
 80166f4:	687a      	ldr	r2, [r7, #4]
 80166f6:	429a      	cmp	r2, r3
 80166f8:	d86a      	bhi.n	80167d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80166fa:	4b44      	ldr	r3, [pc, #272]	@ (801680c <pvPortMalloc+0x190>)
 80166fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80166fe:	4b43      	ldr	r3, [pc, #268]	@ (801680c <pvPortMalloc+0x190>)
 8016700:	681b      	ldr	r3, [r3, #0]
 8016702:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016704:	e004      	b.n	8016710 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8016706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016708:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801670a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801670c:	681b      	ldr	r3, [r3, #0]
 801670e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016712:	685b      	ldr	r3, [r3, #4]
 8016714:	687a      	ldr	r2, [r7, #4]
 8016716:	429a      	cmp	r2, r3
 8016718:	d903      	bls.n	8016722 <pvPortMalloc+0xa6>
 801671a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801671c:	681b      	ldr	r3, [r3, #0]
 801671e:	2b00      	cmp	r3, #0
 8016720:	d1f1      	bne.n	8016706 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8016722:	4b37      	ldr	r3, [pc, #220]	@ (8016800 <pvPortMalloc+0x184>)
 8016724:	681b      	ldr	r3, [r3, #0]
 8016726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016728:	429a      	cmp	r2, r3
 801672a:	d051      	beq.n	80167d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801672c:	6a3b      	ldr	r3, [r7, #32]
 801672e:	681b      	ldr	r3, [r3, #0]
 8016730:	2208      	movs	r2, #8
 8016732:	4413      	add	r3, r2
 8016734:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8016736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016738:	681a      	ldr	r2, [r3, #0]
 801673a:	6a3b      	ldr	r3, [r7, #32]
 801673c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801673e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016740:	685a      	ldr	r2, [r3, #4]
 8016742:	687b      	ldr	r3, [r7, #4]
 8016744:	1ad2      	subs	r2, r2, r3
 8016746:	2308      	movs	r3, #8
 8016748:	005b      	lsls	r3, r3, #1
 801674a:	429a      	cmp	r2, r3
 801674c:	d920      	bls.n	8016790 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801674e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016750:	687b      	ldr	r3, [r7, #4]
 8016752:	4413      	add	r3, r2
 8016754:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016756:	69bb      	ldr	r3, [r7, #24]
 8016758:	f003 0307 	and.w	r3, r3, #7
 801675c:	2b00      	cmp	r3, #0
 801675e:	d00b      	beq.n	8016778 <pvPortMalloc+0xfc>
	__asm volatile
 8016760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016764:	f383 8811 	msr	BASEPRI, r3
 8016768:	f3bf 8f6f 	isb	sy
 801676c:	f3bf 8f4f 	dsb	sy
 8016770:	613b      	str	r3, [r7, #16]
}
 8016772:	bf00      	nop
 8016774:	bf00      	nop
 8016776:	e7fd      	b.n	8016774 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801677a:	685a      	ldr	r2, [r3, #4]
 801677c:	687b      	ldr	r3, [r7, #4]
 801677e:	1ad2      	subs	r2, r2, r3
 8016780:	69bb      	ldr	r3, [r7, #24]
 8016782:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8016784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016786:	687a      	ldr	r2, [r7, #4]
 8016788:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801678a:	69b8      	ldr	r0, [r7, #24]
 801678c:	f000 f90a 	bl	80169a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016790:	4b1d      	ldr	r3, [pc, #116]	@ (8016808 <pvPortMalloc+0x18c>)
 8016792:	681a      	ldr	r2, [r3, #0]
 8016794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016796:	685b      	ldr	r3, [r3, #4]
 8016798:	1ad3      	subs	r3, r2, r3
 801679a:	4a1b      	ldr	r2, [pc, #108]	@ (8016808 <pvPortMalloc+0x18c>)
 801679c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801679e:	4b1a      	ldr	r3, [pc, #104]	@ (8016808 <pvPortMalloc+0x18c>)
 80167a0:	681a      	ldr	r2, [r3, #0]
 80167a2:	4b1b      	ldr	r3, [pc, #108]	@ (8016810 <pvPortMalloc+0x194>)
 80167a4:	681b      	ldr	r3, [r3, #0]
 80167a6:	429a      	cmp	r2, r3
 80167a8:	d203      	bcs.n	80167b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80167aa:	4b17      	ldr	r3, [pc, #92]	@ (8016808 <pvPortMalloc+0x18c>)
 80167ac:	681b      	ldr	r3, [r3, #0]
 80167ae:	4a18      	ldr	r2, [pc, #96]	@ (8016810 <pvPortMalloc+0x194>)
 80167b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80167b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167b4:	685a      	ldr	r2, [r3, #4]
 80167b6:	4b13      	ldr	r3, [pc, #76]	@ (8016804 <pvPortMalloc+0x188>)
 80167b8:	681b      	ldr	r3, [r3, #0]
 80167ba:	431a      	orrs	r2, r3
 80167bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80167c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167c2:	2200      	movs	r2, #0
 80167c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80167c6:	4b13      	ldr	r3, [pc, #76]	@ (8016814 <pvPortMalloc+0x198>)
 80167c8:	681b      	ldr	r3, [r3, #0]
 80167ca:	3301      	adds	r3, #1
 80167cc:	4a11      	ldr	r2, [pc, #68]	@ (8016814 <pvPortMalloc+0x198>)
 80167ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80167d0:	f7fe fce0 	bl	8015194 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80167d4:	69fb      	ldr	r3, [r7, #28]
 80167d6:	f003 0307 	and.w	r3, r3, #7
 80167da:	2b00      	cmp	r3, #0
 80167dc:	d00b      	beq.n	80167f6 <pvPortMalloc+0x17a>
	__asm volatile
 80167de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167e2:	f383 8811 	msr	BASEPRI, r3
 80167e6:	f3bf 8f6f 	isb	sy
 80167ea:	f3bf 8f4f 	dsb	sy
 80167ee:	60fb      	str	r3, [r7, #12]
}
 80167f0:	bf00      	nop
 80167f2:	bf00      	nop
 80167f4:	e7fd      	b.n	80167f2 <pvPortMalloc+0x176>
	return pvReturn;
 80167f6:	69fb      	ldr	r3, [r7, #28]
}
 80167f8:	4618      	mov	r0, r3
 80167fa:	3728      	adds	r7, #40	@ 0x28
 80167fc:	46bd      	mov	sp, r7
 80167fe:	bd80      	pop	{r7, pc}
 8016800:	20009b50 	.word	0x20009b50
 8016804:	20009b64 	.word	0x20009b64
 8016808:	20009b54 	.word	0x20009b54
 801680c:	20009b48 	.word	0x20009b48
 8016810:	20009b58 	.word	0x20009b58
 8016814:	20009b5c 	.word	0x20009b5c

08016818 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016818:	b580      	push	{r7, lr}
 801681a:	b086      	sub	sp, #24
 801681c:	af00      	add	r7, sp, #0
 801681e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8016824:	687b      	ldr	r3, [r7, #4]
 8016826:	2b00      	cmp	r3, #0
 8016828:	d04f      	beq.n	80168ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801682a:	2308      	movs	r3, #8
 801682c:	425b      	negs	r3, r3
 801682e:	697a      	ldr	r2, [r7, #20]
 8016830:	4413      	add	r3, r2
 8016832:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8016834:	697b      	ldr	r3, [r7, #20]
 8016836:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8016838:	693b      	ldr	r3, [r7, #16]
 801683a:	685a      	ldr	r2, [r3, #4]
 801683c:	4b25      	ldr	r3, [pc, #148]	@ (80168d4 <vPortFree+0xbc>)
 801683e:	681b      	ldr	r3, [r3, #0]
 8016840:	4013      	ands	r3, r2
 8016842:	2b00      	cmp	r3, #0
 8016844:	d10b      	bne.n	801685e <vPortFree+0x46>
	__asm volatile
 8016846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801684a:	f383 8811 	msr	BASEPRI, r3
 801684e:	f3bf 8f6f 	isb	sy
 8016852:	f3bf 8f4f 	dsb	sy
 8016856:	60fb      	str	r3, [r7, #12]
}
 8016858:	bf00      	nop
 801685a:	bf00      	nop
 801685c:	e7fd      	b.n	801685a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801685e:	693b      	ldr	r3, [r7, #16]
 8016860:	681b      	ldr	r3, [r3, #0]
 8016862:	2b00      	cmp	r3, #0
 8016864:	d00b      	beq.n	801687e <vPortFree+0x66>
	__asm volatile
 8016866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801686a:	f383 8811 	msr	BASEPRI, r3
 801686e:	f3bf 8f6f 	isb	sy
 8016872:	f3bf 8f4f 	dsb	sy
 8016876:	60bb      	str	r3, [r7, #8]
}
 8016878:	bf00      	nop
 801687a:	bf00      	nop
 801687c:	e7fd      	b.n	801687a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801687e:	693b      	ldr	r3, [r7, #16]
 8016880:	685a      	ldr	r2, [r3, #4]
 8016882:	4b14      	ldr	r3, [pc, #80]	@ (80168d4 <vPortFree+0xbc>)
 8016884:	681b      	ldr	r3, [r3, #0]
 8016886:	4013      	ands	r3, r2
 8016888:	2b00      	cmp	r3, #0
 801688a:	d01e      	beq.n	80168ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801688c:	693b      	ldr	r3, [r7, #16]
 801688e:	681b      	ldr	r3, [r3, #0]
 8016890:	2b00      	cmp	r3, #0
 8016892:	d11a      	bne.n	80168ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8016894:	693b      	ldr	r3, [r7, #16]
 8016896:	685a      	ldr	r2, [r3, #4]
 8016898:	4b0e      	ldr	r3, [pc, #56]	@ (80168d4 <vPortFree+0xbc>)
 801689a:	681b      	ldr	r3, [r3, #0]
 801689c:	43db      	mvns	r3, r3
 801689e:	401a      	ands	r2, r3
 80168a0:	693b      	ldr	r3, [r7, #16]
 80168a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80168a4:	f7fe fc68 	bl	8015178 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80168a8:	693b      	ldr	r3, [r7, #16]
 80168aa:	685a      	ldr	r2, [r3, #4]
 80168ac:	4b0a      	ldr	r3, [pc, #40]	@ (80168d8 <vPortFree+0xc0>)
 80168ae:	681b      	ldr	r3, [r3, #0]
 80168b0:	4413      	add	r3, r2
 80168b2:	4a09      	ldr	r2, [pc, #36]	@ (80168d8 <vPortFree+0xc0>)
 80168b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80168b6:	6938      	ldr	r0, [r7, #16]
 80168b8:	f000 f874 	bl	80169a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80168bc:	4b07      	ldr	r3, [pc, #28]	@ (80168dc <vPortFree+0xc4>)
 80168be:	681b      	ldr	r3, [r3, #0]
 80168c0:	3301      	adds	r3, #1
 80168c2:	4a06      	ldr	r2, [pc, #24]	@ (80168dc <vPortFree+0xc4>)
 80168c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80168c6:	f7fe fc65 	bl	8015194 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80168ca:	bf00      	nop
 80168cc:	3718      	adds	r7, #24
 80168ce:	46bd      	mov	sp, r7
 80168d0:	bd80      	pop	{r7, pc}
 80168d2:	bf00      	nop
 80168d4:	20009b64 	.word	0x20009b64
 80168d8:	20009b54 	.word	0x20009b54
 80168dc:	20009b60 	.word	0x20009b60

080168e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80168e0:	b480      	push	{r7}
 80168e2:	b085      	sub	sp, #20
 80168e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80168e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80168ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80168ec:	4b27      	ldr	r3, [pc, #156]	@ (801698c <prvHeapInit+0xac>)
 80168ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80168f0:	68fb      	ldr	r3, [r7, #12]
 80168f2:	f003 0307 	and.w	r3, r3, #7
 80168f6:	2b00      	cmp	r3, #0
 80168f8:	d00c      	beq.n	8016914 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80168fa:	68fb      	ldr	r3, [r7, #12]
 80168fc:	3307      	adds	r3, #7
 80168fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016900:	68fb      	ldr	r3, [r7, #12]
 8016902:	f023 0307 	bic.w	r3, r3, #7
 8016906:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8016908:	68ba      	ldr	r2, [r7, #8]
 801690a:	68fb      	ldr	r3, [r7, #12]
 801690c:	1ad3      	subs	r3, r2, r3
 801690e:	4a1f      	ldr	r2, [pc, #124]	@ (801698c <prvHeapInit+0xac>)
 8016910:	4413      	add	r3, r2
 8016912:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016914:	68fb      	ldr	r3, [r7, #12]
 8016916:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8016918:	4a1d      	ldr	r2, [pc, #116]	@ (8016990 <prvHeapInit+0xb0>)
 801691a:	687b      	ldr	r3, [r7, #4]
 801691c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801691e:	4b1c      	ldr	r3, [pc, #112]	@ (8016990 <prvHeapInit+0xb0>)
 8016920:	2200      	movs	r2, #0
 8016922:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	68ba      	ldr	r2, [r7, #8]
 8016928:	4413      	add	r3, r2
 801692a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801692c:	2208      	movs	r2, #8
 801692e:	68fb      	ldr	r3, [r7, #12]
 8016930:	1a9b      	subs	r3, r3, r2
 8016932:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016934:	68fb      	ldr	r3, [r7, #12]
 8016936:	f023 0307 	bic.w	r3, r3, #7
 801693a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801693c:	68fb      	ldr	r3, [r7, #12]
 801693e:	4a15      	ldr	r2, [pc, #84]	@ (8016994 <prvHeapInit+0xb4>)
 8016940:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8016942:	4b14      	ldr	r3, [pc, #80]	@ (8016994 <prvHeapInit+0xb4>)
 8016944:	681b      	ldr	r3, [r3, #0]
 8016946:	2200      	movs	r2, #0
 8016948:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801694a:	4b12      	ldr	r3, [pc, #72]	@ (8016994 <prvHeapInit+0xb4>)
 801694c:	681b      	ldr	r3, [r3, #0]
 801694e:	2200      	movs	r2, #0
 8016950:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8016952:	687b      	ldr	r3, [r7, #4]
 8016954:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8016956:	683b      	ldr	r3, [r7, #0]
 8016958:	68fa      	ldr	r2, [r7, #12]
 801695a:	1ad2      	subs	r2, r2, r3
 801695c:	683b      	ldr	r3, [r7, #0]
 801695e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8016960:	4b0c      	ldr	r3, [pc, #48]	@ (8016994 <prvHeapInit+0xb4>)
 8016962:	681a      	ldr	r2, [r3, #0]
 8016964:	683b      	ldr	r3, [r7, #0]
 8016966:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016968:	683b      	ldr	r3, [r7, #0]
 801696a:	685b      	ldr	r3, [r3, #4]
 801696c:	4a0a      	ldr	r2, [pc, #40]	@ (8016998 <prvHeapInit+0xb8>)
 801696e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016970:	683b      	ldr	r3, [r7, #0]
 8016972:	685b      	ldr	r3, [r3, #4]
 8016974:	4a09      	ldr	r2, [pc, #36]	@ (801699c <prvHeapInit+0xbc>)
 8016976:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8016978:	4b09      	ldr	r3, [pc, #36]	@ (80169a0 <prvHeapInit+0xc0>)
 801697a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801697e:	601a      	str	r2, [r3, #0]
}
 8016980:	bf00      	nop
 8016982:	3714      	adds	r7, #20
 8016984:	46bd      	mov	sp, r7
 8016986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801698a:	4770      	bx	lr
 801698c:	20001b48 	.word	0x20001b48
 8016990:	20009b48 	.word	0x20009b48
 8016994:	20009b50 	.word	0x20009b50
 8016998:	20009b58 	.word	0x20009b58
 801699c:	20009b54 	.word	0x20009b54
 80169a0:	20009b64 	.word	0x20009b64

080169a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80169a4:	b480      	push	{r7}
 80169a6:	b085      	sub	sp, #20
 80169a8:	af00      	add	r7, sp, #0
 80169aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80169ac:	4b28      	ldr	r3, [pc, #160]	@ (8016a50 <prvInsertBlockIntoFreeList+0xac>)
 80169ae:	60fb      	str	r3, [r7, #12]
 80169b0:	e002      	b.n	80169b8 <prvInsertBlockIntoFreeList+0x14>
 80169b2:	68fb      	ldr	r3, [r7, #12]
 80169b4:	681b      	ldr	r3, [r3, #0]
 80169b6:	60fb      	str	r3, [r7, #12]
 80169b8:	68fb      	ldr	r3, [r7, #12]
 80169ba:	681b      	ldr	r3, [r3, #0]
 80169bc:	687a      	ldr	r2, [r7, #4]
 80169be:	429a      	cmp	r2, r3
 80169c0:	d8f7      	bhi.n	80169b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80169c2:	68fb      	ldr	r3, [r7, #12]
 80169c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80169c6:	68fb      	ldr	r3, [r7, #12]
 80169c8:	685b      	ldr	r3, [r3, #4]
 80169ca:	68ba      	ldr	r2, [r7, #8]
 80169cc:	4413      	add	r3, r2
 80169ce:	687a      	ldr	r2, [r7, #4]
 80169d0:	429a      	cmp	r2, r3
 80169d2:	d108      	bne.n	80169e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80169d4:	68fb      	ldr	r3, [r7, #12]
 80169d6:	685a      	ldr	r2, [r3, #4]
 80169d8:	687b      	ldr	r3, [r7, #4]
 80169da:	685b      	ldr	r3, [r3, #4]
 80169dc:	441a      	add	r2, r3
 80169de:	68fb      	ldr	r3, [r7, #12]
 80169e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80169e2:	68fb      	ldr	r3, [r7, #12]
 80169e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	685b      	ldr	r3, [r3, #4]
 80169ee:	68ba      	ldr	r2, [r7, #8]
 80169f0:	441a      	add	r2, r3
 80169f2:	68fb      	ldr	r3, [r7, #12]
 80169f4:	681b      	ldr	r3, [r3, #0]
 80169f6:	429a      	cmp	r2, r3
 80169f8:	d118      	bne.n	8016a2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80169fa:	68fb      	ldr	r3, [r7, #12]
 80169fc:	681a      	ldr	r2, [r3, #0]
 80169fe:	4b15      	ldr	r3, [pc, #84]	@ (8016a54 <prvInsertBlockIntoFreeList+0xb0>)
 8016a00:	681b      	ldr	r3, [r3, #0]
 8016a02:	429a      	cmp	r2, r3
 8016a04:	d00d      	beq.n	8016a22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8016a06:	687b      	ldr	r3, [r7, #4]
 8016a08:	685a      	ldr	r2, [r3, #4]
 8016a0a:	68fb      	ldr	r3, [r7, #12]
 8016a0c:	681b      	ldr	r3, [r3, #0]
 8016a0e:	685b      	ldr	r3, [r3, #4]
 8016a10:	441a      	add	r2, r3
 8016a12:	687b      	ldr	r3, [r7, #4]
 8016a14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8016a16:	68fb      	ldr	r3, [r7, #12]
 8016a18:	681b      	ldr	r3, [r3, #0]
 8016a1a:	681a      	ldr	r2, [r3, #0]
 8016a1c:	687b      	ldr	r3, [r7, #4]
 8016a1e:	601a      	str	r2, [r3, #0]
 8016a20:	e008      	b.n	8016a34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016a22:	4b0c      	ldr	r3, [pc, #48]	@ (8016a54 <prvInsertBlockIntoFreeList+0xb0>)
 8016a24:	681a      	ldr	r2, [r3, #0]
 8016a26:	687b      	ldr	r3, [r7, #4]
 8016a28:	601a      	str	r2, [r3, #0]
 8016a2a:	e003      	b.n	8016a34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8016a2c:	68fb      	ldr	r3, [r7, #12]
 8016a2e:	681a      	ldr	r2, [r3, #0]
 8016a30:	687b      	ldr	r3, [r7, #4]
 8016a32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8016a34:	68fa      	ldr	r2, [r7, #12]
 8016a36:	687b      	ldr	r3, [r7, #4]
 8016a38:	429a      	cmp	r2, r3
 8016a3a:	d002      	beq.n	8016a42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8016a3c:	68fb      	ldr	r3, [r7, #12]
 8016a3e:	687a      	ldr	r2, [r7, #4]
 8016a40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016a42:	bf00      	nop
 8016a44:	3714      	adds	r7, #20
 8016a46:	46bd      	mov	sp, r7
 8016a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a4c:	4770      	bx	lr
 8016a4e:	bf00      	nop
 8016a50:	20009b48 	.word	0x20009b48
 8016a54:	20009b50 	.word	0x20009b50

08016a58 <SPIF_Delay>:
bool     SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size);

/***********************************************************************************************************/

void SPIF_Delay(uint32_t Delay)
{
 8016a58:	b580      	push	{r7, lr}
 8016a5a:	b084      	sub	sp, #16
 8016a5c:	af00      	add	r7, sp, #0
 8016a5e:	6078      	str	r0, [r7, #4]
#if SPIF_RTOS == SPIF_RTOS_DISABLE
  HAL_Delay(Delay);
#elif (SPIF_RTOS == SPIF_RTOS_CMSIS_V1) || (SPIF_RTOS == SPIF_RTOS_CMSIS_V2)
  uint32_t d = (configTICK_RATE_HZ * Delay) / 1000;
 8016a60:	687b      	ldr	r3, [r7, #4]
 8016a62:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8016a66:	fb02 f303 	mul.w	r3, r2, r3
 8016a6a:	4a08      	ldr	r2, [pc, #32]	@ (8016a8c <SPIF_Delay+0x34>)
 8016a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8016a70:	099b      	lsrs	r3, r3, #6
 8016a72:	60fb      	str	r3, [r7, #12]
  if (d == 0)
 8016a74:	68fb      	ldr	r3, [r7, #12]
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	d101      	bne.n	8016a7e <SPIF_Delay+0x26>
      d = 1;
 8016a7a:	2301      	movs	r3, #1
 8016a7c:	60fb      	str	r3, [r7, #12]
  osDelay(d);
 8016a7e:	68f8      	ldr	r0, [r7, #12]
 8016a80:	f7fd faa3 	bl	8013fca <osDelay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 8016a84:	bf00      	nop
 8016a86:	3710      	adds	r7, #16
 8016a88:	46bd      	mov	sp, r7
 8016a8a:	bd80      	pop	{r7, pc}
 8016a8c:	10624dd3 	.word	0x10624dd3

08016a90 <SPIF_Lock>:

/***********************************************************************************************************/

void SPIF_Lock(SPIF_HandleTypeDef *Handle)
{
 8016a90:	b580      	push	{r7, lr}
 8016a92:	b082      	sub	sp, #8
 8016a94:	af00      	add	r7, sp, #0
 8016a96:	6078      	str	r0, [r7, #4]
  while (Handle->Lock)
 8016a98:	e002      	b.n	8016aa0 <SPIF_Lock+0x10>
  {
    SPIF_Delay(1);
 8016a9a:	2001      	movs	r0, #1
 8016a9c:	f7ff ffdc 	bl	8016a58 <SPIF_Delay>
  while (Handle->Lock)
 8016aa0:	687b      	ldr	r3, [r7, #4]
 8016aa2:	7b1b      	ldrb	r3, [r3, #12]
 8016aa4:	2b00      	cmp	r3, #0
 8016aa6:	d1f8      	bne.n	8016a9a <SPIF_Lock+0xa>
  }
  Handle->Lock = 1;
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	2201      	movs	r2, #1
 8016aac:	731a      	strb	r2, [r3, #12]
}
 8016aae:	bf00      	nop
 8016ab0:	3708      	adds	r7, #8
 8016ab2:	46bd      	mov	sp, r7
 8016ab4:	bd80      	pop	{r7, pc}

08016ab6 <SPIF_UnLock>:

/***********************************************************************************************************/

void SPIF_UnLock(SPIF_HandleTypeDef *Handle)
{
 8016ab6:	b480      	push	{r7}
 8016ab8:	b083      	sub	sp, #12
 8016aba:	af00      	add	r7, sp, #0
 8016abc:	6078      	str	r0, [r7, #4]
  Handle->Lock = 0;
 8016abe:	687b      	ldr	r3, [r7, #4]
 8016ac0:	2200      	movs	r2, #0
 8016ac2:	731a      	strb	r2, [r3, #12]
}
 8016ac4:	bf00      	nop
 8016ac6:	370c      	adds	r7, #12
 8016ac8:	46bd      	mov	sp, r7
 8016aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ace:	4770      	bx	lr

08016ad0 <SPIF_CsPin>:

/***********************************************************************************************************/

void SPIF_CsPin(SPIF_HandleTypeDef *Handle, bool Select)
{
 8016ad0:	b580      	push	{r7, lr}
 8016ad2:	b084      	sub	sp, #16
 8016ad4:	af00      	add	r7, sp, #0
 8016ad6:	6078      	str	r0, [r7, #4]
 8016ad8:	460b      	mov	r3, r1
 8016ada:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(Handle->Gpio, Handle->Pin, (GPIO_PinState)Select);
 8016adc:	687b      	ldr	r3, [r7, #4]
 8016ade:	6858      	ldr	r0, [r3, #4]
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	691b      	ldr	r3, [r3, #16]
 8016ae4:	b29b      	uxth	r3, r3
 8016ae6:	78fa      	ldrb	r2, [r7, #3]
 8016ae8:	4619      	mov	r1, r3
 8016aea:	f7f0 fc27 	bl	800733c <HAL_GPIO_WritePin>
  for (int i = 0; i < 10; i++);
 8016aee:	2300      	movs	r3, #0
 8016af0:	60fb      	str	r3, [r7, #12]
 8016af2:	e002      	b.n	8016afa <SPIF_CsPin+0x2a>
 8016af4:	68fb      	ldr	r3, [r7, #12]
 8016af6:	3301      	adds	r3, #1
 8016af8:	60fb      	str	r3, [r7, #12]
 8016afa:	68fb      	ldr	r3, [r7, #12]
 8016afc:	2b09      	cmp	r3, #9
 8016afe:	ddf9      	ble.n	8016af4 <SPIF_CsPin+0x24>
}
 8016b00:	bf00      	nop
 8016b02:	bf00      	nop
 8016b04:	3710      	adds	r7, #16
 8016b06:	46bd      	mov	sp, r7
 8016b08:	bd80      	pop	{r7, pc}

08016b0a <SPIF_TransmitReceive>:

/***********************************************************************************************************/

bool SPIF_TransmitReceive(SPIF_HandleTypeDef *Handle, uint8_t *Tx, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 8016b0a:	b580      	push	{r7, lr}
 8016b0c:	b088      	sub	sp, #32
 8016b0e:	af02      	add	r7, sp, #8
 8016b10:	60f8      	str	r0, [r7, #12]
 8016b12:	60b9      	str	r1, [r7, #8]
 8016b14:	607a      	str	r2, [r7, #4]
 8016b16:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8016b18:	2300      	movs	r3, #0
 8016b1a:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_TransmitReceive(Handle->HSpi, Tx, Rx, Size, Timeout) == HAL_OK)
 8016b1c:	68fb      	ldr	r3, [r7, #12]
 8016b1e:	6818      	ldr	r0, [r3, #0]
 8016b20:	683b      	ldr	r3, [r7, #0]
 8016b22:	b29a      	uxth	r2, r3
 8016b24:	6a3b      	ldr	r3, [r7, #32]
 8016b26:	9300      	str	r3, [sp, #0]
 8016b28:	4613      	mov	r3, r2
 8016b2a:	687a      	ldr	r2, [r7, #4]
 8016b2c:	68b9      	ldr	r1, [r7, #8]
 8016b2e:	f7f5 fc7e 	bl	800c42e <HAL_SPI_TransmitReceive>
 8016b32:	4603      	mov	r3, r0
 8016b34:	2b00      	cmp	r3, #0
 8016b36:	d101      	bne.n	8016b3c <SPIF_TransmitReceive+0x32>
  {
    retVal = true;
 8016b38:	2301      	movs	r3, #1
 8016b3a:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8016b3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8016b3e:	4618      	mov	r0, r3
 8016b40:	3718      	adds	r7, #24
 8016b42:	46bd      	mov	sp, r7
 8016b44:	bd80      	pop	{r7, pc}

08016b46 <SPIF_Transmit>:

/***********************************************************************************************************/

bool SPIF_Transmit(SPIF_HandleTypeDef *Handle, uint8_t *Tx, size_t Size, uint32_t Timeout)
{
 8016b46:	b580      	push	{r7, lr}
 8016b48:	b086      	sub	sp, #24
 8016b4a:	af00      	add	r7, sp, #0
 8016b4c:	60f8      	str	r0, [r7, #12]
 8016b4e:	60b9      	str	r1, [r7, #8]
 8016b50:	607a      	str	r2, [r7, #4]
 8016b52:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8016b54:	2300      	movs	r3, #0
 8016b56:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Transmit(Handle->HSpi, Tx, Size, Timeout) == HAL_OK)
 8016b58:	68fb      	ldr	r3, [r7, #12]
 8016b5a:	6818      	ldr	r0, [r3, #0]
 8016b5c:	687b      	ldr	r3, [r7, #4]
 8016b5e:	b29a      	uxth	r2, r3
 8016b60:	683b      	ldr	r3, [r7, #0]
 8016b62:	68b9      	ldr	r1, [r7, #8]
 8016b64:	f7f5 f9b5 	bl	800bed2 <HAL_SPI_Transmit>
 8016b68:	4603      	mov	r3, r0
 8016b6a:	2b00      	cmp	r3, #0
 8016b6c:	d101      	bne.n	8016b72 <SPIF_Transmit+0x2c>
  {
    retVal = true;
 8016b6e:	2301      	movs	r3, #1
 8016b70:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8016b72:	7dfb      	ldrb	r3, [r7, #23]
}
 8016b74:	4618      	mov	r0, r3
 8016b76:	3718      	adds	r7, #24
 8016b78:	46bd      	mov	sp, r7
 8016b7a:	bd80      	pop	{r7, pc}

08016b7c <SPIF_Receive>:

/***********************************************************************************************************/

bool SPIF_Receive(SPIF_HandleTypeDef *Handle, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 8016b7c:	b580      	push	{r7, lr}
 8016b7e:	b086      	sub	sp, #24
 8016b80:	af00      	add	r7, sp, #0
 8016b82:	60f8      	str	r0, [r7, #12]
 8016b84:	60b9      	str	r1, [r7, #8]
 8016b86:	607a      	str	r2, [r7, #4]
 8016b88:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8016b8a:	2300      	movs	r3, #0
 8016b8c:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Receive(Handle->HSpi, Rx, Size, Timeout) == HAL_OK)
 8016b8e:	68fb      	ldr	r3, [r7, #12]
 8016b90:	6818      	ldr	r0, [r3, #0]
 8016b92:	687b      	ldr	r3, [r7, #4]
 8016b94:	b29a      	uxth	r2, r3
 8016b96:	683b      	ldr	r3, [r7, #0]
 8016b98:	68b9      	ldr	r1, [r7, #8]
 8016b9a:	f7f5 fb10 	bl	800c1be <HAL_SPI_Receive>
 8016b9e:	4603      	mov	r3, r0
 8016ba0:	2b00      	cmp	r3, #0
 8016ba2:	d101      	bne.n	8016ba8 <SPIF_Receive+0x2c>
  {
    retVal = true;
 8016ba4:	2301      	movs	r3, #1
 8016ba6:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8016ba8:	7dfb      	ldrb	r3, [r7, #23]
}
 8016baa:	4618      	mov	r0, r3
 8016bac:	3718      	adds	r7, #24
 8016bae:	46bd      	mov	sp, r7
 8016bb0:	bd80      	pop	{r7, pc}

08016bb2 <SPIF_WriteEnable>:

/***********************************************************************************************************/

bool SPIF_WriteEnable(SPIF_HandleTypeDef *Handle)
{
 8016bb2:	b580      	push	{r7, lr}
 8016bb4:	b084      	sub	sp, #16
 8016bb6:	af00      	add	r7, sp, #0
 8016bb8:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8016bba:	2301      	movs	r3, #1
 8016bbc:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEENABLE};
 8016bbe:	2306      	movs	r3, #6
 8016bc0:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8016bc2:	2100      	movs	r1, #0
 8016bc4:	6878      	ldr	r0, [r7, #4]
 8016bc6:	f7ff ff83 	bl	8016ad0 <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8016bca:	f107 010c 	add.w	r1, r7, #12
 8016bce:	2364      	movs	r3, #100	@ 0x64
 8016bd0:	2201      	movs	r2, #1
 8016bd2:	6878      	ldr	r0, [r7, #4]
 8016bd4:	f7ff ffb7 	bl	8016b46 <SPIF_Transmit>
 8016bd8:	4603      	mov	r3, r0
 8016bda:	f083 0301 	eor.w	r3, r3, #1
 8016bde:	b2db      	uxtb	r3, r3
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d001      	beq.n	8016be8 <SPIF_WriteEnable+0x36>
  {
    retVal = false;
 8016be4:	2300      	movs	r3, #0
 8016be6:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteEnable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8016be8:	2101      	movs	r1, #1
 8016bea:	6878      	ldr	r0, [r7, #4]
 8016bec:	f7ff ff70 	bl	8016ad0 <SPIF_CsPin>
  return retVal;
 8016bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8016bf2:	4618      	mov	r0, r3
 8016bf4:	3710      	adds	r7, #16
 8016bf6:	46bd      	mov	sp, r7
 8016bf8:	bd80      	pop	{r7, pc}

08016bfa <SPIF_WriteDisable>:

/***********************************************************************************************************/

bool SPIF_WriteDisable(SPIF_HandleTypeDef *Handle)
{
 8016bfa:	b580      	push	{r7, lr}
 8016bfc:	b084      	sub	sp, #16
 8016bfe:	af00      	add	r7, sp, #0
 8016c00:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8016c02:	2301      	movs	r3, #1
 8016c04:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEDISABLE};
 8016c06:	2304      	movs	r3, #4
 8016c08:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8016c0a:	2100      	movs	r1, #0
 8016c0c:	6878      	ldr	r0, [r7, #4]
 8016c0e:	f7ff ff5f 	bl	8016ad0 <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8016c12:	f107 010c 	add.w	r1, r7, #12
 8016c16:	2364      	movs	r3, #100	@ 0x64
 8016c18:	2201      	movs	r2, #1
 8016c1a:	6878      	ldr	r0, [r7, #4]
 8016c1c:	f7ff ff93 	bl	8016b46 <SPIF_Transmit>
 8016c20:	4603      	mov	r3, r0
 8016c22:	f083 0301 	eor.w	r3, r3, #1
 8016c26:	b2db      	uxtb	r3, r3
 8016c28:	2b00      	cmp	r3, #0
 8016c2a:	d001      	beq.n	8016c30 <SPIF_WriteDisable+0x36>
  {
    retVal = false;
 8016c2c:	2300      	movs	r3, #0
 8016c2e:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteDisable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8016c30:	2101      	movs	r1, #1
 8016c32:	6878      	ldr	r0, [r7, #4]
 8016c34:	f7ff ff4c 	bl	8016ad0 <SPIF_CsPin>
  return retVal;
 8016c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c3a:	4618      	mov	r0, r3
 8016c3c:	3710      	adds	r7, #16
 8016c3e:	46bd      	mov	sp, r7
 8016c40:	bd80      	pop	{r7, pc}

08016c42 <SPIF_ReadReg1>:

/***********************************************************************************************************/

uint8_t SPIF_ReadReg1(SPIF_HandleTypeDef *Handle)
{
 8016c42:	b580      	push	{r7, lr}
 8016c44:	b086      	sub	sp, #24
 8016c46:	af02      	add	r7, sp, #8
 8016c48:	6078      	str	r0, [r7, #4]
  uint8_t retVal = 0;
 8016c4a:	2300      	movs	r3, #0
 8016c4c:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[2] = {SPIF_CMD_READSTATUS1, SPIF_DUMMY_BYTE};
 8016c4e:	f24a 5305 	movw	r3, #42245	@ 0xa505
 8016c52:	81bb      	strh	r3, [r7, #12]
  uint8_t rx[2];
  SPIF_CsPin(Handle, 0);
 8016c54:	2100      	movs	r1, #0
 8016c56:	6878      	ldr	r0, [r7, #4]
 8016c58:	f7ff ff3a 	bl	8016ad0 <SPIF_CsPin>
  if (SPIF_TransmitReceive(Handle, tx, rx, 2, 100) == true)
 8016c5c:	f107 0208 	add.w	r2, r7, #8
 8016c60:	f107 010c 	add.w	r1, r7, #12
 8016c64:	2364      	movs	r3, #100	@ 0x64
 8016c66:	9300      	str	r3, [sp, #0]
 8016c68:	2302      	movs	r3, #2
 8016c6a:	6878      	ldr	r0, [r7, #4]
 8016c6c:	f7ff ff4d 	bl	8016b0a <SPIF_TransmitReceive>
 8016c70:	4603      	mov	r3, r0
 8016c72:	2b00      	cmp	r3, #0
 8016c74:	d001      	beq.n	8016c7a <SPIF_ReadReg1+0x38>
  {
    retVal = rx[1];
 8016c76:	7a7b      	ldrb	r3, [r7, #9]
 8016c78:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 8016c7a:	2101      	movs	r1, #1
 8016c7c:	6878      	ldr	r0, [r7, #4]
 8016c7e:	f7ff ff27 	bl	8016ad0 <SPIF_CsPin>
  return retVal;
 8016c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c84:	4618      	mov	r0, r3
 8016c86:	3710      	adds	r7, #16
 8016c88:	46bd      	mov	sp, r7
 8016c8a:	bd80      	pop	{r7, pc}

08016c8c <SPIF_WaitForWriting>:
}

/***********************************************************************************************************/

bool SPIF_WaitForWriting(SPIF_HandleTypeDef *Handle, uint32_t Timeout)
{
 8016c8c:	b580      	push	{r7, lr}
 8016c8e:	b084      	sub	sp, #16
 8016c90:	af00      	add	r7, sp, #0
 8016c92:	6078      	str	r0, [r7, #4]
 8016c94:	6039      	str	r1, [r7, #0]
  bool retVal = false;
 8016c96:	2300      	movs	r3, #0
 8016c98:	73fb      	strb	r3, [r7, #15]
  uint32_t startTime = HAL_GetTick();
 8016c9a:	f7ee fd4b 	bl	8005734 <HAL_GetTick>
 8016c9e:	60b8      	str	r0, [r7, #8]
  while (1)
  {
    SPIF_Delay(1);
 8016ca0:	2001      	movs	r0, #1
 8016ca2:	f7ff fed9 	bl	8016a58 <SPIF_Delay>
    if (HAL_GetTick() - startTime >= Timeout)
 8016ca6:	f7ee fd45 	bl	8005734 <HAL_GetTick>
 8016caa:	4602      	mov	r2, r0
 8016cac:	68bb      	ldr	r3, [r7, #8]
 8016cae:	1ad3      	subs	r3, r2, r3
 8016cb0:	683a      	ldr	r2, [r7, #0]
 8016cb2:	429a      	cmp	r2, r3
 8016cb4:	d90a      	bls.n	8016ccc <SPIF_WaitForWriting+0x40>
    {
      dprintf("SPIF_WaitForWriting() TIMEOUT\r\n");
      break;
    }
    if ((SPIF_ReadReg1(Handle) & SPIF_STATUS1_BUSY) == 0)
 8016cb6:	6878      	ldr	r0, [r7, #4]
 8016cb8:	f7ff ffc3 	bl	8016c42 <SPIF_ReadReg1>
 8016cbc:	4603      	mov	r3, r0
 8016cbe:	f003 0301 	and.w	r3, r3, #1
 8016cc2:	2b00      	cmp	r3, #0
 8016cc4:	d1ec      	bne.n	8016ca0 <SPIF_WaitForWriting+0x14>
    {
      retVal = true;
 8016cc6:	2301      	movs	r3, #1
 8016cc8:	73fb      	strb	r3, [r7, #15]
      break;
 8016cca:	e000      	b.n	8016cce <SPIF_WaitForWriting+0x42>
      break;
 8016ccc:	bf00      	nop
    }
  }
  return retVal;
 8016cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8016cd0:	4618      	mov	r0, r3
 8016cd2:	3710      	adds	r7, #16
 8016cd4:	46bd      	mov	sp, r7
 8016cd6:	bd80      	pop	{r7, pc}

08016cd8 <SPIF_FindChip>:

/***********************************************************************************************************/

bool SPIF_FindChip(SPIF_HandleTypeDef *Handle)
{
 8016cd8:	b580      	push	{r7, lr}
 8016cda:	b088      	sub	sp, #32
 8016cdc:	af02      	add	r7, sp, #8
 8016cde:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = {SPIF_CMD_JEDECID, 0xFF, 0xFF, 0xFF};
 8016ce0:	f06f 0360 	mvn.w	r3, #96	@ 0x60
 8016ce4:	613b      	str	r3, [r7, #16]
  uint8_t rx[4];
  bool retVal = false;
 8016ce6:	2300      	movs	r3, #0
 8016ce8:	75fb      	strb	r3, [r7, #23]
  do
  {
    dprintf("SPIF_FindChip()\r\n");
    SPIF_CsPin(Handle, 0);
 8016cea:	2100      	movs	r1, #0
 8016cec:	6878      	ldr	r0, [r7, #4]
 8016cee:	f7ff feef 	bl	8016ad0 <SPIF_CsPin>
    if (SPIF_TransmitReceive(Handle, tx, rx, 4, 100) == false)
 8016cf2:	f107 020c 	add.w	r2, r7, #12
 8016cf6:	f107 0110 	add.w	r1, r7, #16
 8016cfa:	2364      	movs	r3, #100	@ 0x64
 8016cfc:	9300      	str	r3, [sp, #0]
 8016cfe:	2304      	movs	r3, #4
 8016d00:	6878      	ldr	r0, [r7, #4]
 8016d02:	f7ff ff02 	bl	8016b0a <SPIF_TransmitReceive>
 8016d06:	4603      	mov	r3, r0
 8016d08:	f083 0301 	eor.w	r3, r3, #1
 8016d0c:	b2db      	uxtb	r3, r3
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	d004      	beq.n	8016d1c <SPIF_FindChip+0x44>
    {
      SPIF_CsPin(Handle, 1);
 8016d12:	2101      	movs	r1, #1
 8016d14:	6878      	ldr	r0, [r7, #4]
 8016d16:	f7ff fedb 	bl	8016ad0 <SPIF_CsPin>
      break;
 8016d1a:	e16f      	b.n	8016ffc <SPIF_FindChip+0x324>
    }
    SPIF_CsPin(Handle, 1);
 8016d1c:	2101      	movs	r1, #1
 8016d1e:	6878      	ldr	r0, [r7, #4]
 8016d20:	f7ff fed6 	bl	8016ad0 <SPIF_CsPin>
    dprintf("CHIP ID: 0x%02X%02X%02X\r\n", rx[1], rx[2], rx[3]);
    Handle->Manufactor = rx[1];
 8016d24:	7b7a      	ldrb	r2, [r7, #13]
 8016d26:	687b      	ldr	r3, [r7, #4]
 8016d28:	721a      	strb	r2, [r3, #8]
    Handle->MemType = rx[2];
 8016d2a:	7bba      	ldrb	r2, [r7, #14]
 8016d2c:	687b      	ldr	r3, [r7, #4]
 8016d2e:	72da      	strb	r2, [r3, #11]
    Handle->Size = rx[3];
 8016d30:	7bfa      	ldrb	r2, [r7, #15]
 8016d32:	687b      	ldr	r3, [r7, #4]
 8016d34:	725a      	strb	r2, [r3, #9]

    dprintf("SPIF MANUFACTURE: ");
    switch (Handle->Manufactor)
 8016d36:	687b      	ldr	r3, [r7, #4]
 8016d38:	7a1b      	ldrb	r3, [r3, #8]
 8016d3a:	2bef      	cmp	r3, #239	@ 0xef
 8016d3c:	f000 80f0 	beq.w	8016f20 <SPIF_FindChip+0x248>
 8016d40:	2bef      	cmp	r3, #239	@ 0xef
 8016d42:	f300 80e9 	bgt.w	8016f18 <SPIF_FindChip+0x240>
 8016d46:	2bc8      	cmp	r3, #200	@ 0xc8
 8016d48:	f300 80e6 	bgt.w	8016f18 <SPIF_FindChip+0x240>
 8016d4c:	2b85      	cmp	r3, #133	@ 0x85
 8016d4e:	da0c      	bge.n	8016d6a <SPIF_FindChip+0x92>
 8016d50:	2b62      	cmp	r3, #98	@ 0x62
 8016d52:	f000 80e7 	beq.w	8016f24 <SPIF_FindChip+0x24c>
 8016d56:	2b62      	cmp	r3, #98	@ 0x62
 8016d58:	f300 80de 	bgt.w	8016f18 <SPIF_FindChip+0x240>
 8016d5c:	2b20      	cmp	r3, #32
 8016d5e:	f300 80d9 	bgt.w	8016f14 <SPIF_FindChip+0x23c>
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	f300 8090 	bgt.w	8016e88 <SPIF_FindChip+0x1b0>
 8016d68:	e0d6      	b.n	8016f18 <SPIF_FindChip+0x240>
 8016d6a:	3b85      	subs	r3, #133	@ 0x85
 8016d6c:	2b43      	cmp	r3, #67	@ 0x43
 8016d6e:	f200 80d3 	bhi.w	8016f18 <SPIF_FindChip+0x240>
 8016d72:	a201      	add	r2, pc, #4	@ (adr r2, 8016d78 <SPIF_FindChip+0xa0>)
 8016d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016d78:	08016f29 	.word	0x08016f29
 8016d7c:	08016f19 	.word	0x08016f19
 8016d80:	08016f19 	.word	0x08016f19
 8016d84:	08016f19 	.word	0x08016f19
 8016d88:	08016f29 	.word	0x08016f29
 8016d8c:	08016f19 	.word	0x08016f19
 8016d90:	08016f19 	.word	0x08016f19
 8016d94:	08016f29 	.word	0x08016f29
 8016d98:	08016f19 	.word	0x08016f19
 8016d9c:	08016f19 	.word	0x08016f19
 8016da0:	08016f19 	.word	0x08016f19
 8016da4:	08016f19 	.word	0x08016f19
 8016da8:	08016f19 	.word	0x08016f19
 8016dac:	08016f19 	.word	0x08016f19
 8016db0:	08016f19 	.word	0x08016f19
 8016db4:	08016f19 	.word	0x08016f19
 8016db8:	08016f19 	.word	0x08016f19
 8016dbc:	08016f19 	.word	0x08016f19
 8016dc0:	08016f19 	.word	0x08016f19
 8016dc4:	08016f19 	.word	0x08016f19
 8016dc8:	08016f19 	.word	0x08016f19
 8016dcc:	08016f19 	.word	0x08016f19
 8016dd0:	08016f19 	.word	0x08016f19
 8016dd4:	08016f19 	.word	0x08016f19
 8016dd8:	08016f29 	.word	0x08016f29
 8016ddc:	08016f19 	.word	0x08016f19
 8016de0:	08016f19 	.word	0x08016f19
 8016de4:	08016f19 	.word	0x08016f19
 8016de8:	08016f29 	.word	0x08016f29
 8016dec:	08016f19 	.word	0x08016f19
 8016df0:	08016f19 	.word	0x08016f19
 8016df4:	08016f19 	.word	0x08016f19
 8016df8:	08016f19 	.word	0x08016f19
 8016dfc:	08016f19 	.word	0x08016f19
 8016e00:	08016f19 	.word	0x08016f19
 8016e04:	08016f19 	.word	0x08016f19
 8016e08:	08016f19 	.word	0x08016f19
 8016e0c:	08016f19 	.word	0x08016f19
 8016e10:	08016f19 	.word	0x08016f19
 8016e14:	08016f19 	.word	0x08016f19
 8016e18:	08016f29 	.word	0x08016f29
 8016e1c:	08016f19 	.word	0x08016f19
 8016e20:	08016f19 	.word	0x08016f19
 8016e24:	08016f19 	.word	0x08016f19
 8016e28:	08016f19 	.word	0x08016f19
 8016e2c:	08016f19 	.word	0x08016f19
 8016e30:	08016f19 	.word	0x08016f19
 8016e34:	08016f19 	.word	0x08016f19
 8016e38:	08016f19 	.word	0x08016f19
 8016e3c:	08016f19 	.word	0x08016f19
 8016e40:	08016f19 	.word	0x08016f19
 8016e44:	08016f19 	.word	0x08016f19
 8016e48:	08016f19 	.word	0x08016f19
 8016e4c:	08016f19 	.word	0x08016f19
 8016e50:	08016f19 	.word	0x08016f19
 8016e54:	08016f19 	.word	0x08016f19
 8016e58:	08016f19 	.word	0x08016f19
 8016e5c:	08016f19 	.word	0x08016f19
 8016e60:	08016f29 	.word	0x08016f29
 8016e64:	08016f19 	.word	0x08016f19
 8016e68:	08016f19 	.word	0x08016f19
 8016e6c:	08016f29 	.word	0x08016f29
 8016e70:	08016f19 	.word	0x08016f19
 8016e74:	08016f19 	.word	0x08016f19
 8016e78:	08016f19 	.word	0x08016f19
 8016e7c:	08016f19 	.word	0x08016f19
 8016e80:	08016f19 	.word	0x08016f19
 8016e84:	08016f29 	.word	0x08016f29
 8016e88:	3b01      	subs	r3, #1
 8016e8a:	2b1f      	cmp	r3, #31
 8016e8c:	d844      	bhi.n	8016f18 <SPIF_FindChip+0x240>
 8016e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8016e94 <SPIF_FindChip+0x1bc>)
 8016e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016e94:	08016f2d 	.word	0x08016f2d
 8016e98:	08016f19 	.word	0x08016f19
 8016e9c:	08016f19 	.word	0x08016f19
 8016ea0:	08016f2d 	.word	0x08016f2d
 8016ea4:	08016f19 	.word	0x08016f19
 8016ea8:	08016f19 	.word	0x08016f19
 8016eac:	08016f19 	.word	0x08016f19
 8016eb0:	08016f19 	.word	0x08016f19
 8016eb4:	08016f19 	.word	0x08016f19
 8016eb8:	08016f19 	.word	0x08016f19
 8016ebc:	08016f19 	.word	0x08016f19
 8016ec0:	08016f19 	.word	0x08016f19
 8016ec4:	08016f19 	.word	0x08016f19
 8016ec8:	08016f19 	.word	0x08016f19
 8016ecc:	08016f19 	.word	0x08016f19
 8016ed0:	08016f19 	.word	0x08016f19
 8016ed4:	08016f19 	.word	0x08016f19
 8016ed8:	08016f19 	.word	0x08016f19
 8016edc:	08016f19 	.word	0x08016f19
 8016ee0:	08016f19 	.word	0x08016f19
 8016ee4:	08016f19 	.word	0x08016f19
 8016ee8:	08016f19 	.word	0x08016f19
 8016eec:	08016f19 	.word	0x08016f19
 8016ef0:	08016f19 	.word	0x08016f19
 8016ef4:	08016f19 	.word	0x08016f19
 8016ef8:	08016f19 	.word	0x08016f19
 8016efc:	08016f19 	.word	0x08016f19
 8016f00:	08016f2d 	.word	0x08016f2d
 8016f04:	08016f19 	.word	0x08016f19
 8016f08:	08016f19 	.word	0x08016f19
 8016f0c:	08016f19 	.word	0x08016f19
 8016f10:	08016f2d 	.word	0x08016f2d
 8016f14:	2b37      	cmp	r3, #55	@ 0x37
 8016f16:	d00b      	beq.n	8016f30 <SPIF_FindChip+0x258>
      break;
    case SPIF_MANUFACTOR_PUYA:
      dprintf("PUYA");
      break;
    default:
      Handle->Manufactor = SPIF_MANUFACTOR_ERROR;
 8016f18:	687b      	ldr	r3, [r7, #4]
 8016f1a:	2200      	movs	r2, #0
 8016f1c:	721a      	strb	r2, [r3, #8]
      dprintf("ERROR");
      break;
 8016f1e:	e008      	b.n	8016f32 <SPIF_FindChip+0x25a>
      break;
 8016f20:	bf00      	nop
 8016f22:	e006      	b.n	8016f32 <SPIF_FindChip+0x25a>
      break;
 8016f24:	bf00      	nop
 8016f26:	e004      	b.n	8016f32 <SPIF_FindChip+0x25a>
      break;
 8016f28:	bf00      	nop
 8016f2a:	e002      	b.n	8016f32 <SPIF_FindChip+0x25a>
      break;
 8016f2c:	bf00      	nop
 8016f2e:	e000      	b.n	8016f32 <SPIF_FindChip+0x25a>
      break;
 8016f30:	bf00      	nop
    }
    dprintf(" - MEMTYPE: 0x%02X", Handle->MemType);
    dprintf(" - SIZE: ");
    switch (Handle->Size)
 8016f32:	687b      	ldr	r3, [r7, #4]
 8016f34:	7a5b      	ldrb	r3, [r3, #9]
 8016f36:	3b11      	subs	r3, #17
 8016f38:	2b0f      	cmp	r3, #15
 8016f3a:	d84e      	bhi.n	8016fda <SPIF_FindChip+0x302>
 8016f3c:	a201      	add	r2, pc, #4	@ (adr r2, 8016f44 <SPIF_FindChip+0x26c>)
 8016f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016f42:	bf00      	nop
 8016f44:	08016f85 	.word	0x08016f85
 8016f48:	08016f8d 	.word	0x08016f8d
 8016f4c:	08016f95 	.word	0x08016f95
 8016f50:	08016f9d 	.word	0x08016f9d
 8016f54:	08016fa5 	.word	0x08016fa5
 8016f58:	08016fad 	.word	0x08016fad
 8016f5c:	08016fb5 	.word	0x08016fb5
 8016f60:	08016fbd 	.word	0x08016fbd
 8016f64:	08016fc7 	.word	0x08016fc7
 8016f68:	08016fdb 	.word	0x08016fdb
 8016f6c:	08016fdb 	.word	0x08016fdb
 8016f70:	08016fdb 	.word	0x08016fdb
 8016f74:	08016fdb 	.word	0x08016fdb
 8016f78:	08016fdb 	.word	0x08016fdb
 8016f7c:	08016fdb 	.word	0x08016fdb
 8016f80:	08016fd1 	.word	0x08016fd1
    {
    case SPIF_SIZE_1MBIT:
      Handle->BlockCnt = 2;
 8016f84:	687b      	ldr	r3, [r7, #4]
 8016f86:	2202      	movs	r2, #2
 8016f88:	61da      	str	r2, [r3, #28]
      dprintf("1 MBIT\r\n");
      break;
 8016f8a:	e02a      	b.n	8016fe2 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_2MBIT:
      Handle->BlockCnt = 4;
 8016f8c:	687b      	ldr	r3, [r7, #4]
 8016f8e:	2204      	movs	r2, #4
 8016f90:	61da      	str	r2, [r3, #28]
      dprintf("2 MBIT\r\n");
      break;
 8016f92:	e026      	b.n	8016fe2 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_4MBIT:
      Handle->BlockCnt = 8;
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	2208      	movs	r2, #8
 8016f98:	61da      	str	r2, [r3, #28]
      dprintf("4 MBIT\r\n");
      break;
 8016f9a:	e022      	b.n	8016fe2 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_8MBIT:
      Handle->BlockCnt = 16;
 8016f9c:	687b      	ldr	r3, [r7, #4]
 8016f9e:	2210      	movs	r2, #16
 8016fa0:	61da      	str	r2, [r3, #28]
      dprintf("8 MBIT\r\n");
      break;
 8016fa2:	e01e      	b.n	8016fe2 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_16MBIT:
      Handle->BlockCnt = 32;
 8016fa4:	687b      	ldr	r3, [r7, #4]
 8016fa6:	2220      	movs	r2, #32
 8016fa8:	61da      	str	r2, [r3, #28]
      dprintf("16 MBIT\r\n");
      break;
 8016faa:	e01a      	b.n	8016fe2 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_32MBIT:
      Handle->BlockCnt = 64;
 8016fac:	687b      	ldr	r3, [r7, #4]
 8016fae:	2240      	movs	r2, #64	@ 0x40
 8016fb0:	61da      	str	r2, [r3, #28]
      dprintf("32 MBIT\r\n");
      break;
 8016fb2:	e016      	b.n	8016fe2 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_64MBIT:
      Handle->BlockCnt = 128;
 8016fb4:	687b      	ldr	r3, [r7, #4]
 8016fb6:	2280      	movs	r2, #128	@ 0x80
 8016fb8:	61da      	str	r2, [r3, #28]
      dprintf("64 MBIT\r\n");
      break;
 8016fba:	e012      	b.n	8016fe2 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_128MBIT:
      Handle->BlockCnt = 256;
 8016fbc:	687b      	ldr	r3, [r7, #4]
 8016fbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8016fc2:	61da      	str	r2, [r3, #28]
      dprintf("128 MBIT\r\n");
      break;
 8016fc4:	e00d      	b.n	8016fe2 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_256MBIT:
      Handle->BlockCnt = 512;
 8016fc6:	687b      	ldr	r3, [r7, #4]
 8016fc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016fcc:	61da      	str	r2, [r3, #28]
      dprintf("256 MBIT\r\n");
      break;
 8016fce:	e008      	b.n	8016fe2 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_512MBIT:
      Handle->BlockCnt = 1024;
 8016fd0:	687b      	ldr	r3, [r7, #4]
 8016fd2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8016fd6:	61da      	str	r2, [r3, #28]
      dprintf("512 MBIT\r\n");
      break;
 8016fd8:	e003      	b.n	8016fe2 <SPIF_FindChip+0x30a>
    default:
      Handle->Size = SPIF_SIZE_ERROR;
 8016fda:	687b      	ldr	r3, [r7, #4]
 8016fdc:	2200      	movs	r2, #0
 8016fde:	725a      	strb	r2, [r3, #9]
      dprintf("ERROR\r\n");
      break;
 8016fe0:	bf00      	nop
    }

    Handle->SectorCnt = Handle->BlockCnt * 16;
 8016fe2:	687b      	ldr	r3, [r7, #4]
 8016fe4:	69db      	ldr	r3, [r3, #28]
 8016fe6:	011a      	lsls	r2, r3, #4
 8016fe8:	687b      	ldr	r3, [r7, #4]
 8016fea:	619a      	str	r2, [r3, #24]
    Handle->PageCnt = (Handle->SectorCnt * SPIF_SECTOR_SIZE) / SPIF_PAGE_SIZE;
 8016fec:	687b      	ldr	r3, [r7, #4]
 8016fee:	699b      	ldr	r3, [r3, #24]
 8016ff0:	031b      	lsls	r3, r3, #12
 8016ff2:	0a1a      	lsrs	r2, r3, #8
 8016ff4:	687b      	ldr	r3, [r7, #4]
 8016ff6:	615a      	str	r2, [r3, #20]
    dprintf("SPIF SECTOR CNT: %ld\r\n", Handle->SectorCnt);
    dprintf("SPIF PAGE CNT: %ld\r\n", Handle->PageCnt);
    dprintf("SPIF STATUS1: 0x%02X\r\n", SPIF_ReadReg1(Handle));
    dprintf("SPIF STATUS2: 0x%02X\r\n", SPIF_ReadReg2(Handle));
    dprintf("SPIF STATUS3: 0x%02X\r\n", SPIF_ReadReg3(Handle));
    retVal = true;
 8016ff8:	2301      	movs	r3, #1
 8016ffa:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8016ffc:	7dfb      	ldrb	r3, [r7, #23]
}
 8016ffe:	4618      	mov	r0, r3
 8017000:	3718      	adds	r7, #24
 8017002:	46bd      	mov	sp, r7
 8017004:	bd80      	pop	{r7, pc}
 8017006:	bf00      	nop

08017008 <SPIF_WriteFn>:

/***********************************************************************************************************/

bool SPIF_WriteFn(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8017008:	b580      	push	{r7, lr}
 801700a:	b08a      	sub	sp, #40	@ 0x28
 801700c:	af00      	add	r7, sp, #0
 801700e:	60f8      	str	r0, [r7, #12]
 8017010:	60b9      	str	r1, [r7, #8]
 8017012:	607a      	str	r2, [r7, #4]
 8017014:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8017016:	2300      	movs	r3, #0
 8017018:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t address = 0, maximum = SPIF_PAGE_SIZE - Offset;
 801701c:	2300      	movs	r3, #0
 801701e:	623b      	str	r3, [r7, #32]
 8017020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017022:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8017026:	61fb      	str	r3, [r7, #28]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_WritePage() START PAGE %ld\r\n", PageNumber);
    if (PageNumber >= Handle->PageCnt)
 8017028:	68fb      	ldr	r3, [r7, #12]
 801702a:	695b      	ldr	r3, [r3, #20]
 801702c:	68ba      	ldr	r2, [r7, #8]
 801702e:	429a      	cmp	r2, r3
 8017030:	f080 8084 	bcs.w	801713c <SPIF_WriteFn+0x134>
    {
      dprintf("SPIF_WritePage() ERROR PageNumber\r\n");
      break;
    }
    if (Offset >= SPIF_PAGE_SIZE)
 8017034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017036:	2bff      	cmp	r3, #255	@ 0xff
 8017038:	f200 8082 	bhi.w	8017140 <SPIF_WriteFn+0x138>
    {
      dprintf("SPIF_WritePage() ERROR Offset\r\n");
      break;
    }
    if (Size > maximum)
 801703c:	683a      	ldr	r2, [r7, #0]
 801703e:	69fb      	ldr	r3, [r7, #28]
 8017040:	429a      	cmp	r2, r3
 8017042:	d901      	bls.n	8017048 <SPIF_WriteFn+0x40>
    {
      Size = maximum;
 8017044:	69fb      	ldr	r3, [r7, #28]
 8017046:	603b      	str	r3, [r7, #0]
    }
    address = SPIF_PageToAddress(PageNumber) + Offset;
 8017048:	68bb      	ldr	r3, [r7, #8]
 801704a:	021b      	lsls	r3, r3, #8
 801704c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801704e:	4413      	add	r3, r2
 8017050:	623b      	str	r3, [r7, #32]
        }
        dprintf(", 0x%02X", Data[i]);
      }
      dprintf("\r\n}\r\n");
#endif
    if (SPIF_WriteEnable(Handle) == false)
 8017052:	68f8      	ldr	r0, [r7, #12]
 8017054:	f7ff fdad 	bl	8016bb2 <SPIF_WriteEnable>
 8017058:	4603      	mov	r3, r0
 801705a:	f083 0301 	eor.w	r3, r3, #1
 801705e:	b2db      	uxtb	r3, r3
 8017060:	2b00      	cmp	r3, #0
 8017062:	d16f      	bne.n	8017144 <SPIF_WriteFn+0x13c>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8017064:	2100      	movs	r1, #0
 8017066:	68f8      	ldr	r0, [r7, #12]
 8017068:	f7ff fd32 	bl	8016ad0 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 801706c:	68fb      	ldr	r3, [r7, #12]
 801706e:	69db      	ldr	r3, [r3, #28]
 8017070:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017074:	d322      	bcc.n	80170bc <SPIF_WriteFn+0xb4>
    {
      tx[0] = SPIF_CMD_PAGEPROG4ADD;
 8017076:	2312      	movs	r3, #18
 8017078:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0xFF000000) >> 24;
 801707a:	6a3b      	ldr	r3, [r7, #32]
 801707c:	0e1b      	lsrs	r3, r3, #24
 801707e:	b2db      	uxtb	r3, r3
 8017080:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x00FF0000) >> 16;
 8017082:	6a3b      	ldr	r3, [r7, #32]
 8017084:	0c1b      	lsrs	r3, r3, #16
 8017086:	b2db      	uxtb	r3, r3
 8017088:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x0000FF00) >> 8;
 801708a:	6a3b      	ldr	r3, [r7, #32]
 801708c:	0a1b      	lsrs	r3, r3, #8
 801708e:	b2db      	uxtb	r3, r3
 8017090:	75fb      	strb	r3, [r7, #23]
      tx[4] = (address & 0x000000FF);
 8017092:	6a3b      	ldr	r3, [r7, #32]
 8017094:	b2db      	uxtb	r3, r3
 8017096:	763b      	strb	r3, [r7, #24]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8017098:	f107 0114 	add.w	r1, r7, #20
 801709c:	2364      	movs	r3, #100	@ 0x64
 801709e:	2205      	movs	r2, #5
 80170a0:	68f8      	ldr	r0, [r7, #12]
 80170a2:	f7ff fd50 	bl	8016b46 <SPIF_Transmit>
 80170a6:	4603      	mov	r3, r0
 80170a8:	f083 0301 	eor.w	r3, r3, #1
 80170ac:	b2db      	uxtb	r3, r3
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	d023      	beq.n	80170fa <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 80170b2:	2101      	movs	r1, #1
 80170b4:	68f8      	ldr	r0, [r7, #12]
 80170b6:	f7ff fd0b 	bl	8016ad0 <SPIF_CsPin>
        break;
 80170ba:	e044      	b.n	8017146 <SPIF_WriteFn+0x13e>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_PAGEPROG3ADD;
 80170bc:	2302      	movs	r3, #2
 80170be:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0x00FF0000) >> 16;
 80170c0:	6a3b      	ldr	r3, [r7, #32]
 80170c2:	0c1b      	lsrs	r3, r3, #16
 80170c4:	b2db      	uxtb	r3, r3
 80170c6:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x0000FF00) >> 8;
 80170c8:	6a3b      	ldr	r3, [r7, #32]
 80170ca:	0a1b      	lsrs	r3, r3, #8
 80170cc:	b2db      	uxtb	r3, r3
 80170ce:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x000000FF);
 80170d0:	6a3b      	ldr	r3, [r7, #32]
 80170d2:	b2db      	uxtb	r3, r3
 80170d4:	75fb      	strb	r3, [r7, #23]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 80170d6:	f107 0114 	add.w	r1, r7, #20
 80170da:	2364      	movs	r3, #100	@ 0x64
 80170dc:	2204      	movs	r2, #4
 80170de:	68f8      	ldr	r0, [r7, #12]
 80170e0:	f7ff fd31 	bl	8016b46 <SPIF_Transmit>
 80170e4:	4603      	mov	r3, r0
 80170e6:	f083 0301 	eor.w	r3, r3, #1
 80170ea:	b2db      	uxtb	r3, r3
 80170ec:	2b00      	cmp	r3, #0
 80170ee:	d004      	beq.n	80170fa <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 80170f0:	2101      	movs	r1, #1
 80170f2:	68f8      	ldr	r0, [r7, #12]
 80170f4:	f7ff fcec 	bl	8016ad0 <SPIF_CsPin>
        break;
 80170f8:	e025      	b.n	8017146 <SPIF_WriteFn+0x13e>
      }
    }
    if (SPIF_Transmit(Handle, Data, Size, 1000) == false)
 80170fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80170fe:	683a      	ldr	r2, [r7, #0]
 8017100:	6879      	ldr	r1, [r7, #4]
 8017102:	68f8      	ldr	r0, [r7, #12]
 8017104:	f7ff fd1f 	bl	8016b46 <SPIF_Transmit>
 8017108:	4603      	mov	r3, r0
 801710a:	f083 0301 	eor.w	r3, r3, #1
 801710e:	b2db      	uxtb	r3, r3
 8017110:	2b00      	cmp	r3, #0
 8017112:	d004      	beq.n	801711e <SPIF_WriteFn+0x116>
    {
      SPIF_CsPin(Handle, 1);
 8017114:	2101      	movs	r1, #1
 8017116:	68f8      	ldr	r0, [r7, #12]
 8017118:	f7ff fcda 	bl	8016ad0 <SPIF_CsPin>
      break;
 801711c:	e013      	b.n	8017146 <SPIF_WriteFn+0x13e>
    }
    SPIF_CsPin(Handle, 1);
 801711e:	2101      	movs	r1, #1
 8017120:	68f8      	ldr	r0, [r7, #12]
 8017122:	f7ff fcd5 	bl	8016ad0 <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 100))
 8017126:	2164      	movs	r1, #100	@ 0x64
 8017128:	68f8      	ldr	r0, [r7, #12]
 801712a:	f7ff fdaf 	bl	8016c8c <SPIF_WaitForWriting>
 801712e:	4603      	mov	r3, r0
 8017130:	2b00      	cmp	r3, #0
 8017132:	d008      	beq.n	8017146 <SPIF_WriteFn+0x13e>
    {
      dprintf("SPIF_WritePage() %d BYTES WITERN DONE AFTER %ld ms\r\n", (uint16_t)Size, HAL_GetTick() - dbgTime);
      retVal = true;
 8017134:	2301      	movs	r3, #1
 8017136:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801713a:	e004      	b.n	8017146 <SPIF_WriteFn+0x13e>
      break;
 801713c:	bf00      	nop
 801713e:	e002      	b.n	8017146 <SPIF_WriteFn+0x13e>
      break;
 8017140:	bf00      	nop
 8017142:	e000      	b.n	8017146 <SPIF_WriteFn+0x13e>
      break;
 8017144:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8017146:	68f8      	ldr	r0, [r7, #12]
 8017148:	f7ff fd57 	bl	8016bfa <SPIF_WriteDisable>
  return retVal;
 801714c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8017150:	4618      	mov	r0, r3
 8017152:	3728      	adds	r7, #40	@ 0x28
 8017154:	46bd      	mov	sp, r7
 8017156:	bd80      	pop	{r7, pc}

08017158 <SPIF_ReadFn>:

/***********************************************************************************************************/

bool SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size)
{
 8017158:	b580      	push	{r7, lr}
 801715a:	b086      	sub	sp, #24
 801715c:	af00      	add	r7, sp, #0
 801715e:	60f8      	str	r0, [r7, #12]
 8017160:	60b9      	str	r1, [r7, #8]
 8017162:	607a      	str	r2, [r7, #4]
 8017164:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8017166:	2300      	movs	r3, #0
 8017168:	75fb      	strb	r3, [r7, #23]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_ReadAddress() START ADDRESS %ld\r\n", Address);
    SPIF_CsPin(Handle, 0);
 801716a:	2100      	movs	r1, #0
 801716c:	68f8      	ldr	r0, [r7, #12]
 801716e:	f7ff fcaf 	bl	8016ad0 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8017172:	68fb      	ldr	r3, [r7, #12]
 8017174:	69db      	ldr	r3, [r3, #28]
 8017176:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801717a:	d322      	bcc.n	80171c2 <SPIF_ReadFn+0x6a>
    {
      tx[0] = SPIF_CMD_READDATA4ADD;
 801717c:	2313      	movs	r3, #19
 801717e:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0xFF000000) >> 24;
 8017180:	68bb      	ldr	r3, [r7, #8]
 8017182:	0e1b      	lsrs	r3, r3, #24
 8017184:	b2db      	uxtb	r3, r3
 8017186:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x00FF0000) >> 16;
 8017188:	68bb      	ldr	r3, [r7, #8]
 801718a:	0c1b      	lsrs	r3, r3, #16
 801718c:	b2db      	uxtb	r3, r3
 801718e:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x0000FF00) >> 8;
 8017190:	68bb      	ldr	r3, [r7, #8]
 8017192:	0a1b      	lsrs	r3, r3, #8
 8017194:	b2db      	uxtb	r3, r3
 8017196:	74fb      	strb	r3, [r7, #19]
      tx[4] = (Address & 0x000000FF);
 8017198:	68bb      	ldr	r3, [r7, #8]
 801719a:	b2db      	uxtb	r3, r3
 801719c:	753b      	strb	r3, [r7, #20]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 801719e:	f107 0110 	add.w	r1, r7, #16
 80171a2:	2364      	movs	r3, #100	@ 0x64
 80171a4:	2205      	movs	r2, #5
 80171a6:	68f8      	ldr	r0, [r7, #12]
 80171a8:	f7ff fccd 	bl	8016b46 <SPIF_Transmit>
 80171ac:	4603      	mov	r3, r0
 80171ae:	f083 0301 	eor.w	r3, r3, #1
 80171b2:	b2db      	uxtb	r3, r3
 80171b4:	2b00      	cmp	r3, #0
 80171b6:	d023      	beq.n	8017200 <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 80171b8:	2101      	movs	r1, #1
 80171ba:	68f8      	ldr	r0, [r7, #12]
 80171bc:	f7ff fc88 	bl	8016ad0 <SPIF_CsPin>
        break;
 80171c0:	e036      	b.n	8017230 <SPIF_ReadFn+0xd8>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_READDATA3ADD;
 80171c2:	2303      	movs	r3, #3
 80171c4:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0x00FF0000) >> 16;
 80171c6:	68bb      	ldr	r3, [r7, #8]
 80171c8:	0c1b      	lsrs	r3, r3, #16
 80171ca:	b2db      	uxtb	r3, r3
 80171cc:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x0000FF00) >> 8;
 80171ce:	68bb      	ldr	r3, [r7, #8]
 80171d0:	0a1b      	lsrs	r3, r3, #8
 80171d2:	b2db      	uxtb	r3, r3
 80171d4:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x000000FF);
 80171d6:	68bb      	ldr	r3, [r7, #8]
 80171d8:	b2db      	uxtb	r3, r3
 80171da:	74fb      	strb	r3, [r7, #19]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 80171dc:	f107 0110 	add.w	r1, r7, #16
 80171e0:	2364      	movs	r3, #100	@ 0x64
 80171e2:	2204      	movs	r2, #4
 80171e4:	68f8      	ldr	r0, [r7, #12]
 80171e6:	f7ff fcae 	bl	8016b46 <SPIF_Transmit>
 80171ea:	4603      	mov	r3, r0
 80171ec:	f083 0301 	eor.w	r3, r3, #1
 80171f0:	b2db      	uxtb	r3, r3
 80171f2:	2b00      	cmp	r3, #0
 80171f4:	d004      	beq.n	8017200 <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 80171f6:	2101      	movs	r1, #1
 80171f8:	68f8      	ldr	r0, [r7, #12]
 80171fa:	f7ff fc69 	bl	8016ad0 <SPIF_CsPin>
        break;
 80171fe:	e017      	b.n	8017230 <SPIF_ReadFn+0xd8>
      }
    }
    if (SPIF_Receive(Handle, Data, Size, 2000) == false)
 8017200:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8017204:	683a      	ldr	r2, [r7, #0]
 8017206:	6879      	ldr	r1, [r7, #4]
 8017208:	68f8      	ldr	r0, [r7, #12]
 801720a:	f7ff fcb7 	bl	8016b7c <SPIF_Receive>
 801720e:	4603      	mov	r3, r0
 8017210:	f083 0301 	eor.w	r3, r3, #1
 8017214:	b2db      	uxtb	r3, r3
 8017216:	2b00      	cmp	r3, #0
 8017218:	d004      	beq.n	8017224 <SPIF_ReadFn+0xcc>
    {
      SPIF_CsPin(Handle, 1);
 801721a:	2101      	movs	r1, #1
 801721c:	68f8      	ldr	r0, [r7, #12]
 801721e:	f7ff fc57 	bl	8016ad0 <SPIF_CsPin>
      break;
 8017222:	e005      	b.n	8017230 <SPIF_ReadFn+0xd8>
    }
    SPIF_CsPin(Handle, 1);
 8017224:	2101      	movs	r1, #1
 8017226:	68f8      	ldr	r0, [r7, #12]
 8017228:	f7ff fc52 	bl	8016ad0 <SPIF_CsPin>
      }
      dprintf(", 0x%02X", Data[i]);
    }
    dprintf("\r\n}\r\n");
#endif
    retVal = true;
 801722c:	2301      	movs	r3, #1
 801722e:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8017230:	7dfb      	ldrb	r3, [r7, #23]
}
 8017232:	4618      	mov	r0, r3
 8017234:	3718      	adds	r7, #24
 8017236:	46bd      	mov	sp, r7
 8017238:	bd80      	pop	{r7, pc}

0801723a <SPIF_Init>:
  * @param  Pin: Pin of CS
  *
  * @retval bool: true or false
  */
bool SPIF_Init(SPIF_HandleTypeDef *Handle, SPI_HandleTypeDef *HSpi, GPIO_TypeDef *Gpio, uint16_t Pin)
{
 801723a:	b580      	push	{r7, lr}
 801723c:	b086      	sub	sp, #24
 801723e:	af00      	add	r7, sp, #0
 8017240:	60f8      	str	r0, [r7, #12]
 8017242:	60b9      	str	r1, [r7, #8]
 8017244:	607a      	str	r2, [r7, #4]
 8017246:	807b      	strh	r3, [r7, #2]
  bool retVal = false;
 8017248:	2300      	movs	r3, #0
 801724a:	75fb      	strb	r3, [r7, #23]
  do
  {
    if ((Handle == NULL) || (HSpi == NULL) || (Gpio == NULL) || (Handle->Inited == 1))
 801724c:	68fb      	ldr	r3, [r7, #12]
 801724e:	2b00      	cmp	r3, #0
 8017250:	d03a      	beq.n	80172c8 <SPIF_Init+0x8e>
 8017252:	68bb      	ldr	r3, [r7, #8]
 8017254:	2b00      	cmp	r3, #0
 8017256:	d037      	beq.n	80172c8 <SPIF_Init+0x8e>
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	2b00      	cmp	r3, #0
 801725c:	d034      	beq.n	80172c8 <SPIF_Init+0x8e>
 801725e:	68fb      	ldr	r3, [r7, #12]
 8017260:	7a9b      	ldrb	r3, [r3, #10]
 8017262:	2b01      	cmp	r3, #1
 8017264:	d030      	beq.n	80172c8 <SPIF_Init+0x8e>
    {
      dprintf("SPIF_Init() Error, Wrong Parameter\r\n");
      break;
    }
    memset(Handle, 0, sizeof(SPIF_HandleTypeDef));
 8017266:	2220      	movs	r2, #32
 8017268:	2100      	movs	r1, #0
 801726a:	68f8      	ldr	r0, [r7, #12]
 801726c:	f001 fedd 	bl	801902a <memset>
    Handle->HSpi = HSpi;
 8017270:	68fb      	ldr	r3, [r7, #12]
 8017272:	68ba      	ldr	r2, [r7, #8]
 8017274:	601a      	str	r2, [r3, #0]
    Handle->Gpio = Gpio;
 8017276:	68fb      	ldr	r3, [r7, #12]
 8017278:	687a      	ldr	r2, [r7, #4]
 801727a:	605a      	str	r2, [r3, #4]
    Handle->Pin = Pin;
 801727c:	887a      	ldrh	r2, [r7, #2]
 801727e:	68fb      	ldr	r3, [r7, #12]
 8017280:	611a      	str	r2, [r3, #16]
    SPIF_CsPin(Handle, 1);
 8017282:	2101      	movs	r1, #1
 8017284:	68f8      	ldr	r0, [r7, #12]
 8017286:	f7ff fc23 	bl	8016ad0 <SPIF_CsPin>
    /* wait for stable VCC */
    while (HAL_GetTick() < 20)
 801728a:	e002      	b.n	8017292 <SPIF_Init+0x58>
    {
      SPIF_Delay(1);
 801728c:	2001      	movs	r0, #1
 801728e:	f7ff fbe3 	bl	8016a58 <SPIF_Delay>
    while (HAL_GetTick() < 20)
 8017292:	f7ee fa4f 	bl	8005734 <HAL_GetTick>
 8017296:	4603      	mov	r3, r0
 8017298:	2b13      	cmp	r3, #19
 801729a:	d9f7      	bls.n	801728c <SPIF_Init+0x52>
    }
    if (SPIF_WriteDisable(Handle) == false)
 801729c:	68f8      	ldr	r0, [r7, #12]
 801729e:	f7ff fcac 	bl	8016bfa <SPIF_WriteDisable>
 80172a2:	4603      	mov	r3, r0
 80172a4:	f083 0301 	eor.w	r3, r3, #1
 80172a8:	b2db      	uxtb	r3, r3
 80172aa:	2b00      	cmp	r3, #0
 80172ac:	d10b      	bne.n	80172c6 <SPIF_Init+0x8c>
    {
      break;
    }
    retVal = SPIF_FindChip(Handle);
 80172ae:	68f8      	ldr	r0, [r7, #12]
 80172b0:	f7ff fd12 	bl	8016cd8 <SPIF_FindChip>
 80172b4:	4603      	mov	r3, r0
 80172b6:	75fb      	strb	r3, [r7, #23]
    if (retVal)
 80172b8:	7dfb      	ldrb	r3, [r7, #23]
 80172ba:	2b00      	cmp	r3, #0
 80172bc:	d004      	beq.n	80172c8 <SPIF_Init+0x8e>
    {
      Handle->Inited = 1;
 80172be:	68fb      	ldr	r3, [r7, #12]
 80172c0:	2201      	movs	r2, #1
 80172c2:	729a      	strb	r2, [r3, #10]
 80172c4:	e000      	b.n	80172c8 <SPIF_Init+0x8e>
      break;
 80172c6:	bf00      	nop
      dprintf("SPIF_Init() Done\r\n");
    }

  } while (0);

  return retVal;
 80172c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80172ca:	4618      	mov	r0, r3
 80172cc:	3718      	adds	r7, #24
 80172ce:	46bd      	mov	sp, r7
 80172d0:	bd80      	pop	{r7, pc}

080172d2 <SPIF_EraseSector>:
  * @param  Sector: Selected Sector
  *
  * @retval bool: true or false
  */
bool SPIF_EraseSector(SPIF_HandleTypeDef *Handle, uint32_t Sector)
{
 80172d2:	b580      	push	{r7, lr}
 80172d4:	b086      	sub	sp, #24
 80172d6:	af00      	add	r7, sp, #0
 80172d8:	6078      	str	r0, [r7, #4]
 80172da:	6039      	str	r1, [r7, #0]
  SPIF_Lock(Handle);
 80172dc:	6878      	ldr	r0, [r7, #4]
 80172de:	f7ff fbd7 	bl	8016a90 <SPIF_Lock>
  bool retVal = false;
 80172e2:	2300      	movs	r3, #0
 80172e4:	75fb      	strb	r3, [r7, #23]
  uint32_t address = Sector * SPIF_SECTOR_SIZE;
 80172e6:	683b      	ldr	r3, [r7, #0]
 80172e8:	031b      	lsls	r3, r3, #12
 80172ea:	613b      	str	r3, [r7, #16]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_EraseSector() START SECTOR %ld\r\n", Sector);
    if (Sector >= Handle->SectorCnt)
 80172ec:	687b      	ldr	r3, [r7, #4]
 80172ee:	699b      	ldr	r3, [r3, #24]
 80172f0:	683a      	ldr	r2, [r7, #0]
 80172f2:	429a      	cmp	r2, r3
 80172f4:	d262      	bcs.n	80173bc <SPIF_EraseSector+0xea>
    {
      dprintf("SPIF_EraseSector() ERROR Sector NUMBER\r\n");
      break;
    }
    if (SPIF_WriteEnable(Handle) == false)
 80172f6:	6878      	ldr	r0, [r7, #4]
 80172f8:	f7ff fc5b 	bl	8016bb2 <SPIF_WriteEnable>
 80172fc:	4603      	mov	r3, r0
 80172fe:	f083 0301 	eor.w	r3, r3, #1
 8017302:	b2db      	uxtb	r3, r3
 8017304:	2b00      	cmp	r3, #0
 8017306:	d15b      	bne.n	80173c0 <SPIF_EraseSector+0xee>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8017308:	2100      	movs	r1, #0
 801730a:	6878      	ldr	r0, [r7, #4]
 801730c:	f7ff fbe0 	bl	8016ad0 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	69db      	ldr	r3, [r3, #28]
 8017314:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017318:	d322      	bcc.n	8017360 <SPIF_EraseSector+0x8e>
    {
      tx[0] = SPIF_CMD_SECTORERASE4ADD;
 801731a:	2321      	movs	r3, #33	@ 0x21
 801731c:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0xFF000000) >> 24;
 801731e:	693b      	ldr	r3, [r7, #16]
 8017320:	0e1b      	lsrs	r3, r3, #24
 8017322:	b2db      	uxtb	r3, r3
 8017324:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x00FF0000) >> 16;
 8017326:	693b      	ldr	r3, [r7, #16]
 8017328:	0c1b      	lsrs	r3, r3, #16
 801732a:	b2db      	uxtb	r3, r3
 801732c:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x0000FF00) >> 8;
 801732e:	693b      	ldr	r3, [r7, #16]
 8017330:	0a1b      	lsrs	r3, r3, #8
 8017332:	b2db      	uxtb	r3, r3
 8017334:	72fb      	strb	r3, [r7, #11]
      tx[4] = (address & 0x000000FF);
 8017336:	693b      	ldr	r3, [r7, #16]
 8017338:	b2db      	uxtb	r3, r3
 801733a:	733b      	strb	r3, [r7, #12]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 801733c:	f107 0108 	add.w	r1, r7, #8
 8017340:	2364      	movs	r3, #100	@ 0x64
 8017342:	2205      	movs	r2, #5
 8017344:	6878      	ldr	r0, [r7, #4]
 8017346:	f7ff fbfe 	bl	8016b46 <SPIF_Transmit>
 801734a:	4603      	mov	r3, r0
 801734c:	f083 0301 	eor.w	r3, r3, #1
 8017350:	b2db      	uxtb	r3, r3
 8017352:	2b00      	cmp	r3, #0
 8017354:	d023      	beq.n	801739e <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8017356:	2101      	movs	r1, #1
 8017358:	6878      	ldr	r0, [r7, #4]
 801735a:	f7ff fbb9 	bl	8016ad0 <SPIF_CsPin>
        break;
 801735e:	e030      	b.n	80173c2 <SPIF_EraseSector+0xf0>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_SECTORERASE3ADD;
 8017360:	2320      	movs	r3, #32
 8017362:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0x00FF0000) >> 16;
 8017364:	693b      	ldr	r3, [r7, #16]
 8017366:	0c1b      	lsrs	r3, r3, #16
 8017368:	b2db      	uxtb	r3, r3
 801736a:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x0000FF00) >> 8;
 801736c:	693b      	ldr	r3, [r7, #16]
 801736e:	0a1b      	lsrs	r3, r3, #8
 8017370:	b2db      	uxtb	r3, r3
 8017372:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x000000FF);
 8017374:	693b      	ldr	r3, [r7, #16]
 8017376:	b2db      	uxtb	r3, r3
 8017378:	72fb      	strb	r3, [r7, #11]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 801737a:	f107 0108 	add.w	r1, r7, #8
 801737e:	2364      	movs	r3, #100	@ 0x64
 8017380:	2204      	movs	r2, #4
 8017382:	6878      	ldr	r0, [r7, #4]
 8017384:	f7ff fbdf 	bl	8016b46 <SPIF_Transmit>
 8017388:	4603      	mov	r3, r0
 801738a:	f083 0301 	eor.w	r3, r3, #1
 801738e:	b2db      	uxtb	r3, r3
 8017390:	2b00      	cmp	r3, #0
 8017392:	d004      	beq.n	801739e <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8017394:	2101      	movs	r1, #1
 8017396:	6878      	ldr	r0, [r7, #4]
 8017398:	f7ff fb9a 	bl	8016ad0 <SPIF_CsPin>
        break;
 801739c:	e011      	b.n	80173c2 <SPIF_EraseSector+0xf0>
      }
    }
    SPIF_CsPin(Handle, 1);
 801739e:	2101      	movs	r1, #1
 80173a0:	6878      	ldr	r0, [r7, #4]
 80173a2:	f7ff fb95 	bl	8016ad0 <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 1000))
 80173a6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80173aa:	6878      	ldr	r0, [r7, #4]
 80173ac:	f7ff fc6e 	bl	8016c8c <SPIF_WaitForWriting>
 80173b0:	4603      	mov	r3, r0
 80173b2:	2b00      	cmp	r3, #0
 80173b4:	d005      	beq.n	80173c2 <SPIF_EraseSector+0xf0>
    {
      dprintf("SPIF_EraseSector() DONE AFTER %ld ms\r\n", HAL_GetTick() - dbgTime);
      retVal = true;
 80173b6:	2301      	movs	r3, #1
 80173b8:	75fb      	strb	r3, [r7, #23]
 80173ba:	e002      	b.n	80173c2 <SPIF_EraseSector+0xf0>
      break;
 80173bc:	bf00      	nop
 80173be:	e000      	b.n	80173c2 <SPIF_EraseSector+0xf0>
      break;
 80173c0:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 80173c2:	6878      	ldr	r0, [r7, #4]
 80173c4:	f7ff fc19 	bl	8016bfa <SPIF_WriteDisable>
  SPIF_UnLock(Handle);
 80173c8:	6878      	ldr	r0, [r7, #4]
 80173ca:	f7ff fb74 	bl	8016ab6 <SPIF_UnLock>
  return retVal;
 80173ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80173d0:	4618      	mov	r0, r3
 80173d2:	3718      	adds	r7, #24
 80173d4:	46bd      	mov	sp, r7
 80173d6:	bd80      	pop	{r7, pc}

080173d8 <SPIF_WriteSector>:
  * @param  Offset: The start point for writing data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_WriteSector(SPIF_HandleTypeDef *Handle, uint32_t SectorNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 80173d8:	b580      	push	{r7, lr}
 80173da:	b08c      	sub	sp, #48	@ 0x30
 80173dc:	af02      	add	r7, sp, #8
 80173de:	60f8      	str	r0, [r7, #12]
 80173e0:	60b9      	str	r1, [r7, #8]
 80173e2:	607a      	str	r2, [r7, #4]
 80173e4:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 80173e6:	68f8      	ldr	r0, [r7, #12]
 80173e8:	f7ff fb52 	bl	8016a90 <SPIF_Lock>
  bool retVal = true;
 80173ec:	2301      	movs	r3, #1
 80173ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  do
  {
    if (Offset >= SPIF_SECTOR_SIZE)
 80173f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80173f8:	d303      	bcc.n	8017402 <SPIF_WriteSector+0x2a>
    {
      retVal = false;
 80173fa:	2300      	movs	r3, #0
 80173fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8017400:	e04b      	b.n	801749a <SPIF_WriteSector+0xc2>
    }
    if (Size > (SPIF_SECTOR_SIZE - Offset))
 8017402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017404:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8017408:	683a      	ldr	r2, [r7, #0]
 801740a:	429a      	cmp	r2, r3
 801740c:	d903      	bls.n	8017416 <SPIF_WriteSector+0x3e>
    {
      Size = SPIF_SECTOR_SIZE - Offset;
 801740e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017410:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8017414:	603b      	str	r3, [r7, #0]
    }
    uint32_t bytesWritten = 0;
 8017416:	2300      	movs	r3, #0
 8017418:	623b      	str	r3, [r7, #32]
    uint32_t pageNumber = SectorNumber * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE);
 801741a:	68bb      	ldr	r3, [r7, #8]
 801741c:	011b      	lsls	r3, r3, #4
 801741e:	61fb      	str	r3, [r7, #28]
    pageNumber += Offset / SPIF_PAGE_SIZE;
 8017420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017422:	0a1b      	lsrs	r3, r3, #8
 8017424:	69fa      	ldr	r2, [r7, #28]
 8017426:	4413      	add	r3, r2
 8017428:	61fb      	str	r3, [r7, #28]
    uint32_t remainingBytes = Size;
 801742a:	683b      	ldr	r3, [r7, #0]
 801742c:	61bb      	str	r3, [r7, #24]
    uint32_t pageOffset = Offset % SPIF_PAGE_SIZE;
 801742e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017430:	b2db      	uxtb	r3, r3
 8017432:	617b      	str	r3, [r7, #20]
    while (remainingBytes > 0 && pageNumber < ((SectorNumber + 1) * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE)))
 8017434:	e028      	b.n	8017488 <SPIF_WriteSector+0xb0>
    {
      uint32_t bytesToWrite = (remainingBytes > (SPIF_PAGE_SIZE - pageOffset)) ? (SPIF_PAGE_SIZE - pageOffset) : remainingBytes;
 8017436:	697b      	ldr	r3, [r7, #20]
 8017438:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 801743c:	69ba      	ldr	r2, [r7, #24]
 801743e:	4293      	cmp	r3, r2
 8017440:	bf28      	it	cs
 8017442:	4613      	movcs	r3, r2
 8017444:	613b      	str	r3, [r7, #16]
      if (SPIF_WriteFn(Handle, pageNumber, Data + bytesWritten, bytesToWrite, pageOffset) == false)
 8017446:	687a      	ldr	r2, [r7, #4]
 8017448:	6a3b      	ldr	r3, [r7, #32]
 801744a:	441a      	add	r2, r3
 801744c:	697b      	ldr	r3, [r7, #20]
 801744e:	9300      	str	r3, [sp, #0]
 8017450:	693b      	ldr	r3, [r7, #16]
 8017452:	69f9      	ldr	r1, [r7, #28]
 8017454:	68f8      	ldr	r0, [r7, #12]
 8017456:	f7ff fdd7 	bl	8017008 <SPIF_WriteFn>
 801745a:	4603      	mov	r3, r0
 801745c:	f083 0301 	eor.w	r3, r3, #1
 8017460:	b2db      	uxtb	r3, r3
 8017462:	2b00      	cmp	r3, #0
 8017464:	d003      	beq.n	801746e <SPIF_WriteSector+0x96>
      {
        retVal = false;
 8017466:	2300      	movs	r3, #0
 8017468:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        break;
 801746c:	e015      	b.n	801749a <SPIF_WriteSector+0xc2>
      }
      bytesWritten += bytesToWrite;
 801746e:	6a3a      	ldr	r2, [r7, #32]
 8017470:	693b      	ldr	r3, [r7, #16]
 8017472:	4413      	add	r3, r2
 8017474:	623b      	str	r3, [r7, #32]
      remainingBytes -= bytesToWrite;
 8017476:	69ba      	ldr	r2, [r7, #24]
 8017478:	693b      	ldr	r3, [r7, #16]
 801747a:	1ad3      	subs	r3, r2, r3
 801747c:	61bb      	str	r3, [r7, #24]
      pageNumber++;
 801747e:	69fb      	ldr	r3, [r7, #28]
 8017480:	3301      	adds	r3, #1
 8017482:	61fb      	str	r3, [r7, #28]
      pageOffset = 0;
 8017484:	2300      	movs	r3, #0
 8017486:	617b      	str	r3, [r7, #20]
    while (remainingBytes > 0 && pageNumber < ((SectorNumber + 1) * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE)))
 8017488:	69bb      	ldr	r3, [r7, #24]
 801748a:	2b00      	cmp	r3, #0
 801748c:	d005      	beq.n	801749a <SPIF_WriteSector+0xc2>
 801748e:	68bb      	ldr	r3, [r7, #8]
 8017490:	3301      	adds	r3, #1
 8017492:	011b      	lsls	r3, r3, #4
 8017494:	69fa      	ldr	r2, [r7, #28]
 8017496:	429a      	cmp	r2, r3
 8017498:	d3cd      	bcc.n	8017436 <SPIF_WriteSector+0x5e>
    }
  } while (0);
  SPIF_UnLock(Handle);
 801749a:	68f8      	ldr	r0, [r7, #12]
 801749c:	f7ff fb0b 	bl	8016ab6 <SPIF_UnLock>
  return retVal;
 80174a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80174a4:	4618      	mov	r0, r3
 80174a6:	3728      	adds	r7, #40	@ 0x28
 80174a8:	46bd      	mov	sp, r7
 80174aa:	bd80      	pop	{r7, pc}

080174ac <SPIF_ReadPage>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadPage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 80174ac:	b580      	push	{r7, lr}
 80174ae:	b088      	sub	sp, #32
 80174b0:	af00      	add	r7, sp, #0
 80174b2:	60f8      	str	r0, [r7, #12]
 80174b4:	60b9      	str	r1, [r7, #8]
 80174b6:	607a      	str	r2, [r7, #4]
 80174b8:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 80174ba:	68f8      	ldr	r0, [r7, #12]
 80174bc:	f7ff fae8 	bl	8016a90 <SPIF_Lock>
  bool retVal = false;
 80174c0:	2300      	movs	r3, #0
 80174c2:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_PageToAddress(PageNumber) + Offset;
 80174c4:	68bb      	ldr	r3, [r7, #8]
 80174c6:	021b      	lsls	r3, r3, #8
 80174c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80174ca:	4413      	add	r3, r2
 80174cc:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_PAGE_SIZE - Offset;
 80174ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80174d0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80174d4:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 80174d6:	683a      	ldr	r2, [r7, #0]
 80174d8:	697b      	ldr	r3, [r7, #20]
 80174da:	429a      	cmp	r2, r3
 80174dc:	d901      	bls.n	80174e2 <SPIF_ReadPage+0x36>
  {
    Size = maximum;
 80174de:	697b      	ldr	r3, [r7, #20]
 80174e0:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 80174e2:	683b      	ldr	r3, [r7, #0]
 80174e4:	687a      	ldr	r2, [r7, #4]
 80174e6:	69b9      	ldr	r1, [r7, #24]
 80174e8:	68f8      	ldr	r0, [r7, #12]
 80174ea:	f7ff fe35 	bl	8017158 <SPIF_ReadFn>
 80174ee:	4603      	mov	r3, r0
 80174f0:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 80174f2:	68f8      	ldr	r0, [r7, #12]
 80174f4:	f7ff fadf 	bl	8016ab6 <SPIF_UnLock>
  return retVal;
 80174f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80174fa:	4618      	mov	r0, r3
 80174fc:	3720      	adds	r7, #32
 80174fe:	46bd      	mov	sp, r7
 8017500:	bd80      	pop	{r7, pc}

08017502 <SPIF_ReadSector>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadSector(SPIF_HandleTypeDef *Handle, uint32_t SectorNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8017502:	b580      	push	{r7, lr}
 8017504:	b088      	sub	sp, #32
 8017506:	af00      	add	r7, sp, #0
 8017508:	60f8      	str	r0, [r7, #12]
 801750a:	60b9      	str	r1, [r7, #8]
 801750c:	607a      	str	r2, [r7, #4]
 801750e:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8017510:	68f8      	ldr	r0, [r7, #12]
 8017512:	f7ff fabd 	bl	8016a90 <SPIF_Lock>
  bool retVal = false;
 8017516:	2300      	movs	r3, #0
 8017518:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_SectorToAddress(SectorNumber) + Offset;
 801751a:	68bb      	ldr	r3, [r7, #8]
 801751c:	031b      	lsls	r3, r3, #12
 801751e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017520:	4413      	add	r3, r2
 8017522:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_SECTOR_SIZE - Offset;
 8017524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017526:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 801752a:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 801752c:	683a      	ldr	r2, [r7, #0]
 801752e:	697b      	ldr	r3, [r7, #20]
 8017530:	429a      	cmp	r2, r3
 8017532:	d901      	bls.n	8017538 <SPIF_ReadSector+0x36>
  {
    Size = maximum;
 8017534:	697b      	ldr	r3, [r7, #20]
 8017536:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 8017538:	683b      	ldr	r3, [r7, #0]
 801753a:	687a      	ldr	r2, [r7, #4]
 801753c:	69b9      	ldr	r1, [r7, #24]
 801753e:	68f8      	ldr	r0, [r7, #12]
 8017540:	f7ff fe0a 	bl	8017158 <SPIF_ReadFn>
 8017544:	4603      	mov	r3, r0
 8017546:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 8017548:	68f8      	ldr	r0, [r7, #12]
 801754a:	f7ff fab4 	bl	8016ab6 <SPIF_UnLock>
  return retVal;
 801754e:	7ffb      	ldrb	r3, [r7, #31]
}
 8017550:	4618      	mov	r0, r3
 8017552:	3720      	adds	r7, #32
 8017554:	46bd      	mov	sp, r7
 8017556:	bd80      	pop	{r7, pc}

08017558 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8017558:	b580      	push	{r7, lr}
 801755a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &MSC_Desc, DEVICE_FS) != USBD_OK) {
 801755c:	2200      	movs	r2, #0
 801755e:	4912      	ldr	r1, [pc, #72]	@ (80175a8 <MX_USB_Device_Init+0x50>)
 8017560:	4812      	ldr	r0, [pc, #72]	@ (80175ac <MX_USB_Device_Init+0x54>)
 8017562:	f7fb f95c 	bl	801281e <USBD_Init>
 8017566:	4603      	mov	r3, r0
 8017568:	2b00      	cmp	r3, #0
 801756a:	d001      	beq.n	8017570 <MX_USB_Device_Init+0x18>
    Error_Handler();
 801756c:	f7eb f824 	bl	80025b8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK) {
 8017570:	490f      	ldr	r1, [pc, #60]	@ (80175b0 <MX_USB_Device_Init+0x58>)
 8017572:	480e      	ldr	r0, [pc, #56]	@ (80175ac <MX_USB_Device_Init+0x54>)
 8017574:	f7fb f983 	bl	801287e <USBD_RegisterClass>
 8017578:	4603      	mov	r3, r0
 801757a:	2b00      	cmp	r3, #0
 801757c:	d001      	beq.n	8017582 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 801757e:	f7eb f81b 	bl	80025b8 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK) {
 8017582:	490c      	ldr	r1, [pc, #48]	@ (80175b4 <MX_USB_Device_Init+0x5c>)
 8017584:	4809      	ldr	r0, [pc, #36]	@ (80175ac <MX_USB_Device_Init+0x54>)
 8017586:	f7f9 fb3f 	bl	8010c08 <USBD_MSC_RegisterStorage>
 801758a:	4603      	mov	r3, r0
 801758c:	2b00      	cmp	r3, #0
 801758e:	d001      	beq.n	8017594 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8017590:	f7eb f812 	bl	80025b8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8017594:	4805      	ldr	r0, [pc, #20]	@ (80175ac <MX_USB_Device_Init+0x54>)
 8017596:	f7fb f9a8 	bl	80128ea <USBD_Start>
 801759a:	4603      	mov	r3, r0
 801759c:	2b00      	cmp	r3, #0
 801759e:	d001      	beq.n	80175a4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80175a0:	f7eb f80a 	bl	80025b8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80175a4:	bf00      	nop
 80175a6:	bd80      	pop	{r7, pc}
 80175a8:	200000c0 	.word	0x200000c0
 80175ac:	20009b68 	.word	0x20009b68
 80175b0:	2000003c 	.word	0x2000003c
 80175b4:	20000114 	.word	0x20000114

080175b8 <USBD_MSC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80175b8:	b480      	push	{r7}
 80175ba:	b083      	sub	sp, #12
 80175bc:	af00      	add	r7, sp, #0
 80175be:	4603      	mov	r3, r0
 80175c0:	6039      	str	r1, [r7, #0]
 80175c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_MSC_DeviceDesc);
 80175c4:	683b      	ldr	r3, [r7, #0]
 80175c6:	2212      	movs	r2, #18
 80175c8:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_DeviceDesc;
 80175ca:	4b03      	ldr	r3, [pc, #12]	@ (80175d8 <USBD_MSC_DeviceDescriptor+0x20>)
}
 80175cc:	4618      	mov	r0, r3
 80175ce:	370c      	adds	r7, #12
 80175d0:	46bd      	mov	sp, r7
 80175d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175d6:	4770      	bx	lr
 80175d8:	200000e0 	.word	0x200000e0

080175dc <USBD_MSC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80175dc:	b480      	push	{r7}
 80175de:	b083      	sub	sp, #12
 80175e0:	af00      	add	r7, sp, #0
 80175e2:	4603      	mov	r3, r0
 80175e4:	6039      	str	r1, [r7, #0]
 80175e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80175e8:	683b      	ldr	r3, [r7, #0]
 80175ea:	2204      	movs	r2, #4
 80175ec:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80175ee:	4b03      	ldr	r3, [pc, #12]	@ (80175fc <USBD_MSC_LangIDStrDescriptor+0x20>)
}
 80175f0:	4618      	mov	r0, r3
 80175f2:	370c      	adds	r7, #12
 80175f4:	46bd      	mov	sp, r7
 80175f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175fa:	4770      	bx	lr
 80175fc:	200000f4 	.word	0x200000f4

08017600 <USBD_MSC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017600:	b580      	push	{r7, lr}
 8017602:	b082      	sub	sp, #8
 8017604:	af00      	add	r7, sp, #0
 8017606:	4603      	mov	r3, r0
 8017608:	6039      	str	r1, [r7, #0]
 801760a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801760c:	79fb      	ldrb	r3, [r7, #7]
 801760e:	2b00      	cmp	r3, #0
 8017610:	d105      	bne.n	801761e <USBD_MSC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017612:	683a      	ldr	r2, [r7, #0]
 8017614:	4907      	ldr	r1, [pc, #28]	@ (8017634 <USBD_MSC_ProductStrDescriptor+0x34>)
 8017616:	4808      	ldr	r0, [pc, #32]	@ (8017638 <USBD_MSC_ProductStrDescriptor+0x38>)
 8017618:	f7fc fac4 	bl	8013ba4 <USBD_GetString>
 801761c:	e004      	b.n	8017628 <USBD_MSC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801761e:	683a      	ldr	r2, [r7, #0]
 8017620:	4904      	ldr	r1, [pc, #16]	@ (8017634 <USBD_MSC_ProductStrDescriptor+0x34>)
 8017622:	4805      	ldr	r0, [pc, #20]	@ (8017638 <USBD_MSC_ProductStrDescriptor+0x38>)
 8017624:	f7fc fabe 	bl	8013ba4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017628:	4b02      	ldr	r3, [pc, #8]	@ (8017634 <USBD_MSC_ProductStrDescriptor+0x34>)
}
 801762a:	4618      	mov	r0, r3
 801762c:	3708      	adds	r7, #8
 801762e:	46bd      	mov	sp, r7
 8017630:	bd80      	pop	{r7, pc}
 8017632:	bf00      	nop
 8017634:	20009e44 	.word	0x20009e44
 8017638:	0801e5dc 	.word	0x0801e5dc

0801763c <USBD_MSC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801763c:	b580      	push	{r7, lr}
 801763e:	b082      	sub	sp, #8
 8017640:	af00      	add	r7, sp, #0
 8017642:	4603      	mov	r3, r0
 8017644:	6039      	str	r1, [r7, #0]
 8017646:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017648:	683a      	ldr	r2, [r7, #0]
 801764a:	4904      	ldr	r1, [pc, #16]	@ (801765c <USBD_MSC_ManufacturerStrDescriptor+0x20>)
 801764c:	4804      	ldr	r0, [pc, #16]	@ (8017660 <USBD_MSC_ManufacturerStrDescriptor+0x24>)
 801764e:	f7fc faa9 	bl	8013ba4 <USBD_GetString>
  return USBD_StrDesc;
 8017652:	4b02      	ldr	r3, [pc, #8]	@ (801765c <USBD_MSC_ManufacturerStrDescriptor+0x20>)
}
 8017654:	4618      	mov	r0, r3
 8017656:	3708      	adds	r7, #8
 8017658:	46bd      	mov	sp, r7
 801765a:	bd80      	pop	{r7, pc}
 801765c:	20009e44 	.word	0x20009e44
 8017660:	0801e5f0 	.word	0x0801e5f0

08017664 <USBD_MSC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017664:	b580      	push	{r7, lr}
 8017666:	b082      	sub	sp, #8
 8017668:	af00      	add	r7, sp, #0
 801766a:	4603      	mov	r3, r0
 801766c:	6039      	str	r1, [r7, #0]
 801766e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017670:	683b      	ldr	r3, [r7, #0]
 8017672:	221a      	movs	r2, #26
 8017674:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017676:	f000 f843 	bl	8017700 <Get_SerialNum>

  /* USER CODE BEGIN USBD_MSC_SerialStrDescriptor */

  /* USER CODE END USBD_MSC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801767a:	4b02      	ldr	r3, [pc, #8]	@ (8017684 <USBD_MSC_SerialStrDescriptor+0x20>)
}
 801767c:	4618      	mov	r0, r3
 801767e:	3708      	adds	r7, #8
 8017680:	46bd      	mov	sp, r7
 8017682:	bd80      	pop	{r7, pc}
 8017684:	200000f8 	.word	0x200000f8

08017688 <USBD_MSC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017688:	b580      	push	{r7, lr}
 801768a:	b082      	sub	sp, #8
 801768c:	af00      	add	r7, sp, #0
 801768e:	4603      	mov	r3, r0
 8017690:	6039      	str	r1, [r7, #0]
 8017692:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017694:	79fb      	ldrb	r3, [r7, #7]
 8017696:	2b00      	cmp	r3, #0
 8017698:	d105      	bne.n	80176a6 <USBD_MSC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801769a:	683a      	ldr	r2, [r7, #0]
 801769c:	4907      	ldr	r1, [pc, #28]	@ (80176bc <USBD_MSC_ConfigStrDescriptor+0x34>)
 801769e:	4808      	ldr	r0, [pc, #32]	@ (80176c0 <USBD_MSC_ConfigStrDescriptor+0x38>)
 80176a0:	f7fc fa80 	bl	8013ba4 <USBD_GetString>
 80176a4:	e004      	b.n	80176b0 <USBD_MSC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80176a6:	683a      	ldr	r2, [r7, #0]
 80176a8:	4904      	ldr	r1, [pc, #16]	@ (80176bc <USBD_MSC_ConfigStrDescriptor+0x34>)
 80176aa:	4805      	ldr	r0, [pc, #20]	@ (80176c0 <USBD_MSC_ConfigStrDescriptor+0x38>)
 80176ac:	f7fc fa7a 	bl	8013ba4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80176b0:	4b02      	ldr	r3, [pc, #8]	@ (80176bc <USBD_MSC_ConfigStrDescriptor+0x34>)
}
 80176b2:	4618      	mov	r0, r3
 80176b4:	3708      	adds	r7, #8
 80176b6:	46bd      	mov	sp, r7
 80176b8:	bd80      	pop	{r7, pc}
 80176ba:	bf00      	nop
 80176bc:	20009e44 	.word	0x20009e44
 80176c0:	0801e604 	.word	0x0801e604

080176c4 <USBD_MSC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80176c4:	b580      	push	{r7, lr}
 80176c6:	b082      	sub	sp, #8
 80176c8:	af00      	add	r7, sp, #0
 80176ca:	4603      	mov	r3, r0
 80176cc:	6039      	str	r1, [r7, #0]
 80176ce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80176d0:	79fb      	ldrb	r3, [r7, #7]
 80176d2:	2b00      	cmp	r3, #0
 80176d4:	d105      	bne.n	80176e2 <USBD_MSC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80176d6:	683a      	ldr	r2, [r7, #0]
 80176d8:	4907      	ldr	r1, [pc, #28]	@ (80176f8 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 80176da:	4808      	ldr	r0, [pc, #32]	@ (80176fc <USBD_MSC_InterfaceStrDescriptor+0x38>)
 80176dc:	f7fc fa62 	bl	8013ba4 <USBD_GetString>
 80176e0:	e004      	b.n	80176ec <USBD_MSC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80176e2:	683a      	ldr	r2, [r7, #0]
 80176e4:	4904      	ldr	r1, [pc, #16]	@ (80176f8 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 80176e6:	4805      	ldr	r0, [pc, #20]	@ (80176fc <USBD_MSC_InterfaceStrDescriptor+0x38>)
 80176e8:	f7fc fa5c 	bl	8013ba4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80176ec:	4b02      	ldr	r3, [pc, #8]	@ (80176f8 <USBD_MSC_InterfaceStrDescriptor+0x34>)
}
 80176ee:	4618      	mov	r0, r3
 80176f0:	3708      	adds	r7, #8
 80176f2:	46bd      	mov	sp, r7
 80176f4:	bd80      	pop	{r7, pc}
 80176f6:	bf00      	nop
 80176f8:	20009e44 	.word	0x20009e44
 80176fc:	0801e610 	.word	0x0801e610

08017700 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017700:	b580      	push	{r7, lr}
 8017702:	b084      	sub	sp, #16
 8017704:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017706:	4b0f      	ldr	r3, [pc, #60]	@ (8017744 <Get_SerialNum+0x44>)
 8017708:	681b      	ldr	r3, [r3, #0]
 801770a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801770c:	4b0e      	ldr	r3, [pc, #56]	@ (8017748 <Get_SerialNum+0x48>)
 801770e:	681b      	ldr	r3, [r3, #0]
 8017710:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017712:	4b0e      	ldr	r3, [pc, #56]	@ (801774c <Get_SerialNum+0x4c>)
 8017714:	681b      	ldr	r3, [r3, #0]
 8017716:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017718:	68fa      	ldr	r2, [r7, #12]
 801771a:	687b      	ldr	r3, [r7, #4]
 801771c:	4413      	add	r3, r2
 801771e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017720:	68fb      	ldr	r3, [r7, #12]
 8017722:	2b00      	cmp	r3, #0
 8017724:	d009      	beq.n	801773a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017726:	2208      	movs	r2, #8
 8017728:	4909      	ldr	r1, [pc, #36]	@ (8017750 <Get_SerialNum+0x50>)
 801772a:	68f8      	ldr	r0, [r7, #12]
 801772c:	f000 f814 	bl	8017758 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017730:	2204      	movs	r2, #4
 8017732:	4908      	ldr	r1, [pc, #32]	@ (8017754 <Get_SerialNum+0x54>)
 8017734:	68b8      	ldr	r0, [r7, #8]
 8017736:	f000 f80f 	bl	8017758 <IntToUnicode>
  }
}
 801773a:	bf00      	nop
 801773c:	3710      	adds	r7, #16
 801773e:	46bd      	mov	sp, r7
 8017740:	bd80      	pop	{r7, pc}
 8017742:	bf00      	nop
 8017744:	1fff7590 	.word	0x1fff7590
 8017748:	1fff7594 	.word	0x1fff7594
 801774c:	1fff7598 	.word	0x1fff7598
 8017750:	200000fa 	.word	0x200000fa
 8017754:	2000010a 	.word	0x2000010a

08017758 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017758:	b480      	push	{r7}
 801775a:	b087      	sub	sp, #28
 801775c:	af00      	add	r7, sp, #0
 801775e:	60f8      	str	r0, [r7, #12]
 8017760:	60b9      	str	r1, [r7, #8]
 8017762:	4613      	mov	r3, r2
 8017764:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8017766:	2300      	movs	r3, #0
 8017768:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801776a:	2300      	movs	r3, #0
 801776c:	75fb      	strb	r3, [r7, #23]
 801776e:	e027      	b.n	80177c0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017770:	68fb      	ldr	r3, [r7, #12]
 8017772:	0f1b      	lsrs	r3, r3, #28
 8017774:	2b09      	cmp	r3, #9
 8017776:	d80b      	bhi.n	8017790 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017778:	68fb      	ldr	r3, [r7, #12]
 801777a:	0f1b      	lsrs	r3, r3, #28
 801777c:	b2da      	uxtb	r2, r3
 801777e:	7dfb      	ldrb	r3, [r7, #23]
 8017780:	005b      	lsls	r3, r3, #1
 8017782:	4619      	mov	r1, r3
 8017784:	68bb      	ldr	r3, [r7, #8]
 8017786:	440b      	add	r3, r1
 8017788:	3230      	adds	r2, #48	@ 0x30
 801778a:	b2d2      	uxtb	r2, r2
 801778c:	701a      	strb	r2, [r3, #0]
 801778e:	e00a      	b.n	80177a6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017790:	68fb      	ldr	r3, [r7, #12]
 8017792:	0f1b      	lsrs	r3, r3, #28
 8017794:	b2da      	uxtb	r2, r3
 8017796:	7dfb      	ldrb	r3, [r7, #23]
 8017798:	005b      	lsls	r3, r3, #1
 801779a:	4619      	mov	r1, r3
 801779c:	68bb      	ldr	r3, [r7, #8]
 801779e:	440b      	add	r3, r1
 80177a0:	3237      	adds	r2, #55	@ 0x37
 80177a2:	b2d2      	uxtb	r2, r2
 80177a4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80177a6:	68fb      	ldr	r3, [r7, #12]
 80177a8:	011b      	lsls	r3, r3, #4
 80177aa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80177ac:	7dfb      	ldrb	r3, [r7, #23]
 80177ae:	005b      	lsls	r3, r3, #1
 80177b0:	3301      	adds	r3, #1
 80177b2:	68ba      	ldr	r2, [r7, #8]
 80177b4:	4413      	add	r3, r2
 80177b6:	2200      	movs	r2, #0
 80177b8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80177ba:	7dfb      	ldrb	r3, [r7, #23]
 80177bc:	3301      	adds	r3, #1
 80177be:	75fb      	strb	r3, [r7, #23]
 80177c0:	7dfa      	ldrb	r2, [r7, #23]
 80177c2:	79fb      	ldrb	r3, [r7, #7]
 80177c4:	429a      	cmp	r2, r3
 80177c6:	d3d3      	bcc.n	8017770 <IntToUnicode+0x18>
  }
}
 80177c8:	bf00      	nop
 80177ca:	bf00      	nop
 80177cc:	371c      	adds	r7, #28
 80177ce:	46bd      	mov	sp, r7
 80177d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177d4:	4770      	bx	lr

080177d6 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 80177d6:	b480      	push	{r7}
 80177d8:	b083      	sub	sp, #12
 80177da:	af00      	add	r7, sp, #0
 80177dc:	4603      	mov	r3, r0
 80177de:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 80177e0:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 80177e2:	4618      	mov	r0, r3
 80177e4:	370c      	adds	r7, #12
 80177e6:	46bd      	mov	sp, r7
 80177e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177ec:	4770      	bx	lr

080177ee <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 80177ee:	b480      	push	{r7}
 80177f0:	b085      	sub	sp, #20
 80177f2:	af00      	add	r7, sp, #0
 80177f4:	4603      	mov	r3, r0
 80177f6:	60b9      	str	r1, [r7, #8]
 80177f8:	607a      	str	r2, [r7, #4]
 80177fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR1;
 80177fc:	68bb      	ldr	r3, [r7, #8]
 80177fe:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8017802:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 8017804:	687b      	ldr	r3, [r7, #4]
 8017806:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801780a:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 801780c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801780e:	4618      	mov	r0, r3
 8017810:	3714      	adds	r7, #20
 8017812:	46bd      	mov	sp, r7
 8017814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017818:	4770      	bx	lr

0801781a <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 801781a:	b480      	push	{r7}
 801781c:	b083      	sub	sp, #12
 801781e:	af00      	add	r7, sp, #0
 8017820:	4603      	mov	r3, r0
 8017822:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017824:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017826:	4618      	mov	r0, r3
 8017828:	370c      	adds	r7, #12
 801782a:	46bd      	mov	sp, r7
 801782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017830:	4770      	bx	lr

08017832 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 8017832:	b480      	push	{r7}
 8017834:	b083      	sub	sp, #12
 8017836:	af00      	add	r7, sp, #0
 8017838:	4603      	mov	r3, r0
 801783a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 801783c:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801783e:	4618      	mov	r0, r3
 8017840:	370c      	adds	r7, #12
 8017842:	46bd      	mov	sp, r7
 8017844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017848:	4770      	bx	lr
	...

0801784c <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 801784c:	b580      	push	{r7, lr}
 801784e:	b08a      	sub	sp, #40	@ 0x28
 8017850:	af02      	add	r7, sp, #8
 8017852:	60b9      	str	r1, [r7, #8]
 8017854:	607a      	str	r2, [r7, #4]
 8017856:	461a      	mov	r2, r3
 8017858:	4603      	mov	r3, r0
 801785a:	73fb      	strb	r3, [r7, #15]
 801785c:	4613      	mov	r3, r2
 801785e:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
	  for (uint32_t i = 0; i < blk_len; i++)
 8017860:	2300      	movs	r3, #0
 8017862:	61fb      	str	r3, [r7, #28]
 8017864:	e034      	b.n	80178d0 <STORAGE_Read_FS+0x84>
	  {
	    uint32_t logical_block = blk_addr + i;
 8017866:	687a      	ldr	r2, [r7, #4]
 8017868:	69fb      	ldr	r3, [r7, #28]
 801786a:	4413      	add	r3, r2
 801786c:	61bb      	str	r3, [r7, #24]
	    uint32_t page_index    = logical_block * 2;
 801786e:	69bb      	ldr	r3, [r7, #24]
 8017870:	005b      	lsls	r3, r3, #1
 8017872:	617b      	str	r3, [r7, #20]

	    // 1er 256
	    if (SPIF_ReadPage(&hspif1, page_index,(uint8_t *) buf+  i * 512, 256, 0) != true)
 8017874:	69fb      	ldr	r3, [r7, #28]
 8017876:	025b      	lsls	r3, r3, #9
 8017878:	68ba      	ldr	r2, [r7, #8]
 801787a:	441a      	add	r2, r3
 801787c:	2300      	movs	r3, #0
 801787e:	9300      	str	r3, [sp, #0]
 8017880:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8017884:	6979      	ldr	r1, [r7, #20]
 8017886:	4817      	ldr	r0, [pc, #92]	@ (80178e4 <STORAGE_Read_FS+0x98>)
 8017888:	f7ff fe10 	bl	80174ac <SPIF_ReadPage>
 801788c:	4603      	mov	r3, r0
 801788e:	f083 0301 	eor.w	r3, r3, #1
 8017892:	b2db      	uxtb	r3, r3
 8017894:	2b00      	cmp	r3, #0
 8017896:	d001      	beq.n	801789c <STORAGE_Read_FS+0x50>
	      return USBD_FAIL;
 8017898:	2303      	movs	r3, #3
 801789a:	e01e      	b.n	80178da <STORAGE_Read_FS+0x8e>

	    // 2me 256
	    if (SPIF_ReadPage(&hspif1, page_index + 1,(uint8_t *) buf + i * 512 + 256, 256, 0) != true)
 801789c:	697b      	ldr	r3, [r7, #20]
 801789e:	1c59      	adds	r1, r3, #1
 80178a0:	69fb      	ldr	r3, [r7, #28]
 80178a2:	025b      	lsls	r3, r3, #9
 80178a4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80178a8:	68ba      	ldr	r2, [r7, #8]
 80178aa:	441a      	add	r2, r3
 80178ac:	2300      	movs	r3, #0
 80178ae:	9300      	str	r3, [sp, #0]
 80178b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80178b4:	480b      	ldr	r0, [pc, #44]	@ (80178e4 <STORAGE_Read_FS+0x98>)
 80178b6:	f7ff fdf9 	bl	80174ac <SPIF_ReadPage>
 80178ba:	4603      	mov	r3, r0
 80178bc:	f083 0301 	eor.w	r3, r3, #1
 80178c0:	b2db      	uxtb	r3, r3
 80178c2:	2b00      	cmp	r3, #0
 80178c4:	d001      	beq.n	80178ca <STORAGE_Read_FS+0x7e>
	      return USBD_FAIL;
 80178c6:	2303      	movs	r3, #3
 80178c8:	e007      	b.n	80178da <STORAGE_Read_FS+0x8e>
	  for (uint32_t i = 0; i < blk_len; i++)
 80178ca:	69fb      	ldr	r3, [r7, #28]
 80178cc:	3301      	adds	r3, #1
 80178ce:	61fb      	str	r3, [r7, #28]
 80178d0:	89bb      	ldrh	r3, [r7, #12]
 80178d2:	69fa      	ldr	r2, [r7, #28]
 80178d4:	429a      	cmp	r2, r3
 80178d6:	d3c6      	bcc.n	8017866 <STORAGE_Read_FS+0x1a>
	  }
	  return USBD_OK;
 80178d8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80178da:	4618      	mov	r0, r3
 80178dc:	3720      	adds	r7, #32
 80178de:	46bd      	mov	sp, r7
 80178e0:	bd80      	pop	{r7, pc}
 80178e2:	bf00      	nop
 80178e4:	2000052c 	.word	0x2000052c

080178e8 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 80178e8:	b580      	push	{r7, lr}
 80178ea:	b08a      	sub	sp, #40	@ 0x28
 80178ec:	af02      	add	r7, sp, #8
 80178ee:	60b9      	str	r1, [r7, #8]
 80178f0:	607a      	str	r2, [r7, #4]
 80178f2:	461a      	mov	r2, r3
 80178f4:	4603      	mov	r3, r0
 80178f6:	73fb      	strb	r3, [r7, #15]
 80178f8:	4613      	mov	r3, r2
 80178fa:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
	 for (uint32_t i = 0; i < blk_len; i++)
 80178fc:	2300      	movs	r3, #0
 80178fe:	61fb      	str	r3, [r7, #28]
 8017900:	e05c      	b.n	80179bc <STORAGE_Write_FS+0xd4>
	  {
	    uint32_t current_blk_addr   = blk_addr + i;
 8017902:	687a      	ldr	r2, [r7, #4]
 8017904:	69fb      	ldr	r3, [r7, #28]
 8017906:	4413      	add	r3, r2
 8017908:	61bb      	str	r3, [r7, #24]

	    uint32_t current_sector_idx = current_blk_addr / 8;        // /8
 801790a:	69bb      	ldr	r3, [r7, #24]
 801790c:	08db      	lsrs	r3, r3, #3
 801790e:	617b      	str	r3, [r7, #20]
	    uint32_t offset_in_sector   = (current_blk_addr % 8) * STORAGE_BLK_SIZ;
 8017910:	69bb      	ldr	r3, [r7, #24]
 8017912:	f003 0307 	and.w	r3, r3, #7
 8017916:	025b      	lsls	r3, r3, #9
 8017918:	613b      	str	r3, [r7, #16]


	    if (SPIF_ReadSector(&hspif1, current_sector_idx, sector_buffer, 4096, 0) != true)
 801791a:	2300      	movs	r3, #0
 801791c:	9300      	str	r3, [sp, #0]
 801791e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8017922:	4a2b      	ldr	r2, [pc, #172]	@ (80179d0 <STORAGE_Write_FS+0xe8>)
 8017924:	6979      	ldr	r1, [r7, #20]
 8017926:	482b      	ldr	r0, [pc, #172]	@ (80179d4 <STORAGE_Write_FS+0xec>)
 8017928:	f7ff fdeb 	bl	8017502 <SPIF_ReadSector>
 801792c:	4603      	mov	r3, r0
 801792e:	f083 0301 	eor.w	r3, r3, #1
 8017932:	b2db      	uxtb	r3, r3
 8017934:	2b00      	cmp	r3, #0
 8017936:	d001      	beq.n	801793c <STORAGE_Write_FS+0x54>
	      return USBD_FAIL;
 8017938:	2303      	movs	r3, #3
 801793a:	e044      	b.n	80179c6 <STORAGE_Write_FS+0xde>
	    memcpy((uint8_t *) sector_buffer + offset_in_sector,(uint8_t *) buf + i*STORAGE_BLK_SIZ, STORAGE_BLK_SIZ);
 801793c:	693b      	ldr	r3, [r7, #16]
 801793e:	4a24      	ldr	r2, [pc, #144]	@ (80179d0 <STORAGE_Write_FS+0xe8>)
 8017940:	1898      	adds	r0, r3, r2
 8017942:	69fb      	ldr	r3, [r7, #28]
 8017944:	025b      	lsls	r3, r3, #9
 8017946:	68ba      	ldr	r2, [r7, #8]
 8017948:	4413      	add	r3, r2
 801794a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801794e:	4619      	mov	r1, r3
 8017950:	f001 fc49 	bl	80191e6 <memcpy>


	    if (SPIF_EraseSector(&hspif1, current_sector_idx) != true)
 8017954:	6979      	ldr	r1, [r7, #20]
 8017956:	481f      	ldr	r0, [pc, #124]	@ (80179d4 <STORAGE_Write_FS+0xec>)
 8017958:	f7ff fcbb 	bl	80172d2 <SPIF_EraseSector>
 801795c:	4603      	mov	r3, r0
 801795e:	f083 0301 	eor.w	r3, r3, #1
 8017962:	b2db      	uxtb	r3, r3
 8017964:	2b00      	cmp	r3, #0
 8017966:	d001      	beq.n	801796c <STORAGE_Write_FS+0x84>
	      return USBD_FAIL;
 8017968:	2303      	movs	r3, #3
 801796a:	e02c      	b.n	80179c6 <STORAGE_Write_FS+0xde>

	    if (SPIF_WaitForWriting(&hspif1, 2000) != true)
 801796c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8017970:	4818      	ldr	r0, [pc, #96]	@ (80179d4 <STORAGE_Write_FS+0xec>)
 8017972:	f7ff f98b 	bl	8016c8c <SPIF_WaitForWriting>
 8017976:	4603      	mov	r3, r0
 8017978:	2b01      	cmp	r3, #1
 801797a:	d001      	beq.n	8017980 <STORAGE_Write_FS+0x98>
	      return USBD_FAIL;
 801797c:	2303      	movs	r3, #3
 801797e:	e022      	b.n	80179c6 <STORAGE_Write_FS+0xde>

	    if (SPIF_WriteSector(&hspif1, current_sector_idx, sector_buffer, 4096, 0) != true)
 8017980:	2300      	movs	r3, #0
 8017982:	9300      	str	r3, [sp, #0]
 8017984:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8017988:	4a11      	ldr	r2, [pc, #68]	@ (80179d0 <STORAGE_Write_FS+0xe8>)
 801798a:	6979      	ldr	r1, [r7, #20]
 801798c:	4811      	ldr	r0, [pc, #68]	@ (80179d4 <STORAGE_Write_FS+0xec>)
 801798e:	f7ff fd23 	bl	80173d8 <SPIF_WriteSector>
 8017992:	4603      	mov	r3, r0
 8017994:	f083 0301 	eor.w	r3, r3, #1
 8017998:	b2db      	uxtb	r3, r3
 801799a:	2b00      	cmp	r3, #0
 801799c:	d001      	beq.n	80179a2 <STORAGE_Write_FS+0xba>
	      return USBD_FAIL;
 801799e:	2303      	movs	r3, #3
 80179a0:	e011      	b.n	80179c6 <STORAGE_Write_FS+0xde>

	    if (SPIF_WaitForWriting(&hspif1, 2000) != true)
 80179a2:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80179a6:	480b      	ldr	r0, [pc, #44]	@ (80179d4 <STORAGE_Write_FS+0xec>)
 80179a8:	f7ff f970 	bl	8016c8c <SPIF_WaitForWriting>
 80179ac:	4603      	mov	r3, r0
 80179ae:	2b01      	cmp	r3, #1
 80179b0:	d001      	beq.n	80179b6 <STORAGE_Write_FS+0xce>
	      return USBD_FAIL;
 80179b2:	2303      	movs	r3, #3
 80179b4:	e007      	b.n	80179c6 <STORAGE_Write_FS+0xde>
	 for (uint32_t i = 0; i < blk_len; i++)
 80179b6:	69fb      	ldr	r3, [r7, #28]
 80179b8:	3301      	adds	r3, #1
 80179ba:	61fb      	str	r3, [r7, #28]
 80179bc:	89bb      	ldrh	r3, [r7, #12]
 80179be:	69fa      	ldr	r2, [r7, #28]
 80179c0:	429a      	cmp	r2, r3
 80179c2:	d39e      	bcc.n	8017902 <STORAGE_Write_FS+0x1a>
	  }

	  return USBD_OK;
 80179c4:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 80179c6:	4618      	mov	r0, r3
 80179c8:	3720      	adds	r7, #32
 80179ca:	46bd      	mov	sp, r7
 80179cc:	bd80      	pop	{r7, pc}
 80179ce:	bf00      	nop
 80179d0:	2000a044 	.word	0x2000a044
 80179d4:	2000052c 	.word	0x2000052c

080179d8 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 80179d8:	b480      	push	{r7}
 80179da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 80179dc:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 80179de:	4618      	mov	r0, r3
 80179e0:	46bd      	mov	sp, r7
 80179e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179e6:	4770      	bx	lr

080179e8 <LL_AHB2_GRP1_EnableClock>:
{
 80179e8:	b480      	push	{r7}
 80179ea:	b085      	sub	sp, #20
 80179ec:	af00      	add	r7, sp, #0
 80179ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80179f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80179f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80179f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80179fa:	687b      	ldr	r3, [r7, #4]
 80179fc:	4313      	orrs	r3, r2
 80179fe:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8017a00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8017a04:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8017a06:	687b      	ldr	r3, [r7, #4]
 8017a08:	4013      	ands	r3, r2
 8017a0a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8017a0c:	68fb      	ldr	r3, [r7, #12]
}
 8017a0e:	bf00      	nop
 8017a10:	3714      	adds	r7, #20
 8017a12:	46bd      	mov	sp, r7
 8017a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a18:	4770      	bx	lr

08017a1a <LL_APB1_GRP1_EnableClock>:
{
 8017a1a:	b480      	push	{r7}
 8017a1c:	b085      	sub	sp, #20
 8017a1e:	af00      	add	r7, sp, #0
 8017a20:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8017a22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8017a26:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8017a28:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8017a2c:	687b      	ldr	r3, [r7, #4]
 8017a2e:	4313      	orrs	r3, r2
 8017a30:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8017a32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8017a36:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8017a38:	687b      	ldr	r3, [r7, #4]
 8017a3a:	4013      	ands	r3, r2
 8017a3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8017a3e:	68fb      	ldr	r3, [r7, #12]
}
 8017a40:	bf00      	nop
 8017a42:	3714      	adds	r7, #20
 8017a44:	46bd      	mov	sp, r7
 8017a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a4a:	4770      	bx	lr

08017a4c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a4c:	b580      	push	{r7, lr}
 8017a4e:	b09c      	sub	sp, #112	@ 0x70
 8017a50:	af00      	add	r7, sp, #0
 8017a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017a54:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8017a58:	2200      	movs	r2, #0
 8017a5a:	601a      	str	r2, [r3, #0]
 8017a5c:	605a      	str	r2, [r3, #4]
 8017a5e:	609a      	str	r2, [r3, #8]
 8017a60:	60da      	str	r2, [r3, #12]
 8017a62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017a64:	f107 030c 	add.w	r3, r7, #12
 8017a68:	2250      	movs	r2, #80	@ 0x50
 8017a6a:	2100      	movs	r1, #0
 8017a6c:	4618      	mov	r0, r3
 8017a6e:	f001 fadc 	bl	801902a <memset>
  if(pcdHandle->Instance==USB)
 8017a72:	687b      	ldr	r3, [r7, #4]
 8017a74:	681b      	ldr	r3, [r3, #0]
 8017a76:	4a1b      	ldr	r2, [pc, #108]	@ (8017ae4 <HAL_PCD_MspInit+0x98>)
 8017a78:	4293      	cmp	r3, r2
 8017a7a:	d12f      	bne.n	8017adc <HAL_PCD_MspInit+0x90>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8017a7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8017a80:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8017a82:	2300      	movs	r3, #0
 8017a84:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017a86:	f107 030c 	add.w	r3, r7, #12
 8017a8a:	4618      	mov	r0, r3
 8017a8c:	f7f3 fbd9 	bl	800b242 <HAL_RCCEx_PeriphCLKConfig>
 8017a90:	4603      	mov	r3, r0
 8017a92:	2b00      	cmp	r3, #0
 8017a94:	d001      	beq.n	8017a9a <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8017a96:	f7ea fd8f 	bl	80025b8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017a9a:	2001      	movs	r0, #1
 8017a9c:	f7ff ffa4 	bl	80179e8 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8017aa0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8017aa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017aa6:	2302      	movs	r3, #2
 8017aa8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017aaa:	2300      	movs	r3, #0
 8017aac:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8017aae:	2300      	movs	r3, #0
 8017ab0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8017ab2:	230a      	movs	r3, #10
 8017ab4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017ab6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8017aba:	4619      	mov	r1, r3
 8017abc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8017ac0:	f7ef fab4 	bl	800702c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8017ac4:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8017ac8:	f7ff ffa7 	bl	8017a1a <LL_APB1_GRP1_EnableClock>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 8017acc:	2200      	movs	r2, #0
 8017ace:	2105      	movs	r1, #5
 8017ad0:	2014      	movs	r0, #20
 8017ad2:	f7ee ffa3 	bl	8006a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8017ad6:	2014      	movs	r0, #20
 8017ad8:	f7ee ffba 	bl	8006a50 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8017adc:	bf00      	nop
 8017ade:	3770      	adds	r7, #112	@ 0x70
 8017ae0:	46bd      	mov	sp, r7
 8017ae2:	bd80      	pop	{r7, pc}
 8017ae4:	40006800 	.word	0x40006800

08017ae8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017ae8:	b580      	push	{r7, lr}
 8017aea:	b082      	sub	sp, #8
 8017aec:	af00      	add	r7, sp, #0
 8017aee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017af0:	687b      	ldr	r3, [r7, #4]
 8017af2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8017af6:	687b      	ldr	r3, [r7, #4]
 8017af8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8017afc:	4619      	mov	r1, r3
 8017afe:	4610      	mov	r0, r2
 8017b00:	f7fa ff40 	bl	8012984 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8017b04:	bf00      	nop
 8017b06:	3708      	adds	r7, #8
 8017b08:	46bd      	mov	sp, r7
 8017b0a:	bd80      	pop	{r7, pc}

08017b0c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017b0c:	b580      	push	{r7, lr}
 8017b0e:	b082      	sub	sp, #8
 8017b10:	af00      	add	r7, sp, #0
 8017b12:	6078      	str	r0, [r7, #4]
 8017b14:	460b      	mov	r3, r1
 8017b16:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017b18:	687b      	ldr	r3, [r7, #4]
 8017b1a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8017b1e:	78fa      	ldrb	r2, [r7, #3]
 8017b20:	6879      	ldr	r1, [r7, #4]
 8017b22:	4613      	mov	r3, r2
 8017b24:	009b      	lsls	r3, r3, #2
 8017b26:	4413      	add	r3, r2
 8017b28:	00db      	lsls	r3, r3, #3
 8017b2a:	440b      	add	r3, r1
 8017b2c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8017b30:	681a      	ldr	r2, [r3, #0]
 8017b32:	78fb      	ldrb	r3, [r7, #3]
 8017b34:	4619      	mov	r1, r3
 8017b36:	f7fa ff7a 	bl	8012a2e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8017b3a:	bf00      	nop
 8017b3c:	3708      	adds	r7, #8
 8017b3e:	46bd      	mov	sp, r7
 8017b40:	bd80      	pop	{r7, pc}

08017b42 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017b42:	b580      	push	{r7, lr}
 8017b44:	b082      	sub	sp, #8
 8017b46:	af00      	add	r7, sp, #0
 8017b48:	6078      	str	r0, [r7, #4]
 8017b4a:	460b      	mov	r3, r1
 8017b4c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8017b4e:	687b      	ldr	r3, [r7, #4]
 8017b50:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8017b54:	78fa      	ldrb	r2, [r7, #3]
 8017b56:	6879      	ldr	r1, [r7, #4]
 8017b58:	4613      	mov	r3, r2
 8017b5a:	009b      	lsls	r3, r3, #2
 8017b5c:	4413      	add	r3, r2
 8017b5e:	00db      	lsls	r3, r3, #3
 8017b60:	440b      	add	r3, r1
 8017b62:	3324      	adds	r3, #36	@ 0x24
 8017b64:	681a      	ldr	r2, [r3, #0]
 8017b66:	78fb      	ldrb	r3, [r7, #3]
 8017b68:	4619      	mov	r1, r3
 8017b6a:	f7fb f81c 	bl	8012ba6 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8017b6e:	bf00      	nop
 8017b70:	3708      	adds	r7, #8
 8017b72:	46bd      	mov	sp, r7
 8017b74:	bd80      	pop	{r7, pc}

08017b76 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017b76:	b580      	push	{r7, lr}
 8017b78:	b082      	sub	sp, #8
 8017b7a:	af00      	add	r7, sp, #0
 8017b7c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017b7e:	687b      	ldr	r3, [r7, #4]
 8017b80:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017b84:	4618      	mov	r0, r3
 8017b86:	f7fb f960 	bl	8012e4a <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8017b8a:	bf00      	nop
 8017b8c:	3708      	adds	r7, #8
 8017b8e:	46bd      	mov	sp, r7
 8017b90:	bd80      	pop	{r7, pc}

08017b92 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017b92:	b580      	push	{r7, lr}
 8017b94:	b084      	sub	sp, #16
 8017b96:	af00      	add	r7, sp, #0
 8017b98:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017b9a:	2301      	movs	r3, #1
 8017b9c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8017b9e:	687b      	ldr	r3, [r7, #4]
 8017ba0:	795b      	ldrb	r3, [r3, #5]
 8017ba2:	2b02      	cmp	r3, #2
 8017ba4:	d001      	beq.n	8017baa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8017ba6:	f7ea fd07 	bl	80025b8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017bb0:	7bfa      	ldrb	r2, [r7, #15]
 8017bb2:	4611      	mov	r1, r2
 8017bb4:	4618      	mov	r0, r3
 8017bb6:	f7fb f904 	bl	8012dc2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017bba:	687b      	ldr	r3, [r7, #4]
 8017bbc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017bc0:	4618      	mov	r0, r3
 8017bc2:	f7fb f8ab 	bl	8012d1c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8017bc6:	bf00      	nop
 8017bc8:	3710      	adds	r7, #16
 8017bca:	46bd      	mov	sp, r7
 8017bcc:	bd80      	pop	{r7, pc}
	...

08017bd0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017bd0:	b580      	push	{r7, lr}
 8017bd2:	b082      	sub	sp, #8
 8017bd4:	af00      	add	r7, sp, #0
 8017bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017bd8:	687b      	ldr	r3, [r7, #4]
 8017bda:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017bde:	4618      	mov	r0, r3
 8017be0:	f7fb f8ff 	bl	8012de2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017be4:	687b      	ldr	r3, [r7, #4]
 8017be6:	7a5b      	ldrb	r3, [r3, #9]
 8017be8:	2b00      	cmp	r3, #0
 8017bea:	d005      	beq.n	8017bf8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017bec:	4b04      	ldr	r3, [pc, #16]	@ (8017c00 <HAL_PCD_SuspendCallback+0x30>)
 8017bee:	691b      	ldr	r3, [r3, #16]
 8017bf0:	4a03      	ldr	r2, [pc, #12]	@ (8017c00 <HAL_PCD_SuspendCallback+0x30>)
 8017bf2:	f043 0306 	orr.w	r3, r3, #6
 8017bf6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8017bf8:	bf00      	nop
 8017bfa:	3708      	adds	r7, #8
 8017bfc:	46bd      	mov	sp, r7
 8017bfe:	bd80      	pop	{r7, pc}
 8017c00:	e000ed00 	.word	0xe000ed00

08017c04 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c04:	b580      	push	{r7, lr}
 8017c06:	b082      	sub	sp, #8
 8017c08:	af00      	add	r7, sp, #0
 8017c0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8017c0c:	687b      	ldr	r3, [r7, #4]
 8017c0e:	7a5b      	ldrb	r3, [r3, #9]
 8017c10:	2b00      	cmp	r3, #0
 8017c12:	d007      	beq.n	8017c24 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017c14:	4b08      	ldr	r3, [pc, #32]	@ (8017c38 <HAL_PCD_ResumeCallback+0x34>)
 8017c16:	691b      	ldr	r3, [r3, #16]
 8017c18:	4a07      	ldr	r2, [pc, #28]	@ (8017c38 <HAL_PCD_ResumeCallback+0x34>)
 8017c1a:	f023 0306 	bic.w	r3, r3, #6
 8017c1e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8017c20:	f000 fa10 	bl	8018044 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017c24:	687b      	ldr	r3, [r7, #4]
 8017c26:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017c2a:	4618      	mov	r0, r3
 8017c2c:	f7fb f8f5 	bl	8012e1a <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8017c30:	bf00      	nop
 8017c32:	3708      	adds	r7, #8
 8017c34:	46bd      	mov	sp, r7
 8017c36:	bd80      	pop	{r7, pc}
 8017c38:	e000ed00 	.word	0xe000ed00

08017c3c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017c3c:	b580      	push	{r7, lr}
 8017c3e:	b082      	sub	sp, #8
 8017c40:	af00      	add	r7, sp, #0
 8017c42:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8017c44:	4a27      	ldr	r2, [pc, #156]	@ (8017ce4 <USBD_LL_Init+0xa8>)
 8017c46:	687b      	ldr	r3, [r7, #4]
 8017c48:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8017c4c:	687b      	ldr	r3, [r7, #4]
 8017c4e:	4a25      	ldr	r2, [pc, #148]	@ (8017ce4 <USBD_LL_Init+0xa8>)
 8017c50:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
/* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8017c54:	f7f1 ff80 	bl	8009b58 <HAL_PWREx_EnableVddUSB>

  hpcd_USB_FS.Instance = USB;
 8017c58:	4b22      	ldr	r3, [pc, #136]	@ (8017ce4 <USBD_LL_Init+0xa8>)
 8017c5a:	4a23      	ldr	r2, [pc, #140]	@ (8017ce8 <USBD_LL_Init+0xac>)
 8017c5c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8017c5e:	4b21      	ldr	r3, [pc, #132]	@ (8017ce4 <USBD_LL_Init+0xa8>)
 8017c60:	2208      	movs	r2, #8
 8017c62:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8017c64:	4b1f      	ldr	r3, [pc, #124]	@ (8017ce4 <USBD_LL_Init+0xa8>)
 8017c66:	2202      	movs	r2, #2
 8017c68:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017c6a:	4b1e      	ldr	r3, [pc, #120]	@ (8017ce4 <USBD_LL_Init+0xa8>)
 8017c6c:	2202      	movs	r2, #2
 8017c6e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8017c70:	4b1c      	ldr	r3, [pc, #112]	@ (8017ce4 <USBD_LL_Init+0xa8>)
 8017c72:	2200      	movs	r2, #0
 8017c74:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8017c76:	4b1b      	ldr	r3, [pc, #108]	@ (8017ce4 <USBD_LL_Init+0xa8>)
 8017c78:	2200      	movs	r2, #0
 8017c7a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8017c7c:	4b19      	ldr	r3, [pc, #100]	@ (8017ce4 <USBD_LL_Init+0xa8>)
 8017c7e:	2200      	movs	r2, #0
 8017c80:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8017c82:	4b18      	ldr	r3, [pc, #96]	@ (8017ce4 <USBD_LL_Init+0xa8>)
 8017c84:	2200      	movs	r2, #0
 8017c86:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8017c88:	4816      	ldr	r0, [pc, #88]	@ (8017ce4 <USBD_LL_Init+0xa8>)
 8017c8a:	f7f0 f9d7 	bl	800803c <HAL_PCD_Init>
 8017c8e:	4603      	mov	r3, r0
 8017c90:	2b00      	cmp	r3, #0
 8017c92:	d001      	beq.n	8017c98 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8017c94:	f7ea fc90 	bl	80025b8 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8017c98:	687b      	ldr	r3, [r7, #4]
 8017c9a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017c9e:	2318      	movs	r3, #24
 8017ca0:	2200      	movs	r2, #0
 8017ca2:	2100      	movs	r1, #0
 8017ca4:	f7f1 fecc 	bl	8009a40 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8017ca8:	687b      	ldr	r3, [r7, #4]
 8017caa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017cae:	2358      	movs	r3, #88	@ 0x58
 8017cb0:	2200      	movs	r2, #0
 8017cb2:	2180      	movs	r1, #128	@ 0x80
 8017cb4:	f7f1 fec4 	bl	8009a40 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017cbe:	2398      	movs	r3, #152	@ 0x98
 8017cc0:	2200      	movs	r2, #0
 8017cc2:	2181      	movs	r1, #129	@ 0x81
 8017cc4:	f7f1 febc 	bl	8009a40 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 8017cc8:	687b      	ldr	r3, [r7, #4]
 8017cca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017cce:	23d8      	movs	r3, #216	@ 0xd8
 8017cd0:	2200      	movs	r2, #0
 8017cd2:	2101      	movs	r1, #1
 8017cd4:	f7f1 feb4 	bl	8009a40 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 8017cd8:	2300      	movs	r3, #0
}
 8017cda:	4618      	mov	r0, r3
 8017cdc:	3708      	adds	r7, #8
 8017cde:	46bd      	mov	sp, r7
 8017ce0:	bd80      	pop	{r7, pc}
 8017ce2:	bf00      	nop
 8017ce4:	2000b044 	.word	0x2000b044
 8017ce8:	40006800 	.word	0x40006800

08017cec <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017cec:	b580      	push	{r7, lr}
 8017cee:	b084      	sub	sp, #16
 8017cf0:	af00      	add	r7, sp, #0
 8017cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017cf4:	2300      	movs	r3, #0
 8017cf6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017cf8:	2300      	movs	r3, #0
 8017cfa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017cfc:	687b      	ldr	r3, [r7, #4]
 8017cfe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017d02:	4618      	mov	r0, r3
 8017d04:	f7f0 fa68 	bl	80081d8 <HAL_PCD_Start>
 8017d08:	4603      	mov	r3, r0
 8017d0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d0c:	7bfb      	ldrb	r3, [r7, #15]
 8017d0e:	4618      	mov	r0, r3
 8017d10:	f000 f99e 	bl	8018050 <USBD_Get_USB_Status>
 8017d14:	4603      	mov	r3, r0
 8017d16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017d18:	7bbb      	ldrb	r3, [r7, #14]
}
 8017d1a:	4618      	mov	r0, r3
 8017d1c:	3710      	adds	r7, #16
 8017d1e:	46bd      	mov	sp, r7
 8017d20:	bd80      	pop	{r7, pc}

08017d22 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017d22:	b580      	push	{r7, lr}
 8017d24:	b084      	sub	sp, #16
 8017d26:	af00      	add	r7, sp, #0
 8017d28:	6078      	str	r0, [r7, #4]
 8017d2a:	4608      	mov	r0, r1
 8017d2c:	4611      	mov	r1, r2
 8017d2e:	461a      	mov	r2, r3
 8017d30:	4603      	mov	r3, r0
 8017d32:	70fb      	strb	r3, [r7, #3]
 8017d34:	460b      	mov	r3, r1
 8017d36:	70bb      	strb	r3, [r7, #2]
 8017d38:	4613      	mov	r3, r2
 8017d3a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017d3c:	2300      	movs	r3, #0
 8017d3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017d40:	2300      	movs	r3, #0
 8017d42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017d44:	687b      	ldr	r3, [r7, #4]
 8017d46:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017d4a:	78bb      	ldrb	r3, [r7, #2]
 8017d4c:	883a      	ldrh	r2, [r7, #0]
 8017d4e:	78f9      	ldrb	r1, [r7, #3]
 8017d50:	f7f0 fbaf 	bl	80084b2 <HAL_PCD_EP_Open>
 8017d54:	4603      	mov	r3, r0
 8017d56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d58:	7bfb      	ldrb	r3, [r7, #15]
 8017d5a:	4618      	mov	r0, r3
 8017d5c:	f000 f978 	bl	8018050 <USBD_Get_USB_Status>
 8017d60:	4603      	mov	r3, r0
 8017d62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017d64:	7bbb      	ldrb	r3, [r7, #14]
}
 8017d66:	4618      	mov	r0, r3
 8017d68:	3710      	adds	r7, #16
 8017d6a:	46bd      	mov	sp, r7
 8017d6c:	bd80      	pop	{r7, pc}

08017d6e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017d6e:	b580      	push	{r7, lr}
 8017d70:	b084      	sub	sp, #16
 8017d72:	af00      	add	r7, sp, #0
 8017d74:	6078      	str	r0, [r7, #4]
 8017d76:	460b      	mov	r3, r1
 8017d78:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017d7a:	2300      	movs	r3, #0
 8017d7c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017d7e:	2300      	movs	r3, #0
 8017d80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017d82:	687b      	ldr	r3, [r7, #4]
 8017d84:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017d88:	78fa      	ldrb	r2, [r7, #3]
 8017d8a:	4611      	mov	r1, r2
 8017d8c:	4618      	mov	r0, r3
 8017d8e:	f7f0 fbef 	bl	8008570 <HAL_PCD_EP_Close>
 8017d92:	4603      	mov	r3, r0
 8017d94:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d96:	7bfb      	ldrb	r3, [r7, #15]
 8017d98:	4618      	mov	r0, r3
 8017d9a:	f000 f959 	bl	8018050 <USBD_Get_USB_Status>
 8017d9e:	4603      	mov	r3, r0
 8017da0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017da2:	7bbb      	ldrb	r3, [r7, #14]
}
 8017da4:	4618      	mov	r0, r3
 8017da6:	3710      	adds	r7, #16
 8017da8:	46bd      	mov	sp, r7
 8017daa:	bd80      	pop	{r7, pc}

08017dac <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017dac:	b580      	push	{r7, lr}
 8017dae:	b084      	sub	sp, #16
 8017db0:	af00      	add	r7, sp, #0
 8017db2:	6078      	str	r0, [r7, #4]
 8017db4:	460b      	mov	r3, r1
 8017db6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017db8:	2300      	movs	r3, #0
 8017dba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017dbc:	2300      	movs	r3, #0
 8017dbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8017dc0:	687b      	ldr	r3, [r7, #4]
 8017dc2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017dc6:	78fa      	ldrb	r2, [r7, #3]
 8017dc8:	4611      	mov	r1, r2
 8017dca:	4618      	mov	r0, r3
 8017dcc:	f7f0 fd3e 	bl	800884c <HAL_PCD_EP_Flush>
 8017dd0:	4603      	mov	r3, r0
 8017dd2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017dd4:	7bfb      	ldrb	r3, [r7, #15]
 8017dd6:	4618      	mov	r0, r3
 8017dd8:	f000 f93a 	bl	8018050 <USBD_Get_USB_Status>
 8017ddc:	4603      	mov	r3, r0
 8017dde:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017de0:	7bbb      	ldrb	r3, [r7, #14]
}
 8017de2:	4618      	mov	r0, r3
 8017de4:	3710      	adds	r7, #16
 8017de6:	46bd      	mov	sp, r7
 8017de8:	bd80      	pop	{r7, pc}

08017dea <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017dea:	b580      	push	{r7, lr}
 8017dec:	b084      	sub	sp, #16
 8017dee:	af00      	add	r7, sp, #0
 8017df0:	6078      	str	r0, [r7, #4]
 8017df2:	460b      	mov	r3, r1
 8017df4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017df6:	2300      	movs	r3, #0
 8017df8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017dfa:	2300      	movs	r3, #0
 8017dfc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017dfe:	687b      	ldr	r3, [r7, #4]
 8017e00:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017e04:	78fa      	ldrb	r2, [r7, #3]
 8017e06:	4611      	mov	r1, r2
 8017e08:	4618      	mov	r0, r3
 8017e0a:	f7f0 fc79 	bl	8008700 <HAL_PCD_EP_SetStall>
 8017e0e:	4603      	mov	r3, r0
 8017e10:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017e12:	7bfb      	ldrb	r3, [r7, #15]
 8017e14:	4618      	mov	r0, r3
 8017e16:	f000 f91b 	bl	8018050 <USBD_Get_USB_Status>
 8017e1a:	4603      	mov	r3, r0
 8017e1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017e1e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017e20:	4618      	mov	r0, r3
 8017e22:	3710      	adds	r7, #16
 8017e24:	46bd      	mov	sp, r7
 8017e26:	bd80      	pop	{r7, pc}

08017e28 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017e28:	b580      	push	{r7, lr}
 8017e2a:	b084      	sub	sp, #16
 8017e2c:	af00      	add	r7, sp, #0
 8017e2e:	6078      	str	r0, [r7, #4]
 8017e30:	460b      	mov	r3, r1
 8017e32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017e34:	2300      	movs	r3, #0
 8017e36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017e38:	2300      	movs	r3, #0
 8017e3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017e3c:	687b      	ldr	r3, [r7, #4]
 8017e3e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017e42:	78fa      	ldrb	r2, [r7, #3]
 8017e44:	4611      	mov	r1, r2
 8017e46:	4618      	mov	r0, r3
 8017e48:	f7f0 fcac 	bl	80087a4 <HAL_PCD_EP_ClrStall>
 8017e4c:	4603      	mov	r3, r0
 8017e4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017e50:	7bfb      	ldrb	r3, [r7, #15]
 8017e52:	4618      	mov	r0, r3
 8017e54:	f000 f8fc 	bl	8018050 <USBD_Get_USB_Status>
 8017e58:	4603      	mov	r3, r0
 8017e5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017e5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8017e5e:	4618      	mov	r0, r3
 8017e60:	3710      	adds	r7, #16
 8017e62:	46bd      	mov	sp, r7
 8017e64:	bd80      	pop	{r7, pc}

08017e66 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017e66:	b480      	push	{r7}
 8017e68:	b085      	sub	sp, #20
 8017e6a:	af00      	add	r7, sp, #0
 8017e6c:	6078      	str	r0, [r7, #4]
 8017e6e:	460b      	mov	r3, r1
 8017e70:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017e72:	687b      	ldr	r3, [r7, #4]
 8017e74:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017e78:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017e7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017e7e:	2b00      	cmp	r3, #0
 8017e80:	da0b      	bge.n	8017e9a <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017e82:	78fb      	ldrb	r3, [r7, #3]
 8017e84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017e88:	68f9      	ldr	r1, [r7, #12]
 8017e8a:	4613      	mov	r3, r2
 8017e8c:	009b      	lsls	r3, r3, #2
 8017e8e:	4413      	add	r3, r2
 8017e90:	00db      	lsls	r3, r3, #3
 8017e92:	440b      	add	r3, r1
 8017e94:	3312      	adds	r3, #18
 8017e96:	781b      	ldrb	r3, [r3, #0]
 8017e98:	e00b      	b.n	8017eb2 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017e9a:	78fb      	ldrb	r3, [r7, #3]
 8017e9c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017ea0:	68f9      	ldr	r1, [r7, #12]
 8017ea2:	4613      	mov	r3, r2
 8017ea4:	009b      	lsls	r3, r3, #2
 8017ea6:	4413      	add	r3, r2
 8017ea8:	00db      	lsls	r3, r3, #3
 8017eaa:	440b      	add	r3, r1
 8017eac:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8017eb0:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017eb2:	4618      	mov	r0, r3
 8017eb4:	3714      	adds	r7, #20
 8017eb6:	46bd      	mov	sp, r7
 8017eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ebc:	4770      	bx	lr

08017ebe <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017ebe:	b580      	push	{r7, lr}
 8017ec0:	b084      	sub	sp, #16
 8017ec2:	af00      	add	r7, sp, #0
 8017ec4:	6078      	str	r0, [r7, #4]
 8017ec6:	460b      	mov	r3, r1
 8017ec8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017eca:	2300      	movs	r3, #0
 8017ecc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017ece:	2300      	movs	r3, #0
 8017ed0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017ed2:	687b      	ldr	r3, [r7, #4]
 8017ed4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017ed8:	78fa      	ldrb	r2, [r7, #3]
 8017eda:	4611      	mov	r1, r2
 8017edc:	4618      	mov	r0, r3
 8017ede:	f7f0 fac4 	bl	800846a <HAL_PCD_SetAddress>
 8017ee2:	4603      	mov	r3, r0
 8017ee4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017ee6:	7bfb      	ldrb	r3, [r7, #15]
 8017ee8:	4618      	mov	r0, r3
 8017eea:	f000 f8b1 	bl	8018050 <USBD_Get_USB_Status>
 8017eee:	4603      	mov	r3, r0
 8017ef0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017ef2:	7bbb      	ldrb	r3, [r7, #14]
}
 8017ef4:	4618      	mov	r0, r3
 8017ef6:	3710      	adds	r7, #16
 8017ef8:	46bd      	mov	sp, r7
 8017efa:	bd80      	pop	{r7, pc}

08017efc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017efc:	b580      	push	{r7, lr}
 8017efe:	b086      	sub	sp, #24
 8017f00:	af00      	add	r7, sp, #0
 8017f02:	60f8      	str	r0, [r7, #12]
 8017f04:	607a      	str	r2, [r7, #4]
 8017f06:	603b      	str	r3, [r7, #0]
 8017f08:	460b      	mov	r3, r1
 8017f0a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f0c:	2300      	movs	r3, #0
 8017f0e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f10:	2300      	movs	r3, #0
 8017f12:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017f14:	68fb      	ldr	r3, [r7, #12]
 8017f16:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017f1a:	7af9      	ldrb	r1, [r7, #11]
 8017f1c:	683b      	ldr	r3, [r7, #0]
 8017f1e:	687a      	ldr	r2, [r7, #4]
 8017f20:	f7f0 fbb7 	bl	8008692 <HAL_PCD_EP_Transmit>
 8017f24:	4603      	mov	r3, r0
 8017f26:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f28:	7dfb      	ldrb	r3, [r7, #23]
 8017f2a:	4618      	mov	r0, r3
 8017f2c:	f000 f890 	bl	8018050 <USBD_Get_USB_Status>
 8017f30:	4603      	mov	r3, r0
 8017f32:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017f34:	7dbb      	ldrb	r3, [r7, #22]
}
 8017f36:	4618      	mov	r0, r3
 8017f38:	3718      	adds	r7, #24
 8017f3a:	46bd      	mov	sp, r7
 8017f3c:	bd80      	pop	{r7, pc}

08017f3e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017f3e:	b580      	push	{r7, lr}
 8017f40:	b086      	sub	sp, #24
 8017f42:	af00      	add	r7, sp, #0
 8017f44:	60f8      	str	r0, [r7, #12]
 8017f46:	607a      	str	r2, [r7, #4]
 8017f48:	603b      	str	r3, [r7, #0]
 8017f4a:	460b      	mov	r3, r1
 8017f4c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f4e:	2300      	movs	r3, #0
 8017f50:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f52:	2300      	movs	r3, #0
 8017f54:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017f56:	68fb      	ldr	r3, [r7, #12]
 8017f58:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017f5c:	7af9      	ldrb	r1, [r7, #11]
 8017f5e:	683b      	ldr	r3, [r7, #0]
 8017f60:	687a      	ldr	r2, [r7, #4]
 8017f62:	f7f0 fb4d 	bl	8008600 <HAL_PCD_EP_Receive>
 8017f66:	4603      	mov	r3, r0
 8017f68:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f6a:	7dfb      	ldrb	r3, [r7, #23]
 8017f6c:	4618      	mov	r0, r3
 8017f6e:	f000 f86f 	bl	8018050 <USBD_Get_USB_Status>
 8017f72:	4603      	mov	r3, r0
 8017f74:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017f76:	7dbb      	ldrb	r3, [r7, #22]
}
 8017f78:	4618      	mov	r0, r3
 8017f7a:	3718      	adds	r7, #24
 8017f7c:	46bd      	mov	sp, r7
 8017f7e:	bd80      	pop	{r7, pc}

08017f80 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017f80:	b580      	push	{r7, lr}
 8017f82:	b082      	sub	sp, #8
 8017f84:	af00      	add	r7, sp, #0
 8017f86:	6078      	str	r0, [r7, #4]
 8017f88:	460b      	mov	r3, r1
 8017f8a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017f8c:	687b      	ldr	r3, [r7, #4]
 8017f8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017f92:	78fa      	ldrb	r2, [r7, #3]
 8017f94:	4611      	mov	r1, r2
 8017f96:	4618      	mov	r0, r3
 8017f98:	f7f0 fb63 	bl	8008662 <HAL_PCD_EP_GetRxCount>
 8017f9c:	4603      	mov	r3, r0
}
 8017f9e:	4618      	mov	r0, r3
 8017fa0:	3708      	adds	r7, #8
 8017fa2:	46bd      	mov	sp, r7
 8017fa4:	bd80      	pop	{r7, pc}
	...

08017fa8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017fa8:	b580      	push	{r7, lr}
 8017faa:	b082      	sub	sp, #8
 8017fac:	af00      	add	r7, sp, #0
 8017fae:	6078      	str	r0, [r7, #4]
 8017fb0:	460b      	mov	r3, r1
 8017fb2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8017fb4:	78fb      	ldrb	r3, [r7, #3]
 8017fb6:	2b00      	cmp	r3, #0
 8017fb8:	d002      	beq.n	8017fc0 <HAL_PCDEx_LPM_Callback+0x18>
 8017fba:	2b01      	cmp	r3, #1
 8017fbc:	d013      	beq.n	8017fe6 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8017fbe:	e023      	b.n	8018008 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8017fc0:	687b      	ldr	r3, [r7, #4]
 8017fc2:	7a5b      	ldrb	r3, [r3, #9]
 8017fc4:	2b00      	cmp	r3, #0
 8017fc6:	d007      	beq.n	8017fd8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8017fc8:	f000 f83c 	bl	8018044 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017fcc:	4b10      	ldr	r3, [pc, #64]	@ (8018010 <HAL_PCDEx_LPM_Callback+0x68>)
 8017fce:	691b      	ldr	r3, [r3, #16]
 8017fd0:	4a0f      	ldr	r2, [pc, #60]	@ (8018010 <HAL_PCDEx_LPM_Callback+0x68>)
 8017fd2:	f023 0306 	bic.w	r3, r3, #6
 8017fd6:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8017fd8:	687b      	ldr	r3, [r7, #4]
 8017fda:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017fde:	4618      	mov	r0, r3
 8017fe0:	f7fa ff1b 	bl	8012e1a <USBD_LL_Resume>
    break;
 8017fe4:	e010      	b.n	8018008 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8017fe6:	687b      	ldr	r3, [r7, #4]
 8017fe8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017fec:	4618      	mov	r0, r3
 8017fee:	f7fa fef8 	bl	8012de2 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8017ff2:	687b      	ldr	r3, [r7, #4]
 8017ff4:	7a5b      	ldrb	r3, [r3, #9]
 8017ff6:	2b00      	cmp	r3, #0
 8017ff8:	d005      	beq.n	8018006 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017ffa:	4b05      	ldr	r3, [pc, #20]	@ (8018010 <HAL_PCDEx_LPM_Callback+0x68>)
 8017ffc:	691b      	ldr	r3, [r3, #16]
 8017ffe:	4a04      	ldr	r2, [pc, #16]	@ (8018010 <HAL_PCDEx_LPM_Callback+0x68>)
 8018000:	f043 0306 	orr.w	r3, r3, #6
 8018004:	6113      	str	r3, [r2, #16]
    break;
 8018006:	bf00      	nop
}
 8018008:	bf00      	nop
 801800a:	3708      	adds	r7, #8
 801800c:	46bd      	mov	sp, r7
 801800e:	bd80      	pop	{r7, pc}
 8018010:	e000ed00 	.word	0xe000ed00

08018014 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018014:	b480      	push	{r7}
 8018016:	b083      	sub	sp, #12
 8018018:	af00      	add	r7, sp, #0
 801801a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801801c:	4b03      	ldr	r3, [pc, #12]	@ (801802c <USBD_static_malloc+0x18>)
}
 801801e:	4618      	mov	r0, r3
 8018020:	370c      	adds	r7, #12
 8018022:	46bd      	mov	sp, r7
 8018024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018028:	4770      	bx	lr
 801802a:	bf00      	nop
 801802c:	2000b320 	.word	0x2000b320

08018030 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018030:	b480      	push	{r7}
 8018032:	b083      	sub	sp, #12
 8018034:	af00      	add	r7, sp, #0
 8018036:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8018038:	bf00      	nop
 801803a:	370c      	adds	r7, #12
 801803c:	46bd      	mov	sp, r7
 801803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018042:	4770      	bx	lr

08018044 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8018044:	b580      	push	{r7, lr}
 8018046:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8018048:	f7ea fa20 	bl	800248c <SystemClock_Config>
}
 801804c:	bf00      	nop
 801804e:	bd80      	pop	{r7, pc}

08018050 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018050:	b480      	push	{r7}
 8018052:	b085      	sub	sp, #20
 8018054:	af00      	add	r7, sp, #0
 8018056:	4603      	mov	r3, r0
 8018058:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801805a:	2300      	movs	r3, #0
 801805c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801805e:	79fb      	ldrb	r3, [r7, #7]
 8018060:	2b03      	cmp	r3, #3
 8018062:	d817      	bhi.n	8018094 <USBD_Get_USB_Status+0x44>
 8018064:	a201      	add	r2, pc, #4	@ (adr r2, 801806c <USBD_Get_USB_Status+0x1c>)
 8018066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801806a:	bf00      	nop
 801806c:	0801807d 	.word	0x0801807d
 8018070:	08018083 	.word	0x08018083
 8018074:	08018089 	.word	0x08018089
 8018078:	0801808f 	.word	0x0801808f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801807c:	2300      	movs	r3, #0
 801807e:	73fb      	strb	r3, [r7, #15]
    break;
 8018080:	e00b      	b.n	801809a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018082:	2303      	movs	r3, #3
 8018084:	73fb      	strb	r3, [r7, #15]
    break;
 8018086:	e008      	b.n	801809a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018088:	2301      	movs	r3, #1
 801808a:	73fb      	strb	r3, [r7, #15]
    break;
 801808c:	e005      	b.n	801809a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801808e:	2303      	movs	r3, #3
 8018090:	73fb      	strb	r3, [r7, #15]
    break;
 8018092:	e002      	b.n	801809a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018094:	2303      	movs	r3, #3
 8018096:	73fb      	strb	r3, [r7, #15]
    break;
 8018098:	bf00      	nop
  }
  return usb_status;
 801809a:	7bfb      	ldrb	r3, [r7, #15]
}
 801809c:	4618      	mov	r0, r3
 801809e:	3714      	adds	r7, #20
 80180a0:	46bd      	mov	sp, r7
 80180a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180a6:	4770      	bx	lr

080180a8 <__cvt>:
 80180a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80180ac:	ec57 6b10 	vmov	r6, r7, d0
 80180b0:	2f00      	cmp	r7, #0
 80180b2:	460c      	mov	r4, r1
 80180b4:	4619      	mov	r1, r3
 80180b6:	463b      	mov	r3, r7
 80180b8:	bfbb      	ittet	lt
 80180ba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80180be:	461f      	movlt	r7, r3
 80180c0:	2300      	movge	r3, #0
 80180c2:	232d      	movlt	r3, #45	@ 0x2d
 80180c4:	700b      	strb	r3, [r1, #0]
 80180c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80180c8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80180cc:	4691      	mov	r9, r2
 80180ce:	f023 0820 	bic.w	r8, r3, #32
 80180d2:	bfbc      	itt	lt
 80180d4:	4632      	movlt	r2, r6
 80180d6:	4616      	movlt	r6, r2
 80180d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80180dc:	d005      	beq.n	80180ea <__cvt+0x42>
 80180de:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80180e2:	d100      	bne.n	80180e6 <__cvt+0x3e>
 80180e4:	3401      	adds	r4, #1
 80180e6:	2102      	movs	r1, #2
 80180e8:	e000      	b.n	80180ec <__cvt+0x44>
 80180ea:	2103      	movs	r1, #3
 80180ec:	ab03      	add	r3, sp, #12
 80180ee:	9301      	str	r3, [sp, #4]
 80180f0:	ab02      	add	r3, sp, #8
 80180f2:	9300      	str	r3, [sp, #0]
 80180f4:	ec47 6b10 	vmov	d0, r6, r7
 80180f8:	4653      	mov	r3, sl
 80180fa:	4622      	mov	r2, r4
 80180fc:	f001 f910 	bl	8019320 <_dtoa_r>
 8018100:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8018104:	4605      	mov	r5, r0
 8018106:	d119      	bne.n	801813c <__cvt+0x94>
 8018108:	f019 0f01 	tst.w	r9, #1
 801810c:	d00e      	beq.n	801812c <__cvt+0x84>
 801810e:	eb00 0904 	add.w	r9, r0, r4
 8018112:	2200      	movs	r2, #0
 8018114:	2300      	movs	r3, #0
 8018116:	4630      	mov	r0, r6
 8018118:	4639      	mov	r1, r7
 801811a:	f7e8 fcad 	bl	8000a78 <__aeabi_dcmpeq>
 801811e:	b108      	cbz	r0, 8018124 <__cvt+0x7c>
 8018120:	f8cd 900c 	str.w	r9, [sp, #12]
 8018124:	2230      	movs	r2, #48	@ 0x30
 8018126:	9b03      	ldr	r3, [sp, #12]
 8018128:	454b      	cmp	r3, r9
 801812a:	d31e      	bcc.n	801816a <__cvt+0xc2>
 801812c:	9b03      	ldr	r3, [sp, #12]
 801812e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018130:	1b5b      	subs	r3, r3, r5
 8018132:	4628      	mov	r0, r5
 8018134:	6013      	str	r3, [r2, #0]
 8018136:	b004      	add	sp, #16
 8018138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801813c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018140:	eb00 0904 	add.w	r9, r0, r4
 8018144:	d1e5      	bne.n	8018112 <__cvt+0x6a>
 8018146:	7803      	ldrb	r3, [r0, #0]
 8018148:	2b30      	cmp	r3, #48	@ 0x30
 801814a:	d10a      	bne.n	8018162 <__cvt+0xba>
 801814c:	2200      	movs	r2, #0
 801814e:	2300      	movs	r3, #0
 8018150:	4630      	mov	r0, r6
 8018152:	4639      	mov	r1, r7
 8018154:	f7e8 fc90 	bl	8000a78 <__aeabi_dcmpeq>
 8018158:	b918      	cbnz	r0, 8018162 <__cvt+0xba>
 801815a:	f1c4 0401 	rsb	r4, r4, #1
 801815e:	f8ca 4000 	str.w	r4, [sl]
 8018162:	f8da 3000 	ldr.w	r3, [sl]
 8018166:	4499      	add	r9, r3
 8018168:	e7d3      	b.n	8018112 <__cvt+0x6a>
 801816a:	1c59      	adds	r1, r3, #1
 801816c:	9103      	str	r1, [sp, #12]
 801816e:	701a      	strb	r2, [r3, #0]
 8018170:	e7d9      	b.n	8018126 <__cvt+0x7e>

08018172 <__exponent>:
 8018172:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018174:	2900      	cmp	r1, #0
 8018176:	bfba      	itte	lt
 8018178:	4249      	neglt	r1, r1
 801817a:	232d      	movlt	r3, #45	@ 0x2d
 801817c:	232b      	movge	r3, #43	@ 0x2b
 801817e:	2909      	cmp	r1, #9
 8018180:	7002      	strb	r2, [r0, #0]
 8018182:	7043      	strb	r3, [r0, #1]
 8018184:	dd29      	ble.n	80181da <__exponent+0x68>
 8018186:	f10d 0307 	add.w	r3, sp, #7
 801818a:	461d      	mov	r5, r3
 801818c:	270a      	movs	r7, #10
 801818e:	461a      	mov	r2, r3
 8018190:	fbb1 f6f7 	udiv	r6, r1, r7
 8018194:	fb07 1416 	mls	r4, r7, r6, r1
 8018198:	3430      	adds	r4, #48	@ 0x30
 801819a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801819e:	460c      	mov	r4, r1
 80181a0:	2c63      	cmp	r4, #99	@ 0x63
 80181a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80181a6:	4631      	mov	r1, r6
 80181a8:	dcf1      	bgt.n	801818e <__exponent+0x1c>
 80181aa:	3130      	adds	r1, #48	@ 0x30
 80181ac:	1e94      	subs	r4, r2, #2
 80181ae:	f803 1c01 	strb.w	r1, [r3, #-1]
 80181b2:	1c41      	adds	r1, r0, #1
 80181b4:	4623      	mov	r3, r4
 80181b6:	42ab      	cmp	r3, r5
 80181b8:	d30a      	bcc.n	80181d0 <__exponent+0x5e>
 80181ba:	f10d 0309 	add.w	r3, sp, #9
 80181be:	1a9b      	subs	r3, r3, r2
 80181c0:	42ac      	cmp	r4, r5
 80181c2:	bf88      	it	hi
 80181c4:	2300      	movhi	r3, #0
 80181c6:	3302      	adds	r3, #2
 80181c8:	4403      	add	r3, r0
 80181ca:	1a18      	subs	r0, r3, r0
 80181cc:	b003      	add	sp, #12
 80181ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80181d0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80181d4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80181d8:	e7ed      	b.n	80181b6 <__exponent+0x44>
 80181da:	2330      	movs	r3, #48	@ 0x30
 80181dc:	3130      	adds	r1, #48	@ 0x30
 80181de:	7083      	strb	r3, [r0, #2]
 80181e0:	70c1      	strb	r1, [r0, #3]
 80181e2:	1d03      	adds	r3, r0, #4
 80181e4:	e7f1      	b.n	80181ca <__exponent+0x58>
	...

080181e8 <_printf_float>:
 80181e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80181ec:	b08d      	sub	sp, #52	@ 0x34
 80181ee:	460c      	mov	r4, r1
 80181f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80181f4:	4616      	mov	r6, r2
 80181f6:	461f      	mov	r7, r3
 80181f8:	4605      	mov	r5, r0
 80181fa:	f000 ff1f 	bl	801903c <_localeconv_r>
 80181fe:	6803      	ldr	r3, [r0, #0]
 8018200:	9304      	str	r3, [sp, #16]
 8018202:	4618      	mov	r0, r3
 8018204:	f7e8 f80c 	bl	8000220 <strlen>
 8018208:	2300      	movs	r3, #0
 801820a:	930a      	str	r3, [sp, #40]	@ 0x28
 801820c:	f8d8 3000 	ldr.w	r3, [r8]
 8018210:	9005      	str	r0, [sp, #20]
 8018212:	3307      	adds	r3, #7
 8018214:	f023 0307 	bic.w	r3, r3, #7
 8018218:	f103 0208 	add.w	r2, r3, #8
 801821c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8018220:	f8d4 b000 	ldr.w	fp, [r4]
 8018224:	f8c8 2000 	str.w	r2, [r8]
 8018228:	e9d3 8900 	ldrd	r8, r9, [r3]
 801822c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8018230:	9307      	str	r3, [sp, #28]
 8018232:	f8cd 8018 	str.w	r8, [sp, #24]
 8018236:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801823a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801823e:	4b9c      	ldr	r3, [pc, #624]	@ (80184b0 <_printf_float+0x2c8>)
 8018240:	f04f 32ff 	mov.w	r2, #4294967295
 8018244:	f7e8 fc4a 	bl	8000adc <__aeabi_dcmpun>
 8018248:	bb70      	cbnz	r0, 80182a8 <_printf_float+0xc0>
 801824a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801824e:	4b98      	ldr	r3, [pc, #608]	@ (80184b0 <_printf_float+0x2c8>)
 8018250:	f04f 32ff 	mov.w	r2, #4294967295
 8018254:	f7e8 fc24 	bl	8000aa0 <__aeabi_dcmple>
 8018258:	bb30      	cbnz	r0, 80182a8 <_printf_float+0xc0>
 801825a:	2200      	movs	r2, #0
 801825c:	2300      	movs	r3, #0
 801825e:	4640      	mov	r0, r8
 8018260:	4649      	mov	r1, r9
 8018262:	f7e8 fc13 	bl	8000a8c <__aeabi_dcmplt>
 8018266:	b110      	cbz	r0, 801826e <_printf_float+0x86>
 8018268:	232d      	movs	r3, #45	@ 0x2d
 801826a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801826e:	4a91      	ldr	r2, [pc, #580]	@ (80184b4 <_printf_float+0x2cc>)
 8018270:	4b91      	ldr	r3, [pc, #580]	@ (80184b8 <_printf_float+0x2d0>)
 8018272:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8018276:	bf8c      	ite	hi
 8018278:	4690      	movhi	r8, r2
 801827a:	4698      	movls	r8, r3
 801827c:	2303      	movs	r3, #3
 801827e:	6123      	str	r3, [r4, #16]
 8018280:	f02b 0304 	bic.w	r3, fp, #4
 8018284:	6023      	str	r3, [r4, #0]
 8018286:	f04f 0900 	mov.w	r9, #0
 801828a:	9700      	str	r7, [sp, #0]
 801828c:	4633      	mov	r3, r6
 801828e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8018290:	4621      	mov	r1, r4
 8018292:	4628      	mov	r0, r5
 8018294:	f000 f9d2 	bl	801863c <_printf_common>
 8018298:	3001      	adds	r0, #1
 801829a:	f040 808d 	bne.w	80183b8 <_printf_float+0x1d0>
 801829e:	f04f 30ff 	mov.w	r0, #4294967295
 80182a2:	b00d      	add	sp, #52	@ 0x34
 80182a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80182a8:	4642      	mov	r2, r8
 80182aa:	464b      	mov	r3, r9
 80182ac:	4640      	mov	r0, r8
 80182ae:	4649      	mov	r1, r9
 80182b0:	f7e8 fc14 	bl	8000adc <__aeabi_dcmpun>
 80182b4:	b140      	cbz	r0, 80182c8 <_printf_float+0xe0>
 80182b6:	464b      	mov	r3, r9
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	bfbc      	itt	lt
 80182bc:	232d      	movlt	r3, #45	@ 0x2d
 80182be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80182c2:	4a7e      	ldr	r2, [pc, #504]	@ (80184bc <_printf_float+0x2d4>)
 80182c4:	4b7e      	ldr	r3, [pc, #504]	@ (80184c0 <_printf_float+0x2d8>)
 80182c6:	e7d4      	b.n	8018272 <_printf_float+0x8a>
 80182c8:	6863      	ldr	r3, [r4, #4]
 80182ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80182ce:	9206      	str	r2, [sp, #24]
 80182d0:	1c5a      	adds	r2, r3, #1
 80182d2:	d13b      	bne.n	801834c <_printf_float+0x164>
 80182d4:	2306      	movs	r3, #6
 80182d6:	6063      	str	r3, [r4, #4]
 80182d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80182dc:	2300      	movs	r3, #0
 80182de:	6022      	str	r2, [r4, #0]
 80182e0:	9303      	str	r3, [sp, #12]
 80182e2:	ab0a      	add	r3, sp, #40	@ 0x28
 80182e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80182e8:	ab09      	add	r3, sp, #36	@ 0x24
 80182ea:	9300      	str	r3, [sp, #0]
 80182ec:	6861      	ldr	r1, [r4, #4]
 80182ee:	ec49 8b10 	vmov	d0, r8, r9
 80182f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80182f6:	4628      	mov	r0, r5
 80182f8:	f7ff fed6 	bl	80180a8 <__cvt>
 80182fc:	9b06      	ldr	r3, [sp, #24]
 80182fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018300:	2b47      	cmp	r3, #71	@ 0x47
 8018302:	4680      	mov	r8, r0
 8018304:	d129      	bne.n	801835a <_printf_float+0x172>
 8018306:	1cc8      	adds	r0, r1, #3
 8018308:	db02      	blt.n	8018310 <_printf_float+0x128>
 801830a:	6863      	ldr	r3, [r4, #4]
 801830c:	4299      	cmp	r1, r3
 801830e:	dd41      	ble.n	8018394 <_printf_float+0x1ac>
 8018310:	f1aa 0a02 	sub.w	sl, sl, #2
 8018314:	fa5f fa8a 	uxtb.w	sl, sl
 8018318:	3901      	subs	r1, #1
 801831a:	4652      	mov	r2, sl
 801831c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8018320:	9109      	str	r1, [sp, #36]	@ 0x24
 8018322:	f7ff ff26 	bl	8018172 <__exponent>
 8018326:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018328:	1813      	adds	r3, r2, r0
 801832a:	2a01      	cmp	r2, #1
 801832c:	4681      	mov	r9, r0
 801832e:	6123      	str	r3, [r4, #16]
 8018330:	dc02      	bgt.n	8018338 <_printf_float+0x150>
 8018332:	6822      	ldr	r2, [r4, #0]
 8018334:	07d2      	lsls	r2, r2, #31
 8018336:	d501      	bpl.n	801833c <_printf_float+0x154>
 8018338:	3301      	adds	r3, #1
 801833a:	6123      	str	r3, [r4, #16]
 801833c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8018340:	2b00      	cmp	r3, #0
 8018342:	d0a2      	beq.n	801828a <_printf_float+0xa2>
 8018344:	232d      	movs	r3, #45	@ 0x2d
 8018346:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801834a:	e79e      	b.n	801828a <_printf_float+0xa2>
 801834c:	9a06      	ldr	r2, [sp, #24]
 801834e:	2a47      	cmp	r2, #71	@ 0x47
 8018350:	d1c2      	bne.n	80182d8 <_printf_float+0xf0>
 8018352:	2b00      	cmp	r3, #0
 8018354:	d1c0      	bne.n	80182d8 <_printf_float+0xf0>
 8018356:	2301      	movs	r3, #1
 8018358:	e7bd      	b.n	80182d6 <_printf_float+0xee>
 801835a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801835e:	d9db      	bls.n	8018318 <_printf_float+0x130>
 8018360:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8018364:	d118      	bne.n	8018398 <_printf_float+0x1b0>
 8018366:	2900      	cmp	r1, #0
 8018368:	6863      	ldr	r3, [r4, #4]
 801836a:	dd0b      	ble.n	8018384 <_printf_float+0x19c>
 801836c:	6121      	str	r1, [r4, #16]
 801836e:	b913      	cbnz	r3, 8018376 <_printf_float+0x18e>
 8018370:	6822      	ldr	r2, [r4, #0]
 8018372:	07d0      	lsls	r0, r2, #31
 8018374:	d502      	bpl.n	801837c <_printf_float+0x194>
 8018376:	3301      	adds	r3, #1
 8018378:	440b      	add	r3, r1
 801837a:	6123      	str	r3, [r4, #16]
 801837c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801837e:	f04f 0900 	mov.w	r9, #0
 8018382:	e7db      	b.n	801833c <_printf_float+0x154>
 8018384:	b913      	cbnz	r3, 801838c <_printf_float+0x1a4>
 8018386:	6822      	ldr	r2, [r4, #0]
 8018388:	07d2      	lsls	r2, r2, #31
 801838a:	d501      	bpl.n	8018390 <_printf_float+0x1a8>
 801838c:	3302      	adds	r3, #2
 801838e:	e7f4      	b.n	801837a <_printf_float+0x192>
 8018390:	2301      	movs	r3, #1
 8018392:	e7f2      	b.n	801837a <_printf_float+0x192>
 8018394:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8018398:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801839a:	4299      	cmp	r1, r3
 801839c:	db05      	blt.n	80183aa <_printf_float+0x1c2>
 801839e:	6823      	ldr	r3, [r4, #0]
 80183a0:	6121      	str	r1, [r4, #16]
 80183a2:	07d8      	lsls	r0, r3, #31
 80183a4:	d5ea      	bpl.n	801837c <_printf_float+0x194>
 80183a6:	1c4b      	adds	r3, r1, #1
 80183a8:	e7e7      	b.n	801837a <_printf_float+0x192>
 80183aa:	2900      	cmp	r1, #0
 80183ac:	bfd4      	ite	le
 80183ae:	f1c1 0202 	rsble	r2, r1, #2
 80183b2:	2201      	movgt	r2, #1
 80183b4:	4413      	add	r3, r2
 80183b6:	e7e0      	b.n	801837a <_printf_float+0x192>
 80183b8:	6823      	ldr	r3, [r4, #0]
 80183ba:	055a      	lsls	r2, r3, #21
 80183bc:	d407      	bmi.n	80183ce <_printf_float+0x1e6>
 80183be:	6923      	ldr	r3, [r4, #16]
 80183c0:	4642      	mov	r2, r8
 80183c2:	4631      	mov	r1, r6
 80183c4:	4628      	mov	r0, r5
 80183c6:	47b8      	blx	r7
 80183c8:	3001      	adds	r0, #1
 80183ca:	d12b      	bne.n	8018424 <_printf_float+0x23c>
 80183cc:	e767      	b.n	801829e <_printf_float+0xb6>
 80183ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80183d2:	f240 80dd 	bls.w	8018590 <_printf_float+0x3a8>
 80183d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80183da:	2200      	movs	r2, #0
 80183dc:	2300      	movs	r3, #0
 80183de:	f7e8 fb4b 	bl	8000a78 <__aeabi_dcmpeq>
 80183e2:	2800      	cmp	r0, #0
 80183e4:	d033      	beq.n	801844e <_printf_float+0x266>
 80183e6:	4a37      	ldr	r2, [pc, #220]	@ (80184c4 <_printf_float+0x2dc>)
 80183e8:	2301      	movs	r3, #1
 80183ea:	4631      	mov	r1, r6
 80183ec:	4628      	mov	r0, r5
 80183ee:	47b8      	blx	r7
 80183f0:	3001      	adds	r0, #1
 80183f2:	f43f af54 	beq.w	801829e <_printf_float+0xb6>
 80183f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80183fa:	4543      	cmp	r3, r8
 80183fc:	db02      	blt.n	8018404 <_printf_float+0x21c>
 80183fe:	6823      	ldr	r3, [r4, #0]
 8018400:	07d8      	lsls	r0, r3, #31
 8018402:	d50f      	bpl.n	8018424 <_printf_float+0x23c>
 8018404:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018408:	4631      	mov	r1, r6
 801840a:	4628      	mov	r0, r5
 801840c:	47b8      	blx	r7
 801840e:	3001      	adds	r0, #1
 8018410:	f43f af45 	beq.w	801829e <_printf_float+0xb6>
 8018414:	f04f 0900 	mov.w	r9, #0
 8018418:	f108 38ff 	add.w	r8, r8, #4294967295
 801841c:	f104 0a1a 	add.w	sl, r4, #26
 8018420:	45c8      	cmp	r8, r9
 8018422:	dc09      	bgt.n	8018438 <_printf_float+0x250>
 8018424:	6823      	ldr	r3, [r4, #0]
 8018426:	079b      	lsls	r3, r3, #30
 8018428:	f100 8103 	bmi.w	8018632 <_printf_float+0x44a>
 801842c:	68e0      	ldr	r0, [r4, #12]
 801842e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018430:	4298      	cmp	r0, r3
 8018432:	bfb8      	it	lt
 8018434:	4618      	movlt	r0, r3
 8018436:	e734      	b.n	80182a2 <_printf_float+0xba>
 8018438:	2301      	movs	r3, #1
 801843a:	4652      	mov	r2, sl
 801843c:	4631      	mov	r1, r6
 801843e:	4628      	mov	r0, r5
 8018440:	47b8      	blx	r7
 8018442:	3001      	adds	r0, #1
 8018444:	f43f af2b 	beq.w	801829e <_printf_float+0xb6>
 8018448:	f109 0901 	add.w	r9, r9, #1
 801844c:	e7e8      	b.n	8018420 <_printf_float+0x238>
 801844e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018450:	2b00      	cmp	r3, #0
 8018452:	dc39      	bgt.n	80184c8 <_printf_float+0x2e0>
 8018454:	4a1b      	ldr	r2, [pc, #108]	@ (80184c4 <_printf_float+0x2dc>)
 8018456:	2301      	movs	r3, #1
 8018458:	4631      	mov	r1, r6
 801845a:	4628      	mov	r0, r5
 801845c:	47b8      	blx	r7
 801845e:	3001      	adds	r0, #1
 8018460:	f43f af1d 	beq.w	801829e <_printf_float+0xb6>
 8018464:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8018468:	ea59 0303 	orrs.w	r3, r9, r3
 801846c:	d102      	bne.n	8018474 <_printf_float+0x28c>
 801846e:	6823      	ldr	r3, [r4, #0]
 8018470:	07d9      	lsls	r1, r3, #31
 8018472:	d5d7      	bpl.n	8018424 <_printf_float+0x23c>
 8018474:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018478:	4631      	mov	r1, r6
 801847a:	4628      	mov	r0, r5
 801847c:	47b8      	blx	r7
 801847e:	3001      	adds	r0, #1
 8018480:	f43f af0d 	beq.w	801829e <_printf_float+0xb6>
 8018484:	f04f 0a00 	mov.w	sl, #0
 8018488:	f104 0b1a 	add.w	fp, r4, #26
 801848c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801848e:	425b      	negs	r3, r3
 8018490:	4553      	cmp	r3, sl
 8018492:	dc01      	bgt.n	8018498 <_printf_float+0x2b0>
 8018494:	464b      	mov	r3, r9
 8018496:	e793      	b.n	80183c0 <_printf_float+0x1d8>
 8018498:	2301      	movs	r3, #1
 801849a:	465a      	mov	r2, fp
 801849c:	4631      	mov	r1, r6
 801849e:	4628      	mov	r0, r5
 80184a0:	47b8      	blx	r7
 80184a2:	3001      	adds	r0, #1
 80184a4:	f43f aefb 	beq.w	801829e <_printf_float+0xb6>
 80184a8:	f10a 0a01 	add.w	sl, sl, #1
 80184ac:	e7ee      	b.n	801848c <_printf_float+0x2a4>
 80184ae:	bf00      	nop
 80184b0:	7fefffff 	.word	0x7fefffff
 80184b4:	08020824 	.word	0x08020824
 80184b8:	08020820 	.word	0x08020820
 80184bc:	0802082c 	.word	0x0802082c
 80184c0:	08020828 	.word	0x08020828
 80184c4:	08020830 	.word	0x08020830
 80184c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80184ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80184ce:	4553      	cmp	r3, sl
 80184d0:	bfa8      	it	ge
 80184d2:	4653      	movge	r3, sl
 80184d4:	2b00      	cmp	r3, #0
 80184d6:	4699      	mov	r9, r3
 80184d8:	dc36      	bgt.n	8018548 <_printf_float+0x360>
 80184da:	f04f 0b00 	mov.w	fp, #0
 80184de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80184e2:	f104 021a 	add.w	r2, r4, #26
 80184e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80184e8:	9306      	str	r3, [sp, #24]
 80184ea:	eba3 0309 	sub.w	r3, r3, r9
 80184ee:	455b      	cmp	r3, fp
 80184f0:	dc31      	bgt.n	8018556 <_printf_float+0x36e>
 80184f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80184f4:	459a      	cmp	sl, r3
 80184f6:	dc3a      	bgt.n	801856e <_printf_float+0x386>
 80184f8:	6823      	ldr	r3, [r4, #0]
 80184fa:	07da      	lsls	r2, r3, #31
 80184fc:	d437      	bmi.n	801856e <_printf_float+0x386>
 80184fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018500:	ebaa 0903 	sub.w	r9, sl, r3
 8018504:	9b06      	ldr	r3, [sp, #24]
 8018506:	ebaa 0303 	sub.w	r3, sl, r3
 801850a:	4599      	cmp	r9, r3
 801850c:	bfa8      	it	ge
 801850e:	4699      	movge	r9, r3
 8018510:	f1b9 0f00 	cmp.w	r9, #0
 8018514:	dc33      	bgt.n	801857e <_printf_float+0x396>
 8018516:	f04f 0800 	mov.w	r8, #0
 801851a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801851e:	f104 0b1a 	add.w	fp, r4, #26
 8018522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018524:	ebaa 0303 	sub.w	r3, sl, r3
 8018528:	eba3 0309 	sub.w	r3, r3, r9
 801852c:	4543      	cmp	r3, r8
 801852e:	f77f af79 	ble.w	8018424 <_printf_float+0x23c>
 8018532:	2301      	movs	r3, #1
 8018534:	465a      	mov	r2, fp
 8018536:	4631      	mov	r1, r6
 8018538:	4628      	mov	r0, r5
 801853a:	47b8      	blx	r7
 801853c:	3001      	adds	r0, #1
 801853e:	f43f aeae 	beq.w	801829e <_printf_float+0xb6>
 8018542:	f108 0801 	add.w	r8, r8, #1
 8018546:	e7ec      	b.n	8018522 <_printf_float+0x33a>
 8018548:	4642      	mov	r2, r8
 801854a:	4631      	mov	r1, r6
 801854c:	4628      	mov	r0, r5
 801854e:	47b8      	blx	r7
 8018550:	3001      	adds	r0, #1
 8018552:	d1c2      	bne.n	80184da <_printf_float+0x2f2>
 8018554:	e6a3      	b.n	801829e <_printf_float+0xb6>
 8018556:	2301      	movs	r3, #1
 8018558:	4631      	mov	r1, r6
 801855a:	4628      	mov	r0, r5
 801855c:	9206      	str	r2, [sp, #24]
 801855e:	47b8      	blx	r7
 8018560:	3001      	adds	r0, #1
 8018562:	f43f ae9c 	beq.w	801829e <_printf_float+0xb6>
 8018566:	9a06      	ldr	r2, [sp, #24]
 8018568:	f10b 0b01 	add.w	fp, fp, #1
 801856c:	e7bb      	b.n	80184e6 <_printf_float+0x2fe>
 801856e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018572:	4631      	mov	r1, r6
 8018574:	4628      	mov	r0, r5
 8018576:	47b8      	blx	r7
 8018578:	3001      	adds	r0, #1
 801857a:	d1c0      	bne.n	80184fe <_printf_float+0x316>
 801857c:	e68f      	b.n	801829e <_printf_float+0xb6>
 801857e:	9a06      	ldr	r2, [sp, #24]
 8018580:	464b      	mov	r3, r9
 8018582:	4442      	add	r2, r8
 8018584:	4631      	mov	r1, r6
 8018586:	4628      	mov	r0, r5
 8018588:	47b8      	blx	r7
 801858a:	3001      	adds	r0, #1
 801858c:	d1c3      	bne.n	8018516 <_printf_float+0x32e>
 801858e:	e686      	b.n	801829e <_printf_float+0xb6>
 8018590:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018594:	f1ba 0f01 	cmp.w	sl, #1
 8018598:	dc01      	bgt.n	801859e <_printf_float+0x3b6>
 801859a:	07db      	lsls	r3, r3, #31
 801859c:	d536      	bpl.n	801860c <_printf_float+0x424>
 801859e:	2301      	movs	r3, #1
 80185a0:	4642      	mov	r2, r8
 80185a2:	4631      	mov	r1, r6
 80185a4:	4628      	mov	r0, r5
 80185a6:	47b8      	blx	r7
 80185a8:	3001      	adds	r0, #1
 80185aa:	f43f ae78 	beq.w	801829e <_printf_float+0xb6>
 80185ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80185b2:	4631      	mov	r1, r6
 80185b4:	4628      	mov	r0, r5
 80185b6:	47b8      	blx	r7
 80185b8:	3001      	adds	r0, #1
 80185ba:	f43f ae70 	beq.w	801829e <_printf_float+0xb6>
 80185be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80185c2:	2200      	movs	r2, #0
 80185c4:	2300      	movs	r3, #0
 80185c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80185ca:	f7e8 fa55 	bl	8000a78 <__aeabi_dcmpeq>
 80185ce:	b9c0      	cbnz	r0, 8018602 <_printf_float+0x41a>
 80185d0:	4653      	mov	r3, sl
 80185d2:	f108 0201 	add.w	r2, r8, #1
 80185d6:	4631      	mov	r1, r6
 80185d8:	4628      	mov	r0, r5
 80185da:	47b8      	blx	r7
 80185dc:	3001      	adds	r0, #1
 80185de:	d10c      	bne.n	80185fa <_printf_float+0x412>
 80185e0:	e65d      	b.n	801829e <_printf_float+0xb6>
 80185e2:	2301      	movs	r3, #1
 80185e4:	465a      	mov	r2, fp
 80185e6:	4631      	mov	r1, r6
 80185e8:	4628      	mov	r0, r5
 80185ea:	47b8      	blx	r7
 80185ec:	3001      	adds	r0, #1
 80185ee:	f43f ae56 	beq.w	801829e <_printf_float+0xb6>
 80185f2:	f108 0801 	add.w	r8, r8, #1
 80185f6:	45d0      	cmp	r8, sl
 80185f8:	dbf3      	blt.n	80185e2 <_printf_float+0x3fa>
 80185fa:	464b      	mov	r3, r9
 80185fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8018600:	e6df      	b.n	80183c2 <_printf_float+0x1da>
 8018602:	f04f 0800 	mov.w	r8, #0
 8018606:	f104 0b1a 	add.w	fp, r4, #26
 801860a:	e7f4      	b.n	80185f6 <_printf_float+0x40e>
 801860c:	2301      	movs	r3, #1
 801860e:	4642      	mov	r2, r8
 8018610:	e7e1      	b.n	80185d6 <_printf_float+0x3ee>
 8018612:	2301      	movs	r3, #1
 8018614:	464a      	mov	r2, r9
 8018616:	4631      	mov	r1, r6
 8018618:	4628      	mov	r0, r5
 801861a:	47b8      	blx	r7
 801861c:	3001      	adds	r0, #1
 801861e:	f43f ae3e 	beq.w	801829e <_printf_float+0xb6>
 8018622:	f108 0801 	add.w	r8, r8, #1
 8018626:	68e3      	ldr	r3, [r4, #12]
 8018628:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801862a:	1a5b      	subs	r3, r3, r1
 801862c:	4543      	cmp	r3, r8
 801862e:	dcf0      	bgt.n	8018612 <_printf_float+0x42a>
 8018630:	e6fc      	b.n	801842c <_printf_float+0x244>
 8018632:	f04f 0800 	mov.w	r8, #0
 8018636:	f104 0919 	add.w	r9, r4, #25
 801863a:	e7f4      	b.n	8018626 <_printf_float+0x43e>

0801863c <_printf_common>:
 801863c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018640:	4616      	mov	r6, r2
 8018642:	4698      	mov	r8, r3
 8018644:	688a      	ldr	r2, [r1, #8]
 8018646:	690b      	ldr	r3, [r1, #16]
 8018648:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801864c:	4293      	cmp	r3, r2
 801864e:	bfb8      	it	lt
 8018650:	4613      	movlt	r3, r2
 8018652:	6033      	str	r3, [r6, #0]
 8018654:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018658:	4607      	mov	r7, r0
 801865a:	460c      	mov	r4, r1
 801865c:	b10a      	cbz	r2, 8018662 <_printf_common+0x26>
 801865e:	3301      	adds	r3, #1
 8018660:	6033      	str	r3, [r6, #0]
 8018662:	6823      	ldr	r3, [r4, #0]
 8018664:	0699      	lsls	r1, r3, #26
 8018666:	bf42      	ittt	mi
 8018668:	6833      	ldrmi	r3, [r6, #0]
 801866a:	3302      	addmi	r3, #2
 801866c:	6033      	strmi	r3, [r6, #0]
 801866e:	6825      	ldr	r5, [r4, #0]
 8018670:	f015 0506 	ands.w	r5, r5, #6
 8018674:	d106      	bne.n	8018684 <_printf_common+0x48>
 8018676:	f104 0a19 	add.w	sl, r4, #25
 801867a:	68e3      	ldr	r3, [r4, #12]
 801867c:	6832      	ldr	r2, [r6, #0]
 801867e:	1a9b      	subs	r3, r3, r2
 8018680:	42ab      	cmp	r3, r5
 8018682:	dc26      	bgt.n	80186d2 <_printf_common+0x96>
 8018684:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018688:	6822      	ldr	r2, [r4, #0]
 801868a:	3b00      	subs	r3, #0
 801868c:	bf18      	it	ne
 801868e:	2301      	movne	r3, #1
 8018690:	0692      	lsls	r2, r2, #26
 8018692:	d42b      	bmi.n	80186ec <_printf_common+0xb0>
 8018694:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018698:	4641      	mov	r1, r8
 801869a:	4638      	mov	r0, r7
 801869c:	47c8      	blx	r9
 801869e:	3001      	adds	r0, #1
 80186a0:	d01e      	beq.n	80186e0 <_printf_common+0xa4>
 80186a2:	6823      	ldr	r3, [r4, #0]
 80186a4:	6922      	ldr	r2, [r4, #16]
 80186a6:	f003 0306 	and.w	r3, r3, #6
 80186aa:	2b04      	cmp	r3, #4
 80186ac:	bf02      	ittt	eq
 80186ae:	68e5      	ldreq	r5, [r4, #12]
 80186b0:	6833      	ldreq	r3, [r6, #0]
 80186b2:	1aed      	subeq	r5, r5, r3
 80186b4:	68a3      	ldr	r3, [r4, #8]
 80186b6:	bf0c      	ite	eq
 80186b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80186bc:	2500      	movne	r5, #0
 80186be:	4293      	cmp	r3, r2
 80186c0:	bfc4      	itt	gt
 80186c2:	1a9b      	subgt	r3, r3, r2
 80186c4:	18ed      	addgt	r5, r5, r3
 80186c6:	2600      	movs	r6, #0
 80186c8:	341a      	adds	r4, #26
 80186ca:	42b5      	cmp	r5, r6
 80186cc:	d11a      	bne.n	8018704 <_printf_common+0xc8>
 80186ce:	2000      	movs	r0, #0
 80186d0:	e008      	b.n	80186e4 <_printf_common+0xa8>
 80186d2:	2301      	movs	r3, #1
 80186d4:	4652      	mov	r2, sl
 80186d6:	4641      	mov	r1, r8
 80186d8:	4638      	mov	r0, r7
 80186da:	47c8      	blx	r9
 80186dc:	3001      	adds	r0, #1
 80186de:	d103      	bne.n	80186e8 <_printf_common+0xac>
 80186e0:	f04f 30ff 	mov.w	r0, #4294967295
 80186e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80186e8:	3501      	adds	r5, #1
 80186ea:	e7c6      	b.n	801867a <_printf_common+0x3e>
 80186ec:	18e1      	adds	r1, r4, r3
 80186ee:	1c5a      	adds	r2, r3, #1
 80186f0:	2030      	movs	r0, #48	@ 0x30
 80186f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80186f6:	4422      	add	r2, r4
 80186f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80186fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018700:	3302      	adds	r3, #2
 8018702:	e7c7      	b.n	8018694 <_printf_common+0x58>
 8018704:	2301      	movs	r3, #1
 8018706:	4622      	mov	r2, r4
 8018708:	4641      	mov	r1, r8
 801870a:	4638      	mov	r0, r7
 801870c:	47c8      	blx	r9
 801870e:	3001      	adds	r0, #1
 8018710:	d0e6      	beq.n	80186e0 <_printf_common+0xa4>
 8018712:	3601      	adds	r6, #1
 8018714:	e7d9      	b.n	80186ca <_printf_common+0x8e>
	...

08018718 <_printf_i>:
 8018718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801871c:	7e0f      	ldrb	r7, [r1, #24]
 801871e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018720:	2f78      	cmp	r7, #120	@ 0x78
 8018722:	4691      	mov	r9, r2
 8018724:	4680      	mov	r8, r0
 8018726:	460c      	mov	r4, r1
 8018728:	469a      	mov	sl, r3
 801872a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801872e:	d807      	bhi.n	8018740 <_printf_i+0x28>
 8018730:	2f62      	cmp	r7, #98	@ 0x62
 8018732:	d80a      	bhi.n	801874a <_printf_i+0x32>
 8018734:	2f00      	cmp	r7, #0
 8018736:	f000 80d1 	beq.w	80188dc <_printf_i+0x1c4>
 801873a:	2f58      	cmp	r7, #88	@ 0x58
 801873c:	f000 80b8 	beq.w	80188b0 <_printf_i+0x198>
 8018740:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018744:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018748:	e03a      	b.n	80187c0 <_printf_i+0xa8>
 801874a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801874e:	2b15      	cmp	r3, #21
 8018750:	d8f6      	bhi.n	8018740 <_printf_i+0x28>
 8018752:	a101      	add	r1, pc, #4	@ (adr r1, 8018758 <_printf_i+0x40>)
 8018754:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018758:	080187b1 	.word	0x080187b1
 801875c:	080187c5 	.word	0x080187c5
 8018760:	08018741 	.word	0x08018741
 8018764:	08018741 	.word	0x08018741
 8018768:	08018741 	.word	0x08018741
 801876c:	08018741 	.word	0x08018741
 8018770:	080187c5 	.word	0x080187c5
 8018774:	08018741 	.word	0x08018741
 8018778:	08018741 	.word	0x08018741
 801877c:	08018741 	.word	0x08018741
 8018780:	08018741 	.word	0x08018741
 8018784:	080188c3 	.word	0x080188c3
 8018788:	080187ef 	.word	0x080187ef
 801878c:	0801887d 	.word	0x0801887d
 8018790:	08018741 	.word	0x08018741
 8018794:	08018741 	.word	0x08018741
 8018798:	080188e5 	.word	0x080188e5
 801879c:	08018741 	.word	0x08018741
 80187a0:	080187ef 	.word	0x080187ef
 80187a4:	08018741 	.word	0x08018741
 80187a8:	08018741 	.word	0x08018741
 80187ac:	08018885 	.word	0x08018885
 80187b0:	6833      	ldr	r3, [r6, #0]
 80187b2:	1d1a      	adds	r2, r3, #4
 80187b4:	681b      	ldr	r3, [r3, #0]
 80187b6:	6032      	str	r2, [r6, #0]
 80187b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80187bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80187c0:	2301      	movs	r3, #1
 80187c2:	e09c      	b.n	80188fe <_printf_i+0x1e6>
 80187c4:	6833      	ldr	r3, [r6, #0]
 80187c6:	6820      	ldr	r0, [r4, #0]
 80187c8:	1d19      	adds	r1, r3, #4
 80187ca:	6031      	str	r1, [r6, #0]
 80187cc:	0606      	lsls	r6, r0, #24
 80187ce:	d501      	bpl.n	80187d4 <_printf_i+0xbc>
 80187d0:	681d      	ldr	r5, [r3, #0]
 80187d2:	e003      	b.n	80187dc <_printf_i+0xc4>
 80187d4:	0645      	lsls	r5, r0, #25
 80187d6:	d5fb      	bpl.n	80187d0 <_printf_i+0xb8>
 80187d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80187dc:	2d00      	cmp	r5, #0
 80187de:	da03      	bge.n	80187e8 <_printf_i+0xd0>
 80187e0:	232d      	movs	r3, #45	@ 0x2d
 80187e2:	426d      	negs	r5, r5
 80187e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80187e8:	4858      	ldr	r0, [pc, #352]	@ (801894c <_printf_i+0x234>)
 80187ea:	230a      	movs	r3, #10
 80187ec:	e011      	b.n	8018812 <_printf_i+0xfa>
 80187ee:	6821      	ldr	r1, [r4, #0]
 80187f0:	6833      	ldr	r3, [r6, #0]
 80187f2:	0608      	lsls	r0, r1, #24
 80187f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80187f8:	d402      	bmi.n	8018800 <_printf_i+0xe8>
 80187fa:	0649      	lsls	r1, r1, #25
 80187fc:	bf48      	it	mi
 80187fe:	b2ad      	uxthmi	r5, r5
 8018800:	2f6f      	cmp	r7, #111	@ 0x6f
 8018802:	4852      	ldr	r0, [pc, #328]	@ (801894c <_printf_i+0x234>)
 8018804:	6033      	str	r3, [r6, #0]
 8018806:	bf14      	ite	ne
 8018808:	230a      	movne	r3, #10
 801880a:	2308      	moveq	r3, #8
 801880c:	2100      	movs	r1, #0
 801880e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018812:	6866      	ldr	r6, [r4, #4]
 8018814:	60a6      	str	r6, [r4, #8]
 8018816:	2e00      	cmp	r6, #0
 8018818:	db05      	blt.n	8018826 <_printf_i+0x10e>
 801881a:	6821      	ldr	r1, [r4, #0]
 801881c:	432e      	orrs	r6, r5
 801881e:	f021 0104 	bic.w	r1, r1, #4
 8018822:	6021      	str	r1, [r4, #0]
 8018824:	d04b      	beq.n	80188be <_printf_i+0x1a6>
 8018826:	4616      	mov	r6, r2
 8018828:	fbb5 f1f3 	udiv	r1, r5, r3
 801882c:	fb03 5711 	mls	r7, r3, r1, r5
 8018830:	5dc7      	ldrb	r7, [r0, r7]
 8018832:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018836:	462f      	mov	r7, r5
 8018838:	42bb      	cmp	r3, r7
 801883a:	460d      	mov	r5, r1
 801883c:	d9f4      	bls.n	8018828 <_printf_i+0x110>
 801883e:	2b08      	cmp	r3, #8
 8018840:	d10b      	bne.n	801885a <_printf_i+0x142>
 8018842:	6823      	ldr	r3, [r4, #0]
 8018844:	07df      	lsls	r7, r3, #31
 8018846:	d508      	bpl.n	801885a <_printf_i+0x142>
 8018848:	6923      	ldr	r3, [r4, #16]
 801884a:	6861      	ldr	r1, [r4, #4]
 801884c:	4299      	cmp	r1, r3
 801884e:	bfde      	ittt	le
 8018850:	2330      	movle	r3, #48	@ 0x30
 8018852:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018856:	f106 36ff 	addle.w	r6, r6, #4294967295
 801885a:	1b92      	subs	r2, r2, r6
 801885c:	6122      	str	r2, [r4, #16]
 801885e:	f8cd a000 	str.w	sl, [sp]
 8018862:	464b      	mov	r3, r9
 8018864:	aa03      	add	r2, sp, #12
 8018866:	4621      	mov	r1, r4
 8018868:	4640      	mov	r0, r8
 801886a:	f7ff fee7 	bl	801863c <_printf_common>
 801886e:	3001      	adds	r0, #1
 8018870:	d14a      	bne.n	8018908 <_printf_i+0x1f0>
 8018872:	f04f 30ff 	mov.w	r0, #4294967295
 8018876:	b004      	add	sp, #16
 8018878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801887c:	6823      	ldr	r3, [r4, #0]
 801887e:	f043 0320 	orr.w	r3, r3, #32
 8018882:	6023      	str	r3, [r4, #0]
 8018884:	4832      	ldr	r0, [pc, #200]	@ (8018950 <_printf_i+0x238>)
 8018886:	2778      	movs	r7, #120	@ 0x78
 8018888:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801888c:	6823      	ldr	r3, [r4, #0]
 801888e:	6831      	ldr	r1, [r6, #0]
 8018890:	061f      	lsls	r7, r3, #24
 8018892:	f851 5b04 	ldr.w	r5, [r1], #4
 8018896:	d402      	bmi.n	801889e <_printf_i+0x186>
 8018898:	065f      	lsls	r7, r3, #25
 801889a:	bf48      	it	mi
 801889c:	b2ad      	uxthmi	r5, r5
 801889e:	6031      	str	r1, [r6, #0]
 80188a0:	07d9      	lsls	r1, r3, #31
 80188a2:	bf44      	itt	mi
 80188a4:	f043 0320 	orrmi.w	r3, r3, #32
 80188a8:	6023      	strmi	r3, [r4, #0]
 80188aa:	b11d      	cbz	r5, 80188b4 <_printf_i+0x19c>
 80188ac:	2310      	movs	r3, #16
 80188ae:	e7ad      	b.n	801880c <_printf_i+0xf4>
 80188b0:	4826      	ldr	r0, [pc, #152]	@ (801894c <_printf_i+0x234>)
 80188b2:	e7e9      	b.n	8018888 <_printf_i+0x170>
 80188b4:	6823      	ldr	r3, [r4, #0]
 80188b6:	f023 0320 	bic.w	r3, r3, #32
 80188ba:	6023      	str	r3, [r4, #0]
 80188bc:	e7f6      	b.n	80188ac <_printf_i+0x194>
 80188be:	4616      	mov	r6, r2
 80188c0:	e7bd      	b.n	801883e <_printf_i+0x126>
 80188c2:	6833      	ldr	r3, [r6, #0]
 80188c4:	6825      	ldr	r5, [r4, #0]
 80188c6:	6961      	ldr	r1, [r4, #20]
 80188c8:	1d18      	adds	r0, r3, #4
 80188ca:	6030      	str	r0, [r6, #0]
 80188cc:	062e      	lsls	r6, r5, #24
 80188ce:	681b      	ldr	r3, [r3, #0]
 80188d0:	d501      	bpl.n	80188d6 <_printf_i+0x1be>
 80188d2:	6019      	str	r1, [r3, #0]
 80188d4:	e002      	b.n	80188dc <_printf_i+0x1c4>
 80188d6:	0668      	lsls	r0, r5, #25
 80188d8:	d5fb      	bpl.n	80188d2 <_printf_i+0x1ba>
 80188da:	8019      	strh	r1, [r3, #0]
 80188dc:	2300      	movs	r3, #0
 80188de:	6123      	str	r3, [r4, #16]
 80188e0:	4616      	mov	r6, r2
 80188e2:	e7bc      	b.n	801885e <_printf_i+0x146>
 80188e4:	6833      	ldr	r3, [r6, #0]
 80188e6:	1d1a      	adds	r2, r3, #4
 80188e8:	6032      	str	r2, [r6, #0]
 80188ea:	681e      	ldr	r6, [r3, #0]
 80188ec:	6862      	ldr	r2, [r4, #4]
 80188ee:	2100      	movs	r1, #0
 80188f0:	4630      	mov	r0, r6
 80188f2:	f7e7 fc45 	bl	8000180 <memchr>
 80188f6:	b108      	cbz	r0, 80188fc <_printf_i+0x1e4>
 80188f8:	1b80      	subs	r0, r0, r6
 80188fa:	6060      	str	r0, [r4, #4]
 80188fc:	6863      	ldr	r3, [r4, #4]
 80188fe:	6123      	str	r3, [r4, #16]
 8018900:	2300      	movs	r3, #0
 8018902:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018906:	e7aa      	b.n	801885e <_printf_i+0x146>
 8018908:	6923      	ldr	r3, [r4, #16]
 801890a:	4632      	mov	r2, r6
 801890c:	4649      	mov	r1, r9
 801890e:	4640      	mov	r0, r8
 8018910:	47d0      	blx	sl
 8018912:	3001      	adds	r0, #1
 8018914:	d0ad      	beq.n	8018872 <_printf_i+0x15a>
 8018916:	6823      	ldr	r3, [r4, #0]
 8018918:	079b      	lsls	r3, r3, #30
 801891a:	d413      	bmi.n	8018944 <_printf_i+0x22c>
 801891c:	68e0      	ldr	r0, [r4, #12]
 801891e:	9b03      	ldr	r3, [sp, #12]
 8018920:	4298      	cmp	r0, r3
 8018922:	bfb8      	it	lt
 8018924:	4618      	movlt	r0, r3
 8018926:	e7a6      	b.n	8018876 <_printf_i+0x15e>
 8018928:	2301      	movs	r3, #1
 801892a:	4632      	mov	r2, r6
 801892c:	4649      	mov	r1, r9
 801892e:	4640      	mov	r0, r8
 8018930:	47d0      	blx	sl
 8018932:	3001      	adds	r0, #1
 8018934:	d09d      	beq.n	8018872 <_printf_i+0x15a>
 8018936:	3501      	adds	r5, #1
 8018938:	68e3      	ldr	r3, [r4, #12]
 801893a:	9903      	ldr	r1, [sp, #12]
 801893c:	1a5b      	subs	r3, r3, r1
 801893e:	42ab      	cmp	r3, r5
 8018940:	dcf2      	bgt.n	8018928 <_printf_i+0x210>
 8018942:	e7eb      	b.n	801891c <_printf_i+0x204>
 8018944:	2500      	movs	r5, #0
 8018946:	f104 0619 	add.w	r6, r4, #25
 801894a:	e7f5      	b.n	8018938 <_printf_i+0x220>
 801894c:	08020832 	.word	0x08020832
 8018950:	08020843 	.word	0x08020843

08018954 <_scanf_float>:
 8018954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018958:	b087      	sub	sp, #28
 801895a:	4691      	mov	r9, r2
 801895c:	9303      	str	r3, [sp, #12]
 801895e:	688b      	ldr	r3, [r1, #8]
 8018960:	1e5a      	subs	r2, r3, #1
 8018962:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8018966:	bf81      	itttt	hi
 8018968:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801896c:	eb03 0b05 	addhi.w	fp, r3, r5
 8018970:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8018974:	608b      	strhi	r3, [r1, #8]
 8018976:	680b      	ldr	r3, [r1, #0]
 8018978:	460a      	mov	r2, r1
 801897a:	f04f 0500 	mov.w	r5, #0
 801897e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8018982:	f842 3b1c 	str.w	r3, [r2], #28
 8018986:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801898a:	4680      	mov	r8, r0
 801898c:	460c      	mov	r4, r1
 801898e:	bf98      	it	ls
 8018990:	f04f 0b00 	movls.w	fp, #0
 8018994:	9201      	str	r2, [sp, #4]
 8018996:	4616      	mov	r6, r2
 8018998:	46aa      	mov	sl, r5
 801899a:	462f      	mov	r7, r5
 801899c:	9502      	str	r5, [sp, #8]
 801899e:	68a2      	ldr	r2, [r4, #8]
 80189a0:	b15a      	cbz	r2, 80189ba <_scanf_float+0x66>
 80189a2:	f8d9 3000 	ldr.w	r3, [r9]
 80189a6:	781b      	ldrb	r3, [r3, #0]
 80189a8:	2b4e      	cmp	r3, #78	@ 0x4e
 80189aa:	d863      	bhi.n	8018a74 <_scanf_float+0x120>
 80189ac:	2b40      	cmp	r3, #64	@ 0x40
 80189ae:	d83b      	bhi.n	8018a28 <_scanf_float+0xd4>
 80189b0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80189b4:	b2c8      	uxtb	r0, r1
 80189b6:	280e      	cmp	r0, #14
 80189b8:	d939      	bls.n	8018a2e <_scanf_float+0xda>
 80189ba:	b11f      	cbz	r7, 80189c4 <_scanf_float+0x70>
 80189bc:	6823      	ldr	r3, [r4, #0]
 80189be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80189c2:	6023      	str	r3, [r4, #0]
 80189c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80189c8:	f1ba 0f01 	cmp.w	sl, #1
 80189cc:	f200 8114 	bhi.w	8018bf8 <_scanf_float+0x2a4>
 80189d0:	9b01      	ldr	r3, [sp, #4]
 80189d2:	429e      	cmp	r6, r3
 80189d4:	f200 8105 	bhi.w	8018be2 <_scanf_float+0x28e>
 80189d8:	2001      	movs	r0, #1
 80189da:	b007      	add	sp, #28
 80189dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80189e0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80189e4:	2a0d      	cmp	r2, #13
 80189e6:	d8e8      	bhi.n	80189ba <_scanf_float+0x66>
 80189e8:	a101      	add	r1, pc, #4	@ (adr r1, 80189f0 <_scanf_float+0x9c>)
 80189ea:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80189ee:	bf00      	nop
 80189f0:	08018b39 	.word	0x08018b39
 80189f4:	080189bb 	.word	0x080189bb
 80189f8:	080189bb 	.word	0x080189bb
 80189fc:	080189bb 	.word	0x080189bb
 8018a00:	08018b95 	.word	0x08018b95
 8018a04:	08018b6f 	.word	0x08018b6f
 8018a08:	080189bb 	.word	0x080189bb
 8018a0c:	080189bb 	.word	0x080189bb
 8018a10:	08018b47 	.word	0x08018b47
 8018a14:	080189bb 	.word	0x080189bb
 8018a18:	080189bb 	.word	0x080189bb
 8018a1c:	080189bb 	.word	0x080189bb
 8018a20:	080189bb 	.word	0x080189bb
 8018a24:	08018b03 	.word	0x08018b03
 8018a28:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8018a2c:	e7da      	b.n	80189e4 <_scanf_float+0x90>
 8018a2e:	290e      	cmp	r1, #14
 8018a30:	d8c3      	bhi.n	80189ba <_scanf_float+0x66>
 8018a32:	a001      	add	r0, pc, #4	@ (adr r0, 8018a38 <_scanf_float+0xe4>)
 8018a34:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8018a38:	08018af3 	.word	0x08018af3
 8018a3c:	080189bb 	.word	0x080189bb
 8018a40:	08018af3 	.word	0x08018af3
 8018a44:	08018b83 	.word	0x08018b83
 8018a48:	080189bb 	.word	0x080189bb
 8018a4c:	08018a95 	.word	0x08018a95
 8018a50:	08018ad9 	.word	0x08018ad9
 8018a54:	08018ad9 	.word	0x08018ad9
 8018a58:	08018ad9 	.word	0x08018ad9
 8018a5c:	08018ad9 	.word	0x08018ad9
 8018a60:	08018ad9 	.word	0x08018ad9
 8018a64:	08018ad9 	.word	0x08018ad9
 8018a68:	08018ad9 	.word	0x08018ad9
 8018a6c:	08018ad9 	.word	0x08018ad9
 8018a70:	08018ad9 	.word	0x08018ad9
 8018a74:	2b6e      	cmp	r3, #110	@ 0x6e
 8018a76:	d809      	bhi.n	8018a8c <_scanf_float+0x138>
 8018a78:	2b60      	cmp	r3, #96	@ 0x60
 8018a7a:	d8b1      	bhi.n	80189e0 <_scanf_float+0x8c>
 8018a7c:	2b54      	cmp	r3, #84	@ 0x54
 8018a7e:	d07b      	beq.n	8018b78 <_scanf_float+0x224>
 8018a80:	2b59      	cmp	r3, #89	@ 0x59
 8018a82:	d19a      	bne.n	80189ba <_scanf_float+0x66>
 8018a84:	2d07      	cmp	r5, #7
 8018a86:	d198      	bne.n	80189ba <_scanf_float+0x66>
 8018a88:	2508      	movs	r5, #8
 8018a8a:	e02f      	b.n	8018aec <_scanf_float+0x198>
 8018a8c:	2b74      	cmp	r3, #116	@ 0x74
 8018a8e:	d073      	beq.n	8018b78 <_scanf_float+0x224>
 8018a90:	2b79      	cmp	r3, #121	@ 0x79
 8018a92:	e7f6      	b.n	8018a82 <_scanf_float+0x12e>
 8018a94:	6821      	ldr	r1, [r4, #0]
 8018a96:	05c8      	lsls	r0, r1, #23
 8018a98:	d51e      	bpl.n	8018ad8 <_scanf_float+0x184>
 8018a9a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8018a9e:	6021      	str	r1, [r4, #0]
 8018aa0:	3701      	adds	r7, #1
 8018aa2:	f1bb 0f00 	cmp.w	fp, #0
 8018aa6:	d003      	beq.n	8018ab0 <_scanf_float+0x15c>
 8018aa8:	3201      	adds	r2, #1
 8018aaa:	f10b 3bff 	add.w	fp, fp, #4294967295
 8018aae:	60a2      	str	r2, [r4, #8]
 8018ab0:	68a3      	ldr	r3, [r4, #8]
 8018ab2:	3b01      	subs	r3, #1
 8018ab4:	60a3      	str	r3, [r4, #8]
 8018ab6:	6923      	ldr	r3, [r4, #16]
 8018ab8:	3301      	adds	r3, #1
 8018aba:	6123      	str	r3, [r4, #16]
 8018abc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018ac0:	3b01      	subs	r3, #1
 8018ac2:	2b00      	cmp	r3, #0
 8018ac4:	f8c9 3004 	str.w	r3, [r9, #4]
 8018ac8:	f340 8082 	ble.w	8018bd0 <_scanf_float+0x27c>
 8018acc:	f8d9 3000 	ldr.w	r3, [r9]
 8018ad0:	3301      	adds	r3, #1
 8018ad2:	f8c9 3000 	str.w	r3, [r9]
 8018ad6:	e762      	b.n	801899e <_scanf_float+0x4a>
 8018ad8:	eb1a 0105 	adds.w	r1, sl, r5
 8018adc:	f47f af6d 	bne.w	80189ba <_scanf_float+0x66>
 8018ae0:	6822      	ldr	r2, [r4, #0]
 8018ae2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8018ae6:	6022      	str	r2, [r4, #0]
 8018ae8:	460d      	mov	r5, r1
 8018aea:	468a      	mov	sl, r1
 8018aec:	f806 3b01 	strb.w	r3, [r6], #1
 8018af0:	e7de      	b.n	8018ab0 <_scanf_float+0x15c>
 8018af2:	6822      	ldr	r2, [r4, #0]
 8018af4:	0610      	lsls	r0, r2, #24
 8018af6:	f57f af60 	bpl.w	80189ba <_scanf_float+0x66>
 8018afa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8018afe:	6022      	str	r2, [r4, #0]
 8018b00:	e7f4      	b.n	8018aec <_scanf_float+0x198>
 8018b02:	f1ba 0f00 	cmp.w	sl, #0
 8018b06:	d10c      	bne.n	8018b22 <_scanf_float+0x1ce>
 8018b08:	b977      	cbnz	r7, 8018b28 <_scanf_float+0x1d4>
 8018b0a:	6822      	ldr	r2, [r4, #0]
 8018b0c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8018b10:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8018b14:	d108      	bne.n	8018b28 <_scanf_float+0x1d4>
 8018b16:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8018b1a:	6022      	str	r2, [r4, #0]
 8018b1c:	f04f 0a01 	mov.w	sl, #1
 8018b20:	e7e4      	b.n	8018aec <_scanf_float+0x198>
 8018b22:	f1ba 0f02 	cmp.w	sl, #2
 8018b26:	d050      	beq.n	8018bca <_scanf_float+0x276>
 8018b28:	2d01      	cmp	r5, #1
 8018b2a:	d002      	beq.n	8018b32 <_scanf_float+0x1de>
 8018b2c:	2d04      	cmp	r5, #4
 8018b2e:	f47f af44 	bne.w	80189ba <_scanf_float+0x66>
 8018b32:	3501      	adds	r5, #1
 8018b34:	b2ed      	uxtb	r5, r5
 8018b36:	e7d9      	b.n	8018aec <_scanf_float+0x198>
 8018b38:	f1ba 0f01 	cmp.w	sl, #1
 8018b3c:	f47f af3d 	bne.w	80189ba <_scanf_float+0x66>
 8018b40:	f04f 0a02 	mov.w	sl, #2
 8018b44:	e7d2      	b.n	8018aec <_scanf_float+0x198>
 8018b46:	b975      	cbnz	r5, 8018b66 <_scanf_float+0x212>
 8018b48:	2f00      	cmp	r7, #0
 8018b4a:	f47f af37 	bne.w	80189bc <_scanf_float+0x68>
 8018b4e:	6822      	ldr	r2, [r4, #0]
 8018b50:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8018b54:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8018b58:	f040 8103 	bne.w	8018d62 <_scanf_float+0x40e>
 8018b5c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8018b60:	6022      	str	r2, [r4, #0]
 8018b62:	2501      	movs	r5, #1
 8018b64:	e7c2      	b.n	8018aec <_scanf_float+0x198>
 8018b66:	2d03      	cmp	r5, #3
 8018b68:	d0e3      	beq.n	8018b32 <_scanf_float+0x1de>
 8018b6a:	2d05      	cmp	r5, #5
 8018b6c:	e7df      	b.n	8018b2e <_scanf_float+0x1da>
 8018b6e:	2d02      	cmp	r5, #2
 8018b70:	f47f af23 	bne.w	80189ba <_scanf_float+0x66>
 8018b74:	2503      	movs	r5, #3
 8018b76:	e7b9      	b.n	8018aec <_scanf_float+0x198>
 8018b78:	2d06      	cmp	r5, #6
 8018b7a:	f47f af1e 	bne.w	80189ba <_scanf_float+0x66>
 8018b7e:	2507      	movs	r5, #7
 8018b80:	e7b4      	b.n	8018aec <_scanf_float+0x198>
 8018b82:	6822      	ldr	r2, [r4, #0]
 8018b84:	0591      	lsls	r1, r2, #22
 8018b86:	f57f af18 	bpl.w	80189ba <_scanf_float+0x66>
 8018b8a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8018b8e:	6022      	str	r2, [r4, #0]
 8018b90:	9702      	str	r7, [sp, #8]
 8018b92:	e7ab      	b.n	8018aec <_scanf_float+0x198>
 8018b94:	6822      	ldr	r2, [r4, #0]
 8018b96:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8018b9a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8018b9e:	d005      	beq.n	8018bac <_scanf_float+0x258>
 8018ba0:	0550      	lsls	r0, r2, #21
 8018ba2:	f57f af0a 	bpl.w	80189ba <_scanf_float+0x66>
 8018ba6:	2f00      	cmp	r7, #0
 8018ba8:	f000 80db 	beq.w	8018d62 <_scanf_float+0x40e>
 8018bac:	0591      	lsls	r1, r2, #22
 8018bae:	bf58      	it	pl
 8018bb0:	9902      	ldrpl	r1, [sp, #8]
 8018bb2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8018bb6:	bf58      	it	pl
 8018bb8:	1a79      	subpl	r1, r7, r1
 8018bba:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8018bbe:	bf58      	it	pl
 8018bc0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8018bc4:	6022      	str	r2, [r4, #0]
 8018bc6:	2700      	movs	r7, #0
 8018bc8:	e790      	b.n	8018aec <_scanf_float+0x198>
 8018bca:	f04f 0a03 	mov.w	sl, #3
 8018bce:	e78d      	b.n	8018aec <_scanf_float+0x198>
 8018bd0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8018bd4:	4649      	mov	r1, r9
 8018bd6:	4640      	mov	r0, r8
 8018bd8:	4798      	blx	r3
 8018bda:	2800      	cmp	r0, #0
 8018bdc:	f43f aedf 	beq.w	801899e <_scanf_float+0x4a>
 8018be0:	e6eb      	b.n	80189ba <_scanf_float+0x66>
 8018be2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018be6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018bea:	464a      	mov	r2, r9
 8018bec:	4640      	mov	r0, r8
 8018bee:	4798      	blx	r3
 8018bf0:	6923      	ldr	r3, [r4, #16]
 8018bf2:	3b01      	subs	r3, #1
 8018bf4:	6123      	str	r3, [r4, #16]
 8018bf6:	e6eb      	b.n	80189d0 <_scanf_float+0x7c>
 8018bf8:	1e6b      	subs	r3, r5, #1
 8018bfa:	2b06      	cmp	r3, #6
 8018bfc:	d824      	bhi.n	8018c48 <_scanf_float+0x2f4>
 8018bfe:	2d02      	cmp	r5, #2
 8018c00:	d836      	bhi.n	8018c70 <_scanf_float+0x31c>
 8018c02:	9b01      	ldr	r3, [sp, #4]
 8018c04:	429e      	cmp	r6, r3
 8018c06:	f67f aee7 	bls.w	80189d8 <_scanf_float+0x84>
 8018c0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018c0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018c12:	464a      	mov	r2, r9
 8018c14:	4640      	mov	r0, r8
 8018c16:	4798      	blx	r3
 8018c18:	6923      	ldr	r3, [r4, #16]
 8018c1a:	3b01      	subs	r3, #1
 8018c1c:	6123      	str	r3, [r4, #16]
 8018c1e:	e7f0      	b.n	8018c02 <_scanf_float+0x2ae>
 8018c20:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018c24:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8018c28:	464a      	mov	r2, r9
 8018c2a:	4640      	mov	r0, r8
 8018c2c:	4798      	blx	r3
 8018c2e:	6923      	ldr	r3, [r4, #16]
 8018c30:	3b01      	subs	r3, #1
 8018c32:	6123      	str	r3, [r4, #16]
 8018c34:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018c38:	fa5f fa8a 	uxtb.w	sl, sl
 8018c3c:	f1ba 0f02 	cmp.w	sl, #2
 8018c40:	d1ee      	bne.n	8018c20 <_scanf_float+0x2cc>
 8018c42:	3d03      	subs	r5, #3
 8018c44:	b2ed      	uxtb	r5, r5
 8018c46:	1b76      	subs	r6, r6, r5
 8018c48:	6823      	ldr	r3, [r4, #0]
 8018c4a:	05da      	lsls	r2, r3, #23
 8018c4c:	d530      	bpl.n	8018cb0 <_scanf_float+0x35c>
 8018c4e:	055b      	lsls	r3, r3, #21
 8018c50:	d511      	bpl.n	8018c76 <_scanf_float+0x322>
 8018c52:	9b01      	ldr	r3, [sp, #4]
 8018c54:	429e      	cmp	r6, r3
 8018c56:	f67f aebf 	bls.w	80189d8 <_scanf_float+0x84>
 8018c5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018c5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018c62:	464a      	mov	r2, r9
 8018c64:	4640      	mov	r0, r8
 8018c66:	4798      	blx	r3
 8018c68:	6923      	ldr	r3, [r4, #16]
 8018c6a:	3b01      	subs	r3, #1
 8018c6c:	6123      	str	r3, [r4, #16]
 8018c6e:	e7f0      	b.n	8018c52 <_scanf_float+0x2fe>
 8018c70:	46aa      	mov	sl, r5
 8018c72:	46b3      	mov	fp, r6
 8018c74:	e7de      	b.n	8018c34 <_scanf_float+0x2e0>
 8018c76:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8018c7a:	6923      	ldr	r3, [r4, #16]
 8018c7c:	2965      	cmp	r1, #101	@ 0x65
 8018c7e:	f103 33ff 	add.w	r3, r3, #4294967295
 8018c82:	f106 35ff 	add.w	r5, r6, #4294967295
 8018c86:	6123      	str	r3, [r4, #16]
 8018c88:	d00c      	beq.n	8018ca4 <_scanf_float+0x350>
 8018c8a:	2945      	cmp	r1, #69	@ 0x45
 8018c8c:	d00a      	beq.n	8018ca4 <_scanf_float+0x350>
 8018c8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018c92:	464a      	mov	r2, r9
 8018c94:	4640      	mov	r0, r8
 8018c96:	4798      	blx	r3
 8018c98:	6923      	ldr	r3, [r4, #16]
 8018c9a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8018c9e:	3b01      	subs	r3, #1
 8018ca0:	1eb5      	subs	r5, r6, #2
 8018ca2:	6123      	str	r3, [r4, #16]
 8018ca4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018ca8:	464a      	mov	r2, r9
 8018caa:	4640      	mov	r0, r8
 8018cac:	4798      	blx	r3
 8018cae:	462e      	mov	r6, r5
 8018cb0:	6822      	ldr	r2, [r4, #0]
 8018cb2:	f012 0210 	ands.w	r2, r2, #16
 8018cb6:	d001      	beq.n	8018cbc <_scanf_float+0x368>
 8018cb8:	2000      	movs	r0, #0
 8018cba:	e68e      	b.n	80189da <_scanf_float+0x86>
 8018cbc:	7032      	strb	r2, [r6, #0]
 8018cbe:	6823      	ldr	r3, [r4, #0]
 8018cc0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8018cc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018cc8:	d125      	bne.n	8018d16 <_scanf_float+0x3c2>
 8018cca:	9b02      	ldr	r3, [sp, #8]
 8018ccc:	429f      	cmp	r7, r3
 8018cce:	d00a      	beq.n	8018ce6 <_scanf_float+0x392>
 8018cd0:	1bda      	subs	r2, r3, r7
 8018cd2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8018cd6:	429e      	cmp	r6, r3
 8018cd8:	bf28      	it	cs
 8018cda:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8018cde:	4922      	ldr	r1, [pc, #136]	@ (8018d68 <_scanf_float+0x414>)
 8018ce0:	4630      	mov	r0, r6
 8018ce2:	f000 f93d 	bl	8018f60 <siprintf>
 8018ce6:	9901      	ldr	r1, [sp, #4]
 8018ce8:	2200      	movs	r2, #0
 8018cea:	4640      	mov	r0, r8
 8018cec:	f002 fc94 	bl	801b618 <_strtod_r>
 8018cf0:	9b03      	ldr	r3, [sp, #12]
 8018cf2:	6821      	ldr	r1, [r4, #0]
 8018cf4:	681b      	ldr	r3, [r3, #0]
 8018cf6:	f011 0f02 	tst.w	r1, #2
 8018cfa:	ec57 6b10 	vmov	r6, r7, d0
 8018cfe:	f103 0204 	add.w	r2, r3, #4
 8018d02:	d015      	beq.n	8018d30 <_scanf_float+0x3dc>
 8018d04:	9903      	ldr	r1, [sp, #12]
 8018d06:	600a      	str	r2, [r1, #0]
 8018d08:	681b      	ldr	r3, [r3, #0]
 8018d0a:	e9c3 6700 	strd	r6, r7, [r3]
 8018d0e:	68e3      	ldr	r3, [r4, #12]
 8018d10:	3301      	adds	r3, #1
 8018d12:	60e3      	str	r3, [r4, #12]
 8018d14:	e7d0      	b.n	8018cb8 <_scanf_float+0x364>
 8018d16:	9b04      	ldr	r3, [sp, #16]
 8018d18:	2b00      	cmp	r3, #0
 8018d1a:	d0e4      	beq.n	8018ce6 <_scanf_float+0x392>
 8018d1c:	9905      	ldr	r1, [sp, #20]
 8018d1e:	230a      	movs	r3, #10
 8018d20:	3101      	adds	r1, #1
 8018d22:	4640      	mov	r0, r8
 8018d24:	f002 fcf8 	bl	801b718 <_strtol_r>
 8018d28:	9b04      	ldr	r3, [sp, #16]
 8018d2a:	9e05      	ldr	r6, [sp, #20]
 8018d2c:	1ac2      	subs	r2, r0, r3
 8018d2e:	e7d0      	b.n	8018cd2 <_scanf_float+0x37e>
 8018d30:	f011 0f04 	tst.w	r1, #4
 8018d34:	9903      	ldr	r1, [sp, #12]
 8018d36:	600a      	str	r2, [r1, #0]
 8018d38:	d1e6      	bne.n	8018d08 <_scanf_float+0x3b4>
 8018d3a:	681d      	ldr	r5, [r3, #0]
 8018d3c:	4632      	mov	r2, r6
 8018d3e:	463b      	mov	r3, r7
 8018d40:	4630      	mov	r0, r6
 8018d42:	4639      	mov	r1, r7
 8018d44:	f7e7 feca 	bl	8000adc <__aeabi_dcmpun>
 8018d48:	b128      	cbz	r0, 8018d56 <_scanf_float+0x402>
 8018d4a:	4808      	ldr	r0, [pc, #32]	@ (8018d6c <_scanf_float+0x418>)
 8018d4c:	f000 fa5a 	bl	8019204 <nanf>
 8018d50:	ed85 0a00 	vstr	s0, [r5]
 8018d54:	e7db      	b.n	8018d0e <_scanf_float+0x3ba>
 8018d56:	4630      	mov	r0, r6
 8018d58:	4639      	mov	r1, r7
 8018d5a:	f7e7 ff1d 	bl	8000b98 <__aeabi_d2f>
 8018d5e:	6028      	str	r0, [r5, #0]
 8018d60:	e7d5      	b.n	8018d0e <_scanf_float+0x3ba>
 8018d62:	2700      	movs	r7, #0
 8018d64:	e62e      	b.n	80189c4 <_scanf_float+0x70>
 8018d66:	bf00      	nop
 8018d68:	08020854 	.word	0x08020854
 8018d6c:	08020995 	.word	0x08020995

08018d70 <std>:
 8018d70:	2300      	movs	r3, #0
 8018d72:	b510      	push	{r4, lr}
 8018d74:	4604      	mov	r4, r0
 8018d76:	e9c0 3300 	strd	r3, r3, [r0]
 8018d7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018d7e:	6083      	str	r3, [r0, #8]
 8018d80:	8181      	strh	r1, [r0, #12]
 8018d82:	6643      	str	r3, [r0, #100]	@ 0x64
 8018d84:	81c2      	strh	r2, [r0, #14]
 8018d86:	6183      	str	r3, [r0, #24]
 8018d88:	4619      	mov	r1, r3
 8018d8a:	2208      	movs	r2, #8
 8018d8c:	305c      	adds	r0, #92	@ 0x5c
 8018d8e:	f000 f94c 	bl	801902a <memset>
 8018d92:	4b0d      	ldr	r3, [pc, #52]	@ (8018dc8 <std+0x58>)
 8018d94:	6263      	str	r3, [r4, #36]	@ 0x24
 8018d96:	4b0d      	ldr	r3, [pc, #52]	@ (8018dcc <std+0x5c>)
 8018d98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8018d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8018dd0 <std+0x60>)
 8018d9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8018dd4 <std+0x64>)
 8018da0:	6323      	str	r3, [r4, #48]	@ 0x30
 8018da2:	4b0d      	ldr	r3, [pc, #52]	@ (8018dd8 <std+0x68>)
 8018da4:	6224      	str	r4, [r4, #32]
 8018da6:	429c      	cmp	r4, r3
 8018da8:	d006      	beq.n	8018db8 <std+0x48>
 8018daa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8018dae:	4294      	cmp	r4, r2
 8018db0:	d002      	beq.n	8018db8 <std+0x48>
 8018db2:	33d0      	adds	r3, #208	@ 0xd0
 8018db4:	429c      	cmp	r4, r3
 8018db6:	d105      	bne.n	8018dc4 <std+0x54>
 8018db8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8018dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018dc0:	f000 ba0e 	b.w	80191e0 <__retarget_lock_init_recursive>
 8018dc4:	bd10      	pop	{r4, pc}
 8018dc6:	bf00      	nop
 8018dc8:	08018fa5 	.word	0x08018fa5
 8018dcc:	08018fc7 	.word	0x08018fc7
 8018dd0:	08018fff 	.word	0x08018fff
 8018dd4:	08019023 	.word	0x08019023
 8018dd8:	2000b5a8 	.word	0x2000b5a8

08018ddc <stdio_exit_handler>:
 8018ddc:	4a02      	ldr	r2, [pc, #8]	@ (8018de8 <stdio_exit_handler+0xc>)
 8018dde:	4903      	ldr	r1, [pc, #12]	@ (8018dec <stdio_exit_handler+0x10>)
 8018de0:	4803      	ldr	r0, [pc, #12]	@ (8018df0 <stdio_exit_handler+0x14>)
 8018de2:	f000 b869 	b.w	8018eb8 <_fwalk_sglue>
 8018de6:	bf00      	nop
 8018de8:	20000134 	.word	0x20000134
 8018dec:	0801bad5 	.word	0x0801bad5
 8018df0:	20000144 	.word	0x20000144

08018df4 <cleanup_stdio>:
 8018df4:	6841      	ldr	r1, [r0, #4]
 8018df6:	4b0c      	ldr	r3, [pc, #48]	@ (8018e28 <cleanup_stdio+0x34>)
 8018df8:	4299      	cmp	r1, r3
 8018dfa:	b510      	push	{r4, lr}
 8018dfc:	4604      	mov	r4, r0
 8018dfe:	d001      	beq.n	8018e04 <cleanup_stdio+0x10>
 8018e00:	f002 fe68 	bl	801bad4 <_fflush_r>
 8018e04:	68a1      	ldr	r1, [r4, #8]
 8018e06:	4b09      	ldr	r3, [pc, #36]	@ (8018e2c <cleanup_stdio+0x38>)
 8018e08:	4299      	cmp	r1, r3
 8018e0a:	d002      	beq.n	8018e12 <cleanup_stdio+0x1e>
 8018e0c:	4620      	mov	r0, r4
 8018e0e:	f002 fe61 	bl	801bad4 <_fflush_r>
 8018e12:	68e1      	ldr	r1, [r4, #12]
 8018e14:	4b06      	ldr	r3, [pc, #24]	@ (8018e30 <cleanup_stdio+0x3c>)
 8018e16:	4299      	cmp	r1, r3
 8018e18:	d004      	beq.n	8018e24 <cleanup_stdio+0x30>
 8018e1a:	4620      	mov	r0, r4
 8018e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018e20:	f002 be58 	b.w	801bad4 <_fflush_r>
 8018e24:	bd10      	pop	{r4, pc}
 8018e26:	bf00      	nop
 8018e28:	2000b5a8 	.word	0x2000b5a8
 8018e2c:	2000b610 	.word	0x2000b610
 8018e30:	2000b678 	.word	0x2000b678

08018e34 <global_stdio_init.part.0>:
 8018e34:	b510      	push	{r4, lr}
 8018e36:	4b0b      	ldr	r3, [pc, #44]	@ (8018e64 <global_stdio_init.part.0+0x30>)
 8018e38:	4c0b      	ldr	r4, [pc, #44]	@ (8018e68 <global_stdio_init.part.0+0x34>)
 8018e3a:	4a0c      	ldr	r2, [pc, #48]	@ (8018e6c <global_stdio_init.part.0+0x38>)
 8018e3c:	601a      	str	r2, [r3, #0]
 8018e3e:	4620      	mov	r0, r4
 8018e40:	2200      	movs	r2, #0
 8018e42:	2104      	movs	r1, #4
 8018e44:	f7ff ff94 	bl	8018d70 <std>
 8018e48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018e4c:	2201      	movs	r2, #1
 8018e4e:	2109      	movs	r1, #9
 8018e50:	f7ff ff8e 	bl	8018d70 <std>
 8018e54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018e58:	2202      	movs	r2, #2
 8018e5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018e5e:	2112      	movs	r1, #18
 8018e60:	f7ff bf86 	b.w	8018d70 <std>
 8018e64:	2000b6e0 	.word	0x2000b6e0
 8018e68:	2000b5a8 	.word	0x2000b5a8
 8018e6c:	08018ddd 	.word	0x08018ddd

08018e70 <__sfp_lock_acquire>:
 8018e70:	4801      	ldr	r0, [pc, #4]	@ (8018e78 <__sfp_lock_acquire+0x8>)
 8018e72:	f000 b9b6 	b.w	80191e2 <__retarget_lock_acquire_recursive>
 8018e76:	bf00      	nop
 8018e78:	2000b6e9 	.word	0x2000b6e9

08018e7c <__sfp_lock_release>:
 8018e7c:	4801      	ldr	r0, [pc, #4]	@ (8018e84 <__sfp_lock_release+0x8>)
 8018e7e:	f000 b9b1 	b.w	80191e4 <__retarget_lock_release_recursive>
 8018e82:	bf00      	nop
 8018e84:	2000b6e9 	.word	0x2000b6e9

08018e88 <__sinit>:
 8018e88:	b510      	push	{r4, lr}
 8018e8a:	4604      	mov	r4, r0
 8018e8c:	f7ff fff0 	bl	8018e70 <__sfp_lock_acquire>
 8018e90:	6a23      	ldr	r3, [r4, #32]
 8018e92:	b11b      	cbz	r3, 8018e9c <__sinit+0x14>
 8018e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018e98:	f7ff bff0 	b.w	8018e7c <__sfp_lock_release>
 8018e9c:	4b04      	ldr	r3, [pc, #16]	@ (8018eb0 <__sinit+0x28>)
 8018e9e:	6223      	str	r3, [r4, #32]
 8018ea0:	4b04      	ldr	r3, [pc, #16]	@ (8018eb4 <__sinit+0x2c>)
 8018ea2:	681b      	ldr	r3, [r3, #0]
 8018ea4:	2b00      	cmp	r3, #0
 8018ea6:	d1f5      	bne.n	8018e94 <__sinit+0xc>
 8018ea8:	f7ff ffc4 	bl	8018e34 <global_stdio_init.part.0>
 8018eac:	e7f2      	b.n	8018e94 <__sinit+0xc>
 8018eae:	bf00      	nop
 8018eb0:	08018df5 	.word	0x08018df5
 8018eb4:	2000b6e0 	.word	0x2000b6e0

08018eb8 <_fwalk_sglue>:
 8018eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018ebc:	4607      	mov	r7, r0
 8018ebe:	4688      	mov	r8, r1
 8018ec0:	4614      	mov	r4, r2
 8018ec2:	2600      	movs	r6, #0
 8018ec4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018ec8:	f1b9 0901 	subs.w	r9, r9, #1
 8018ecc:	d505      	bpl.n	8018eda <_fwalk_sglue+0x22>
 8018ece:	6824      	ldr	r4, [r4, #0]
 8018ed0:	2c00      	cmp	r4, #0
 8018ed2:	d1f7      	bne.n	8018ec4 <_fwalk_sglue+0xc>
 8018ed4:	4630      	mov	r0, r6
 8018ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018eda:	89ab      	ldrh	r3, [r5, #12]
 8018edc:	2b01      	cmp	r3, #1
 8018ede:	d907      	bls.n	8018ef0 <_fwalk_sglue+0x38>
 8018ee0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018ee4:	3301      	adds	r3, #1
 8018ee6:	d003      	beq.n	8018ef0 <_fwalk_sglue+0x38>
 8018ee8:	4629      	mov	r1, r5
 8018eea:	4638      	mov	r0, r7
 8018eec:	47c0      	blx	r8
 8018eee:	4306      	orrs	r6, r0
 8018ef0:	3568      	adds	r5, #104	@ 0x68
 8018ef2:	e7e9      	b.n	8018ec8 <_fwalk_sglue+0x10>

08018ef4 <sniprintf>:
 8018ef4:	b40c      	push	{r2, r3}
 8018ef6:	b530      	push	{r4, r5, lr}
 8018ef8:	4b18      	ldr	r3, [pc, #96]	@ (8018f5c <sniprintf+0x68>)
 8018efa:	1e0c      	subs	r4, r1, #0
 8018efc:	681d      	ldr	r5, [r3, #0]
 8018efe:	b09d      	sub	sp, #116	@ 0x74
 8018f00:	da08      	bge.n	8018f14 <sniprintf+0x20>
 8018f02:	238b      	movs	r3, #139	@ 0x8b
 8018f04:	602b      	str	r3, [r5, #0]
 8018f06:	f04f 30ff 	mov.w	r0, #4294967295
 8018f0a:	b01d      	add	sp, #116	@ 0x74
 8018f0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018f10:	b002      	add	sp, #8
 8018f12:	4770      	bx	lr
 8018f14:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018f18:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018f1c:	f04f 0300 	mov.w	r3, #0
 8018f20:	931b      	str	r3, [sp, #108]	@ 0x6c
 8018f22:	bf14      	ite	ne
 8018f24:	f104 33ff 	addne.w	r3, r4, #4294967295
 8018f28:	4623      	moveq	r3, r4
 8018f2a:	9304      	str	r3, [sp, #16]
 8018f2c:	9307      	str	r3, [sp, #28]
 8018f2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018f32:	9002      	str	r0, [sp, #8]
 8018f34:	9006      	str	r0, [sp, #24]
 8018f36:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018f3a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018f3c:	ab21      	add	r3, sp, #132	@ 0x84
 8018f3e:	a902      	add	r1, sp, #8
 8018f40:	4628      	mov	r0, r5
 8018f42:	9301      	str	r3, [sp, #4]
 8018f44:	f002 fc46 	bl	801b7d4 <_svfiprintf_r>
 8018f48:	1c43      	adds	r3, r0, #1
 8018f4a:	bfbc      	itt	lt
 8018f4c:	238b      	movlt	r3, #139	@ 0x8b
 8018f4e:	602b      	strlt	r3, [r5, #0]
 8018f50:	2c00      	cmp	r4, #0
 8018f52:	d0da      	beq.n	8018f0a <sniprintf+0x16>
 8018f54:	9b02      	ldr	r3, [sp, #8]
 8018f56:	2200      	movs	r2, #0
 8018f58:	701a      	strb	r2, [r3, #0]
 8018f5a:	e7d6      	b.n	8018f0a <sniprintf+0x16>
 8018f5c:	20000140 	.word	0x20000140

08018f60 <siprintf>:
 8018f60:	b40e      	push	{r1, r2, r3}
 8018f62:	b510      	push	{r4, lr}
 8018f64:	b09d      	sub	sp, #116	@ 0x74
 8018f66:	ab1f      	add	r3, sp, #124	@ 0x7c
 8018f68:	9002      	str	r0, [sp, #8]
 8018f6a:	9006      	str	r0, [sp, #24]
 8018f6c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018f70:	480a      	ldr	r0, [pc, #40]	@ (8018f9c <siprintf+0x3c>)
 8018f72:	9107      	str	r1, [sp, #28]
 8018f74:	9104      	str	r1, [sp, #16]
 8018f76:	490a      	ldr	r1, [pc, #40]	@ (8018fa0 <siprintf+0x40>)
 8018f78:	f853 2b04 	ldr.w	r2, [r3], #4
 8018f7c:	9105      	str	r1, [sp, #20]
 8018f7e:	2400      	movs	r4, #0
 8018f80:	a902      	add	r1, sp, #8
 8018f82:	6800      	ldr	r0, [r0, #0]
 8018f84:	9301      	str	r3, [sp, #4]
 8018f86:	941b      	str	r4, [sp, #108]	@ 0x6c
 8018f88:	f002 fc24 	bl	801b7d4 <_svfiprintf_r>
 8018f8c:	9b02      	ldr	r3, [sp, #8]
 8018f8e:	701c      	strb	r4, [r3, #0]
 8018f90:	b01d      	add	sp, #116	@ 0x74
 8018f92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018f96:	b003      	add	sp, #12
 8018f98:	4770      	bx	lr
 8018f9a:	bf00      	nop
 8018f9c:	20000140 	.word	0x20000140
 8018fa0:	ffff0208 	.word	0xffff0208

08018fa4 <__sread>:
 8018fa4:	b510      	push	{r4, lr}
 8018fa6:	460c      	mov	r4, r1
 8018fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018fac:	f000 f8ca 	bl	8019144 <_read_r>
 8018fb0:	2800      	cmp	r0, #0
 8018fb2:	bfab      	itete	ge
 8018fb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8018fb6:	89a3      	ldrhlt	r3, [r4, #12]
 8018fb8:	181b      	addge	r3, r3, r0
 8018fba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8018fbe:	bfac      	ite	ge
 8018fc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8018fc2:	81a3      	strhlt	r3, [r4, #12]
 8018fc4:	bd10      	pop	{r4, pc}

08018fc6 <__swrite>:
 8018fc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018fca:	461f      	mov	r7, r3
 8018fcc:	898b      	ldrh	r3, [r1, #12]
 8018fce:	05db      	lsls	r3, r3, #23
 8018fd0:	4605      	mov	r5, r0
 8018fd2:	460c      	mov	r4, r1
 8018fd4:	4616      	mov	r6, r2
 8018fd6:	d505      	bpl.n	8018fe4 <__swrite+0x1e>
 8018fd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018fdc:	2302      	movs	r3, #2
 8018fde:	2200      	movs	r2, #0
 8018fe0:	f000 f89e 	bl	8019120 <_lseek_r>
 8018fe4:	89a3      	ldrh	r3, [r4, #12]
 8018fe6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018fea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8018fee:	81a3      	strh	r3, [r4, #12]
 8018ff0:	4632      	mov	r2, r6
 8018ff2:	463b      	mov	r3, r7
 8018ff4:	4628      	mov	r0, r5
 8018ff6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018ffa:	f000 b8b5 	b.w	8019168 <_write_r>

08018ffe <__sseek>:
 8018ffe:	b510      	push	{r4, lr}
 8019000:	460c      	mov	r4, r1
 8019002:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019006:	f000 f88b 	bl	8019120 <_lseek_r>
 801900a:	1c43      	adds	r3, r0, #1
 801900c:	89a3      	ldrh	r3, [r4, #12]
 801900e:	bf15      	itete	ne
 8019010:	6560      	strne	r0, [r4, #84]	@ 0x54
 8019012:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8019016:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801901a:	81a3      	strheq	r3, [r4, #12]
 801901c:	bf18      	it	ne
 801901e:	81a3      	strhne	r3, [r4, #12]
 8019020:	bd10      	pop	{r4, pc}

08019022 <__sclose>:
 8019022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019026:	f000 b80d 	b.w	8019044 <_close_r>

0801902a <memset>:
 801902a:	4402      	add	r2, r0
 801902c:	4603      	mov	r3, r0
 801902e:	4293      	cmp	r3, r2
 8019030:	d100      	bne.n	8019034 <memset+0xa>
 8019032:	4770      	bx	lr
 8019034:	f803 1b01 	strb.w	r1, [r3], #1
 8019038:	e7f9      	b.n	801902e <memset+0x4>
	...

0801903c <_localeconv_r>:
 801903c:	4800      	ldr	r0, [pc, #0]	@ (8019040 <_localeconv_r+0x4>)
 801903e:	4770      	bx	lr
 8019040:	20000280 	.word	0x20000280

08019044 <_close_r>:
 8019044:	b538      	push	{r3, r4, r5, lr}
 8019046:	4d06      	ldr	r5, [pc, #24]	@ (8019060 <_close_r+0x1c>)
 8019048:	2300      	movs	r3, #0
 801904a:	4604      	mov	r4, r0
 801904c:	4608      	mov	r0, r1
 801904e:	602b      	str	r3, [r5, #0]
 8019050:	f7eb feee 	bl	8004e30 <_close>
 8019054:	1c43      	adds	r3, r0, #1
 8019056:	d102      	bne.n	801905e <_close_r+0x1a>
 8019058:	682b      	ldr	r3, [r5, #0]
 801905a:	b103      	cbz	r3, 801905e <_close_r+0x1a>
 801905c:	6023      	str	r3, [r4, #0]
 801905e:	bd38      	pop	{r3, r4, r5, pc}
 8019060:	2000b6e4 	.word	0x2000b6e4

08019064 <_reclaim_reent>:
 8019064:	4b2d      	ldr	r3, [pc, #180]	@ (801911c <_reclaim_reent+0xb8>)
 8019066:	681b      	ldr	r3, [r3, #0]
 8019068:	4283      	cmp	r3, r0
 801906a:	b570      	push	{r4, r5, r6, lr}
 801906c:	4604      	mov	r4, r0
 801906e:	d053      	beq.n	8019118 <_reclaim_reent+0xb4>
 8019070:	69c3      	ldr	r3, [r0, #28]
 8019072:	b31b      	cbz	r3, 80190bc <_reclaim_reent+0x58>
 8019074:	68db      	ldr	r3, [r3, #12]
 8019076:	b163      	cbz	r3, 8019092 <_reclaim_reent+0x2e>
 8019078:	2500      	movs	r5, #0
 801907a:	69e3      	ldr	r3, [r4, #28]
 801907c:	68db      	ldr	r3, [r3, #12]
 801907e:	5959      	ldr	r1, [r3, r5]
 8019080:	b9b1      	cbnz	r1, 80190b0 <_reclaim_reent+0x4c>
 8019082:	3504      	adds	r5, #4
 8019084:	2d80      	cmp	r5, #128	@ 0x80
 8019086:	d1f8      	bne.n	801907a <_reclaim_reent+0x16>
 8019088:	69e3      	ldr	r3, [r4, #28]
 801908a:	4620      	mov	r0, r4
 801908c:	68d9      	ldr	r1, [r3, #12]
 801908e:	f000 ff17 	bl	8019ec0 <_free_r>
 8019092:	69e3      	ldr	r3, [r4, #28]
 8019094:	6819      	ldr	r1, [r3, #0]
 8019096:	b111      	cbz	r1, 801909e <_reclaim_reent+0x3a>
 8019098:	4620      	mov	r0, r4
 801909a:	f000 ff11 	bl	8019ec0 <_free_r>
 801909e:	69e3      	ldr	r3, [r4, #28]
 80190a0:	689d      	ldr	r5, [r3, #8]
 80190a2:	b15d      	cbz	r5, 80190bc <_reclaim_reent+0x58>
 80190a4:	4629      	mov	r1, r5
 80190a6:	4620      	mov	r0, r4
 80190a8:	682d      	ldr	r5, [r5, #0]
 80190aa:	f000 ff09 	bl	8019ec0 <_free_r>
 80190ae:	e7f8      	b.n	80190a2 <_reclaim_reent+0x3e>
 80190b0:	680e      	ldr	r6, [r1, #0]
 80190b2:	4620      	mov	r0, r4
 80190b4:	f000 ff04 	bl	8019ec0 <_free_r>
 80190b8:	4631      	mov	r1, r6
 80190ba:	e7e1      	b.n	8019080 <_reclaim_reent+0x1c>
 80190bc:	6961      	ldr	r1, [r4, #20]
 80190be:	b111      	cbz	r1, 80190c6 <_reclaim_reent+0x62>
 80190c0:	4620      	mov	r0, r4
 80190c2:	f000 fefd 	bl	8019ec0 <_free_r>
 80190c6:	69e1      	ldr	r1, [r4, #28]
 80190c8:	b111      	cbz	r1, 80190d0 <_reclaim_reent+0x6c>
 80190ca:	4620      	mov	r0, r4
 80190cc:	f000 fef8 	bl	8019ec0 <_free_r>
 80190d0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80190d2:	b111      	cbz	r1, 80190da <_reclaim_reent+0x76>
 80190d4:	4620      	mov	r0, r4
 80190d6:	f000 fef3 	bl	8019ec0 <_free_r>
 80190da:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80190dc:	b111      	cbz	r1, 80190e4 <_reclaim_reent+0x80>
 80190de:	4620      	mov	r0, r4
 80190e0:	f000 feee 	bl	8019ec0 <_free_r>
 80190e4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80190e6:	b111      	cbz	r1, 80190ee <_reclaim_reent+0x8a>
 80190e8:	4620      	mov	r0, r4
 80190ea:	f000 fee9 	bl	8019ec0 <_free_r>
 80190ee:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80190f0:	b111      	cbz	r1, 80190f8 <_reclaim_reent+0x94>
 80190f2:	4620      	mov	r0, r4
 80190f4:	f000 fee4 	bl	8019ec0 <_free_r>
 80190f8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80190fa:	b111      	cbz	r1, 8019102 <_reclaim_reent+0x9e>
 80190fc:	4620      	mov	r0, r4
 80190fe:	f000 fedf 	bl	8019ec0 <_free_r>
 8019102:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8019104:	b111      	cbz	r1, 801910c <_reclaim_reent+0xa8>
 8019106:	4620      	mov	r0, r4
 8019108:	f000 feda 	bl	8019ec0 <_free_r>
 801910c:	6a23      	ldr	r3, [r4, #32]
 801910e:	b11b      	cbz	r3, 8019118 <_reclaim_reent+0xb4>
 8019110:	4620      	mov	r0, r4
 8019112:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019116:	4718      	bx	r3
 8019118:	bd70      	pop	{r4, r5, r6, pc}
 801911a:	bf00      	nop
 801911c:	20000140 	.word	0x20000140

08019120 <_lseek_r>:
 8019120:	b538      	push	{r3, r4, r5, lr}
 8019122:	4d07      	ldr	r5, [pc, #28]	@ (8019140 <_lseek_r+0x20>)
 8019124:	4604      	mov	r4, r0
 8019126:	4608      	mov	r0, r1
 8019128:	4611      	mov	r1, r2
 801912a:	2200      	movs	r2, #0
 801912c:	602a      	str	r2, [r5, #0]
 801912e:	461a      	mov	r2, r3
 8019130:	f7eb fea5 	bl	8004e7e <_lseek>
 8019134:	1c43      	adds	r3, r0, #1
 8019136:	d102      	bne.n	801913e <_lseek_r+0x1e>
 8019138:	682b      	ldr	r3, [r5, #0]
 801913a:	b103      	cbz	r3, 801913e <_lseek_r+0x1e>
 801913c:	6023      	str	r3, [r4, #0]
 801913e:	bd38      	pop	{r3, r4, r5, pc}
 8019140:	2000b6e4 	.word	0x2000b6e4

08019144 <_read_r>:
 8019144:	b538      	push	{r3, r4, r5, lr}
 8019146:	4d07      	ldr	r5, [pc, #28]	@ (8019164 <_read_r+0x20>)
 8019148:	4604      	mov	r4, r0
 801914a:	4608      	mov	r0, r1
 801914c:	4611      	mov	r1, r2
 801914e:	2200      	movs	r2, #0
 8019150:	602a      	str	r2, [r5, #0]
 8019152:	461a      	mov	r2, r3
 8019154:	f7eb fe33 	bl	8004dbe <_read>
 8019158:	1c43      	adds	r3, r0, #1
 801915a:	d102      	bne.n	8019162 <_read_r+0x1e>
 801915c:	682b      	ldr	r3, [r5, #0]
 801915e:	b103      	cbz	r3, 8019162 <_read_r+0x1e>
 8019160:	6023      	str	r3, [r4, #0]
 8019162:	bd38      	pop	{r3, r4, r5, pc}
 8019164:	2000b6e4 	.word	0x2000b6e4

08019168 <_write_r>:
 8019168:	b538      	push	{r3, r4, r5, lr}
 801916a:	4d07      	ldr	r5, [pc, #28]	@ (8019188 <_write_r+0x20>)
 801916c:	4604      	mov	r4, r0
 801916e:	4608      	mov	r0, r1
 8019170:	4611      	mov	r1, r2
 8019172:	2200      	movs	r2, #0
 8019174:	602a      	str	r2, [r5, #0]
 8019176:	461a      	mov	r2, r3
 8019178:	f7eb fe3e 	bl	8004df8 <_write>
 801917c:	1c43      	adds	r3, r0, #1
 801917e:	d102      	bne.n	8019186 <_write_r+0x1e>
 8019180:	682b      	ldr	r3, [r5, #0]
 8019182:	b103      	cbz	r3, 8019186 <_write_r+0x1e>
 8019184:	6023      	str	r3, [r4, #0]
 8019186:	bd38      	pop	{r3, r4, r5, pc}
 8019188:	2000b6e4 	.word	0x2000b6e4

0801918c <__errno>:
 801918c:	4b01      	ldr	r3, [pc, #4]	@ (8019194 <__errno+0x8>)
 801918e:	6818      	ldr	r0, [r3, #0]
 8019190:	4770      	bx	lr
 8019192:	bf00      	nop
 8019194:	20000140 	.word	0x20000140

08019198 <__libc_init_array>:
 8019198:	b570      	push	{r4, r5, r6, lr}
 801919a:	4d0d      	ldr	r5, [pc, #52]	@ (80191d0 <__libc_init_array+0x38>)
 801919c:	4c0d      	ldr	r4, [pc, #52]	@ (80191d4 <__libc_init_array+0x3c>)
 801919e:	1b64      	subs	r4, r4, r5
 80191a0:	10a4      	asrs	r4, r4, #2
 80191a2:	2600      	movs	r6, #0
 80191a4:	42a6      	cmp	r6, r4
 80191a6:	d109      	bne.n	80191bc <__libc_init_array+0x24>
 80191a8:	4d0b      	ldr	r5, [pc, #44]	@ (80191d8 <__libc_init_array+0x40>)
 80191aa:	4c0c      	ldr	r4, [pc, #48]	@ (80191dc <__libc_init_array+0x44>)
 80191ac:	f005 f8cc 	bl	801e348 <_init>
 80191b0:	1b64      	subs	r4, r4, r5
 80191b2:	10a4      	asrs	r4, r4, #2
 80191b4:	2600      	movs	r6, #0
 80191b6:	42a6      	cmp	r6, r4
 80191b8:	d105      	bne.n	80191c6 <__libc_init_array+0x2e>
 80191ba:	bd70      	pop	{r4, r5, r6, pc}
 80191bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80191c0:	4798      	blx	r3
 80191c2:	3601      	adds	r6, #1
 80191c4:	e7ee      	b.n	80191a4 <__libc_init_array+0xc>
 80191c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80191ca:	4798      	blx	r3
 80191cc:	3601      	adds	r6, #1
 80191ce:	e7f2      	b.n	80191b6 <__libc_init_array+0x1e>
 80191d0:	08020e40 	.word	0x08020e40
 80191d4:	08020e40 	.word	0x08020e40
 80191d8:	08020e40 	.word	0x08020e40
 80191dc:	08020e44 	.word	0x08020e44

080191e0 <__retarget_lock_init_recursive>:
 80191e0:	4770      	bx	lr

080191e2 <__retarget_lock_acquire_recursive>:
 80191e2:	4770      	bx	lr

080191e4 <__retarget_lock_release_recursive>:
 80191e4:	4770      	bx	lr

080191e6 <memcpy>:
 80191e6:	440a      	add	r2, r1
 80191e8:	4291      	cmp	r1, r2
 80191ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80191ee:	d100      	bne.n	80191f2 <memcpy+0xc>
 80191f0:	4770      	bx	lr
 80191f2:	b510      	push	{r4, lr}
 80191f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80191f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80191fc:	4291      	cmp	r1, r2
 80191fe:	d1f9      	bne.n	80191f4 <memcpy+0xe>
 8019200:	bd10      	pop	{r4, pc}
	...

08019204 <nanf>:
 8019204:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801920c <nanf+0x8>
 8019208:	4770      	bx	lr
 801920a:	bf00      	nop
 801920c:	7fc00000 	.word	0x7fc00000

08019210 <quorem>:
 8019210:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019214:	6903      	ldr	r3, [r0, #16]
 8019216:	690c      	ldr	r4, [r1, #16]
 8019218:	42a3      	cmp	r3, r4
 801921a:	4607      	mov	r7, r0
 801921c:	db7e      	blt.n	801931c <quorem+0x10c>
 801921e:	3c01      	subs	r4, #1
 8019220:	f101 0814 	add.w	r8, r1, #20
 8019224:	00a3      	lsls	r3, r4, #2
 8019226:	f100 0514 	add.w	r5, r0, #20
 801922a:	9300      	str	r3, [sp, #0]
 801922c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019230:	9301      	str	r3, [sp, #4]
 8019232:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019236:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801923a:	3301      	adds	r3, #1
 801923c:	429a      	cmp	r2, r3
 801923e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019242:	fbb2 f6f3 	udiv	r6, r2, r3
 8019246:	d32e      	bcc.n	80192a6 <quorem+0x96>
 8019248:	f04f 0a00 	mov.w	sl, #0
 801924c:	46c4      	mov	ip, r8
 801924e:	46ae      	mov	lr, r5
 8019250:	46d3      	mov	fp, sl
 8019252:	f85c 3b04 	ldr.w	r3, [ip], #4
 8019256:	b298      	uxth	r0, r3
 8019258:	fb06 a000 	mla	r0, r6, r0, sl
 801925c:	0c02      	lsrs	r2, r0, #16
 801925e:	0c1b      	lsrs	r3, r3, #16
 8019260:	fb06 2303 	mla	r3, r6, r3, r2
 8019264:	f8de 2000 	ldr.w	r2, [lr]
 8019268:	b280      	uxth	r0, r0
 801926a:	b292      	uxth	r2, r2
 801926c:	1a12      	subs	r2, r2, r0
 801926e:	445a      	add	r2, fp
 8019270:	f8de 0000 	ldr.w	r0, [lr]
 8019274:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019278:	b29b      	uxth	r3, r3
 801927a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801927e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8019282:	b292      	uxth	r2, r2
 8019284:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8019288:	45e1      	cmp	r9, ip
 801928a:	f84e 2b04 	str.w	r2, [lr], #4
 801928e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8019292:	d2de      	bcs.n	8019252 <quorem+0x42>
 8019294:	9b00      	ldr	r3, [sp, #0]
 8019296:	58eb      	ldr	r3, [r5, r3]
 8019298:	b92b      	cbnz	r3, 80192a6 <quorem+0x96>
 801929a:	9b01      	ldr	r3, [sp, #4]
 801929c:	3b04      	subs	r3, #4
 801929e:	429d      	cmp	r5, r3
 80192a0:	461a      	mov	r2, r3
 80192a2:	d32f      	bcc.n	8019304 <quorem+0xf4>
 80192a4:	613c      	str	r4, [r7, #16]
 80192a6:	4638      	mov	r0, r7
 80192a8:	f001 f9c6 	bl	801a638 <__mcmp>
 80192ac:	2800      	cmp	r0, #0
 80192ae:	db25      	blt.n	80192fc <quorem+0xec>
 80192b0:	4629      	mov	r1, r5
 80192b2:	2000      	movs	r0, #0
 80192b4:	f858 2b04 	ldr.w	r2, [r8], #4
 80192b8:	f8d1 c000 	ldr.w	ip, [r1]
 80192bc:	fa1f fe82 	uxth.w	lr, r2
 80192c0:	fa1f f38c 	uxth.w	r3, ip
 80192c4:	eba3 030e 	sub.w	r3, r3, lr
 80192c8:	4403      	add	r3, r0
 80192ca:	0c12      	lsrs	r2, r2, #16
 80192cc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80192d0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80192d4:	b29b      	uxth	r3, r3
 80192d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80192da:	45c1      	cmp	r9, r8
 80192dc:	f841 3b04 	str.w	r3, [r1], #4
 80192e0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80192e4:	d2e6      	bcs.n	80192b4 <quorem+0xa4>
 80192e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80192ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80192ee:	b922      	cbnz	r2, 80192fa <quorem+0xea>
 80192f0:	3b04      	subs	r3, #4
 80192f2:	429d      	cmp	r5, r3
 80192f4:	461a      	mov	r2, r3
 80192f6:	d30b      	bcc.n	8019310 <quorem+0x100>
 80192f8:	613c      	str	r4, [r7, #16]
 80192fa:	3601      	adds	r6, #1
 80192fc:	4630      	mov	r0, r6
 80192fe:	b003      	add	sp, #12
 8019300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019304:	6812      	ldr	r2, [r2, #0]
 8019306:	3b04      	subs	r3, #4
 8019308:	2a00      	cmp	r2, #0
 801930a:	d1cb      	bne.n	80192a4 <quorem+0x94>
 801930c:	3c01      	subs	r4, #1
 801930e:	e7c6      	b.n	801929e <quorem+0x8e>
 8019310:	6812      	ldr	r2, [r2, #0]
 8019312:	3b04      	subs	r3, #4
 8019314:	2a00      	cmp	r2, #0
 8019316:	d1ef      	bne.n	80192f8 <quorem+0xe8>
 8019318:	3c01      	subs	r4, #1
 801931a:	e7ea      	b.n	80192f2 <quorem+0xe2>
 801931c:	2000      	movs	r0, #0
 801931e:	e7ee      	b.n	80192fe <quorem+0xee>

08019320 <_dtoa_r>:
 8019320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019324:	69c7      	ldr	r7, [r0, #28]
 8019326:	b097      	sub	sp, #92	@ 0x5c
 8019328:	ed8d 0b04 	vstr	d0, [sp, #16]
 801932c:	ec55 4b10 	vmov	r4, r5, d0
 8019330:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8019332:	9107      	str	r1, [sp, #28]
 8019334:	4681      	mov	r9, r0
 8019336:	920c      	str	r2, [sp, #48]	@ 0x30
 8019338:	9311      	str	r3, [sp, #68]	@ 0x44
 801933a:	b97f      	cbnz	r7, 801935c <_dtoa_r+0x3c>
 801933c:	2010      	movs	r0, #16
 801933e:	f000 fe09 	bl	8019f54 <malloc>
 8019342:	4602      	mov	r2, r0
 8019344:	f8c9 001c 	str.w	r0, [r9, #28]
 8019348:	b920      	cbnz	r0, 8019354 <_dtoa_r+0x34>
 801934a:	4ba9      	ldr	r3, [pc, #676]	@ (80195f0 <_dtoa_r+0x2d0>)
 801934c:	21ef      	movs	r1, #239	@ 0xef
 801934e:	48a9      	ldr	r0, [pc, #676]	@ (80195f4 <_dtoa_r+0x2d4>)
 8019350:	f002 fc2e 	bl	801bbb0 <__assert_func>
 8019354:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8019358:	6007      	str	r7, [r0, #0]
 801935a:	60c7      	str	r7, [r0, #12]
 801935c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019360:	6819      	ldr	r1, [r3, #0]
 8019362:	b159      	cbz	r1, 801937c <_dtoa_r+0x5c>
 8019364:	685a      	ldr	r2, [r3, #4]
 8019366:	604a      	str	r2, [r1, #4]
 8019368:	2301      	movs	r3, #1
 801936a:	4093      	lsls	r3, r2
 801936c:	608b      	str	r3, [r1, #8]
 801936e:	4648      	mov	r0, r9
 8019370:	f000 fee6 	bl	801a140 <_Bfree>
 8019374:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019378:	2200      	movs	r2, #0
 801937a:	601a      	str	r2, [r3, #0]
 801937c:	1e2b      	subs	r3, r5, #0
 801937e:	bfb9      	ittee	lt
 8019380:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8019384:	9305      	strlt	r3, [sp, #20]
 8019386:	2300      	movge	r3, #0
 8019388:	6033      	strge	r3, [r6, #0]
 801938a:	9f05      	ldr	r7, [sp, #20]
 801938c:	4b9a      	ldr	r3, [pc, #616]	@ (80195f8 <_dtoa_r+0x2d8>)
 801938e:	bfbc      	itt	lt
 8019390:	2201      	movlt	r2, #1
 8019392:	6032      	strlt	r2, [r6, #0]
 8019394:	43bb      	bics	r3, r7
 8019396:	d112      	bne.n	80193be <_dtoa_r+0x9e>
 8019398:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801939a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801939e:	6013      	str	r3, [r2, #0]
 80193a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80193a4:	4323      	orrs	r3, r4
 80193a6:	f000 855a 	beq.w	8019e5e <_dtoa_r+0xb3e>
 80193aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80193ac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801960c <_dtoa_r+0x2ec>
 80193b0:	2b00      	cmp	r3, #0
 80193b2:	f000 855c 	beq.w	8019e6e <_dtoa_r+0xb4e>
 80193b6:	f10a 0303 	add.w	r3, sl, #3
 80193ba:	f000 bd56 	b.w	8019e6a <_dtoa_r+0xb4a>
 80193be:	ed9d 7b04 	vldr	d7, [sp, #16]
 80193c2:	2200      	movs	r2, #0
 80193c4:	ec51 0b17 	vmov	r0, r1, d7
 80193c8:	2300      	movs	r3, #0
 80193ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80193ce:	f7e7 fb53 	bl	8000a78 <__aeabi_dcmpeq>
 80193d2:	4680      	mov	r8, r0
 80193d4:	b158      	cbz	r0, 80193ee <_dtoa_r+0xce>
 80193d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80193d8:	2301      	movs	r3, #1
 80193da:	6013      	str	r3, [r2, #0]
 80193dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80193de:	b113      	cbz	r3, 80193e6 <_dtoa_r+0xc6>
 80193e0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80193e2:	4b86      	ldr	r3, [pc, #536]	@ (80195fc <_dtoa_r+0x2dc>)
 80193e4:	6013      	str	r3, [r2, #0]
 80193e6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8019610 <_dtoa_r+0x2f0>
 80193ea:	f000 bd40 	b.w	8019e6e <_dtoa_r+0xb4e>
 80193ee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80193f2:	aa14      	add	r2, sp, #80	@ 0x50
 80193f4:	a915      	add	r1, sp, #84	@ 0x54
 80193f6:	4648      	mov	r0, r9
 80193f8:	f001 fa3e 	bl	801a878 <__d2b>
 80193fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8019400:	9002      	str	r0, [sp, #8]
 8019402:	2e00      	cmp	r6, #0
 8019404:	d078      	beq.n	80194f8 <_dtoa_r+0x1d8>
 8019406:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019408:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801940c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019410:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019414:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8019418:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801941c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8019420:	4619      	mov	r1, r3
 8019422:	2200      	movs	r2, #0
 8019424:	4b76      	ldr	r3, [pc, #472]	@ (8019600 <_dtoa_r+0x2e0>)
 8019426:	f7e6 ff07 	bl	8000238 <__aeabi_dsub>
 801942a:	a36b      	add	r3, pc, #428	@ (adr r3, 80195d8 <_dtoa_r+0x2b8>)
 801942c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019430:	f7e7 f8ba 	bl	80005a8 <__aeabi_dmul>
 8019434:	a36a      	add	r3, pc, #424	@ (adr r3, 80195e0 <_dtoa_r+0x2c0>)
 8019436:	e9d3 2300 	ldrd	r2, r3, [r3]
 801943a:	f7e6 feff 	bl	800023c <__adddf3>
 801943e:	4604      	mov	r4, r0
 8019440:	4630      	mov	r0, r6
 8019442:	460d      	mov	r5, r1
 8019444:	f7e7 f846 	bl	80004d4 <__aeabi_i2d>
 8019448:	a367      	add	r3, pc, #412	@ (adr r3, 80195e8 <_dtoa_r+0x2c8>)
 801944a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801944e:	f7e7 f8ab 	bl	80005a8 <__aeabi_dmul>
 8019452:	4602      	mov	r2, r0
 8019454:	460b      	mov	r3, r1
 8019456:	4620      	mov	r0, r4
 8019458:	4629      	mov	r1, r5
 801945a:	f7e6 feef 	bl	800023c <__adddf3>
 801945e:	4604      	mov	r4, r0
 8019460:	460d      	mov	r5, r1
 8019462:	f7e7 fb51 	bl	8000b08 <__aeabi_d2iz>
 8019466:	2200      	movs	r2, #0
 8019468:	4607      	mov	r7, r0
 801946a:	2300      	movs	r3, #0
 801946c:	4620      	mov	r0, r4
 801946e:	4629      	mov	r1, r5
 8019470:	f7e7 fb0c 	bl	8000a8c <__aeabi_dcmplt>
 8019474:	b140      	cbz	r0, 8019488 <_dtoa_r+0x168>
 8019476:	4638      	mov	r0, r7
 8019478:	f7e7 f82c 	bl	80004d4 <__aeabi_i2d>
 801947c:	4622      	mov	r2, r4
 801947e:	462b      	mov	r3, r5
 8019480:	f7e7 fafa 	bl	8000a78 <__aeabi_dcmpeq>
 8019484:	b900      	cbnz	r0, 8019488 <_dtoa_r+0x168>
 8019486:	3f01      	subs	r7, #1
 8019488:	2f16      	cmp	r7, #22
 801948a:	d852      	bhi.n	8019532 <_dtoa_r+0x212>
 801948c:	4b5d      	ldr	r3, [pc, #372]	@ (8019604 <_dtoa_r+0x2e4>)
 801948e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019496:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801949a:	f7e7 faf7 	bl	8000a8c <__aeabi_dcmplt>
 801949e:	2800      	cmp	r0, #0
 80194a0:	d049      	beq.n	8019536 <_dtoa_r+0x216>
 80194a2:	3f01      	subs	r7, #1
 80194a4:	2300      	movs	r3, #0
 80194a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80194a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80194aa:	1b9b      	subs	r3, r3, r6
 80194ac:	1e5a      	subs	r2, r3, #1
 80194ae:	bf45      	ittet	mi
 80194b0:	f1c3 0301 	rsbmi	r3, r3, #1
 80194b4:	9300      	strmi	r3, [sp, #0]
 80194b6:	2300      	movpl	r3, #0
 80194b8:	2300      	movmi	r3, #0
 80194ba:	9206      	str	r2, [sp, #24]
 80194bc:	bf54      	ite	pl
 80194be:	9300      	strpl	r3, [sp, #0]
 80194c0:	9306      	strmi	r3, [sp, #24]
 80194c2:	2f00      	cmp	r7, #0
 80194c4:	db39      	blt.n	801953a <_dtoa_r+0x21a>
 80194c6:	9b06      	ldr	r3, [sp, #24]
 80194c8:	970d      	str	r7, [sp, #52]	@ 0x34
 80194ca:	443b      	add	r3, r7
 80194cc:	9306      	str	r3, [sp, #24]
 80194ce:	2300      	movs	r3, #0
 80194d0:	9308      	str	r3, [sp, #32]
 80194d2:	9b07      	ldr	r3, [sp, #28]
 80194d4:	2b09      	cmp	r3, #9
 80194d6:	d863      	bhi.n	80195a0 <_dtoa_r+0x280>
 80194d8:	2b05      	cmp	r3, #5
 80194da:	bfc4      	itt	gt
 80194dc:	3b04      	subgt	r3, #4
 80194de:	9307      	strgt	r3, [sp, #28]
 80194e0:	9b07      	ldr	r3, [sp, #28]
 80194e2:	f1a3 0302 	sub.w	r3, r3, #2
 80194e6:	bfcc      	ite	gt
 80194e8:	2400      	movgt	r4, #0
 80194ea:	2401      	movle	r4, #1
 80194ec:	2b03      	cmp	r3, #3
 80194ee:	d863      	bhi.n	80195b8 <_dtoa_r+0x298>
 80194f0:	e8df f003 	tbb	[pc, r3]
 80194f4:	2b375452 	.word	0x2b375452
 80194f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80194fc:	441e      	add	r6, r3
 80194fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8019502:	2b20      	cmp	r3, #32
 8019504:	bfc1      	itttt	gt
 8019506:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801950a:	409f      	lslgt	r7, r3
 801950c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8019510:	fa24 f303 	lsrgt.w	r3, r4, r3
 8019514:	bfd6      	itet	le
 8019516:	f1c3 0320 	rsble	r3, r3, #32
 801951a:	ea47 0003 	orrgt.w	r0, r7, r3
 801951e:	fa04 f003 	lslle.w	r0, r4, r3
 8019522:	f7e6 ffc7 	bl	80004b4 <__aeabi_ui2d>
 8019526:	2201      	movs	r2, #1
 8019528:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801952c:	3e01      	subs	r6, #1
 801952e:	9212      	str	r2, [sp, #72]	@ 0x48
 8019530:	e776      	b.n	8019420 <_dtoa_r+0x100>
 8019532:	2301      	movs	r3, #1
 8019534:	e7b7      	b.n	80194a6 <_dtoa_r+0x186>
 8019536:	9010      	str	r0, [sp, #64]	@ 0x40
 8019538:	e7b6      	b.n	80194a8 <_dtoa_r+0x188>
 801953a:	9b00      	ldr	r3, [sp, #0]
 801953c:	1bdb      	subs	r3, r3, r7
 801953e:	9300      	str	r3, [sp, #0]
 8019540:	427b      	negs	r3, r7
 8019542:	9308      	str	r3, [sp, #32]
 8019544:	2300      	movs	r3, #0
 8019546:	930d      	str	r3, [sp, #52]	@ 0x34
 8019548:	e7c3      	b.n	80194d2 <_dtoa_r+0x1b2>
 801954a:	2301      	movs	r3, #1
 801954c:	9309      	str	r3, [sp, #36]	@ 0x24
 801954e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019550:	eb07 0b03 	add.w	fp, r7, r3
 8019554:	f10b 0301 	add.w	r3, fp, #1
 8019558:	2b01      	cmp	r3, #1
 801955a:	9303      	str	r3, [sp, #12]
 801955c:	bfb8      	it	lt
 801955e:	2301      	movlt	r3, #1
 8019560:	e006      	b.n	8019570 <_dtoa_r+0x250>
 8019562:	2301      	movs	r3, #1
 8019564:	9309      	str	r3, [sp, #36]	@ 0x24
 8019566:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019568:	2b00      	cmp	r3, #0
 801956a:	dd28      	ble.n	80195be <_dtoa_r+0x29e>
 801956c:	469b      	mov	fp, r3
 801956e:	9303      	str	r3, [sp, #12]
 8019570:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8019574:	2100      	movs	r1, #0
 8019576:	2204      	movs	r2, #4
 8019578:	f102 0514 	add.w	r5, r2, #20
 801957c:	429d      	cmp	r5, r3
 801957e:	d926      	bls.n	80195ce <_dtoa_r+0x2ae>
 8019580:	6041      	str	r1, [r0, #4]
 8019582:	4648      	mov	r0, r9
 8019584:	f000 fd9c 	bl	801a0c0 <_Balloc>
 8019588:	4682      	mov	sl, r0
 801958a:	2800      	cmp	r0, #0
 801958c:	d142      	bne.n	8019614 <_dtoa_r+0x2f4>
 801958e:	4b1e      	ldr	r3, [pc, #120]	@ (8019608 <_dtoa_r+0x2e8>)
 8019590:	4602      	mov	r2, r0
 8019592:	f240 11af 	movw	r1, #431	@ 0x1af
 8019596:	e6da      	b.n	801934e <_dtoa_r+0x2e>
 8019598:	2300      	movs	r3, #0
 801959a:	e7e3      	b.n	8019564 <_dtoa_r+0x244>
 801959c:	2300      	movs	r3, #0
 801959e:	e7d5      	b.n	801954c <_dtoa_r+0x22c>
 80195a0:	2401      	movs	r4, #1
 80195a2:	2300      	movs	r3, #0
 80195a4:	9307      	str	r3, [sp, #28]
 80195a6:	9409      	str	r4, [sp, #36]	@ 0x24
 80195a8:	f04f 3bff 	mov.w	fp, #4294967295
 80195ac:	2200      	movs	r2, #0
 80195ae:	f8cd b00c 	str.w	fp, [sp, #12]
 80195b2:	2312      	movs	r3, #18
 80195b4:	920c      	str	r2, [sp, #48]	@ 0x30
 80195b6:	e7db      	b.n	8019570 <_dtoa_r+0x250>
 80195b8:	2301      	movs	r3, #1
 80195ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80195bc:	e7f4      	b.n	80195a8 <_dtoa_r+0x288>
 80195be:	f04f 0b01 	mov.w	fp, #1
 80195c2:	f8cd b00c 	str.w	fp, [sp, #12]
 80195c6:	465b      	mov	r3, fp
 80195c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80195cc:	e7d0      	b.n	8019570 <_dtoa_r+0x250>
 80195ce:	3101      	adds	r1, #1
 80195d0:	0052      	lsls	r2, r2, #1
 80195d2:	e7d1      	b.n	8019578 <_dtoa_r+0x258>
 80195d4:	f3af 8000 	nop.w
 80195d8:	636f4361 	.word	0x636f4361
 80195dc:	3fd287a7 	.word	0x3fd287a7
 80195e0:	8b60c8b3 	.word	0x8b60c8b3
 80195e4:	3fc68a28 	.word	0x3fc68a28
 80195e8:	509f79fb 	.word	0x509f79fb
 80195ec:	3fd34413 	.word	0x3fd34413
 80195f0:	08020866 	.word	0x08020866
 80195f4:	0802087d 	.word	0x0802087d
 80195f8:	7ff00000 	.word	0x7ff00000
 80195fc:	08020831 	.word	0x08020831
 8019600:	3ff80000 	.word	0x3ff80000
 8019604:	08020a30 	.word	0x08020a30
 8019608:	080208d5 	.word	0x080208d5
 801960c:	08020862 	.word	0x08020862
 8019610:	08020830 	.word	0x08020830
 8019614:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019618:	6018      	str	r0, [r3, #0]
 801961a:	9b03      	ldr	r3, [sp, #12]
 801961c:	2b0e      	cmp	r3, #14
 801961e:	f200 80a1 	bhi.w	8019764 <_dtoa_r+0x444>
 8019622:	2c00      	cmp	r4, #0
 8019624:	f000 809e 	beq.w	8019764 <_dtoa_r+0x444>
 8019628:	2f00      	cmp	r7, #0
 801962a:	dd33      	ble.n	8019694 <_dtoa_r+0x374>
 801962c:	4b9c      	ldr	r3, [pc, #624]	@ (80198a0 <_dtoa_r+0x580>)
 801962e:	f007 020f 	and.w	r2, r7, #15
 8019632:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019636:	ed93 7b00 	vldr	d7, [r3]
 801963a:	05f8      	lsls	r0, r7, #23
 801963c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8019640:	ea4f 1427 	mov.w	r4, r7, asr #4
 8019644:	d516      	bpl.n	8019674 <_dtoa_r+0x354>
 8019646:	4b97      	ldr	r3, [pc, #604]	@ (80198a4 <_dtoa_r+0x584>)
 8019648:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801964c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019650:	f7e7 f8d4 	bl	80007fc <__aeabi_ddiv>
 8019654:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019658:	f004 040f 	and.w	r4, r4, #15
 801965c:	2603      	movs	r6, #3
 801965e:	4d91      	ldr	r5, [pc, #580]	@ (80198a4 <_dtoa_r+0x584>)
 8019660:	b954      	cbnz	r4, 8019678 <_dtoa_r+0x358>
 8019662:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019666:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801966a:	f7e7 f8c7 	bl	80007fc <__aeabi_ddiv>
 801966e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019672:	e028      	b.n	80196c6 <_dtoa_r+0x3a6>
 8019674:	2602      	movs	r6, #2
 8019676:	e7f2      	b.n	801965e <_dtoa_r+0x33e>
 8019678:	07e1      	lsls	r1, r4, #31
 801967a:	d508      	bpl.n	801968e <_dtoa_r+0x36e>
 801967c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019680:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019684:	f7e6 ff90 	bl	80005a8 <__aeabi_dmul>
 8019688:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801968c:	3601      	adds	r6, #1
 801968e:	1064      	asrs	r4, r4, #1
 8019690:	3508      	adds	r5, #8
 8019692:	e7e5      	b.n	8019660 <_dtoa_r+0x340>
 8019694:	f000 80af 	beq.w	80197f6 <_dtoa_r+0x4d6>
 8019698:	427c      	negs	r4, r7
 801969a:	4b81      	ldr	r3, [pc, #516]	@ (80198a0 <_dtoa_r+0x580>)
 801969c:	4d81      	ldr	r5, [pc, #516]	@ (80198a4 <_dtoa_r+0x584>)
 801969e:	f004 020f 	and.w	r2, r4, #15
 80196a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80196a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80196ae:	f7e6 ff7b 	bl	80005a8 <__aeabi_dmul>
 80196b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80196b6:	1124      	asrs	r4, r4, #4
 80196b8:	2300      	movs	r3, #0
 80196ba:	2602      	movs	r6, #2
 80196bc:	2c00      	cmp	r4, #0
 80196be:	f040 808f 	bne.w	80197e0 <_dtoa_r+0x4c0>
 80196c2:	2b00      	cmp	r3, #0
 80196c4:	d1d3      	bne.n	801966e <_dtoa_r+0x34e>
 80196c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80196c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80196cc:	2b00      	cmp	r3, #0
 80196ce:	f000 8094 	beq.w	80197fa <_dtoa_r+0x4da>
 80196d2:	4b75      	ldr	r3, [pc, #468]	@ (80198a8 <_dtoa_r+0x588>)
 80196d4:	2200      	movs	r2, #0
 80196d6:	4620      	mov	r0, r4
 80196d8:	4629      	mov	r1, r5
 80196da:	f7e7 f9d7 	bl	8000a8c <__aeabi_dcmplt>
 80196de:	2800      	cmp	r0, #0
 80196e0:	f000 808b 	beq.w	80197fa <_dtoa_r+0x4da>
 80196e4:	9b03      	ldr	r3, [sp, #12]
 80196e6:	2b00      	cmp	r3, #0
 80196e8:	f000 8087 	beq.w	80197fa <_dtoa_r+0x4da>
 80196ec:	f1bb 0f00 	cmp.w	fp, #0
 80196f0:	dd34      	ble.n	801975c <_dtoa_r+0x43c>
 80196f2:	4620      	mov	r0, r4
 80196f4:	4b6d      	ldr	r3, [pc, #436]	@ (80198ac <_dtoa_r+0x58c>)
 80196f6:	2200      	movs	r2, #0
 80196f8:	4629      	mov	r1, r5
 80196fa:	f7e6 ff55 	bl	80005a8 <__aeabi_dmul>
 80196fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019702:	f107 38ff 	add.w	r8, r7, #4294967295
 8019706:	3601      	adds	r6, #1
 8019708:	465c      	mov	r4, fp
 801970a:	4630      	mov	r0, r6
 801970c:	f7e6 fee2 	bl	80004d4 <__aeabi_i2d>
 8019710:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019714:	f7e6 ff48 	bl	80005a8 <__aeabi_dmul>
 8019718:	4b65      	ldr	r3, [pc, #404]	@ (80198b0 <_dtoa_r+0x590>)
 801971a:	2200      	movs	r2, #0
 801971c:	f7e6 fd8e 	bl	800023c <__adddf3>
 8019720:	4605      	mov	r5, r0
 8019722:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8019726:	2c00      	cmp	r4, #0
 8019728:	d16a      	bne.n	8019800 <_dtoa_r+0x4e0>
 801972a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801972e:	4b61      	ldr	r3, [pc, #388]	@ (80198b4 <_dtoa_r+0x594>)
 8019730:	2200      	movs	r2, #0
 8019732:	f7e6 fd81 	bl	8000238 <__aeabi_dsub>
 8019736:	4602      	mov	r2, r0
 8019738:	460b      	mov	r3, r1
 801973a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801973e:	462a      	mov	r2, r5
 8019740:	4633      	mov	r3, r6
 8019742:	f7e7 f9c1 	bl	8000ac8 <__aeabi_dcmpgt>
 8019746:	2800      	cmp	r0, #0
 8019748:	f040 8298 	bne.w	8019c7c <_dtoa_r+0x95c>
 801974c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019750:	462a      	mov	r2, r5
 8019752:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8019756:	f7e7 f999 	bl	8000a8c <__aeabi_dcmplt>
 801975a:	bb38      	cbnz	r0, 80197ac <_dtoa_r+0x48c>
 801975c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8019760:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8019764:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8019766:	2b00      	cmp	r3, #0
 8019768:	f2c0 8157 	blt.w	8019a1a <_dtoa_r+0x6fa>
 801976c:	2f0e      	cmp	r7, #14
 801976e:	f300 8154 	bgt.w	8019a1a <_dtoa_r+0x6fa>
 8019772:	4b4b      	ldr	r3, [pc, #300]	@ (80198a0 <_dtoa_r+0x580>)
 8019774:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019778:	ed93 7b00 	vldr	d7, [r3]
 801977c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801977e:	2b00      	cmp	r3, #0
 8019780:	ed8d 7b00 	vstr	d7, [sp]
 8019784:	f280 80e5 	bge.w	8019952 <_dtoa_r+0x632>
 8019788:	9b03      	ldr	r3, [sp, #12]
 801978a:	2b00      	cmp	r3, #0
 801978c:	f300 80e1 	bgt.w	8019952 <_dtoa_r+0x632>
 8019790:	d10c      	bne.n	80197ac <_dtoa_r+0x48c>
 8019792:	4b48      	ldr	r3, [pc, #288]	@ (80198b4 <_dtoa_r+0x594>)
 8019794:	2200      	movs	r2, #0
 8019796:	ec51 0b17 	vmov	r0, r1, d7
 801979a:	f7e6 ff05 	bl	80005a8 <__aeabi_dmul>
 801979e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80197a2:	f7e7 f987 	bl	8000ab4 <__aeabi_dcmpge>
 80197a6:	2800      	cmp	r0, #0
 80197a8:	f000 8266 	beq.w	8019c78 <_dtoa_r+0x958>
 80197ac:	2400      	movs	r4, #0
 80197ae:	4625      	mov	r5, r4
 80197b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80197b2:	4656      	mov	r6, sl
 80197b4:	ea6f 0803 	mvn.w	r8, r3
 80197b8:	2700      	movs	r7, #0
 80197ba:	4621      	mov	r1, r4
 80197bc:	4648      	mov	r0, r9
 80197be:	f000 fcbf 	bl	801a140 <_Bfree>
 80197c2:	2d00      	cmp	r5, #0
 80197c4:	f000 80bd 	beq.w	8019942 <_dtoa_r+0x622>
 80197c8:	b12f      	cbz	r7, 80197d6 <_dtoa_r+0x4b6>
 80197ca:	42af      	cmp	r7, r5
 80197cc:	d003      	beq.n	80197d6 <_dtoa_r+0x4b6>
 80197ce:	4639      	mov	r1, r7
 80197d0:	4648      	mov	r0, r9
 80197d2:	f000 fcb5 	bl	801a140 <_Bfree>
 80197d6:	4629      	mov	r1, r5
 80197d8:	4648      	mov	r0, r9
 80197da:	f000 fcb1 	bl	801a140 <_Bfree>
 80197de:	e0b0      	b.n	8019942 <_dtoa_r+0x622>
 80197e0:	07e2      	lsls	r2, r4, #31
 80197e2:	d505      	bpl.n	80197f0 <_dtoa_r+0x4d0>
 80197e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80197e8:	f7e6 fede 	bl	80005a8 <__aeabi_dmul>
 80197ec:	3601      	adds	r6, #1
 80197ee:	2301      	movs	r3, #1
 80197f0:	1064      	asrs	r4, r4, #1
 80197f2:	3508      	adds	r5, #8
 80197f4:	e762      	b.n	80196bc <_dtoa_r+0x39c>
 80197f6:	2602      	movs	r6, #2
 80197f8:	e765      	b.n	80196c6 <_dtoa_r+0x3a6>
 80197fa:	9c03      	ldr	r4, [sp, #12]
 80197fc:	46b8      	mov	r8, r7
 80197fe:	e784      	b.n	801970a <_dtoa_r+0x3ea>
 8019800:	4b27      	ldr	r3, [pc, #156]	@ (80198a0 <_dtoa_r+0x580>)
 8019802:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019804:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8019808:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801980c:	4454      	add	r4, sl
 801980e:	2900      	cmp	r1, #0
 8019810:	d054      	beq.n	80198bc <_dtoa_r+0x59c>
 8019812:	4929      	ldr	r1, [pc, #164]	@ (80198b8 <_dtoa_r+0x598>)
 8019814:	2000      	movs	r0, #0
 8019816:	f7e6 fff1 	bl	80007fc <__aeabi_ddiv>
 801981a:	4633      	mov	r3, r6
 801981c:	462a      	mov	r2, r5
 801981e:	f7e6 fd0b 	bl	8000238 <__aeabi_dsub>
 8019822:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019826:	4656      	mov	r6, sl
 8019828:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801982c:	f7e7 f96c 	bl	8000b08 <__aeabi_d2iz>
 8019830:	4605      	mov	r5, r0
 8019832:	f7e6 fe4f 	bl	80004d4 <__aeabi_i2d>
 8019836:	4602      	mov	r2, r0
 8019838:	460b      	mov	r3, r1
 801983a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801983e:	f7e6 fcfb 	bl	8000238 <__aeabi_dsub>
 8019842:	3530      	adds	r5, #48	@ 0x30
 8019844:	4602      	mov	r2, r0
 8019846:	460b      	mov	r3, r1
 8019848:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801984c:	f806 5b01 	strb.w	r5, [r6], #1
 8019850:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019854:	f7e7 f91a 	bl	8000a8c <__aeabi_dcmplt>
 8019858:	2800      	cmp	r0, #0
 801985a:	d172      	bne.n	8019942 <_dtoa_r+0x622>
 801985c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019860:	4911      	ldr	r1, [pc, #68]	@ (80198a8 <_dtoa_r+0x588>)
 8019862:	2000      	movs	r0, #0
 8019864:	f7e6 fce8 	bl	8000238 <__aeabi_dsub>
 8019868:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801986c:	f7e7 f90e 	bl	8000a8c <__aeabi_dcmplt>
 8019870:	2800      	cmp	r0, #0
 8019872:	f040 80b4 	bne.w	80199de <_dtoa_r+0x6be>
 8019876:	42a6      	cmp	r6, r4
 8019878:	f43f af70 	beq.w	801975c <_dtoa_r+0x43c>
 801987c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019880:	4b0a      	ldr	r3, [pc, #40]	@ (80198ac <_dtoa_r+0x58c>)
 8019882:	2200      	movs	r2, #0
 8019884:	f7e6 fe90 	bl	80005a8 <__aeabi_dmul>
 8019888:	4b08      	ldr	r3, [pc, #32]	@ (80198ac <_dtoa_r+0x58c>)
 801988a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801988e:	2200      	movs	r2, #0
 8019890:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019894:	f7e6 fe88 	bl	80005a8 <__aeabi_dmul>
 8019898:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801989c:	e7c4      	b.n	8019828 <_dtoa_r+0x508>
 801989e:	bf00      	nop
 80198a0:	08020a30 	.word	0x08020a30
 80198a4:	08020a08 	.word	0x08020a08
 80198a8:	3ff00000 	.word	0x3ff00000
 80198ac:	40240000 	.word	0x40240000
 80198b0:	401c0000 	.word	0x401c0000
 80198b4:	40140000 	.word	0x40140000
 80198b8:	3fe00000 	.word	0x3fe00000
 80198bc:	4631      	mov	r1, r6
 80198be:	4628      	mov	r0, r5
 80198c0:	f7e6 fe72 	bl	80005a8 <__aeabi_dmul>
 80198c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80198c8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80198ca:	4656      	mov	r6, sl
 80198cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80198d0:	f7e7 f91a 	bl	8000b08 <__aeabi_d2iz>
 80198d4:	4605      	mov	r5, r0
 80198d6:	f7e6 fdfd 	bl	80004d4 <__aeabi_i2d>
 80198da:	4602      	mov	r2, r0
 80198dc:	460b      	mov	r3, r1
 80198de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80198e2:	f7e6 fca9 	bl	8000238 <__aeabi_dsub>
 80198e6:	3530      	adds	r5, #48	@ 0x30
 80198e8:	f806 5b01 	strb.w	r5, [r6], #1
 80198ec:	4602      	mov	r2, r0
 80198ee:	460b      	mov	r3, r1
 80198f0:	42a6      	cmp	r6, r4
 80198f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80198f6:	f04f 0200 	mov.w	r2, #0
 80198fa:	d124      	bne.n	8019946 <_dtoa_r+0x626>
 80198fc:	4baf      	ldr	r3, [pc, #700]	@ (8019bbc <_dtoa_r+0x89c>)
 80198fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019902:	f7e6 fc9b 	bl	800023c <__adddf3>
 8019906:	4602      	mov	r2, r0
 8019908:	460b      	mov	r3, r1
 801990a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801990e:	f7e7 f8db 	bl	8000ac8 <__aeabi_dcmpgt>
 8019912:	2800      	cmp	r0, #0
 8019914:	d163      	bne.n	80199de <_dtoa_r+0x6be>
 8019916:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801991a:	49a8      	ldr	r1, [pc, #672]	@ (8019bbc <_dtoa_r+0x89c>)
 801991c:	2000      	movs	r0, #0
 801991e:	f7e6 fc8b 	bl	8000238 <__aeabi_dsub>
 8019922:	4602      	mov	r2, r0
 8019924:	460b      	mov	r3, r1
 8019926:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801992a:	f7e7 f8af 	bl	8000a8c <__aeabi_dcmplt>
 801992e:	2800      	cmp	r0, #0
 8019930:	f43f af14 	beq.w	801975c <_dtoa_r+0x43c>
 8019934:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8019936:	1e73      	subs	r3, r6, #1
 8019938:	9313      	str	r3, [sp, #76]	@ 0x4c
 801993a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801993e:	2b30      	cmp	r3, #48	@ 0x30
 8019940:	d0f8      	beq.n	8019934 <_dtoa_r+0x614>
 8019942:	4647      	mov	r7, r8
 8019944:	e03b      	b.n	80199be <_dtoa_r+0x69e>
 8019946:	4b9e      	ldr	r3, [pc, #632]	@ (8019bc0 <_dtoa_r+0x8a0>)
 8019948:	f7e6 fe2e 	bl	80005a8 <__aeabi_dmul>
 801994c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019950:	e7bc      	b.n	80198cc <_dtoa_r+0x5ac>
 8019952:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8019956:	4656      	mov	r6, sl
 8019958:	e9dd 2300 	ldrd	r2, r3, [sp]
 801995c:	4620      	mov	r0, r4
 801995e:	4629      	mov	r1, r5
 8019960:	f7e6 ff4c 	bl	80007fc <__aeabi_ddiv>
 8019964:	f7e7 f8d0 	bl	8000b08 <__aeabi_d2iz>
 8019968:	4680      	mov	r8, r0
 801996a:	f7e6 fdb3 	bl	80004d4 <__aeabi_i2d>
 801996e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019972:	f7e6 fe19 	bl	80005a8 <__aeabi_dmul>
 8019976:	4602      	mov	r2, r0
 8019978:	460b      	mov	r3, r1
 801997a:	4620      	mov	r0, r4
 801997c:	4629      	mov	r1, r5
 801997e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8019982:	f7e6 fc59 	bl	8000238 <__aeabi_dsub>
 8019986:	f806 4b01 	strb.w	r4, [r6], #1
 801998a:	9d03      	ldr	r5, [sp, #12]
 801998c:	eba6 040a 	sub.w	r4, r6, sl
 8019990:	42a5      	cmp	r5, r4
 8019992:	4602      	mov	r2, r0
 8019994:	460b      	mov	r3, r1
 8019996:	d133      	bne.n	8019a00 <_dtoa_r+0x6e0>
 8019998:	f7e6 fc50 	bl	800023c <__adddf3>
 801999c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80199a0:	4604      	mov	r4, r0
 80199a2:	460d      	mov	r5, r1
 80199a4:	f7e7 f890 	bl	8000ac8 <__aeabi_dcmpgt>
 80199a8:	b9c0      	cbnz	r0, 80199dc <_dtoa_r+0x6bc>
 80199aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80199ae:	4620      	mov	r0, r4
 80199b0:	4629      	mov	r1, r5
 80199b2:	f7e7 f861 	bl	8000a78 <__aeabi_dcmpeq>
 80199b6:	b110      	cbz	r0, 80199be <_dtoa_r+0x69e>
 80199b8:	f018 0f01 	tst.w	r8, #1
 80199bc:	d10e      	bne.n	80199dc <_dtoa_r+0x6bc>
 80199be:	9902      	ldr	r1, [sp, #8]
 80199c0:	4648      	mov	r0, r9
 80199c2:	f000 fbbd 	bl	801a140 <_Bfree>
 80199c6:	2300      	movs	r3, #0
 80199c8:	7033      	strb	r3, [r6, #0]
 80199ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80199cc:	3701      	adds	r7, #1
 80199ce:	601f      	str	r7, [r3, #0]
 80199d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80199d2:	2b00      	cmp	r3, #0
 80199d4:	f000 824b 	beq.w	8019e6e <_dtoa_r+0xb4e>
 80199d8:	601e      	str	r6, [r3, #0]
 80199da:	e248      	b.n	8019e6e <_dtoa_r+0xb4e>
 80199dc:	46b8      	mov	r8, r7
 80199de:	4633      	mov	r3, r6
 80199e0:	461e      	mov	r6, r3
 80199e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80199e6:	2a39      	cmp	r2, #57	@ 0x39
 80199e8:	d106      	bne.n	80199f8 <_dtoa_r+0x6d8>
 80199ea:	459a      	cmp	sl, r3
 80199ec:	d1f8      	bne.n	80199e0 <_dtoa_r+0x6c0>
 80199ee:	2230      	movs	r2, #48	@ 0x30
 80199f0:	f108 0801 	add.w	r8, r8, #1
 80199f4:	f88a 2000 	strb.w	r2, [sl]
 80199f8:	781a      	ldrb	r2, [r3, #0]
 80199fa:	3201      	adds	r2, #1
 80199fc:	701a      	strb	r2, [r3, #0]
 80199fe:	e7a0      	b.n	8019942 <_dtoa_r+0x622>
 8019a00:	4b6f      	ldr	r3, [pc, #444]	@ (8019bc0 <_dtoa_r+0x8a0>)
 8019a02:	2200      	movs	r2, #0
 8019a04:	f7e6 fdd0 	bl	80005a8 <__aeabi_dmul>
 8019a08:	2200      	movs	r2, #0
 8019a0a:	2300      	movs	r3, #0
 8019a0c:	4604      	mov	r4, r0
 8019a0e:	460d      	mov	r5, r1
 8019a10:	f7e7 f832 	bl	8000a78 <__aeabi_dcmpeq>
 8019a14:	2800      	cmp	r0, #0
 8019a16:	d09f      	beq.n	8019958 <_dtoa_r+0x638>
 8019a18:	e7d1      	b.n	80199be <_dtoa_r+0x69e>
 8019a1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019a1c:	2a00      	cmp	r2, #0
 8019a1e:	f000 80ea 	beq.w	8019bf6 <_dtoa_r+0x8d6>
 8019a22:	9a07      	ldr	r2, [sp, #28]
 8019a24:	2a01      	cmp	r2, #1
 8019a26:	f300 80cd 	bgt.w	8019bc4 <_dtoa_r+0x8a4>
 8019a2a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8019a2c:	2a00      	cmp	r2, #0
 8019a2e:	f000 80c1 	beq.w	8019bb4 <_dtoa_r+0x894>
 8019a32:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8019a36:	9c08      	ldr	r4, [sp, #32]
 8019a38:	9e00      	ldr	r6, [sp, #0]
 8019a3a:	9a00      	ldr	r2, [sp, #0]
 8019a3c:	441a      	add	r2, r3
 8019a3e:	9200      	str	r2, [sp, #0]
 8019a40:	9a06      	ldr	r2, [sp, #24]
 8019a42:	2101      	movs	r1, #1
 8019a44:	441a      	add	r2, r3
 8019a46:	4648      	mov	r0, r9
 8019a48:	9206      	str	r2, [sp, #24]
 8019a4a:	f000 fc77 	bl	801a33c <__i2b>
 8019a4e:	4605      	mov	r5, r0
 8019a50:	b166      	cbz	r6, 8019a6c <_dtoa_r+0x74c>
 8019a52:	9b06      	ldr	r3, [sp, #24]
 8019a54:	2b00      	cmp	r3, #0
 8019a56:	dd09      	ble.n	8019a6c <_dtoa_r+0x74c>
 8019a58:	42b3      	cmp	r3, r6
 8019a5a:	9a00      	ldr	r2, [sp, #0]
 8019a5c:	bfa8      	it	ge
 8019a5e:	4633      	movge	r3, r6
 8019a60:	1ad2      	subs	r2, r2, r3
 8019a62:	9200      	str	r2, [sp, #0]
 8019a64:	9a06      	ldr	r2, [sp, #24]
 8019a66:	1af6      	subs	r6, r6, r3
 8019a68:	1ad3      	subs	r3, r2, r3
 8019a6a:	9306      	str	r3, [sp, #24]
 8019a6c:	9b08      	ldr	r3, [sp, #32]
 8019a6e:	b30b      	cbz	r3, 8019ab4 <_dtoa_r+0x794>
 8019a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019a72:	2b00      	cmp	r3, #0
 8019a74:	f000 80c6 	beq.w	8019c04 <_dtoa_r+0x8e4>
 8019a78:	2c00      	cmp	r4, #0
 8019a7a:	f000 80c0 	beq.w	8019bfe <_dtoa_r+0x8de>
 8019a7e:	4629      	mov	r1, r5
 8019a80:	4622      	mov	r2, r4
 8019a82:	4648      	mov	r0, r9
 8019a84:	f000 fd12 	bl	801a4ac <__pow5mult>
 8019a88:	9a02      	ldr	r2, [sp, #8]
 8019a8a:	4601      	mov	r1, r0
 8019a8c:	4605      	mov	r5, r0
 8019a8e:	4648      	mov	r0, r9
 8019a90:	f000 fc6a 	bl	801a368 <__multiply>
 8019a94:	9902      	ldr	r1, [sp, #8]
 8019a96:	4680      	mov	r8, r0
 8019a98:	4648      	mov	r0, r9
 8019a9a:	f000 fb51 	bl	801a140 <_Bfree>
 8019a9e:	9b08      	ldr	r3, [sp, #32]
 8019aa0:	1b1b      	subs	r3, r3, r4
 8019aa2:	9308      	str	r3, [sp, #32]
 8019aa4:	f000 80b1 	beq.w	8019c0a <_dtoa_r+0x8ea>
 8019aa8:	9a08      	ldr	r2, [sp, #32]
 8019aaa:	4641      	mov	r1, r8
 8019aac:	4648      	mov	r0, r9
 8019aae:	f000 fcfd 	bl	801a4ac <__pow5mult>
 8019ab2:	9002      	str	r0, [sp, #8]
 8019ab4:	2101      	movs	r1, #1
 8019ab6:	4648      	mov	r0, r9
 8019ab8:	f000 fc40 	bl	801a33c <__i2b>
 8019abc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019abe:	4604      	mov	r4, r0
 8019ac0:	2b00      	cmp	r3, #0
 8019ac2:	f000 81d8 	beq.w	8019e76 <_dtoa_r+0xb56>
 8019ac6:	461a      	mov	r2, r3
 8019ac8:	4601      	mov	r1, r0
 8019aca:	4648      	mov	r0, r9
 8019acc:	f000 fcee 	bl	801a4ac <__pow5mult>
 8019ad0:	9b07      	ldr	r3, [sp, #28]
 8019ad2:	2b01      	cmp	r3, #1
 8019ad4:	4604      	mov	r4, r0
 8019ad6:	f300 809f 	bgt.w	8019c18 <_dtoa_r+0x8f8>
 8019ada:	9b04      	ldr	r3, [sp, #16]
 8019adc:	2b00      	cmp	r3, #0
 8019ade:	f040 8097 	bne.w	8019c10 <_dtoa_r+0x8f0>
 8019ae2:	9b05      	ldr	r3, [sp, #20]
 8019ae4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019ae8:	2b00      	cmp	r3, #0
 8019aea:	f040 8093 	bne.w	8019c14 <_dtoa_r+0x8f4>
 8019aee:	9b05      	ldr	r3, [sp, #20]
 8019af0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019af4:	0d1b      	lsrs	r3, r3, #20
 8019af6:	051b      	lsls	r3, r3, #20
 8019af8:	b133      	cbz	r3, 8019b08 <_dtoa_r+0x7e8>
 8019afa:	9b00      	ldr	r3, [sp, #0]
 8019afc:	3301      	adds	r3, #1
 8019afe:	9300      	str	r3, [sp, #0]
 8019b00:	9b06      	ldr	r3, [sp, #24]
 8019b02:	3301      	adds	r3, #1
 8019b04:	9306      	str	r3, [sp, #24]
 8019b06:	2301      	movs	r3, #1
 8019b08:	9308      	str	r3, [sp, #32]
 8019b0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019b0c:	2b00      	cmp	r3, #0
 8019b0e:	f000 81b8 	beq.w	8019e82 <_dtoa_r+0xb62>
 8019b12:	6923      	ldr	r3, [r4, #16]
 8019b14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8019b18:	6918      	ldr	r0, [r3, #16]
 8019b1a:	f000 fbc3 	bl	801a2a4 <__hi0bits>
 8019b1e:	f1c0 0020 	rsb	r0, r0, #32
 8019b22:	9b06      	ldr	r3, [sp, #24]
 8019b24:	4418      	add	r0, r3
 8019b26:	f010 001f 	ands.w	r0, r0, #31
 8019b2a:	f000 8082 	beq.w	8019c32 <_dtoa_r+0x912>
 8019b2e:	f1c0 0320 	rsb	r3, r0, #32
 8019b32:	2b04      	cmp	r3, #4
 8019b34:	dd73      	ble.n	8019c1e <_dtoa_r+0x8fe>
 8019b36:	9b00      	ldr	r3, [sp, #0]
 8019b38:	f1c0 001c 	rsb	r0, r0, #28
 8019b3c:	4403      	add	r3, r0
 8019b3e:	9300      	str	r3, [sp, #0]
 8019b40:	9b06      	ldr	r3, [sp, #24]
 8019b42:	4403      	add	r3, r0
 8019b44:	4406      	add	r6, r0
 8019b46:	9306      	str	r3, [sp, #24]
 8019b48:	9b00      	ldr	r3, [sp, #0]
 8019b4a:	2b00      	cmp	r3, #0
 8019b4c:	dd05      	ble.n	8019b5a <_dtoa_r+0x83a>
 8019b4e:	9902      	ldr	r1, [sp, #8]
 8019b50:	461a      	mov	r2, r3
 8019b52:	4648      	mov	r0, r9
 8019b54:	f000 fd04 	bl	801a560 <__lshift>
 8019b58:	9002      	str	r0, [sp, #8]
 8019b5a:	9b06      	ldr	r3, [sp, #24]
 8019b5c:	2b00      	cmp	r3, #0
 8019b5e:	dd05      	ble.n	8019b6c <_dtoa_r+0x84c>
 8019b60:	4621      	mov	r1, r4
 8019b62:	461a      	mov	r2, r3
 8019b64:	4648      	mov	r0, r9
 8019b66:	f000 fcfb 	bl	801a560 <__lshift>
 8019b6a:	4604      	mov	r4, r0
 8019b6c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019b6e:	2b00      	cmp	r3, #0
 8019b70:	d061      	beq.n	8019c36 <_dtoa_r+0x916>
 8019b72:	9802      	ldr	r0, [sp, #8]
 8019b74:	4621      	mov	r1, r4
 8019b76:	f000 fd5f 	bl	801a638 <__mcmp>
 8019b7a:	2800      	cmp	r0, #0
 8019b7c:	da5b      	bge.n	8019c36 <_dtoa_r+0x916>
 8019b7e:	2300      	movs	r3, #0
 8019b80:	9902      	ldr	r1, [sp, #8]
 8019b82:	220a      	movs	r2, #10
 8019b84:	4648      	mov	r0, r9
 8019b86:	f000 fafd 	bl	801a184 <__multadd>
 8019b8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019b8c:	9002      	str	r0, [sp, #8]
 8019b8e:	f107 38ff 	add.w	r8, r7, #4294967295
 8019b92:	2b00      	cmp	r3, #0
 8019b94:	f000 8177 	beq.w	8019e86 <_dtoa_r+0xb66>
 8019b98:	4629      	mov	r1, r5
 8019b9a:	2300      	movs	r3, #0
 8019b9c:	220a      	movs	r2, #10
 8019b9e:	4648      	mov	r0, r9
 8019ba0:	f000 faf0 	bl	801a184 <__multadd>
 8019ba4:	f1bb 0f00 	cmp.w	fp, #0
 8019ba8:	4605      	mov	r5, r0
 8019baa:	dc6f      	bgt.n	8019c8c <_dtoa_r+0x96c>
 8019bac:	9b07      	ldr	r3, [sp, #28]
 8019bae:	2b02      	cmp	r3, #2
 8019bb0:	dc49      	bgt.n	8019c46 <_dtoa_r+0x926>
 8019bb2:	e06b      	b.n	8019c8c <_dtoa_r+0x96c>
 8019bb4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019bb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8019bba:	e73c      	b.n	8019a36 <_dtoa_r+0x716>
 8019bbc:	3fe00000 	.word	0x3fe00000
 8019bc0:	40240000 	.word	0x40240000
 8019bc4:	9b03      	ldr	r3, [sp, #12]
 8019bc6:	1e5c      	subs	r4, r3, #1
 8019bc8:	9b08      	ldr	r3, [sp, #32]
 8019bca:	42a3      	cmp	r3, r4
 8019bcc:	db09      	blt.n	8019be2 <_dtoa_r+0x8c2>
 8019bce:	1b1c      	subs	r4, r3, r4
 8019bd0:	9b03      	ldr	r3, [sp, #12]
 8019bd2:	2b00      	cmp	r3, #0
 8019bd4:	f6bf af30 	bge.w	8019a38 <_dtoa_r+0x718>
 8019bd8:	9b00      	ldr	r3, [sp, #0]
 8019bda:	9a03      	ldr	r2, [sp, #12]
 8019bdc:	1a9e      	subs	r6, r3, r2
 8019bde:	2300      	movs	r3, #0
 8019be0:	e72b      	b.n	8019a3a <_dtoa_r+0x71a>
 8019be2:	9b08      	ldr	r3, [sp, #32]
 8019be4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019be6:	9408      	str	r4, [sp, #32]
 8019be8:	1ae3      	subs	r3, r4, r3
 8019bea:	441a      	add	r2, r3
 8019bec:	9e00      	ldr	r6, [sp, #0]
 8019bee:	9b03      	ldr	r3, [sp, #12]
 8019bf0:	920d      	str	r2, [sp, #52]	@ 0x34
 8019bf2:	2400      	movs	r4, #0
 8019bf4:	e721      	b.n	8019a3a <_dtoa_r+0x71a>
 8019bf6:	9c08      	ldr	r4, [sp, #32]
 8019bf8:	9e00      	ldr	r6, [sp, #0]
 8019bfa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8019bfc:	e728      	b.n	8019a50 <_dtoa_r+0x730>
 8019bfe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8019c02:	e751      	b.n	8019aa8 <_dtoa_r+0x788>
 8019c04:	9a08      	ldr	r2, [sp, #32]
 8019c06:	9902      	ldr	r1, [sp, #8]
 8019c08:	e750      	b.n	8019aac <_dtoa_r+0x78c>
 8019c0a:	f8cd 8008 	str.w	r8, [sp, #8]
 8019c0e:	e751      	b.n	8019ab4 <_dtoa_r+0x794>
 8019c10:	2300      	movs	r3, #0
 8019c12:	e779      	b.n	8019b08 <_dtoa_r+0x7e8>
 8019c14:	9b04      	ldr	r3, [sp, #16]
 8019c16:	e777      	b.n	8019b08 <_dtoa_r+0x7e8>
 8019c18:	2300      	movs	r3, #0
 8019c1a:	9308      	str	r3, [sp, #32]
 8019c1c:	e779      	b.n	8019b12 <_dtoa_r+0x7f2>
 8019c1e:	d093      	beq.n	8019b48 <_dtoa_r+0x828>
 8019c20:	9a00      	ldr	r2, [sp, #0]
 8019c22:	331c      	adds	r3, #28
 8019c24:	441a      	add	r2, r3
 8019c26:	9200      	str	r2, [sp, #0]
 8019c28:	9a06      	ldr	r2, [sp, #24]
 8019c2a:	441a      	add	r2, r3
 8019c2c:	441e      	add	r6, r3
 8019c2e:	9206      	str	r2, [sp, #24]
 8019c30:	e78a      	b.n	8019b48 <_dtoa_r+0x828>
 8019c32:	4603      	mov	r3, r0
 8019c34:	e7f4      	b.n	8019c20 <_dtoa_r+0x900>
 8019c36:	9b03      	ldr	r3, [sp, #12]
 8019c38:	2b00      	cmp	r3, #0
 8019c3a:	46b8      	mov	r8, r7
 8019c3c:	dc20      	bgt.n	8019c80 <_dtoa_r+0x960>
 8019c3e:	469b      	mov	fp, r3
 8019c40:	9b07      	ldr	r3, [sp, #28]
 8019c42:	2b02      	cmp	r3, #2
 8019c44:	dd1e      	ble.n	8019c84 <_dtoa_r+0x964>
 8019c46:	f1bb 0f00 	cmp.w	fp, #0
 8019c4a:	f47f adb1 	bne.w	80197b0 <_dtoa_r+0x490>
 8019c4e:	4621      	mov	r1, r4
 8019c50:	465b      	mov	r3, fp
 8019c52:	2205      	movs	r2, #5
 8019c54:	4648      	mov	r0, r9
 8019c56:	f000 fa95 	bl	801a184 <__multadd>
 8019c5a:	4601      	mov	r1, r0
 8019c5c:	4604      	mov	r4, r0
 8019c5e:	9802      	ldr	r0, [sp, #8]
 8019c60:	f000 fcea 	bl	801a638 <__mcmp>
 8019c64:	2800      	cmp	r0, #0
 8019c66:	f77f ada3 	ble.w	80197b0 <_dtoa_r+0x490>
 8019c6a:	4656      	mov	r6, sl
 8019c6c:	2331      	movs	r3, #49	@ 0x31
 8019c6e:	f806 3b01 	strb.w	r3, [r6], #1
 8019c72:	f108 0801 	add.w	r8, r8, #1
 8019c76:	e59f      	b.n	80197b8 <_dtoa_r+0x498>
 8019c78:	9c03      	ldr	r4, [sp, #12]
 8019c7a:	46b8      	mov	r8, r7
 8019c7c:	4625      	mov	r5, r4
 8019c7e:	e7f4      	b.n	8019c6a <_dtoa_r+0x94a>
 8019c80:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8019c84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019c86:	2b00      	cmp	r3, #0
 8019c88:	f000 8101 	beq.w	8019e8e <_dtoa_r+0xb6e>
 8019c8c:	2e00      	cmp	r6, #0
 8019c8e:	dd05      	ble.n	8019c9c <_dtoa_r+0x97c>
 8019c90:	4629      	mov	r1, r5
 8019c92:	4632      	mov	r2, r6
 8019c94:	4648      	mov	r0, r9
 8019c96:	f000 fc63 	bl	801a560 <__lshift>
 8019c9a:	4605      	mov	r5, r0
 8019c9c:	9b08      	ldr	r3, [sp, #32]
 8019c9e:	2b00      	cmp	r3, #0
 8019ca0:	d05c      	beq.n	8019d5c <_dtoa_r+0xa3c>
 8019ca2:	6869      	ldr	r1, [r5, #4]
 8019ca4:	4648      	mov	r0, r9
 8019ca6:	f000 fa0b 	bl	801a0c0 <_Balloc>
 8019caa:	4606      	mov	r6, r0
 8019cac:	b928      	cbnz	r0, 8019cba <_dtoa_r+0x99a>
 8019cae:	4b82      	ldr	r3, [pc, #520]	@ (8019eb8 <_dtoa_r+0xb98>)
 8019cb0:	4602      	mov	r2, r0
 8019cb2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8019cb6:	f7ff bb4a 	b.w	801934e <_dtoa_r+0x2e>
 8019cba:	692a      	ldr	r2, [r5, #16]
 8019cbc:	3202      	adds	r2, #2
 8019cbe:	0092      	lsls	r2, r2, #2
 8019cc0:	f105 010c 	add.w	r1, r5, #12
 8019cc4:	300c      	adds	r0, #12
 8019cc6:	f7ff fa8e 	bl	80191e6 <memcpy>
 8019cca:	2201      	movs	r2, #1
 8019ccc:	4631      	mov	r1, r6
 8019cce:	4648      	mov	r0, r9
 8019cd0:	f000 fc46 	bl	801a560 <__lshift>
 8019cd4:	f10a 0301 	add.w	r3, sl, #1
 8019cd8:	9300      	str	r3, [sp, #0]
 8019cda:	eb0a 030b 	add.w	r3, sl, fp
 8019cde:	9308      	str	r3, [sp, #32]
 8019ce0:	9b04      	ldr	r3, [sp, #16]
 8019ce2:	f003 0301 	and.w	r3, r3, #1
 8019ce6:	462f      	mov	r7, r5
 8019ce8:	9306      	str	r3, [sp, #24]
 8019cea:	4605      	mov	r5, r0
 8019cec:	9b00      	ldr	r3, [sp, #0]
 8019cee:	9802      	ldr	r0, [sp, #8]
 8019cf0:	4621      	mov	r1, r4
 8019cf2:	f103 3bff 	add.w	fp, r3, #4294967295
 8019cf6:	f7ff fa8b 	bl	8019210 <quorem>
 8019cfa:	4603      	mov	r3, r0
 8019cfc:	3330      	adds	r3, #48	@ 0x30
 8019cfe:	9003      	str	r0, [sp, #12]
 8019d00:	4639      	mov	r1, r7
 8019d02:	9802      	ldr	r0, [sp, #8]
 8019d04:	9309      	str	r3, [sp, #36]	@ 0x24
 8019d06:	f000 fc97 	bl	801a638 <__mcmp>
 8019d0a:	462a      	mov	r2, r5
 8019d0c:	9004      	str	r0, [sp, #16]
 8019d0e:	4621      	mov	r1, r4
 8019d10:	4648      	mov	r0, r9
 8019d12:	f000 fcad 	bl	801a670 <__mdiff>
 8019d16:	68c2      	ldr	r2, [r0, #12]
 8019d18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d1a:	4606      	mov	r6, r0
 8019d1c:	bb02      	cbnz	r2, 8019d60 <_dtoa_r+0xa40>
 8019d1e:	4601      	mov	r1, r0
 8019d20:	9802      	ldr	r0, [sp, #8]
 8019d22:	f000 fc89 	bl	801a638 <__mcmp>
 8019d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d28:	4602      	mov	r2, r0
 8019d2a:	4631      	mov	r1, r6
 8019d2c:	4648      	mov	r0, r9
 8019d2e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019d30:	9309      	str	r3, [sp, #36]	@ 0x24
 8019d32:	f000 fa05 	bl	801a140 <_Bfree>
 8019d36:	9b07      	ldr	r3, [sp, #28]
 8019d38:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8019d3a:	9e00      	ldr	r6, [sp, #0]
 8019d3c:	ea42 0103 	orr.w	r1, r2, r3
 8019d40:	9b06      	ldr	r3, [sp, #24]
 8019d42:	4319      	orrs	r1, r3
 8019d44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d46:	d10d      	bne.n	8019d64 <_dtoa_r+0xa44>
 8019d48:	2b39      	cmp	r3, #57	@ 0x39
 8019d4a:	d027      	beq.n	8019d9c <_dtoa_r+0xa7c>
 8019d4c:	9a04      	ldr	r2, [sp, #16]
 8019d4e:	2a00      	cmp	r2, #0
 8019d50:	dd01      	ble.n	8019d56 <_dtoa_r+0xa36>
 8019d52:	9b03      	ldr	r3, [sp, #12]
 8019d54:	3331      	adds	r3, #49	@ 0x31
 8019d56:	f88b 3000 	strb.w	r3, [fp]
 8019d5a:	e52e      	b.n	80197ba <_dtoa_r+0x49a>
 8019d5c:	4628      	mov	r0, r5
 8019d5e:	e7b9      	b.n	8019cd4 <_dtoa_r+0x9b4>
 8019d60:	2201      	movs	r2, #1
 8019d62:	e7e2      	b.n	8019d2a <_dtoa_r+0xa0a>
 8019d64:	9904      	ldr	r1, [sp, #16]
 8019d66:	2900      	cmp	r1, #0
 8019d68:	db04      	blt.n	8019d74 <_dtoa_r+0xa54>
 8019d6a:	9807      	ldr	r0, [sp, #28]
 8019d6c:	4301      	orrs	r1, r0
 8019d6e:	9806      	ldr	r0, [sp, #24]
 8019d70:	4301      	orrs	r1, r0
 8019d72:	d120      	bne.n	8019db6 <_dtoa_r+0xa96>
 8019d74:	2a00      	cmp	r2, #0
 8019d76:	ddee      	ble.n	8019d56 <_dtoa_r+0xa36>
 8019d78:	9902      	ldr	r1, [sp, #8]
 8019d7a:	9300      	str	r3, [sp, #0]
 8019d7c:	2201      	movs	r2, #1
 8019d7e:	4648      	mov	r0, r9
 8019d80:	f000 fbee 	bl	801a560 <__lshift>
 8019d84:	4621      	mov	r1, r4
 8019d86:	9002      	str	r0, [sp, #8]
 8019d88:	f000 fc56 	bl	801a638 <__mcmp>
 8019d8c:	2800      	cmp	r0, #0
 8019d8e:	9b00      	ldr	r3, [sp, #0]
 8019d90:	dc02      	bgt.n	8019d98 <_dtoa_r+0xa78>
 8019d92:	d1e0      	bne.n	8019d56 <_dtoa_r+0xa36>
 8019d94:	07da      	lsls	r2, r3, #31
 8019d96:	d5de      	bpl.n	8019d56 <_dtoa_r+0xa36>
 8019d98:	2b39      	cmp	r3, #57	@ 0x39
 8019d9a:	d1da      	bne.n	8019d52 <_dtoa_r+0xa32>
 8019d9c:	2339      	movs	r3, #57	@ 0x39
 8019d9e:	f88b 3000 	strb.w	r3, [fp]
 8019da2:	4633      	mov	r3, r6
 8019da4:	461e      	mov	r6, r3
 8019da6:	3b01      	subs	r3, #1
 8019da8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8019dac:	2a39      	cmp	r2, #57	@ 0x39
 8019dae:	d04e      	beq.n	8019e4e <_dtoa_r+0xb2e>
 8019db0:	3201      	adds	r2, #1
 8019db2:	701a      	strb	r2, [r3, #0]
 8019db4:	e501      	b.n	80197ba <_dtoa_r+0x49a>
 8019db6:	2a00      	cmp	r2, #0
 8019db8:	dd03      	ble.n	8019dc2 <_dtoa_r+0xaa2>
 8019dba:	2b39      	cmp	r3, #57	@ 0x39
 8019dbc:	d0ee      	beq.n	8019d9c <_dtoa_r+0xa7c>
 8019dbe:	3301      	adds	r3, #1
 8019dc0:	e7c9      	b.n	8019d56 <_dtoa_r+0xa36>
 8019dc2:	9a00      	ldr	r2, [sp, #0]
 8019dc4:	9908      	ldr	r1, [sp, #32]
 8019dc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8019dca:	428a      	cmp	r2, r1
 8019dcc:	d028      	beq.n	8019e20 <_dtoa_r+0xb00>
 8019dce:	9902      	ldr	r1, [sp, #8]
 8019dd0:	2300      	movs	r3, #0
 8019dd2:	220a      	movs	r2, #10
 8019dd4:	4648      	mov	r0, r9
 8019dd6:	f000 f9d5 	bl	801a184 <__multadd>
 8019dda:	42af      	cmp	r7, r5
 8019ddc:	9002      	str	r0, [sp, #8]
 8019dde:	f04f 0300 	mov.w	r3, #0
 8019de2:	f04f 020a 	mov.w	r2, #10
 8019de6:	4639      	mov	r1, r7
 8019de8:	4648      	mov	r0, r9
 8019dea:	d107      	bne.n	8019dfc <_dtoa_r+0xadc>
 8019dec:	f000 f9ca 	bl	801a184 <__multadd>
 8019df0:	4607      	mov	r7, r0
 8019df2:	4605      	mov	r5, r0
 8019df4:	9b00      	ldr	r3, [sp, #0]
 8019df6:	3301      	adds	r3, #1
 8019df8:	9300      	str	r3, [sp, #0]
 8019dfa:	e777      	b.n	8019cec <_dtoa_r+0x9cc>
 8019dfc:	f000 f9c2 	bl	801a184 <__multadd>
 8019e00:	4629      	mov	r1, r5
 8019e02:	4607      	mov	r7, r0
 8019e04:	2300      	movs	r3, #0
 8019e06:	220a      	movs	r2, #10
 8019e08:	4648      	mov	r0, r9
 8019e0a:	f000 f9bb 	bl	801a184 <__multadd>
 8019e0e:	4605      	mov	r5, r0
 8019e10:	e7f0      	b.n	8019df4 <_dtoa_r+0xad4>
 8019e12:	f1bb 0f00 	cmp.w	fp, #0
 8019e16:	bfcc      	ite	gt
 8019e18:	465e      	movgt	r6, fp
 8019e1a:	2601      	movle	r6, #1
 8019e1c:	4456      	add	r6, sl
 8019e1e:	2700      	movs	r7, #0
 8019e20:	9902      	ldr	r1, [sp, #8]
 8019e22:	9300      	str	r3, [sp, #0]
 8019e24:	2201      	movs	r2, #1
 8019e26:	4648      	mov	r0, r9
 8019e28:	f000 fb9a 	bl	801a560 <__lshift>
 8019e2c:	4621      	mov	r1, r4
 8019e2e:	9002      	str	r0, [sp, #8]
 8019e30:	f000 fc02 	bl	801a638 <__mcmp>
 8019e34:	2800      	cmp	r0, #0
 8019e36:	dcb4      	bgt.n	8019da2 <_dtoa_r+0xa82>
 8019e38:	d102      	bne.n	8019e40 <_dtoa_r+0xb20>
 8019e3a:	9b00      	ldr	r3, [sp, #0]
 8019e3c:	07db      	lsls	r3, r3, #31
 8019e3e:	d4b0      	bmi.n	8019da2 <_dtoa_r+0xa82>
 8019e40:	4633      	mov	r3, r6
 8019e42:	461e      	mov	r6, r3
 8019e44:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019e48:	2a30      	cmp	r2, #48	@ 0x30
 8019e4a:	d0fa      	beq.n	8019e42 <_dtoa_r+0xb22>
 8019e4c:	e4b5      	b.n	80197ba <_dtoa_r+0x49a>
 8019e4e:	459a      	cmp	sl, r3
 8019e50:	d1a8      	bne.n	8019da4 <_dtoa_r+0xa84>
 8019e52:	2331      	movs	r3, #49	@ 0x31
 8019e54:	f108 0801 	add.w	r8, r8, #1
 8019e58:	f88a 3000 	strb.w	r3, [sl]
 8019e5c:	e4ad      	b.n	80197ba <_dtoa_r+0x49a>
 8019e5e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019e60:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8019ebc <_dtoa_r+0xb9c>
 8019e64:	b11b      	cbz	r3, 8019e6e <_dtoa_r+0xb4e>
 8019e66:	f10a 0308 	add.w	r3, sl, #8
 8019e6a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8019e6c:	6013      	str	r3, [r2, #0]
 8019e6e:	4650      	mov	r0, sl
 8019e70:	b017      	add	sp, #92	@ 0x5c
 8019e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019e76:	9b07      	ldr	r3, [sp, #28]
 8019e78:	2b01      	cmp	r3, #1
 8019e7a:	f77f ae2e 	ble.w	8019ada <_dtoa_r+0x7ba>
 8019e7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019e80:	9308      	str	r3, [sp, #32]
 8019e82:	2001      	movs	r0, #1
 8019e84:	e64d      	b.n	8019b22 <_dtoa_r+0x802>
 8019e86:	f1bb 0f00 	cmp.w	fp, #0
 8019e8a:	f77f aed9 	ble.w	8019c40 <_dtoa_r+0x920>
 8019e8e:	4656      	mov	r6, sl
 8019e90:	9802      	ldr	r0, [sp, #8]
 8019e92:	4621      	mov	r1, r4
 8019e94:	f7ff f9bc 	bl	8019210 <quorem>
 8019e98:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8019e9c:	f806 3b01 	strb.w	r3, [r6], #1
 8019ea0:	eba6 020a 	sub.w	r2, r6, sl
 8019ea4:	4593      	cmp	fp, r2
 8019ea6:	ddb4      	ble.n	8019e12 <_dtoa_r+0xaf2>
 8019ea8:	9902      	ldr	r1, [sp, #8]
 8019eaa:	2300      	movs	r3, #0
 8019eac:	220a      	movs	r2, #10
 8019eae:	4648      	mov	r0, r9
 8019eb0:	f000 f968 	bl	801a184 <__multadd>
 8019eb4:	9002      	str	r0, [sp, #8]
 8019eb6:	e7eb      	b.n	8019e90 <_dtoa_r+0xb70>
 8019eb8:	080208d5 	.word	0x080208d5
 8019ebc:	08020859 	.word	0x08020859

08019ec0 <_free_r>:
 8019ec0:	b538      	push	{r3, r4, r5, lr}
 8019ec2:	4605      	mov	r5, r0
 8019ec4:	2900      	cmp	r1, #0
 8019ec6:	d041      	beq.n	8019f4c <_free_r+0x8c>
 8019ec8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019ecc:	1f0c      	subs	r4, r1, #4
 8019ece:	2b00      	cmp	r3, #0
 8019ed0:	bfb8      	it	lt
 8019ed2:	18e4      	addlt	r4, r4, r3
 8019ed4:	f000 f8e8 	bl	801a0a8 <__malloc_lock>
 8019ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8019f50 <_free_r+0x90>)
 8019eda:	6813      	ldr	r3, [r2, #0]
 8019edc:	b933      	cbnz	r3, 8019eec <_free_r+0x2c>
 8019ede:	6063      	str	r3, [r4, #4]
 8019ee0:	6014      	str	r4, [r2, #0]
 8019ee2:	4628      	mov	r0, r5
 8019ee4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019ee8:	f000 b8e4 	b.w	801a0b4 <__malloc_unlock>
 8019eec:	42a3      	cmp	r3, r4
 8019eee:	d908      	bls.n	8019f02 <_free_r+0x42>
 8019ef0:	6820      	ldr	r0, [r4, #0]
 8019ef2:	1821      	adds	r1, r4, r0
 8019ef4:	428b      	cmp	r3, r1
 8019ef6:	bf01      	itttt	eq
 8019ef8:	6819      	ldreq	r1, [r3, #0]
 8019efa:	685b      	ldreq	r3, [r3, #4]
 8019efc:	1809      	addeq	r1, r1, r0
 8019efe:	6021      	streq	r1, [r4, #0]
 8019f00:	e7ed      	b.n	8019ede <_free_r+0x1e>
 8019f02:	461a      	mov	r2, r3
 8019f04:	685b      	ldr	r3, [r3, #4]
 8019f06:	b10b      	cbz	r3, 8019f0c <_free_r+0x4c>
 8019f08:	42a3      	cmp	r3, r4
 8019f0a:	d9fa      	bls.n	8019f02 <_free_r+0x42>
 8019f0c:	6811      	ldr	r1, [r2, #0]
 8019f0e:	1850      	adds	r0, r2, r1
 8019f10:	42a0      	cmp	r0, r4
 8019f12:	d10b      	bne.n	8019f2c <_free_r+0x6c>
 8019f14:	6820      	ldr	r0, [r4, #0]
 8019f16:	4401      	add	r1, r0
 8019f18:	1850      	adds	r0, r2, r1
 8019f1a:	4283      	cmp	r3, r0
 8019f1c:	6011      	str	r1, [r2, #0]
 8019f1e:	d1e0      	bne.n	8019ee2 <_free_r+0x22>
 8019f20:	6818      	ldr	r0, [r3, #0]
 8019f22:	685b      	ldr	r3, [r3, #4]
 8019f24:	6053      	str	r3, [r2, #4]
 8019f26:	4408      	add	r0, r1
 8019f28:	6010      	str	r0, [r2, #0]
 8019f2a:	e7da      	b.n	8019ee2 <_free_r+0x22>
 8019f2c:	d902      	bls.n	8019f34 <_free_r+0x74>
 8019f2e:	230c      	movs	r3, #12
 8019f30:	602b      	str	r3, [r5, #0]
 8019f32:	e7d6      	b.n	8019ee2 <_free_r+0x22>
 8019f34:	6820      	ldr	r0, [r4, #0]
 8019f36:	1821      	adds	r1, r4, r0
 8019f38:	428b      	cmp	r3, r1
 8019f3a:	bf04      	itt	eq
 8019f3c:	6819      	ldreq	r1, [r3, #0]
 8019f3e:	685b      	ldreq	r3, [r3, #4]
 8019f40:	6063      	str	r3, [r4, #4]
 8019f42:	bf04      	itt	eq
 8019f44:	1809      	addeq	r1, r1, r0
 8019f46:	6021      	streq	r1, [r4, #0]
 8019f48:	6054      	str	r4, [r2, #4]
 8019f4a:	e7ca      	b.n	8019ee2 <_free_r+0x22>
 8019f4c:	bd38      	pop	{r3, r4, r5, pc}
 8019f4e:	bf00      	nop
 8019f50:	2000b6f0 	.word	0x2000b6f0

08019f54 <malloc>:
 8019f54:	4b02      	ldr	r3, [pc, #8]	@ (8019f60 <malloc+0xc>)
 8019f56:	4601      	mov	r1, r0
 8019f58:	6818      	ldr	r0, [r3, #0]
 8019f5a:	f000 b825 	b.w	8019fa8 <_malloc_r>
 8019f5e:	bf00      	nop
 8019f60:	20000140 	.word	0x20000140

08019f64 <sbrk_aligned>:
 8019f64:	b570      	push	{r4, r5, r6, lr}
 8019f66:	4e0f      	ldr	r6, [pc, #60]	@ (8019fa4 <sbrk_aligned+0x40>)
 8019f68:	460c      	mov	r4, r1
 8019f6a:	6831      	ldr	r1, [r6, #0]
 8019f6c:	4605      	mov	r5, r0
 8019f6e:	b911      	cbnz	r1, 8019f76 <sbrk_aligned+0x12>
 8019f70:	f001 fe04 	bl	801bb7c <_sbrk_r>
 8019f74:	6030      	str	r0, [r6, #0]
 8019f76:	4621      	mov	r1, r4
 8019f78:	4628      	mov	r0, r5
 8019f7a:	f001 fdff 	bl	801bb7c <_sbrk_r>
 8019f7e:	1c43      	adds	r3, r0, #1
 8019f80:	d103      	bne.n	8019f8a <sbrk_aligned+0x26>
 8019f82:	f04f 34ff 	mov.w	r4, #4294967295
 8019f86:	4620      	mov	r0, r4
 8019f88:	bd70      	pop	{r4, r5, r6, pc}
 8019f8a:	1cc4      	adds	r4, r0, #3
 8019f8c:	f024 0403 	bic.w	r4, r4, #3
 8019f90:	42a0      	cmp	r0, r4
 8019f92:	d0f8      	beq.n	8019f86 <sbrk_aligned+0x22>
 8019f94:	1a21      	subs	r1, r4, r0
 8019f96:	4628      	mov	r0, r5
 8019f98:	f001 fdf0 	bl	801bb7c <_sbrk_r>
 8019f9c:	3001      	adds	r0, #1
 8019f9e:	d1f2      	bne.n	8019f86 <sbrk_aligned+0x22>
 8019fa0:	e7ef      	b.n	8019f82 <sbrk_aligned+0x1e>
 8019fa2:	bf00      	nop
 8019fa4:	2000b6ec 	.word	0x2000b6ec

08019fa8 <_malloc_r>:
 8019fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019fac:	1ccd      	adds	r5, r1, #3
 8019fae:	f025 0503 	bic.w	r5, r5, #3
 8019fb2:	3508      	adds	r5, #8
 8019fb4:	2d0c      	cmp	r5, #12
 8019fb6:	bf38      	it	cc
 8019fb8:	250c      	movcc	r5, #12
 8019fba:	2d00      	cmp	r5, #0
 8019fbc:	4606      	mov	r6, r0
 8019fbe:	db01      	blt.n	8019fc4 <_malloc_r+0x1c>
 8019fc0:	42a9      	cmp	r1, r5
 8019fc2:	d904      	bls.n	8019fce <_malloc_r+0x26>
 8019fc4:	230c      	movs	r3, #12
 8019fc6:	6033      	str	r3, [r6, #0]
 8019fc8:	2000      	movs	r0, #0
 8019fca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019fce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801a0a4 <_malloc_r+0xfc>
 8019fd2:	f000 f869 	bl	801a0a8 <__malloc_lock>
 8019fd6:	f8d8 3000 	ldr.w	r3, [r8]
 8019fda:	461c      	mov	r4, r3
 8019fdc:	bb44      	cbnz	r4, 801a030 <_malloc_r+0x88>
 8019fde:	4629      	mov	r1, r5
 8019fe0:	4630      	mov	r0, r6
 8019fe2:	f7ff ffbf 	bl	8019f64 <sbrk_aligned>
 8019fe6:	1c43      	adds	r3, r0, #1
 8019fe8:	4604      	mov	r4, r0
 8019fea:	d158      	bne.n	801a09e <_malloc_r+0xf6>
 8019fec:	f8d8 4000 	ldr.w	r4, [r8]
 8019ff0:	4627      	mov	r7, r4
 8019ff2:	2f00      	cmp	r7, #0
 8019ff4:	d143      	bne.n	801a07e <_malloc_r+0xd6>
 8019ff6:	2c00      	cmp	r4, #0
 8019ff8:	d04b      	beq.n	801a092 <_malloc_r+0xea>
 8019ffa:	6823      	ldr	r3, [r4, #0]
 8019ffc:	4639      	mov	r1, r7
 8019ffe:	4630      	mov	r0, r6
 801a000:	eb04 0903 	add.w	r9, r4, r3
 801a004:	f001 fdba 	bl	801bb7c <_sbrk_r>
 801a008:	4581      	cmp	r9, r0
 801a00a:	d142      	bne.n	801a092 <_malloc_r+0xea>
 801a00c:	6821      	ldr	r1, [r4, #0]
 801a00e:	1a6d      	subs	r5, r5, r1
 801a010:	4629      	mov	r1, r5
 801a012:	4630      	mov	r0, r6
 801a014:	f7ff ffa6 	bl	8019f64 <sbrk_aligned>
 801a018:	3001      	adds	r0, #1
 801a01a:	d03a      	beq.n	801a092 <_malloc_r+0xea>
 801a01c:	6823      	ldr	r3, [r4, #0]
 801a01e:	442b      	add	r3, r5
 801a020:	6023      	str	r3, [r4, #0]
 801a022:	f8d8 3000 	ldr.w	r3, [r8]
 801a026:	685a      	ldr	r2, [r3, #4]
 801a028:	bb62      	cbnz	r2, 801a084 <_malloc_r+0xdc>
 801a02a:	f8c8 7000 	str.w	r7, [r8]
 801a02e:	e00f      	b.n	801a050 <_malloc_r+0xa8>
 801a030:	6822      	ldr	r2, [r4, #0]
 801a032:	1b52      	subs	r2, r2, r5
 801a034:	d420      	bmi.n	801a078 <_malloc_r+0xd0>
 801a036:	2a0b      	cmp	r2, #11
 801a038:	d917      	bls.n	801a06a <_malloc_r+0xc2>
 801a03a:	1961      	adds	r1, r4, r5
 801a03c:	42a3      	cmp	r3, r4
 801a03e:	6025      	str	r5, [r4, #0]
 801a040:	bf18      	it	ne
 801a042:	6059      	strne	r1, [r3, #4]
 801a044:	6863      	ldr	r3, [r4, #4]
 801a046:	bf08      	it	eq
 801a048:	f8c8 1000 	streq.w	r1, [r8]
 801a04c:	5162      	str	r2, [r4, r5]
 801a04e:	604b      	str	r3, [r1, #4]
 801a050:	4630      	mov	r0, r6
 801a052:	f000 f82f 	bl	801a0b4 <__malloc_unlock>
 801a056:	f104 000b 	add.w	r0, r4, #11
 801a05a:	1d23      	adds	r3, r4, #4
 801a05c:	f020 0007 	bic.w	r0, r0, #7
 801a060:	1ac2      	subs	r2, r0, r3
 801a062:	bf1c      	itt	ne
 801a064:	1a1b      	subne	r3, r3, r0
 801a066:	50a3      	strne	r3, [r4, r2]
 801a068:	e7af      	b.n	8019fca <_malloc_r+0x22>
 801a06a:	6862      	ldr	r2, [r4, #4]
 801a06c:	42a3      	cmp	r3, r4
 801a06e:	bf0c      	ite	eq
 801a070:	f8c8 2000 	streq.w	r2, [r8]
 801a074:	605a      	strne	r2, [r3, #4]
 801a076:	e7eb      	b.n	801a050 <_malloc_r+0xa8>
 801a078:	4623      	mov	r3, r4
 801a07a:	6864      	ldr	r4, [r4, #4]
 801a07c:	e7ae      	b.n	8019fdc <_malloc_r+0x34>
 801a07e:	463c      	mov	r4, r7
 801a080:	687f      	ldr	r7, [r7, #4]
 801a082:	e7b6      	b.n	8019ff2 <_malloc_r+0x4a>
 801a084:	461a      	mov	r2, r3
 801a086:	685b      	ldr	r3, [r3, #4]
 801a088:	42a3      	cmp	r3, r4
 801a08a:	d1fb      	bne.n	801a084 <_malloc_r+0xdc>
 801a08c:	2300      	movs	r3, #0
 801a08e:	6053      	str	r3, [r2, #4]
 801a090:	e7de      	b.n	801a050 <_malloc_r+0xa8>
 801a092:	230c      	movs	r3, #12
 801a094:	6033      	str	r3, [r6, #0]
 801a096:	4630      	mov	r0, r6
 801a098:	f000 f80c 	bl	801a0b4 <__malloc_unlock>
 801a09c:	e794      	b.n	8019fc8 <_malloc_r+0x20>
 801a09e:	6005      	str	r5, [r0, #0]
 801a0a0:	e7d6      	b.n	801a050 <_malloc_r+0xa8>
 801a0a2:	bf00      	nop
 801a0a4:	2000b6f0 	.word	0x2000b6f0

0801a0a8 <__malloc_lock>:
 801a0a8:	4801      	ldr	r0, [pc, #4]	@ (801a0b0 <__malloc_lock+0x8>)
 801a0aa:	f7ff b89a 	b.w	80191e2 <__retarget_lock_acquire_recursive>
 801a0ae:	bf00      	nop
 801a0b0:	2000b6e8 	.word	0x2000b6e8

0801a0b4 <__malloc_unlock>:
 801a0b4:	4801      	ldr	r0, [pc, #4]	@ (801a0bc <__malloc_unlock+0x8>)
 801a0b6:	f7ff b895 	b.w	80191e4 <__retarget_lock_release_recursive>
 801a0ba:	bf00      	nop
 801a0bc:	2000b6e8 	.word	0x2000b6e8

0801a0c0 <_Balloc>:
 801a0c0:	b570      	push	{r4, r5, r6, lr}
 801a0c2:	69c6      	ldr	r6, [r0, #28]
 801a0c4:	4604      	mov	r4, r0
 801a0c6:	460d      	mov	r5, r1
 801a0c8:	b976      	cbnz	r6, 801a0e8 <_Balloc+0x28>
 801a0ca:	2010      	movs	r0, #16
 801a0cc:	f7ff ff42 	bl	8019f54 <malloc>
 801a0d0:	4602      	mov	r2, r0
 801a0d2:	61e0      	str	r0, [r4, #28]
 801a0d4:	b920      	cbnz	r0, 801a0e0 <_Balloc+0x20>
 801a0d6:	4b18      	ldr	r3, [pc, #96]	@ (801a138 <_Balloc+0x78>)
 801a0d8:	4818      	ldr	r0, [pc, #96]	@ (801a13c <_Balloc+0x7c>)
 801a0da:	216b      	movs	r1, #107	@ 0x6b
 801a0dc:	f001 fd68 	bl	801bbb0 <__assert_func>
 801a0e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a0e4:	6006      	str	r6, [r0, #0]
 801a0e6:	60c6      	str	r6, [r0, #12]
 801a0e8:	69e6      	ldr	r6, [r4, #28]
 801a0ea:	68f3      	ldr	r3, [r6, #12]
 801a0ec:	b183      	cbz	r3, 801a110 <_Balloc+0x50>
 801a0ee:	69e3      	ldr	r3, [r4, #28]
 801a0f0:	68db      	ldr	r3, [r3, #12]
 801a0f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801a0f6:	b9b8      	cbnz	r0, 801a128 <_Balloc+0x68>
 801a0f8:	2101      	movs	r1, #1
 801a0fa:	fa01 f605 	lsl.w	r6, r1, r5
 801a0fe:	1d72      	adds	r2, r6, #5
 801a100:	0092      	lsls	r2, r2, #2
 801a102:	4620      	mov	r0, r4
 801a104:	f001 fd72 	bl	801bbec <_calloc_r>
 801a108:	b160      	cbz	r0, 801a124 <_Balloc+0x64>
 801a10a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801a10e:	e00e      	b.n	801a12e <_Balloc+0x6e>
 801a110:	2221      	movs	r2, #33	@ 0x21
 801a112:	2104      	movs	r1, #4
 801a114:	4620      	mov	r0, r4
 801a116:	f001 fd69 	bl	801bbec <_calloc_r>
 801a11a:	69e3      	ldr	r3, [r4, #28]
 801a11c:	60f0      	str	r0, [r6, #12]
 801a11e:	68db      	ldr	r3, [r3, #12]
 801a120:	2b00      	cmp	r3, #0
 801a122:	d1e4      	bne.n	801a0ee <_Balloc+0x2e>
 801a124:	2000      	movs	r0, #0
 801a126:	bd70      	pop	{r4, r5, r6, pc}
 801a128:	6802      	ldr	r2, [r0, #0]
 801a12a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801a12e:	2300      	movs	r3, #0
 801a130:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801a134:	e7f7      	b.n	801a126 <_Balloc+0x66>
 801a136:	bf00      	nop
 801a138:	08020866 	.word	0x08020866
 801a13c:	080208e6 	.word	0x080208e6

0801a140 <_Bfree>:
 801a140:	b570      	push	{r4, r5, r6, lr}
 801a142:	69c6      	ldr	r6, [r0, #28]
 801a144:	4605      	mov	r5, r0
 801a146:	460c      	mov	r4, r1
 801a148:	b976      	cbnz	r6, 801a168 <_Bfree+0x28>
 801a14a:	2010      	movs	r0, #16
 801a14c:	f7ff ff02 	bl	8019f54 <malloc>
 801a150:	4602      	mov	r2, r0
 801a152:	61e8      	str	r0, [r5, #28]
 801a154:	b920      	cbnz	r0, 801a160 <_Bfree+0x20>
 801a156:	4b09      	ldr	r3, [pc, #36]	@ (801a17c <_Bfree+0x3c>)
 801a158:	4809      	ldr	r0, [pc, #36]	@ (801a180 <_Bfree+0x40>)
 801a15a:	218f      	movs	r1, #143	@ 0x8f
 801a15c:	f001 fd28 	bl	801bbb0 <__assert_func>
 801a160:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a164:	6006      	str	r6, [r0, #0]
 801a166:	60c6      	str	r6, [r0, #12]
 801a168:	b13c      	cbz	r4, 801a17a <_Bfree+0x3a>
 801a16a:	69eb      	ldr	r3, [r5, #28]
 801a16c:	6862      	ldr	r2, [r4, #4]
 801a16e:	68db      	ldr	r3, [r3, #12]
 801a170:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801a174:	6021      	str	r1, [r4, #0]
 801a176:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801a17a:	bd70      	pop	{r4, r5, r6, pc}
 801a17c:	08020866 	.word	0x08020866
 801a180:	080208e6 	.word	0x080208e6

0801a184 <__multadd>:
 801a184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a188:	690d      	ldr	r5, [r1, #16]
 801a18a:	4607      	mov	r7, r0
 801a18c:	460c      	mov	r4, r1
 801a18e:	461e      	mov	r6, r3
 801a190:	f101 0c14 	add.w	ip, r1, #20
 801a194:	2000      	movs	r0, #0
 801a196:	f8dc 3000 	ldr.w	r3, [ip]
 801a19a:	b299      	uxth	r1, r3
 801a19c:	fb02 6101 	mla	r1, r2, r1, r6
 801a1a0:	0c1e      	lsrs	r6, r3, #16
 801a1a2:	0c0b      	lsrs	r3, r1, #16
 801a1a4:	fb02 3306 	mla	r3, r2, r6, r3
 801a1a8:	b289      	uxth	r1, r1
 801a1aa:	3001      	adds	r0, #1
 801a1ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801a1b0:	4285      	cmp	r5, r0
 801a1b2:	f84c 1b04 	str.w	r1, [ip], #4
 801a1b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801a1ba:	dcec      	bgt.n	801a196 <__multadd+0x12>
 801a1bc:	b30e      	cbz	r6, 801a202 <__multadd+0x7e>
 801a1be:	68a3      	ldr	r3, [r4, #8]
 801a1c0:	42ab      	cmp	r3, r5
 801a1c2:	dc19      	bgt.n	801a1f8 <__multadd+0x74>
 801a1c4:	6861      	ldr	r1, [r4, #4]
 801a1c6:	4638      	mov	r0, r7
 801a1c8:	3101      	adds	r1, #1
 801a1ca:	f7ff ff79 	bl	801a0c0 <_Balloc>
 801a1ce:	4680      	mov	r8, r0
 801a1d0:	b928      	cbnz	r0, 801a1de <__multadd+0x5a>
 801a1d2:	4602      	mov	r2, r0
 801a1d4:	4b0c      	ldr	r3, [pc, #48]	@ (801a208 <__multadd+0x84>)
 801a1d6:	480d      	ldr	r0, [pc, #52]	@ (801a20c <__multadd+0x88>)
 801a1d8:	21ba      	movs	r1, #186	@ 0xba
 801a1da:	f001 fce9 	bl	801bbb0 <__assert_func>
 801a1de:	6922      	ldr	r2, [r4, #16]
 801a1e0:	3202      	adds	r2, #2
 801a1e2:	f104 010c 	add.w	r1, r4, #12
 801a1e6:	0092      	lsls	r2, r2, #2
 801a1e8:	300c      	adds	r0, #12
 801a1ea:	f7fe fffc 	bl	80191e6 <memcpy>
 801a1ee:	4621      	mov	r1, r4
 801a1f0:	4638      	mov	r0, r7
 801a1f2:	f7ff ffa5 	bl	801a140 <_Bfree>
 801a1f6:	4644      	mov	r4, r8
 801a1f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801a1fc:	3501      	adds	r5, #1
 801a1fe:	615e      	str	r6, [r3, #20]
 801a200:	6125      	str	r5, [r4, #16]
 801a202:	4620      	mov	r0, r4
 801a204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a208:	080208d5 	.word	0x080208d5
 801a20c:	080208e6 	.word	0x080208e6

0801a210 <__s2b>:
 801a210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a214:	460c      	mov	r4, r1
 801a216:	4615      	mov	r5, r2
 801a218:	461f      	mov	r7, r3
 801a21a:	2209      	movs	r2, #9
 801a21c:	3308      	adds	r3, #8
 801a21e:	4606      	mov	r6, r0
 801a220:	fb93 f3f2 	sdiv	r3, r3, r2
 801a224:	2100      	movs	r1, #0
 801a226:	2201      	movs	r2, #1
 801a228:	429a      	cmp	r2, r3
 801a22a:	db09      	blt.n	801a240 <__s2b+0x30>
 801a22c:	4630      	mov	r0, r6
 801a22e:	f7ff ff47 	bl	801a0c0 <_Balloc>
 801a232:	b940      	cbnz	r0, 801a246 <__s2b+0x36>
 801a234:	4602      	mov	r2, r0
 801a236:	4b19      	ldr	r3, [pc, #100]	@ (801a29c <__s2b+0x8c>)
 801a238:	4819      	ldr	r0, [pc, #100]	@ (801a2a0 <__s2b+0x90>)
 801a23a:	21d3      	movs	r1, #211	@ 0xd3
 801a23c:	f001 fcb8 	bl	801bbb0 <__assert_func>
 801a240:	0052      	lsls	r2, r2, #1
 801a242:	3101      	adds	r1, #1
 801a244:	e7f0      	b.n	801a228 <__s2b+0x18>
 801a246:	9b08      	ldr	r3, [sp, #32]
 801a248:	6143      	str	r3, [r0, #20]
 801a24a:	2d09      	cmp	r5, #9
 801a24c:	f04f 0301 	mov.w	r3, #1
 801a250:	6103      	str	r3, [r0, #16]
 801a252:	dd16      	ble.n	801a282 <__s2b+0x72>
 801a254:	f104 0909 	add.w	r9, r4, #9
 801a258:	46c8      	mov	r8, r9
 801a25a:	442c      	add	r4, r5
 801a25c:	f818 3b01 	ldrb.w	r3, [r8], #1
 801a260:	4601      	mov	r1, r0
 801a262:	3b30      	subs	r3, #48	@ 0x30
 801a264:	220a      	movs	r2, #10
 801a266:	4630      	mov	r0, r6
 801a268:	f7ff ff8c 	bl	801a184 <__multadd>
 801a26c:	45a0      	cmp	r8, r4
 801a26e:	d1f5      	bne.n	801a25c <__s2b+0x4c>
 801a270:	f1a5 0408 	sub.w	r4, r5, #8
 801a274:	444c      	add	r4, r9
 801a276:	1b2d      	subs	r5, r5, r4
 801a278:	1963      	adds	r3, r4, r5
 801a27a:	42bb      	cmp	r3, r7
 801a27c:	db04      	blt.n	801a288 <__s2b+0x78>
 801a27e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a282:	340a      	adds	r4, #10
 801a284:	2509      	movs	r5, #9
 801a286:	e7f6      	b.n	801a276 <__s2b+0x66>
 801a288:	f814 3b01 	ldrb.w	r3, [r4], #1
 801a28c:	4601      	mov	r1, r0
 801a28e:	3b30      	subs	r3, #48	@ 0x30
 801a290:	220a      	movs	r2, #10
 801a292:	4630      	mov	r0, r6
 801a294:	f7ff ff76 	bl	801a184 <__multadd>
 801a298:	e7ee      	b.n	801a278 <__s2b+0x68>
 801a29a:	bf00      	nop
 801a29c:	080208d5 	.word	0x080208d5
 801a2a0:	080208e6 	.word	0x080208e6

0801a2a4 <__hi0bits>:
 801a2a4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801a2a8:	4603      	mov	r3, r0
 801a2aa:	bf36      	itet	cc
 801a2ac:	0403      	lslcc	r3, r0, #16
 801a2ae:	2000      	movcs	r0, #0
 801a2b0:	2010      	movcc	r0, #16
 801a2b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801a2b6:	bf3c      	itt	cc
 801a2b8:	021b      	lslcc	r3, r3, #8
 801a2ba:	3008      	addcc	r0, #8
 801a2bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801a2c0:	bf3c      	itt	cc
 801a2c2:	011b      	lslcc	r3, r3, #4
 801a2c4:	3004      	addcc	r0, #4
 801a2c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a2ca:	bf3c      	itt	cc
 801a2cc:	009b      	lslcc	r3, r3, #2
 801a2ce:	3002      	addcc	r0, #2
 801a2d0:	2b00      	cmp	r3, #0
 801a2d2:	db05      	blt.n	801a2e0 <__hi0bits+0x3c>
 801a2d4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801a2d8:	f100 0001 	add.w	r0, r0, #1
 801a2dc:	bf08      	it	eq
 801a2de:	2020      	moveq	r0, #32
 801a2e0:	4770      	bx	lr

0801a2e2 <__lo0bits>:
 801a2e2:	6803      	ldr	r3, [r0, #0]
 801a2e4:	4602      	mov	r2, r0
 801a2e6:	f013 0007 	ands.w	r0, r3, #7
 801a2ea:	d00b      	beq.n	801a304 <__lo0bits+0x22>
 801a2ec:	07d9      	lsls	r1, r3, #31
 801a2ee:	d421      	bmi.n	801a334 <__lo0bits+0x52>
 801a2f0:	0798      	lsls	r0, r3, #30
 801a2f2:	bf49      	itett	mi
 801a2f4:	085b      	lsrmi	r3, r3, #1
 801a2f6:	089b      	lsrpl	r3, r3, #2
 801a2f8:	2001      	movmi	r0, #1
 801a2fa:	6013      	strmi	r3, [r2, #0]
 801a2fc:	bf5c      	itt	pl
 801a2fe:	6013      	strpl	r3, [r2, #0]
 801a300:	2002      	movpl	r0, #2
 801a302:	4770      	bx	lr
 801a304:	b299      	uxth	r1, r3
 801a306:	b909      	cbnz	r1, 801a30c <__lo0bits+0x2a>
 801a308:	0c1b      	lsrs	r3, r3, #16
 801a30a:	2010      	movs	r0, #16
 801a30c:	b2d9      	uxtb	r1, r3
 801a30e:	b909      	cbnz	r1, 801a314 <__lo0bits+0x32>
 801a310:	3008      	adds	r0, #8
 801a312:	0a1b      	lsrs	r3, r3, #8
 801a314:	0719      	lsls	r1, r3, #28
 801a316:	bf04      	itt	eq
 801a318:	091b      	lsreq	r3, r3, #4
 801a31a:	3004      	addeq	r0, #4
 801a31c:	0799      	lsls	r1, r3, #30
 801a31e:	bf04      	itt	eq
 801a320:	089b      	lsreq	r3, r3, #2
 801a322:	3002      	addeq	r0, #2
 801a324:	07d9      	lsls	r1, r3, #31
 801a326:	d403      	bmi.n	801a330 <__lo0bits+0x4e>
 801a328:	085b      	lsrs	r3, r3, #1
 801a32a:	f100 0001 	add.w	r0, r0, #1
 801a32e:	d003      	beq.n	801a338 <__lo0bits+0x56>
 801a330:	6013      	str	r3, [r2, #0]
 801a332:	4770      	bx	lr
 801a334:	2000      	movs	r0, #0
 801a336:	4770      	bx	lr
 801a338:	2020      	movs	r0, #32
 801a33a:	4770      	bx	lr

0801a33c <__i2b>:
 801a33c:	b510      	push	{r4, lr}
 801a33e:	460c      	mov	r4, r1
 801a340:	2101      	movs	r1, #1
 801a342:	f7ff febd 	bl	801a0c0 <_Balloc>
 801a346:	4602      	mov	r2, r0
 801a348:	b928      	cbnz	r0, 801a356 <__i2b+0x1a>
 801a34a:	4b05      	ldr	r3, [pc, #20]	@ (801a360 <__i2b+0x24>)
 801a34c:	4805      	ldr	r0, [pc, #20]	@ (801a364 <__i2b+0x28>)
 801a34e:	f240 1145 	movw	r1, #325	@ 0x145
 801a352:	f001 fc2d 	bl	801bbb0 <__assert_func>
 801a356:	2301      	movs	r3, #1
 801a358:	6144      	str	r4, [r0, #20]
 801a35a:	6103      	str	r3, [r0, #16]
 801a35c:	bd10      	pop	{r4, pc}
 801a35e:	bf00      	nop
 801a360:	080208d5 	.word	0x080208d5
 801a364:	080208e6 	.word	0x080208e6

0801a368 <__multiply>:
 801a368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a36c:	4617      	mov	r7, r2
 801a36e:	690a      	ldr	r2, [r1, #16]
 801a370:	693b      	ldr	r3, [r7, #16]
 801a372:	429a      	cmp	r2, r3
 801a374:	bfa8      	it	ge
 801a376:	463b      	movge	r3, r7
 801a378:	4689      	mov	r9, r1
 801a37a:	bfa4      	itt	ge
 801a37c:	460f      	movge	r7, r1
 801a37e:	4699      	movge	r9, r3
 801a380:	693d      	ldr	r5, [r7, #16]
 801a382:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801a386:	68bb      	ldr	r3, [r7, #8]
 801a388:	6879      	ldr	r1, [r7, #4]
 801a38a:	eb05 060a 	add.w	r6, r5, sl
 801a38e:	42b3      	cmp	r3, r6
 801a390:	b085      	sub	sp, #20
 801a392:	bfb8      	it	lt
 801a394:	3101      	addlt	r1, #1
 801a396:	f7ff fe93 	bl	801a0c0 <_Balloc>
 801a39a:	b930      	cbnz	r0, 801a3aa <__multiply+0x42>
 801a39c:	4602      	mov	r2, r0
 801a39e:	4b41      	ldr	r3, [pc, #260]	@ (801a4a4 <__multiply+0x13c>)
 801a3a0:	4841      	ldr	r0, [pc, #260]	@ (801a4a8 <__multiply+0x140>)
 801a3a2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801a3a6:	f001 fc03 	bl	801bbb0 <__assert_func>
 801a3aa:	f100 0414 	add.w	r4, r0, #20
 801a3ae:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801a3b2:	4623      	mov	r3, r4
 801a3b4:	2200      	movs	r2, #0
 801a3b6:	4573      	cmp	r3, lr
 801a3b8:	d320      	bcc.n	801a3fc <__multiply+0x94>
 801a3ba:	f107 0814 	add.w	r8, r7, #20
 801a3be:	f109 0114 	add.w	r1, r9, #20
 801a3c2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801a3c6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801a3ca:	9302      	str	r3, [sp, #8]
 801a3cc:	1beb      	subs	r3, r5, r7
 801a3ce:	3b15      	subs	r3, #21
 801a3d0:	f023 0303 	bic.w	r3, r3, #3
 801a3d4:	3304      	adds	r3, #4
 801a3d6:	3715      	adds	r7, #21
 801a3d8:	42bd      	cmp	r5, r7
 801a3da:	bf38      	it	cc
 801a3dc:	2304      	movcc	r3, #4
 801a3de:	9301      	str	r3, [sp, #4]
 801a3e0:	9b02      	ldr	r3, [sp, #8]
 801a3e2:	9103      	str	r1, [sp, #12]
 801a3e4:	428b      	cmp	r3, r1
 801a3e6:	d80c      	bhi.n	801a402 <__multiply+0x9a>
 801a3e8:	2e00      	cmp	r6, #0
 801a3ea:	dd03      	ble.n	801a3f4 <__multiply+0x8c>
 801a3ec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801a3f0:	2b00      	cmp	r3, #0
 801a3f2:	d055      	beq.n	801a4a0 <__multiply+0x138>
 801a3f4:	6106      	str	r6, [r0, #16]
 801a3f6:	b005      	add	sp, #20
 801a3f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a3fc:	f843 2b04 	str.w	r2, [r3], #4
 801a400:	e7d9      	b.n	801a3b6 <__multiply+0x4e>
 801a402:	f8b1 a000 	ldrh.w	sl, [r1]
 801a406:	f1ba 0f00 	cmp.w	sl, #0
 801a40a:	d01f      	beq.n	801a44c <__multiply+0xe4>
 801a40c:	46c4      	mov	ip, r8
 801a40e:	46a1      	mov	r9, r4
 801a410:	2700      	movs	r7, #0
 801a412:	f85c 2b04 	ldr.w	r2, [ip], #4
 801a416:	f8d9 3000 	ldr.w	r3, [r9]
 801a41a:	fa1f fb82 	uxth.w	fp, r2
 801a41e:	b29b      	uxth	r3, r3
 801a420:	fb0a 330b 	mla	r3, sl, fp, r3
 801a424:	443b      	add	r3, r7
 801a426:	f8d9 7000 	ldr.w	r7, [r9]
 801a42a:	0c12      	lsrs	r2, r2, #16
 801a42c:	0c3f      	lsrs	r7, r7, #16
 801a42e:	fb0a 7202 	mla	r2, sl, r2, r7
 801a432:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801a436:	b29b      	uxth	r3, r3
 801a438:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a43c:	4565      	cmp	r5, ip
 801a43e:	f849 3b04 	str.w	r3, [r9], #4
 801a442:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801a446:	d8e4      	bhi.n	801a412 <__multiply+0xaa>
 801a448:	9b01      	ldr	r3, [sp, #4]
 801a44a:	50e7      	str	r7, [r4, r3]
 801a44c:	9b03      	ldr	r3, [sp, #12]
 801a44e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801a452:	3104      	adds	r1, #4
 801a454:	f1b9 0f00 	cmp.w	r9, #0
 801a458:	d020      	beq.n	801a49c <__multiply+0x134>
 801a45a:	6823      	ldr	r3, [r4, #0]
 801a45c:	4647      	mov	r7, r8
 801a45e:	46a4      	mov	ip, r4
 801a460:	f04f 0a00 	mov.w	sl, #0
 801a464:	f8b7 b000 	ldrh.w	fp, [r7]
 801a468:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801a46c:	fb09 220b 	mla	r2, r9, fp, r2
 801a470:	4452      	add	r2, sl
 801a472:	b29b      	uxth	r3, r3
 801a474:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a478:	f84c 3b04 	str.w	r3, [ip], #4
 801a47c:	f857 3b04 	ldr.w	r3, [r7], #4
 801a480:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a484:	f8bc 3000 	ldrh.w	r3, [ip]
 801a488:	fb09 330a 	mla	r3, r9, sl, r3
 801a48c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801a490:	42bd      	cmp	r5, r7
 801a492:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a496:	d8e5      	bhi.n	801a464 <__multiply+0xfc>
 801a498:	9a01      	ldr	r2, [sp, #4]
 801a49a:	50a3      	str	r3, [r4, r2]
 801a49c:	3404      	adds	r4, #4
 801a49e:	e79f      	b.n	801a3e0 <__multiply+0x78>
 801a4a0:	3e01      	subs	r6, #1
 801a4a2:	e7a1      	b.n	801a3e8 <__multiply+0x80>
 801a4a4:	080208d5 	.word	0x080208d5
 801a4a8:	080208e6 	.word	0x080208e6

0801a4ac <__pow5mult>:
 801a4ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a4b0:	4615      	mov	r5, r2
 801a4b2:	f012 0203 	ands.w	r2, r2, #3
 801a4b6:	4607      	mov	r7, r0
 801a4b8:	460e      	mov	r6, r1
 801a4ba:	d007      	beq.n	801a4cc <__pow5mult+0x20>
 801a4bc:	4c25      	ldr	r4, [pc, #148]	@ (801a554 <__pow5mult+0xa8>)
 801a4be:	3a01      	subs	r2, #1
 801a4c0:	2300      	movs	r3, #0
 801a4c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a4c6:	f7ff fe5d 	bl	801a184 <__multadd>
 801a4ca:	4606      	mov	r6, r0
 801a4cc:	10ad      	asrs	r5, r5, #2
 801a4ce:	d03d      	beq.n	801a54c <__pow5mult+0xa0>
 801a4d0:	69fc      	ldr	r4, [r7, #28]
 801a4d2:	b97c      	cbnz	r4, 801a4f4 <__pow5mult+0x48>
 801a4d4:	2010      	movs	r0, #16
 801a4d6:	f7ff fd3d 	bl	8019f54 <malloc>
 801a4da:	4602      	mov	r2, r0
 801a4dc:	61f8      	str	r0, [r7, #28]
 801a4de:	b928      	cbnz	r0, 801a4ec <__pow5mult+0x40>
 801a4e0:	4b1d      	ldr	r3, [pc, #116]	@ (801a558 <__pow5mult+0xac>)
 801a4e2:	481e      	ldr	r0, [pc, #120]	@ (801a55c <__pow5mult+0xb0>)
 801a4e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801a4e8:	f001 fb62 	bl	801bbb0 <__assert_func>
 801a4ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a4f0:	6004      	str	r4, [r0, #0]
 801a4f2:	60c4      	str	r4, [r0, #12]
 801a4f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801a4f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a4fc:	b94c      	cbnz	r4, 801a512 <__pow5mult+0x66>
 801a4fe:	f240 2171 	movw	r1, #625	@ 0x271
 801a502:	4638      	mov	r0, r7
 801a504:	f7ff ff1a 	bl	801a33c <__i2b>
 801a508:	2300      	movs	r3, #0
 801a50a:	f8c8 0008 	str.w	r0, [r8, #8]
 801a50e:	4604      	mov	r4, r0
 801a510:	6003      	str	r3, [r0, #0]
 801a512:	f04f 0900 	mov.w	r9, #0
 801a516:	07eb      	lsls	r3, r5, #31
 801a518:	d50a      	bpl.n	801a530 <__pow5mult+0x84>
 801a51a:	4631      	mov	r1, r6
 801a51c:	4622      	mov	r2, r4
 801a51e:	4638      	mov	r0, r7
 801a520:	f7ff ff22 	bl	801a368 <__multiply>
 801a524:	4631      	mov	r1, r6
 801a526:	4680      	mov	r8, r0
 801a528:	4638      	mov	r0, r7
 801a52a:	f7ff fe09 	bl	801a140 <_Bfree>
 801a52e:	4646      	mov	r6, r8
 801a530:	106d      	asrs	r5, r5, #1
 801a532:	d00b      	beq.n	801a54c <__pow5mult+0xa0>
 801a534:	6820      	ldr	r0, [r4, #0]
 801a536:	b938      	cbnz	r0, 801a548 <__pow5mult+0x9c>
 801a538:	4622      	mov	r2, r4
 801a53a:	4621      	mov	r1, r4
 801a53c:	4638      	mov	r0, r7
 801a53e:	f7ff ff13 	bl	801a368 <__multiply>
 801a542:	6020      	str	r0, [r4, #0]
 801a544:	f8c0 9000 	str.w	r9, [r0]
 801a548:	4604      	mov	r4, r0
 801a54a:	e7e4      	b.n	801a516 <__pow5mult+0x6a>
 801a54c:	4630      	mov	r0, r6
 801a54e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a552:	bf00      	nop
 801a554:	080209f8 	.word	0x080209f8
 801a558:	08020866 	.word	0x08020866
 801a55c:	080208e6 	.word	0x080208e6

0801a560 <__lshift>:
 801a560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a564:	460c      	mov	r4, r1
 801a566:	6849      	ldr	r1, [r1, #4]
 801a568:	6923      	ldr	r3, [r4, #16]
 801a56a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a56e:	68a3      	ldr	r3, [r4, #8]
 801a570:	4607      	mov	r7, r0
 801a572:	4691      	mov	r9, r2
 801a574:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a578:	f108 0601 	add.w	r6, r8, #1
 801a57c:	42b3      	cmp	r3, r6
 801a57e:	db0b      	blt.n	801a598 <__lshift+0x38>
 801a580:	4638      	mov	r0, r7
 801a582:	f7ff fd9d 	bl	801a0c0 <_Balloc>
 801a586:	4605      	mov	r5, r0
 801a588:	b948      	cbnz	r0, 801a59e <__lshift+0x3e>
 801a58a:	4602      	mov	r2, r0
 801a58c:	4b28      	ldr	r3, [pc, #160]	@ (801a630 <__lshift+0xd0>)
 801a58e:	4829      	ldr	r0, [pc, #164]	@ (801a634 <__lshift+0xd4>)
 801a590:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801a594:	f001 fb0c 	bl	801bbb0 <__assert_func>
 801a598:	3101      	adds	r1, #1
 801a59a:	005b      	lsls	r3, r3, #1
 801a59c:	e7ee      	b.n	801a57c <__lshift+0x1c>
 801a59e:	2300      	movs	r3, #0
 801a5a0:	f100 0114 	add.w	r1, r0, #20
 801a5a4:	f100 0210 	add.w	r2, r0, #16
 801a5a8:	4618      	mov	r0, r3
 801a5aa:	4553      	cmp	r3, sl
 801a5ac:	db33      	blt.n	801a616 <__lshift+0xb6>
 801a5ae:	6920      	ldr	r0, [r4, #16]
 801a5b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a5b4:	f104 0314 	add.w	r3, r4, #20
 801a5b8:	f019 091f 	ands.w	r9, r9, #31
 801a5bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a5c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a5c4:	d02b      	beq.n	801a61e <__lshift+0xbe>
 801a5c6:	f1c9 0e20 	rsb	lr, r9, #32
 801a5ca:	468a      	mov	sl, r1
 801a5cc:	2200      	movs	r2, #0
 801a5ce:	6818      	ldr	r0, [r3, #0]
 801a5d0:	fa00 f009 	lsl.w	r0, r0, r9
 801a5d4:	4310      	orrs	r0, r2
 801a5d6:	f84a 0b04 	str.w	r0, [sl], #4
 801a5da:	f853 2b04 	ldr.w	r2, [r3], #4
 801a5de:	459c      	cmp	ip, r3
 801a5e0:	fa22 f20e 	lsr.w	r2, r2, lr
 801a5e4:	d8f3      	bhi.n	801a5ce <__lshift+0x6e>
 801a5e6:	ebac 0304 	sub.w	r3, ip, r4
 801a5ea:	3b15      	subs	r3, #21
 801a5ec:	f023 0303 	bic.w	r3, r3, #3
 801a5f0:	3304      	adds	r3, #4
 801a5f2:	f104 0015 	add.w	r0, r4, #21
 801a5f6:	4560      	cmp	r0, ip
 801a5f8:	bf88      	it	hi
 801a5fa:	2304      	movhi	r3, #4
 801a5fc:	50ca      	str	r2, [r1, r3]
 801a5fe:	b10a      	cbz	r2, 801a604 <__lshift+0xa4>
 801a600:	f108 0602 	add.w	r6, r8, #2
 801a604:	3e01      	subs	r6, #1
 801a606:	4638      	mov	r0, r7
 801a608:	612e      	str	r6, [r5, #16]
 801a60a:	4621      	mov	r1, r4
 801a60c:	f7ff fd98 	bl	801a140 <_Bfree>
 801a610:	4628      	mov	r0, r5
 801a612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a616:	f842 0f04 	str.w	r0, [r2, #4]!
 801a61a:	3301      	adds	r3, #1
 801a61c:	e7c5      	b.n	801a5aa <__lshift+0x4a>
 801a61e:	3904      	subs	r1, #4
 801a620:	f853 2b04 	ldr.w	r2, [r3], #4
 801a624:	f841 2f04 	str.w	r2, [r1, #4]!
 801a628:	459c      	cmp	ip, r3
 801a62a:	d8f9      	bhi.n	801a620 <__lshift+0xc0>
 801a62c:	e7ea      	b.n	801a604 <__lshift+0xa4>
 801a62e:	bf00      	nop
 801a630:	080208d5 	.word	0x080208d5
 801a634:	080208e6 	.word	0x080208e6

0801a638 <__mcmp>:
 801a638:	690a      	ldr	r2, [r1, #16]
 801a63a:	4603      	mov	r3, r0
 801a63c:	6900      	ldr	r0, [r0, #16]
 801a63e:	1a80      	subs	r0, r0, r2
 801a640:	b530      	push	{r4, r5, lr}
 801a642:	d10e      	bne.n	801a662 <__mcmp+0x2a>
 801a644:	3314      	adds	r3, #20
 801a646:	3114      	adds	r1, #20
 801a648:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801a64c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801a650:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801a654:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801a658:	4295      	cmp	r5, r2
 801a65a:	d003      	beq.n	801a664 <__mcmp+0x2c>
 801a65c:	d205      	bcs.n	801a66a <__mcmp+0x32>
 801a65e:	f04f 30ff 	mov.w	r0, #4294967295
 801a662:	bd30      	pop	{r4, r5, pc}
 801a664:	42a3      	cmp	r3, r4
 801a666:	d3f3      	bcc.n	801a650 <__mcmp+0x18>
 801a668:	e7fb      	b.n	801a662 <__mcmp+0x2a>
 801a66a:	2001      	movs	r0, #1
 801a66c:	e7f9      	b.n	801a662 <__mcmp+0x2a>
	...

0801a670 <__mdiff>:
 801a670:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a674:	4689      	mov	r9, r1
 801a676:	4606      	mov	r6, r0
 801a678:	4611      	mov	r1, r2
 801a67a:	4648      	mov	r0, r9
 801a67c:	4614      	mov	r4, r2
 801a67e:	f7ff ffdb 	bl	801a638 <__mcmp>
 801a682:	1e05      	subs	r5, r0, #0
 801a684:	d112      	bne.n	801a6ac <__mdiff+0x3c>
 801a686:	4629      	mov	r1, r5
 801a688:	4630      	mov	r0, r6
 801a68a:	f7ff fd19 	bl	801a0c0 <_Balloc>
 801a68e:	4602      	mov	r2, r0
 801a690:	b928      	cbnz	r0, 801a69e <__mdiff+0x2e>
 801a692:	4b3f      	ldr	r3, [pc, #252]	@ (801a790 <__mdiff+0x120>)
 801a694:	f240 2137 	movw	r1, #567	@ 0x237
 801a698:	483e      	ldr	r0, [pc, #248]	@ (801a794 <__mdiff+0x124>)
 801a69a:	f001 fa89 	bl	801bbb0 <__assert_func>
 801a69e:	2301      	movs	r3, #1
 801a6a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a6a4:	4610      	mov	r0, r2
 801a6a6:	b003      	add	sp, #12
 801a6a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a6ac:	bfbc      	itt	lt
 801a6ae:	464b      	movlt	r3, r9
 801a6b0:	46a1      	movlt	r9, r4
 801a6b2:	4630      	mov	r0, r6
 801a6b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801a6b8:	bfba      	itte	lt
 801a6ba:	461c      	movlt	r4, r3
 801a6bc:	2501      	movlt	r5, #1
 801a6be:	2500      	movge	r5, #0
 801a6c0:	f7ff fcfe 	bl	801a0c0 <_Balloc>
 801a6c4:	4602      	mov	r2, r0
 801a6c6:	b918      	cbnz	r0, 801a6d0 <__mdiff+0x60>
 801a6c8:	4b31      	ldr	r3, [pc, #196]	@ (801a790 <__mdiff+0x120>)
 801a6ca:	f240 2145 	movw	r1, #581	@ 0x245
 801a6ce:	e7e3      	b.n	801a698 <__mdiff+0x28>
 801a6d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801a6d4:	6926      	ldr	r6, [r4, #16]
 801a6d6:	60c5      	str	r5, [r0, #12]
 801a6d8:	f109 0310 	add.w	r3, r9, #16
 801a6dc:	f109 0514 	add.w	r5, r9, #20
 801a6e0:	f104 0e14 	add.w	lr, r4, #20
 801a6e4:	f100 0b14 	add.w	fp, r0, #20
 801a6e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801a6ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801a6f0:	9301      	str	r3, [sp, #4]
 801a6f2:	46d9      	mov	r9, fp
 801a6f4:	f04f 0c00 	mov.w	ip, #0
 801a6f8:	9b01      	ldr	r3, [sp, #4]
 801a6fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 801a6fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 801a702:	9301      	str	r3, [sp, #4]
 801a704:	fa1f f38a 	uxth.w	r3, sl
 801a708:	4619      	mov	r1, r3
 801a70a:	b283      	uxth	r3, r0
 801a70c:	1acb      	subs	r3, r1, r3
 801a70e:	0c00      	lsrs	r0, r0, #16
 801a710:	4463      	add	r3, ip
 801a712:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801a716:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801a71a:	b29b      	uxth	r3, r3
 801a71c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801a720:	4576      	cmp	r6, lr
 801a722:	f849 3b04 	str.w	r3, [r9], #4
 801a726:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a72a:	d8e5      	bhi.n	801a6f8 <__mdiff+0x88>
 801a72c:	1b33      	subs	r3, r6, r4
 801a72e:	3b15      	subs	r3, #21
 801a730:	f023 0303 	bic.w	r3, r3, #3
 801a734:	3415      	adds	r4, #21
 801a736:	3304      	adds	r3, #4
 801a738:	42a6      	cmp	r6, r4
 801a73a:	bf38      	it	cc
 801a73c:	2304      	movcc	r3, #4
 801a73e:	441d      	add	r5, r3
 801a740:	445b      	add	r3, fp
 801a742:	461e      	mov	r6, r3
 801a744:	462c      	mov	r4, r5
 801a746:	4544      	cmp	r4, r8
 801a748:	d30e      	bcc.n	801a768 <__mdiff+0xf8>
 801a74a:	f108 0103 	add.w	r1, r8, #3
 801a74e:	1b49      	subs	r1, r1, r5
 801a750:	f021 0103 	bic.w	r1, r1, #3
 801a754:	3d03      	subs	r5, #3
 801a756:	45a8      	cmp	r8, r5
 801a758:	bf38      	it	cc
 801a75a:	2100      	movcc	r1, #0
 801a75c:	440b      	add	r3, r1
 801a75e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a762:	b191      	cbz	r1, 801a78a <__mdiff+0x11a>
 801a764:	6117      	str	r7, [r2, #16]
 801a766:	e79d      	b.n	801a6a4 <__mdiff+0x34>
 801a768:	f854 1b04 	ldr.w	r1, [r4], #4
 801a76c:	46e6      	mov	lr, ip
 801a76e:	0c08      	lsrs	r0, r1, #16
 801a770:	fa1c fc81 	uxtah	ip, ip, r1
 801a774:	4471      	add	r1, lr
 801a776:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801a77a:	b289      	uxth	r1, r1
 801a77c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801a780:	f846 1b04 	str.w	r1, [r6], #4
 801a784:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a788:	e7dd      	b.n	801a746 <__mdiff+0xd6>
 801a78a:	3f01      	subs	r7, #1
 801a78c:	e7e7      	b.n	801a75e <__mdiff+0xee>
 801a78e:	bf00      	nop
 801a790:	080208d5 	.word	0x080208d5
 801a794:	080208e6 	.word	0x080208e6

0801a798 <__ulp>:
 801a798:	b082      	sub	sp, #8
 801a79a:	ed8d 0b00 	vstr	d0, [sp]
 801a79e:	9a01      	ldr	r2, [sp, #4]
 801a7a0:	4b0f      	ldr	r3, [pc, #60]	@ (801a7e0 <__ulp+0x48>)
 801a7a2:	4013      	ands	r3, r2
 801a7a4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801a7a8:	2b00      	cmp	r3, #0
 801a7aa:	dc08      	bgt.n	801a7be <__ulp+0x26>
 801a7ac:	425b      	negs	r3, r3
 801a7ae:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801a7b2:	ea4f 5223 	mov.w	r2, r3, asr #20
 801a7b6:	da04      	bge.n	801a7c2 <__ulp+0x2a>
 801a7b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801a7bc:	4113      	asrs	r3, r2
 801a7be:	2200      	movs	r2, #0
 801a7c0:	e008      	b.n	801a7d4 <__ulp+0x3c>
 801a7c2:	f1a2 0314 	sub.w	r3, r2, #20
 801a7c6:	2b1e      	cmp	r3, #30
 801a7c8:	bfda      	itte	le
 801a7ca:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801a7ce:	40da      	lsrle	r2, r3
 801a7d0:	2201      	movgt	r2, #1
 801a7d2:	2300      	movs	r3, #0
 801a7d4:	4619      	mov	r1, r3
 801a7d6:	4610      	mov	r0, r2
 801a7d8:	ec41 0b10 	vmov	d0, r0, r1
 801a7dc:	b002      	add	sp, #8
 801a7de:	4770      	bx	lr
 801a7e0:	7ff00000 	.word	0x7ff00000

0801a7e4 <__b2d>:
 801a7e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a7e8:	6906      	ldr	r6, [r0, #16]
 801a7ea:	f100 0814 	add.w	r8, r0, #20
 801a7ee:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801a7f2:	1f37      	subs	r7, r6, #4
 801a7f4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801a7f8:	4610      	mov	r0, r2
 801a7fa:	f7ff fd53 	bl	801a2a4 <__hi0bits>
 801a7fe:	f1c0 0320 	rsb	r3, r0, #32
 801a802:	280a      	cmp	r0, #10
 801a804:	600b      	str	r3, [r1, #0]
 801a806:	491b      	ldr	r1, [pc, #108]	@ (801a874 <__b2d+0x90>)
 801a808:	dc15      	bgt.n	801a836 <__b2d+0x52>
 801a80a:	f1c0 0c0b 	rsb	ip, r0, #11
 801a80e:	fa22 f30c 	lsr.w	r3, r2, ip
 801a812:	45b8      	cmp	r8, r7
 801a814:	ea43 0501 	orr.w	r5, r3, r1
 801a818:	bf34      	ite	cc
 801a81a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801a81e:	2300      	movcs	r3, #0
 801a820:	3015      	adds	r0, #21
 801a822:	fa02 f000 	lsl.w	r0, r2, r0
 801a826:	fa23 f30c 	lsr.w	r3, r3, ip
 801a82a:	4303      	orrs	r3, r0
 801a82c:	461c      	mov	r4, r3
 801a82e:	ec45 4b10 	vmov	d0, r4, r5
 801a832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a836:	45b8      	cmp	r8, r7
 801a838:	bf3a      	itte	cc
 801a83a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801a83e:	f1a6 0708 	subcc.w	r7, r6, #8
 801a842:	2300      	movcs	r3, #0
 801a844:	380b      	subs	r0, #11
 801a846:	d012      	beq.n	801a86e <__b2d+0x8a>
 801a848:	f1c0 0120 	rsb	r1, r0, #32
 801a84c:	fa23 f401 	lsr.w	r4, r3, r1
 801a850:	4082      	lsls	r2, r0
 801a852:	4322      	orrs	r2, r4
 801a854:	4547      	cmp	r7, r8
 801a856:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801a85a:	bf8c      	ite	hi
 801a85c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801a860:	2200      	movls	r2, #0
 801a862:	4083      	lsls	r3, r0
 801a864:	40ca      	lsrs	r2, r1
 801a866:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801a86a:	4313      	orrs	r3, r2
 801a86c:	e7de      	b.n	801a82c <__b2d+0x48>
 801a86e:	ea42 0501 	orr.w	r5, r2, r1
 801a872:	e7db      	b.n	801a82c <__b2d+0x48>
 801a874:	3ff00000 	.word	0x3ff00000

0801a878 <__d2b>:
 801a878:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a87c:	460f      	mov	r7, r1
 801a87e:	2101      	movs	r1, #1
 801a880:	ec59 8b10 	vmov	r8, r9, d0
 801a884:	4616      	mov	r6, r2
 801a886:	f7ff fc1b 	bl	801a0c0 <_Balloc>
 801a88a:	4604      	mov	r4, r0
 801a88c:	b930      	cbnz	r0, 801a89c <__d2b+0x24>
 801a88e:	4602      	mov	r2, r0
 801a890:	4b23      	ldr	r3, [pc, #140]	@ (801a920 <__d2b+0xa8>)
 801a892:	4824      	ldr	r0, [pc, #144]	@ (801a924 <__d2b+0xac>)
 801a894:	f240 310f 	movw	r1, #783	@ 0x30f
 801a898:	f001 f98a 	bl	801bbb0 <__assert_func>
 801a89c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801a8a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a8a4:	b10d      	cbz	r5, 801a8aa <__d2b+0x32>
 801a8a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a8aa:	9301      	str	r3, [sp, #4]
 801a8ac:	f1b8 0300 	subs.w	r3, r8, #0
 801a8b0:	d023      	beq.n	801a8fa <__d2b+0x82>
 801a8b2:	4668      	mov	r0, sp
 801a8b4:	9300      	str	r3, [sp, #0]
 801a8b6:	f7ff fd14 	bl	801a2e2 <__lo0bits>
 801a8ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 801a8be:	b1d0      	cbz	r0, 801a8f6 <__d2b+0x7e>
 801a8c0:	f1c0 0320 	rsb	r3, r0, #32
 801a8c4:	fa02 f303 	lsl.w	r3, r2, r3
 801a8c8:	430b      	orrs	r3, r1
 801a8ca:	40c2      	lsrs	r2, r0
 801a8cc:	6163      	str	r3, [r4, #20]
 801a8ce:	9201      	str	r2, [sp, #4]
 801a8d0:	9b01      	ldr	r3, [sp, #4]
 801a8d2:	61a3      	str	r3, [r4, #24]
 801a8d4:	2b00      	cmp	r3, #0
 801a8d6:	bf0c      	ite	eq
 801a8d8:	2201      	moveq	r2, #1
 801a8da:	2202      	movne	r2, #2
 801a8dc:	6122      	str	r2, [r4, #16]
 801a8de:	b1a5      	cbz	r5, 801a90a <__d2b+0x92>
 801a8e0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801a8e4:	4405      	add	r5, r0
 801a8e6:	603d      	str	r5, [r7, #0]
 801a8e8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801a8ec:	6030      	str	r0, [r6, #0]
 801a8ee:	4620      	mov	r0, r4
 801a8f0:	b003      	add	sp, #12
 801a8f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a8f6:	6161      	str	r1, [r4, #20]
 801a8f8:	e7ea      	b.n	801a8d0 <__d2b+0x58>
 801a8fa:	a801      	add	r0, sp, #4
 801a8fc:	f7ff fcf1 	bl	801a2e2 <__lo0bits>
 801a900:	9b01      	ldr	r3, [sp, #4]
 801a902:	6163      	str	r3, [r4, #20]
 801a904:	3020      	adds	r0, #32
 801a906:	2201      	movs	r2, #1
 801a908:	e7e8      	b.n	801a8dc <__d2b+0x64>
 801a90a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801a90e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801a912:	6038      	str	r0, [r7, #0]
 801a914:	6918      	ldr	r0, [r3, #16]
 801a916:	f7ff fcc5 	bl	801a2a4 <__hi0bits>
 801a91a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801a91e:	e7e5      	b.n	801a8ec <__d2b+0x74>
 801a920:	080208d5 	.word	0x080208d5
 801a924:	080208e6 	.word	0x080208e6

0801a928 <__ratio>:
 801a928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a92c:	b085      	sub	sp, #20
 801a92e:	e9cd 1000 	strd	r1, r0, [sp]
 801a932:	a902      	add	r1, sp, #8
 801a934:	f7ff ff56 	bl	801a7e4 <__b2d>
 801a938:	9800      	ldr	r0, [sp, #0]
 801a93a:	a903      	add	r1, sp, #12
 801a93c:	ec55 4b10 	vmov	r4, r5, d0
 801a940:	f7ff ff50 	bl	801a7e4 <__b2d>
 801a944:	9b01      	ldr	r3, [sp, #4]
 801a946:	6919      	ldr	r1, [r3, #16]
 801a948:	9b00      	ldr	r3, [sp, #0]
 801a94a:	691b      	ldr	r3, [r3, #16]
 801a94c:	1ac9      	subs	r1, r1, r3
 801a94e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801a952:	1a9b      	subs	r3, r3, r2
 801a954:	ec5b ab10 	vmov	sl, fp, d0
 801a958:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801a95c:	2b00      	cmp	r3, #0
 801a95e:	bfce      	itee	gt
 801a960:	462a      	movgt	r2, r5
 801a962:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801a966:	465a      	movle	r2, fp
 801a968:	462f      	mov	r7, r5
 801a96a:	46d9      	mov	r9, fp
 801a96c:	bfcc      	ite	gt
 801a96e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801a972:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801a976:	464b      	mov	r3, r9
 801a978:	4652      	mov	r2, sl
 801a97a:	4620      	mov	r0, r4
 801a97c:	4639      	mov	r1, r7
 801a97e:	f7e5 ff3d 	bl	80007fc <__aeabi_ddiv>
 801a982:	ec41 0b10 	vmov	d0, r0, r1
 801a986:	b005      	add	sp, #20
 801a988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801a98c <__copybits>:
 801a98c:	3901      	subs	r1, #1
 801a98e:	b570      	push	{r4, r5, r6, lr}
 801a990:	1149      	asrs	r1, r1, #5
 801a992:	6914      	ldr	r4, [r2, #16]
 801a994:	3101      	adds	r1, #1
 801a996:	f102 0314 	add.w	r3, r2, #20
 801a99a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801a99e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801a9a2:	1f05      	subs	r5, r0, #4
 801a9a4:	42a3      	cmp	r3, r4
 801a9a6:	d30c      	bcc.n	801a9c2 <__copybits+0x36>
 801a9a8:	1aa3      	subs	r3, r4, r2
 801a9aa:	3b11      	subs	r3, #17
 801a9ac:	f023 0303 	bic.w	r3, r3, #3
 801a9b0:	3211      	adds	r2, #17
 801a9b2:	42a2      	cmp	r2, r4
 801a9b4:	bf88      	it	hi
 801a9b6:	2300      	movhi	r3, #0
 801a9b8:	4418      	add	r0, r3
 801a9ba:	2300      	movs	r3, #0
 801a9bc:	4288      	cmp	r0, r1
 801a9be:	d305      	bcc.n	801a9cc <__copybits+0x40>
 801a9c0:	bd70      	pop	{r4, r5, r6, pc}
 801a9c2:	f853 6b04 	ldr.w	r6, [r3], #4
 801a9c6:	f845 6f04 	str.w	r6, [r5, #4]!
 801a9ca:	e7eb      	b.n	801a9a4 <__copybits+0x18>
 801a9cc:	f840 3b04 	str.w	r3, [r0], #4
 801a9d0:	e7f4      	b.n	801a9bc <__copybits+0x30>

0801a9d2 <__any_on>:
 801a9d2:	f100 0214 	add.w	r2, r0, #20
 801a9d6:	6900      	ldr	r0, [r0, #16]
 801a9d8:	114b      	asrs	r3, r1, #5
 801a9da:	4298      	cmp	r0, r3
 801a9dc:	b510      	push	{r4, lr}
 801a9de:	db11      	blt.n	801aa04 <__any_on+0x32>
 801a9e0:	dd0a      	ble.n	801a9f8 <__any_on+0x26>
 801a9e2:	f011 011f 	ands.w	r1, r1, #31
 801a9e6:	d007      	beq.n	801a9f8 <__any_on+0x26>
 801a9e8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801a9ec:	fa24 f001 	lsr.w	r0, r4, r1
 801a9f0:	fa00 f101 	lsl.w	r1, r0, r1
 801a9f4:	428c      	cmp	r4, r1
 801a9f6:	d10b      	bne.n	801aa10 <__any_on+0x3e>
 801a9f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a9fc:	4293      	cmp	r3, r2
 801a9fe:	d803      	bhi.n	801aa08 <__any_on+0x36>
 801aa00:	2000      	movs	r0, #0
 801aa02:	bd10      	pop	{r4, pc}
 801aa04:	4603      	mov	r3, r0
 801aa06:	e7f7      	b.n	801a9f8 <__any_on+0x26>
 801aa08:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801aa0c:	2900      	cmp	r1, #0
 801aa0e:	d0f5      	beq.n	801a9fc <__any_on+0x2a>
 801aa10:	2001      	movs	r0, #1
 801aa12:	e7f6      	b.n	801aa02 <__any_on+0x30>

0801aa14 <sulp>:
 801aa14:	b570      	push	{r4, r5, r6, lr}
 801aa16:	4604      	mov	r4, r0
 801aa18:	460d      	mov	r5, r1
 801aa1a:	ec45 4b10 	vmov	d0, r4, r5
 801aa1e:	4616      	mov	r6, r2
 801aa20:	f7ff feba 	bl	801a798 <__ulp>
 801aa24:	ec51 0b10 	vmov	r0, r1, d0
 801aa28:	b17e      	cbz	r6, 801aa4a <sulp+0x36>
 801aa2a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801aa2e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801aa32:	2b00      	cmp	r3, #0
 801aa34:	dd09      	ble.n	801aa4a <sulp+0x36>
 801aa36:	051b      	lsls	r3, r3, #20
 801aa38:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801aa3c:	2400      	movs	r4, #0
 801aa3e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801aa42:	4622      	mov	r2, r4
 801aa44:	462b      	mov	r3, r5
 801aa46:	f7e5 fdaf 	bl	80005a8 <__aeabi_dmul>
 801aa4a:	ec41 0b10 	vmov	d0, r0, r1
 801aa4e:	bd70      	pop	{r4, r5, r6, pc}

0801aa50 <_strtod_l>:
 801aa50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aa54:	b09f      	sub	sp, #124	@ 0x7c
 801aa56:	460c      	mov	r4, r1
 801aa58:	9217      	str	r2, [sp, #92]	@ 0x5c
 801aa5a:	2200      	movs	r2, #0
 801aa5c:	921a      	str	r2, [sp, #104]	@ 0x68
 801aa5e:	9005      	str	r0, [sp, #20]
 801aa60:	f04f 0a00 	mov.w	sl, #0
 801aa64:	f04f 0b00 	mov.w	fp, #0
 801aa68:	460a      	mov	r2, r1
 801aa6a:	9219      	str	r2, [sp, #100]	@ 0x64
 801aa6c:	7811      	ldrb	r1, [r2, #0]
 801aa6e:	292b      	cmp	r1, #43	@ 0x2b
 801aa70:	d04a      	beq.n	801ab08 <_strtod_l+0xb8>
 801aa72:	d838      	bhi.n	801aae6 <_strtod_l+0x96>
 801aa74:	290d      	cmp	r1, #13
 801aa76:	d832      	bhi.n	801aade <_strtod_l+0x8e>
 801aa78:	2908      	cmp	r1, #8
 801aa7a:	d832      	bhi.n	801aae2 <_strtod_l+0x92>
 801aa7c:	2900      	cmp	r1, #0
 801aa7e:	d03b      	beq.n	801aaf8 <_strtod_l+0xa8>
 801aa80:	2200      	movs	r2, #0
 801aa82:	920e      	str	r2, [sp, #56]	@ 0x38
 801aa84:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801aa86:	782a      	ldrb	r2, [r5, #0]
 801aa88:	2a30      	cmp	r2, #48	@ 0x30
 801aa8a:	f040 80b2 	bne.w	801abf2 <_strtod_l+0x1a2>
 801aa8e:	786a      	ldrb	r2, [r5, #1]
 801aa90:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801aa94:	2a58      	cmp	r2, #88	@ 0x58
 801aa96:	d16e      	bne.n	801ab76 <_strtod_l+0x126>
 801aa98:	9302      	str	r3, [sp, #8]
 801aa9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801aa9c:	9301      	str	r3, [sp, #4]
 801aa9e:	ab1a      	add	r3, sp, #104	@ 0x68
 801aaa0:	9300      	str	r3, [sp, #0]
 801aaa2:	4a8f      	ldr	r2, [pc, #572]	@ (801ace0 <_strtod_l+0x290>)
 801aaa4:	9805      	ldr	r0, [sp, #20]
 801aaa6:	ab1b      	add	r3, sp, #108	@ 0x6c
 801aaa8:	a919      	add	r1, sp, #100	@ 0x64
 801aaaa:	f001 f91b 	bl	801bce4 <__gethex>
 801aaae:	f010 060f 	ands.w	r6, r0, #15
 801aab2:	4604      	mov	r4, r0
 801aab4:	d005      	beq.n	801aac2 <_strtod_l+0x72>
 801aab6:	2e06      	cmp	r6, #6
 801aab8:	d128      	bne.n	801ab0c <_strtod_l+0xbc>
 801aaba:	3501      	adds	r5, #1
 801aabc:	2300      	movs	r3, #0
 801aabe:	9519      	str	r5, [sp, #100]	@ 0x64
 801aac0:	930e      	str	r3, [sp, #56]	@ 0x38
 801aac2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801aac4:	2b00      	cmp	r3, #0
 801aac6:	f040 858e 	bne.w	801b5e6 <_strtod_l+0xb96>
 801aaca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801aacc:	b1cb      	cbz	r3, 801ab02 <_strtod_l+0xb2>
 801aace:	4652      	mov	r2, sl
 801aad0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801aad4:	ec43 2b10 	vmov	d0, r2, r3
 801aad8:	b01f      	add	sp, #124	@ 0x7c
 801aada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aade:	2920      	cmp	r1, #32
 801aae0:	d1ce      	bne.n	801aa80 <_strtod_l+0x30>
 801aae2:	3201      	adds	r2, #1
 801aae4:	e7c1      	b.n	801aa6a <_strtod_l+0x1a>
 801aae6:	292d      	cmp	r1, #45	@ 0x2d
 801aae8:	d1ca      	bne.n	801aa80 <_strtod_l+0x30>
 801aaea:	2101      	movs	r1, #1
 801aaec:	910e      	str	r1, [sp, #56]	@ 0x38
 801aaee:	1c51      	adds	r1, r2, #1
 801aaf0:	9119      	str	r1, [sp, #100]	@ 0x64
 801aaf2:	7852      	ldrb	r2, [r2, #1]
 801aaf4:	2a00      	cmp	r2, #0
 801aaf6:	d1c5      	bne.n	801aa84 <_strtod_l+0x34>
 801aaf8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801aafa:	9419      	str	r4, [sp, #100]	@ 0x64
 801aafc:	2b00      	cmp	r3, #0
 801aafe:	f040 8570 	bne.w	801b5e2 <_strtod_l+0xb92>
 801ab02:	4652      	mov	r2, sl
 801ab04:	465b      	mov	r3, fp
 801ab06:	e7e5      	b.n	801aad4 <_strtod_l+0x84>
 801ab08:	2100      	movs	r1, #0
 801ab0a:	e7ef      	b.n	801aaec <_strtod_l+0x9c>
 801ab0c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801ab0e:	b13a      	cbz	r2, 801ab20 <_strtod_l+0xd0>
 801ab10:	2135      	movs	r1, #53	@ 0x35
 801ab12:	a81c      	add	r0, sp, #112	@ 0x70
 801ab14:	f7ff ff3a 	bl	801a98c <__copybits>
 801ab18:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801ab1a:	9805      	ldr	r0, [sp, #20]
 801ab1c:	f7ff fb10 	bl	801a140 <_Bfree>
 801ab20:	3e01      	subs	r6, #1
 801ab22:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801ab24:	2e04      	cmp	r6, #4
 801ab26:	d806      	bhi.n	801ab36 <_strtod_l+0xe6>
 801ab28:	e8df f006 	tbb	[pc, r6]
 801ab2c:	201d0314 	.word	0x201d0314
 801ab30:	14          	.byte	0x14
 801ab31:	00          	.byte	0x00
 801ab32:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801ab36:	05e1      	lsls	r1, r4, #23
 801ab38:	bf48      	it	mi
 801ab3a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801ab3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801ab42:	0d1b      	lsrs	r3, r3, #20
 801ab44:	051b      	lsls	r3, r3, #20
 801ab46:	2b00      	cmp	r3, #0
 801ab48:	d1bb      	bne.n	801aac2 <_strtod_l+0x72>
 801ab4a:	f7fe fb1f 	bl	801918c <__errno>
 801ab4e:	2322      	movs	r3, #34	@ 0x22
 801ab50:	6003      	str	r3, [r0, #0]
 801ab52:	e7b6      	b.n	801aac2 <_strtod_l+0x72>
 801ab54:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 801ab58:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801ab5c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801ab60:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801ab64:	e7e7      	b.n	801ab36 <_strtod_l+0xe6>
 801ab66:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801ace8 <_strtod_l+0x298>
 801ab6a:	e7e4      	b.n	801ab36 <_strtod_l+0xe6>
 801ab6c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801ab70:	f04f 3aff 	mov.w	sl, #4294967295
 801ab74:	e7df      	b.n	801ab36 <_strtod_l+0xe6>
 801ab76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ab78:	1c5a      	adds	r2, r3, #1
 801ab7a:	9219      	str	r2, [sp, #100]	@ 0x64
 801ab7c:	785b      	ldrb	r3, [r3, #1]
 801ab7e:	2b30      	cmp	r3, #48	@ 0x30
 801ab80:	d0f9      	beq.n	801ab76 <_strtod_l+0x126>
 801ab82:	2b00      	cmp	r3, #0
 801ab84:	d09d      	beq.n	801aac2 <_strtod_l+0x72>
 801ab86:	2301      	movs	r3, #1
 801ab88:	2700      	movs	r7, #0
 801ab8a:	9308      	str	r3, [sp, #32]
 801ab8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ab8e:	930c      	str	r3, [sp, #48]	@ 0x30
 801ab90:	970b      	str	r7, [sp, #44]	@ 0x2c
 801ab92:	46b9      	mov	r9, r7
 801ab94:	220a      	movs	r2, #10
 801ab96:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801ab98:	7805      	ldrb	r5, [r0, #0]
 801ab9a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801ab9e:	b2d9      	uxtb	r1, r3
 801aba0:	2909      	cmp	r1, #9
 801aba2:	d928      	bls.n	801abf6 <_strtod_l+0x1a6>
 801aba4:	494f      	ldr	r1, [pc, #316]	@ (801ace4 <_strtod_l+0x294>)
 801aba6:	2201      	movs	r2, #1
 801aba8:	f000 ffd6 	bl	801bb58 <strncmp>
 801abac:	2800      	cmp	r0, #0
 801abae:	d032      	beq.n	801ac16 <_strtod_l+0x1c6>
 801abb0:	2000      	movs	r0, #0
 801abb2:	462a      	mov	r2, r5
 801abb4:	900a      	str	r0, [sp, #40]	@ 0x28
 801abb6:	464d      	mov	r5, r9
 801abb8:	4603      	mov	r3, r0
 801abba:	2a65      	cmp	r2, #101	@ 0x65
 801abbc:	d001      	beq.n	801abc2 <_strtod_l+0x172>
 801abbe:	2a45      	cmp	r2, #69	@ 0x45
 801abc0:	d114      	bne.n	801abec <_strtod_l+0x19c>
 801abc2:	b91d      	cbnz	r5, 801abcc <_strtod_l+0x17c>
 801abc4:	9a08      	ldr	r2, [sp, #32]
 801abc6:	4302      	orrs	r2, r0
 801abc8:	d096      	beq.n	801aaf8 <_strtod_l+0xa8>
 801abca:	2500      	movs	r5, #0
 801abcc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801abce:	1c62      	adds	r2, r4, #1
 801abd0:	9219      	str	r2, [sp, #100]	@ 0x64
 801abd2:	7862      	ldrb	r2, [r4, #1]
 801abd4:	2a2b      	cmp	r2, #43	@ 0x2b
 801abd6:	d07a      	beq.n	801acce <_strtod_l+0x27e>
 801abd8:	2a2d      	cmp	r2, #45	@ 0x2d
 801abda:	d07e      	beq.n	801acda <_strtod_l+0x28a>
 801abdc:	f04f 0c00 	mov.w	ip, #0
 801abe0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801abe4:	2909      	cmp	r1, #9
 801abe6:	f240 8085 	bls.w	801acf4 <_strtod_l+0x2a4>
 801abea:	9419      	str	r4, [sp, #100]	@ 0x64
 801abec:	f04f 0800 	mov.w	r8, #0
 801abf0:	e0a5      	b.n	801ad3e <_strtod_l+0x2ee>
 801abf2:	2300      	movs	r3, #0
 801abf4:	e7c8      	b.n	801ab88 <_strtod_l+0x138>
 801abf6:	f1b9 0f08 	cmp.w	r9, #8
 801abfa:	bfd8      	it	le
 801abfc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 801abfe:	f100 0001 	add.w	r0, r0, #1
 801ac02:	bfda      	itte	le
 801ac04:	fb02 3301 	mlale	r3, r2, r1, r3
 801ac08:	930b      	strle	r3, [sp, #44]	@ 0x2c
 801ac0a:	fb02 3707 	mlagt	r7, r2, r7, r3
 801ac0e:	f109 0901 	add.w	r9, r9, #1
 801ac12:	9019      	str	r0, [sp, #100]	@ 0x64
 801ac14:	e7bf      	b.n	801ab96 <_strtod_l+0x146>
 801ac16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ac18:	1c5a      	adds	r2, r3, #1
 801ac1a:	9219      	str	r2, [sp, #100]	@ 0x64
 801ac1c:	785a      	ldrb	r2, [r3, #1]
 801ac1e:	f1b9 0f00 	cmp.w	r9, #0
 801ac22:	d03b      	beq.n	801ac9c <_strtod_l+0x24c>
 801ac24:	900a      	str	r0, [sp, #40]	@ 0x28
 801ac26:	464d      	mov	r5, r9
 801ac28:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801ac2c:	2b09      	cmp	r3, #9
 801ac2e:	d912      	bls.n	801ac56 <_strtod_l+0x206>
 801ac30:	2301      	movs	r3, #1
 801ac32:	e7c2      	b.n	801abba <_strtod_l+0x16a>
 801ac34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ac36:	1c5a      	adds	r2, r3, #1
 801ac38:	9219      	str	r2, [sp, #100]	@ 0x64
 801ac3a:	785a      	ldrb	r2, [r3, #1]
 801ac3c:	3001      	adds	r0, #1
 801ac3e:	2a30      	cmp	r2, #48	@ 0x30
 801ac40:	d0f8      	beq.n	801ac34 <_strtod_l+0x1e4>
 801ac42:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801ac46:	2b08      	cmp	r3, #8
 801ac48:	f200 84d2 	bhi.w	801b5f0 <_strtod_l+0xba0>
 801ac4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ac4e:	900a      	str	r0, [sp, #40]	@ 0x28
 801ac50:	2000      	movs	r0, #0
 801ac52:	930c      	str	r3, [sp, #48]	@ 0x30
 801ac54:	4605      	mov	r5, r0
 801ac56:	3a30      	subs	r2, #48	@ 0x30
 801ac58:	f100 0301 	add.w	r3, r0, #1
 801ac5c:	d018      	beq.n	801ac90 <_strtod_l+0x240>
 801ac5e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801ac60:	4419      	add	r1, r3
 801ac62:	910a      	str	r1, [sp, #40]	@ 0x28
 801ac64:	462e      	mov	r6, r5
 801ac66:	f04f 0e0a 	mov.w	lr, #10
 801ac6a:	1c71      	adds	r1, r6, #1
 801ac6c:	eba1 0c05 	sub.w	ip, r1, r5
 801ac70:	4563      	cmp	r3, ip
 801ac72:	dc15      	bgt.n	801aca0 <_strtod_l+0x250>
 801ac74:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801ac78:	182b      	adds	r3, r5, r0
 801ac7a:	2b08      	cmp	r3, #8
 801ac7c:	f105 0501 	add.w	r5, r5, #1
 801ac80:	4405      	add	r5, r0
 801ac82:	dc1a      	bgt.n	801acba <_strtod_l+0x26a>
 801ac84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801ac86:	230a      	movs	r3, #10
 801ac88:	fb03 2301 	mla	r3, r3, r1, r2
 801ac8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ac8e:	2300      	movs	r3, #0
 801ac90:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801ac92:	1c51      	adds	r1, r2, #1
 801ac94:	9119      	str	r1, [sp, #100]	@ 0x64
 801ac96:	7852      	ldrb	r2, [r2, #1]
 801ac98:	4618      	mov	r0, r3
 801ac9a:	e7c5      	b.n	801ac28 <_strtod_l+0x1d8>
 801ac9c:	4648      	mov	r0, r9
 801ac9e:	e7ce      	b.n	801ac3e <_strtod_l+0x1ee>
 801aca0:	2e08      	cmp	r6, #8
 801aca2:	dc05      	bgt.n	801acb0 <_strtod_l+0x260>
 801aca4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801aca6:	fb0e f606 	mul.w	r6, lr, r6
 801acaa:	960b      	str	r6, [sp, #44]	@ 0x2c
 801acac:	460e      	mov	r6, r1
 801acae:	e7dc      	b.n	801ac6a <_strtod_l+0x21a>
 801acb0:	2910      	cmp	r1, #16
 801acb2:	bfd8      	it	le
 801acb4:	fb0e f707 	mulle.w	r7, lr, r7
 801acb8:	e7f8      	b.n	801acac <_strtod_l+0x25c>
 801acba:	2b0f      	cmp	r3, #15
 801acbc:	bfdc      	itt	le
 801acbe:	230a      	movle	r3, #10
 801acc0:	fb03 2707 	mlale	r7, r3, r7, r2
 801acc4:	e7e3      	b.n	801ac8e <_strtod_l+0x23e>
 801acc6:	2300      	movs	r3, #0
 801acc8:	930a      	str	r3, [sp, #40]	@ 0x28
 801acca:	2301      	movs	r3, #1
 801accc:	e77a      	b.n	801abc4 <_strtod_l+0x174>
 801acce:	f04f 0c00 	mov.w	ip, #0
 801acd2:	1ca2      	adds	r2, r4, #2
 801acd4:	9219      	str	r2, [sp, #100]	@ 0x64
 801acd6:	78a2      	ldrb	r2, [r4, #2]
 801acd8:	e782      	b.n	801abe0 <_strtod_l+0x190>
 801acda:	f04f 0c01 	mov.w	ip, #1
 801acde:	e7f8      	b.n	801acd2 <_strtod_l+0x282>
 801ace0:	08020b0c 	.word	0x08020b0c
 801ace4:	0802093f 	.word	0x0802093f
 801ace8:	7ff00000 	.word	0x7ff00000
 801acec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801acee:	1c51      	adds	r1, r2, #1
 801acf0:	9119      	str	r1, [sp, #100]	@ 0x64
 801acf2:	7852      	ldrb	r2, [r2, #1]
 801acf4:	2a30      	cmp	r2, #48	@ 0x30
 801acf6:	d0f9      	beq.n	801acec <_strtod_l+0x29c>
 801acf8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801acfc:	2908      	cmp	r1, #8
 801acfe:	f63f af75 	bhi.w	801abec <_strtod_l+0x19c>
 801ad02:	3a30      	subs	r2, #48	@ 0x30
 801ad04:	9209      	str	r2, [sp, #36]	@ 0x24
 801ad06:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801ad08:	920f      	str	r2, [sp, #60]	@ 0x3c
 801ad0a:	f04f 080a 	mov.w	r8, #10
 801ad0e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801ad10:	1c56      	adds	r6, r2, #1
 801ad12:	9619      	str	r6, [sp, #100]	@ 0x64
 801ad14:	7852      	ldrb	r2, [r2, #1]
 801ad16:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801ad1a:	f1be 0f09 	cmp.w	lr, #9
 801ad1e:	d939      	bls.n	801ad94 <_strtod_l+0x344>
 801ad20:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801ad22:	1a76      	subs	r6, r6, r1
 801ad24:	2e08      	cmp	r6, #8
 801ad26:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801ad2a:	dc03      	bgt.n	801ad34 <_strtod_l+0x2e4>
 801ad2c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801ad2e:	4588      	cmp	r8, r1
 801ad30:	bfa8      	it	ge
 801ad32:	4688      	movge	r8, r1
 801ad34:	f1bc 0f00 	cmp.w	ip, #0
 801ad38:	d001      	beq.n	801ad3e <_strtod_l+0x2ee>
 801ad3a:	f1c8 0800 	rsb	r8, r8, #0
 801ad3e:	2d00      	cmp	r5, #0
 801ad40:	d14e      	bne.n	801ade0 <_strtod_l+0x390>
 801ad42:	9908      	ldr	r1, [sp, #32]
 801ad44:	4308      	orrs	r0, r1
 801ad46:	f47f aebc 	bne.w	801aac2 <_strtod_l+0x72>
 801ad4a:	2b00      	cmp	r3, #0
 801ad4c:	f47f aed4 	bne.w	801aaf8 <_strtod_l+0xa8>
 801ad50:	2a69      	cmp	r2, #105	@ 0x69
 801ad52:	d028      	beq.n	801ada6 <_strtod_l+0x356>
 801ad54:	dc25      	bgt.n	801ada2 <_strtod_l+0x352>
 801ad56:	2a49      	cmp	r2, #73	@ 0x49
 801ad58:	d025      	beq.n	801ada6 <_strtod_l+0x356>
 801ad5a:	2a4e      	cmp	r2, #78	@ 0x4e
 801ad5c:	f47f aecc 	bne.w	801aaf8 <_strtod_l+0xa8>
 801ad60:	499a      	ldr	r1, [pc, #616]	@ (801afcc <_strtod_l+0x57c>)
 801ad62:	a819      	add	r0, sp, #100	@ 0x64
 801ad64:	f001 f9e0 	bl	801c128 <__match>
 801ad68:	2800      	cmp	r0, #0
 801ad6a:	f43f aec5 	beq.w	801aaf8 <_strtod_l+0xa8>
 801ad6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ad70:	781b      	ldrb	r3, [r3, #0]
 801ad72:	2b28      	cmp	r3, #40	@ 0x28
 801ad74:	d12e      	bne.n	801add4 <_strtod_l+0x384>
 801ad76:	4996      	ldr	r1, [pc, #600]	@ (801afd0 <_strtod_l+0x580>)
 801ad78:	aa1c      	add	r2, sp, #112	@ 0x70
 801ad7a:	a819      	add	r0, sp, #100	@ 0x64
 801ad7c:	f001 f9e8 	bl	801c150 <__hexnan>
 801ad80:	2805      	cmp	r0, #5
 801ad82:	d127      	bne.n	801add4 <_strtod_l+0x384>
 801ad84:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ad86:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801ad8a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801ad8e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801ad92:	e696      	b.n	801aac2 <_strtod_l+0x72>
 801ad94:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801ad96:	fb08 2101 	mla	r1, r8, r1, r2
 801ad9a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801ad9e:	9209      	str	r2, [sp, #36]	@ 0x24
 801ada0:	e7b5      	b.n	801ad0e <_strtod_l+0x2be>
 801ada2:	2a6e      	cmp	r2, #110	@ 0x6e
 801ada4:	e7da      	b.n	801ad5c <_strtod_l+0x30c>
 801ada6:	498b      	ldr	r1, [pc, #556]	@ (801afd4 <_strtod_l+0x584>)
 801ada8:	a819      	add	r0, sp, #100	@ 0x64
 801adaa:	f001 f9bd 	bl	801c128 <__match>
 801adae:	2800      	cmp	r0, #0
 801adb0:	f43f aea2 	beq.w	801aaf8 <_strtod_l+0xa8>
 801adb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801adb6:	4988      	ldr	r1, [pc, #544]	@ (801afd8 <_strtod_l+0x588>)
 801adb8:	3b01      	subs	r3, #1
 801adba:	a819      	add	r0, sp, #100	@ 0x64
 801adbc:	9319      	str	r3, [sp, #100]	@ 0x64
 801adbe:	f001 f9b3 	bl	801c128 <__match>
 801adc2:	b910      	cbnz	r0, 801adca <_strtod_l+0x37a>
 801adc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801adc6:	3301      	adds	r3, #1
 801adc8:	9319      	str	r3, [sp, #100]	@ 0x64
 801adca:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 801afe8 <_strtod_l+0x598>
 801adce:	f04f 0a00 	mov.w	sl, #0
 801add2:	e676      	b.n	801aac2 <_strtod_l+0x72>
 801add4:	4881      	ldr	r0, [pc, #516]	@ (801afdc <_strtod_l+0x58c>)
 801add6:	f000 fee3 	bl	801bba0 <nan>
 801adda:	ec5b ab10 	vmov	sl, fp, d0
 801adde:	e670      	b.n	801aac2 <_strtod_l+0x72>
 801ade0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ade2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801ade4:	eba8 0303 	sub.w	r3, r8, r3
 801ade8:	f1b9 0f00 	cmp.w	r9, #0
 801adec:	bf08      	it	eq
 801adee:	46a9      	moveq	r9, r5
 801adf0:	2d10      	cmp	r5, #16
 801adf2:	9309      	str	r3, [sp, #36]	@ 0x24
 801adf4:	462c      	mov	r4, r5
 801adf6:	bfa8      	it	ge
 801adf8:	2410      	movge	r4, #16
 801adfa:	f7e5 fb5b 	bl	80004b4 <__aeabi_ui2d>
 801adfe:	2d09      	cmp	r5, #9
 801ae00:	4682      	mov	sl, r0
 801ae02:	468b      	mov	fp, r1
 801ae04:	dc13      	bgt.n	801ae2e <_strtod_l+0x3de>
 801ae06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ae08:	2b00      	cmp	r3, #0
 801ae0a:	f43f ae5a 	beq.w	801aac2 <_strtod_l+0x72>
 801ae0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ae10:	dd78      	ble.n	801af04 <_strtod_l+0x4b4>
 801ae12:	2b16      	cmp	r3, #22
 801ae14:	dc5f      	bgt.n	801aed6 <_strtod_l+0x486>
 801ae16:	4972      	ldr	r1, [pc, #456]	@ (801afe0 <_strtod_l+0x590>)
 801ae18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801ae1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ae20:	4652      	mov	r2, sl
 801ae22:	465b      	mov	r3, fp
 801ae24:	f7e5 fbc0 	bl	80005a8 <__aeabi_dmul>
 801ae28:	4682      	mov	sl, r0
 801ae2a:	468b      	mov	fp, r1
 801ae2c:	e649      	b.n	801aac2 <_strtod_l+0x72>
 801ae2e:	4b6c      	ldr	r3, [pc, #432]	@ (801afe0 <_strtod_l+0x590>)
 801ae30:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ae34:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 801ae38:	f7e5 fbb6 	bl	80005a8 <__aeabi_dmul>
 801ae3c:	4682      	mov	sl, r0
 801ae3e:	4638      	mov	r0, r7
 801ae40:	468b      	mov	fp, r1
 801ae42:	f7e5 fb37 	bl	80004b4 <__aeabi_ui2d>
 801ae46:	4602      	mov	r2, r0
 801ae48:	460b      	mov	r3, r1
 801ae4a:	4650      	mov	r0, sl
 801ae4c:	4659      	mov	r1, fp
 801ae4e:	f7e5 f9f5 	bl	800023c <__adddf3>
 801ae52:	2d0f      	cmp	r5, #15
 801ae54:	4682      	mov	sl, r0
 801ae56:	468b      	mov	fp, r1
 801ae58:	ddd5      	ble.n	801ae06 <_strtod_l+0x3b6>
 801ae5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ae5c:	1b2c      	subs	r4, r5, r4
 801ae5e:	441c      	add	r4, r3
 801ae60:	2c00      	cmp	r4, #0
 801ae62:	f340 8093 	ble.w	801af8c <_strtod_l+0x53c>
 801ae66:	f014 030f 	ands.w	r3, r4, #15
 801ae6a:	d00a      	beq.n	801ae82 <_strtod_l+0x432>
 801ae6c:	495c      	ldr	r1, [pc, #368]	@ (801afe0 <_strtod_l+0x590>)
 801ae6e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801ae72:	4652      	mov	r2, sl
 801ae74:	465b      	mov	r3, fp
 801ae76:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ae7a:	f7e5 fb95 	bl	80005a8 <__aeabi_dmul>
 801ae7e:	4682      	mov	sl, r0
 801ae80:	468b      	mov	fp, r1
 801ae82:	f034 040f 	bics.w	r4, r4, #15
 801ae86:	d073      	beq.n	801af70 <_strtod_l+0x520>
 801ae88:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801ae8c:	dd49      	ble.n	801af22 <_strtod_l+0x4d2>
 801ae8e:	2400      	movs	r4, #0
 801ae90:	46a0      	mov	r8, r4
 801ae92:	940b      	str	r4, [sp, #44]	@ 0x2c
 801ae94:	46a1      	mov	r9, r4
 801ae96:	9a05      	ldr	r2, [sp, #20]
 801ae98:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 801afe8 <_strtod_l+0x598>
 801ae9c:	2322      	movs	r3, #34	@ 0x22
 801ae9e:	6013      	str	r3, [r2, #0]
 801aea0:	f04f 0a00 	mov.w	sl, #0
 801aea4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801aea6:	2b00      	cmp	r3, #0
 801aea8:	f43f ae0b 	beq.w	801aac2 <_strtod_l+0x72>
 801aeac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801aeae:	9805      	ldr	r0, [sp, #20]
 801aeb0:	f7ff f946 	bl	801a140 <_Bfree>
 801aeb4:	9805      	ldr	r0, [sp, #20]
 801aeb6:	4649      	mov	r1, r9
 801aeb8:	f7ff f942 	bl	801a140 <_Bfree>
 801aebc:	9805      	ldr	r0, [sp, #20]
 801aebe:	4641      	mov	r1, r8
 801aec0:	f7ff f93e 	bl	801a140 <_Bfree>
 801aec4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801aec6:	9805      	ldr	r0, [sp, #20]
 801aec8:	f7ff f93a 	bl	801a140 <_Bfree>
 801aecc:	9805      	ldr	r0, [sp, #20]
 801aece:	4621      	mov	r1, r4
 801aed0:	f7ff f936 	bl	801a140 <_Bfree>
 801aed4:	e5f5      	b.n	801aac2 <_strtod_l+0x72>
 801aed6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801aed8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801aedc:	4293      	cmp	r3, r2
 801aede:	dbbc      	blt.n	801ae5a <_strtod_l+0x40a>
 801aee0:	4c3f      	ldr	r4, [pc, #252]	@ (801afe0 <_strtod_l+0x590>)
 801aee2:	f1c5 050f 	rsb	r5, r5, #15
 801aee6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801aeea:	4652      	mov	r2, sl
 801aeec:	465b      	mov	r3, fp
 801aeee:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aef2:	f7e5 fb59 	bl	80005a8 <__aeabi_dmul>
 801aef6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aef8:	1b5d      	subs	r5, r3, r5
 801aefa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801aefe:	e9d4 2300 	ldrd	r2, r3, [r4]
 801af02:	e78f      	b.n	801ae24 <_strtod_l+0x3d4>
 801af04:	3316      	adds	r3, #22
 801af06:	dba8      	blt.n	801ae5a <_strtod_l+0x40a>
 801af08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801af0a:	eba3 0808 	sub.w	r8, r3, r8
 801af0e:	4b34      	ldr	r3, [pc, #208]	@ (801afe0 <_strtod_l+0x590>)
 801af10:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801af14:	e9d8 2300 	ldrd	r2, r3, [r8]
 801af18:	4650      	mov	r0, sl
 801af1a:	4659      	mov	r1, fp
 801af1c:	f7e5 fc6e 	bl	80007fc <__aeabi_ddiv>
 801af20:	e782      	b.n	801ae28 <_strtod_l+0x3d8>
 801af22:	2300      	movs	r3, #0
 801af24:	4f2f      	ldr	r7, [pc, #188]	@ (801afe4 <_strtod_l+0x594>)
 801af26:	1124      	asrs	r4, r4, #4
 801af28:	4650      	mov	r0, sl
 801af2a:	4659      	mov	r1, fp
 801af2c:	461e      	mov	r6, r3
 801af2e:	2c01      	cmp	r4, #1
 801af30:	dc21      	bgt.n	801af76 <_strtod_l+0x526>
 801af32:	b10b      	cbz	r3, 801af38 <_strtod_l+0x4e8>
 801af34:	4682      	mov	sl, r0
 801af36:	468b      	mov	fp, r1
 801af38:	492a      	ldr	r1, [pc, #168]	@ (801afe4 <_strtod_l+0x594>)
 801af3a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801af3e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801af42:	4652      	mov	r2, sl
 801af44:	465b      	mov	r3, fp
 801af46:	e9d1 0100 	ldrd	r0, r1, [r1]
 801af4a:	f7e5 fb2d 	bl	80005a8 <__aeabi_dmul>
 801af4e:	4b26      	ldr	r3, [pc, #152]	@ (801afe8 <_strtod_l+0x598>)
 801af50:	460a      	mov	r2, r1
 801af52:	400b      	ands	r3, r1
 801af54:	4925      	ldr	r1, [pc, #148]	@ (801afec <_strtod_l+0x59c>)
 801af56:	428b      	cmp	r3, r1
 801af58:	4682      	mov	sl, r0
 801af5a:	d898      	bhi.n	801ae8e <_strtod_l+0x43e>
 801af5c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 801af60:	428b      	cmp	r3, r1
 801af62:	bf86      	itte	hi
 801af64:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 801aff0 <_strtod_l+0x5a0>
 801af68:	f04f 3aff 	movhi.w	sl, #4294967295
 801af6c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 801af70:	2300      	movs	r3, #0
 801af72:	9308      	str	r3, [sp, #32]
 801af74:	e076      	b.n	801b064 <_strtod_l+0x614>
 801af76:	07e2      	lsls	r2, r4, #31
 801af78:	d504      	bpl.n	801af84 <_strtod_l+0x534>
 801af7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801af7e:	f7e5 fb13 	bl	80005a8 <__aeabi_dmul>
 801af82:	2301      	movs	r3, #1
 801af84:	3601      	adds	r6, #1
 801af86:	1064      	asrs	r4, r4, #1
 801af88:	3708      	adds	r7, #8
 801af8a:	e7d0      	b.n	801af2e <_strtod_l+0x4de>
 801af8c:	d0f0      	beq.n	801af70 <_strtod_l+0x520>
 801af8e:	4264      	negs	r4, r4
 801af90:	f014 020f 	ands.w	r2, r4, #15
 801af94:	d00a      	beq.n	801afac <_strtod_l+0x55c>
 801af96:	4b12      	ldr	r3, [pc, #72]	@ (801afe0 <_strtod_l+0x590>)
 801af98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801af9c:	4650      	mov	r0, sl
 801af9e:	4659      	mov	r1, fp
 801afa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801afa4:	f7e5 fc2a 	bl	80007fc <__aeabi_ddiv>
 801afa8:	4682      	mov	sl, r0
 801afaa:	468b      	mov	fp, r1
 801afac:	1124      	asrs	r4, r4, #4
 801afae:	d0df      	beq.n	801af70 <_strtod_l+0x520>
 801afb0:	2c1f      	cmp	r4, #31
 801afb2:	dd1f      	ble.n	801aff4 <_strtod_l+0x5a4>
 801afb4:	2400      	movs	r4, #0
 801afb6:	46a0      	mov	r8, r4
 801afb8:	940b      	str	r4, [sp, #44]	@ 0x2c
 801afba:	46a1      	mov	r9, r4
 801afbc:	9a05      	ldr	r2, [sp, #20]
 801afbe:	2322      	movs	r3, #34	@ 0x22
 801afc0:	f04f 0a00 	mov.w	sl, #0
 801afc4:	f04f 0b00 	mov.w	fp, #0
 801afc8:	6013      	str	r3, [r2, #0]
 801afca:	e76b      	b.n	801aea4 <_strtod_l+0x454>
 801afcc:	0802082d 	.word	0x0802082d
 801afd0:	08020af8 	.word	0x08020af8
 801afd4:	08020825 	.word	0x08020825
 801afd8:	0802085c 	.word	0x0802085c
 801afdc:	08020995 	.word	0x08020995
 801afe0:	08020a30 	.word	0x08020a30
 801afe4:	08020a08 	.word	0x08020a08
 801afe8:	7ff00000 	.word	0x7ff00000
 801afec:	7ca00000 	.word	0x7ca00000
 801aff0:	7fefffff 	.word	0x7fefffff
 801aff4:	f014 0310 	ands.w	r3, r4, #16
 801aff8:	bf18      	it	ne
 801affa:	236a      	movne	r3, #106	@ 0x6a
 801affc:	4ea9      	ldr	r6, [pc, #676]	@ (801b2a4 <_strtod_l+0x854>)
 801affe:	9308      	str	r3, [sp, #32]
 801b000:	4650      	mov	r0, sl
 801b002:	4659      	mov	r1, fp
 801b004:	2300      	movs	r3, #0
 801b006:	07e7      	lsls	r7, r4, #31
 801b008:	d504      	bpl.n	801b014 <_strtod_l+0x5c4>
 801b00a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801b00e:	f7e5 facb 	bl	80005a8 <__aeabi_dmul>
 801b012:	2301      	movs	r3, #1
 801b014:	1064      	asrs	r4, r4, #1
 801b016:	f106 0608 	add.w	r6, r6, #8
 801b01a:	d1f4      	bne.n	801b006 <_strtod_l+0x5b6>
 801b01c:	b10b      	cbz	r3, 801b022 <_strtod_l+0x5d2>
 801b01e:	4682      	mov	sl, r0
 801b020:	468b      	mov	fp, r1
 801b022:	9b08      	ldr	r3, [sp, #32]
 801b024:	b1b3      	cbz	r3, 801b054 <_strtod_l+0x604>
 801b026:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801b02a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801b02e:	2b00      	cmp	r3, #0
 801b030:	4659      	mov	r1, fp
 801b032:	dd0f      	ble.n	801b054 <_strtod_l+0x604>
 801b034:	2b1f      	cmp	r3, #31
 801b036:	dd56      	ble.n	801b0e6 <_strtod_l+0x696>
 801b038:	2b34      	cmp	r3, #52	@ 0x34
 801b03a:	bfde      	ittt	le
 801b03c:	f04f 33ff 	movle.w	r3, #4294967295
 801b040:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801b044:	4093      	lslle	r3, r2
 801b046:	f04f 0a00 	mov.w	sl, #0
 801b04a:	bfcc      	ite	gt
 801b04c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801b050:	ea03 0b01 	andle.w	fp, r3, r1
 801b054:	2200      	movs	r2, #0
 801b056:	2300      	movs	r3, #0
 801b058:	4650      	mov	r0, sl
 801b05a:	4659      	mov	r1, fp
 801b05c:	f7e5 fd0c 	bl	8000a78 <__aeabi_dcmpeq>
 801b060:	2800      	cmp	r0, #0
 801b062:	d1a7      	bne.n	801afb4 <_strtod_l+0x564>
 801b064:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b066:	9300      	str	r3, [sp, #0]
 801b068:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801b06a:	9805      	ldr	r0, [sp, #20]
 801b06c:	462b      	mov	r3, r5
 801b06e:	464a      	mov	r2, r9
 801b070:	f7ff f8ce 	bl	801a210 <__s2b>
 801b074:	900b      	str	r0, [sp, #44]	@ 0x2c
 801b076:	2800      	cmp	r0, #0
 801b078:	f43f af09 	beq.w	801ae8e <_strtod_l+0x43e>
 801b07c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b07e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b080:	2a00      	cmp	r2, #0
 801b082:	eba3 0308 	sub.w	r3, r3, r8
 801b086:	bfa8      	it	ge
 801b088:	2300      	movge	r3, #0
 801b08a:	9312      	str	r3, [sp, #72]	@ 0x48
 801b08c:	2400      	movs	r4, #0
 801b08e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801b092:	9316      	str	r3, [sp, #88]	@ 0x58
 801b094:	46a0      	mov	r8, r4
 801b096:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b098:	9805      	ldr	r0, [sp, #20]
 801b09a:	6859      	ldr	r1, [r3, #4]
 801b09c:	f7ff f810 	bl	801a0c0 <_Balloc>
 801b0a0:	4681      	mov	r9, r0
 801b0a2:	2800      	cmp	r0, #0
 801b0a4:	f43f aef7 	beq.w	801ae96 <_strtod_l+0x446>
 801b0a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b0aa:	691a      	ldr	r2, [r3, #16]
 801b0ac:	3202      	adds	r2, #2
 801b0ae:	f103 010c 	add.w	r1, r3, #12
 801b0b2:	0092      	lsls	r2, r2, #2
 801b0b4:	300c      	adds	r0, #12
 801b0b6:	f7fe f896 	bl	80191e6 <memcpy>
 801b0ba:	ec4b ab10 	vmov	d0, sl, fp
 801b0be:	9805      	ldr	r0, [sp, #20]
 801b0c0:	aa1c      	add	r2, sp, #112	@ 0x70
 801b0c2:	a91b      	add	r1, sp, #108	@ 0x6c
 801b0c4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 801b0c8:	f7ff fbd6 	bl	801a878 <__d2b>
 801b0cc:	901a      	str	r0, [sp, #104]	@ 0x68
 801b0ce:	2800      	cmp	r0, #0
 801b0d0:	f43f aee1 	beq.w	801ae96 <_strtod_l+0x446>
 801b0d4:	9805      	ldr	r0, [sp, #20]
 801b0d6:	2101      	movs	r1, #1
 801b0d8:	f7ff f930 	bl	801a33c <__i2b>
 801b0dc:	4680      	mov	r8, r0
 801b0de:	b948      	cbnz	r0, 801b0f4 <_strtod_l+0x6a4>
 801b0e0:	f04f 0800 	mov.w	r8, #0
 801b0e4:	e6d7      	b.n	801ae96 <_strtod_l+0x446>
 801b0e6:	f04f 32ff 	mov.w	r2, #4294967295
 801b0ea:	fa02 f303 	lsl.w	r3, r2, r3
 801b0ee:	ea03 0a0a 	and.w	sl, r3, sl
 801b0f2:	e7af      	b.n	801b054 <_strtod_l+0x604>
 801b0f4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801b0f6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801b0f8:	2d00      	cmp	r5, #0
 801b0fa:	bfab      	itete	ge
 801b0fc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801b0fe:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 801b100:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801b102:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801b104:	bfac      	ite	ge
 801b106:	18ef      	addge	r7, r5, r3
 801b108:	1b5e      	sublt	r6, r3, r5
 801b10a:	9b08      	ldr	r3, [sp, #32]
 801b10c:	1aed      	subs	r5, r5, r3
 801b10e:	4415      	add	r5, r2
 801b110:	4b65      	ldr	r3, [pc, #404]	@ (801b2a8 <_strtod_l+0x858>)
 801b112:	3d01      	subs	r5, #1
 801b114:	429d      	cmp	r5, r3
 801b116:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801b11a:	da50      	bge.n	801b1be <_strtod_l+0x76e>
 801b11c:	1b5b      	subs	r3, r3, r5
 801b11e:	2b1f      	cmp	r3, #31
 801b120:	eba2 0203 	sub.w	r2, r2, r3
 801b124:	f04f 0101 	mov.w	r1, #1
 801b128:	dc3d      	bgt.n	801b1a6 <_strtod_l+0x756>
 801b12a:	fa01 f303 	lsl.w	r3, r1, r3
 801b12e:	9313      	str	r3, [sp, #76]	@ 0x4c
 801b130:	2300      	movs	r3, #0
 801b132:	9310      	str	r3, [sp, #64]	@ 0x40
 801b134:	18bd      	adds	r5, r7, r2
 801b136:	9b08      	ldr	r3, [sp, #32]
 801b138:	42af      	cmp	r7, r5
 801b13a:	4416      	add	r6, r2
 801b13c:	441e      	add	r6, r3
 801b13e:	463b      	mov	r3, r7
 801b140:	bfa8      	it	ge
 801b142:	462b      	movge	r3, r5
 801b144:	42b3      	cmp	r3, r6
 801b146:	bfa8      	it	ge
 801b148:	4633      	movge	r3, r6
 801b14a:	2b00      	cmp	r3, #0
 801b14c:	bfc2      	ittt	gt
 801b14e:	1aed      	subgt	r5, r5, r3
 801b150:	1af6      	subgt	r6, r6, r3
 801b152:	1aff      	subgt	r7, r7, r3
 801b154:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801b156:	2b00      	cmp	r3, #0
 801b158:	dd16      	ble.n	801b188 <_strtod_l+0x738>
 801b15a:	4641      	mov	r1, r8
 801b15c:	9805      	ldr	r0, [sp, #20]
 801b15e:	461a      	mov	r2, r3
 801b160:	f7ff f9a4 	bl	801a4ac <__pow5mult>
 801b164:	4680      	mov	r8, r0
 801b166:	2800      	cmp	r0, #0
 801b168:	d0ba      	beq.n	801b0e0 <_strtod_l+0x690>
 801b16a:	4601      	mov	r1, r0
 801b16c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801b16e:	9805      	ldr	r0, [sp, #20]
 801b170:	f7ff f8fa 	bl	801a368 <__multiply>
 801b174:	900a      	str	r0, [sp, #40]	@ 0x28
 801b176:	2800      	cmp	r0, #0
 801b178:	f43f ae8d 	beq.w	801ae96 <_strtod_l+0x446>
 801b17c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801b17e:	9805      	ldr	r0, [sp, #20]
 801b180:	f7fe ffde 	bl	801a140 <_Bfree>
 801b184:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b186:	931a      	str	r3, [sp, #104]	@ 0x68
 801b188:	2d00      	cmp	r5, #0
 801b18a:	dc1d      	bgt.n	801b1c8 <_strtod_l+0x778>
 801b18c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b18e:	2b00      	cmp	r3, #0
 801b190:	dd23      	ble.n	801b1da <_strtod_l+0x78a>
 801b192:	4649      	mov	r1, r9
 801b194:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801b196:	9805      	ldr	r0, [sp, #20]
 801b198:	f7ff f988 	bl	801a4ac <__pow5mult>
 801b19c:	4681      	mov	r9, r0
 801b19e:	b9e0      	cbnz	r0, 801b1da <_strtod_l+0x78a>
 801b1a0:	f04f 0900 	mov.w	r9, #0
 801b1a4:	e677      	b.n	801ae96 <_strtod_l+0x446>
 801b1a6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801b1aa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801b1ae:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801b1b2:	35e2      	adds	r5, #226	@ 0xe2
 801b1b4:	fa01 f305 	lsl.w	r3, r1, r5
 801b1b8:	9310      	str	r3, [sp, #64]	@ 0x40
 801b1ba:	9113      	str	r1, [sp, #76]	@ 0x4c
 801b1bc:	e7ba      	b.n	801b134 <_strtod_l+0x6e4>
 801b1be:	2300      	movs	r3, #0
 801b1c0:	9310      	str	r3, [sp, #64]	@ 0x40
 801b1c2:	2301      	movs	r3, #1
 801b1c4:	9313      	str	r3, [sp, #76]	@ 0x4c
 801b1c6:	e7b5      	b.n	801b134 <_strtod_l+0x6e4>
 801b1c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801b1ca:	9805      	ldr	r0, [sp, #20]
 801b1cc:	462a      	mov	r2, r5
 801b1ce:	f7ff f9c7 	bl	801a560 <__lshift>
 801b1d2:	901a      	str	r0, [sp, #104]	@ 0x68
 801b1d4:	2800      	cmp	r0, #0
 801b1d6:	d1d9      	bne.n	801b18c <_strtod_l+0x73c>
 801b1d8:	e65d      	b.n	801ae96 <_strtod_l+0x446>
 801b1da:	2e00      	cmp	r6, #0
 801b1dc:	dd07      	ble.n	801b1ee <_strtod_l+0x79e>
 801b1de:	4649      	mov	r1, r9
 801b1e0:	9805      	ldr	r0, [sp, #20]
 801b1e2:	4632      	mov	r2, r6
 801b1e4:	f7ff f9bc 	bl	801a560 <__lshift>
 801b1e8:	4681      	mov	r9, r0
 801b1ea:	2800      	cmp	r0, #0
 801b1ec:	d0d8      	beq.n	801b1a0 <_strtod_l+0x750>
 801b1ee:	2f00      	cmp	r7, #0
 801b1f0:	dd08      	ble.n	801b204 <_strtod_l+0x7b4>
 801b1f2:	4641      	mov	r1, r8
 801b1f4:	9805      	ldr	r0, [sp, #20]
 801b1f6:	463a      	mov	r2, r7
 801b1f8:	f7ff f9b2 	bl	801a560 <__lshift>
 801b1fc:	4680      	mov	r8, r0
 801b1fe:	2800      	cmp	r0, #0
 801b200:	f43f ae49 	beq.w	801ae96 <_strtod_l+0x446>
 801b204:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801b206:	9805      	ldr	r0, [sp, #20]
 801b208:	464a      	mov	r2, r9
 801b20a:	f7ff fa31 	bl	801a670 <__mdiff>
 801b20e:	4604      	mov	r4, r0
 801b210:	2800      	cmp	r0, #0
 801b212:	f43f ae40 	beq.w	801ae96 <_strtod_l+0x446>
 801b216:	68c3      	ldr	r3, [r0, #12]
 801b218:	930f      	str	r3, [sp, #60]	@ 0x3c
 801b21a:	2300      	movs	r3, #0
 801b21c:	60c3      	str	r3, [r0, #12]
 801b21e:	4641      	mov	r1, r8
 801b220:	f7ff fa0a 	bl	801a638 <__mcmp>
 801b224:	2800      	cmp	r0, #0
 801b226:	da45      	bge.n	801b2b4 <_strtod_l+0x864>
 801b228:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b22a:	ea53 030a 	orrs.w	r3, r3, sl
 801b22e:	d16b      	bne.n	801b308 <_strtod_l+0x8b8>
 801b230:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b234:	2b00      	cmp	r3, #0
 801b236:	d167      	bne.n	801b308 <_strtod_l+0x8b8>
 801b238:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801b23c:	0d1b      	lsrs	r3, r3, #20
 801b23e:	051b      	lsls	r3, r3, #20
 801b240:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801b244:	d960      	bls.n	801b308 <_strtod_l+0x8b8>
 801b246:	6963      	ldr	r3, [r4, #20]
 801b248:	b913      	cbnz	r3, 801b250 <_strtod_l+0x800>
 801b24a:	6923      	ldr	r3, [r4, #16]
 801b24c:	2b01      	cmp	r3, #1
 801b24e:	dd5b      	ble.n	801b308 <_strtod_l+0x8b8>
 801b250:	4621      	mov	r1, r4
 801b252:	2201      	movs	r2, #1
 801b254:	9805      	ldr	r0, [sp, #20]
 801b256:	f7ff f983 	bl	801a560 <__lshift>
 801b25a:	4641      	mov	r1, r8
 801b25c:	4604      	mov	r4, r0
 801b25e:	f7ff f9eb 	bl	801a638 <__mcmp>
 801b262:	2800      	cmp	r0, #0
 801b264:	dd50      	ble.n	801b308 <_strtod_l+0x8b8>
 801b266:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801b26a:	9a08      	ldr	r2, [sp, #32]
 801b26c:	0d1b      	lsrs	r3, r3, #20
 801b26e:	051b      	lsls	r3, r3, #20
 801b270:	2a00      	cmp	r2, #0
 801b272:	d06a      	beq.n	801b34a <_strtod_l+0x8fa>
 801b274:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801b278:	d867      	bhi.n	801b34a <_strtod_l+0x8fa>
 801b27a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801b27e:	f67f ae9d 	bls.w	801afbc <_strtod_l+0x56c>
 801b282:	4b0a      	ldr	r3, [pc, #40]	@ (801b2ac <_strtod_l+0x85c>)
 801b284:	4650      	mov	r0, sl
 801b286:	4659      	mov	r1, fp
 801b288:	2200      	movs	r2, #0
 801b28a:	f7e5 f98d 	bl	80005a8 <__aeabi_dmul>
 801b28e:	4b08      	ldr	r3, [pc, #32]	@ (801b2b0 <_strtod_l+0x860>)
 801b290:	400b      	ands	r3, r1
 801b292:	4682      	mov	sl, r0
 801b294:	468b      	mov	fp, r1
 801b296:	2b00      	cmp	r3, #0
 801b298:	f47f ae08 	bne.w	801aeac <_strtod_l+0x45c>
 801b29c:	9a05      	ldr	r2, [sp, #20]
 801b29e:	2322      	movs	r3, #34	@ 0x22
 801b2a0:	6013      	str	r3, [r2, #0]
 801b2a2:	e603      	b.n	801aeac <_strtod_l+0x45c>
 801b2a4:	08020b20 	.word	0x08020b20
 801b2a8:	fffffc02 	.word	0xfffffc02
 801b2ac:	39500000 	.word	0x39500000
 801b2b0:	7ff00000 	.word	0x7ff00000
 801b2b4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801b2b8:	d165      	bne.n	801b386 <_strtod_l+0x936>
 801b2ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801b2bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b2c0:	b35a      	cbz	r2, 801b31a <_strtod_l+0x8ca>
 801b2c2:	4a9f      	ldr	r2, [pc, #636]	@ (801b540 <_strtod_l+0xaf0>)
 801b2c4:	4293      	cmp	r3, r2
 801b2c6:	d12b      	bne.n	801b320 <_strtod_l+0x8d0>
 801b2c8:	9b08      	ldr	r3, [sp, #32]
 801b2ca:	4651      	mov	r1, sl
 801b2cc:	b303      	cbz	r3, 801b310 <_strtod_l+0x8c0>
 801b2ce:	4b9d      	ldr	r3, [pc, #628]	@ (801b544 <_strtod_l+0xaf4>)
 801b2d0:	465a      	mov	r2, fp
 801b2d2:	4013      	ands	r3, r2
 801b2d4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801b2d8:	f04f 32ff 	mov.w	r2, #4294967295
 801b2dc:	d81b      	bhi.n	801b316 <_strtod_l+0x8c6>
 801b2de:	0d1b      	lsrs	r3, r3, #20
 801b2e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801b2e4:	fa02 f303 	lsl.w	r3, r2, r3
 801b2e8:	4299      	cmp	r1, r3
 801b2ea:	d119      	bne.n	801b320 <_strtod_l+0x8d0>
 801b2ec:	4b96      	ldr	r3, [pc, #600]	@ (801b548 <_strtod_l+0xaf8>)
 801b2ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b2f0:	429a      	cmp	r2, r3
 801b2f2:	d102      	bne.n	801b2fa <_strtod_l+0x8aa>
 801b2f4:	3101      	adds	r1, #1
 801b2f6:	f43f adce 	beq.w	801ae96 <_strtod_l+0x446>
 801b2fa:	4b92      	ldr	r3, [pc, #584]	@ (801b544 <_strtod_l+0xaf4>)
 801b2fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b2fe:	401a      	ands	r2, r3
 801b300:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801b304:	f04f 0a00 	mov.w	sl, #0
 801b308:	9b08      	ldr	r3, [sp, #32]
 801b30a:	2b00      	cmp	r3, #0
 801b30c:	d1b9      	bne.n	801b282 <_strtod_l+0x832>
 801b30e:	e5cd      	b.n	801aeac <_strtod_l+0x45c>
 801b310:	f04f 33ff 	mov.w	r3, #4294967295
 801b314:	e7e8      	b.n	801b2e8 <_strtod_l+0x898>
 801b316:	4613      	mov	r3, r2
 801b318:	e7e6      	b.n	801b2e8 <_strtod_l+0x898>
 801b31a:	ea53 030a 	orrs.w	r3, r3, sl
 801b31e:	d0a2      	beq.n	801b266 <_strtod_l+0x816>
 801b320:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b322:	b1db      	cbz	r3, 801b35c <_strtod_l+0x90c>
 801b324:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b326:	4213      	tst	r3, r2
 801b328:	d0ee      	beq.n	801b308 <_strtod_l+0x8b8>
 801b32a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b32c:	9a08      	ldr	r2, [sp, #32]
 801b32e:	4650      	mov	r0, sl
 801b330:	4659      	mov	r1, fp
 801b332:	b1bb      	cbz	r3, 801b364 <_strtod_l+0x914>
 801b334:	f7ff fb6e 	bl	801aa14 <sulp>
 801b338:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801b33c:	ec53 2b10 	vmov	r2, r3, d0
 801b340:	f7e4 ff7c 	bl	800023c <__adddf3>
 801b344:	4682      	mov	sl, r0
 801b346:	468b      	mov	fp, r1
 801b348:	e7de      	b.n	801b308 <_strtod_l+0x8b8>
 801b34a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801b34e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801b352:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801b356:	f04f 3aff 	mov.w	sl, #4294967295
 801b35a:	e7d5      	b.n	801b308 <_strtod_l+0x8b8>
 801b35c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801b35e:	ea13 0f0a 	tst.w	r3, sl
 801b362:	e7e1      	b.n	801b328 <_strtod_l+0x8d8>
 801b364:	f7ff fb56 	bl	801aa14 <sulp>
 801b368:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801b36c:	ec53 2b10 	vmov	r2, r3, d0
 801b370:	f7e4 ff62 	bl	8000238 <__aeabi_dsub>
 801b374:	2200      	movs	r2, #0
 801b376:	2300      	movs	r3, #0
 801b378:	4682      	mov	sl, r0
 801b37a:	468b      	mov	fp, r1
 801b37c:	f7e5 fb7c 	bl	8000a78 <__aeabi_dcmpeq>
 801b380:	2800      	cmp	r0, #0
 801b382:	d0c1      	beq.n	801b308 <_strtod_l+0x8b8>
 801b384:	e61a      	b.n	801afbc <_strtod_l+0x56c>
 801b386:	4641      	mov	r1, r8
 801b388:	4620      	mov	r0, r4
 801b38a:	f7ff facd 	bl	801a928 <__ratio>
 801b38e:	ec57 6b10 	vmov	r6, r7, d0
 801b392:	2200      	movs	r2, #0
 801b394:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801b398:	4630      	mov	r0, r6
 801b39a:	4639      	mov	r1, r7
 801b39c:	f7e5 fb80 	bl	8000aa0 <__aeabi_dcmple>
 801b3a0:	2800      	cmp	r0, #0
 801b3a2:	d06f      	beq.n	801b484 <_strtod_l+0xa34>
 801b3a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b3a6:	2b00      	cmp	r3, #0
 801b3a8:	d17a      	bne.n	801b4a0 <_strtod_l+0xa50>
 801b3aa:	f1ba 0f00 	cmp.w	sl, #0
 801b3ae:	d158      	bne.n	801b462 <_strtod_l+0xa12>
 801b3b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b3b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801b3b6:	2b00      	cmp	r3, #0
 801b3b8:	d15a      	bne.n	801b470 <_strtod_l+0xa20>
 801b3ba:	4b64      	ldr	r3, [pc, #400]	@ (801b54c <_strtod_l+0xafc>)
 801b3bc:	2200      	movs	r2, #0
 801b3be:	4630      	mov	r0, r6
 801b3c0:	4639      	mov	r1, r7
 801b3c2:	f7e5 fb63 	bl	8000a8c <__aeabi_dcmplt>
 801b3c6:	2800      	cmp	r0, #0
 801b3c8:	d159      	bne.n	801b47e <_strtod_l+0xa2e>
 801b3ca:	4630      	mov	r0, r6
 801b3cc:	4639      	mov	r1, r7
 801b3ce:	4b60      	ldr	r3, [pc, #384]	@ (801b550 <_strtod_l+0xb00>)
 801b3d0:	2200      	movs	r2, #0
 801b3d2:	f7e5 f8e9 	bl	80005a8 <__aeabi_dmul>
 801b3d6:	4606      	mov	r6, r0
 801b3d8:	460f      	mov	r7, r1
 801b3da:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801b3de:	9606      	str	r6, [sp, #24]
 801b3e0:	9307      	str	r3, [sp, #28]
 801b3e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801b3e6:	4d57      	ldr	r5, [pc, #348]	@ (801b544 <_strtod_l+0xaf4>)
 801b3e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801b3ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b3ee:	401d      	ands	r5, r3
 801b3f0:	4b58      	ldr	r3, [pc, #352]	@ (801b554 <_strtod_l+0xb04>)
 801b3f2:	429d      	cmp	r5, r3
 801b3f4:	f040 80b2 	bne.w	801b55c <_strtod_l+0xb0c>
 801b3f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b3fa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801b3fe:	ec4b ab10 	vmov	d0, sl, fp
 801b402:	f7ff f9c9 	bl	801a798 <__ulp>
 801b406:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801b40a:	ec51 0b10 	vmov	r0, r1, d0
 801b40e:	f7e5 f8cb 	bl	80005a8 <__aeabi_dmul>
 801b412:	4652      	mov	r2, sl
 801b414:	465b      	mov	r3, fp
 801b416:	f7e4 ff11 	bl	800023c <__adddf3>
 801b41a:	460b      	mov	r3, r1
 801b41c:	4949      	ldr	r1, [pc, #292]	@ (801b544 <_strtod_l+0xaf4>)
 801b41e:	4a4e      	ldr	r2, [pc, #312]	@ (801b558 <_strtod_l+0xb08>)
 801b420:	4019      	ands	r1, r3
 801b422:	4291      	cmp	r1, r2
 801b424:	4682      	mov	sl, r0
 801b426:	d942      	bls.n	801b4ae <_strtod_l+0xa5e>
 801b428:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b42a:	4b47      	ldr	r3, [pc, #284]	@ (801b548 <_strtod_l+0xaf8>)
 801b42c:	429a      	cmp	r2, r3
 801b42e:	d103      	bne.n	801b438 <_strtod_l+0x9e8>
 801b430:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b432:	3301      	adds	r3, #1
 801b434:	f43f ad2f 	beq.w	801ae96 <_strtod_l+0x446>
 801b438:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 801b548 <_strtod_l+0xaf8>
 801b43c:	f04f 3aff 	mov.w	sl, #4294967295
 801b440:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801b442:	9805      	ldr	r0, [sp, #20]
 801b444:	f7fe fe7c 	bl	801a140 <_Bfree>
 801b448:	9805      	ldr	r0, [sp, #20]
 801b44a:	4649      	mov	r1, r9
 801b44c:	f7fe fe78 	bl	801a140 <_Bfree>
 801b450:	9805      	ldr	r0, [sp, #20]
 801b452:	4641      	mov	r1, r8
 801b454:	f7fe fe74 	bl	801a140 <_Bfree>
 801b458:	9805      	ldr	r0, [sp, #20]
 801b45a:	4621      	mov	r1, r4
 801b45c:	f7fe fe70 	bl	801a140 <_Bfree>
 801b460:	e619      	b.n	801b096 <_strtod_l+0x646>
 801b462:	f1ba 0f01 	cmp.w	sl, #1
 801b466:	d103      	bne.n	801b470 <_strtod_l+0xa20>
 801b468:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b46a:	2b00      	cmp	r3, #0
 801b46c:	f43f ada6 	beq.w	801afbc <_strtod_l+0x56c>
 801b470:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 801b520 <_strtod_l+0xad0>
 801b474:	4f35      	ldr	r7, [pc, #212]	@ (801b54c <_strtod_l+0xafc>)
 801b476:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b47a:	2600      	movs	r6, #0
 801b47c:	e7b1      	b.n	801b3e2 <_strtod_l+0x992>
 801b47e:	4f34      	ldr	r7, [pc, #208]	@ (801b550 <_strtod_l+0xb00>)
 801b480:	2600      	movs	r6, #0
 801b482:	e7aa      	b.n	801b3da <_strtod_l+0x98a>
 801b484:	4b32      	ldr	r3, [pc, #200]	@ (801b550 <_strtod_l+0xb00>)
 801b486:	4630      	mov	r0, r6
 801b488:	4639      	mov	r1, r7
 801b48a:	2200      	movs	r2, #0
 801b48c:	f7e5 f88c 	bl	80005a8 <__aeabi_dmul>
 801b490:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b492:	4606      	mov	r6, r0
 801b494:	460f      	mov	r7, r1
 801b496:	2b00      	cmp	r3, #0
 801b498:	d09f      	beq.n	801b3da <_strtod_l+0x98a>
 801b49a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801b49e:	e7a0      	b.n	801b3e2 <_strtod_l+0x992>
 801b4a0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 801b528 <_strtod_l+0xad8>
 801b4a4:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b4a8:	ec57 6b17 	vmov	r6, r7, d7
 801b4ac:	e799      	b.n	801b3e2 <_strtod_l+0x992>
 801b4ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801b4b2:	9b08      	ldr	r3, [sp, #32]
 801b4b4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801b4b8:	2b00      	cmp	r3, #0
 801b4ba:	d1c1      	bne.n	801b440 <_strtod_l+0x9f0>
 801b4bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801b4c0:	0d1b      	lsrs	r3, r3, #20
 801b4c2:	051b      	lsls	r3, r3, #20
 801b4c4:	429d      	cmp	r5, r3
 801b4c6:	d1bb      	bne.n	801b440 <_strtod_l+0x9f0>
 801b4c8:	4630      	mov	r0, r6
 801b4ca:	4639      	mov	r1, r7
 801b4cc:	f7e5 fbcc 	bl	8000c68 <__aeabi_d2lz>
 801b4d0:	f7e5 f83c 	bl	800054c <__aeabi_l2d>
 801b4d4:	4602      	mov	r2, r0
 801b4d6:	460b      	mov	r3, r1
 801b4d8:	4630      	mov	r0, r6
 801b4da:	4639      	mov	r1, r7
 801b4dc:	f7e4 feac 	bl	8000238 <__aeabi_dsub>
 801b4e0:	460b      	mov	r3, r1
 801b4e2:	4602      	mov	r2, r0
 801b4e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 801b4e8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801b4ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b4ee:	ea46 060a 	orr.w	r6, r6, sl
 801b4f2:	431e      	orrs	r6, r3
 801b4f4:	d06f      	beq.n	801b5d6 <_strtod_l+0xb86>
 801b4f6:	a30e      	add	r3, pc, #56	@ (adr r3, 801b530 <_strtod_l+0xae0>)
 801b4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b4fc:	f7e5 fac6 	bl	8000a8c <__aeabi_dcmplt>
 801b500:	2800      	cmp	r0, #0
 801b502:	f47f acd3 	bne.w	801aeac <_strtod_l+0x45c>
 801b506:	a30c      	add	r3, pc, #48	@ (adr r3, 801b538 <_strtod_l+0xae8>)
 801b508:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b50c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801b510:	f7e5 fada 	bl	8000ac8 <__aeabi_dcmpgt>
 801b514:	2800      	cmp	r0, #0
 801b516:	d093      	beq.n	801b440 <_strtod_l+0x9f0>
 801b518:	e4c8      	b.n	801aeac <_strtod_l+0x45c>
 801b51a:	bf00      	nop
 801b51c:	f3af 8000 	nop.w
 801b520:	00000000 	.word	0x00000000
 801b524:	bff00000 	.word	0xbff00000
 801b528:	00000000 	.word	0x00000000
 801b52c:	3ff00000 	.word	0x3ff00000
 801b530:	94a03595 	.word	0x94a03595
 801b534:	3fdfffff 	.word	0x3fdfffff
 801b538:	35afe535 	.word	0x35afe535
 801b53c:	3fe00000 	.word	0x3fe00000
 801b540:	000fffff 	.word	0x000fffff
 801b544:	7ff00000 	.word	0x7ff00000
 801b548:	7fefffff 	.word	0x7fefffff
 801b54c:	3ff00000 	.word	0x3ff00000
 801b550:	3fe00000 	.word	0x3fe00000
 801b554:	7fe00000 	.word	0x7fe00000
 801b558:	7c9fffff 	.word	0x7c9fffff
 801b55c:	9b08      	ldr	r3, [sp, #32]
 801b55e:	b323      	cbz	r3, 801b5aa <_strtod_l+0xb5a>
 801b560:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801b564:	d821      	bhi.n	801b5aa <_strtod_l+0xb5a>
 801b566:	a328      	add	r3, pc, #160	@ (adr r3, 801b608 <_strtod_l+0xbb8>)
 801b568:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b56c:	4630      	mov	r0, r6
 801b56e:	4639      	mov	r1, r7
 801b570:	f7e5 fa96 	bl	8000aa0 <__aeabi_dcmple>
 801b574:	b1a0      	cbz	r0, 801b5a0 <_strtod_l+0xb50>
 801b576:	4639      	mov	r1, r7
 801b578:	4630      	mov	r0, r6
 801b57a:	f7e5 faed 	bl	8000b58 <__aeabi_d2uiz>
 801b57e:	2801      	cmp	r0, #1
 801b580:	bf38      	it	cc
 801b582:	2001      	movcc	r0, #1
 801b584:	f7e4 ff96 	bl	80004b4 <__aeabi_ui2d>
 801b588:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b58a:	4606      	mov	r6, r0
 801b58c:	460f      	mov	r7, r1
 801b58e:	b9fb      	cbnz	r3, 801b5d0 <_strtod_l+0xb80>
 801b590:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b594:	9014      	str	r0, [sp, #80]	@ 0x50
 801b596:	9315      	str	r3, [sp, #84]	@ 0x54
 801b598:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801b59c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801b5a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b5a2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801b5a6:	1b5b      	subs	r3, r3, r5
 801b5a8:	9311      	str	r3, [sp, #68]	@ 0x44
 801b5aa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801b5ae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801b5b2:	f7ff f8f1 	bl	801a798 <__ulp>
 801b5b6:	4650      	mov	r0, sl
 801b5b8:	ec53 2b10 	vmov	r2, r3, d0
 801b5bc:	4659      	mov	r1, fp
 801b5be:	f7e4 fff3 	bl	80005a8 <__aeabi_dmul>
 801b5c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801b5c6:	f7e4 fe39 	bl	800023c <__adddf3>
 801b5ca:	4682      	mov	sl, r0
 801b5cc:	468b      	mov	fp, r1
 801b5ce:	e770      	b.n	801b4b2 <_strtod_l+0xa62>
 801b5d0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801b5d4:	e7e0      	b.n	801b598 <_strtod_l+0xb48>
 801b5d6:	a30e      	add	r3, pc, #56	@ (adr r3, 801b610 <_strtod_l+0xbc0>)
 801b5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b5dc:	f7e5 fa56 	bl	8000a8c <__aeabi_dcmplt>
 801b5e0:	e798      	b.n	801b514 <_strtod_l+0xac4>
 801b5e2:	2300      	movs	r3, #0
 801b5e4:	930e      	str	r3, [sp, #56]	@ 0x38
 801b5e6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801b5e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b5ea:	6013      	str	r3, [r2, #0]
 801b5ec:	f7ff ba6d 	b.w	801aaca <_strtod_l+0x7a>
 801b5f0:	2a65      	cmp	r2, #101	@ 0x65
 801b5f2:	f43f ab68 	beq.w	801acc6 <_strtod_l+0x276>
 801b5f6:	2a45      	cmp	r2, #69	@ 0x45
 801b5f8:	f43f ab65 	beq.w	801acc6 <_strtod_l+0x276>
 801b5fc:	2301      	movs	r3, #1
 801b5fe:	f7ff bba0 	b.w	801ad42 <_strtod_l+0x2f2>
 801b602:	bf00      	nop
 801b604:	f3af 8000 	nop.w
 801b608:	ffc00000 	.word	0xffc00000
 801b60c:	41dfffff 	.word	0x41dfffff
 801b610:	94a03595 	.word	0x94a03595
 801b614:	3fcfffff 	.word	0x3fcfffff

0801b618 <_strtod_r>:
 801b618:	4b01      	ldr	r3, [pc, #4]	@ (801b620 <_strtod_r+0x8>)
 801b61a:	f7ff ba19 	b.w	801aa50 <_strtod_l>
 801b61e:	bf00      	nop
 801b620:	20000190 	.word	0x20000190

0801b624 <_strtol_l.isra.0>:
 801b624:	2b24      	cmp	r3, #36	@ 0x24
 801b626:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b62a:	4686      	mov	lr, r0
 801b62c:	4690      	mov	r8, r2
 801b62e:	d801      	bhi.n	801b634 <_strtol_l.isra.0+0x10>
 801b630:	2b01      	cmp	r3, #1
 801b632:	d106      	bne.n	801b642 <_strtol_l.isra.0+0x1e>
 801b634:	f7fd fdaa 	bl	801918c <__errno>
 801b638:	2316      	movs	r3, #22
 801b63a:	6003      	str	r3, [r0, #0]
 801b63c:	2000      	movs	r0, #0
 801b63e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b642:	4834      	ldr	r0, [pc, #208]	@ (801b714 <_strtol_l.isra.0+0xf0>)
 801b644:	460d      	mov	r5, r1
 801b646:	462a      	mov	r2, r5
 801b648:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b64c:	5d06      	ldrb	r6, [r0, r4]
 801b64e:	f016 0608 	ands.w	r6, r6, #8
 801b652:	d1f8      	bne.n	801b646 <_strtol_l.isra.0+0x22>
 801b654:	2c2d      	cmp	r4, #45	@ 0x2d
 801b656:	d110      	bne.n	801b67a <_strtol_l.isra.0+0x56>
 801b658:	782c      	ldrb	r4, [r5, #0]
 801b65a:	2601      	movs	r6, #1
 801b65c:	1c95      	adds	r5, r2, #2
 801b65e:	f033 0210 	bics.w	r2, r3, #16
 801b662:	d115      	bne.n	801b690 <_strtol_l.isra.0+0x6c>
 801b664:	2c30      	cmp	r4, #48	@ 0x30
 801b666:	d10d      	bne.n	801b684 <_strtol_l.isra.0+0x60>
 801b668:	782a      	ldrb	r2, [r5, #0]
 801b66a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801b66e:	2a58      	cmp	r2, #88	@ 0x58
 801b670:	d108      	bne.n	801b684 <_strtol_l.isra.0+0x60>
 801b672:	786c      	ldrb	r4, [r5, #1]
 801b674:	3502      	adds	r5, #2
 801b676:	2310      	movs	r3, #16
 801b678:	e00a      	b.n	801b690 <_strtol_l.isra.0+0x6c>
 801b67a:	2c2b      	cmp	r4, #43	@ 0x2b
 801b67c:	bf04      	itt	eq
 801b67e:	782c      	ldrbeq	r4, [r5, #0]
 801b680:	1c95      	addeq	r5, r2, #2
 801b682:	e7ec      	b.n	801b65e <_strtol_l.isra.0+0x3a>
 801b684:	2b00      	cmp	r3, #0
 801b686:	d1f6      	bne.n	801b676 <_strtol_l.isra.0+0x52>
 801b688:	2c30      	cmp	r4, #48	@ 0x30
 801b68a:	bf14      	ite	ne
 801b68c:	230a      	movne	r3, #10
 801b68e:	2308      	moveq	r3, #8
 801b690:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801b694:	f10c 3cff 	add.w	ip, ip, #4294967295
 801b698:	2200      	movs	r2, #0
 801b69a:	fbbc f9f3 	udiv	r9, ip, r3
 801b69e:	4610      	mov	r0, r2
 801b6a0:	fb03 ca19 	mls	sl, r3, r9, ip
 801b6a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801b6a8:	2f09      	cmp	r7, #9
 801b6aa:	d80f      	bhi.n	801b6cc <_strtol_l.isra.0+0xa8>
 801b6ac:	463c      	mov	r4, r7
 801b6ae:	42a3      	cmp	r3, r4
 801b6b0:	dd1b      	ble.n	801b6ea <_strtol_l.isra.0+0xc6>
 801b6b2:	1c57      	adds	r7, r2, #1
 801b6b4:	d007      	beq.n	801b6c6 <_strtol_l.isra.0+0xa2>
 801b6b6:	4581      	cmp	r9, r0
 801b6b8:	d314      	bcc.n	801b6e4 <_strtol_l.isra.0+0xc0>
 801b6ba:	d101      	bne.n	801b6c0 <_strtol_l.isra.0+0x9c>
 801b6bc:	45a2      	cmp	sl, r4
 801b6be:	db11      	blt.n	801b6e4 <_strtol_l.isra.0+0xc0>
 801b6c0:	fb00 4003 	mla	r0, r0, r3, r4
 801b6c4:	2201      	movs	r2, #1
 801b6c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b6ca:	e7eb      	b.n	801b6a4 <_strtol_l.isra.0+0x80>
 801b6cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801b6d0:	2f19      	cmp	r7, #25
 801b6d2:	d801      	bhi.n	801b6d8 <_strtol_l.isra.0+0xb4>
 801b6d4:	3c37      	subs	r4, #55	@ 0x37
 801b6d6:	e7ea      	b.n	801b6ae <_strtol_l.isra.0+0x8a>
 801b6d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801b6dc:	2f19      	cmp	r7, #25
 801b6de:	d804      	bhi.n	801b6ea <_strtol_l.isra.0+0xc6>
 801b6e0:	3c57      	subs	r4, #87	@ 0x57
 801b6e2:	e7e4      	b.n	801b6ae <_strtol_l.isra.0+0x8a>
 801b6e4:	f04f 32ff 	mov.w	r2, #4294967295
 801b6e8:	e7ed      	b.n	801b6c6 <_strtol_l.isra.0+0xa2>
 801b6ea:	1c53      	adds	r3, r2, #1
 801b6ec:	d108      	bne.n	801b700 <_strtol_l.isra.0+0xdc>
 801b6ee:	2322      	movs	r3, #34	@ 0x22
 801b6f0:	f8ce 3000 	str.w	r3, [lr]
 801b6f4:	4660      	mov	r0, ip
 801b6f6:	f1b8 0f00 	cmp.w	r8, #0
 801b6fa:	d0a0      	beq.n	801b63e <_strtol_l.isra.0+0x1a>
 801b6fc:	1e69      	subs	r1, r5, #1
 801b6fe:	e006      	b.n	801b70e <_strtol_l.isra.0+0xea>
 801b700:	b106      	cbz	r6, 801b704 <_strtol_l.isra.0+0xe0>
 801b702:	4240      	negs	r0, r0
 801b704:	f1b8 0f00 	cmp.w	r8, #0
 801b708:	d099      	beq.n	801b63e <_strtol_l.isra.0+0x1a>
 801b70a:	2a00      	cmp	r2, #0
 801b70c:	d1f6      	bne.n	801b6fc <_strtol_l.isra.0+0xd8>
 801b70e:	f8c8 1000 	str.w	r1, [r8]
 801b712:	e794      	b.n	801b63e <_strtol_l.isra.0+0x1a>
 801b714:	08020b49 	.word	0x08020b49

0801b718 <_strtol_r>:
 801b718:	f7ff bf84 	b.w	801b624 <_strtol_l.isra.0>

0801b71c <__ssputs_r>:
 801b71c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b720:	688e      	ldr	r6, [r1, #8]
 801b722:	461f      	mov	r7, r3
 801b724:	42be      	cmp	r6, r7
 801b726:	680b      	ldr	r3, [r1, #0]
 801b728:	4682      	mov	sl, r0
 801b72a:	460c      	mov	r4, r1
 801b72c:	4690      	mov	r8, r2
 801b72e:	d82d      	bhi.n	801b78c <__ssputs_r+0x70>
 801b730:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b734:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801b738:	d026      	beq.n	801b788 <__ssputs_r+0x6c>
 801b73a:	6965      	ldr	r5, [r4, #20]
 801b73c:	6909      	ldr	r1, [r1, #16]
 801b73e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b742:	eba3 0901 	sub.w	r9, r3, r1
 801b746:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b74a:	1c7b      	adds	r3, r7, #1
 801b74c:	444b      	add	r3, r9
 801b74e:	106d      	asrs	r5, r5, #1
 801b750:	429d      	cmp	r5, r3
 801b752:	bf38      	it	cc
 801b754:	461d      	movcc	r5, r3
 801b756:	0553      	lsls	r3, r2, #21
 801b758:	d527      	bpl.n	801b7aa <__ssputs_r+0x8e>
 801b75a:	4629      	mov	r1, r5
 801b75c:	f7fe fc24 	bl	8019fa8 <_malloc_r>
 801b760:	4606      	mov	r6, r0
 801b762:	b360      	cbz	r0, 801b7be <__ssputs_r+0xa2>
 801b764:	6921      	ldr	r1, [r4, #16]
 801b766:	464a      	mov	r2, r9
 801b768:	f7fd fd3d 	bl	80191e6 <memcpy>
 801b76c:	89a3      	ldrh	r3, [r4, #12]
 801b76e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801b772:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b776:	81a3      	strh	r3, [r4, #12]
 801b778:	6126      	str	r6, [r4, #16]
 801b77a:	6165      	str	r5, [r4, #20]
 801b77c:	444e      	add	r6, r9
 801b77e:	eba5 0509 	sub.w	r5, r5, r9
 801b782:	6026      	str	r6, [r4, #0]
 801b784:	60a5      	str	r5, [r4, #8]
 801b786:	463e      	mov	r6, r7
 801b788:	42be      	cmp	r6, r7
 801b78a:	d900      	bls.n	801b78e <__ssputs_r+0x72>
 801b78c:	463e      	mov	r6, r7
 801b78e:	6820      	ldr	r0, [r4, #0]
 801b790:	4632      	mov	r2, r6
 801b792:	4641      	mov	r1, r8
 801b794:	f000 f9c6 	bl	801bb24 <memmove>
 801b798:	68a3      	ldr	r3, [r4, #8]
 801b79a:	1b9b      	subs	r3, r3, r6
 801b79c:	60a3      	str	r3, [r4, #8]
 801b79e:	6823      	ldr	r3, [r4, #0]
 801b7a0:	4433      	add	r3, r6
 801b7a2:	6023      	str	r3, [r4, #0]
 801b7a4:	2000      	movs	r0, #0
 801b7a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b7aa:	462a      	mov	r2, r5
 801b7ac:	f000 fd7d 	bl	801c2aa <_realloc_r>
 801b7b0:	4606      	mov	r6, r0
 801b7b2:	2800      	cmp	r0, #0
 801b7b4:	d1e0      	bne.n	801b778 <__ssputs_r+0x5c>
 801b7b6:	6921      	ldr	r1, [r4, #16]
 801b7b8:	4650      	mov	r0, sl
 801b7ba:	f7fe fb81 	bl	8019ec0 <_free_r>
 801b7be:	230c      	movs	r3, #12
 801b7c0:	f8ca 3000 	str.w	r3, [sl]
 801b7c4:	89a3      	ldrh	r3, [r4, #12]
 801b7c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b7ca:	81a3      	strh	r3, [r4, #12]
 801b7cc:	f04f 30ff 	mov.w	r0, #4294967295
 801b7d0:	e7e9      	b.n	801b7a6 <__ssputs_r+0x8a>
	...

0801b7d4 <_svfiprintf_r>:
 801b7d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b7d8:	4698      	mov	r8, r3
 801b7da:	898b      	ldrh	r3, [r1, #12]
 801b7dc:	061b      	lsls	r3, r3, #24
 801b7de:	b09d      	sub	sp, #116	@ 0x74
 801b7e0:	4607      	mov	r7, r0
 801b7e2:	460d      	mov	r5, r1
 801b7e4:	4614      	mov	r4, r2
 801b7e6:	d510      	bpl.n	801b80a <_svfiprintf_r+0x36>
 801b7e8:	690b      	ldr	r3, [r1, #16]
 801b7ea:	b973      	cbnz	r3, 801b80a <_svfiprintf_r+0x36>
 801b7ec:	2140      	movs	r1, #64	@ 0x40
 801b7ee:	f7fe fbdb 	bl	8019fa8 <_malloc_r>
 801b7f2:	6028      	str	r0, [r5, #0]
 801b7f4:	6128      	str	r0, [r5, #16]
 801b7f6:	b930      	cbnz	r0, 801b806 <_svfiprintf_r+0x32>
 801b7f8:	230c      	movs	r3, #12
 801b7fa:	603b      	str	r3, [r7, #0]
 801b7fc:	f04f 30ff 	mov.w	r0, #4294967295
 801b800:	b01d      	add	sp, #116	@ 0x74
 801b802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b806:	2340      	movs	r3, #64	@ 0x40
 801b808:	616b      	str	r3, [r5, #20]
 801b80a:	2300      	movs	r3, #0
 801b80c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b80e:	2320      	movs	r3, #32
 801b810:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b814:	f8cd 800c 	str.w	r8, [sp, #12]
 801b818:	2330      	movs	r3, #48	@ 0x30
 801b81a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801b9b8 <_svfiprintf_r+0x1e4>
 801b81e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b822:	f04f 0901 	mov.w	r9, #1
 801b826:	4623      	mov	r3, r4
 801b828:	469a      	mov	sl, r3
 801b82a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b82e:	b10a      	cbz	r2, 801b834 <_svfiprintf_r+0x60>
 801b830:	2a25      	cmp	r2, #37	@ 0x25
 801b832:	d1f9      	bne.n	801b828 <_svfiprintf_r+0x54>
 801b834:	ebba 0b04 	subs.w	fp, sl, r4
 801b838:	d00b      	beq.n	801b852 <_svfiprintf_r+0x7e>
 801b83a:	465b      	mov	r3, fp
 801b83c:	4622      	mov	r2, r4
 801b83e:	4629      	mov	r1, r5
 801b840:	4638      	mov	r0, r7
 801b842:	f7ff ff6b 	bl	801b71c <__ssputs_r>
 801b846:	3001      	adds	r0, #1
 801b848:	f000 80a7 	beq.w	801b99a <_svfiprintf_r+0x1c6>
 801b84c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b84e:	445a      	add	r2, fp
 801b850:	9209      	str	r2, [sp, #36]	@ 0x24
 801b852:	f89a 3000 	ldrb.w	r3, [sl]
 801b856:	2b00      	cmp	r3, #0
 801b858:	f000 809f 	beq.w	801b99a <_svfiprintf_r+0x1c6>
 801b85c:	2300      	movs	r3, #0
 801b85e:	f04f 32ff 	mov.w	r2, #4294967295
 801b862:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b866:	f10a 0a01 	add.w	sl, sl, #1
 801b86a:	9304      	str	r3, [sp, #16]
 801b86c:	9307      	str	r3, [sp, #28]
 801b86e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b872:	931a      	str	r3, [sp, #104]	@ 0x68
 801b874:	4654      	mov	r4, sl
 801b876:	2205      	movs	r2, #5
 801b878:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b87c:	484e      	ldr	r0, [pc, #312]	@ (801b9b8 <_svfiprintf_r+0x1e4>)
 801b87e:	f7e4 fc7f 	bl	8000180 <memchr>
 801b882:	9a04      	ldr	r2, [sp, #16]
 801b884:	b9d8      	cbnz	r0, 801b8be <_svfiprintf_r+0xea>
 801b886:	06d0      	lsls	r0, r2, #27
 801b888:	bf44      	itt	mi
 801b88a:	2320      	movmi	r3, #32
 801b88c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b890:	0711      	lsls	r1, r2, #28
 801b892:	bf44      	itt	mi
 801b894:	232b      	movmi	r3, #43	@ 0x2b
 801b896:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b89a:	f89a 3000 	ldrb.w	r3, [sl]
 801b89e:	2b2a      	cmp	r3, #42	@ 0x2a
 801b8a0:	d015      	beq.n	801b8ce <_svfiprintf_r+0xfa>
 801b8a2:	9a07      	ldr	r2, [sp, #28]
 801b8a4:	4654      	mov	r4, sl
 801b8a6:	2000      	movs	r0, #0
 801b8a8:	f04f 0c0a 	mov.w	ip, #10
 801b8ac:	4621      	mov	r1, r4
 801b8ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b8b2:	3b30      	subs	r3, #48	@ 0x30
 801b8b4:	2b09      	cmp	r3, #9
 801b8b6:	d94b      	bls.n	801b950 <_svfiprintf_r+0x17c>
 801b8b8:	b1b0      	cbz	r0, 801b8e8 <_svfiprintf_r+0x114>
 801b8ba:	9207      	str	r2, [sp, #28]
 801b8bc:	e014      	b.n	801b8e8 <_svfiprintf_r+0x114>
 801b8be:	eba0 0308 	sub.w	r3, r0, r8
 801b8c2:	fa09 f303 	lsl.w	r3, r9, r3
 801b8c6:	4313      	orrs	r3, r2
 801b8c8:	9304      	str	r3, [sp, #16]
 801b8ca:	46a2      	mov	sl, r4
 801b8cc:	e7d2      	b.n	801b874 <_svfiprintf_r+0xa0>
 801b8ce:	9b03      	ldr	r3, [sp, #12]
 801b8d0:	1d19      	adds	r1, r3, #4
 801b8d2:	681b      	ldr	r3, [r3, #0]
 801b8d4:	9103      	str	r1, [sp, #12]
 801b8d6:	2b00      	cmp	r3, #0
 801b8d8:	bfbb      	ittet	lt
 801b8da:	425b      	neglt	r3, r3
 801b8dc:	f042 0202 	orrlt.w	r2, r2, #2
 801b8e0:	9307      	strge	r3, [sp, #28]
 801b8e2:	9307      	strlt	r3, [sp, #28]
 801b8e4:	bfb8      	it	lt
 801b8e6:	9204      	strlt	r2, [sp, #16]
 801b8e8:	7823      	ldrb	r3, [r4, #0]
 801b8ea:	2b2e      	cmp	r3, #46	@ 0x2e
 801b8ec:	d10a      	bne.n	801b904 <_svfiprintf_r+0x130>
 801b8ee:	7863      	ldrb	r3, [r4, #1]
 801b8f0:	2b2a      	cmp	r3, #42	@ 0x2a
 801b8f2:	d132      	bne.n	801b95a <_svfiprintf_r+0x186>
 801b8f4:	9b03      	ldr	r3, [sp, #12]
 801b8f6:	1d1a      	adds	r2, r3, #4
 801b8f8:	681b      	ldr	r3, [r3, #0]
 801b8fa:	9203      	str	r2, [sp, #12]
 801b8fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b900:	3402      	adds	r4, #2
 801b902:	9305      	str	r3, [sp, #20]
 801b904:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801b9c8 <_svfiprintf_r+0x1f4>
 801b908:	7821      	ldrb	r1, [r4, #0]
 801b90a:	2203      	movs	r2, #3
 801b90c:	4650      	mov	r0, sl
 801b90e:	f7e4 fc37 	bl	8000180 <memchr>
 801b912:	b138      	cbz	r0, 801b924 <_svfiprintf_r+0x150>
 801b914:	9b04      	ldr	r3, [sp, #16]
 801b916:	eba0 000a 	sub.w	r0, r0, sl
 801b91a:	2240      	movs	r2, #64	@ 0x40
 801b91c:	4082      	lsls	r2, r0
 801b91e:	4313      	orrs	r3, r2
 801b920:	3401      	adds	r4, #1
 801b922:	9304      	str	r3, [sp, #16]
 801b924:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b928:	4824      	ldr	r0, [pc, #144]	@ (801b9bc <_svfiprintf_r+0x1e8>)
 801b92a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b92e:	2206      	movs	r2, #6
 801b930:	f7e4 fc26 	bl	8000180 <memchr>
 801b934:	2800      	cmp	r0, #0
 801b936:	d036      	beq.n	801b9a6 <_svfiprintf_r+0x1d2>
 801b938:	4b21      	ldr	r3, [pc, #132]	@ (801b9c0 <_svfiprintf_r+0x1ec>)
 801b93a:	bb1b      	cbnz	r3, 801b984 <_svfiprintf_r+0x1b0>
 801b93c:	9b03      	ldr	r3, [sp, #12]
 801b93e:	3307      	adds	r3, #7
 801b940:	f023 0307 	bic.w	r3, r3, #7
 801b944:	3308      	adds	r3, #8
 801b946:	9303      	str	r3, [sp, #12]
 801b948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b94a:	4433      	add	r3, r6
 801b94c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b94e:	e76a      	b.n	801b826 <_svfiprintf_r+0x52>
 801b950:	fb0c 3202 	mla	r2, ip, r2, r3
 801b954:	460c      	mov	r4, r1
 801b956:	2001      	movs	r0, #1
 801b958:	e7a8      	b.n	801b8ac <_svfiprintf_r+0xd8>
 801b95a:	2300      	movs	r3, #0
 801b95c:	3401      	adds	r4, #1
 801b95e:	9305      	str	r3, [sp, #20]
 801b960:	4619      	mov	r1, r3
 801b962:	f04f 0c0a 	mov.w	ip, #10
 801b966:	4620      	mov	r0, r4
 801b968:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b96c:	3a30      	subs	r2, #48	@ 0x30
 801b96e:	2a09      	cmp	r2, #9
 801b970:	d903      	bls.n	801b97a <_svfiprintf_r+0x1a6>
 801b972:	2b00      	cmp	r3, #0
 801b974:	d0c6      	beq.n	801b904 <_svfiprintf_r+0x130>
 801b976:	9105      	str	r1, [sp, #20]
 801b978:	e7c4      	b.n	801b904 <_svfiprintf_r+0x130>
 801b97a:	fb0c 2101 	mla	r1, ip, r1, r2
 801b97e:	4604      	mov	r4, r0
 801b980:	2301      	movs	r3, #1
 801b982:	e7f0      	b.n	801b966 <_svfiprintf_r+0x192>
 801b984:	ab03      	add	r3, sp, #12
 801b986:	9300      	str	r3, [sp, #0]
 801b988:	462a      	mov	r2, r5
 801b98a:	4b0e      	ldr	r3, [pc, #56]	@ (801b9c4 <_svfiprintf_r+0x1f0>)
 801b98c:	a904      	add	r1, sp, #16
 801b98e:	4638      	mov	r0, r7
 801b990:	f7fc fc2a 	bl	80181e8 <_printf_float>
 801b994:	1c42      	adds	r2, r0, #1
 801b996:	4606      	mov	r6, r0
 801b998:	d1d6      	bne.n	801b948 <_svfiprintf_r+0x174>
 801b99a:	89ab      	ldrh	r3, [r5, #12]
 801b99c:	065b      	lsls	r3, r3, #25
 801b99e:	f53f af2d 	bmi.w	801b7fc <_svfiprintf_r+0x28>
 801b9a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b9a4:	e72c      	b.n	801b800 <_svfiprintf_r+0x2c>
 801b9a6:	ab03      	add	r3, sp, #12
 801b9a8:	9300      	str	r3, [sp, #0]
 801b9aa:	462a      	mov	r2, r5
 801b9ac:	4b05      	ldr	r3, [pc, #20]	@ (801b9c4 <_svfiprintf_r+0x1f0>)
 801b9ae:	a904      	add	r1, sp, #16
 801b9b0:	4638      	mov	r0, r7
 801b9b2:	f7fc feb1 	bl	8018718 <_printf_i>
 801b9b6:	e7ed      	b.n	801b994 <_svfiprintf_r+0x1c0>
 801b9b8:	08020941 	.word	0x08020941
 801b9bc:	0802094b 	.word	0x0802094b
 801b9c0:	080181e9 	.word	0x080181e9
 801b9c4:	0801b71d 	.word	0x0801b71d
 801b9c8:	08020947 	.word	0x08020947

0801b9cc <__sflush_r>:
 801b9cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b9d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b9d4:	0716      	lsls	r6, r2, #28
 801b9d6:	4605      	mov	r5, r0
 801b9d8:	460c      	mov	r4, r1
 801b9da:	d454      	bmi.n	801ba86 <__sflush_r+0xba>
 801b9dc:	684b      	ldr	r3, [r1, #4]
 801b9de:	2b00      	cmp	r3, #0
 801b9e0:	dc02      	bgt.n	801b9e8 <__sflush_r+0x1c>
 801b9e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801b9e4:	2b00      	cmp	r3, #0
 801b9e6:	dd48      	ble.n	801ba7a <__sflush_r+0xae>
 801b9e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b9ea:	2e00      	cmp	r6, #0
 801b9ec:	d045      	beq.n	801ba7a <__sflush_r+0xae>
 801b9ee:	2300      	movs	r3, #0
 801b9f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801b9f4:	682f      	ldr	r7, [r5, #0]
 801b9f6:	6a21      	ldr	r1, [r4, #32]
 801b9f8:	602b      	str	r3, [r5, #0]
 801b9fa:	d030      	beq.n	801ba5e <__sflush_r+0x92>
 801b9fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801b9fe:	89a3      	ldrh	r3, [r4, #12]
 801ba00:	0759      	lsls	r1, r3, #29
 801ba02:	d505      	bpl.n	801ba10 <__sflush_r+0x44>
 801ba04:	6863      	ldr	r3, [r4, #4]
 801ba06:	1ad2      	subs	r2, r2, r3
 801ba08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801ba0a:	b10b      	cbz	r3, 801ba10 <__sflush_r+0x44>
 801ba0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801ba0e:	1ad2      	subs	r2, r2, r3
 801ba10:	2300      	movs	r3, #0
 801ba12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ba14:	6a21      	ldr	r1, [r4, #32]
 801ba16:	4628      	mov	r0, r5
 801ba18:	47b0      	blx	r6
 801ba1a:	1c43      	adds	r3, r0, #1
 801ba1c:	89a3      	ldrh	r3, [r4, #12]
 801ba1e:	d106      	bne.n	801ba2e <__sflush_r+0x62>
 801ba20:	6829      	ldr	r1, [r5, #0]
 801ba22:	291d      	cmp	r1, #29
 801ba24:	d82b      	bhi.n	801ba7e <__sflush_r+0xb2>
 801ba26:	4a2a      	ldr	r2, [pc, #168]	@ (801bad0 <__sflush_r+0x104>)
 801ba28:	40ca      	lsrs	r2, r1
 801ba2a:	07d6      	lsls	r6, r2, #31
 801ba2c:	d527      	bpl.n	801ba7e <__sflush_r+0xb2>
 801ba2e:	2200      	movs	r2, #0
 801ba30:	6062      	str	r2, [r4, #4]
 801ba32:	04d9      	lsls	r1, r3, #19
 801ba34:	6922      	ldr	r2, [r4, #16]
 801ba36:	6022      	str	r2, [r4, #0]
 801ba38:	d504      	bpl.n	801ba44 <__sflush_r+0x78>
 801ba3a:	1c42      	adds	r2, r0, #1
 801ba3c:	d101      	bne.n	801ba42 <__sflush_r+0x76>
 801ba3e:	682b      	ldr	r3, [r5, #0]
 801ba40:	b903      	cbnz	r3, 801ba44 <__sflush_r+0x78>
 801ba42:	6560      	str	r0, [r4, #84]	@ 0x54
 801ba44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ba46:	602f      	str	r7, [r5, #0]
 801ba48:	b1b9      	cbz	r1, 801ba7a <__sflush_r+0xae>
 801ba4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ba4e:	4299      	cmp	r1, r3
 801ba50:	d002      	beq.n	801ba58 <__sflush_r+0x8c>
 801ba52:	4628      	mov	r0, r5
 801ba54:	f7fe fa34 	bl	8019ec0 <_free_r>
 801ba58:	2300      	movs	r3, #0
 801ba5a:	6363      	str	r3, [r4, #52]	@ 0x34
 801ba5c:	e00d      	b.n	801ba7a <__sflush_r+0xae>
 801ba5e:	2301      	movs	r3, #1
 801ba60:	4628      	mov	r0, r5
 801ba62:	47b0      	blx	r6
 801ba64:	4602      	mov	r2, r0
 801ba66:	1c50      	adds	r0, r2, #1
 801ba68:	d1c9      	bne.n	801b9fe <__sflush_r+0x32>
 801ba6a:	682b      	ldr	r3, [r5, #0]
 801ba6c:	2b00      	cmp	r3, #0
 801ba6e:	d0c6      	beq.n	801b9fe <__sflush_r+0x32>
 801ba70:	2b1d      	cmp	r3, #29
 801ba72:	d001      	beq.n	801ba78 <__sflush_r+0xac>
 801ba74:	2b16      	cmp	r3, #22
 801ba76:	d11e      	bne.n	801bab6 <__sflush_r+0xea>
 801ba78:	602f      	str	r7, [r5, #0]
 801ba7a:	2000      	movs	r0, #0
 801ba7c:	e022      	b.n	801bac4 <__sflush_r+0xf8>
 801ba7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ba82:	b21b      	sxth	r3, r3
 801ba84:	e01b      	b.n	801babe <__sflush_r+0xf2>
 801ba86:	690f      	ldr	r7, [r1, #16]
 801ba88:	2f00      	cmp	r7, #0
 801ba8a:	d0f6      	beq.n	801ba7a <__sflush_r+0xae>
 801ba8c:	0793      	lsls	r3, r2, #30
 801ba8e:	680e      	ldr	r6, [r1, #0]
 801ba90:	bf08      	it	eq
 801ba92:	694b      	ldreq	r3, [r1, #20]
 801ba94:	600f      	str	r7, [r1, #0]
 801ba96:	bf18      	it	ne
 801ba98:	2300      	movne	r3, #0
 801ba9a:	eba6 0807 	sub.w	r8, r6, r7
 801ba9e:	608b      	str	r3, [r1, #8]
 801baa0:	f1b8 0f00 	cmp.w	r8, #0
 801baa4:	dde9      	ble.n	801ba7a <__sflush_r+0xae>
 801baa6:	6a21      	ldr	r1, [r4, #32]
 801baa8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801baaa:	4643      	mov	r3, r8
 801baac:	463a      	mov	r2, r7
 801baae:	4628      	mov	r0, r5
 801bab0:	47b0      	blx	r6
 801bab2:	2800      	cmp	r0, #0
 801bab4:	dc08      	bgt.n	801bac8 <__sflush_r+0xfc>
 801bab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801baba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801babe:	81a3      	strh	r3, [r4, #12]
 801bac0:	f04f 30ff 	mov.w	r0, #4294967295
 801bac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bac8:	4407      	add	r7, r0
 801baca:	eba8 0800 	sub.w	r8, r8, r0
 801bace:	e7e7      	b.n	801baa0 <__sflush_r+0xd4>
 801bad0:	20400001 	.word	0x20400001

0801bad4 <_fflush_r>:
 801bad4:	b538      	push	{r3, r4, r5, lr}
 801bad6:	690b      	ldr	r3, [r1, #16]
 801bad8:	4605      	mov	r5, r0
 801bada:	460c      	mov	r4, r1
 801badc:	b913      	cbnz	r3, 801bae4 <_fflush_r+0x10>
 801bade:	2500      	movs	r5, #0
 801bae0:	4628      	mov	r0, r5
 801bae2:	bd38      	pop	{r3, r4, r5, pc}
 801bae4:	b118      	cbz	r0, 801baee <_fflush_r+0x1a>
 801bae6:	6a03      	ldr	r3, [r0, #32]
 801bae8:	b90b      	cbnz	r3, 801baee <_fflush_r+0x1a>
 801baea:	f7fd f9cd 	bl	8018e88 <__sinit>
 801baee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801baf2:	2b00      	cmp	r3, #0
 801baf4:	d0f3      	beq.n	801bade <_fflush_r+0xa>
 801baf6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801baf8:	07d0      	lsls	r0, r2, #31
 801bafa:	d404      	bmi.n	801bb06 <_fflush_r+0x32>
 801bafc:	0599      	lsls	r1, r3, #22
 801bafe:	d402      	bmi.n	801bb06 <_fflush_r+0x32>
 801bb00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801bb02:	f7fd fb6e 	bl	80191e2 <__retarget_lock_acquire_recursive>
 801bb06:	4628      	mov	r0, r5
 801bb08:	4621      	mov	r1, r4
 801bb0a:	f7ff ff5f 	bl	801b9cc <__sflush_r>
 801bb0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801bb10:	07da      	lsls	r2, r3, #31
 801bb12:	4605      	mov	r5, r0
 801bb14:	d4e4      	bmi.n	801bae0 <_fflush_r+0xc>
 801bb16:	89a3      	ldrh	r3, [r4, #12]
 801bb18:	059b      	lsls	r3, r3, #22
 801bb1a:	d4e1      	bmi.n	801bae0 <_fflush_r+0xc>
 801bb1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801bb1e:	f7fd fb61 	bl	80191e4 <__retarget_lock_release_recursive>
 801bb22:	e7dd      	b.n	801bae0 <_fflush_r+0xc>

0801bb24 <memmove>:
 801bb24:	4288      	cmp	r0, r1
 801bb26:	b510      	push	{r4, lr}
 801bb28:	eb01 0402 	add.w	r4, r1, r2
 801bb2c:	d902      	bls.n	801bb34 <memmove+0x10>
 801bb2e:	4284      	cmp	r4, r0
 801bb30:	4623      	mov	r3, r4
 801bb32:	d807      	bhi.n	801bb44 <memmove+0x20>
 801bb34:	1e43      	subs	r3, r0, #1
 801bb36:	42a1      	cmp	r1, r4
 801bb38:	d008      	beq.n	801bb4c <memmove+0x28>
 801bb3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801bb3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801bb42:	e7f8      	b.n	801bb36 <memmove+0x12>
 801bb44:	4402      	add	r2, r0
 801bb46:	4601      	mov	r1, r0
 801bb48:	428a      	cmp	r2, r1
 801bb4a:	d100      	bne.n	801bb4e <memmove+0x2a>
 801bb4c:	bd10      	pop	{r4, pc}
 801bb4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801bb52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801bb56:	e7f7      	b.n	801bb48 <memmove+0x24>

0801bb58 <strncmp>:
 801bb58:	b510      	push	{r4, lr}
 801bb5a:	b16a      	cbz	r2, 801bb78 <strncmp+0x20>
 801bb5c:	3901      	subs	r1, #1
 801bb5e:	1884      	adds	r4, r0, r2
 801bb60:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bb64:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801bb68:	429a      	cmp	r2, r3
 801bb6a:	d103      	bne.n	801bb74 <strncmp+0x1c>
 801bb6c:	42a0      	cmp	r0, r4
 801bb6e:	d001      	beq.n	801bb74 <strncmp+0x1c>
 801bb70:	2a00      	cmp	r2, #0
 801bb72:	d1f5      	bne.n	801bb60 <strncmp+0x8>
 801bb74:	1ad0      	subs	r0, r2, r3
 801bb76:	bd10      	pop	{r4, pc}
 801bb78:	4610      	mov	r0, r2
 801bb7a:	e7fc      	b.n	801bb76 <strncmp+0x1e>

0801bb7c <_sbrk_r>:
 801bb7c:	b538      	push	{r3, r4, r5, lr}
 801bb7e:	4d06      	ldr	r5, [pc, #24]	@ (801bb98 <_sbrk_r+0x1c>)
 801bb80:	2300      	movs	r3, #0
 801bb82:	4604      	mov	r4, r0
 801bb84:	4608      	mov	r0, r1
 801bb86:	602b      	str	r3, [r5, #0]
 801bb88:	f7e9 f986 	bl	8004e98 <_sbrk>
 801bb8c:	1c43      	adds	r3, r0, #1
 801bb8e:	d102      	bne.n	801bb96 <_sbrk_r+0x1a>
 801bb90:	682b      	ldr	r3, [r5, #0]
 801bb92:	b103      	cbz	r3, 801bb96 <_sbrk_r+0x1a>
 801bb94:	6023      	str	r3, [r4, #0]
 801bb96:	bd38      	pop	{r3, r4, r5, pc}
 801bb98:	2000b6e4 	.word	0x2000b6e4
 801bb9c:	00000000 	.word	0x00000000

0801bba0 <nan>:
 801bba0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801bba8 <nan+0x8>
 801bba4:	4770      	bx	lr
 801bba6:	bf00      	nop
 801bba8:	00000000 	.word	0x00000000
 801bbac:	7ff80000 	.word	0x7ff80000

0801bbb0 <__assert_func>:
 801bbb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801bbb2:	4614      	mov	r4, r2
 801bbb4:	461a      	mov	r2, r3
 801bbb6:	4b09      	ldr	r3, [pc, #36]	@ (801bbdc <__assert_func+0x2c>)
 801bbb8:	681b      	ldr	r3, [r3, #0]
 801bbba:	4605      	mov	r5, r0
 801bbbc:	68d8      	ldr	r0, [r3, #12]
 801bbbe:	b14c      	cbz	r4, 801bbd4 <__assert_func+0x24>
 801bbc0:	4b07      	ldr	r3, [pc, #28]	@ (801bbe0 <__assert_func+0x30>)
 801bbc2:	9100      	str	r1, [sp, #0]
 801bbc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801bbc8:	4906      	ldr	r1, [pc, #24]	@ (801bbe4 <__assert_func+0x34>)
 801bbca:	462b      	mov	r3, r5
 801bbcc:	f000 fba8 	bl	801c320 <fiprintf>
 801bbd0:	f000 fbb8 	bl	801c344 <abort>
 801bbd4:	4b04      	ldr	r3, [pc, #16]	@ (801bbe8 <__assert_func+0x38>)
 801bbd6:	461c      	mov	r4, r3
 801bbd8:	e7f3      	b.n	801bbc2 <__assert_func+0x12>
 801bbda:	bf00      	nop
 801bbdc:	20000140 	.word	0x20000140
 801bbe0:	0802095a 	.word	0x0802095a
 801bbe4:	08020967 	.word	0x08020967
 801bbe8:	08020995 	.word	0x08020995

0801bbec <_calloc_r>:
 801bbec:	b570      	push	{r4, r5, r6, lr}
 801bbee:	fba1 5402 	umull	r5, r4, r1, r2
 801bbf2:	b934      	cbnz	r4, 801bc02 <_calloc_r+0x16>
 801bbf4:	4629      	mov	r1, r5
 801bbf6:	f7fe f9d7 	bl	8019fa8 <_malloc_r>
 801bbfa:	4606      	mov	r6, r0
 801bbfc:	b928      	cbnz	r0, 801bc0a <_calloc_r+0x1e>
 801bbfe:	4630      	mov	r0, r6
 801bc00:	bd70      	pop	{r4, r5, r6, pc}
 801bc02:	220c      	movs	r2, #12
 801bc04:	6002      	str	r2, [r0, #0]
 801bc06:	2600      	movs	r6, #0
 801bc08:	e7f9      	b.n	801bbfe <_calloc_r+0x12>
 801bc0a:	462a      	mov	r2, r5
 801bc0c:	4621      	mov	r1, r4
 801bc0e:	f7fd fa0c 	bl	801902a <memset>
 801bc12:	e7f4      	b.n	801bbfe <_calloc_r+0x12>

0801bc14 <rshift>:
 801bc14:	6903      	ldr	r3, [r0, #16]
 801bc16:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801bc1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801bc1e:	ea4f 1261 	mov.w	r2, r1, asr #5
 801bc22:	f100 0414 	add.w	r4, r0, #20
 801bc26:	dd45      	ble.n	801bcb4 <rshift+0xa0>
 801bc28:	f011 011f 	ands.w	r1, r1, #31
 801bc2c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801bc30:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801bc34:	d10c      	bne.n	801bc50 <rshift+0x3c>
 801bc36:	f100 0710 	add.w	r7, r0, #16
 801bc3a:	4629      	mov	r1, r5
 801bc3c:	42b1      	cmp	r1, r6
 801bc3e:	d334      	bcc.n	801bcaa <rshift+0x96>
 801bc40:	1a9b      	subs	r3, r3, r2
 801bc42:	009b      	lsls	r3, r3, #2
 801bc44:	1eea      	subs	r2, r5, #3
 801bc46:	4296      	cmp	r6, r2
 801bc48:	bf38      	it	cc
 801bc4a:	2300      	movcc	r3, #0
 801bc4c:	4423      	add	r3, r4
 801bc4e:	e015      	b.n	801bc7c <rshift+0x68>
 801bc50:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801bc54:	f1c1 0820 	rsb	r8, r1, #32
 801bc58:	40cf      	lsrs	r7, r1
 801bc5a:	f105 0e04 	add.w	lr, r5, #4
 801bc5e:	46a1      	mov	r9, r4
 801bc60:	4576      	cmp	r6, lr
 801bc62:	46f4      	mov	ip, lr
 801bc64:	d815      	bhi.n	801bc92 <rshift+0x7e>
 801bc66:	1a9a      	subs	r2, r3, r2
 801bc68:	0092      	lsls	r2, r2, #2
 801bc6a:	3a04      	subs	r2, #4
 801bc6c:	3501      	adds	r5, #1
 801bc6e:	42ae      	cmp	r6, r5
 801bc70:	bf38      	it	cc
 801bc72:	2200      	movcc	r2, #0
 801bc74:	18a3      	adds	r3, r4, r2
 801bc76:	50a7      	str	r7, [r4, r2]
 801bc78:	b107      	cbz	r7, 801bc7c <rshift+0x68>
 801bc7a:	3304      	adds	r3, #4
 801bc7c:	1b1a      	subs	r2, r3, r4
 801bc7e:	42a3      	cmp	r3, r4
 801bc80:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801bc84:	bf08      	it	eq
 801bc86:	2300      	moveq	r3, #0
 801bc88:	6102      	str	r2, [r0, #16]
 801bc8a:	bf08      	it	eq
 801bc8c:	6143      	streq	r3, [r0, #20]
 801bc8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bc92:	f8dc c000 	ldr.w	ip, [ip]
 801bc96:	fa0c fc08 	lsl.w	ip, ip, r8
 801bc9a:	ea4c 0707 	orr.w	r7, ip, r7
 801bc9e:	f849 7b04 	str.w	r7, [r9], #4
 801bca2:	f85e 7b04 	ldr.w	r7, [lr], #4
 801bca6:	40cf      	lsrs	r7, r1
 801bca8:	e7da      	b.n	801bc60 <rshift+0x4c>
 801bcaa:	f851 cb04 	ldr.w	ip, [r1], #4
 801bcae:	f847 cf04 	str.w	ip, [r7, #4]!
 801bcb2:	e7c3      	b.n	801bc3c <rshift+0x28>
 801bcb4:	4623      	mov	r3, r4
 801bcb6:	e7e1      	b.n	801bc7c <rshift+0x68>

0801bcb8 <__hexdig_fun>:
 801bcb8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801bcbc:	2b09      	cmp	r3, #9
 801bcbe:	d802      	bhi.n	801bcc6 <__hexdig_fun+0xe>
 801bcc0:	3820      	subs	r0, #32
 801bcc2:	b2c0      	uxtb	r0, r0
 801bcc4:	4770      	bx	lr
 801bcc6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801bcca:	2b05      	cmp	r3, #5
 801bccc:	d801      	bhi.n	801bcd2 <__hexdig_fun+0x1a>
 801bcce:	3847      	subs	r0, #71	@ 0x47
 801bcd0:	e7f7      	b.n	801bcc2 <__hexdig_fun+0xa>
 801bcd2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801bcd6:	2b05      	cmp	r3, #5
 801bcd8:	d801      	bhi.n	801bcde <__hexdig_fun+0x26>
 801bcda:	3827      	subs	r0, #39	@ 0x27
 801bcdc:	e7f1      	b.n	801bcc2 <__hexdig_fun+0xa>
 801bcde:	2000      	movs	r0, #0
 801bce0:	4770      	bx	lr
	...

0801bce4 <__gethex>:
 801bce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bce8:	b085      	sub	sp, #20
 801bcea:	468a      	mov	sl, r1
 801bcec:	9302      	str	r3, [sp, #8]
 801bcee:	680b      	ldr	r3, [r1, #0]
 801bcf0:	9001      	str	r0, [sp, #4]
 801bcf2:	4690      	mov	r8, r2
 801bcf4:	1c9c      	adds	r4, r3, #2
 801bcf6:	46a1      	mov	r9, r4
 801bcf8:	f814 0b01 	ldrb.w	r0, [r4], #1
 801bcfc:	2830      	cmp	r0, #48	@ 0x30
 801bcfe:	d0fa      	beq.n	801bcf6 <__gethex+0x12>
 801bd00:	eba9 0303 	sub.w	r3, r9, r3
 801bd04:	f1a3 0b02 	sub.w	fp, r3, #2
 801bd08:	f7ff ffd6 	bl	801bcb8 <__hexdig_fun>
 801bd0c:	4605      	mov	r5, r0
 801bd0e:	2800      	cmp	r0, #0
 801bd10:	d168      	bne.n	801bde4 <__gethex+0x100>
 801bd12:	49a0      	ldr	r1, [pc, #640]	@ (801bf94 <__gethex+0x2b0>)
 801bd14:	2201      	movs	r2, #1
 801bd16:	4648      	mov	r0, r9
 801bd18:	f7ff ff1e 	bl	801bb58 <strncmp>
 801bd1c:	4607      	mov	r7, r0
 801bd1e:	2800      	cmp	r0, #0
 801bd20:	d167      	bne.n	801bdf2 <__gethex+0x10e>
 801bd22:	f899 0001 	ldrb.w	r0, [r9, #1]
 801bd26:	4626      	mov	r6, r4
 801bd28:	f7ff ffc6 	bl	801bcb8 <__hexdig_fun>
 801bd2c:	2800      	cmp	r0, #0
 801bd2e:	d062      	beq.n	801bdf6 <__gethex+0x112>
 801bd30:	4623      	mov	r3, r4
 801bd32:	7818      	ldrb	r0, [r3, #0]
 801bd34:	2830      	cmp	r0, #48	@ 0x30
 801bd36:	4699      	mov	r9, r3
 801bd38:	f103 0301 	add.w	r3, r3, #1
 801bd3c:	d0f9      	beq.n	801bd32 <__gethex+0x4e>
 801bd3e:	f7ff ffbb 	bl	801bcb8 <__hexdig_fun>
 801bd42:	fab0 f580 	clz	r5, r0
 801bd46:	096d      	lsrs	r5, r5, #5
 801bd48:	f04f 0b01 	mov.w	fp, #1
 801bd4c:	464a      	mov	r2, r9
 801bd4e:	4616      	mov	r6, r2
 801bd50:	3201      	adds	r2, #1
 801bd52:	7830      	ldrb	r0, [r6, #0]
 801bd54:	f7ff ffb0 	bl	801bcb8 <__hexdig_fun>
 801bd58:	2800      	cmp	r0, #0
 801bd5a:	d1f8      	bne.n	801bd4e <__gethex+0x6a>
 801bd5c:	498d      	ldr	r1, [pc, #564]	@ (801bf94 <__gethex+0x2b0>)
 801bd5e:	2201      	movs	r2, #1
 801bd60:	4630      	mov	r0, r6
 801bd62:	f7ff fef9 	bl	801bb58 <strncmp>
 801bd66:	2800      	cmp	r0, #0
 801bd68:	d13f      	bne.n	801bdea <__gethex+0x106>
 801bd6a:	b944      	cbnz	r4, 801bd7e <__gethex+0x9a>
 801bd6c:	1c74      	adds	r4, r6, #1
 801bd6e:	4622      	mov	r2, r4
 801bd70:	4616      	mov	r6, r2
 801bd72:	3201      	adds	r2, #1
 801bd74:	7830      	ldrb	r0, [r6, #0]
 801bd76:	f7ff ff9f 	bl	801bcb8 <__hexdig_fun>
 801bd7a:	2800      	cmp	r0, #0
 801bd7c:	d1f8      	bne.n	801bd70 <__gethex+0x8c>
 801bd7e:	1ba4      	subs	r4, r4, r6
 801bd80:	00a7      	lsls	r7, r4, #2
 801bd82:	7833      	ldrb	r3, [r6, #0]
 801bd84:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801bd88:	2b50      	cmp	r3, #80	@ 0x50
 801bd8a:	d13e      	bne.n	801be0a <__gethex+0x126>
 801bd8c:	7873      	ldrb	r3, [r6, #1]
 801bd8e:	2b2b      	cmp	r3, #43	@ 0x2b
 801bd90:	d033      	beq.n	801bdfa <__gethex+0x116>
 801bd92:	2b2d      	cmp	r3, #45	@ 0x2d
 801bd94:	d034      	beq.n	801be00 <__gethex+0x11c>
 801bd96:	1c71      	adds	r1, r6, #1
 801bd98:	2400      	movs	r4, #0
 801bd9a:	7808      	ldrb	r0, [r1, #0]
 801bd9c:	f7ff ff8c 	bl	801bcb8 <__hexdig_fun>
 801bda0:	1e43      	subs	r3, r0, #1
 801bda2:	b2db      	uxtb	r3, r3
 801bda4:	2b18      	cmp	r3, #24
 801bda6:	d830      	bhi.n	801be0a <__gethex+0x126>
 801bda8:	f1a0 0210 	sub.w	r2, r0, #16
 801bdac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801bdb0:	f7ff ff82 	bl	801bcb8 <__hexdig_fun>
 801bdb4:	f100 3cff 	add.w	ip, r0, #4294967295
 801bdb8:	fa5f fc8c 	uxtb.w	ip, ip
 801bdbc:	f1bc 0f18 	cmp.w	ip, #24
 801bdc0:	f04f 030a 	mov.w	r3, #10
 801bdc4:	d91e      	bls.n	801be04 <__gethex+0x120>
 801bdc6:	b104      	cbz	r4, 801bdca <__gethex+0xe6>
 801bdc8:	4252      	negs	r2, r2
 801bdca:	4417      	add	r7, r2
 801bdcc:	f8ca 1000 	str.w	r1, [sl]
 801bdd0:	b1ed      	cbz	r5, 801be0e <__gethex+0x12a>
 801bdd2:	f1bb 0f00 	cmp.w	fp, #0
 801bdd6:	bf0c      	ite	eq
 801bdd8:	2506      	moveq	r5, #6
 801bdda:	2500      	movne	r5, #0
 801bddc:	4628      	mov	r0, r5
 801bdde:	b005      	add	sp, #20
 801bde0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bde4:	2500      	movs	r5, #0
 801bde6:	462c      	mov	r4, r5
 801bde8:	e7b0      	b.n	801bd4c <__gethex+0x68>
 801bdea:	2c00      	cmp	r4, #0
 801bdec:	d1c7      	bne.n	801bd7e <__gethex+0x9a>
 801bdee:	4627      	mov	r7, r4
 801bdf0:	e7c7      	b.n	801bd82 <__gethex+0x9e>
 801bdf2:	464e      	mov	r6, r9
 801bdf4:	462f      	mov	r7, r5
 801bdf6:	2501      	movs	r5, #1
 801bdf8:	e7c3      	b.n	801bd82 <__gethex+0x9e>
 801bdfa:	2400      	movs	r4, #0
 801bdfc:	1cb1      	adds	r1, r6, #2
 801bdfe:	e7cc      	b.n	801bd9a <__gethex+0xb6>
 801be00:	2401      	movs	r4, #1
 801be02:	e7fb      	b.n	801bdfc <__gethex+0x118>
 801be04:	fb03 0002 	mla	r0, r3, r2, r0
 801be08:	e7ce      	b.n	801bda8 <__gethex+0xc4>
 801be0a:	4631      	mov	r1, r6
 801be0c:	e7de      	b.n	801bdcc <__gethex+0xe8>
 801be0e:	eba6 0309 	sub.w	r3, r6, r9
 801be12:	3b01      	subs	r3, #1
 801be14:	4629      	mov	r1, r5
 801be16:	2b07      	cmp	r3, #7
 801be18:	dc0a      	bgt.n	801be30 <__gethex+0x14c>
 801be1a:	9801      	ldr	r0, [sp, #4]
 801be1c:	f7fe f950 	bl	801a0c0 <_Balloc>
 801be20:	4604      	mov	r4, r0
 801be22:	b940      	cbnz	r0, 801be36 <__gethex+0x152>
 801be24:	4b5c      	ldr	r3, [pc, #368]	@ (801bf98 <__gethex+0x2b4>)
 801be26:	4602      	mov	r2, r0
 801be28:	21e4      	movs	r1, #228	@ 0xe4
 801be2a:	485c      	ldr	r0, [pc, #368]	@ (801bf9c <__gethex+0x2b8>)
 801be2c:	f7ff fec0 	bl	801bbb0 <__assert_func>
 801be30:	3101      	adds	r1, #1
 801be32:	105b      	asrs	r3, r3, #1
 801be34:	e7ef      	b.n	801be16 <__gethex+0x132>
 801be36:	f100 0a14 	add.w	sl, r0, #20
 801be3a:	2300      	movs	r3, #0
 801be3c:	4655      	mov	r5, sl
 801be3e:	469b      	mov	fp, r3
 801be40:	45b1      	cmp	r9, r6
 801be42:	d337      	bcc.n	801beb4 <__gethex+0x1d0>
 801be44:	f845 bb04 	str.w	fp, [r5], #4
 801be48:	eba5 050a 	sub.w	r5, r5, sl
 801be4c:	10ad      	asrs	r5, r5, #2
 801be4e:	6125      	str	r5, [r4, #16]
 801be50:	4658      	mov	r0, fp
 801be52:	f7fe fa27 	bl	801a2a4 <__hi0bits>
 801be56:	016d      	lsls	r5, r5, #5
 801be58:	f8d8 6000 	ldr.w	r6, [r8]
 801be5c:	1a2d      	subs	r5, r5, r0
 801be5e:	42b5      	cmp	r5, r6
 801be60:	dd54      	ble.n	801bf0c <__gethex+0x228>
 801be62:	1bad      	subs	r5, r5, r6
 801be64:	4629      	mov	r1, r5
 801be66:	4620      	mov	r0, r4
 801be68:	f7fe fdb3 	bl	801a9d2 <__any_on>
 801be6c:	4681      	mov	r9, r0
 801be6e:	b178      	cbz	r0, 801be90 <__gethex+0x1ac>
 801be70:	1e6b      	subs	r3, r5, #1
 801be72:	1159      	asrs	r1, r3, #5
 801be74:	f003 021f 	and.w	r2, r3, #31
 801be78:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801be7c:	f04f 0901 	mov.w	r9, #1
 801be80:	fa09 f202 	lsl.w	r2, r9, r2
 801be84:	420a      	tst	r2, r1
 801be86:	d003      	beq.n	801be90 <__gethex+0x1ac>
 801be88:	454b      	cmp	r3, r9
 801be8a:	dc36      	bgt.n	801befa <__gethex+0x216>
 801be8c:	f04f 0902 	mov.w	r9, #2
 801be90:	4629      	mov	r1, r5
 801be92:	4620      	mov	r0, r4
 801be94:	f7ff febe 	bl	801bc14 <rshift>
 801be98:	442f      	add	r7, r5
 801be9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801be9e:	42bb      	cmp	r3, r7
 801bea0:	da42      	bge.n	801bf28 <__gethex+0x244>
 801bea2:	9801      	ldr	r0, [sp, #4]
 801bea4:	4621      	mov	r1, r4
 801bea6:	f7fe f94b 	bl	801a140 <_Bfree>
 801beaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801beac:	2300      	movs	r3, #0
 801beae:	6013      	str	r3, [r2, #0]
 801beb0:	25a3      	movs	r5, #163	@ 0xa3
 801beb2:	e793      	b.n	801bddc <__gethex+0xf8>
 801beb4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801beb8:	2a2e      	cmp	r2, #46	@ 0x2e
 801beba:	d012      	beq.n	801bee2 <__gethex+0x1fe>
 801bebc:	2b20      	cmp	r3, #32
 801bebe:	d104      	bne.n	801beca <__gethex+0x1e6>
 801bec0:	f845 bb04 	str.w	fp, [r5], #4
 801bec4:	f04f 0b00 	mov.w	fp, #0
 801bec8:	465b      	mov	r3, fp
 801beca:	7830      	ldrb	r0, [r6, #0]
 801becc:	9303      	str	r3, [sp, #12]
 801bece:	f7ff fef3 	bl	801bcb8 <__hexdig_fun>
 801bed2:	9b03      	ldr	r3, [sp, #12]
 801bed4:	f000 000f 	and.w	r0, r0, #15
 801bed8:	4098      	lsls	r0, r3
 801beda:	ea4b 0b00 	orr.w	fp, fp, r0
 801bede:	3304      	adds	r3, #4
 801bee0:	e7ae      	b.n	801be40 <__gethex+0x15c>
 801bee2:	45b1      	cmp	r9, r6
 801bee4:	d8ea      	bhi.n	801bebc <__gethex+0x1d8>
 801bee6:	492b      	ldr	r1, [pc, #172]	@ (801bf94 <__gethex+0x2b0>)
 801bee8:	9303      	str	r3, [sp, #12]
 801beea:	2201      	movs	r2, #1
 801beec:	4630      	mov	r0, r6
 801beee:	f7ff fe33 	bl	801bb58 <strncmp>
 801bef2:	9b03      	ldr	r3, [sp, #12]
 801bef4:	2800      	cmp	r0, #0
 801bef6:	d1e1      	bne.n	801bebc <__gethex+0x1d8>
 801bef8:	e7a2      	b.n	801be40 <__gethex+0x15c>
 801befa:	1ea9      	subs	r1, r5, #2
 801befc:	4620      	mov	r0, r4
 801befe:	f7fe fd68 	bl	801a9d2 <__any_on>
 801bf02:	2800      	cmp	r0, #0
 801bf04:	d0c2      	beq.n	801be8c <__gethex+0x1a8>
 801bf06:	f04f 0903 	mov.w	r9, #3
 801bf0a:	e7c1      	b.n	801be90 <__gethex+0x1ac>
 801bf0c:	da09      	bge.n	801bf22 <__gethex+0x23e>
 801bf0e:	1b75      	subs	r5, r6, r5
 801bf10:	4621      	mov	r1, r4
 801bf12:	9801      	ldr	r0, [sp, #4]
 801bf14:	462a      	mov	r2, r5
 801bf16:	f7fe fb23 	bl	801a560 <__lshift>
 801bf1a:	1b7f      	subs	r7, r7, r5
 801bf1c:	4604      	mov	r4, r0
 801bf1e:	f100 0a14 	add.w	sl, r0, #20
 801bf22:	f04f 0900 	mov.w	r9, #0
 801bf26:	e7b8      	b.n	801be9a <__gethex+0x1b6>
 801bf28:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801bf2c:	42bd      	cmp	r5, r7
 801bf2e:	dd6f      	ble.n	801c010 <__gethex+0x32c>
 801bf30:	1bed      	subs	r5, r5, r7
 801bf32:	42ae      	cmp	r6, r5
 801bf34:	dc34      	bgt.n	801bfa0 <__gethex+0x2bc>
 801bf36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801bf3a:	2b02      	cmp	r3, #2
 801bf3c:	d022      	beq.n	801bf84 <__gethex+0x2a0>
 801bf3e:	2b03      	cmp	r3, #3
 801bf40:	d024      	beq.n	801bf8c <__gethex+0x2a8>
 801bf42:	2b01      	cmp	r3, #1
 801bf44:	d115      	bne.n	801bf72 <__gethex+0x28e>
 801bf46:	42ae      	cmp	r6, r5
 801bf48:	d113      	bne.n	801bf72 <__gethex+0x28e>
 801bf4a:	2e01      	cmp	r6, #1
 801bf4c:	d10b      	bne.n	801bf66 <__gethex+0x282>
 801bf4e:	9a02      	ldr	r2, [sp, #8]
 801bf50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801bf54:	6013      	str	r3, [r2, #0]
 801bf56:	2301      	movs	r3, #1
 801bf58:	6123      	str	r3, [r4, #16]
 801bf5a:	f8ca 3000 	str.w	r3, [sl]
 801bf5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bf60:	2562      	movs	r5, #98	@ 0x62
 801bf62:	601c      	str	r4, [r3, #0]
 801bf64:	e73a      	b.n	801bddc <__gethex+0xf8>
 801bf66:	1e71      	subs	r1, r6, #1
 801bf68:	4620      	mov	r0, r4
 801bf6a:	f7fe fd32 	bl	801a9d2 <__any_on>
 801bf6e:	2800      	cmp	r0, #0
 801bf70:	d1ed      	bne.n	801bf4e <__gethex+0x26a>
 801bf72:	9801      	ldr	r0, [sp, #4]
 801bf74:	4621      	mov	r1, r4
 801bf76:	f7fe f8e3 	bl	801a140 <_Bfree>
 801bf7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801bf7c:	2300      	movs	r3, #0
 801bf7e:	6013      	str	r3, [r2, #0]
 801bf80:	2550      	movs	r5, #80	@ 0x50
 801bf82:	e72b      	b.n	801bddc <__gethex+0xf8>
 801bf84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801bf86:	2b00      	cmp	r3, #0
 801bf88:	d1f3      	bne.n	801bf72 <__gethex+0x28e>
 801bf8a:	e7e0      	b.n	801bf4e <__gethex+0x26a>
 801bf8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801bf8e:	2b00      	cmp	r3, #0
 801bf90:	d1dd      	bne.n	801bf4e <__gethex+0x26a>
 801bf92:	e7ee      	b.n	801bf72 <__gethex+0x28e>
 801bf94:	0802093f 	.word	0x0802093f
 801bf98:	080208d5 	.word	0x080208d5
 801bf9c:	08020996 	.word	0x08020996
 801bfa0:	1e6f      	subs	r7, r5, #1
 801bfa2:	f1b9 0f00 	cmp.w	r9, #0
 801bfa6:	d130      	bne.n	801c00a <__gethex+0x326>
 801bfa8:	b127      	cbz	r7, 801bfb4 <__gethex+0x2d0>
 801bfaa:	4639      	mov	r1, r7
 801bfac:	4620      	mov	r0, r4
 801bfae:	f7fe fd10 	bl	801a9d2 <__any_on>
 801bfb2:	4681      	mov	r9, r0
 801bfb4:	117a      	asrs	r2, r7, #5
 801bfb6:	2301      	movs	r3, #1
 801bfb8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801bfbc:	f007 071f 	and.w	r7, r7, #31
 801bfc0:	40bb      	lsls	r3, r7
 801bfc2:	4213      	tst	r3, r2
 801bfc4:	4629      	mov	r1, r5
 801bfc6:	4620      	mov	r0, r4
 801bfc8:	bf18      	it	ne
 801bfca:	f049 0902 	orrne.w	r9, r9, #2
 801bfce:	f7ff fe21 	bl	801bc14 <rshift>
 801bfd2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801bfd6:	1b76      	subs	r6, r6, r5
 801bfd8:	2502      	movs	r5, #2
 801bfda:	f1b9 0f00 	cmp.w	r9, #0
 801bfde:	d047      	beq.n	801c070 <__gethex+0x38c>
 801bfe0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801bfe4:	2b02      	cmp	r3, #2
 801bfe6:	d015      	beq.n	801c014 <__gethex+0x330>
 801bfe8:	2b03      	cmp	r3, #3
 801bfea:	d017      	beq.n	801c01c <__gethex+0x338>
 801bfec:	2b01      	cmp	r3, #1
 801bfee:	d109      	bne.n	801c004 <__gethex+0x320>
 801bff0:	f019 0f02 	tst.w	r9, #2
 801bff4:	d006      	beq.n	801c004 <__gethex+0x320>
 801bff6:	f8da 3000 	ldr.w	r3, [sl]
 801bffa:	ea49 0903 	orr.w	r9, r9, r3
 801bffe:	f019 0f01 	tst.w	r9, #1
 801c002:	d10e      	bne.n	801c022 <__gethex+0x33e>
 801c004:	f045 0510 	orr.w	r5, r5, #16
 801c008:	e032      	b.n	801c070 <__gethex+0x38c>
 801c00a:	f04f 0901 	mov.w	r9, #1
 801c00e:	e7d1      	b.n	801bfb4 <__gethex+0x2d0>
 801c010:	2501      	movs	r5, #1
 801c012:	e7e2      	b.n	801bfda <__gethex+0x2f6>
 801c014:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c016:	f1c3 0301 	rsb	r3, r3, #1
 801c01a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801c01c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c01e:	2b00      	cmp	r3, #0
 801c020:	d0f0      	beq.n	801c004 <__gethex+0x320>
 801c022:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801c026:	f104 0314 	add.w	r3, r4, #20
 801c02a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801c02e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801c032:	f04f 0c00 	mov.w	ip, #0
 801c036:	4618      	mov	r0, r3
 801c038:	f853 2b04 	ldr.w	r2, [r3], #4
 801c03c:	f1b2 3fff 	cmp.w	r2, #4294967295
 801c040:	d01b      	beq.n	801c07a <__gethex+0x396>
 801c042:	3201      	adds	r2, #1
 801c044:	6002      	str	r2, [r0, #0]
 801c046:	2d02      	cmp	r5, #2
 801c048:	f104 0314 	add.w	r3, r4, #20
 801c04c:	d13c      	bne.n	801c0c8 <__gethex+0x3e4>
 801c04e:	f8d8 2000 	ldr.w	r2, [r8]
 801c052:	3a01      	subs	r2, #1
 801c054:	42b2      	cmp	r2, r6
 801c056:	d109      	bne.n	801c06c <__gethex+0x388>
 801c058:	1171      	asrs	r1, r6, #5
 801c05a:	2201      	movs	r2, #1
 801c05c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801c060:	f006 061f 	and.w	r6, r6, #31
 801c064:	fa02 f606 	lsl.w	r6, r2, r6
 801c068:	421e      	tst	r6, r3
 801c06a:	d13a      	bne.n	801c0e2 <__gethex+0x3fe>
 801c06c:	f045 0520 	orr.w	r5, r5, #32
 801c070:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c072:	601c      	str	r4, [r3, #0]
 801c074:	9b02      	ldr	r3, [sp, #8]
 801c076:	601f      	str	r7, [r3, #0]
 801c078:	e6b0      	b.n	801bddc <__gethex+0xf8>
 801c07a:	4299      	cmp	r1, r3
 801c07c:	f843 cc04 	str.w	ip, [r3, #-4]
 801c080:	d8d9      	bhi.n	801c036 <__gethex+0x352>
 801c082:	68a3      	ldr	r3, [r4, #8]
 801c084:	459b      	cmp	fp, r3
 801c086:	db17      	blt.n	801c0b8 <__gethex+0x3d4>
 801c088:	6861      	ldr	r1, [r4, #4]
 801c08a:	9801      	ldr	r0, [sp, #4]
 801c08c:	3101      	adds	r1, #1
 801c08e:	f7fe f817 	bl	801a0c0 <_Balloc>
 801c092:	4681      	mov	r9, r0
 801c094:	b918      	cbnz	r0, 801c09e <__gethex+0x3ba>
 801c096:	4b1a      	ldr	r3, [pc, #104]	@ (801c100 <__gethex+0x41c>)
 801c098:	4602      	mov	r2, r0
 801c09a:	2184      	movs	r1, #132	@ 0x84
 801c09c:	e6c5      	b.n	801be2a <__gethex+0x146>
 801c09e:	6922      	ldr	r2, [r4, #16]
 801c0a0:	3202      	adds	r2, #2
 801c0a2:	f104 010c 	add.w	r1, r4, #12
 801c0a6:	0092      	lsls	r2, r2, #2
 801c0a8:	300c      	adds	r0, #12
 801c0aa:	f7fd f89c 	bl	80191e6 <memcpy>
 801c0ae:	4621      	mov	r1, r4
 801c0b0:	9801      	ldr	r0, [sp, #4]
 801c0b2:	f7fe f845 	bl	801a140 <_Bfree>
 801c0b6:	464c      	mov	r4, r9
 801c0b8:	6923      	ldr	r3, [r4, #16]
 801c0ba:	1c5a      	adds	r2, r3, #1
 801c0bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801c0c0:	6122      	str	r2, [r4, #16]
 801c0c2:	2201      	movs	r2, #1
 801c0c4:	615a      	str	r2, [r3, #20]
 801c0c6:	e7be      	b.n	801c046 <__gethex+0x362>
 801c0c8:	6922      	ldr	r2, [r4, #16]
 801c0ca:	455a      	cmp	r2, fp
 801c0cc:	dd0b      	ble.n	801c0e6 <__gethex+0x402>
 801c0ce:	2101      	movs	r1, #1
 801c0d0:	4620      	mov	r0, r4
 801c0d2:	f7ff fd9f 	bl	801bc14 <rshift>
 801c0d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801c0da:	3701      	adds	r7, #1
 801c0dc:	42bb      	cmp	r3, r7
 801c0de:	f6ff aee0 	blt.w	801bea2 <__gethex+0x1be>
 801c0e2:	2501      	movs	r5, #1
 801c0e4:	e7c2      	b.n	801c06c <__gethex+0x388>
 801c0e6:	f016 061f 	ands.w	r6, r6, #31
 801c0ea:	d0fa      	beq.n	801c0e2 <__gethex+0x3fe>
 801c0ec:	4453      	add	r3, sl
 801c0ee:	f1c6 0620 	rsb	r6, r6, #32
 801c0f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801c0f6:	f7fe f8d5 	bl	801a2a4 <__hi0bits>
 801c0fa:	42b0      	cmp	r0, r6
 801c0fc:	dbe7      	blt.n	801c0ce <__gethex+0x3ea>
 801c0fe:	e7f0      	b.n	801c0e2 <__gethex+0x3fe>
 801c100:	080208d5 	.word	0x080208d5

0801c104 <L_shift>:
 801c104:	f1c2 0208 	rsb	r2, r2, #8
 801c108:	0092      	lsls	r2, r2, #2
 801c10a:	b570      	push	{r4, r5, r6, lr}
 801c10c:	f1c2 0620 	rsb	r6, r2, #32
 801c110:	6843      	ldr	r3, [r0, #4]
 801c112:	6804      	ldr	r4, [r0, #0]
 801c114:	fa03 f506 	lsl.w	r5, r3, r6
 801c118:	432c      	orrs	r4, r5
 801c11a:	40d3      	lsrs	r3, r2
 801c11c:	6004      	str	r4, [r0, #0]
 801c11e:	f840 3f04 	str.w	r3, [r0, #4]!
 801c122:	4288      	cmp	r0, r1
 801c124:	d3f4      	bcc.n	801c110 <L_shift+0xc>
 801c126:	bd70      	pop	{r4, r5, r6, pc}

0801c128 <__match>:
 801c128:	b530      	push	{r4, r5, lr}
 801c12a:	6803      	ldr	r3, [r0, #0]
 801c12c:	3301      	adds	r3, #1
 801c12e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c132:	b914      	cbnz	r4, 801c13a <__match+0x12>
 801c134:	6003      	str	r3, [r0, #0]
 801c136:	2001      	movs	r0, #1
 801c138:	bd30      	pop	{r4, r5, pc}
 801c13a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c13e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801c142:	2d19      	cmp	r5, #25
 801c144:	bf98      	it	ls
 801c146:	3220      	addls	r2, #32
 801c148:	42a2      	cmp	r2, r4
 801c14a:	d0f0      	beq.n	801c12e <__match+0x6>
 801c14c:	2000      	movs	r0, #0
 801c14e:	e7f3      	b.n	801c138 <__match+0x10>

0801c150 <__hexnan>:
 801c150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c154:	680b      	ldr	r3, [r1, #0]
 801c156:	6801      	ldr	r1, [r0, #0]
 801c158:	115e      	asrs	r6, r3, #5
 801c15a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801c15e:	f013 031f 	ands.w	r3, r3, #31
 801c162:	b087      	sub	sp, #28
 801c164:	bf18      	it	ne
 801c166:	3604      	addne	r6, #4
 801c168:	2500      	movs	r5, #0
 801c16a:	1f37      	subs	r7, r6, #4
 801c16c:	4682      	mov	sl, r0
 801c16e:	4690      	mov	r8, r2
 801c170:	9301      	str	r3, [sp, #4]
 801c172:	f846 5c04 	str.w	r5, [r6, #-4]
 801c176:	46b9      	mov	r9, r7
 801c178:	463c      	mov	r4, r7
 801c17a:	9502      	str	r5, [sp, #8]
 801c17c:	46ab      	mov	fp, r5
 801c17e:	784a      	ldrb	r2, [r1, #1]
 801c180:	1c4b      	adds	r3, r1, #1
 801c182:	9303      	str	r3, [sp, #12]
 801c184:	b342      	cbz	r2, 801c1d8 <__hexnan+0x88>
 801c186:	4610      	mov	r0, r2
 801c188:	9105      	str	r1, [sp, #20]
 801c18a:	9204      	str	r2, [sp, #16]
 801c18c:	f7ff fd94 	bl	801bcb8 <__hexdig_fun>
 801c190:	2800      	cmp	r0, #0
 801c192:	d151      	bne.n	801c238 <__hexnan+0xe8>
 801c194:	9a04      	ldr	r2, [sp, #16]
 801c196:	9905      	ldr	r1, [sp, #20]
 801c198:	2a20      	cmp	r2, #32
 801c19a:	d818      	bhi.n	801c1ce <__hexnan+0x7e>
 801c19c:	9b02      	ldr	r3, [sp, #8]
 801c19e:	459b      	cmp	fp, r3
 801c1a0:	dd13      	ble.n	801c1ca <__hexnan+0x7a>
 801c1a2:	454c      	cmp	r4, r9
 801c1a4:	d206      	bcs.n	801c1b4 <__hexnan+0x64>
 801c1a6:	2d07      	cmp	r5, #7
 801c1a8:	dc04      	bgt.n	801c1b4 <__hexnan+0x64>
 801c1aa:	462a      	mov	r2, r5
 801c1ac:	4649      	mov	r1, r9
 801c1ae:	4620      	mov	r0, r4
 801c1b0:	f7ff ffa8 	bl	801c104 <L_shift>
 801c1b4:	4544      	cmp	r4, r8
 801c1b6:	d952      	bls.n	801c25e <__hexnan+0x10e>
 801c1b8:	2300      	movs	r3, #0
 801c1ba:	f1a4 0904 	sub.w	r9, r4, #4
 801c1be:	f844 3c04 	str.w	r3, [r4, #-4]
 801c1c2:	f8cd b008 	str.w	fp, [sp, #8]
 801c1c6:	464c      	mov	r4, r9
 801c1c8:	461d      	mov	r5, r3
 801c1ca:	9903      	ldr	r1, [sp, #12]
 801c1cc:	e7d7      	b.n	801c17e <__hexnan+0x2e>
 801c1ce:	2a29      	cmp	r2, #41	@ 0x29
 801c1d0:	d157      	bne.n	801c282 <__hexnan+0x132>
 801c1d2:	3102      	adds	r1, #2
 801c1d4:	f8ca 1000 	str.w	r1, [sl]
 801c1d8:	f1bb 0f00 	cmp.w	fp, #0
 801c1dc:	d051      	beq.n	801c282 <__hexnan+0x132>
 801c1de:	454c      	cmp	r4, r9
 801c1e0:	d206      	bcs.n	801c1f0 <__hexnan+0xa0>
 801c1e2:	2d07      	cmp	r5, #7
 801c1e4:	dc04      	bgt.n	801c1f0 <__hexnan+0xa0>
 801c1e6:	462a      	mov	r2, r5
 801c1e8:	4649      	mov	r1, r9
 801c1ea:	4620      	mov	r0, r4
 801c1ec:	f7ff ff8a 	bl	801c104 <L_shift>
 801c1f0:	4544      	cmp	r4, r8
 801c1f2:	d936      	bls.n	801c262 <__hexnan+0x112>
 801c1f4:	f1a8 0204 	sub.w	r2, r8, #4
 801c1f8:	4623      	mov	r3, r4
 801c1fa:	f853 1b04 	ldr.w	r1, [r3], #4
 801c1fe:	f842 1f04 	str.w	r1, [r2, #4]!
 801c202:	429f      	cmp	r7, r3
 801c204:	d2f9      	bcs.n	801c1fa <__hexnan+0xaa>
 801c206:	1b3b      	subs	r3, r7, r4
 801c208:	f023 0303 	bic.w	r3, r3, #3
 801c20c:	3304      	adds	r3, #4
 801c20e:	3401      	adds	r4, #1
 801c210:	3e03      	subs	r6, #3
 801c212:	42b4      	cmp	r4, r6
 801c214:	bf88      	it	hi
 801c216:	2304      	movhi	r3, #4
 801c218:	4443      	add	r3, r8
 801c21a:	2200      	movs	r2, #0
 801c21c:	f843 2b04 	str.w	r2, [r3], #4
 801c220:	429f      	cmp	r7, r3
 801c222:	d2fb      	bcs.n	801c21c <__hexnan+0xcc>
 801c224:	683b      	ldr	r3, [r7, #0]
 801c226:	b91b      	cbnz	r3, 801c230 <__hexnan+0xe0>
 801c228:	4547      	cmp	r7, r8
 801c22a:	d128      	bne.n	801c27e <__hexnan+0x12e>
 801c22c:	2301      	movs	r3, #1
 801c22e:	603b      	str	r3, [r7, #0]
 801c230:	2005      	movs	r0, #5
 801c232:	b007      	add	sp, #28
 801c234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c238:	3501      	adds	r5, #1
 801c23a:	2d08      	cmp	r5, #8
 801c23c:	f10b 0b01 	add.w	fp, fp, #1
 801c240:	dd06      	ble.n	801c250 <__hexnan+0x100>
 801c242:	4544      	cmp	r4, r8
 801c244:	d9c1      	bls.n	801c1ca <__hexnan+0x7a>
 801c246:	2300      	movs	r3, #0
 801c248:	f844 3c04 	str.w	r3, [r4, #-4]
 801c24c:	2501      	movs	r5, #1
 801c24e:	3c04      	subs	r4, #4
 801c250:	6822      	ldr	r2, [r4, #0]
 801c252:	f000 000f 	and.w	r0, r0, #15
 801c256:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801c25a:	6020      	str	r0, [r4, #0]
 801c25c:	e7b5      	b.n	801c1ca <__hexnan+0x7a>
 801c25e:	2508      	movs	r5, #8
 801c260:	e7b3      	b.n	801c1ca <__hexnan+0x7a>
 801c262:	9b01      	ldr	r3, [sp, #4]
 801c264:	2b00      	cmp	r3, #0
 801c266:	d0dd      	beq.n	801c224 <__hexnan+0xd4>
 801c268:	f1c3 0320 	rsb	r3, r3, #32
 801c26c:	f04f 32ff 	mov.w	r2, #4294967295
 801c270:	40da      	lsrs	r2, r3
 801c272:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801c276:	4013      	ands	r3, r2
 801c278:	f846 3c04 	str.w	r3, [r6, #-4]
 801c27c:	e7d2      	b.n	801c224 <__hexnan+0xd4>
 801c27e:	3f04      	subs	r7, #4
 801c280:	e7d0      	b.n	801c224 <__hexnan+0xd4>
 801c282:	2004      	movs	r0, #4
 801c284:	e7d5      	b.n	801c232 <__hexnan+0xe2>

0801c286 <__ascii_mbtowc>:
 801c286:	b082      	sub	sp, #8
 801c288:	b901      	cbnz	r1, 801c28c <__ascii_mbtowc+0x6>
 801c28a:	a901      	add	r1, sp, #4
 801c28c:	b142      	cbz	r2, 801c2a0 <__ascii_mbtowc+0x1a>
 801c28e:	b14b      	cbz	r3, 801c2a4 <__ascii_mbtowc+0x1e>
 801c290:	7813      	ldrb	r3, [r2, #0]
 801c292:	600b      	str	r3, [r1, #0]
 801c294:	7812      	ldrb	r2, [r2, #0]
 801c296:	1e10      	subs	r0, r2, #0
 801c298:	bf18      	it	ne
 801c29a:	2001      	movne	r0, #1
 801c29c:	b002      	add	sp, #8
 801c29e:	4770      	bx	lr
 801c2a0:	4610      	mov	r0, r2
 801c2a2:	e7fb      	b.n	801c29c <__ascii_mbtowc+0x16>
 801c2a4:	f06f 0001 	mvn.w	r0, #1
 801c2a8:	e7f8      	b.n	801c29c <__ascii_mbtowc+0x16>

0801c2aa <_realloc_r>:
 801c2aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c2ae:	4607      	mov	r7, r0
 801c2b0:	4614      	mov	r4, r2
 801c2b2:	460d      	mov	r5, r1
 801c2b4:	b921      	cbnz	r1, 801c2c0 <_realloc_r+0x16>
 801c2b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c2ba:	4611      	mov	r1, r2
 801c2bc:	f7fd be74 	b.w	8019fa8 <_malloc_r>
 801c2c0:	b92a      	cbnz	r2, 801c2ce <_realloc_r+0x24>
 801c2c2:	f7fd fdfd 	bl	8019ec0 <_free_r>
 801c2c6:	4625      	mov	r5, r4
 801c2c8:	4628      	mov	r0, r5
 801c2ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c2ce:	f000 f840 	bl	801c352 <_malloc_usable_size_r>
 801c2d2:	4284      	cmp	r4, r0
 801c2d4:	4606      	mov	r6, r0
 801c2d6:	d802      	bhi.n	801c2de <_realloc_r+0x34>
 801c2d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801c2dc:	d8f4      	bhi.n	801c2c8 <_realloc_r+0x1e>
 801c2de:	4621      	mov	r1, r4
 801c2e0:	4638      	mov	r0, r7
 801c2e2:	f7fd fe61 	bl	8019fa8 <_malloc_r>
 801c2e6:	4680      	mov	r8, r0
 801c2e8:	b908      	cbnz	r0, 801c2ee <_realloc_r+0x44>
 801c2ea:	4645      	mov	r5, r8
 801c2ec:	e7ec      	b.n	801c2c8 <_realloc_r+0x1e>
 801c2ee:	42b4      	cmp	r4, r6
 801c2f0:	4622      	mov	r2, r4
 801c2f2:	4629      	mov	r1, r5
 801c2f4:	bf28      	it	cs
 801c2f6:	4632      	movcs	r2, r6
 801c2f8:	f7fc ff75 	bl	80191e6 <memcpy>
 801c2fc:	4629      	mov	r1, r5
 801c2fe:	4638      	mov	r0, r7
 801c300:	f7fd fdde 	bl	8019ec0 <_free_r>
 801c304:	e7f1      	b.n	801c2ea <_realloc_r+0x40>

0801c306 <__ascii_wctomb>:
 801c306:	4603      	mov	r3, r0
 801c308:	4608      	mov	r0, r1
 801c30a:	b141      	cbz	r1, 801c31e <__ascii_wctomb+0x18>
 801c30c:	2aff      	cmp	r2, #255	@ 0xff
 801c30e:	d904      	bls.n	801c31a <__ascii_wctomb+0x14>
 801c310:	228a      	movs	r2, #138	@ 0x8a
 801c312:	601a      	str	r2, [r3, #0]
 801c314:	f04f 30ff 	mov.w	r0, #4294967295
 801c318:	4770      	bx	lr
 801c31a:	700a      	strb	r2, [r1, #0]
 801c31c:	2001      	movs	r0, #1
 801c31e:	4770      	bx	lr

0801c320 <fiprintf>:
 801c320:	b40e      	push	{r1, r2, r3}
 801c322:	b503      	push	{r0, r1, lr}
 801c324:	4601      	mov	r1, r0
 801c326:	ab03      	add	r3, sp, #12
 801c328:	4805      	ldr	r0, [pc, #20]	@ (801c340 <fiprintf+0x20>)
 801c32a:	f853 2b04 	ldr.w	r2, [r3], #4
 801c32e:	6800      	ldr	r0, [r0, #0]
 801c330:	9301      	str	r3, [sp, #4]
 801c332:	f000 f83f 	bl	801c3b4 <_vfiprintf_r>
 801c336:	b002      	add	sp, #8
 801c338:	f85d eb04 	ldr.w	lr, [sp], #4
 801c33c:	b003      	add	sp, #12
 801c33e:	4770      	bx	lr
 801c340:	20000140 	.word	0x20000140

0801c344 <abort>:
 801c344:	b508      	push	{r3, lr}
 801c346:	2006      	movs	r0, #6
 801c348:	f000 fa08 	bl	801c75c <raise>
 801c34c:	2001      	movs	r0, #1
 801c34e:	f7e8 fd2b 	bl	8004da8 <_exit>

0801c352 <_malloc_usable_size_r>:
 801c352:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c356:	1f18      	subs	r0, r3, #4
 801c358:	2b00      	cmp	r3, #0
 801c35a:	bfbc      	itt	lt
 801c35c:	580b      	ldrlt	r3, [r1, r0]
 801c35e:	18c0      	addlt	r0, r0, r3
 801c360:	4770      	bx	lr

0801c362 <__sfputc_r>:
 801c362:	6893      	ldr	r3, [r2, #8]
 801c364:	3b01      	subs	r3, #1
 801c366:	2b00      	cmp	r3, #0
 801c368:	b410      	push	{r4}
 801c36a:	6093      	str	r3, [r2, #8]
 801c36c:	da08      	bge.n	801c380 <__sfputc_r+0x1e>
 801c36e:	6994      	ldr	r4, [r2, #24]
 801c370:	42a3      	cmp	r3, r4
 801c372:	db01      	blt.n	801c378 <__sfputc_r+0x16>
 801c374:	290a      	cmp	r1, #10
 801c376:	d103      	bne.n	801c380 <__sfputc_r+0x1e>
 801c378:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c37c:	f000 b932 	b.w	801c5e4 <__swbuf_r>
 801c380:	6813      	ldr	r3, [r2, #0]
 801c382:	1c58      	adds	r0, r3, #1
 801c384:	6010      	str	r0, [r2, #0]
 801c386:	7019      	strb	r1, [r3, #0]
 801c388:	4608      	mov	r0, r1
 801c38a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c38e:	4770      	bx	lr

0801c390 <__sfputs_r>:
 801c390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c392:	4606      	mov	r6, r0
 801c394:	460f      	mov	r7, r1
 801c396:	4614      	mov	r4, r2
 801c398:	18d5      	adds	r5, r2, r3
 801c39a:	42ac      	cmp	r4, r5
 801c39c:	d101      	bne.n	801c3a2 <__sfputs_r+0x12>
 801c39e:	2000      	movs	r0, #0
 801c3a0:	e007      	b.n	801c3b2 <__sfputs_r+0x22>
 801c3a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c3a6:	463a      	mov	r2, r7
 801c3a8:	4630      	mov	r0, r6
 801c3aa:	f7ff ffda 	bl	801c362 <__sfputc_r>
 801c3ae:	1c43      	adds	r3, r0, #1
 801c3b0:	d1f3      	bne.n	801c39a <__sfputs_r+0xa>
 801c3b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801c3b4 <_vfiprintf_r>:
 801c3b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c3b8:	460d      	mov	r5, r1
 801c3ba:	b09d      	sub	sp, #116	@ 0x74
 801c3bc:	4614      	mov	r4, r2
 801c3be:	4698      	mov	r8, r3
 801c3c0:	4606      	mov	r6, r0
 801c3c2:	b118      	cbz	r0, 801c3cc <_vfiprintf_r+0x18>
 801c3c4:	6a03      	ldr	r3, [r0, #32]
 801c3c6:	b90b      	cbnz	r3, 801c3cc <_vfiprintf_r+0x18>
 801c3c8:	f7fc fd5e 	bl	8018e88 <__sinit>
 801c3cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c3ce:	07d9      	lsls	r1, r3, #31
 801c3d0:	d405      	bmi.n	801c3de <_vfiprintf_r+0x2a>
 801c3d2:	89ab      	ldrh	r3, [r5, #12]
 801c3d4:	059a      	lsls	r2, r3, #22
 801c3d6:	d402      	bmi.n	801c3de <_vfiprintf_r+0x2a>
 801c3d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c3da:	f7fc ff02 	bl	80191e2 <__retarget_lock_acquire_recursive>
 801c3de:	89ab      	ldrh	r3, [r5, #12]
 801c3e0:	071b      	lsls	r3, r3, #28
 801c3e2:	d501      	bpl.n	801c3e8 <_vfiprintf_r+0x34>
 801c3e4:	692b      	ldr	r3, [r5, #16]
 801c3e6:	b99b      	cbnz	r3, 801c410 <_vfiprintf_r+0x5c>
 801c3e8:	4629      	mov	r1, r5
 801c3ea:	4630      	mov	r0, r6
 801c3ec:	f000 f938 	bl	801c660 <__swsetup_r>
 801c3f0:	b170      	cbz	r0, 801c410 <_vfiprintf_r+0x5c>
 801c3f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c3f4:	07dc      	lsls	r4, r3, #31
 801c3f6:	d504      	bpl.n	801c402 <_vfiprintf_r+0x4e>
 801c3f8:	f04f 30ff 	mov.w	r0, #4294967295
 801c3fc:	b01d      	add	sp, #116	@ 0x74
 801c3fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c402:	89ab      	ldrh	r3, [r5, #12]
 801c404:	0598      	lsls	r0, r3, #22
 801c406:	d4f7      	bmi.n	801c3f8 <_vfiprintf_r+0x44>
 801c408:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c40a:	f7fc feeb 	bl	80191e4 <__retarget_lock_release_recursive>
 801c40e:	e7f3      	b.n	801c3f8 <_vfiprintf_r+0x44>
 801c410:	2300      	movs	r3, #0
 801c412:	9309      	str	r3, [sp, #36]	@ 0x24
 801c414:	2320      	movs	r3, #32
 801c416:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c41a:	f8cd 800c 	str.w	r8, [sp, #12]
 801c41e:	2330      	movs	r3, #48	@ 0x30
 801c420:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801c5d0 <_vfiprintf_r+0x21c>
 801c424:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c428:	f04f 0901 	mov.w	r9, #1
 801c42c:	4623      	mov	r3, r4
 801c42e:	469a      	mov	sl, r3
 801c430:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c434:	b10a      	cbz	r2, 801c43a <_vfiprintf_r+0x86>
 801c436:	2a25      	cmp	r2, #37	@ 0x25
 801c438:	d1f9      	bne.n	801c42e <_vfiprintf_r+0x7a>
 801c43a:	ebba 0b04 	subs.w	fp, sl, r4
 801c43e:	d00b      	beq.n	801c458 <_vfiprintf_r+0xa4>
 801c440:	465b      	mov	r3, fp
 801c442:	4622      	mov	r2, r4
 801c444:	4629      	mov	r1, r5
 801c446:	4630      	mov	r0, r6
 801c448:	f7ff ffa2 	bl	801c390 <__sfputs_r>
 801c44c:	3001      	adds	r0, #1
 801c44e:	f000 80a7 	beq.w	801c5a0 <_vfiprintf_r+0x1ec>
 801c452:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c454:	445a      	add	r2, fp
 801c456:	9209      	str	r2, [sp, #36]	@ 0x24
 801c458:	f89a 3000 	ldrb.w	r3, [sl]
 801c45c:	2b00      	cmp	r3, #0
 801c45e:	f000 809f 	beq.w	801c5a0 <_vfiprintf_r+0x1ec>
 801c462:	2300      	movs	r3, #0
 801c464:	f04f 32ff 	mov.w	r2, #4294967295
 801c468:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c46c:	f10a 0a01 	add.w	sl, sl, #1
 801c470:	9304      	str	r3, [sp, #16]
 801c472:	9307      	str	r3, [sp, #28]
 801c474:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c478:	931a      	str	r3, [sp, #104]	@ 0x68
 801c47a:	4654      	mov	r4, sl
 801c47c:	2205      	movs	r2, #5
 801c47e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c482:	4853      	ldr	r0, [pc, #332]	@ (801c5d0 <_vfiprintf_r+0x21c>)
 801c484:	f7e3 fe7c 	bl	8000180 <memchr>
 801c488:	9a04      	ldr	r2, [sp, #16]
 801c48a:	b9d8      	cbnz	r0, 801c4c4 <_vfiprintf_r+0x110>
 801c48c:	06d1      	lsls	r1, r2, #27
 801c48e:	bf44      	itt	mi
 801c490:	2320      	movmi	r3, #32
 801c492:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c496:	0713      	lsls	r3, r2, #28
 801c498:	bf44      	itt	mi
 801c49a:	232b      	movmi	r3, #43	@ 0x2b
 801c49c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c4a0:	f89a 3000 	ldrb.w	r3, [sl]
 801c4a4:	2b2a      	cmp	r3, #42	@ 0x2a
 801c4a6:	d015      	beq.n	801c4d4 <_vfiprintf_r+0x120>
 801c4a8:	9a07      	ldr	r2, [sp, #28]
 801c4aa:	4654      	mov	r4, sl
 801c4ac:	2000      	movs	r0, #0
 801c4ae:	f04f 0c0a 	mov.w	ip, #10
 801c4b2:	4621      	mov	r1, r4
 801c4b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c4b8:	3b30      	subs	r3, #48	@ 0x30
 801c4ba:	2b09      	cmp	r3, #9
 801c4bc:	d94b      	bls.n	801c556 <_vfiprintf_r+0x1a2>
 801c4be:	b1b0      	cbz	r0, 801c4ee <_vfiprintf_r+0x13a>
 801c4c0:	9207      	str	r2, [sp, #28]
 801c4c2:	e014      	b.n	801c4ee <_vfiprintf_r+0x13a>
 801c4c4:	eba0 0308 	sub.w	r3, r0, r8
 801c4c8:	fa09 f303 	lsl.w	r3, r9, r3
 801c4cc:	4313      	orrs	r3, r2
 801c4ce:	9304      	str	r3, [sp, #16]
 801c4d0:	46a2      	mov	sl, r4
 801c4d2:	e7d2      	b.n	801c47a <_vfiprintf_r+0xc6>
 801c4d4:	9b03      	ldr	r3, [sp, #12]
 801c4d6:	1d19      	adds	r1, r3, #4
 801c4d8:	681b      	ldr	r3, [r3, #0]
 801c4da:	9103      	str	r1, [sp, #12]
 801c4dc:	2b00      	cmp	r3, #0
 801c4de:	bfbb      	ittet	lt
 801c4e0:	425b      	neglt	r3, r3
 801c4e2:	f042 0202 	orrlt.w	r2, r2, #2
 801c4e6:	9307      	strge	r3, [sp, #28]
 801c4e8:	9307      	strlt	r3, [sp, #28]
 801c4ea:	bfb8      	it	lt
 801c4ec:	9204      	strlt	r2, [sp, #16]
 801c4ee:	7823      	ldrb	r3, [r4, #0]
 801c4f0:	2b2e      	cmp	r3, #46	@ 0x2e
 801c4f2:	d10a      	bne.n	801c50a <_vfiprintf_r+0x156>
 801c4f4:	7863      	ldrb	r3, [r4, #1]
 801c4f6:	2b2a      	cmp	r3, #42	@ 0x2a
 801c4f8:	d132      	bne.n	801c560 <_vfiprintf_r+0x1ac>
 801c4fa:	9b03      	ldr	r3, [sp, #12]
 801c4fc:	1d1a      	adds	r2, r3, #4
 801c4fe:	681b      	ldr	r3, [r3, #0]
 801c500:	9203      	str	r2, [sp, #12]
 801c502:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c506:	3402      	adds	r4, #2
 801c508:	9305      	str	r3, [sp, #20]
 801c50a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801c5e0 <_vfiprintf_r+0x22c>
 801c50e:	7821      	ldrb	r1, [r4, #0]
 801c510:	2203      	movs	r2, #3
 801c512:	4650      	mov	r0, sl
 801c514:	f7e3 fe34 	bl	8000180 <memchr>
 801c518:	b138      	cbz	r0, 801c52a <_vfiprintf_r+0x176>
 801c51a:	9b04      	ldr	r3, [sp, #16]
 801c51c:	eba0 000a 	sub.w	r0, r0, sl
 801c520:	2240      	movs	r2, #64	@ 0x40
 801c522:	4082      	lsls	r2, r0
 801c524:	4313      	orrs	r3, r2
 801c526:	3401      	adds	r4, #1
 801c528:	9304      	str	r3, [sp, #16]
 801c52a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c52e:	4829      	ldr	r0, [pc, #164]	@ (801c5d4 <_vfiprintf_r+0x220>)
 801c530:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c534:	2206      	movs	r2, #6
 801c536:	f7e3 fe23 	bl	8000180 <memchr>
 801c53a:	2800      	cmp	r0, #0
 801c53c:	d03f      	beq.n	801c5be <_vfiprintf_r+0x20a>
 801c53e:	4b26      	ldr	r3, [pc, #152]	@ (801c5d8 <_vfiprintf_r+0x224>)
 801c540:	bb1b      	cbnz	r3, 801c58a <_vfiprintf_r+0x1d6>
 801c542:	9b03      	ldr	r3, [sp, #12]
 801c544:	3307      	adds	r3, #7
 801c546:	f023 0307 	bic.w	r3, r3, #7
 801c54a:	3308      	adds	r3, #8
 801c54c:	9303      	str	r3, [sp, #12]
 801c54e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c550:	443b      	add	r3, r7
 801c552:	9309      	str	r3, [sp, #36]	@ 0x24
 801c554:	e76a      	b.n	801c42c <_vfiprintf_r+0x78>
 801c556:	fb0c 3202 	mla	r2, ip, r2, r3
 801c55a:	460c      	mov	r4, r1
 801c55c:	2001      	movs	r0, #1
 801c55e:	e7a8      	b.n	801c4b2 <_vfiprintf_r+0xfe>
 801c560:	2300      	movs	r3, #0
 801c562:	3401      	adds	r4, #1
 801c564:	9305      	str	r3, [sp, #20]
 801c566:	4619      	mov	r1, r3
 801c568:	f04f 0c0a 	mov.w	ip, #10
 801c56c:	4620      	mov	r0, r4
 801c56e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c572:	3a30      	subs	r2, #48	@ 0x30
 801c574:	2a09      	cmp	r2, #9
 801c576:	d903      	bls.n	801c580 <_vfiprintf_r+0x1cc>
 801c578:	2b00      	cmp	r3, #0
 801c57a:	d0c6      	beq.n	801c50a <_vfiprintf_r+0x156>
 801c57c:	9105      	str	r1, [sp, #20]
 801c57e:	e7c4      	b.n	801c50a <_vfiprintf_r+0x156>
 801c580:	fb0c 2101 	mla	r1, ip, r1, r2
 801c584:	4604      	mov	r4, r0
 801c586:	2301      	movs	r3, #1
 801c588:	e7f0      	b.n	801c56c <_vfiprintf_r+0x1b8>
 801c58a:	ab03      	add	r3, sp, #12
 801c58c:	9300      	str	r3, [sp, #0]
 801c58e:	462a      	mov	r2, r5
 801c590:	4b12      	ldr	r3, [pc, #72]	@ (801c5dc <_vfiprintf_r+0x228>)
 801c592:	a904      	add	r1, sp, #16
 801c594:	4630      	mov	r0, r6
 801c596:	f7fb fe27 	bl	80181e8 <_printf_float>
 801c59a:	4607      	mov	r7, r0
 801c59c:	1c78      	adds	r0, r7, #1
 801c59e:	d1d6      	bne.n	801c54e <_vfiprintf_r+0x19a>
 801c5a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c5a2:	07d9      	lsls	r1, r3, #31
 801c5a4:	d405      	bmi.n	801c5b2 <_vfiprintf_r+0x1fe>
 801c5a6:	89ab      	ldrh	r3, [r5, #12]
 801c5a8:	059a      	lsls	r2, r3, #22
 801c5aa:	d402      	bmi.n	801c5b2 <_vfiprintf_r+0x1fe>
 801c5ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c5ae:	f7fc fe19 	bl	80191e4 <__retarget_lock_release_recursive>
 801c5b2:	89ab      	ldrh	r3, [r5, #12]
 801c5b4:	065b      	lsls	r3, r3, #25
 801c5b6:	f53f af1f 	bmi.w	801c3f8 <_vfiprintf_r+0x44>
 801c5ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c5bc:	e71e      	b.n	801c3fc <_vfiprintf_r+0x48>
 801c5be:	ab03      	add	r3, sp, #12
 801c5c0:	9300      	str	r3, [sp, #0]
 801c5c2:	462a      	mov	r2, r5
 801c5c4:	4b05      	ldr	r3, [pc, #20]	@ (801c5dc <_vfiprintf_r+0x228>)
 801c5c6:	a904      	add	r1, sp, #16
 801c5c8:	4630      	mov	r0, r6
 801c5ca:	f7fc f8a5 	bl	8018718 <_printf_i>
 801c5ce:	e7e4      	b.n	801c59a <_vfiprintf_r+0x1e6>
 801c5d0:	08020941 	.word	0x08020941
 801c5d4:	0802094b 	.word	0x0802094b
 801c5d8:	080181e9 	.word	0x080181e9
 801c5dc:	0801c391 	.word	0x0801c391
 801c5e0:	08020947 	.word	0x08020947

0801c5e4 <__swbuf_r>:
 801c5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c5e6:	460e      	mov	r6, r1
 801c5e8:	4614      	mov	r4, r2
 801c5ea:	4605      	mov	r5, r0
 801c5ec:	b118      	cbz	r0, 801c5f6 <__swbuf_r+0x12>
 801c5ee:	6a03      	ldr	r3, [r0, #32]
 801c5f0:	b90b      	cbnz	r3, 801c5f6 <__swbuf_r+0x12>
 801c5f2:	f7fc fc49 	bl	8018e88 <__sinit>
 801c5f6:	69a3      	ldr	r3, [r4, #24]
 801c5f8:	60a3      	str	r3, [r4, #8]
 801c5fa:	89a3      	ldrh	r3, [r4, #12]
 801c5fc:	071a      	lsls	r2, r3, #28
 801c5fe:	d501      	bpl.n	801c604 <__swbuf_r+0x20>
 801c600:	6923      	ldr	r3, [r4, #16]
 801c602:	b943      	cbnz	r3, 801c616 <__swbuf_r+0x32>
 801c604:	4621      	mov	r1, r4
 801c606:	4628      	mov	r0, r5
 801c608:	f000 f82a 	bl	801c660 <__swsetup_r>
 801c60c:	b118      	cbz	r0, 801c616 <__swbuf_r+0x32>
 801c60e:	f04f 37ff 	mov.w	r7, #4294967295
 801c612:	4638      	mov	r0, r7
 801c614:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c616:	6823      	ldr	r3, [r4, #0]
 801c618:	6922      	ldr	r2, [r4, #16]
 801c61a:	1a98      	subs	r0, r3, r2
 801c61c:	6963      	ldr	r3, [r4, #20]
 801c61e:	b2f6      	uxtb	r6, r6
 801c620:	4283      	cmp	r3, r0
 801c622:	4637      	mov	r7, r6
 801c624:	dc05      	bgt.n	801c632 <__swbuf_r+0x4e>
 801c626:	4621      	mov	r1, r4
 801c628:	4628      	mov	r0, r5
 801c62a:	f7ff fa53 	bl	801bad4 <_fflush_r>
 801c62e:	2800      	cmp	r0, #0
 801c630:	d1ed      	bne.n	801c60e <__swbuf_r+0x2a>
 801c632:	68a3      	ldr	r3, [r4, #8]
 801c634:	3b01      	subs	r3, #1
 801c636:	60a3      	str	r3, [r4, #8]
 801c638:	6823      	ldr	r3, [r4, #0]
 801c63a:	1c5a      	adds	r2, r3, #1
 801c63c:	6022      	str	r2, [r4, #0]
 801c63e:	701e      	strb	r6, [r3, #0]
 801c640:	6962      	ldr	r2, [r4, #20]
 801c642:	1c43      	adds	r3, r0, #1
 801c644:	429a      	cmp	r2, r3
 801c646:	d004      	beq.n	801c652 <__swbuf_r+0x6e>
 801c648:	89a3      	ldrh	r3, [r4, #12]
 801c64a:	07db      	lsls	r3, r3, #31
 801c64c:	d5e1      	bpl.n	801c612 <__swbuf_r+0x2e>
 801c64e:	2e0a      	cmp	r6, #10
 801c650:	d1df      	bne.n	801c612 <__swbuf_r+0x2e>
 801c652:	4621      	mov	r1, r4
 801c654:	4628      	mov	r0, r5
 801c656:	f7ff fa3d 	bl	801bad4 <_fflush_r>
 801c65a:	2800      	cmp	r0, #0
 801c65c:	d0d9      	beq.n	801c612 <__swbuf_r+0x2e>
 801c65e:	e7d6      	b.n	801c60e <__swbuf_r+0x2a>

0801c660 <__swsetup_r>:
 801c660:	b538      	push	{r3, r4, r5, lr}
 801c662:	4b29      	ldr	r3, [pc, #164]	@ (801c708 <__swsetup_r+0xa8>)
 801c664:	4605      	mov	r5, r0
 801c666:	6818      	ldr	r0, [r3, #0]
 801c668:	460c      	mov	r4, r1
 801c66a:	b118      	cbz	r0, 801c674 <__swsetup_r+0x14>
 801c66c:	6a03      	ldr	r3, [r0, #32]
 801c66e:	b90b      	cbnz	r3, 801c674 <__swsetup_r+0x14>
 801c670:	f7fc fc0a 	bl	8018e88 <__sinit>
 801c674:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c678:	0719      	lsls	r1, r3, #28
 801c67a:	d422      	bmi.n	801c6c2 <__swsetup_r+0x62>
 801c67c:	06da      	lsls	r2, r3, #27
 801c67e:	d407      	bmi.n	801c690 <__swsetup_r+0x30>
 801c680:	2209      	movs	r2, #9
 801c682:	602a      	str	r2, [r5, #0]
 801c684:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c688:	81a3      	strh	r3, [r4, #12]
 801c68a:	f04f 30ff 	mov.w	r0, #4294967295
 801c68e:	e033      	b.n	801c6f8 <__swsetup_r+0x98>
 801c690:	0758      	lsls	r0, r3, #29
 801c692:	d512      	bpl.n	801c6ba <__swsetup_r+0x5a>
 801c694:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c696:	b141      	cbz	r1, 801c6aa <__swsetup_r+0x4a>
 801c698:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c69c:	4299      	cmp	r1, r3
 801c69e:	d002      	beq.n	801c6a6 <__swsetup_r+0x46>
 801c6a0:	4628      	mov	r0, r5
 801c6a2:	f7fd fc0d 	bl	8019ec0 <_free_r>
 801c6a6:	2300      	movs	r3, #0
 801c6a8:	6363      	str	r3, [r4, #52]	@ 0x34
 801c6aa:	89a3      	ldrh	r3, [r4, #12]
 801c6ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c6b0:	81a3      	strh	r3, [r4, #12]
 801c6b2:	2300      	movs	r3, #0
 801c6b4:	6063      	str	r3, [r4, #4]
 801c6b6:	6923      	ldr	r3, [r4, #16]
 801c6b8:	6023      	str	r3, [r4, #0]
 801c6ba:	89a3      	ldrh	r3, [r4, #12]
 801c6bc:	f043 0308 	orr.w	r3, r3, #8
 801c6c0:	81a3      	strh	r3, [r4, #12]
 801c6c2:	6923      	ldr	r3, [r4, #16]
 801c6c4:	b94b      	cbnz	r3, 801c6da <__swsetup_r+0x7a>
 801c6c6:	89a3      	ldrh	r3, [r4, #12]
 801c6c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c6cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c6d0:	d003      	beq.n	801c6da <__swsetup_r+0x7a>
 801c6d2:	4621      	mov	r1, r4
 801c6d4:	4628      	mov	r0, r5
 801c6d6:	f000 f883 	bl	801c7e0 <__smakebuf_r>
 801c6da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c6de:	f013 0201 	ands.w	r2, r3, #1
 801c6e2:	d00a      	beq.n	801c6fa <__swsetup_r+0x9a>
 801c6e4:	2200      	movs	r2, #0
 801c6e6:	60a2      	str	r2, [r4, #8]
 801c6e8:	6962      	ldr	r2, [r4, #20]
 801c6ea:	4252      	negs	r2, r2
 801c6ec:	61a2      	str	r2, [r4, #24]
 801c6ee:	6922      	ldr	r2, [r4, #16]
 801c6f0:	b942      	cbnz	r2, 801c704 <__swsetup_r+0xa4>
 801c6f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c6f6:	d1c5      	bne.n	801c684 <__swsetup_r+0x24>
 801c6f8:	bd38      	pop	{r3, r4, r5, pc}
 801c6fa:	0799      	lsls	r1, r3, #30
 801c6fc:	bf58      	it	pl
 801c6fe:	6962      	ldrpl	r2, [r4, #20]
 801c700:	60a2      	str	r2, [r4, #8]
 801c702:	e7f4      	b.n	801c6ee <__swsetup_r+0x8e>
 801c704:	2000      	movs	r0, #0
 801c706:	e7f7      	b.n	801c6f8 <__swsetup_r+0x98>
 801c708:	20000140 	.word	0x20000140

0801c70c <_raise_r>:
 801c70c:	291f      	cmp	r1, #31
 801c70e:	b538      	push	{r3, r4, r5, lr}
 801c710:	4605      	mov	r5, r0
 801c712:	460c      	mov	r4, r1
 801c714:	d904      	bls.n	801c720 <_raise_r+0x14>
 801c716:	2316      	movs	r3, #22
 801c718:	6003      	str	r3, [r0, #0]
 801c71a:	f04f 30ff 	mov.w	r0, #4294967295
 801c71e:	bd38      	pop	{r3, r4, r5, pc}
 801c720:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801c722:	b112      	cbz	r2, 801c72a <_raise_r+0x1e>
 801c724:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c728:	b94b      	cbnz	r3, 801c73e <_raise_r+0x32>
 801c72a:	4628      	mov	r0, r5
 801c72c:	f000 f830 	bl	801c790 <_getpid_r>
 801c730:	4622      	mov	r2, r4
 801c732:	4601      	mov	r1, r0
 801c734:	4628      	mov	r0, r5
 801c736:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c73a:	f000 b817 	b.w	801c76c <_kill_r>
 801c73e:	2b01      	cmp	r3, #1
 801c740:	d00a      	beq.n	801c758 <_raise_r+0x4c>
 801c742:	1c59      	adds	r1, r3, #1
 801c744:	d103      	bne.n	801c74e <_raise_r+0x42>
 801c746:	2316      	movs	r3, #22
 801c748:	6003      	str	r3, [r0, #0]
 801c74a:	2001      	movs	r0, #1
 801c74c:	e7e7      	b.n	801c71e <_raise_r+0x12>
 801c74e:	2100      	movs	r1, #0
 801c750:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801c754:	4620      	mov	r0, r4
 801c756:	4798      	blx	r3
 801c758:	2000      	movs	r0, #0
 801c75a:	e7e0      	b.n	801c71e <_raise_r+0x12>

0801c75c <raise>:
 801c75c:	4b02      	ldr	r3, [pc, #8]	@ (801c768 <raise+0xc>)
 801c75e:	4601      	mov	r1, r0
 801c760:	6818      	ldr	r0, [r3, #0]
 801c762:	f7ff bfd3 	b.w	801c70c <_raise_r>
 801c766:	bf00      	nop
 801c768:	20000140 	.word	0x20000140

0801c76c <_kill_r>:
 801c76c:	b538      	push	{r3, r4, r5, lr}
 801c76e:	4d07      	ldr	r5, [pc, #28]	@ (801c78c <_kill_r+0x20>)
 801c770:	2300      	movs	r3, #0
 801c772:	4604      	mov	r4, r0
 801c774:	4608      	mov	r0, r1
 801c776:	4611      	mov	r1, r2
 801c778:	602b      	str	r3, [r5, #0]
 801c77a:	f7e8 fb05 	bl	8004d88 <_kill>
 801c77e:	1c43      	adds	r3, r0, #1
 801c780:	d102      	bne.n	801c788 <_kill_r+0x1c>
 801c782:	682b      	ldr	r3, [r5, #0]
 801c784:	b103      	cbz	r3, 801c788 <_kill_r+0x1c>
 801c786:	6023      	str	r3, [r4, #0]
 801c788:	bd38      	pop	{r3, r4, r5, pc}
 801c78a:	bf00      	nop
 801c78c:	2000b6e4 	.word	0x2000b6e4

0801c790 <_getpid_r>:
 801c790:	f7e8 baf2 	b.w	8004d78 <_getpid>

0801c794 <__swhatbuf_r>:
 801c794:	b570      	push	{r4, r5, r6, lr}
 801c796:	460c      	mov	r4, r1
 801c798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c79c:	2900      	cmp	r1, #0
 801c79e:	b096      	sub	sp, #88	@ 0x58
 801c7a0:	4615      	mov	r5, r2
 801c7a2:	461e      	mov	r6, r3
 801c7a4:	da0d      	bge.n	801c7c2 <__swhatbuf_r+0x2e>
 801c7a6:	89a3      	ldrh	r3, [r4, #12]
 801c7a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801c7ac:	f04f 0100 	mov.w	r1, #0
 801c7b0:	bf14      	ite	ne
 801c7b2:	2340      	movne	r3, #64	@ 0x40
 801c7b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801c7b8:	2000      	movs	r0, #0
 801c7ba:	6031      	str	r1, [r6, #0]
 801c7bc:	602b      	str	r3, [r5, #0]
 801c7be:	b016      	add	sp, #88	@ 0x58
 801c7c0:	bd70      	pop	{r4, r5, r6, pc}
 801c7c2:	466a      	mov	r2, sp
 801c7c4:	f000 f848 	bl	801c858 <_fstat_r>
 801c7c8:	2800      	cmp	r0, #0
 801c7ca:	dbec      	blt.n	801c7a6 <__swhatbuf_r+0x12>
 801c7cc:	9901      	ldr	r1, [sp, #4]
 801c7ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801c7d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801c7d6:	4259      	negs	r1, r3
 801c7d8:	4159      	adcs	r1, r3
 801c7da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801c7de:	e7eb      	b.n	801c7b8 <__swhatbuf_r+0x24>

0801c7e0 <__smakebuf_r>:
 801c7e0:	898b      	ldrh	r3, [r1, #12]
 801c7e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c7e4:	079d      	lsls	r5, r3, #30
 801c7e6:	4606      	mov	r6, r0
 801c7e8:	460c      	mov	r4, r1
 801c7ea:	d507      	bpl.n	801c7fc <__smakebuf_r+0x1c>
 801c7ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801c7f0:	6023      	str	r3, [r4, #0]
 801c7f2:	6123      	str	r3, [r4, #16]
 801c7f4:	2301      	movs	r3, #1
 801c7f6:	6163      	str	r3, [r4, #20]
 801c7f8:	b003      	add	sp, #12
 801c7fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c7fc:	ab01      	add	r3, sp, #4
 801c7fe:	466a      	mov	r2, sp
 801c800:	f7ff ffc8 	bl	801c794 <__swhatbuf_r>
 801c804:	9f00      	ldr	r7, [sp, #0]
 801c806:	4605      	mov	r5, r0
 801c808:	4639      	mov	r1, r7
 801c80a:	4630      	mov	r0, r6
 801c80c:	f7fd fbcc 	bl	8019fa8 <_malloc_r>
 801c810:	b948      	cbnz	r0, 801c826 <__smakebuf_r+0x46>
 801c812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c816:	059a      	lsls	r2, r3, #22
 801c818:	d4ee      	bmi.n	801c7f8 <__smakebuf_r+0x18>
 801c81a:	f023 0303 	bic.w	r3, r3, #3
 801c81e:	f043 0302 	orr.w	r3, r3, #2
 801c822:	81a3      	strh	r3, [r4, #12]
 801c824:	e7e2      	b.n	801c7ec <__smakebuf_r+0xc>
 801c826:	89a3      	ldrh	r3, [r4, #12]
 801c828:	6020      	str	r0, [r4, #0]
 801c82a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c82e:	81a3      	strh	r3, [r4, #12]
 801c830:	9b01      	ldr	r3, [sp, #4]
 801c832:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801c836:	b15b      	cbz	r3, 801c850 <__smakebuf_r+0x70>
 801c838:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c83c:	4630      	mov	r0, r6
 801c83e:	f000 f81d 	bl	801c87c <_isatty_r>
 801c842:	b128      	cbz	r0, 801c850 <__smakebuf_r+0x70>
 801c844:	89a3      	ldrh	r3, [r4, #12]
 801c846:	f023 0303 	bic.w	r3, r3, #3
 801c84a:	f043 0301 	orr.w	r3, r3, #1
 801c84e:	81a3      	strh	r3, [r4, #12]
 801c850:	89a3      	ldrh	r3, [r4, #12]
 801c852:	431d      	orrs	r5, r3
 801c854:	81a5      	strh	r5, [r4, #12]
 801c856:	e7cf      	b.n	801c7f8 <__smakebuf_r+0x18>

0801c858 <_fstat_r>:
 801c858:	b538      	push	{r3, r4, r5, lr}
 801c85a:	4d07      	ldr	r5, [pc, #28]	@ (801c878 <_fstat_r+0x20>)
 801c85c:	2300      	movs	r3, #0
 801c85e:	4604      	mov	r4, r0
 801c860:	4608      	mov	r0, r1
 801c862:	4611      	mov	r1, r2
 801c864:	602b      	str	r3, [r5, #0]
 801c866:	f7e8 faef 	bl	8004e48 <_fstat>
 801c86a:	1c43      	adds	r3, r0, #1
 801c86c:	d102      	bne.n	801c874 <_fstat_r+0x1c>
 801c86e:	682b      	ldr	r3, [r5, #0]
 801c870:	b103      	cbz	r3, 801c874 <_fstat_r+0x1c>
 801c872:	6023      	str	r3, [r4, #0]
 801c874:	bd38      	pop	{r3, r4, r5, pc}
 801c876:	bf00      	nop
 801c878:	2000b6e4 	.word	0x2000b6e4

0801c87c <_isatty_r>:
 801c87c:	b538      	push	{r3, r4, r5, lr}
 801c87e:	4d06      	ldr	r5, [pc, #24]	@ (801c898 <_isatty_r+0x1c>)
 801c880:	2300      	movs	r3, #0
 801c882:	4604      	mov	r4, r0
 801c884:	4608      	mov	r0, r1
 801c886:	602b      	str	r3, [r5, #0]
 801c888:	f7e8 faee 	bl	8004e68 <_isatty>
 801c88c:	1c43      	adds	r3, r0, #1
 801c88e:	d102      	bne.n	801c896 <_isatty_r+0x1a>
 801c890:	682b      	ldr	r3, [r5, #0]
 801c892:	b103      	cbz	r3, 801c896 <_isatty_r+0x1a>
 801c894:	6023      	str	r3, [r4, #0]
 801c896:	bd38      	pop	{r3, r4, r5, pc}
 801c898:	2000b6e4 	.word	0x2000b6e4
 801c89c:	00000000 	.word	0x00000000

0801c8a0 <cos>:
 801c8a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c8a2:	ec53 2b10 	vmov	r2, r3, d0
 801c8a6:	4826      	ldr	r0, [pc, #152]	@ (801c940 <cos+0xa0>)
 801c8a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801c8ac:	4281      	cmp	r1, r0
 801c8ae:	d806      	bhi.n	801c8be <cos+0x1e>
 801c8b0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801c938 <cos+0x98>
 801c8b4:	b005      	add	sp, #20
 801c8b6:	f85d eb04 	ldr.w	lr, [sp], #4
 801c8ba:	f000 b999 	b.w	801cbf0 <__kernel_cos>
 801c8be:	4821      	ldr	r0, [pc, #132]	@ (801c944 <cos+0xa4>)
 801c8c0:	4281      	cmp	r1, r0
 801c8c2:	d908      	bls.n	801c8d6 <cos+0x36>
 801c8c4:	4610      	mov	r0, r2
 801c8c6:	4619      	mov	r1, r3
 801c8c8:	f7e3 fcb6 	bl	8000238 <__aeabi_dsub>
 801c8cc:	ec41 0b10 	vmov	d0, r0, r1
 801c8d0:	b005      	add	sp, #20
 801c8d2:	f85d fb04 	ldr.w	pc, [sp], #4
 801c8d6:	4668      	mov	r0, sp
 801c8d8:	f000 fb0e 	bl	801cef8 <__ieee754_rem_pio2>
 801c8dc:	f000 0003 	and.w	r0, r0, #3
 801c8e0:	2801      	cmp	r0, #1
 801c8e2:	d00b      	beq.n	801c8fc <cos+0x5c>
 801c8e4:	2802      	cmp	r0, #2
 801c8e6:	d015      	beq.n	801c914 <cos+0x74>
 801c8e8:	b9d8      	cbnz	r0, 801c922 <cos+0x82>
 801c8ea:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c8ee:	ed9d 0b00 	vldr	d0, [sp]
 801c8f2:	f000 f97d 	bl	801cbf0 <__kernel_cos>
 801c8f6:	ec51 0b10 	vmov	r0, r1, d0
 801c8fa:	e7e7      	b.n	801c8cc <cos+0x2c>
 801c8fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c900:	ed9d 0b00 	vldr	d0, [sp]
 801c904:	f000 fa3c 	bl	801cd80 <__kernel_sin>
 801c908:	ec53 2b10 	vmov	r2, r3, d0
 801c90c:	4610      	mov	r0, r2
 801c90e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801c912:	e7db      	b.n	801c8cc <cos+0x2c>
 801c914:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c918:	ed9d 0b00 	vldr	d0, [sp]
 801c91c:	f000 f968 	bl	801cbf0 <__kernel_cos>
 801c920:	e7f2      	b.n	801c908 <cos+0x68>
 801c922:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c926:	ed9d 0b00 	vldr	d0, [sp]
 801c92a:	2001      	movs	r0, #1
 801c92c:	f000 fa28 	bl	801cd80 <__kernel_sin>
 801c930:	e7e1      	b.n	801c8f6 <cos+0x56>
 801c932:	bf00      	nop
 801c934:	f3af 8000 	nop.w
	...
 801c940:	3fe921fb 	.word	0x3fe921fb
 801c944:	7fefffff 	.word	0x7fefffff

0801c948 <sin>:
 801c948:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c94a:	ec53 2b10 	vmov	r2, r3, d0
 801c94e:	4826      	ldr	r0, [pc, #152]	@ (801c9e8 <sin+0xa0>)
 801c950:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801c954:	4281      	cmp	r1, r0
 801c956:	d807      	bhi.n	801c968 <sin+0x20>
 801c958:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801c9e0 <sin+0x98>
 801c95c:	2000      	movs	r0, #0
 801c95e:	b005      	add	sp, #20
 801c960:	f85d eb04 	ldr.w	lr, [sp], #4
 801c964:	f000 ba0c 	b.w	801cd80 <__kernel_sin>
 801c968:	4820      	ldr	r0, [pc, #128]	@ (801c9ec <sin+0xa4>)
 801c96a:	4281      	cmp	r1, r0
 801c96c:	d908      	bls.n	801c980 <sin+0x38>
 801c96e:	4610      	mov	r0, r2
 801c970:	4619      	mov	r1, r3
 801c972:	f7e3 fc61 	bl	8000238 <__aeabi_dsub>
 801c976:	ec41 0b10 	vmov	d0, r0, r1
 801c97a:	b005      	add	sp, #20
 801c97c:	f85d fb04 	ldr.w	pc, [sp], #4
 801c980:	4668      	mov	r0, sp
 801c982:	f000 fab9 	bl	801cef8 <__ieee754_rem_pio2>
 801c986:	f000 0003 	and.w	r0, r0, #3
 801c98a:	2801      	cmp	r0, #1
 801c98c:	d00c      	beq.n	801c9a8 <sin+0x60>
 801c98e:	2802      	cmp	r0, #2
 801c990:	d011      	beq.n	801c9b6 <sin+0x6e>
 801c992:	b9e8      	cbnz	r0, 801c9d0 <sin+0x88>
 801c994:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c998:	ed9d 0b00 	vldr	d0, [sp]
 801c99c:	2001      	movs	r0, #1
 801c99e:	f000 f9ef 	bl	801cd80 <__kernel_sin>
 801c9a2:	ec51 0b10 	vmov	r0, r1, d0
 801c9a6:	e7e6      	b.n	801c976 <sin+0x2e>
 801c9a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c9ac:	ed9d 0b00 	vldr	d0, [sp]
 801c9b0:	f000 f91e 	bl	801cbf0 <__kernel_cos>
 801c9b4:	e7f5      	b.n	801c9a2 <sin+0x5a>
 801c9b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c9ba:	ed9d 0b00 	vldr	d0, [sp]
 801c9be:	2001      	movs	r0, #1
 801c9c0:	f000 f9de 	bl	801cd80 <__kernel_sin>
 801c9c4:	ec53 2b10 	vmov	r2, r3, d0
 801c9c8:	4610      	mov	r0, r2
 801c9ca:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801c9ce:	e7d2      	b.n	801c976 <sin+0x2e>
 801c9d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c9d4:	ed9d 0b00 	vldr	d0, [sp]
 801c9d8:	f000 f90a 	bl	801cbf0 <__kernel_cos>
 801c9dc:	e7f2      	b.n	801c9c4 <sin+0x7c>
 801c9de:	bf00      	nop
	...
 801c9e8:	3fe921fb 	.word	0x3fe921fb
 801c9ec:	7fefffff 	.word	0x7fefffff

0801c9f0 <logf>:
 801c9f0:	b508      	push	{r3, lr}
 801c9f2:	ed2d 8b02 	vpush	{d8}
 801c9f6:	eeb0 8a40 	vmov.f32	s16, s0
 801c9fa:	f000 fcb5 	bl	801d368 <__ieee754_logf>
 801c9fe:	eeb4 8a48 	vcmp.f32	s16, s16
 801ca02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ca06:	d60f      	bvs.n	801ca28 <logf+0x38>
 801ca08:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801ca0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ca10:	dc0a      	bgt.n	801ca28 <logf+0x38>
 801ca12:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801ca16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ca1a:	d108      	bne.n	801ca2e <logf+0x3e>
 801ca1c:	f7fc fbb6 	bl	801918c <__errno>
 801ca20:	2322      	movs	r3, #34	@ 0x22
 801ca22:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 801ca44 <logf+0x54>
 801ca26:	6003      	str	r3, [r0, #0]
 801ca28:	ecbd 8b02 	vpop	{d8}
 801ca2c:	bd08      	pop	{r3, pc}
 801ca2e:	f7fc fbad 	bl	801918c <__errno>
 801ca32:	ecbd 8b02 	vpop	{d8}
 801ca36:	2321      	movs	r3, #33	@ 0x21
 801ca38:	6003      	str	r3, [r0, #0]
 801ca3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801ca3e:	4802      	ldr	r0, [pc, #8]	@ (801ca48 <logf+0x58>)
 801ca40:	f7fc bbe0 	b.w	8019204 <nanf>
 801ca44:	ff800000 	.word	0xff800000
 801ca48:	08020995 	.word	0x08020995

0801ca4c <fmin>:
 801ca4c:	b508      	push	{r3, lr}
 801ca4e:	ed2d 8b04 	vpush	{d8-d9}
 801ca52:	eeb0 8a40 	vmov.f32	s16, s0
 801ca56:	eef0 8a60 	vmov.f32	s17, s1
 801ca5a:	eeb0 9a41 	vmov.f32	s18, s2
 801ca5e:	eef0 9a61 	vmov.f32	s19, s3
 801ca62:	f000 f81d 	bl	801caa0 <__fpclassifyd>
 801ca66:	b950      	cbnz	r0, 801ca7e <fmin+0x32>
 801ca68:	eeb0 8a49 	vmov.f32	s16, s18
 801ca6c:	eef0 8a69 	vmov.f32	s17, s19
 801ca70:	eeb0 0a48 	vmov.f32	s0, s16
 801ca74:	eef0 0a68 	vmov.f32	s1, s17
 801ca78:	ecbd 8b04 	vpop	{d8-d9}
 801ca7c:	bd08      	pop	{r3, pc}
 801ca7e:	eeb0 0a49 	vmov.f32	s0, s18
 801ca82:	eef0 0a69 	vmov.f32	s1, s19
 801ca86:	f000 f80b 	bl	801caa0 <__fpclassifyd>
 801ca8a:	2800      	cmp	r0, #0
 801ca8c:	d0f0      	beq.n	801ca70 <fmin+0x24>
 801ca8e:	ec53 2b19 	vmov	r2, r3, d9
 801ca92:	ec51 0b18 	vmov	r0, r1, d8
 801ca96:	f7e3 fff9 	bl	8000a8c <__aeabi_dcmplt>
 801ca9a:	2800      	cmp	r0, #0
 801ca9c:	d0e4      	beq.n	801ca68 <fmin+0x1c>
 801ca9e:	e7e7      	b.n	801ca70 <fmin+0x24>

0801caa0 <__fpclassifyd>:
 801caa0:	ec51 0b10 	vmov	r0, r1, d0
 801caa4:	460b      	mov	r3, r1
 801caa6:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 801caaa:	b510      	push	{r4, lr}
 801caac:	d104      	bne.n	801cab8 <__fpclassifyd+0x18>
 801caae:	2800      	cmp	r0, #0
 801cab0:	bf0c      	ite	eq
 801cab2:	2002      	moveq	r0, #2
 801cab4:	2003      	movne	r0, #3
 801cab6:	bd10      	pop	{r4, pc}
 801cab8:	4a09      	ldr	r2, [pc, #36]	@ (801cae0 <__fpclassifyd+0x40>)
 801caba:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 801cabe:	4294      	cmp	r4, r2
 801cac0:	d908      	bls.n	801cad4 <__fpclassifyd+0x34>
 801cac2:	4a08      	ldr	r2, [pc, #32]	@ (801cae4 <__fpclassifyd+0x44>)
 801cac4:	4213      	tst	r3, r2
 801cac6:	d007      	beq.n	801cad8 <__fpclassifyd+0x38>
 801cac8:	4291      	cmp	r1, r2
 801caca:	d107      	bne.n	801cadc <__fpclassifyd+0x3c>
 801cacc:	fab0 f080 	clz	r0, r0
 801cad0:	0940      	lsrs	r0, r0, #5
 801cad2:	e7f0      	b.n	801cab6 <__fpclassifyd+0x16>
 801cad4:	2004      	movs	r0, #4
 801cad6:	e7ee      	b.n	801cab6 <__fpclassifyd+0x16>
 801cad8:	2003      	movs	r0, #3
 801cada:	e7ec      	b.n	801cab6 <__fpclassifyd+0x16>
 801cadc:	2000      	movs	r0, #0
 801cade:	e7ea      	b.n	801cab6 <__fpclassifyd+0x16>
 801cae0:	7fdfffff 	.word	0x7fdfffff
 801cae4:	7ff00000 	.word	0x7ff00000

0801cae8 <cosl>:
 801cae8:	f7ff beda 	b.w	801c8a0 <cos>

0801caec <sinl>:
 801caec:	f7ff bf2c 	b.w	801c948 <sin>

0801caf0 <acosl>:
 801caf0:	f000 bbfe 	b.w	801d2f0 <acos>
 801caf4:	0000      	movs	r0, r0
	...

0801caf8 <floor>:
 801caf8:	ec51 0b10 	vmov	r0, r1, d0
 801cafc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801cb00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cb04:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801cb08:	2e13      	cmp	r6, #19
 801cb0a:	460c      	mov	r4, r1
 801cb0c:	4605      	mov	r5, r0
 801cb0e:	4680      	mov	r8, r0
 801cb10:	dc34      	bgt.n	801cb7c <floor+0x84>
 801cb12:	2e00      	cmp	r6, #0
 801cb14:	da17      	bge.n	801cb46 <floor+0x4e>
 801cb16:	a332      	add	r3, pc, #200	@ (adr r3, 801cbe0 <floor+0xe8>)
 801cb18:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb1c:	f7e3 fb8e 	bl	800023c <__adddf3>
 801cb20:	2200      	movs	r2, #0
 801cb22:	2300      	movs	r3, #0
 801cb24:	f7e3 ffd0 	bl	8000ac8 <__aeabi_dcmpgt>
 801cb28:	b150      	cbz	r0, 801cb40 <floor+0x48>
 801cb2a:	2c00      	cmp	r4, #0
 801cb2c:	da55      	bge.n	801cbda <floor+0xe2>
 801cb2e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801cb32:	432c      	orrs	r4, r5
 801cb34:	2500      	movs	r5, #0
 801cb36:	42ac      	cmp	r4, r5
 801cb38:	4c2b      	ldr	r4, [pc, #172]	@ (801cbe8 <floor+0xf0>)
 801cb3a:	bf08      	it	eq
 801cb3c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801cb40:	4621      	mov	r1, r4
 801cb42:	4628      	mov	r0, r5
 801cb44:	e023      	b.n	801cb8e <floor+0x96>
 801cb46:	4f29      	ldr	r7, [pc, #164]	@ (801cbec <floor+0xf4>)
 801cb48:	4137      	asrs	r7, r6
 801cb4a:	ea01 0307 	and.w	r3, r1, r7
 801cb4e:	4303      	orrs	r3, r0
 801cb50:	d01d      	beq.n	801cb8e <floor+0x96>
 801cb52:	a323      	add	r3, pc, #140	@ (adr r3, 801cbe0 <floor+0xe8>)
 801cb54:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb58:	f7e3 fb70 	bl	800023c <__adddf3>
 801cb5c:	2200      	movs	r2, #0
 801cb5e:	2300      	movs	r3, #0
 801cb60:	f7e3 ffb2 	bl	8000ac8 <__aeabi_dcmpgt>
 801cb64:	2800      	cmp	r0, #0
 801cb66:	d0eb      	beq.n	801cb40 <floor+0x48>
 801cb68:	2c00      	cmp	r4, #0
 801cb6a:	bfbe      	ittt	lt
 801cb6c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801cb70:	4133      	asrlt	r3, r6
 801cb72:	18e4      	addlt	r4, r4, r3
 801cb74:	ea24 0407 	bic.w	r4, r4, r7
 801cb78:	2500      	movs	r5, #0
 801cb7a:	e7e1      	b.n	801cb40 <floor+0x48>
 801cb7c:	2e33      	cmp	r6, #51	@ 0x33
 801cb7e:	dd0a      	ble.n	801cb96 <floor+0x9e>
 801cb80:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801cb84:	d103      	bne.n	801cb8e <floor+0x96>
 801cb86:	4602      	mov	r2, r0
 801cb88:	460b      	mov	r3, r1
 801cb8a:	f7e3 fb57 	bl	800023c <__adddf3>
 801cb8e:	ec41 0b10 	vmov	d0, r0, r1
 801cb92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cb96:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801cb9a:	f04f 37ff 	mov.w	r7, #4294967295
 801cb9e:	40df      	lsrs	r7, r3
 801cba0:	4207      	tst	r7, r0
 801cba2:	d0f4      	beq.n	801cb8e <floor+0x96>
 801cba4:	a30e      	add	r3, pc, #56	@ (adr r3, 801cbe0 <floor+0xe8>)
 801cba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cbaa:	f7e3 fb47 	bl	800023c <__adddf3>
 801cbae:	2200      	movs	r2, #0
 801cbb0:	2300      	movs	r3, #0
 801cbb2:	f7e3 ff89 	bl	8000ac8 <__aeabi_dcmpgt>
 801cbb6:	2800      	cmp	r0, #0
 801cbb8:	d0c2      	beq.n	801cb40 <floor+0x48>
 801cbba:	2c00      	cmp	r4, #0
 801cbbc:	da0a      	bge.n	801cbd4 <floor+0xdc>
 801cbbe:	2e14      	cmp	r6, #20
 801cbc0:	d101      	bne.n	801cbc6 <floor+0xce>
 801cbc2:	3401      	adds	r4, #1
 801cbc4:	e006      	b.n	801cbd4 <floor+0xdc>
 801cbc6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801cbca:	2301      	movs	r3, #1
 801cbcc:	40b3      	lsls	r3, r6
 801cbce:	441d      	add	r5, r3
 801cbd0:	4545      	cmp	r5, r8
 801cbd2:	d3f6      	bcc.n	801cbc2 <floor+0xca>
 801cbd4:	ea25 0507 	bic.w	r5, r5, r7
 801cbd8:	e7b2      	b.n	801cb40 <floor+0x48>
 801cbda:	2500      	movs	r5, #0
 801cbdc:	462c      	mov	r4, r5
 801cbde:	e7af      	b.n	801cb40 <floor+0x48>
 801cbe0:	8800759c 	.word	0x8800759c
 801cbe4:	7e37e43c 	.word	0x7e37e43c
 801cbe8:	bff00000 	.word	0xbff00000
 801cbec:	000fffff 	.word	0x000fffff

0801cbf0 <__kernel_cos>:
 801cbf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cbf4:	ec57 6b10 	vmov	r6, r7, d0
 801cbf8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801cbfc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801cc00:	ed8d 1b00 	vstr	d1, [sp]
 801cc04:	d206      	bcs.n	801cc14 <__kernel_cos+0x24>
 801cc06:	4630      	mov	r0, r6
 801cc08:	4639      	mov	r1, r7
 801cc0a:	f7e3 ff7d 	bl	8000b08 <__aeabi_d2iz>
 801cc0e:	2800      	cmp	r0, #0
 801cc10:	f000 8088 	beq.w	801cd24 <__kernel_cos+0x134>
 801cc14:	4632      	mov	r2, r6
 801cc16:	463b      	mov	r3, r7
 801cc18:	4630      	mov	r0, r6
 801cc1a:	4639      	mov	r1, r7
 801cc1c:	f7e3 fcc4 	bl	80005a8 <__aeabi_dmul>
 801cc20:	4b51      	ldr	r3, [pc, #324]	@ (801cd68 <__kernel_cos+0x178>)
 801cc22:	2200      	movs	r2, #0
 801cc24:	4604      	mov	r4, r0
 801cc26:	460d      	mov	r5, r1
 801cc28:	f7e3 fcbe 	bl	80005a8 <__aeabi_dmul>
 801cc2c:	a340      	add	r3, pc, #256	@ (adr r3, 801cd30 <__kernel_cos+0x140>)
 801cc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc32:	4682      	mov	sl, r0
 801cc34:	468b      	mov	fp, r1
 801cc36:	4620      	mov	r0, r4
 801cc38:	4629      	mov	r1, r5
 801cc3a:	f7e3 fcb5 	bl	80005a8 <__aeabi_dmul>
 801cc3e:	a33e      	add	r3, pc, #248	@ (adr r3, 801cd38 <__kernel_cos+0x148>)
 801cc40:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc44:	f7e3 fafa 	bl	800023c <__adddf3>
 801cc48:	4622      	mov	r2, r4
 801cc4a:	462b      	mov	r3, r5
 801cc4c:	f7e3 fcac 	bl	80005a8 <__aeabi_dmul>
 801cc50:	a33b      	add	r3, pc, #236	@ (adr r3, 801cd40 <__kernel_cos+0x150>)
 801cc52:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc56:	f7e3 faef 	bl	8000238 <__aeabi_dsub>
 801cc5a:	4622      	mov	r2, r4
 801cc5c:	462b      	mov	r3, r5
 801cc5e:	f7e3 fca3 	bl	80005a8 <__aeabi_dmul>
 801cc62:	a339      	add	r3, pc, #228	@ (adr r3, 801cd48 <__kernel_cos+0x158>)
 801cc64:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc68:	f7e3 fae8 	bl	800023c <__adddf3>
 801cc6c:	4622      	mov	r2, r4
 801cc6e:	462b      	mov	r3, r5
 801cc70:	f7e3 fc9a 	bl	80005a8 <__aeabi_dmul>
 801cc74:	a336      	add	r3, pc, #216	@ (adr r3, 801cd50 <__kernel_cos+0x160>)
 801cc76:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc7a:	f7e3 fadd 	bl	8000238 <__aeabi_dsub>
 801cc7e:	4622      	mov	r2, r4
 801cc80:	462b      	mov	r3, r5
 801cc82:	f7e3 fc91 	bl	80005a8 <__aeabi_dmul>
 801cc86:	a334      	add	r3, pc, #208	@ (adr r3, 801cd58 <__kernel_cos+0x168>)
 801cc88:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc8c:	f7e3 fad6 	bl	800023c <__adddf3>
 801cc90:	4622      	mov	r2, r4
 801cc92:	462b      	mov	r3, r5
 801cc94:	f7e3 fc88 	bl	80005a8 <__aeabi_dmul>
 801cc98:	4622      	mov	r2, r4
 801cc9a:	462b      	mov	r3, r5
 801cc9c:	f7e3 fc84 	bl	80005a8 <__aeabi_dmul>
 801cca0:	e9dd 2300 	ldrd	r2, r3, [sp]
 801cca4:	4604      	mov	r4, r0
 801cca6:	460d      	mov	r5, r1
 801cca8:	4630      	mov	r0, r6
 801ccaa:	4639      	mov	r1, r7
 801ccac:	f7e3 fc7c 	bl	80005a8 <__aeabi_dmul>
 801ccb0:	460b      	mov	r3, r1
 801ccb2:	4602      	mov	r2, r0
 801ccb4:	4629      	mov	r1, r5
 801ccb6:	4620      	mov	r0, r4
 801ccb8:	f7e3 fabe 	bl	8000238 <__aeabi_dsub>
 801ccbc:	4b2b      	ldr	r3, [pc, #172]	@ (801cd6c <__kernel_cos+0x17c>)
 801ccbe:	4598      	cmp	r8, r3
 801ccc0:	4606      	mov	r6, r0
 801ccc2:	460f      	mov	r7, r1
 801ccc4:	d810      	bhi.n	801cce8 <__kernel_cos+0xf8>
 801ccc6:	4602      	mov	r2, r0
 801ccc8:	460b      	mov	r3, r1
 801ccca:	4650      	mov	r0, sl
 801cccc:	4659      	mov	r1, fp
 801ccce:	f7e3 fab3 	bl	8000238 <__aeabi_dsub>
 801ccd2:	460b      	mov	r3, r1
 801ccd4:	4926      	ldr	r1, [pc, #152]	@ (801cd70 <__kernel_cos+0x180>)
 801ccd6:	4602      	mov	r2, r0
 801ccd8:	2000      	movs	r0, #0
 801ccda:	f7e3 faad 	bl	8000238 <__aeabi_dsub>
 801ccde:	ec41 0b10 	vmov	d0, r0, r1
 801cce2:	b003      	add	sp, #12
 801cce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cce8:	4b22      	ldr	r3, [pc, #136]	@ (801cd74 <__kernel_cos+0x184>)
 801ccea:	4921      	ldr	r1, [pc, #132]	@ (801cd70 <__kernel_cos+0x180>)
 801ccec:	4598      	cmp	r8, r3
 801ccee:	bf8c      	ite	hi
 801ccf0:	4d21      	ldrhi	r5, [pc, #132]	@ (801cd78 <__kernel_cos+0x188>)
 801ccf2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801ccf6:	2400      	movs	r4, #0
 801ccf8:	4622      	mov	r2, r4
 801ccfa:	462b      	mov	r3, r5
 801ccfc:	2000      	movs	r0, #0
 801ccfe:	f7e3 fa9b 	bl	8000238 <__aeabi_dsub>
 801cd02:	4622      	mov	r2, r4
 801cd04:	4680      	mov	r8, r0
 801cd06:	4689      	mov	r9, r1
 801cd08:	462b      	mov	r3, r5
 801cd0a:	4650      	mov	r0, sl
 801cd0c:	4659      	mov	r1, fp
 801cd0e:	f7e3 fa93 	bl	8000238 <__aeabi_dsub>
 801cd12:	4632      	mov	r2, r6
 801cd14:	463b      	mov	r3, r7
 801cd16:	f7e3 fa8f 	bl	8000238 <__aeabi_dsub>
 801cd1a:	4602      	mov	r2, r0
 801cd1c:	460b      	mov	r3, r1
 801cd1e:	4640      	mov	r0, r8
 801cd20:	4649      	mov	r1, r9
 801cd22:	e7da      	b.n	801ccda <__kernel_cos+0xea>
 801cd24:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801cd60 <__kernel_cos+0x170>
 801cd28:	e7db      	b.n	801cce2 <__kernel_cos+0xf2>
 801cd2a:	bf00      	nop
 801cd2c:	f3af 8000 	nop.w
 801cd30:	be8838d4 	.word	0xbe8838d4
 801cd34:	bda8fae9 	.word	0xbda8fae9
 801cd38:	bdb4b1c4 	.word	0xbdb4b1c4
 801cd3c:	3e21ee9e 	.word	0x3e21ee9e
 801cd40:	809c52ad 	.word	0x809c52ad
 801cd44:	3e927e4f 	.word	0x3e927e4f
 801cd48:	19cb1590 	.word	0x19cb1590
 801cd4c:	3efa01a0 	.word	0x3efa01a0
 801cd50:	16c15177 	.word	0x16c15177
 801cd54:	3f56c16c 	.word	0x3f56c16c
 801cd58:	5555554c 	.word	0x5555554c
 801cd5c:	3fa55555 	.word	0x3fa55555
 801cd60:	00000000 	.word	0x00000000
 801cd64:	3ff00000 	.word	0x3ff00000
 801cd68:	3fe00000 	.word	0x3fe00000
 801cd6c:	3fd33332 	.word	0x3fd33332
 801cd70:	3ff00000 	.word	0x3ff00000
 801cd74:	3fe90000 	.word	0x3fe90000
 801cd78:	3fd20000 	.word	0x3fd20000
 801cd7c:	00000000 	.word	0x00000000

0801cd80 <__kernel_sin>:
 801cd80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cd84:	ec55 4b10 	vmov	r4, r5, d0
 801cd88:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801cd8c:	b085      	sub	sp, #20
 801cd8e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801cd92:	ed8d 1b02 	vstr	d1, [sp, #8]
 801cd96:	4680      	mov	r8, r0
 801cd98:	d205      	bcs.n	801cda6 <__kernel_sin+0x26>
 801cd9a:	4620      	mov	r0, r4
 801cd9c:	4629      	mov	r1, r5
 801cd9e:	f7e3 feb3 	bl	8000b08 <__aeabi_d2iz>
 801cda2:	2800      	cmp	r0, #0
 801cda4:	d052      	beq.n	801ce4c <__kernel_sin+0xcc>
 801cda6:	4622      	mov	r2, r4
 801cda8:	462b      	mov	r3, r5
 801cdaa:	4620      	mov	r0, r4
 801cdac:	4629      	mov	r1, r5
 801cdae:	f7e3 fbfb 	bl	80005a8 <__aeabi_dmul>
 801cdb2:	4682      	mov	sl, r0
 801cdb4:	468b      	mov	fp, r1
 801cdb6:	4602      	mov	r2, r0
 801cdb8:	460b      	mov	r3, r1
 801cdba:	4620      	mov	r0, r4
 801cdbc:	4629      	mov	r1, r5
 801cdbe:	f7e3 fbf3 	bl	80005a8 <__aeabi_dmul>
 801cdc2:	a342      	add	r3, pc, #264	@ (adr r3, 801cecc <__kernel_sin+0x14c>)
 801cdc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cdc8:	e9cd 0100 	strd	r0, r1, [sp]
 801cdcc:	4650      	mov	r0, sl
 801cdce:	4659      	mov	r1, fp
 801cdd0:	f7e3 fbea 	bl	80005a8 <__aeabi_dmul>
 801cdd4:	a33f      	add	r3, pc, #252	@ (adr r3, 801ced4 <__kernel_sin+0x154>)
 801cdd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cdda:	f7e3 fa2d 	bl	8000238 <__aeabi_dsub>
 801cdde:	4652      	mov	r2, sl
 801cde0:	465b      	mov	r3, fp
 801cde2:	f7e3 fbe1 	bl	80005a8 <__aeabi_dmul>
 801cde6:	a33d      	add	r3, pc, #244	@ (adr r3, 801cedc <__kernel_sin+0x15c>)
 801cde8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cdec:	f7e3 fa26 	bl	800023c <__adddf3>
 801cdf0:	4652      	mov	r2, sl
 801cdf2:	465b      	mov	r3, fp
 801cdf4:	f7e3 fbd8 	bl	80005a8 <__aeabi_dmul>
 801cdf8:	a33a      	add	r3, pc, #232	@ (adr r3, 801cee4 <__kernel_sin+0x164>)
 801cdfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cdfe:	f7e3 fa1b 	bl	8000238 <__aeabi_dsub>
 801ce02:	4652      	mov	r2, sl
 801ce04:	465b      	mov	r3, fp
 801ce06:	f7e3 fbcf 	bl	80005a8 <__aeabi_dmul>
 801ce0a:	a338      	add	r3, pc, #224	@ (adr r3, 801ceec <__kernel_sin+0x16c>)
 801ce0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce10:	f7e3 fa14 	bl	800023c <__adddf3>
 801ce14:	4606      	mov	r6, r0
 801ce16:	460f      	mov	r7, r1
 801ce18:	f1b8 0f00 	cmp.w	r8, #0
 801ce1c:	d11b      	bne.n	801ce56 <__kernel_sin+0xd6>
 801ce1e:	4602      	mov	r2, r0
 801ce20:	460b      	mov	r3, r1
 801ce22:	4650      	mov	r0, sl
 801ce24:	4659      	mov	r1, fp
 801ce26:	f7e3 fbbf 	bl	80005a8 <__aeabi_dmul>
 801ce2a:	a325      	add	r3, pc, #148	@ (adr r3, 801cec0 <__kernel_sin+0x140>)
 801ce2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce30:	f7e3 fa02 	bl	8000238 <__aeabi_dsub>
 801ce34:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ce38:	f7e3 fbb6 	bl	80005a8 <__aeabi_dmul>
 801ce3c:	4602      	mov	r2, r0
 801ce3e:	460b      	mov	r3, r1
 801ce40:	4620      	mov	r0, r4
 801ce42:	4629      	mov	r1, r5
 801ce44:	f7e3 f9fa 	bl	800023c <__adddf3>
 801ce48:	4604      	mov	r4, r0
 801ce4a:	460d      	mov	r5, r1
 801ce4c:	ec45 4b10 	vmov	d0, r4, r5
 801ce50:	b005      	add	sp, #20
 801ce52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ce56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ce5a:	4b1b      	ldr	r3, [pc, #108]	@ (801cec8 <__kernel_sin+0x148>)
 801ce5c:	2200      	movs	r2, #0
 801ce5e:	f7e3 fba3 	bl	80005a8 <__aeabi_dmul>
 801ce62:	4632      	mov	r2, r6
 801ce64:	4680      	mov	r8, r0
 801ce66:	4689      	mov	r9, r1
 801ce68:	463b      	mov	r3, r7
 801ce6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ce6e:	f7e3 fb9b 	bl	80005a8 <__aeabi_dmul>
 801ce72:	4602      	mov	r2, r0
 801ce74:	460b      	mov	r3, r1
 801ce76:	4640      	mov	r0, r8
 801ce78:	4649      	mov	r1, r9
 801ce7a:	f7e3 f9dd 	bl	8000238 <__aeabi_dsub>
 801ce7e:	4652      	mov	r2, sl
 801ce80:	465b      	mov	r3, fp
 801ce82:	f7e3 fb91 	bl	80005a8 <__aeabi_dmul>
 801ce86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801ce8a:	f7e3 f9d5 	bl	8000238 <__aeabi_dsub>
 801ce8e:	a30c      	add	r3, pc, #48	@ (adr r3, 801cec0 <__kernel_sin+0x140>)
 801ce90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce94:	4606      	mov	r6, r0
 801ce96:	460f      	mov	r7, r1
 801ce98:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ce9c:	f7e3 fb84 	bl	80005a8 <__aeabi_dmul>
 801cea0:	4602      	mov	r2, r0
 801cea2:	460b      	mov	r3, r1
 801cea4:	4630      	mov	r0, r6
 801cea6:	4639      	mov	r1, r7
 801cea8:	f7e3 f9c8 	bl	800023c <__adddf3>
 801ceac:	4602      	mov	r2, r0
 801ceae:	460b      	mov	r3, r1
 801ceb0:	4620      	mov	r0, r4
 801ceb2:	4629      	mov	r1, r5
 801ceb4:	f7e3 f9c0 	bl	8000238 <__aeabi_dsub>
 801ceb8:	e7c6      	b.n	801ce48 <__kernel_sin+0xc8>
 801ceba:	bf00      	nop
 801cebc:	f3af 8000 	nop.w
 801cec0:	55555549 	.word	0x55555549
 801cec4:	3fc55555 	.word	0x3fc55555
 801cec8:	3fe00000 	.word	0x3fe00000
 801cecc:	5acfd57c 	.word	0x5acfd57c
 801ced0:	3de5d93a 	.word	0x3de5d93a
 801ced4:	8a2b9ceb 	.word	0x8a2b9ceb
 801ced8:	3e5ae5e6 	.word	0x3e5ae5e6
 801cedc:	57b1fe7d 	.word	0x57b1fe7d
 801cee0:	3ec71de3 	.word	0x3ec71de3
 801cee4:	19c161d5 	.word	0x19c161d5
 801cee8:	3f2a01a0 	.word	0x3f2a01a0
 801ceec:	1110f8a6 	.word	0x1110f8a6
 801cef0:	3f811111 	.word	0x3f811111
 801cef4:	00000000 	.word	0x00000000

0801cef8 <__ieee754_rem_pio2>:
 801cef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cefc:	ec57 6b10 	vmov	r6, r7, d0
 801cf00:	4bc5      	ldr	r3, [pc, #788]	@ (801d218 <__ieee754_rem_pio2+0x320>)
 801cf02:	b08d      	sub	sp, #52	@ 0x34
 801cf04:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801cf08:	4598      	cmp	r8, r3
 801cf0a:	4604      	mov	r4, r0
 801cf0c:	9704      	str	r7, [sp, #16]
 801cf0e:	d807      	bhi.n	801cf20 <__ieee754_rem_pio2+0x28>
 801cf10:	2200      	movs	r2, #0
 801cf12:	2300      	movs	r3, #0
 801cf14:	ed80 0b00 	vstr	d0, [r0]
 801cf18:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801cf1c:	2500      	movs	r5, #0
 801cf1e:	e028      	b.n	801cf72 <__ieee754_rem_pio2+0x7a>
 801cf20:	4bbe      	ldr	r3, [pc, #760]	@ (801d21c <__ieee754_rem_pio2+0x324>)
 801cf22:	4598      	cmp	r8, r3
 801cf24:	d878      	bhi.n	801d018 <__ieee754_rem_pio2+0x120>
 801cf26:	9b04      	ldr	r3, [sp, #16]
 801cf28:	4dbd      	ldr	r5, [pc, #756]	@ (801d220 <__ieee754_rem_pio2+0x328>)
 801cf2a:	2b00      	cmp	r3, #0
 801cf2c:	4630      	mov	r0, r6
 801cf2e:	a3ac      	add	r3, pc, #688	@ (adr r3, 801d1e0 <__ieee754_rem_pio2+0x2e8>)
 801cf30:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf34:	4639      	mov	r1, r7
 801cf36:	dd38      	ble.n	801cfaa <__ieee754_rem_pio2+0xb2>
 801cf38:	f7e3 f97e 	bl	8000238 <__aeabi_dsub>
 801cf3c:	45a8      	cmp	r8, r5
 801cf3e:	4606      	mov	r6, r0
 801cf40:	460f      	mov	r7, r1
 801cf42:	d01a      	beq.n	801cf7a <__ieee754_rem_pio2+0x82>
 801cf44:	a3a8      	add	r3, pc, #672	@ (adr r3, 801d1e8 <__ieee754_rem_pio2+0x2f0>)
 801cf46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf4a:	f7e3 f975 	bl	8000238 <__aeabi_dsub>
 801cf4e:	4602      	mov	r2, r0
 801cf50:	460b      	mov	r3, r1
 801cf52:	4680      	mov	r8, r0
 801cf54:	4689      	mov	r9, r1
 801cf56:	4630      	mov	r0, r6
 801cf58:	4639      	mov	r1, r7
 801cf5a:	f7e3 f96d 	bl	8000238 <__aeabi_dsub>
 801cf5e:	a3a2      	add	r3, pc, #648	@ (adr r3, 801d1e8 <__ieee754_rem_pio2+0x2f0>)
 801cf60:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf64:	f7e3 f968 	bl	8000238 <__aeabi_dsub>
 801cf68:	e9c4 8900 	strd	r8, r9, [r4]
 801cf6c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801cf70:	2501      	movs	r5, #1
 801cf72:	4628      	mov	r0, r5
 801cf74:	b00d      	add	sp, #52	@ 0x34
 801cf76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cf7a:	a39d      	add	r3, pc, #628	@ (adr r3, 801d1f0 <__ieee754_rem_pio2+0x2f8>)
 801cf7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf80:	f7e3 f95a 	bl	8000238 <__aeabi_dsub>
 801cf84:	a39c      	add	r3, pc, #624	@ (adr r3, 801d1f8 <__ieee754_rem_pio2+0x300>)
 801cf86:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf8a:	4606      	mov	r6, r0
 801cf8c:	460f      	mov	r7, r1
 801cf8e:	f7e3 f953 	bl	8000238 <__aeabi_dsub>
 801cf92:	4602      	mov	r2, r0
 801cf94:	460b      	mov	r3, r1
 801cf96:	4680      	mov	r8, r0
 801cf98:	4689      	mov	r9, r1
 801cf9a:	4630      	mov	r0, r6
 801cf9c:	4639      	mov	r1, r7
 801cf9e:	f7e3 f94b 	bl	8000238 <__aeabi_dsub>
 801cfa2:	a395      	add	r3, pc, #596	@ (adr r3, 801d1f8 <__ieee754_rem_pio2+0x300>)
 801cfa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cfa8:	e7dc      	b.n	801cf64 <__ieee754_rem_pio2+0x6c>
 801cfaa:	f7e3 f947 	bl	800023c <__adddf3>
 801cfae:	45a8      	cmp	r8, r5
 801cfb0:	4606      	mov	r6, r0
 801cfb2:	460f      	mov	r7, r1
 801cfb4:	d018      	beq.n	801cfe8 <__ieee754_rem_pio2+0xf0>
 801cfb6:	a38c      	add	r3, pc, #560	@ (adr r3, 801d1e8 <__ieee754_rem_pio2+0x2f0>)
 801cfb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cfbc:	f7e3 f93e 	bl	800023c <__adddf3>
 801cfc0:	4602      	mov	r2, r0
 801cfc2:	460b      	mov	r3, r1
 801cfc4:	4680      	mov	r8, r0
 801cfc6:	4689      	mov	r9, r1
 801cfc8:	4630      	mov	r0, r6
 801cfca:	4639      	mov	r1, r7
 801cfcc:	f7e3 f934 	bl	8000238 <__aeabi_dsub>
 801cfd0:	a385      	add	r3, pc, #532	@ (adr r3, 801d1e8 <__ieee754_rem_pio2+0x2f0>)
 801cfd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cfd6:	f7e3 f931 	bl	800023c <__adddf3>
 801cfda:	f04f 35ff 	mov.w	r5, #4294967295
 801cfde:	e9c4 8900 	strd	r8, r9, [r4]
 801cfe2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801cfe6:	e7c4      	b.n	801cf72 <__ieee754_rem_pio2+0x7a>
 801cfe8:	a381      	add	r3, pc, #516	@ (adr r3, 801d1f0 <__ieee754_rem_pio2+0x2f8>)
 801cfea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cfee:	f7e3 f925 	bl	800023c <__adddf3>
 801cff2:	a381      	add	r3, pc, #516	@ (adr r3, 801d1f8 <__ieee754_rem_pio2+0x300>)
 801cff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cff8:	4606      	mov	r6, r0
 801cffa:	460f      	mov	r7, r1
 801cffc:	f7e3 f91e 	bl	800023c <__adddf3>
 801d000:	4602      	mov	r2, r0
 801d002:	460b      	mov	r3, r1
 801d004:	4680      	mov	r8, r0
 801d006:	4689      	mov	r9, r1
 801d008:	4630      	mov	r0, r6
 801d00a:	4639      	mov	r1, r7
 801d00c:	f7e3 f914 	bl	8000238 <__aeabi_dsub>
 801d010:	a379      	add	r3, pc, #484	@ (adr r3, 801d1f8 <__ieee754_rem_pio2+0x300>)
 801d012:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d016:	e7de      	b.n	801cfd6 <__ieee754_rem_pio2+0xde>
 801d018:	4b82      	ldr	r3, [pc, #520]	@ (801d224 <__ieee754_rem_pio2+0x32c>)
 801d01a:	4598      	cmp	r8, r3
 801d01c:	f200 80d1 	bhi.w	801d1c2 <__ieee754_rem_pio2+0x2ca>
 801d020:	f000 f99a 	bl	801d358 <fabs>
 801d024:	ec57 6b10 	vmov	r6, r7, d0
 801d028:	a375      	add	r3, pc, #468	@ (adr r3, 801d200 <__ieee754_rem_pio2+0x308>)
 801d02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d02e:	4630      	mov	r0, r6
 801d030:	4639      	mov	r1, r7
 801d032:	f7e3 fab9 	bl	80005a8 <__aeabi_dmul>
 801d036:	4b7c      	ldr	r3, [pc, #496]	@ (801d228 <__ieee754_rem_pio2+0x330>)
 801d038:	2200      	movs	r2, #0
 801d03a:	f7e3 f8ff 	bl	800023c <__adddf3>
 801d03e:	f7e3 fd63 	bl	8000b08 <__aeabi_d2iz>
 801d042:	4605      	mov	r5, r0
 801d044:	f7e3 fa46 	bl	80004d4 <__aeabi_i2d>
 801d048:	4602      	mov	r2, r0
 801d04a:	460b      	mov	r3, r1
 801d04c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801d050:	a363      	add	r3, pc, #396	@ (adr r3, 801d1e0 <__ieee754_rem_pio2+0x2e8>)
 801d052:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d056:	f7e3 faa7 	bl	80005a8 <__aeabi_dmul>
 801d05a:	4602      	mov	r2, r0
 801d05c:	460b      	mov	r3, r1
 801d05e:	4630      	mov	r0, r6
 801d060:	4639      	mov	r1, r7
 801d062:	f7e3 f8e9 	bl	8000238 <__aeabi_dsub>
 801d066:	a360      	add	r3, pc, #384	@ (adr r3, 801d1e8 <__ieee754_rem_pio2+0x2f0>)
 801d068:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d06c:	4682      	mov	sl, r0
 801d06e:	468b      	mov	fp, r1
 801d070:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d074:	f7e3 fa98 	bl	80005a8 <__aeabi_dmul>
 801d078:	2d1f      	cmp	r5, #31
 801d07a:	4606      	mov	r6, r0
 801d07c:	460f      	mov	r7, r1
 801d07e:	dc0c      	bgt.n	801d09a <__ieee754_rem_pio2+0x1a2>
 801d080:	4b6a      	ldr	r3, [pc, #424]	@ (801d22c <__ieee754_rem_pio2+0x334>)
 801d082:	1e6a      	subs	r2, r5, #1
 801d084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d088:	4543      	cmp	r3, r8
 801d08a:	d006      	beq.n	801d09a <__ieee754_rem_pio2+0x1a2>
 801d08c:	4632      	mov	r2, r6
 801d08e:	463b      	mov	r3, r7
 801d090:	4650      	mov	r0, sl
 801d092:	4659      	mov	r1, fp
 801d094:	f7e3 f8d0 	bl	8000238 <__aeabi_dsub>
 801d098:	e00e      	b.n	801d0b8 <__ieee754_rem_pio2+0x1c0>
 801d09a:	463b      	mov	r3, r7
 801d09c:	4632      	mov	r2, r6
 801d09e:	4650      	mov	r0, sl
 801d0a0:	4659      	mov	r1, fp
 801d0a2:	f7e3 f8c9 	bl	8000238 <__aeabi_dsub>
 801d0a6:	ea4f 5328 	mov.w	r3, r8, asr #20
 801d0aa:	9305      	str	r3, [sp, #20]
 801d0ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801d0b0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801d0b4:	2b10      	cmp	r3, #16
 801d0b6:	dc02      	bgt.n	801d0be <__ieee754_rem_pio2+0x1c6>
 801d0b8:	e9c4 0100 	strd	r0, r1, [r4]
 801d0bc:	e039      	b.n	801d132 <__ieee754_rem_pio2+0x23a>
 801d0be:	a34c      	add	r3, pc, #304	@ (adr r3, 801d1f0 <__ieee754_rem_pio2+0x2f8>)
 801d0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d0c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d0c8:	f7e3 fa6e 	bl	80005a8 <__aeabi_dmul>
 801d0cc:	4606      	mov	r6, r0
 801d0ce:	460f      	mov	r7, r1
 801d0d0:	4602      	mov	r2, r0
 801d0d2:	460b      	mov	r3, r1
 801d0d4:	4650      	mov	r0, sl
 801d0d6:	4659      	mov	r1, fp
 801d0d8:	f7e3 f8ae 	bl	8000238 <__aeabi_dsub>
 801d0dc:	4602      	mov	r2, r0
 801d0de:	460b      	mov	r3, r1
 801d0e0:	4680      	mov	r8, r0
 801d0e2:	4689      	mov	r9, r1
 801d0e4:	4650      	mov	r0, sl
 801d0e6:	4659      	mov	r1, fp
 801d0e8:	f7e3 f8a6 	bl	8000238 <__aeabi_dsub>
 801d0ec:	4632      	mov	r2, r6
 801d0ee:	463b      	mov	r3, r7
 801d0f0:	f7e3 f8a2 	bl	8000238 <__aeabi_dsub>
 801d0f4:	a340      	add	r3, pc, #256	@ (adr r3, 801d1f8 <__ieee754_rem_pio2+0x300>)
 801d0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d0fa:	4606      	mov	r6, r0
 801d0fc:	460f      	mov	r7, r1
 801d0fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d102:	f7e3 fa51 	bl	80005a8 <__aeabi_dmul>
 801d106:	4632      	mov	r2, r6
 801d108:	463b      	mov	r3, r7
 801d10a:	f7e3 f895 	bl	8000238 <__aeabi_dsub>
 801d10e:	4602      	mov	r2, r0
 801d110:	460b      	mov	r3, r1
 801d112:	4606      	mov	r6, r0
 801d114:	460f      	mov	r7, r1
 801d116:	4640      	mov	r0, r8
 801d118:	4649      	mov	r1, r9
 801d11a:	f7e3 f88d 	bl	8000238 <__aeabi_dsub>
 801d11e:	9a05      	ldr	r2, [sp, #20]
 801d120:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801d124:	1ad3      	subs	r3, r2, r3
 801d126:	2b31      	cmp	r3, #49	@ 0x31
 801d128:	dc20      	bgt.n	801d16c <__ieee754_rem_pio2+0x274>
 801d12a:	e9c4 0100 	strd	r0, r1, [r4]
 801d12e:	46c2      	mov	sl, r8
 801d130:	46cb      	mov	fp, r9
 801d132:	e9d4 8900 	ldrd	r8, r9, [r4]
 801d136:	4650      	mov	r0, sl
 801d138:	4642      	mov	r2, r8
 801d13a:	464b      	mov	r3, r9
 801d13c:	4659      	mov	r1, fp
 801d13e:	f7e3 f87b 	bl	8000238 <__aeabi_dsub>
 801d142:	463b      	mov	r3, r7
 801d144:	4632      	mov	r2, r6
 801d146:	f7e3 f877 	bl	8000238 <__aeabi_dsub>
 801d14a:	9b04      	ldr	r3, [sp, #16]
 801d14c:	2b00      	cmp	r3, #0
 801d14e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801d152:	f6bf af0e 	bge.w	801cf72 <__ieee754_rem_pio2+0x7a>
 801d156:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801d15a:	6063      	str	r3, [r4, #4]
 801d15c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d160:	f8c4 8000 	str.w	r8, [r4]
 801d164:	60a0      	str	r0, [r4, #8]
 801d166:	60e3      	str	r3, [r4, #12]
 801d168:	426d      	negs	r5, r5
 801d16a:	e702      	b.n	801cf72 <__ieee754_rem_pio2+0x7a>
 801d16c:	a326      	add	r3, pc, #152	@ (adr r3, 801d208 <__ieee754_rem_pio2+0x310>)
 801d16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d172:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d176:	f7e3 fa17 	bl	80005a8 <__aeabi_dmul>
 801d17a:	4606      	mov	r6, r0
 801d17c:	460f      	mov	r7, r1
 801d17e:	4602      	mov	r2, r0
 801d180:	460b      	mov	r3, r1
 801d182:	4640      	mov	r0, r8
 801d184:	4649      	mov	r1, r9
 801d186:	f7e3 f857 	bl	8000238 <__aeabi_dsub>
 801d18a:	4602      	mov	r2, r0
 801d18c:	460b      	mov	r3, r1
 801d18e:	4682      	mov	sl, r0
 801d190:	468b      	mov	fp, r1
 801d192:	4640      	mov	r0, r8
 801d194:	4649      	mov	r1, r9
 801d196:	f7e3 f84f 	bl	8000238 <__aeabi_dsub>
 801d19a:	4632      	mov	r2, r6
 801d19c:	463b      	mov	r3, r7
 801d19e:	f7e3 f84b 	bl	8000238 <__aeabi_dsub>
 801d1a2:	a31b      	add	r3, pc, #108	@ (adr r3, 801d210 <__ieee754_rem_pio2+0x318>)
 801d1a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d1a8:	4606      	mov	r6, r0
 801d1aa:	460f      	mov	r7, r1
 801d1ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d1b0:	f7e3 f9fa 	bl	80005a8 <__aeabi_dmul>
 801d1b4:	4632      	mov	r2, r6
 801d1b6:	463b      	mov	r3, r7
 801d1b8:	f7e3 f83e 	bl	8000238 <__aeabi_dsub>
 801d1bc:	4606      	mov	r6, r0
 801d1be:	460f      	mov	r7, r1
 801d1c0:	e764      	b.n	801d08c <__ieee754_rem_pio2+0x194>
 801d1c2:	4b1b      	ldr	r3, [pc, #108]	@ (801d230 <__ieee754_rem_pio2+0x338>)
 801d1c4:	4598      	cmp	r8, r3
 801d1c6:	d935      	bls.n	801d234 <__ieee754_rem_pio2+0x33c>
 801d1c8:	4632      	mov	r2, r6
 801d1ca:	463b      	mov	r3, r7
 801d1cc:	4630      	mov	r0, r6
 801d1ce:	4639      	mov	r1, r7
 801d1d0:	f7e3 f832 	bl	8000238 <__aeabi_dsub>
 801d1d4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801d1d8:	e9c4 0100 	strd	r0, r1, [r4]
 801d1dc:	e69e      	b.n	801cf1c <__ieee754_rem_pio2+0x24>
 801d1de:	bf00      	nop
 801d1e0:	54400000 	.word	0x54400000
 801d1e4:	3ff921fb 	.word	0x3ff921fb
 801d1e8:	1a626331 	.word	0x1a626331
 801d1ec:	3dd0b461 	.word	0x3dd0b461
 801d1f0:	1a600000 	.word	0x1a600000
 801d1f4:	3dd0b461 	.word	0x3dd0b461
 801d1f8:	2e037073 	.word	0x2e037073
 801d1fc:	3ba3198a 	.word	0x3ba3198a
 801d200:	6dc9c883 	.word	0x6dc9c883
 801d204:	3fe45f30 	.word	0x3fe45f30
 801d208:	2e000000 	.word	0x2e000000
 801d20c:	3ba3198a 	.word	0x3ba3198a
 801d210:	252049c1 	.word	0x252049c1
 801d214:	397b839a 	.word	0x397b839a
 801d218:	3fe921fb 	.word	0x3fe921fb
 801d21c:	4002d97b 	.word	0x4002d97b
 801d220:	3ff921fb 	.word	0x3ff921fb
 801d224:	413921fb 	.word	0x413921fb
 801d228:	3fe00000 	.word	0x3fe00000
 801d22c:	08020c4c 	.word	0x08020c4c
 801d230:	7fefffff 	.word	0x7fefffff
 801d234:	ea4f 5528 	mov.w	r5, r8, asr #20
 801d238:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801d23c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801d240:	4630      	mov	r0, r6
 801d242:	460f      	mov	r7, r1
 801d244:	f7e3 fc60 	bl	8000b08 <__aeabi_d2iz>
 801d248:	f7e3 f944 	bl	80004d4 <__aeabi_i2d>
 801d24c:	4602      	mov	r2, r0
 801d24e:	460b      	mov	r3, r1
 801d250:	4630      	mov	r0, r6
 801d252:	4639      	mov	r1, r7
 801d254:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801d258:	f7e2 ffee 	bl	8000238 <__aeabi_dsub>
 801d25c:	4b22      	ldr	r3, [pc, #136]	@ (801d2e8 <__ieee754_rem_pio2+0x3f0>)
 801d25e:	2200      	movs	r2, #0
 801d260:	f7e3 f9a2 	bl	80005a8 <__aeabi_dmul>
 801d264:	460f      	mov	r7, r1
 801d266:	4606      	mov	r6, r0
 801d268:	f7e3 fc4e 	bl	8000b08 <__aeabi_d2iz>
 801d26c:	f7e3 f932 	bl	80004d4 <__aeabi_i2d>
 801d270:	4602      	mov	r2, r0
 801d272:	460b      	mov	r3, r1
 801d274:	4630      	mov	r0, r6
 801d276:	4639      	mov	r1, r7
 801d278:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801d27c:	f7e2 ffdc 	bl	8000238 <__aeabi_dsub>
 801d280:	4b19      	ldr	r3, [pc, #100]	@ (801d2e8 <__ieee754_rem_pio2+0x3f0>)
 801d282:	2200      	movs	r2, #0
 801d284:	f7e3 f990 	bl	80005a8 <__aeabi_dmul>
 801d288:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801d28c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801d290:	f04f 0803 	mov.w	r8, #3
 801d294:	2600      	movs	r6, #0
 801d296:	2700      	movs	r7, #0
 801d298:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801d29c:	4632      	mov	r2, r6
 801d29e:	463b      	mov	r3, r7
 801d2a0:	46c2      	mov	sl, r8
 801d2a2:	f108 38ff 	add.w	r8, r8, #4294967295
 801d2a6:	f7e3 fbe7 	bl	8000a78 <__aeabi_dcmpeq>
 801d2aa:	2800      	cmp	r0, #0
 801d2ac:	d1f4      	bne.n	801d298 <__ieee754_rem_pio2+0x3a0>
 801d2ae:	4b0f      	ldr	r3, [pc, #60]	@ (801d2ec <__ieee754_rem_pio2+0x3f4>)
 801d2b0:	9301      	str	r3, [sp, #4]
 801d2b2:	2302      	movs	r3, #2
 801d2b4:	9300      	str	r3, [sp, #0]
 801d2b6:	462a      	mov	r2, r5
 801d2b8:	4653      	mov	r3, sl
 801d2ba:	4621      	mov	r1, r4
 801d2bc:	a806      	add	r0, sp, #24
 801d2be:	f000 f947 	bl	801d550 <__kernel_rem_pio2>
 801d2c2:	9b04      	ldr	r3, [sp, #16]
 801d2c4:	2b00      	cmp	r3, #0
 801d2c6:	4605      	mov	r5, r0
 801d2c8:	f6bf ae53 	bge.w	801cf72 <__ieee754_rem_pio2+0x7a>
 801d2cc:	e9d4 2100 	ldrd	r2, r1, [r4]
 801d2d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d2d4:	e9c4 2300 	strd	r2, r3, [r4]
 801d2d8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801d2dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d2e0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801d2e4:	e740      	b.n	801d168 <__ieee754_rem_pio2+0x270>
 801d2e6:	bf00      	nop
 801d2e8:	41700000 	.word	0x41700000
 801d2ec:	08020ccc 	.word	0x08020ccc

0801d2f0 <acos>:
 801d2f0:	b538      	push	{r3, r4, r5, lr}
 801d2f2:	ed2d 8b02 	vpush	{d8}
 801d2f6:	ec55 4b10 	vmov	r4, r5, d0
 801d2fa:	f000 fc79 	bl	801dbf0 <__ieee754_acos>
 801d2fe:	4622      	mov	r2, r4
 801d300:	462b      	mov	r3, r5
 801d302:	4620      	mov	r0, r4
 801d304:	4629      	mov	r1, r5
 801d306:	eeb0 8a40 	vmov.f32	s16, s0
 801d30a:	eef0 8a60 	vmov.f32	s17, s1
 801d30e:	f7e3 fbe5 	bl	8000adc <__aeabi_dcmpun>
 801d312:	b9a8      	cbnz	r0, 801d340 <acos+0x50>
 801d314:	ec45 4b10 	vmov	d0, r4, r5
 801d318:	f000 f81e 	bl	801d358 <fabs>
 801d31c:	4b0c      	ldr	r3, [pc, #48]	@ (801d350 <acos+0x60>)
 801d31e:	ec51 0b10 	vmov	r0, r1, d0
 801d322:	2200      	movs	r2, #0
 801d324:	f7e3 fbd0 	bl	8000ac8 <__aeabi_dcmpgt>
 801d328:	b150      	cbz	r0, 801d340 <acos+0x50>
 801d32a:	f7fb ff2f 	bl	801918c <__errno>
 801d32e:	ecbd 8b02 	vpop	{d8}
 801d332:	2321      	movs	r3, #33	@ 0x21
 801d334:	6003      	str	r3, [r0, #0]
 801d336:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d33a:	4806      	ldr	r0, [pc, #24]	@ (801d354 <acos+0x64>)
 801d33c:	f7fe bc30 	b.w	801bba0 <nan>
 801d340:	eeb0 0a48 	vmov.f32	s0, s16
 801d344:	eef0 0a68 	vmov.f32	s1, s17
 801d348:	ecbd 8b02 	vpop	{d8}
 801d34c:	bd38      	pop	{r3, r4, r5, pc}
 801d34e:	bf00      	nop
 801d350:	3ff00000 	.word	0x3ff00000
 801d354:	08020995 	.word	0x08020995

0801d358 <fabs>:
 801d358:	ec51 0b10 	vmov	r0, r1, d0
 801d35c:	4602      	mov	r2, r0
 801d35e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801d362:	ec43 2b10 	vmov	d0, r2, r3
 801d366:	4770      	bx	lr

0801d368 <__ieee754_logf>:
 801d368:	ee10 3a10 	vmov	r3, s0
 801d36c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 801d370:	d106      	bne.n	801d380 <__ieee754_logf+0x18>
 801d372:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 801d50c <__ieee754_logf+0x1a4>
 801d376:	eddf 7a66 	vldr	s15, [pc, #408]	@ 801d510 <__ieee754_logf+0x1a8>
 801d37a:	ee87 0a27 	vdiv.f32	s0, s14, s15
 801d37e:	4770      	bx	lr
 801d380:	2b00      	cmp	r3, #0
 801d382:	461a      	mov	r2, r3
 801d384:	da02      	bge.n	801d38c <__ieee754_logf+0x24>
 801d386:	ee30 7a40 	vsub.f32	s14, s0, s0
 801d38a:	e7f4      	b.n	801d376 <__ieee754_logf+0xe>
 801d38c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801d390:	db02      	blt.n	801d398 <__ieee754_logf+0x30>
 801d392:	ee30 0a00 	vadd.f32	s0, s0, s0
 801d396:	4770      	bx	lr
 801d398:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801d39c:	bfb8      	it	lt
 801d39e:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 801d514 <__ieee754_logf+0x1ac>
 801d3a2:	485d      	ldr	r0, [pc, #372]	@ (801d518 <__ieee754_logf+0x1b0>)
 801d3a4:	bfbe      	ittt	lt
 801d3a6:	ee60 7a27 	vmullt.f32	s15, s0, s15
 801d3aa:	f06f 0118 	mvnlt.w	r1, #24
 801d3ae:	ee17 2a90 	vmovlt	r2, s15
 801d3b2:	ea4f 53e2 	mov.w	r3, r2, asr #23
 801d3b6:	f3c2 0216 	ubfx	r2, r2, #0, #23
 801d3ba:	4410      	add	r0, r2
 801d3bc:	bfa8      	it	ge
 801d3be:	2100      	movge	r1, #0
 801d3c0:	3b7f      	subs	r3, #127	@ 0x7f
 801d3c2:	440b      	add	r3, r1
 801d3c4:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 801d3c8:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 801d3cc:	4311      	orrs	r1, r2
 801d3ce:	ee00 1a10 	vmov	s0, r1
 801d3d2:	4952      	ldr	r1, [pc, #328]	@ (801d51c <__ieee754_logf+0x1b4>)
 801d3d4:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 801d3d8:	f102 000f 	add.w	r0, r2, #15
 801d3dc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801d3e0:	4001      	ands	r1, r0
 801d3e2:	ee30 0a67 	vsub.f32	s0, s0, s15
 801d3e6:	bb89      	cbnz	r1, 801d44c <__ieee754_logf+0xe4>
 801d3e8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 801d3ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d3f0:	d10f      	bne.n	801d412 <__ieee754_logf+0xaa>
 801d3f2:	2b00      	cmp	r3, #0
 801d3f4:	f000 8087 	beq.w	801d506 <__ieee754_logf+0x19e>
 801d3f8:	ee07 3a90 	vmov	s15, r3
 801d3fc:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 801d520 <__ieee754_logf+0x1b8>
 801d400:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 801d524 <__ieee754_logf+0x1bc>
 801d404:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d408:	ee27 0a80 	vmul.f32	s0, s15, s0
 801d40c:	eea7 0a87 	vfma.f32	s0, s15, s14
 801d410:	4770      	bx	lr
 801d412:	eddf 6a45 	vldr	s13, [pc, #276]	@ 801d528 <__ieee754_logf+0x1c0>
 801d416:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801d41a:	eee0 7a66 	vfms.f32	s15, s0, s13
 801d41e:	ee20 7a00 	vmul.f32	s14, s0, s0
 801d422:	ee27 7a27 	vmul.f32	s14, s14, s15
 801d426:	b913      	cbnz	r3, 801d42e <__ieee754_logf+0xc6>
 801d428:	ee30 0a47 	vsub.f32	s0, s0, s14
 801d42c:	4770      	bx	lr
 801d42e:	ee07 3a90 	vmov	s15, r3
 801d432:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 801d520 <__ieee754_logf+0x1b8>
 801d436:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d43a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 801d43e:	ee37 0a40 	vsub.f32	s0, s14, s0
 801d442:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 801d524 <__ieee754_logf+0x1bc>
 801d446:	ee97 0a87 	vfnms.f32	s0, s15, s14
 801d44a:	4770      	bx	lr
 801d44c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801d450:	ee70 7a27 	vadd.f32	s15, s0, s15
 801d454:	eddf 5a35 	vldr	s11, [pc, #212]	@ 801d52c <__ieee754_logf+0x1c4>
 801d458:	eddf 4a35 	vldr	s9, [pc, #212]	@ 801d530 <__ieee754_logf+0x1c8>
 801d45c:	4935      	ldr	r1, [pc, #212]	@ (801d534 <__ieee754_logf+0x1cc>)
 801d45e:	ee80 6a27 	vdiv.f32	s12, s0, s15
 801d462:	4411      	add	r1, r2
 801d464:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 801d468:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 801d46c:	430a      	orrs	r2, r1
 801d46e:	2a00      	cmp	r2, #0
 801d470:	ee07 3a90 	vmov	s15, r3
 801d474:	ee26 5a06 	vmul.f32	s10, s12, s12
 801d478:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801d47c:	ee25 7a05 	vmul.f32	s14, s10, s10
 801d480:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 801d538 <__ieee754_logf+0x1d0>
 801d484:	eee7 7a25 	vfma.f32	s15, s14, s11
 801d488:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 801d53c <__ieee754_logf+0x1d4>
 801d48c:	eee7 5a87 	vfma.f32	s11, s15, s14
 801d490:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 801d540 <__ieee754_logf+0x1d8>
 801d494:	eee7 7a24 	vfma.f32	s15, s14, s9
 801d498:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 801d544 <__ieee754_logf+0x1dc>
 801d49c:	eee7 4a87 	vfma.f32	s9, s15, s14
 801d4a0:	eddf 7a29 	vldr	s15, [pc, #164]	@ 801d548 <__ieee754_logf+0x1e0>
 801d4a4:	eee4 7a87 	vfma.f32	s15, s9, s14
 801d4a8:	ee67 7a85 	vmul.f32	s15, s15, s10
 801d4ac:	eee5 7a87 	vfma.f32	s15, s11, s14
 801d4b0:	dd1a      	ble.n	801d4e8 <__ieee754_logf+0x180>
 801d4b2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 801d4b6:	ee20 7a07 	vmul.f32	s14, s0, s14
 801d4ba:	ee27 7a00 	vmul.f32	s14, s14, s0
 801d4be:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d4c2:	ee67 7a86 	vmul.f32	s15, s15, s12
 801d4c6:	b913      	cbnz	r3, 801d4ce <__ieee754_logf+0x166>
 801d4c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 801d4cc:	e7ac      	b.n	801d428 <__ieee754_logf+0xc0>
 801d4ce:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 801d520 <__ieee754_logf+0x1b8>
 801d4d2:	eee6 7a86 	vfma.f32	s15, s13, s12
 801d4d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 801d4da:	ee37 0a40 	vsub.f32	s0, s14, s0
 801d4de:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801d524 <__ieee754_logf+0x1bc>
 801d4e2:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 801d4e6:	4770      	bx	lr
 801d4e8:	ee70 7a67 	vsub.f32	s15, s0, s15
 801d4ec:	ee67 7a86 	vmul.f32	s15, s15, s12
 801d4f0:	b913      	cbnz	r3, 801d4f8 <__ieee754_logf+0x190>
 801d4f2:	ee30 0a67 	vsub.f32	s0, s0, s15
 801d4f6:	4770      	bx	lr
 801d4f8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 801d520 <__ieee754_logf+0x1b8>
 801d4fc:	eee6 7ac7 	vfms.f32	s15, s13, s14
 801d500:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801d504:	e7eb      	b.n	801d4de <__ieee754_logf+0x176>
 801d506:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 801d510 <__ieee754_logf+0x1a8>
 801d50a:	4770      	bx	lr
 801d50c:	cc000000 	.word	0xcc000000
 801d510:	00000000 	.word	0x00000000
 801d514:	4c000000 	.word	0x4c000000
 801d518:	004afb20 	.word	0x004afb20
 801d51c:	007ffff0 	.word	0x007ffff0
 801d520:	3717f7d1 	.word	0x3717f7d1
 801d524:	3f317180 	.word	0x3f317180
 801d528:	3eaaaaab 	.word	0x3eaaaaab
 801d52c:	3e1cd04f 	.word	0x3e1cd04f
 801d530:	3e178897 	.word	0x3e178897
 801d534:	ffcf5c30 	.word	0xffcf5c30
 801d538:	3e638e29 	.word	0x3e638e29
 801d53c:	3ecccccd 	.word	0x3ecccccd
 801d540:	3e3a3325 	.word	0x3e3a3325
 801d544:	3e924925 	.word	0x3e924925
 801d548:	3f2aaaab 	.word	0x3f2aaaab
 801d54c:	00000000 	.word	0x00000000

0801d550 <__kernel_rem_pio2>:
 801d550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d554:	ed2d 8b02 	vpush	{d8}
 801d558:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801d55c:	f112 0f14 	cmn.w	r2, #20
 801d560:	9306      	str	r3, [sp, #24]
 801d562:	9104      	str	r1, [sp, #16]
 801d564:	4bc2      	ldr	r3, [pc, #776]	@ (801d870 <__kernel_rem_pio2+0x320>)
 801d566:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801d568:	9008      	str	r0, [sp, #32]
 801d56a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801d56e:	9300      	str	r3, [sp, #0]
 801d570:	9b06      	ldr	r3, [sp, #24]
 801d572:	f103 33ff 	add.w	r3, r3, #4294967295
 801d576:	bfa8      	it	ge
 801d578:	1ed4      	subge	r4, r2, #3
 801d57a:	9305      	str	r3, [sp, #20]
 801d57c:	bfb2      	itee	lt
 801d57e:	2400      	movlt	r4, #0
 801d580:	2318      	movge	r3, #24
 801d582:	fb94 f4f3 	sdivge	r4, r4, r3
 801d586:	f06f 0317 	mvn.w	r3, #23
 801d58a:	fb04 3303 	mla	r3, r4, r3, r3
 801d58e:	eb03 0b02 	add.w	fp, r3, r2
 801d592:	9b00      	ldr	r3, [sp, #0]
 801d594:	9a05      	ldr	r2, [sp, #20]
 801d596:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 801d860 <__kernel_rem_pio2+0x310>
 801d59a:	eb03 0802 	add.w	r8, r3, r2
 801d59e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801d5a0:	1aa7      	subs	r7, r4, r2
 801d5a2:	ae20      	add	r6, sp, #128	@ 0x80
 801d5a4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801d5a8:	2500      	movs	r5, #0
 801d5aa:	4545      	cmp	r5, r8
 801d5ac:	dd12      	ble.n	801d5d4 <__kernel_rem_pio2+0x84>
 801d5ae:	9b06      	ldr	r3, [sp, #24]
 801d5b0:	aa20      	add	r2, sp, #128	@ 0x80
 801d5b2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801d5b6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801d5ba:	2700      	movs	r7, #0
 801d5bc:	9b00      	ldr	r3, [sp, #0]
 801d5be:	429f      	cmp	r7, r3
 801d5c0:	dc2e      	bgt.n	801d620 <__kernel_rem_pio2+0xd0>
 801d5c2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 801d860 <__kernel_rem_pio2+0x310>
 801d5c6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d5ca:	ed8d 7b02 	vstr	d7, [sp, #8]
 801d5ce:	46a8      	mov	r8, r5
 801d5d0:	2600      	movs	r6, #0
 801d5d2:	e01b      	b.n	801d60c <__kernel_rem_pio2+0xbc>
 801d5d4:	42ef      	cmn	r7, r5
 801d5d6:	d407      	bmi.n	801d5e8 <__kernel_rem_pio2+0x98>
 801d5d8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801d5dc:	f7e2 ff7a 	bl	80004d4 <__aeabi_i2d>
 801d5e0:	e8e6 0102 	strd	r0, r1, [r6], #8
 801d5e4:	3501      	adds	r5, #1
 801d5e6:	e7e0      	b.n	801d5aa <__kernel_rem_pio2+0x5a>
 801d5e8:	ec51 0b18 	vmov	r0, r1, d8
 801d5ec:	e7f8      	b.n	801d5e0 <__kernel_rem_pio2+0x90>
 801d5ee:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801d5f2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801d5f6:	f7e2 ffd7 	bl	80005a8 <__aeabi_dmul>
 801d5fa:	4602      	mov	r2, r0
 801d5fc:	460b      	mov	r3, r1
 801d5fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d602:	f7e2 fe1b 	bl	800023c <__adddf3>
 801d606:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d60a:	3601      	adds	r6, #1
 801d60c:	9b05      	ldr	r3, [sp, #20]
 801d60e:	429e      	cmp	r6, r3
 801d610:	dded      	ble.n	801d5ee <__kernel_rem_pio2+0x9e>
 801d612:	ed9d 7b02 	vldr	d7, [sp, #8]
 801d616:	3701      	adds	r7, #1
 801d618:	ecaa 7b02 	vstmia	sl!, {d7}
 801d61c:	3508      	adds	r5, #8
 801d61e:	e7cd      	b.n	801d5bc <__kernel_rem_pio2+0x6c>
 801d620:	9b00      	ldr	r3, [sp, #0]
 801d622:	f8dd 8000 	ldr.w	r8, [sp]
 801d626:	aa0c      	add	r2, sp, #48	@ 0x30
 801d628:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801d62c:	930a      	str	r3, [sp, #40]	@ 0x28
 801d62e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801d630:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801d634:	9309      	str	r3, [sp, #36]	@ 0x24
 801d636:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801d63a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801d63c:	ab98      	add	r3, sp, #608	@ 0x260
 801d63e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801d642:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801d646:	ed8d 7b02 	vstr	d7, [sp, #8]
 801d64a:	ac0c      	add	r4, sp, #48	@ 0x30
 801d64c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801d64e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801d652:	46a1      	mov	r9, r4
 801d654:	46c2      	mov	sl, r8
 801d656:	f1ba 0f00 	cmp.w	sl, #0
 801d65a:	dc77      	bgt.n	801d74c <__kernel_rem_pio2+0x1fc>
 801d65c:	4658      	mov	r0, fp
 801d65e:	ed9d 0b02 	vldr	d0, [sp, #8]
 801d662:	f000 fd21 	bl	801e0a8 <scalbn>
 801d666:	ec57 6b10 	vmov	r6, r7, d0
 801d66a:	2200      	movs	r2, #0
 801d66c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801d670:	4630      	mov	r0, r6
 801d672:	4639      	mov	r1, r7
 801d674:	f7e2 ff98 	bl	80005a8 <__aeabi_dmul>
 801d678:	ec41 0b10 	vmov	d0, r0, r1
 801d67c:	f7ff fa3c 	bl	801caf8 <floor>
 801d680:	4b7c      	ldr	r3, [pc, #496]	@ (801d874 <__kernel_rem_pio2+0x324>)
 801d682:	ec51 0b10 	vmov	r0, r1, d0
 801d686:	2200      	movs	r2, #0
 801d688:	f7e2 ff8e 	bl	80005a8 <__aeabi_dmul>
 801d68c:	4602      	mov	r2, r0
 801d68e:	460b      	mov	r3, r1
 801d690:	4630      	mov	r0, r6
 801d692:	4639      	mov	r1, r7
 801d694:	f7e2 fdd0 	bl	8000238 <__aeabi_dsub>
 801d698:	460f      	mov	r7, r1
 801d69a:	4606      	mov	r6, r0
 801d69c:	f7e3 fa34 	bl	8000b08 <__aeabi_d2iz>
 801d6a0:	9002      	str	r0, [sp, #8]
 801d6a2:	f7e2 ff17 	bl	80004d4 <__aeabi_i2d>
 801d6a6:	4602      	mov	r2, r0
 801d6a8:	460b      	mov	r3, r1
 801d6aa:	4630      	mov	r0, r6
 801d6ac:	4639      	mov	r1, r7
 801d6ae:	f7e2 fdc3 	bl	8000238 <__aeabi_dsub>
 801d6b2:	f1bb 0f00 	cmp.w	fp, #0
 801d6b6:	4606      	mov	r6, r0
 801d6b8:	460f      	mov	r7, r1
 801d6ba:	dd6c      	ble.n	801d796 <__kernel_rem_pio2+0x246>
 801d6bc:	f108 31ff 	add.w	r1, r8, #4294967295
 801d6c0:	ab0c      	add	r3, sp, #48	@ 0x30
 801d6c2:	9d02      	ldr	r5, [sp, #8]
 801d6c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801d6c8:	f1cb 0018 	rsb	r0, fp, #24
 801d6cc:	fa43 f200 	asr.w	r2, r3, r0
 801d6d0:	4415      	add	r5, r2
 801d6d2:	4082      	lsls	r2, r0
 801d6d4:	1a9b      	subs	r3, r3, r2
 801d6d6:	aa0c      	add	r2, sp, #48	@ 0x30
 801d6d8:	9502      	str	r5, [sp, #8]
 801d6da:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801d6de:	f1cb 0217 	rsb	r2, fp, #23
 801d6e2:	fa43 f902 	asr.w	r9, r3, r2
 801d6e6:	f1b9 0f00 	cmp.w	r9, #0
 801d6ea:	dd64      	ble.n	801d7b6 <__kernel_rem_pio2+0x266>
 801d6ec:	9b02      	ldr	r3, [sp, #8]
 801d6ee:	2200      	movs	r2, #0
 801d6f0:	3301      	adds	r3, #1
 801d6f2:	9302      	str	r3, [sp, #8]
 801d6f4:	4615      	mov	r5, r2
 801d6f6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801d6fa:	4590      	cmp	r8, r2
 801d6fc:	f300 80a1 	bgt.w	801d842 <__kernel_rem_pio2+0x2f2>
 801d700:	f1bb 0f00 	cmp.w	fp, #0
 801d704:	dd07      	ble.n	801d716 <__kernel_rem_pio2+0x1c6>
 801d706:	f1bb 0f01 	cmp.w	fp, #1
 801d70a:	f000 80c1 	beq.w	801d890 <__kernel_rem_pio2+0x340>
 801d70e:	f1bb 0f02 	cmp.w	fp, #2
 801d712:	f000 80c8 	beq.w	801d8a6 <__kernel_rem_pio2+0x356>
 801d716:	f1b9 0f02 	cmp.w	r9, #2
 801d71a:	d14c      	bne.n	801d7b6 <__kernel_rem_pio2+0x266>
 801d71c:	4632      	mov	r2, r6
 801d71e:	463b      	mov	r3, r7
 801d720:	4955      	ldr	r1, [pc, #340]	@ (801d878 <__kernel_rem_pio2+0x328>)
 801d722:	2000      	movs	r0, #0
 801d724:	f7e2 fd88 	bl	8000238 <__aeabi_dsub>
 801d728:	4606      	mov	r6, r0
 801d72a:	460f      	mov	r7, r1
 801d72c:	2d00      	cmp	r5, #0
 801d72e:	d042      	beq.n	801d7b6 <__kernel_rem_pio2+0x266>
 801d730:	4658      	mov	r0, fp
 801d732:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 801d868 <__kernel_rem_pio2+0x318>
 801d736:	f000 fcb7 	bl	801e0a8 <scalbn>
 801d73a:	4630      	mov	r0, r6
 801d73c:	4639      	mov	r1, r7
 801d73e:	ec53 2b10 	vmov	r2, r3, d0
 801d742:	f7e2 fd79 	bl	8000238 <__aeabi_dsub>
 801d746:	4606      	mov	r6, r0
 801d748:	460f      	mov	r7, r1
 801d74a:	e034      	b.n	801d7b6 <__kernel_rem_pio2+0x266>
 801d74c:	4b4b      	ldr	r3, [pc, #300]	@ (801d87c <__kernel_rem_pio2+0x32c>)
 801d74e:	2200      	movs	r2, #0
 801d750:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d754:	f7e2 ff28 	bl	80005a8 <__aeabi_dmul>
 801d758:	f7e3 f9d6 	bl	8000b08 <__aeabi_d2iz>
 801d75c:	f7e2 feba 	bl	80004d4 <__aeabi_i2d>
 801d760:	4b47      	ldr	r3, [pc, #284]	@ (801d880 <__kernel_rem_pio2+0x330>)
 801d762:	2200      	movs	r2, #0
 801d764:	4606      	mov	r6, r0
 801d766:	460f      	mov	r7, r1
 801d768:	f7e2 ff1e 	bl	80005a8 <__aeabi_dmul>
 801d76c:	4602      	mov	r2, r0
 801d76e:	460b      	mov	r3, r1
 801d770:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d774:	f7e2 fd60 	bl	8000238 <__aeabi_dsub>
 801d778:	f7e3 f9c6 	bl	8000b08 <__aeabi_d2iz>
 801d77c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801d780:	f849 0b04 	str.w	r0, [r9], #4
 801d784:	4639      	mov	r1, r7
 801d786:	4630      	mov	r0, r6
 801d788:	f7e2 fd58 	bl	800023c <__adddf3>
 801d78c:	f10a 3aff 	add.w	sl, sl, #4294967295
 801d790:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d794:	e75f      	b.n	801d656 <__kernel_rem_pio2+0x106>
 801d796:	d107      	bne.n	801d7a8 <__kernel_rem_pio2+0x258>
 801d798:	f108 33ff 	add.w	r3, r8, #4294967295
 801d79c:	aa0c      	add	r2, sp, #48	@ 0x30
 801d79e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801d7a2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801d7a6:	e79e      	b.n	801d6e6 <__kernel_rem_pio2+0x196>
 801d7a8:	4b36      	ldr	r3, [pc, #216]	@ (801d884 <__kernel_rem_pio2+0x334>)
 801d7aa:	2200      	movs	r2, #0
 801d7ac:	f7e3 f982 	bl	8000ab4 <__aeabi_dcmpge>
 801d7b0:	2800      	cmp	r0, #0
 801d7b2:	d143      	bne.n	801d83c <__kernel_rem_pio2+0x2ec>
 801d7b4:	4681      	mov	r9, r0
 801d7b6:	2200      	movs	r2, #0
 801d7b8:	2300      	movs	r3, #0
 801d7ba:	4630      	mov	r0, r6
 801d7bc:	4639      	mov	r1, r7
 801d7be:	f7e3 f95b 	bl	8000a78 <__aeabi_dcmpeq>
 801d7c2:	2800      	cmp	r0, #0
 801d7c4:	f000 80c1 	beq.w	801d94a <__kernel_rem_pio2+0x3fa>
 801d7c8:	f108 33ff 	add.w	r3, r8, #4294967295
 801d7cc:	2200      	movs	r2, #0
 801d7ce:	9900      	ldr	r1, [sp, #0]
 801d7d0:	428b      	cmp	r3, r1
 801d7d2:	da70      	bge.n	801d8b6 <__kernel_rem_pio2+0x366>
 801d7d4:	2a00      	cmp	r2, #0
 801d7d6:	f000 808b 	beq.w	801d8f0 <__kernel_rem_pio2+0x3a0>
 801d7da:	f108 38ff 	add.w	r8, r8, #4294967295
 801d7de:	ab0c      	add	r3, sp, #48	@ 0x30
 801d7e0:	f1ab 0b18 	sub.w	fp, fp, #24
 801d7e4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801d7e8:	2b00      	cmp	r3, #0
 801d7ea:	d0f6      	beq.n	801d7da <__kernel_rem_pio2+0x28a>
 801d7ec:	4658      	mov	r0, fp
 801d7ee:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 801d868 <__kernel_rem_pio2+0x318>
 801d7f2:	f000 fc59 	bl	801e0a8 <scalbn>
 801d7f6:	f108 0301 	add.w	r3, r8, #1
 801d7fa:	00da      	lsls	r2, r3, #3
 801d7fc:	9205      	str	r2, [sp, #20]
 801d7fe:	ec55 4b10 	vmov	r4, r5, d0
 801d802:	aa70      	add	r2, sp, #448	@ 0x1c0
 801d804:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801d87c <__kernel_rem_pio2+0x32c>
 801d808:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801d80c:	4646      	mov	r6, r8
 801d80e:	f04f 0a00 	mov.w	sl, #0
 801d812:	2e00      	cmp	r6, #0
 801d814:	f280 80d1 	bge.w	801d9ba <__kernel_rem_pio2+0x46a>
 801d818:	4644      	mov	r4, r8
 801d81a:	2c00      	cmp	r4, #0
 801d81c:	f2c0 80ff 	blt.w	801da1e <__kernel_rem_pio2+0x4ce>
 801d820:	4b19      	ldr	r3, [pc, #100]	@ (801d888 <__kernel_rem_pio2+0x338>)
 801d822:	461f      	mov	r7, r3
 801d824:	ab70      	add	r3, sp, #448	@ 0x1c0
 801d826:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801d82a:	9306      	str	r3, [sp, #24]
 801d82c:	f04f 0a00 	mov.w	sl, #0
 801d830:	f04f 0b00 	mov.w	fp, #0
 801d834:	2600      	movs	r6, #0
 801d836:	eba8 0504 	sub.w	r5, r8, r4
 801d83a:	e0e4      	b.n	801da06 <__kernel_rem_pio2+0x4b6>
 801d83c:	f04f 0902 	mov.w	r9, #2
 801d840:	e754      	b.n	801d6ec <__kernel_rem_pio2+0x19c>
 801d842:	f854 3b04 	ldr.w	r3, [r4], #4
 801d846:	bb0d      	cbnz	r5, 801d88c <__kernel_rem_pio2+0x33c>
 801d848:	b123      	cbz	r3, 801d854 <__kernel_rem_pio2+0x304>
 801d84a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801d84e:	f844 3c04 	str.w	r3, [r4, #-4]
 801d852:	2301      	movs	r3, #1
 801d854:	3201      	adds	r2, #1
 801d856:	461d      	mov	r5, r3
 801d858:	e74f      	b.n	801d6fa <__kernel_rem_pio2+0x1aa>
 801d85a:	bf00      	nop
 801d85c:	f3af 8000 	nop.w
	...
 801d86c:	3ff00000 	.word	0x3ff00000
 801d870:	08020e18 	.word	0x08020e18
 801d874:	40200000 	.word	0x40200000
 801d878:	3ff00000 	.word	0x3ff00000
 801d87c:	3e700000 	.word	0x3e700000
 801d880:	41700000 	.word	0x41700000
 801d884:	3fe00000 	.word	0x3fe00000
 801d888:	08020dd8 	.word	0x08020dd8
 801d88c:	1acb      	subs	r3, r1, r3
 801d88e:	e7de      	b.n	801d84e <__kernel_rem_pio2+0x2fe>
 801d890:	f108 32ff 	add.w	r2, r8, #4294967295
 801d894:	ab0c      	add	r3, sp, #48	@ 0x30
 801d896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d89a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801d89e:	a90c      	add	r1, sp, #48	@ 0x30
 801d8a0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801d8a4:	e737      	b.n	801d716 <__kernel_rem_pio2+0x1c6>
 801d8a6:	f108 32ff 	add.w	r2, r8, #4294967295
 801d8aa:	ab0c      	add	r3, sp, #48	@ 0x30
 801d8ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d8b0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801d8b4:	e7f3      	b.n	801d89e <__kernel_rem_pio2+0x34e>
 801d8b6:	a90c      	add	r1, sp, #48	@ 0x30
 801d8b8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801d8bc:	3b01      	subs	r3, #1
 801d8be:	430a      	orrs	r2, r1
 801d8c0:	e785      	b.n	801d7ce <__kernel_rem_pio2+0x27e>
 801d8c2:	3401      	adds	r4, #1
 801d8c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801d8c8:	2a00      	cmp	r2, #0
 801d8ca:	d0fa      	beq.n	801d8c2 <__kernel_rem_pio2+0x372>
 801d8cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d8ce:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801d8d2:	eb0d 0503 	add.w	r5, sp, r3
 801d8d6:	9b06      	ldr	r3, [sp, #24]
 801d8d8:	aa20      	add	r2, sp, #128	@ 0x80
 801d8da:	4443      	add	r3, r8
 801d8dc:	f108 0701 	add.w	r7, r8, #1
 801d8e0:	3d98      	subs	r5, #152	@ 0x98
 801d8e2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801d8e6:	4444      	add	r4, r8
 801d8e8:	42bc      	cmp	r4, r7
 801d8ea:	da04      	bge.n	801d8f6 <__kernel_rem_pio2+0x3a6>
 801d8ec:	46a0      	mov	r8, r4
 801d8ee:	e6a2      	b.n	801d636 <__kernel_rem_pio2+0xe6>
 801d8f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d8f2:	2401      	movs	r4, #1
 801d8f4:	e7e6      	b.n	801d8c4 <__kernel_rem_pio2+0x374>
 801d8f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d8f8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801d8fc:	f7e2 fdea 	bl	80004d4 <__aeabi_i2d>
 801d900:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 801dbc0 <__kernel_rem_pio2+0x670>
 801d904:	e8e6 0102 	strd	r0, r1, [r6], #8
 801d908:	ed8d 7b02 	vstr	d7, [sp, #8]
 801d90c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d910:	46b2      	mov	sl, r6
 801d912:	f04f 0800 	mov.w	r8, #0
 801d916:	9b05      	ldr	r3, [sp, #20]
 801d918:	4598      	cmp	r8, r3
 801d91a:	dd05      	ble.n	801d928 <__kernel_rem_pio2+0x3d8>
 801d91c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801d920:	3701      	adds	r7, #1
 801d922:	eca5 7b02 	vstmia	r5!, {d7}
 801d926:	e7df      	b.n	801d8e8 <__kernel_rem_pio2+0x398>
 801d928:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801d92c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801d930:	f7e2 fe3a 	bl	80005a8 <__aeabi_dmul>
 801d934:	4602      	mov	r2, r0
 801d936:	460b      	mov	r3, r1
 801d938:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d93c:	f7e2 fc7e 	bl	800023c <__adddf3>
 801d940:	f108 0801 	add.w	r8, r8, #1
 801d944:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d948:	e7e5      	b.n	801d916 <__kernel_rem_pio2+0x3c6>
 801d94a:	f1cb 0000 	rsb	r0, fp, #0
 801d94e:	ec47 6b10 	vmov	d0, r6, r7
 801d952:	f000 fba9 	bl	801e0a8 <scalbn>
 801d956:	ec55 4b10 	vmov	r4, r5, d0
 801d95a:	4b9b      	ldr	r3, [pc, #620]	@ (801dbc8 <__kernel_rem_pio2+0x678>)
 801d95c:	2200      	movs	r2, #0
 801d95e:	4620      	mov	r0, r4
 801d960:	4629      	mov	r1, r5
 801d962:	f7e3 f8a7 	bl	8000ab4 <__aeabi_dcmpge>
 801d966:	b300      	cbz	r0, 801d9aa <__kernel_rem_pio2+0x45a>
 801d968:	4b98      	ldr	r3, [pc, #608]	@ (801dbcc <__kernel_rem_pio2+0x67c>)
 801d96a:	2200      	movs	r2, #0
 801d96c:	4620      	mov	r0, r4
 801d96e:	4629      	mov	r1, r5
 801d970:	f7e2 fe1a 	bl	80005a8 <__aeabi_dmul>
 801d974:	f7e3 f8c8 	bl	8000b08 <__aeabi_d2iz>
 801d978:	4606      	mov	r6, r0
 801d97a:	f7e2 fdab 	bl	80004d4 <__aeabi_i2d>
 801d97e:	4b92      	ldr	r3, [pc, #584]	@ (801dbc8 <__kernel_rem_pio2+0x678>)
 801d980:	2200      	movs	r2, #0
 801d982:	f7e2 fe11 	bl	80005a8 <__aeabi_dmul>
 801d986:	460b      	mov	r3, r1
 801d988:	4602      	mov	r2, r0
 801d98a:	4629      	mov	r1, r5
 801d98c:	4620      	mov	r0, r4
 801d98e:	f7e2 fc53 	bl	8000238 <__aeabi_dsub>
 801d992:	f7e3 f8b9 	bl	8000b08 <__aeabi_d2iz>
 801d996:	ab0c      	add	r3, sp, #48	@ 0x30
 801d998:	f10b 0b18 	add.w	fp, fp, #24
 801d99c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801d9a0:	f108 0801 	add.w	r8, r8, #1
 801d9a4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801d9a8:	e720      	b.n	801d7ec <__kernel_rem_pio2+0x29c>
 801d9aa:	4620      	mov	r0, r4
 801d9ac:	4629      	mov	r1, r5
 801d9ae:	f7e3 f8ab 	bl	8000b08 <__aeabi_d2iz>
 801d9b2:	ab0c      	add	r3, sp, #48	@ 0x30
 801d9b4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801d9b8:	e718      	b.n	801d7ec <__kernel_rem_pio2+0x29c>
 801d9ba:	ab0c      	add	r3, sp, #48	@ 0x30
 801d9bc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801d9c0:	f7e2 fd88 	bl	80004d4 <__aeabi_i2d>
 801d9c4:	4622      	mov	r2, r4
 801d9c6:	462b      	mov	r3, r5
 801d9c8:	f7e2 fdee 	bl	80005a8 <__aeabi_dmul>
 801d9cc:	4652      	mov	r2, sl
 801d9ce:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801d9d2:	465b      	mov	r3, fp
 801d9d4:	4620      	mov	r0, r4
 801d9d6:	4629      	mov	r1, r5
 801d9d8:	f7e2 fde6 	bl	80005a8 <__aeabi_dmul>
 801d9dc:	3e01      	subs	r6, #1
 801d9de:	4604      	mov	r4, r0
 801d9e0:	460d      	mov	r5, r1
 801d9e2:	e716      	b.n	801d812 <__kernel_rem_pio2+0x2c2>
 801d9e4:	9906      	ldr	r1, [sp, #24]
 801d9e6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801d9ea:	9106      	str	r1, [sp, #24]
 801d9ec:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801d9f0:	f7e2 fdda 	bl	80005a8 <__aeabi_dmul>
 801d9f4:	4602      	mov	r2, r0
 801d9f6:	460b      	mov	r3, r1
 801d9f8:	4650      	mov	r0, sl
 801d9fa:	4659      	mov	r1, fp
 801d9fc:	f7e2 fc1e 	bl	800023c <__adddf3>
 801da00:	3601      	adds	r6, #1
 801da02:	4682      	mov	sl, r0
 801da04:	468b      	mov	fp, r1
 801da06:	9b00      	ldr	r3, [sp, #0]
 801da08:	429e      	cmp	r6, r3
 801da0a:	dc01      	bgt.n	801da10 <__kernel_rem_pio2+0x4c0>
 801da0c:	42ae      	cmp	r6, r5
 801da0e:	dde9      	ble.n	801d9e4 <__kernel_rem_pio2+0x494>
 801da10:	ab48      	add	r3, sp, #288	@ 0x120
 801da12:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801da16:	e9c5 ab00 	strd	sl, fp, [r5]
 801da1a:	3c01      	subs	r4, #1
 801da1c:	e6fd      	b.n	801d81a <__kernel_rem_pio2+0x2ca>
 801da1e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801da20:	2b02      	cmp	r3, #2
 801da22:	dc0b      	bgt.n	801da3c <__kernel_rem_pio2+0x4ec>
 801da24:	2b00      	cmp	r3, #0
 801da26:	dc35      	bgt.n	801da94 <__kernel_rem_pio2+0x544>
 801da28:	d059      	beq.n	801dade <__kernel_rem_pio2+0x58e>
 801da2a:	9b02      	ldr	r3, [sp, #8]
 801da2c:	f003 0007 	and.w	r0, r3, #7
 801da30:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801da34:	ecbd 8b02 	vpop	{d8}
 801da38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801da3c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801da3e:	2b03      	cmp	r3, #3
 801da40:	d1f3      	bne.n	801da2a <__kernel_rem_pio2+0x4da>
 801da42:	9b05      	ldr	r3, [sp, #20]
 801da44:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801da48:	eb0d 0403 	add.w	r4, sp, r3
 801da4c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801da50:	4625      	mov	r5, r4
 801da52:	46c2      	mov	sl, r8
 801da54:	f1ba 0f00 	cmp.w	sl, #0
 801da58:	dc69      	bgt.n	801db2e <__kernel_rem_pio2+0x5de>
 801da5a:	4645      	mov	r5, r8
 801da5c:	2d01      	cmp	r5, #1
 801da5e:	f300 8087 	bgt.w	801db70 <__kernel_rem_pio2+0x620>
 801da62:	9c05      	ldr	r4, [sp, #20]
 801da64:	ab48      	add	r3, sp, #288	@ 0x120
 801da66:	441c      	add	r4, r3
 801da68:	2000      	movs	r0, #0
 801da6a:	2100      	movs	r1, #0
 801da6c:	f1b8 0f01 	cmp.w	r8, #1
 801da70:	f300 809c 	bgt.w	801dbac <__kernel_rem_pio2+0x65c>
 801da74:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 801da78:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801da7c:	f1b9 0f00 	cmp.w	r9, #0
 801da80:	f040 80a6 	bne.w	801dbd0 <__kernel_rem_pio2+0x680>
 801da84:	9b04      	ldr	r3, [sp, #16]
 801da86:	e9c3 5600 	strd	r5, r6, [r3]
 801da8a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801da8e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801da92:	e7ca      	b.n	801da2a <__kernel_rem_pio2+0x4da>
 801da94:	9d05      	ldr	r5, [sp, #20]
 801da96:	ab48      	add	r3, sp, #288	@ 0x120
 801da98:	441d      	add	r5, r3
 801da9a:	4644      	mov	r4, r8
 801da9c:	2000      	movs	r0, #0
 801da9e:	2100      	movs	r1, #0
 801daa0:	2c00      	cmp	r4, #0
 801daa2:	da35      	bge.n	801db10 <__kernel_rem_pio2+0x5c0>
 801daa4:	f1b9 0f00 	cmp.w	r9, #0
 801daa8:	d038      	beq.n	801db1c <__kernel_rem_pio2+0x5cc>
 801daaa:	4602      	mov	r2, r0
 801daac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801dab0:	9c04      	ldr	r4, [sp, #16]
 801dab2:	e9c4 2300 	strd	r2, r3, [r4]
 801dab6:	4602      	mov	r2, r0
 801dab8:	460b      	mov	r3, r1
 801daba:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801dabe:	f7e2 fbbb 	bl	8000238 <__aeabi_dsub>
 801dac2:	ad4a      	add	r5, sp, #296	@ 0x128
 801dac4:	2401      	movs	r4, #1
 801dac6:	45a0      	cmp	r8, r4
 801dac8:	da2b      	bge.n	801db22 <__kernel_rem_pio2+0x5d2>
 801daca:	f1b9 0f00 	cmp.w	r9, #0
 801dace:	d002      	beq.n	801dad6 <__kernel_rem_pio2+0x586>
 801dad0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801dad4:	4619      	mov	r1, r3
 801dad6:	9b04      	ldr	r3, [sp, #16]
 801dad8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801dadc:	e7a5      	b.n	801da2a <__kernel_rem_pio2+0x4da>
 801dade:	9c05      	ldr	r4, [sp, #20]
 801dae0:	ab48      	add	r3, sp, #288	@ 0x120
 801dae2:	441c      	add	r4, r3
 801dae4:	2000      	movs	r0, #0
 801dae6:	2100      	movs	r1, #0
 801dae8:	f1b8 0f00 	cmp.w	r8, #0
 801daec:	da09      	bge.n	801db02 <__kernel_rem_pio2+0x5b2>
 801daee:	f1b9 0f00 	cmp.w	r9, #0
 801daf2:	d002      	beq.n	801dafa <__kernel_rem_pio2+0x5aa>
 801daf4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801daf8:	4619      	mov	r1, r3
 801dafa:	9b04      	ldr	r3, [sp, #16]
 801dafc:	e9c3 0100 	strd	r0, r1, [r3]
 801db00:	e793      	b.n	801da2a <__kernel_rem_pio2+0x4da>
 801db02:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801db06:	f7e2 fb99 	bl	800023c <__adddf3>
 801db0a:	f108 38ff 	add.w	r8, r8, #4294967295
 801db0e:	e7eb      	b.n	801dae8 <__kernel_rem_pio2+0x598>
 801db10:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801db14:	f7e2 fb92 	bl	800023c <__adddf3>
 801db18:	3c01      	subs	r4, #1
 801db1a:	e7c1      	b.n	801daa0 <__kernel_rem_pio2+0x550>
 801db1c:	4602      	mov	r2, r0
 801db1e:	460b      	mov	r3, r1
 801db20:	e7c6      	b.n	801dab0 <__kernel_rem_pio2+0x560>
 801db22:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801db26:	f7e2 fb89 	bl	800023c <__adddf3>
 801db2a:	3401      	adds	r4, #1
 801db2c:	e7cb      	b.n	801dac6 <__kernel_rem_pio2+0x576>
 801db2e:	ed35 7b02 	vldmdb	r5!, {d7}
 801db32:	ed8d 7b00 	vstr	d7, [sp]
 801db36:	ed95 7b02 	vldr	d7, [r5, #8]
 801db3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801db3e:	ec53 2b17 	vmov	r2, r3, d7
 801db42:	ed8d 7b06 	vstr	d7, [sp, #24]
 801db46:	f7e2 fb79 	bl	800023c <__adddf3>
 801db4a:	4602      	mov	r2, r0
 801db4c:	460b      	mov	r3, r1
 801db4e:	4606      	mov	r6, r0
 801db50:	460f      	mov	r7, r1
 801db52:	e9dd 0100 	ldrd	r0, r1, [sp]
 801db56:	f7e2 fb6f 	bl	8000238 <__aeabi_dsub>
 801db5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801db5e:	f7e2 fb6d 	bl	800023c <__adddf3>
 801db62:	f10a 3aff 	add.w	sl, sl, #4294967295
 801db66:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801db6a:	e9c5 6700 	strd	r6, r7, [r5]
 801db6e:	e771      	b.n	801da54 <__kernel_rem_pio2+0x504>
 801db70:	ed34 7b02 	vldmdb	r4!, {d7}
 801db74:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801db78:	ec51 0b17 	vmov	r0, r1, d7
 801db7c:	4652      	mov	r2, sl
 801db7e:	465b      	mov	r3, fp
 801db80:	ed8d 7b00 	vstr	d7, [sp]
 801db84:	f7e2 fb5a 	bl	800023c <__adddf3>
 801db88:	4602      	mov	r2, r0
 801db8a:	460b      	mov	r3, r1
 801db8c:	4606      	mov	r6, r0
 801db8e:	460f      	mov	r7, r1
 801db90:	e9dd 0100 	ldrd	r0, r1, [sp]
 801db94:	f7e2 fb50 	bl	8000238 <__aeabi_dsub>
 801db98:	4652      	mov	r2, sl
 801db9a:	465b      	mov	r3, fp
 801db9c:	f7e2 fb4e 	bl	800023c <__adddf3>
 801dba0:	3d01      	subs	r5, #1
 801dba2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801dba6:	e9c4 6700 	strd	r6, r7, [r4]
 801dbaa:	e757      	b.n	801da5c <__kernel_rem_pio2+0x50c>
 801dbac:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801dbb0:	f7e2 fb44 	bl	800023c <__adddf3>
 801dbb4:	f108 38ff 	add.w	r8, r8, #4294967295
 801dbb8:	e758      	b.n	801da6c <__kernel_rem_pio2+0x51c>
 801dbba:	bf00      	nop
 801dbbc:	f3af 8000 	nop.w
	...
 801dbc8:	41700000 	.word	0x41700000
 801dbcc:	3e700000 	.word	0x3e700000
 801dbd0:	9b04      	ldr	r3, [sp, #16]
 801dbd2:	9a04      	ldr	r2, [sp, #16]
 801dbd4:	601d      	str	r5, [r3, #0]
 801dbd6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801dbda:	605c      	str	r4, [r3, #4]
 801dbdc:	609f      	str	r7, [r3, #8]
 801dbde:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801dbe2:	60d3      	str	r3, [r2, #12]
 801dbe4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801dbe8:	6110      	str	r0, [r2, #16]
 801dbea:	6153      	str	r3, [r2, #20]
 801dbec:	e71d      	b.n	801da2a <__kernel_rem_pio2+0x4da>
 801dbee:	bf00      	nop

0801dbf0 <__ieee754_acos>:
 801dbf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dbf4:	ec55 4b10 	vmov	r4, r5, d0
 801dbf8:	49b7      	ldr	r1, [pc, #732]	@ (801ded8 <__ieee754_acos+0x2e8>)
 801dbfa:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801dbfe:	428b      	cmp	r3, r1
 801dc00:	d919      	bls.n	801dc36 <__ieee754_acos+0x46>
 801dc02:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 801dc06:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 801dc0a:	4323      	orrs	r3, r4
 801dc0c:	d106      	bne.n	801dc1c <__ieee754_acos+0x2c>
 801dc0e:	2d00      	cmp	r5, #0
 801dc10:	f340 8210 	ble.w	801e034 <__ieee754_acos+0x444>
 801dc14:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 801de68 <__ieee754_acos+0x278>
 801dc18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dc1c:	4622      	mov	r2, r4
 801dc1e:	462b      	mov	r3, r5
 801dc20:	4620      	mov	r0, r4
 801dc22:	4629      	mov	r1, r5
 801dc24:	f7e2 fb08 	bl	8000238 <__aeabi_dsub>
 801dc28:	4602      	mov	r2, r0
 801dc2a:	460b      	mov	r3, r1
 801dc2c:	f7e2 fde6 	bl	80007fc <__aeabi_ddiv>
 801dc30:	ec41 0b10 	vmov	d0, r0, r1
 801dc34:	e7f0      	b.n	801dc18 <__ieee754_acos+0x28>
 801dc36:	49a9      	ldr	r1, [pc, #676]	@ (801dedc <__ieee754_acos+0x2ec>)
 801dc38:	428b      	cmp	r3, r1
 801dc3a:	f200 8085 	bhi.w	801dd48 <__ieee754_acos+0x158>
 801dc3e:	4aa8      	ldr	r2, [pc, #672]	@ (801dee0 <__ieee754_acos+0x2f0>)
 801dc40:	4293      	cmp	r3, r2
 801dc42:	f240 81fa 	bls.w	801e03a <__ieee754_acos+0x44a>
 801dc46:	4622      	mov	r2, r4
 801dc48:	462b      	mov	r3, r5
 801dc4a:	4620      	mov	r0, r4
 801dc4c:	4629      	mov	r1, r5
 801dc4e:	f7e2 fcab 	bl	80005a8 <__aeabi_dmul>
 801dc52:	a387      	add	r3, pc, #540	@ (adr r3, 801de70 <__ieee754_acos+0x280>)
 801dc54:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc58:	4606      	mov	r6, r0
 801dc5a:	460f      	mov	r7, r1
 801dc5c:	f7e2 fca4 	bl	80005a8 <__aeabi_dmul>
 801dc60:	a385      	add	r3, pc, #532	@ (adr r3, 801de78 <__ieee754_acos+0x288>)
 801dc62:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc66:	f7e2 fae9 	bl	800023c <__adddf3>
 801dc6a:	4632      	mov	r2, r6
 801dc6c:	463b      	mov	r3, r7
 801dc6e:	f7e2 fc9b 	bl	80005a8 <__aeabi_dmul>
 801dc72:	a383      	add	r3, pc, #524	@ (adr r3, 801de80 <__ieee754_acos+0x290>)
 801dc74:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc78:	f7e2 fade 	bl	8000238 <__aeabi_dsub>
 801dc7c:	4632      	mov	r2, r6
 801dc7e:	463b      	mov	r3, r7
 801dc80:	f7e2 fc92 	bl	80005a8 <__aeabi_dmul>
 801dc84:	a380      	add	r3, pc, #512	@ (adr r3, 801de88 <__ieee754_acos+0x298>)
 801dc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc8a:	f7e2 fad7 	bl	800023c <__adddf3>
 801dc8e:	4632      	mov	r2, r6
 801dc90:	463b      	mov	r3, r7
 801dc92:	f7e2 fc89 	bl	80005a8 <__aeabi_dmul>
 801dc96:	a37e      	add	r3, pc, #504	@ (adr r3, 801de90 <__ieee754_acos+0x2a0>)
 801dc98:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc9c:	f7e2 facc 	bl	8000238 <__aeabi_dsub>
 801dca0:	4632      	mov	r2, r6
 801dca2:	463b      	mov	r3, r7
 801dca4:	f7e2 fc80 	bl	80005a8 <__aeabi_dmul>
 801dca8:	a37b      	add	r3, pc, #492	@ (adr r3, 801de98 <__ieee754_acos+0x2a8>)
 801dcaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcae:	f7e2 fac5 	bl	800023c <__adddf3>
 801dcb2:	4632      	mov	r2, r6
 801dcb4:	463b      	mov	r3, r7
 801dcb6:	f7e2 fc77 	bl	80005a8 <__aeabi_dmul>
 801dcba:	a379      	add	r3, pc, #484	@ (adr r3, 801dea0 <__ieee754_acos+0x2b0>)
 801dcbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcc0:	4680      	mov	r8, r0
 801dcc2:	4689      	mov	r9, r1
 801dcc4:	4630      	mov	r0, r6
 801dcc6:	4639      	mov	r1, r7
 801dcc8:	f7e2 fc6e 	bl	80005a8 <__aeabi_dmul>
 801dccc:	a376      	add	r3, pc, #472	@ (adr r3, 801dea8 <__ieee754_acos+0x2b8>)
 801dcce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcd2:	f7e2 fab1 	bl	8000238 <__aeabi_dsub>
 801dcd6:	4632      	mov	r2, r6
 801dcd8:	463b      	mov	r3, r7
 801dcda:	f7e2 fc65 	bl	80005a8 <__aeabi_dmul>
 801dcde:	a374      	add	r3, pc, #464	@ (adr r3, 801deb0 <__ieee754_acos+0x2c0>)
 801dce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dce4:	f7e2 faaa 	bl	800023c <__adddf3>
 801dce8:	4632      	mov	r2, r6
 801dcea:	463b      	mov	r3, r7
 801dcec:	f7e2 fc5c 	bl	80005a8 <__aeabi_dmul>
 801dcf0:	a371      	add	r3, pc, #452	@ (adr r3, 801deb8 <__ieee754_acos+0x2c8>)
 801dcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcf6:	f7e2 fa9f 	bl	8000238 <__aeabi_dsub>
 801dcfa:	4632      	mov	r2, r6
 801dcfc:	463b      	mov	r3, r7
 801dcfe:	f7e2 fc53 	bl	80005a8 <__aeabi_dmul>
 801dd02:	4b78      	ldr	r3, [pc, #480]	@ (801dee4 <__ieee754_acos+0x2f4>)
 801dd04:	2200      	movs	r2, #0
 801dd06:	f7e2 fa99 	bl	800023c <__adddf3>
 801dd0a:	4602      	mov	r2, r0
 801dd0c:	460b      	mov	r3, r1
 801dd0e:	4640      	mov	r0, r8
 801dd10:	4649      	mov	r1, r9
 801dd12:	f7e2 fd73 	bl	80007fc <__aeabi_ddiv>
 801dd16:	4622      	mov	r2, r4
 801dd18:	462b      	mov	r3, r5
 801dd1a:	f7e2 fc45 	bl	80005a8 <__aeabi_dmul>
 801dd1e:	4602      	mov	r2, r0
 801dd20:	460b      	mov	r3, r1
 801dd22:	a167      	add	r1, pc, #412	@ (adr r1, 801dec0 <__ieee754_acos+0x2d0>)
 801dd24:	e9d1 0100 	ldrd	r0, r1, [r1]
 801dd28:	f7e2 fa86 	bl	8000238 <__aeabi_dsub>
 801dd2c:	4602      	mov	r2, r0
 801dd2e:	460b      	mov	r3, r1
 801dd30:	4620      	mov	r0, r4
 801dd32:	4629      	mov	r1, r5
 801dd34:	f7e2 fa80 	bl	8000238 <__aeabi_dsub>
 801dd38:	4602      	mov	r2, r0
 801dd3a:	460b      	mov	r3, r1
 801dd3c:	a162      	add	r1, pc, #392	@ (adr r1, 801dec8 <__ieee754_acos+0x2d8>)
 801dd3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801dd42:	f7e2 fa79 	bl	8000238 <__aeabi_dsub>
 801dd46:	e773      	b.n	801dc30 <__ieee754_acos+0x40>
 801dd48:	2d00      	cmp	r5, #0
 801dd4a:	f280 80cf 	bge.w	801deec <__ieee754_acos+0x2fc>
 801dd4e:	4b65      	ldr	r3, [pc, #404]	@ (801dee4 <__ieee754_acos+0x2f4>)
 801dd50:	2200      	movs	r2, #0
 801dd52:	4620      	mov	r0, r4
 801dd54:	4629      	mov	r1, r5
 801dd56:	f7e2 fa71 	bl	800023c <__adddf3>
 801dd5a:	4b63      	ldr	r3, [pc, #396]	@ (801dee8 <__ieee754_acos+0x2f8>)
 801dd5c:	2200      	movs	r2, #0
 801dd5e:	f7e2 fc23 	bl	80005a8 <__aeabi_dmul>
 801dd62:	a343      	add	r3, pc, #268	@ (adr r3, 801de70 <__ieee754_acos+0x280>)
 801dd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd68:	4604      	mov	r4, r0
 801dd6a:	460d      	mov	r5, r1
 801dd6c:	f7e2 fc1c 	bl	80005a8 <__aeabi_dmul>
 801dd70:	a341      	add	r3, pc, #260	@ (adr r3, 801de78 <__ieee754_acos+0x288>)
 801dd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd76:	f7e2 fa61 	bl	800023c <__adddf3>
 801dd7a:	4622      	mov	r2, r4
 801dd7c:	462b      	mov	r3, r5
 801dd7e:	f7e2 fc13 	bl	80005a8 <__aeabi_dmul>
 801dd82:	a33f      	add	r3, pc, #252	@ (adr r3, 801de80 <__ieee754_acos+0x290>)
 801dd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd88:	f7e2 fa56 	bl	8000238 <__aeabi_dsub>
 801dd8c:	4622      	mov	r2, r4
 801dd8e:	462b      	mov	r3, r5
 801dd90:	f7e2 fc0a 	bl	80005a8 <__aeabi_dmul>
 801dd94:	a33c      	add	r3, pc, #240	@ (adr r3, 801de88 <__ieee754_acos+0x298>)
 801dd96:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd9a:	f7e2 fa4f 	bl	800023c <__adddf3>
 801dd9e:	4622      	mov	r2, r4
 801dda0:	462b      	mov	r3, r5
 801dda2:	f7e2 fc01 	bl	80005a8 <__aeabi_dmul>
 801dda6:	a33a      	add	r3, pc, #232	@ (adr r3, 801de90 <__ieee754_acos+0x2a0>)
 801dda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddac:	f7e2 fa44 	bl	8000238 <__aeabi_dsub>
 801ddb0:	4622      	mov	r2, r4
 801ddb2:	462b      	mov	r3, r5
 801ddb4:	f7e2 fbf8 	bl	80005a8 <__aeabi_dmul>
 801ddb8:	a337      	add	r3, pc, #220	@ (adr r3, 801de98 <__ieee754_acos+0x2a8>)
 801ddba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddbe:	f7e2 fa3d 	bl	800023c <__adddf3>
 801ddc2:	4622      	mov	r2, r4
 801ddc4:	462b      	mov	r3, r5
 801ddc6:	f7e2 fbef 	bl	80005a8 <__aeabi_dmul>
 801ddca:	a335      	add	r3, pc, #212	@ (adr r3, 801dea0 <__ieee754_acos+0x2b0>)
 801ddcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddd0:	4606      	mov	r6, r0
 801ddd2:	460f      	mov	r7, r1
 801ddd4:	4620      	mov	r0, r4
 801ddd6:	4629      	mov	r1, r5
 801ddd8:	f7e2 fbe6 	bl	80005a8 <__aeabi_dmul>
 801dddc:	a332      	add	r3, pc, #200	@ (adr r3, 801dea8 <__ieee754_acos+0x2b8>)
 801ddde:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dde2:	f7e2 fa29 	bl	8000238 <__aeabi_dsub>
 801dde6:	4622      	mov	r2, r4
 801dde8:	462b      	mov	r3, r5
 801ddea:	f7e2 fbdd 	bl	80005a8 <__aeabi_dmul>
 801ddee:	a330      	add	r3, pc, #192	@ (adr r3, 801deb0 <__ieee754_acos+0x2c0>)
 801ddf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddf4:	f7e2 fa22 	bl	800023c <__adddf3>
 801ddf8:	4622      	mov	r2, r4
 801ddfa:	462b      	mov	r3, r5
 801ddfc:	f7e2 fbd4 	bl	80005a8 <__aeabi_dmul>
 801de00:	a32d      	add	r3, pc, #180	@ (adr r3, 801deb8 <__ieee754_acos+0x2c8>)
 801de02:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de06:	f7e2 fa17 	bl	8000238 <__aeabi_dsub>
 801de0a:	4622      	mov	r2, r4
 801de0c:	462b      	mov	r3, r5
 801de0e:	f7e2 fbcb 	bl	80005a8 <__aeabi_dmul>
 801de12:	4b34      	ldr	r3, [pc, #208]	@ (801dee4 <__ieee754_acos+0x2f4>)
 801de14:	2200      	movs	r2, #0
 801de16:	f7e2 fa11 	bl	800023c <__adddf3>
 801de1a:	ec45 4b10 	vmov	d0, r4, r5
 801de1e:	4680      	mov	r8, r0
 801de20:	4689      	mov	r9, r1
 801de22:	f000 f9bb 	bl	801e19c <__ieee754_sqrt>
 801de26:	ec55 4b10 	vmov	r4, r5, d0
 801de2a:	4642      	mov	r2, r8
 801de2c:	464b      	mov	r3, r9
 801de2e:	4630      	mov	r0, r6
 801de30:	4639      	mov	r1, r7
 801de32:	f7e2 fce3 	bl	80007fc <__aeabi_ddiv>
 801de36:	4622      	mov	r2, r4
 801de38:	462b      	mov	r3, r5
 801de3a:	f7e2 fbb5 	bl	80005a8 <__aeabi_dmul>
 801de3e:	a320      	add	r3, pc, #128	@ (adr r3, 801dec0 <__ieee754_acos+0x2d0>)
 801de40:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de44:	f7e2 f9f8 	bl	8000238 <__aeabi_dsub>
 801de48:	4622      	mov	r2, r4
 801de4a:	462b      	mov	r3, r5
 801de4c:	f7e2 f9f6 	bl	800023c <__adddf3>
 801de50:	4602      	mov	r2, r0
 801de52:	460b      	mov	r3, r1
 801de54:	f7e2 f9f2 	bl	800023c <__adddf3>
 801de58:	4602      	mov	r2, r0
 801de5a:	460b      	mov	r3, r1
 801de5c:	a11c      	add	r1, pc, #112	@ (adr r1, 801ded0 <__ieee754_acos+0x2e0>)
 801de5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801de62:	e76e      	b.n	801dd42 <__ieee754_acos+0x152>
 801de64:	f3af 8000 	nop.w
	...
 801de70:	0dfdf709 	.word	0x0dfdf709
 801de74:	3f023de1 	.word	0x3f023de1
 801de78:	7501b288 	.word	0x7501b288
 801de7c:	3f49efe0 	.word	0x3f49efe0
 801de80:	b5688f3b 	.word	0xb5688f3b
 801de84:	3fa48228 	.word	0x3fa48228
 801de88:	0e884455 	.word	0x0e884455
 801de8c:	3fc9c155 	.word	0x3fc9c155
 801de90:	03eb6f7d 	.word	0x03eb6f7d
 801de94:	3fd4d612 	.word	0x3fd4d612
 801de98:	55555555 	.word	0x55555555
 801de9c:	3fc55555 	.word	0x3fc55555
 801dea0:	b12e9282 	.word	0xb12e9282
 801dea4:	3fb3b8c5 	.word	0x3fb3b8c5
 801dea8:	1b8d0159 	.word	0x1b8d0159
 801deac:	3fe6066c 	.word	0x3fe6066c
 801deb0:	9c598ac8 	.word	0x9c598ac8
 801deb4:	40002ae5 	.word	0x40002ae5
 801deb8:	1c8a2d4b 	.word	0x1c8a2d4b
 801debc:	40033a27 	.word	0x40033a27
 801dec0:	33145c07 	.word	0x33145c07
 801dec4:	3c91a626 	.word	0x3c91a626
 801dec8:	54442d18 	.word	0x54442d18
 801decc:	3ff921fb 	.word	0x3ff921fb
 801ded0:	54442d18 	.word	0x54442d18
 801ded4:	400921fb 	.word	0x400921fb
 801ded8:	3fefffff 	.word	0x3fefffff
 801dedc:	3fdfffff 	.word	0x3fdfffff
 801dee0:	3c600000 	.word	0x3c600000
 801dee4:	3ff00000 	.word	0x3ff00000
 801dee8:	3fe00000 	.word	0x3fe00000
 801deec:	4622      	mov	r2, r4
 801deee:	462b      	mov	r3, r5
 801def0:	496b      	ldr	r1, [pc, #428]	@ (801e0a0 <__ieee754_acos+0x4b0>)
 801def2:	2000      	movs	r0, #0
 801def4:	f7e2 f9a0 	bl	8000238 <__aeabi_dsub>
 801def8:	4b6a      	ldr	r3, [pc, #424]	@ (801e0a4 <__ieee754_acos+0x4b4>)
 801defa:	2200      	movs	r2, #0
 801defc:	f7e2 fb54 	bl	80005a8 <__aeabi_dmul>
 801df00:	4604      	mov	r4, r0
 801df02:	460d      	mov	r5, r1
 801df04:	ec45 4b10 	vmov	d0, r4, r5
 801df08:	f000 f948 	bl	801e19c <__ieee754_sqrt>
 801df0c:	a34c      	add	r3, pc, #304	@ (adr r3, 801e040 <__ieee754_acos+0x450>)
 801df0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df12:	4620      	mov	r0, r4
 801df14:	4629      	mov	r1, r5
 801df16:	ec59 8b10 	vmov	r8, r9, d0
 801df1a:	f7e2 fb45 	bl	80005a8 <__aeabi_dmul>
 801df1e:	a34a      	add	r3, pc, #296	@ (adr r3, 801e048 <__ieee754_acos+0x458>)
 801df20:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df24:	f7e2 f98a 	bl	800023c <__adddf3>
 801df28:	4622      	mov	r2, r4
 801df2a:	462b      	mov	r3, r5
 801df2c:	f7e2 fb3c 	bl	80005a8 <__aeabi_dmul>
 801df30:	a347      	add	r3, pc, #284	@ (adr r3, 801e050 <__ieee754_acos+0x460>)
 801df32:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df36:	f7e2 f97f 	bl	8000238 <__aeabi_dsub>
 801df3a:	4622      	mov	r2, r4
 801df3c:	462b      	mov	r3, r5
 801df3e:	f7e2 fb33 	bl	80005a8 <__aeabi_dmul>
 801df42:	a345      	add	r3, pc, #276	@ (adr r3, 801e058 <__ieee754_acos+0x468>)
 801df44:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df48:	f7e2 f978 	bl	800023c <__adddf3>
 801df4c:	4622      	mov	r2, r4
 801df4e:	462b      	mov	r3, r5
 801df50:	f7e2 fb2a 	bl	80005a8 <__aeabi_dmul>
 801df54:	a342      	add	r3, pc, #264	@ (adr r3, 801e060 <__ieee754_acos+0x470>)
 801df56:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df5a:	f7e2 f96d 	bl	8000238 <__aeabi_dsub>
 801df5e:	4622      	mov	r2, r4
 801df60:	462b      	mov	r3, r5
 801df62:	f7e2 fb21 	bl	80005a8 <__aeabi_dmul>
 801df66:	a340      	add	r3, pc, #256	@ (adr r3, 801e068 <__ieee754_acos+0x478>)
 801df68:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df6c:	f7e2 f966 	bl	800023c <__adddf3>
 801df70:	4622      	mov	r2, r4
 801df72:	462b      	mov	r3, r5
 801df74:	f7e2 fb18 	bl	80005a8 <__aeabi_dmul>
 801df78:	a33d      	add	r3, pc, #244	@ (adr r3, 801e070 <__ieee754_acos+0x480>)
 801df7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df7e:	4682      	mov	sl, r0
 801df80:	468b      	mov	fp, r1
 801df82:	4620      	mov	r0, r4
 801df84:	4629      	mov	r1, r5
 801df86:	f7e2 fb0f 	bl	80005a8 <__aeabi_dmul>
 801df8a:	a33b      	add	r3, pc, #236	@ (adr r3, 801e078 <__ieee754_acos+0x488>)
 801df8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df90:	f7e2 f952 	bl	8000238 <__aeabi_dsub>
 801df94:	4622      	mov	r2, r4
 801df96:	462b      	mov	r3, r5
 801df98:	f7e2 fb06 	bl	80005a8 <__aeabi_dmul>
 801df9c:	a338      	add	r3, pc, #224	@ (adr r3, 801e080 <__ieee754_acos+0x490>)
 801df9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dfa2:	f7e2 f94b 	bl	800023c <__adddf3>
 801dfa6:	4622      	mov	r2, r4
 801dfa8:	462b      	mov	r3, r5
 801dfaa:	f7e2 fafd 	bl	80005a8 <__aeabi_dmul>
 801dfae:	a336      	add	r3, pc, #216	@ (adr r3, 801e088 <__ieee754_acos+0x498>)
 801dfb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dfb4:	f7e2 f940 	bl	8000238 <__aeabi_dsub>
 801dfb8:	4622      	mov	r2, r4
 801dfba:	462b      	mov	r3, r5
 801dfbc:	f7e2 faf4 	bl	80005a8 <__aeabi_dmul>
 801dfc0:	4b37      	ldr	r3, [pc, #220]	@ (801e0a0 <__ieee754_acos+0x4b0>)
 801dfc2:	2200      	movs	r2, #0
 801dfc4:	f7e2 f93a 	bl	800023c <__adddf3>
 801dfc8:	4602      	mov	r2, r0
 801dfca:	460b      	mov	r3, r1
 801dfcc:	4650      	mov	r0, sl
 801dfce:	4659      	mov	r1, fp
 801dfd0:	f7e2 fc14 	bl	80007fc <__aeabi_ddiv>
 801dfd4:	4642      	mov	r2, r8
 801dfd6:	464b      	mov	r3, r9
 801dfd8:	f7e2 fae6 	bl	80005a8 <__aeabi_dmul>
 801dfdc:	2600      	movs	r6, #0
 801dfde:	4682      	mov	sl, r0
 801dfe0:	468b      	mov	fp, r1
 801dfe2:	4632      	mov	r2, r6
 801dfe4:	464b      	mov	r3, r9
 801dfe6:	4630      	mov	r0, r6
 801dfe8:	4649      	mov	r1, r9
 801dfea:	f7e2 fadd 	bl	80005a8 <__aeabi_dmul>
 801dfee:	4602      	mov	r2, r0
 801dff0:	460b      	mov	r3, r1
 801dff2:	4620      	mov	r0, r4
 801dff4:	4629      	mov	r1, r5
 801dff6:	f7e2 f91f 	bl	8000238 <__aeabi_dsub>
 801dffa:	4632      	mov	r2, r6
 801dffc:	4604      	mov	r4, r0
 801dffe:	460d      	mov	r5, r1
 801e000:	464b      	mov	r3, r9
 801e002:	4640      	mov	r0, r8
 801e004:	4649      	mov	r1, r9
 801e006:	f7e2 f919 	bl	800023c <__adddf3>
 801e00a:	4602      	mov	r2, r0
 801e00c:	460b      	mov	r3, r1
 801e00e:	4620      	mov	r0, r4
 801e010:	4629      	mov	r1, r5
 801e012:	f7e2 fbf3 	bl	80007fc <__aeabi_ddiv>
 801e016:	4602      	mov	r2, r0
 801e018:	460b      	mov	r3, r1
 801e01a:	4650      	mov	r0, sl
 801e01c:	4659      	mov	r1, fp
 801e01e:	f7e2 f90d 	bl	800023c <__adddf3>
 801e022:	4632      	mov	r2, r6
 801e024:	464b      	mov	r3, r9
 801e026:	f7e2 f909 	bl	800023c <__adddf3>
 801e02a:	4602      	mov	r2, r0
 801e02c:	460b      	mov	r3, r1
 801e02e:	f7e2 f905 	bl	800023c <__adddf3>
 801e032:	e5fd      	b.n	801dc30 <__ieee754_acos+0x40>
 801e034:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 801e090 <__ieee754_acos+0x4a0>
 801e038:	e5ee      	b.n	801dc18 <__ieee754_acos+0x28>
 801e03a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 801e098 <__ieee754_acos+0x4a8>
 801e03e:	e5eb      	b.n	801dc18 <__ieee754_acos+0x28>
 801e040:	0dfdf709 	.word	0x0dfdf709
 801e044:	3f023de1 	.word	0x3f023de1
 801e048:	7501b288 	.word	0x7501b288
 801e04c:	3f49efe0 	.word	0x3f49efe0
 801e050:	b5688f3b 	.word	0xb5688f3b
 801e054:	3fa48228 	.word	0x3fa48228
 801e058:	0e884455 	.word	0x0e884455
 801e05c:	3fc9c155 	.word	0x3fc9c155
 801e060:	03eb6f7d 	.word	0x03eb6f7d
 801e064:	3fd4d612 	.word	0x3fd4d612
 801e068:	55555555 	.word	0x55555555
 801e06c:	3fc55555 	.word	0x3fc55555
 801e070:	b12e9282 	.word	0xb12e9282
 801e074:	3fb3b8c5 	.word	0x3fb3b8c5
 801e078:	1b8d0159 	.word	0x1b8d0159
 801e07c:	3fe6066c 	.word	0x3fe6066c
 801e080:	9c598ac8 	.word	0x9c598ac8
 801e084:	40002ae5 	.word	0x40002ae5
 801e088:	1c8a2d4b 	.word	0x1c8a2d4b
 801e08c:	40033a27 	.word	0x40033a27
 801e090:	54442d18 	.word	0x54442d18
 801e094:	400921fb 	.word	0x400921fb
 801e098:	54442d18 	.word	0x54442d18
 801e09c:	3ff921fb 	.word	0x3ff921fb
 801e0a0:	3ff00000 	.word	0x3ff00000
 801e0a4:	3fe00000 	.word	0x3fe00000

0801e0a8 <scalbn>:
 801e0a8:	b570      	push	{r4, r5, r6, lr}
 801e0aa:	ec55 4b10 	vmov	r4, r5, d0
 801e0ae:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801e0b2:	4606      	mov	r6, r0
 801e0b4:	462b      	mov	r3, r5
 801e0b6:	b991      	cbnz	r1, 801e0de <scalbn+0x36>
 801e0b8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801e0bc:	4323      	orrs	r3, r4
 801e0be:	d03b      	beq.n	801e138 <scalbn+0x90>
 801e0c0:	4b33      	ldr	r3, [pc, #204]	@ (801e190 <scalbn+0xe8>)
 801e0c2:	4620      	mov	r0, r4
 801e0c4:	4629      	mov	r1, r5
 801e0c6:	2200      	movs	r2, #0
 801e0c8:	f7e2 fa6e 	bl	80005a8 <__aeabi_dmul>
 801e0cc:	4b31      	ldr	r3, [pc, #196]	@ (801e194 <scalbn+0xec>)
 801e0ce:	429e      	cmp	r6, r3
 801e0d0:	4604      	mov	r4, r0
 801e0d2:	460d      	mov	r5, r1
 801e0d4:	da0f      	bge.n	801e0f6 <scalbn+0x4e>
 801e0d6:	a326      	add	r3, pc, #152	@ (adr r3, 801e170 <scalbn+0xc8>)
 801e0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e0dc:	e01e      	b.n	801e11c <scalbn+0x74>
 801e0de:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801e0e2:	4291      	cmp	r1, r2
 801e0e4:	d10b      	bne.n	801e0fe <scalbn+0x56>
 801e0e6:	4622      	mov	r2, r4
 801e0e8:	4620      	mov	r0, r4
 801e0ea:	4629      	mov	r1, r5
 801e0ec:	f7e2 f8a6 	bl	800023c <__adddf3>
 801e0f0:	4604      	mov	r4, r0
 801e0f2:	460d      	mov	r5, r1
 801e0f4:	e020      	b.n	801e138 <scalbn+0x90>
 801e0f6:	460b      	mov	r3, r1
 801e0f8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801e0fc:	3936      	subs	r1, #54	@ 0x36
 801e0fe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801e102:	4296      	cmp	r6, r2
 801e104:	dd0d      	ble.n	801e122 <scalbn+0x7a>
 801e106:	2d00      	cmp	r5, #0
 801e108:	a11b      	add	r1, pc, #108	@ (adr r1, 801e178 <scalbn+0xd0>)
 801e10a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e10e:	da02      	bge.n	801e116 <scalbn+0x6e>
 801e110:	a11b      	add	r1, pc, #108	@ (adr r1, 801e180 <scalbn+0xd8>)
 801e112:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e116:	a318      	add	r3, pc, #96	@ (adr r3, 801e178 <scalbn+0xd0>)
 801e118:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e11c:	f7e2 fa44 	bl	80005a8 <__aeabi_dmul>
 801e120:	e7e6      	b.n	801e0f0 <scalbn+0x48>
 801e122:	1872      	adds	r2, r6, r1
 801e124:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801e128:	428a      	cmp	r2, r1
 801e12a:	dcec      	bgt.n	801e106 <scalbn+0x5e>
 801e12c:	2a00      	cmp	r2, #0
 801e12e:	dd06      	ble.n	801e13e <scalbn+0x96>
 801e130:	f36f 531e 	bfc	r3, #20, #11
 801e134:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801e138:	ec45 4b10 	vmov	d0, r4, r5
 801e13c:	bd70      	pop	{r4, r5, r6, pc}
 801e13e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801e142:	da08      	bge.n	801e156 <scalbn+0xae>
 801e144:	2d00      	cmp	r5, #0
 801e146:	a10a      	add	r1, pc, #40	@ (adr r1, 801e170 <scalbn+0xc8>)
 801e148:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e14c:	dac3      	bge.n	801e0d6 <scalbn+0x2e>
 801e14e:	a10e      	add	r1, pc, #56	@ (adr r1, 801e188 <scalbn+0xe0>)
 801e150:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e154:	e7bf      	b.n	801e0d6 <scalbn+0x2e>
 801e156:	3236      	adds	r2, #54	@ 0x36
 801e158:	f36f 531e 	bfc	r3, #20, #11
 801e15c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801e160:	4620      	mov	r0, r4
 801e162:	4b0d      	ldr	r3, [pc, #52]	@ (801e198 <scalbn+0xf0>)
 801e164:	4629      	mov	r1, r5
 801e166:	2200      	movs	r2, #0
 801e168:	e7d8      	b.n	801e11c <scalbn+0x74>
 801e16a:	bf00      	nop
 801e16c:	f3af 8000 	nop.w
 801e170:	c2f8f359 	.word	0xc2f8f359
 801e174:	01a56e1f 	.word	0x01a56e1f
 801e178:	8800759c 	.word	0x8800759c
 801e17c:	7e37e43c 	.word	0x7e37e43c
 801e180:	8800759c 	.word	0x8800759c
 801e184:	fe37e43c 	.word	0xfe37e43c
 801e188:	c2f8f359 	.word	0xc2f8f359
 801e18c:	81a56e1f 	.word	0x81a56e1f
 801e190:	43500000 	.word	0x43500000
 801e194:	ffff3cb0 	.word	0xffff3cb0
 801e198:	3c900000 	.word	0x3c900000

0801e19c <__ieee754_sqrt>:
 801e19c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e1a0:	4a66      	ldr	r2, [pc, #408]	@ (801e33c <__ieee754_sqrt+0x1a0>)
 801e1a2:	ec55 4b10 	vmov	r4, r5, d0
 801e1a6:	43aa      	bics	r2, r5
 801e1a8:	462b      	mov	r3, r5
 801e1aa:	4621      	mov	r1, r4
 801e1ac:	d110      	bne.n	801e1d0 <__ieee754_sqrt+0x34>
 801e1ae:	4622      	mov	r2, r4
 801e1b0:	4620      	mov	r0, r4
 801e1b2:	4629      	mov	r1, r5
 801e1b4:	f7e2 f9f8 	bl	80005a8 <__aeabi_dmul>
 801e1b8:	4602      	mov	r2, r0
 801e1ba:	460b      	mov	r3, r1
 801e1bc:	4620      	mov	r0, r4
 801e1be:	4629      	mov	r1, r5
 801e1c0:	f7e2 f83c 	bl	800023c <__adddf3>
 801e1c4:	4604      	mov	r4, r0
 801e1c6:	460d      	mov	r5, r1
 801e1c8:	ec45 4b10 	vmov	d0, r4, r5
 801e1cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e1d0:	2d00      	cmp	r5, #0
 801e1d2:	dc0e      	bgt.n	801e1f2 <__ieee754_sqrt+0x56>
 801e1d4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801e1d8:	4322      	orrs	r2, r4
 801e1da:	d0f5      	beq.n	801e1c8 <__ieee754_sqrt+0x2c>
 801e1dc:	b19d      	cbz	r5, 801e206 <__ieee754_sqrt+0x6a>
 801e1de:	4622      	mov	r2, r4
 801e1e0:	4620      	mov	r0, r4
 801e1e2:	4629      	mov	r1, r5
 801e1e4:	f7e2 f828 	bl	8000238 <__aeabi_dsub>
 801e1e8:	4602      	mov	r2, r0
 801e1ea:	460b      	mov	r3, r1
 801e1ec:	f7e2 fb06 	bl	80007fc <__aeabi_ddiv>
 801e1f0:	e7e8      	b.n	801e1c4 <__ieee754_sqrt+0x28>
 801e1f2:	152a      	asrs	r2, r5, #20
 801e1f4:	d115      	bne.n	801e222 <__ieee754_sqrt+0x86>
 801e1f6:	2000      	movs	r0, #0
 801e1f8:	e009      	b.n	801e20e <__ieee754_sqrt+0x72>
 801e1fa:	0acb      	lsrs	r3, r1, #11
 801e1fc:	3a15      	subs	r2, #21
 801e1fe:	0549      	lsls	r1, r1, #21
 801e200:	2b00      	cmp	r3, #0
 801e202:	d0fa      	beq.n	801e1fa <__ieee754_sqrt+0x5e>
 801e204:	e7f7      	b.n	801e1f6 <__ieee754_sqrt+0x5a>
 801e206:	462a      	mov	r2, r5
 801e208:	e7fa      	b.n	801e200 <__ieee754_sqrt+0x64>
 801e20a:	005b      	lsls	r3, r3, #1
 801e20c:	3001      	adds	r0, #1
 801e20e:	02dc      	lsls	r4, r3, #11
 801e210:	d5fb      	bpl.n	801e20a <__ieee754_sqrt+0x6e>
 801e212:	1e44      	subs	r4, r0, #1
 801e214:	1b12      	subs	r2, r2, r4
 801e216:	f1c0 0420 	rsb	r4, r0, #32
 801e21a:	fa21 f404 	lsr.w	r4, r1, r4
 801e21e:	4323      	orrs	r3, r4
 801e220:	4081      	lsls	r1, r0
 801e222:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e226:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801e22a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801e22e:	07d2      	lsls	r2, r2, #31
 801e230:	bf5c      	itt	pl
 801e232:	005b      	lslpl	r3, r3, #1
 801e234:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801e238:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801e23c:	bf58      	it	pl
 801e23e:	0049      	lslpl	r1, r1, #1
 801e240:	2600      	movs	r6, #0
 801e242:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801e246:	107f      	asrs	r7, r7, #1
 801e248:	0049      	lsls	r1, r1, #1
 801e24a:	2016      	movs	r0, #22
 801e24c:	4632      	mov	r2, r6
 801e24e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801e252:	1915      	adds	r5, r2, r4
 801e254:	429d      	cmp	r5, r3
 801e256:	bfde      	ittt	le
 801e258:	192a      	addle	r2, r5, r4
 801e25a:	1b5b      	suble	r3, r3, r5
 801e25c:	1936      	addle	r6, r6, r4
 801e25e:	0fcd      	lsrs	r5, r1, #31
 801e260:	3801      	subs	r0, #1
 801e262:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801e266:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801e26a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801e26e:	d1f0      	bne.n	801e252 <__ieee754_sqrt+0xb6>
 801e270:	4605      	mov	r5, r0
 801e272:	2420      	movs	r4, #32
 801e274:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801e278:	4293      	cmp	r3, r2
 801e27a:	eb0c 0e00 	add.w	lr, ip, r0
 801e27e:	dc02      	bgt.n	801e286 <__ieee754_sqrt+0xea>
 801e280:	d113      	bne.n	801e2aa <__ieee754_sqrt+0x10e>
 801e282:	458e      	cmp	lr, r1
 801e284:	d811      	bhi.n	801e2aa <__ieee754_sqrt+0x10e>
 801e286:	f1be 0f00 	cmp.w	lr, #0
 801e28a:	eb0e 000c 	add.w	r0, lr, ip
 801e28e:	da3f      	bge.n	801e310 <__ieee754_sqrt+0x174>
 801e290:	2800      	cmp	r0, #0
 801e292:	db3d      	blt.n	801e310 <__ieee754_sqrt+0x174>
 801e294:	f102 0801 	add.w	r8, r2, #1
 801e298:	1a9b      	subs	r3, r3, r2
 801e29a:	458e      	cmp	lr, r1
 801e29c:	bf88      	it	hi
 801e29e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801e2a2:	eba1 010e 	sub.w	r1, r1, lr
 801e2a6:	4465      	add	r5, ip
 801e2a8:	4642      	mov	r2, r8
 801e2aa:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801e2ae:	3c01      	subs	r4, #1
 801e2b0:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801e2b4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801e2b8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801e2bc:	d1dc      	bne.n	801e278 <__ieee754_sqrt+0xdc>
 801e2be:	4319      	orrs	r1, r3
 801e2c0:	d01b      	beq.n	801e2fa <__ieee754_sqrt+0x15e>
 801e2c2:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801e340 <__ieee754_sqrt+0x1a4>
 801e2c6:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801e344 <__ieee754_sqrt+0x1a8>
 801e2ca:	e9da 0100 	ldrd	r0, r1, [sl]
 801e2ce:	e9db 2300 	ldrd	r2, r3, [fp]
 801e2d2:	f7e1 ffb1 	bl	8000238 <__aeabi_dsub>
 801e2d6:	e9da 8900 	ldrd	r8, r9, [sl]
 801e2da:	4602      	mov	r2, r0
 801e2dc:	460b      	mov	r3, r1
 801e2de:	4640      	mov	r0, r8
 801e2e0:	4649      	mov	r1, r9
 801e2e2:	f7e2 fbdd 	bl	8000aa0 <__aeabi_dcmple>
 801e2e6:	b140      	cbz	r0, 801e2fa <__ieee754_sqrt+0x15e>
 801e2e8:	f1b5 3fff 	cmp.w	r5, #4294967295
 801e2ec:	e9da 0100 	ldrd	r0, r1, [sl]
 801e2f0:	e9db 2300 	ldrd	r2, r3, [fp]
 801e2f4:	d10e      	bne.n	801e314 <__ieee754_sqrt+0x178>
 801e2f6:	3601      	adds	r6, #1
 801e2f8:	4625      	mov	r5, r4
 801e2fa:	1073      	asrs	r3, r6, #1
 801e2fc:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801e300:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801e304:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801e308:	086b      	lsrs	r3, r5, #1
 801e30a:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801e30e:	e759      	b.n	801e1c4 <__ieee754_sqrt+0x28>
 801e310:	4690      	mov	r8, r2
 801e312:	e7c1      	b.n	801e298 <__ieee754_sqrt+0xfc>
 801e314:	f7e1 ff92 	bl	800023c <__adddf3>
 801e318:	e9da 8900 	ldrd	r8, r9, [sl]
 801e31c:	4602      	mov	r2, r0
 801e31e:	460b      	mov	r3, r1
 801e320:	4640      	mov	r0, r8
 801e322:	4649      	mov	r1, r9
 801e324:	f7e2 fbb2 	bl	8000a8c <__aeabi_dcmplt>
 801e328:	b120      	cbz	r0, 801e334 <__ieee754_sqrt+0x198>
 801e32a:	1cab      	adds	r3, r5, #2
 801e32c:	bf08      	it	eq
 801e32e:	3601      	addeq	r6, #1
 801e330:	3502      	adds	r5, #2
 801e332:	e7e2      	b.n	801e2fa <__ieee754_sqrt+0x15e>
 801e334:	1c6b      	adds	r3, r5, #1
 801e336:	f023 0501 	bic.w	r5, r3, #1
 801e33a:	e7de      	b.n	801e2fa <__ieee754_sqrt+0x15e>
 801e33c:	7ff00000 	.word	0x7ff00000
 801e340:	08020e30 	.word	0x08020e30
 801e344:	08020e28 	.word	0x08020e28

0801e348 <_init>:
 801e348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e34a:	bf00      	nop
 801e34c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e34e:	bc08      	pop	{r3}
 801e350:	469e      	mov	lr, r3
 801e352:	4770      	bx	lr

0801e354 <_fini>:
 801e354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e356:	bf00      	nop
 801e358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e35a:	bc08      	pop	{r3}
 801e35c:	469e      	mov	lr, r3
 801e35e:	4770      	bx	lr
