(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2021-10-18T10:01:03Z")
 (DESIGN "Design01")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Design01")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Zones_Reg\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Echo_Control\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb idle_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb zone7_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb return_back_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_RGB\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_RGB\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb rgb_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_RGB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Arm_Metal\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb measure_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb zone5_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb zone8_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb zone6_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Base_State_Reg\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Measure_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb trigger_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Trigger_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Trig_Control\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT MODIN7_0.q MODIN7_0.main_3 (4.175:4.175:4.175))
    (INTERCONNECT MODIN7_0.q MODIN7_1.main_3 (4.846:4.846:4.846))
    (INTERCONNECT MODIN7_0.q \\Measure_Timer\:TimerUDB\:capt_int_temp\\.main_3 (4.175:4.175:4.175))
    (INTERCONNECT MODIN7_1.q MODIN7_0.main_2 (3.947:3.947:3.947))
    (INTERCONNECT MODIN7_1.q MODIN7_1.main_2 (2.300:2.300:2.300))
    (INTERCONNECT MODIN7_1.q \\Measure_Timer\:TimerUDB\:capt_int_temp\\.main_2 (3.947:3.947:3.947))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN7_0.main_5 (2.325:2.325:2.325))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN7_1.main_5 (3.995:3.995:3.995))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Measure_Timer\:TimerUDB\:capt_int_temp\\.main_5 (2.325:2.325:2.325))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN7_0.main_4 (2.338:2.338:2.338))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN7_1.main_4 (4.007:4.007:4.007))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Measure_Timer\:TimerUDB\:capt_int_temp\\.main_4 (2.338:2.338:2.338))
    (INTERCONNECT MOTOR_1_ENA\(0\).pad_out MOTOR_1_ENA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_2_ENB\(0\).pad_out MOTOR_2_ENB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Color_Out\(0\).fb \\Counter_RGB\:CounterUDB\:count_enable\\.main_3 (5.560:5.560:5.560))
    (INTERCONNECT Color_Out\(0\).fb \\Counter_RGB\:CounterUDB\:count_stored_i\\.main_0 (8.613:8.613:8.613))
    (INTERCONNECT Net_111.q \\Counter_RGB\:CounterUDB\:hwCapture\\.main_0 (4.416:4.416:4.416))
    (INTERCONNECT Net_111.q \\Counter_RGB\:CounterUDB\:prevCapture\\.main_0 (4.416:4.416:4.416))
    (INTERCONNECT Net_111.q \\Counter_RGB\:CounterUDB\:reload\\.main_1 (3.859:3.859:3.859))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:genblk8\:stsreg\\.interrupt rgb_isr.interrupt (6.927:6.927:6.927))
    (INTERCONNECT \\PWM_Motor_1\:PWMHW\\.cmp MOTOR_1_ENA\(0\).pin_input (7.862:7.862:7.862))
    (INTERCONNECT MOTOR_2_Phase_B\(0\).fb \\QuadDec_Motor_2\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.610:5.610:5.610))
    (INTERCONNECT MOTOR_2_Phase_A\(0\).fb \\QuadDec_Motor_2\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.672:5.672:5.672))
    (INTERCONNECT \\PWM_Motor_2\:PWMHW\\.cmp MOTOR_2_ENB\(0\).pin_input (3.022:3.022:3.022))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN7_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN7_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_4702.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_5058.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_5059.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_5060.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_5062.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_5081.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Measure_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Measure_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Measure_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Measure_Timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Measure_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Measure_Timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Measure_Timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_1\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_Motor_2\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Trigger_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Trigger_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\competition_state_machine\:StateMachine_1_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\competition_state_machine\:StateMachine_1_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\competition_state_machine\:StateMachine_1_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\competition_state_machine\:StateMachine_1_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_3536.q Servo_M_Pin\(0\).pin_input (5.390:5.390:5.390))
    (INTERCONNECT MOTOR_1_Phase_A\(0\).fb \\QuadDec_Motor_1\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.305:5.305:5.305))
    (INTERCONNECT MOTOR_1_Phase_B\(0\).fb \\QuadDec_Motor_1\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.992:5.992:5.992))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:genblk8\:stsreg\\.interrupt \\Status_Reg_Arm\:sts\:sts_reg\\.status_0 (3.595:3.595:3.595))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_3536.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Arm_Metal\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Arm_Metal\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Arm_Metal\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Arm_Metal\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Arm_Metal\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_0\\.main_2 (6.728:6.728:6.728))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_1\\.main_3 (7.864:7.864:7.864))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_last\\.main_0 (6.013:6.013:6.013))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_postpoll\\.main_1 (6.728:6.728:6.728))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_0\\.main_9 (6.009:6.009:6.009))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_2\\.main_8 (5.997:5.997:5.997))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_status_3\\.main_6 (5.997:5.997:5.997))
    (INTERCONNECT Net_4702.q Net_4702.main_0 (3.778:3.778:3.778))
    (INTERCONNECT Net_4702.q idle_isr.interrupt (8.907:8.907:8.907))
    (INTERCONNECT \\Zones_Reg\:Sync\:ctrl_reg\\.control_2 \\competition_state_machine\:StateMachine_1_2\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\Zones_Reg\:Sync\:ctrl_reg\\.control_2 \\competition_state_machine\:StateMachine_1_3\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_111.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_RGB\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_RGB\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_RGB\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_RGB\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_RGB\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_RGB\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_RGB\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_RGB\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_RGB\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_RGB\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_RGB\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_RGB\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_RGB\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_483.q Tx_1\(0\).pin_input (7.154:7.154:7.154))
    (INTERCONNECT Trigger_2\(0\).fb Net_91.main_2 (5.633:5.633:5.633))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt measure_isr.interrupt (7.063:7.063:7.063))
    (INTERCONNECT \\Echo_Control\:Sync\:ctrl_reg\\.control_0 \\Measure_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.802:2.802:2.802))
    (INTERCONNECT \\Echo_Control\:Sync\:ctrl_reg\\.control_0 \\Measure_Timer\:TimerUDB\:capture_last\\.main_1 (2.826:2.826:2.826))
    (INTERCONNECT \\Echo_Control\:Sync\:ctrl_reg\\.control_0 \\Measure_Timer\:TimerUDB\:run_mode\\.main_1 (2.826:2.826:2.826))
    (INTERCONNECT \\Echo_Control\:Sync\:ctrl_reg\\.control_0 \\Measure_Timer\:TimerUDB\:timer_enable\\.main_2 (2.802:2.802:2.802))
    (INTERCONNECT \\Trig_Control\:Sync\:ctrl_reg\\.control_0 Net_91.main_0 (2.327:2.327:2.327))
    (INTERCONNECT Echo_1\(0\).fb \\Measure_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (5.016:5.016:5.016))
    (INTERCONNECT Echo_1\(0\).fb \\Measure_Timer\:TimerUDB\:capture_last\\.main_2 (4.999:4.999:4.999))
    (INTERCONNECT Echo_1\(0\).fb \\Measure_Timer\:TimerUDB\:run_mode\\.main_3 (4.999:4.999:4.999))
    (INTERCONNECT Echo_1\(0\).fb \\Measure_Timer\:TimerUDB\:timer_enable\\.main_8 (5.016:5.016:5.016))
    (INTERCONNECT Trigger_1\(0\).fb Net_91.main_1 (4.675:4.675:4.675))
    (INTERCONNECT Net_5058.q Net_5058.main_0 (2.294:2.294:2.294))
    (INTERCONNECT Net_5058.q zone5_isr.interrupt (8.135:8.135:8.135))
    (INTERCONNECT Net_5059.q Net_5059.main_0 (3.777:3.777:3.777))
    (INTERCONNECT Net_5059.q zone6_isr.interrupt (7.376:7.376:7.376))
    (INTERCONNECT Net_5060.q Net_5060.main_0 (3.495:3.495:3.495))
    (INTERCONNECT Net_5060.q zone7_isr.interrupt (7.484:7.484:7.484))
    (INTERCONNECT Net_5062.q Net_5062.main_0 (3.787:3.787:3.787))
    (INTERCONNECT Net_5062.q zone8_isr.interrupt (7.399:7.399:7.399))
    (INTERCONNECT \\Base_State_Reg\:Sync\:ctrl_reg\\.control_1 \\competition_state_machine\:StateMachine_1_0\\.main_7 (2.623:2.623:2.623))
    (INTERCONNECT \\Base_State_Reg\:Sync\:ctrl_reg\\.control_1 \\competition_state_machine\:StateMachine_1_2\\.main_7 (2.611:2.611:2.611))
    (INTERCONNECT Net_5081.q Net_5081.main_0 (3.501:3.501:3.501))
    (INTERCONNECT Net_5081.q return_back_isr.interrupt (8.242:8.242:8.242))
    (INTERCONNECT \\Zones_Reg\:Sync\:ctrl_reg\\.control_1 \\competition_state_machine\:StateMachine_1_0\\.main_0 (3.706:3.706:3.706))
    (INTERCONNECT \\Zones_Reg\:Sync\:ctrl_reg\\.control_1 \\competition_state_machine\:StateMachine_1_1\\.main_1 (4.259:4.259:4.259))
    (INTERCONNECT \\Zones_Reg\:Sync\:ctrl_reg\\.control_1 \\competition_state_machine\:StateMachine_1_2\\.main_1 (4.259:4.259:4.259))
    (INTERCONNECT \\Zones_Reg\:Sync\:ctrl_reg\\.control_1 \\competition_state_machine\:StateMachine_1_3\\.main_0 (4.259:4.259:4.259))
    (INTERCONNECT \\Zones_Reg\:Sync\:ctrl_reg\\.control_0 \\competition_state_machine\:StateMachine_1_1\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\Zones_Reg\:Sync\:ctrl_reg\\.control_0 \\competition_state_machine\:StateMachine_1_2\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\Base_State_Reg\:Sync\:ctrl_reg\\.control_0 \\competition_state_machine\:StateMachine_1_0\\.main_6 (2.336:2.336:2.336))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt trigger_isr.interrupt (8.549:8.549:8.549))
    (INTERCONNECT Echo_2\(0\).fb \\Measure_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (5.913:5.913:5.913))
    (INTERCONNECT Echo_2\(0\).fb \\Measure_Timer\:TimerUDB\:capture_last\\.main_0 (5.900:5.900:5.900))
    (INTERCONNECT Echo_2\(0\).fb \\Measure_Timer\:TimerUDB\:run_mode\\.main_0 (5.900:5.900:5.900))
    (INTERCONNECT Echo_2\(0\).fb \\Measure_Timer\:TimerUDB\:timer_enable\\.main_0 (5.913:5.913:5.913))
    (INTERCONNECT Btn_Start\(0\).fb \\competition_state_machine\:StateMachine_1_0\\.main_1 (7.456:7.456:7.456))
    (INTERCONNECT Net_91.q MODIN7_0.main_0 (4.601:4.601:4.601))
    (INTERCONNECT Net_91.q MODIN7_1.main_0 (4.354:4.354:4.354))
    (INTERCONNECT Net_91.q \\Measure_Timer\:TimerUDB\:capt_int_temp\\.main_0 (4.601:4.601:4.601))
    (INTERCONNECT Net_91.q \\Measure_Timer\:TimerUDB\:rstSts\:stsreg\\.reset (3.907:3.907:3.907))
    (INTERCONNECT Net_91.q \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (3.891:3.891:3.891))
    (INTERCONNECT Net_91.q \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (3.709:3.709:3.709))
    (INTERCONNECT Net_91.q \\Measure_Timer\:TimerUDB\:timer_enable\\.main_1 (3.707:3.707:3.707))
    (INTERCONNECT Net_91.q \\Measure_Timer\:TimerUDB\:trig_disable\\.main_0 (3.870:3.870:3.870))
    (INTERCONNECT \\Control_Reg_RGB\:Sync\:ctrl_reg\\.control_0 \\Counter_RGB\:CounterUDB\:disable_run_i\\.main_0 (4.890:4.890:4.890))
    (INTERCONNECT \\Control_Reg_RGB\:Sync\:ctrl_reg\\.control_0 \\Counter_RGB\:CounterUDB\:reload\\.main_0 (3.112:3.112:3.112))
    (INTERCONNECT \\Control_Reg_RGB\:Sync\:ctrl_reg\\.control_0 \\Counter_RGB\:CounterUDB\:sSTSReg\:stsreg\\.reset (3.113:3.113:3.113))
    (INTERCONNECT \\Control_Reg_RGB\:Sync\:ctrl_reg\\.control_0 \\PWM_RGB\:PWMUDB\:genblk8\:stsreg\\.reset (5.487:5.487:5.487))
    (INTERCONNECT \\Control_Reg_RGB\:Sync\:ctrl_reg\\.control_0 \\PWM_RGB\:PWMUDB\:runmode_enable\\.ar_0 (3.113:3.113:3.113))
    (INTERCONNECT \\Control_Reg_RGB\:Sync\:ctrl_reg\\.control_0 \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (3.869:3.869:3.869))
    (INTERCONNECT \\Control_Reg_RGB\:Sync\:ctrl_reg\\.control_0 \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (3.989:3.989:3.989))
    (INTERCONNECT \\Control_Reg_RGB\:Sync\:ctrl_reg\\.control_0 \\PWM_RGB\:PWMUDB\:status_0\\.ar_0 (5.487:5.487:5.487))
    (INTERCONNECT \\Control_Reg_RGB\:Sync\:ctrl_reg\\.control_0 \\PWM_RGB\:PWMUDB\:trig_disable\\.ar_0 (3.113:3.113:3.113))
    (INTERCONNECT Servo_M_Pin\(0\).pad_out Servo_M_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.cl1_comb \\Counter_RGB\:CounterUDB\:prevCompare\\.main_0 (2.907:2.907:2.907))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.cl1_comb \\Counter_RGB\:CounterUDB\:status_0\\.main_0 (2.907:2.907:2.907))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Counter_RGB\:CounterUDB\:count_enable\\.main_0 (3.652:3.652:3.652))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:count_enable\\.q \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.024:3.024:3.024))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:count_enable\\.q \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.027:3.027:3.027))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:count_stored_i\\.q \\Counter_RGB\:CounterUDB\:count_enable\\.main_2 (3.629:3.629:3.629))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:disable_run_i\\.q \\Counter_RGB\:CounterUDB\:count_enable\\.main_1 (3.923:3.923:3.923))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:disable_run_i\\.q \\Counter_RGB\:CounterUDB\:disable_run_i\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:hwCapture\\.q \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.f0_load (4.941:4.941:4.941))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:hwCapture\\.q \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.f0_load (3.958:3.958:3.958))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:hwCapture\\.q \\Counter_RGB\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (6.409:6.409:6.409))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:overflow_reg_i\\.q \\Counter_RGB\:CounterUDB\:disable_run_i\\.main_3 (2.908:2.908:2.908))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:overflow_reg_i\\.q \\Counter_RGB\:CounterUDB\:overflow_status\\.main_1 (2.908:2.908:2.908))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:overflow_status\\.q \\Counter_RGB\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.899:2.899:2.899))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.ce0_comb \\Counter_RGB\:CounterUDB\:disable_run_i\\.main_2 (3.189:3.189:3.189))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.ce0_comb \\Counter_RGB\:CounterUDB\:overflow_reg_i\\.main_0 (2.322:2.322:2.322))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.ce0_comb \\Counter_RGB\:CounterUDB\:overflow_status\\.main_0 (3.189:3.189:3.189))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:prevCapture\\.q \\Counter_RGB\:CounterUDB\:hwCapture\\.main_1 (2.785:2.785:2.785))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:prevCapture\\.q \\Counter_RGB\:CounterUDB\:reload\\.main_2 (2.769:2.769:2.769))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:prevCompare\\.q \\Counter_RGB\:CounterUDB\:status_0\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:reload\\.q \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.793:2.793:2.793))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:reload\\.q \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.771:2.771:2.771))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:status_0\\.q \\Counter_RGB\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (4.466:4.466:4.466))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Counter_RGB\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.028:6.028:6.028))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\Counter_RGB\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\Counter_RGB\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.299:2.299:2.299))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN7_0.main_1 (3.685:3.685:3.685))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN7_1.main_1 (3.720:3.720:3.720))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:capt_fifo_load\\.q \\Measure_Timer\:TimerUDB\:capt_int_temp\\.main_1 (3.685:3.685:3.685))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:capt_fifo_load\\.q \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.805:2.805:2.805))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:capt_fifo_load\\.q \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.790:2.790:2.790))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:capt_int_temp\\.q \\Measure_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.899:2.899:2.899))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:capture_last\\.q \\Measure_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (2.313:2.313:2.313))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Measure_Timer\:TimerUDB\:run_mode\\.main_2 (4.048:4.048:4.048))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Measure_Timer\:TimerUDB\:timer_enable\\.main_3 (5.396:5.396:5.396))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.577:3.577:3.577))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.578:3.578:3.578))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Measure_Timer\:TimerUDB\:status_tc\\.main_1 (3.441:3.441:3.441))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Measure_Timer\:TimerUDB\:timer_enable\\.main_6 (3.448:3.448:3.448))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Measure_Timer\:TimerUDB\:trig_disable\\.main_3 (3.441:3.441:3.441))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:run_mode\\.q \\Measure_Timer\:TimerUDB\:status_tc\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:run_mode\\.q \\Measure_Timer\:TimerUDB\:timer_enable\\.main_5 (2.796:2.796:2.796))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:run_mode\\.q \\Measure_Timer\:TimerUDB\:trig_disable\\.main_2 (2.791:2.791:2.791))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Measure_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Measure_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:status_tc\\.q \\Measure_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.317:2.317:2.317))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:timer_enable\\.q \\Measure_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (4.562:4.562:4.562))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:timer_enable\\.q \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (5.250:5.250:5.250))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:timer_enable\\.q \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.412:3.412:3.412))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:timer_enable\\.q \\Measure_Timer\:TimerUDB\:timer_enable\\.main_4 (4.562:4.562:4.562))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:timer_enable\\.q \\Measure_Timer\:TimerUDB\:trig_disable\\.main_1 (5.252:5.252:5.252))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:trig_disable\\.q \\Measure_Timer\:TimerUDB\:timer_enable\\.main_7 (2.785:2.785:2.785))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:trig_disable\\.q \\Measure_Timer\:TimerUDB\:trig_disable\\.main_4 (2.775:2.775:2.775))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_3536.main_1 (7.217:7.217:7.217))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Arm_Metal\:PWMUDB\:prevCompare1\\.main_0 (4.362:4.362:4.362))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Arm_Metal\:PWMUDB\:status_0\\.main_1 (6.496:6.496:6.496))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Arm_Metal\:PWMUDB\:runmode_enable\\.main_0 (2.838:2.838:2.838))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:prevCompare1\\.q \\PWM_Arm_Metal\:PWMUDB\:status_0\\.main_0 (6.654:6.654:6.654))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:runmode_enable\\.q Net_3536.main_0 (5.337:5.337:5.337))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:runmode_enable\\.q \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (9.059:9.059:9.059))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:runmode_enable\\.q \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (9.575:9.575:9.575))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:runmode_enable\\.q \\PWM_Arm_Metal\:PWMUDB\:status_2\\.main_0 (6.026:6.026:6.026))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:status_0\\.q \\PWM_Arm_Metal\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.874:2.874:2.874))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:status_2\\.q \\PWM_Arm_Metal\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.869:2.869:2.869))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Arm_Metal\:PWMUDB\:genblk8\:stsreg\\.status_3 (5.934:5.934:5.934))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.711:2.711:2.711))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.707:2.707:2.707))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Arm_Metal\:PWMUDB\:status_2\\.main_1 (6.942:6.942:6.942))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_111.main_1 (4.036:4.036:4.036))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_RGB\:PWMUDB\:prevCompare1\\.main_0 (2.526:2.526:2.526))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_RGB\:PWMUDB\:status_0\\.main_1 (4.036:4.036:4.036))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_RGB\:PWMUDB\:runmode_enable\\.main_0 (2.935:2.935:2.935))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_RGB\:PWMUDB\:trig_disable\\.main_0 (2.935:2.935:2.935))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:prevCompare1\\.q \\PWM_RGB\:PWMUDB\:status_0\\.main_0 (3.590:3.590:3.590))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:runmode_enable\\.q Net_111.main_0 (5.320:5.320:5.320))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:runmode_enable\\.q \\PWM_RGB\:PWMUDB\:runmode_enable\\.main_1 (5.680:5.680:5.680))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:runmode_enable\\.q \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (7.174:7.174:7.174))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:runmode_enable\\.q \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (8.079:8.079:8.079))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:runmode_enable\\.q \\PWM_RGB\:PWMUDB\:status_2\\.main_0 (5.296:5.296:5.296))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:runmode_enable\\.q \\PWM_RGB\:PWMUDB\:trig_disable\\.main_1 (5.680:5.680:5.680))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:status_0\\.q \\PWM_RGB\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:status_2\\.q \\PWM_RGB\:PWMUDB\:genblk8\:stsreg\\.status_2 (5.556:5.556:5.556))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_RGB\:PWMUDB\:genblk8\:stsreg\\.status_3 (3.600:3.600:3.600))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_RGB\:PWMUDB\:runmode_enable\\.main_2 (3.432:3.432:3.432))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.535:2.535:2.535))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.534:2.534:2.534))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_RGB\:PWMUDB\:status_2\\.main_1 (4.337:4.337:4.337))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_RGB\:PWMUDB\:trig_disable\\.main_2 (3.432:3.432:3.432))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:trig_disable\\.q \\PWM_RGB\:PWMUDB\:runmode_enable\\.main_3 (2.286:2.286:2.286))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:trig_disable\\.q \\PWM_RGB\:PWMUDB\:trig_disable\\.main_3 (2.286:2.286:2.286))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (3.673:3.673:3.673))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:status_0\\.main_0 (4.599:4.599:4.599))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.831:3.831:3.831))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.827:3.827:3.827))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:reload\\.main_2 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Motor_1\:Net_1275\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:status_0\\.main_1 (4.581:4.581:4.581))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Motor_1\:Net_530\\.main_2 (5.878:5.878:5.878))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Motor_1\:Net_611\\.main_2 (4.571:4.571:4.571))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.632:3.632:3.632))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (4.181:4.181:4.181))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.054:6.054:6.054))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:reload\\.main_1 (4.750:4.750:4.750))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.166:6.166:6.166))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.680:4.680:4.680))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.680:4.680:4.680))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Motor_1\:Net_1275\\.main_0 (4.750:4.750:4.750))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1203\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.961:3.961:3.961))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1203\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.961:3.961:3.961))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1203\\.q \\QuadDec_Motor_1\:Net_1203\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1251\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (5.704:5.704:5.704))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1251\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (5.705:5.705:5.705))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1251\\.q \\QuadDec_Motor_1\:Net_1251\\.main_0 (3.082:3.082:3.082))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1251\\.q \\QuadDec_Motor_1\:Net_1251_split\\.main_0 (3.090:3.090:3.090))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1251\\.q \\QuadDec_Motor_1\:Net_530\\.main_1 (3.857:3.857:3.857))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1251\\.q \\QuadDec_Motor_1\:Net_611\\.main_1 (2.956:2.956:2.956))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1251_split\\.q \\QuadDec_Motor_1\:Net_1251\\.main_7 (2.284:2.284:2.284))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1260\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:reload\\.main_0 (7.754:7.754:7.754))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1260\\.q \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (7.817:7.817:7.817))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1260\\.q \\QuadDec_Motor_1\:Net_1203\\.main_0 (7.797:7.797:7.797))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1260\\.q \\QuadDec_Motor_1\:Net_1251\\.main_1 (10.060:10.060:10.060))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1260\\.q \\QuadDec_Motor_1\:Net_1251_split\\.main_1 (9.502:9.502:9.502))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1260\\.q \\QuadDec_Motor_1\:Net_1260\\.main_0 (3.489:3.489:3.489))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1260\\.q \\QuadDec_Motor_1\:bQuadDec\:Stsreg\\.status_2 (8.442:8.442:8.442))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1260\\.q \\QuadDec_Motor_1\:bQuadDec\:error\\.main_0 (7.909:7.909:7.909))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1260\\.q \\QuadDec_Motor_1\:bQuadDec\:state_0\\.main_0 (7.797:7.797:7.797))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1260\\.q \\QuadDec_Motor_1\:bQuadDec\:state_1\\.main_0 (3.489:3.489:3.489))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1275\\.q \\QuadDec_Motor_1\:Net_530\\.main_0 (5.156:5.156:5.156))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_1275\\.q \\QuadDec_Motor_1\:Net_611\\.main_0 (5.102:5.102:5.102))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_530\\.q \\QuadDec_Motor_1\:bQuadDec\:Stsreg\\.status_0 (7.623:7.623:7.623))
    (INTERCONNECT \\QuadDec_Motor_1\:Net_611\\.q \\QuadDec_Motor_1\:bQuadDec\:Stsreg\\.status_1 (6.904:6.904:6.904))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:error\\.q \\QuadDec_Motor_1\:Net_1203\\.main_4 (12.288:12.288:12.288))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:error\\.q \\QuadDec_Motor_1\:Net_1251\\.main_4 (10.131:10.131:10.131))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:error\\.q \\QuadDec_Motor_1\:Net_1251_split\\.main_4 (9.577:9.577:9.577))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:error\\.q \\QuadDec_Motor_1\:Net_1260\\.main_1 (7.997:7.997:7.997))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:error\\.q \\QuadDec_Motor_1\:bQuadDec\:Stsreg\\.status_3 (6.410:6.410:6.410))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:error\\.q \\QuadDec_Motor_1\:bQuadDec\:error\\.main_3 (2.510:2.510:2.510))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:error\\.q \\QuadDec_Motor_1\:bQuadDec\:state_0\\.main_3 (12.288:12.288:12.288))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:error\\.q \\QuadDec_Motor_1\:bQuadDec\:state_1\\.main_3 (7.997:7.997:7.997))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_Motor_1\:bQuadDec\:quad_A_delayed_1\\.main_0 (4.560:4.560:4.560))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_Motor_1\:bQuadDec\:quad_A_filt\\.main_0 (4.560:4.560:4.560))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_Motor_1\:bQuadDec\:quad_A_delayed_2\\.main_0 (3.949:3.949:3.949))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_Motor_1\:bQuadDec\:quad_A_filt\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_Motor_1\:bQuadDec\:quad_A_filt\\.main_2 (3.668:3.668:3.668))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_1\:Net_1203\\.main_2 (4.281:4.281:4.281))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_1\:Net_1251\\.main_2 (4.372:4.372:4.372))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_1\:Net_1251_split\\.main_2 (4.362:4.362:4.362))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_1\:bQuadDec\:error\\.main_1 (8.372:8.372:8.372))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_1\:bQuadDec\:quad_A_filt\\.main_3 (2.619:2.619:2.619))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_1\:bQuadDec\:state_0\\.main_1 (4.281:4.281:4.281))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_1\:bQuadDec\:state_1\\.main_1 (8.359:8.359:8.359))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_Motor_1\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.890:2.890:2.890))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_Motor_1\:bQuadDec\:quad_B_filt\\.main_0 (2.890:2.890:2.890))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_Motor_1\:bQuadDec\:quad_B_delayed_2\\.main_0 (7.432:7.432:7.432))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_Motor_1\:bQuadDec\:quad_B_filt\\.main_1 (5.878:5.878:5.878))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_Motor_1\:bQuadDec\:quad_B_filt\\.main_2 (6.027:6.027:6.027))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_1\:Net_1203\\.main_3 (10.605:10.605:10.605))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_1\:Net_1251\\.main_3 (9.167:9.167:9.167))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_1\:Net_1251_split\\.main_3 (8.606:8.606:8.606))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_1\:bQuadDec\:error\\.main_2 (2.237:2.237:2.237))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_1\:bQuadDec\:quad_B_filt\\.main_3 (2.237:2.237:2.237))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_1\:bQuadDec\:state_0\\.main_2 (10.605:10.605:10.605))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_1\:bQuadDec\:state_1\\.main_2 (7.734:7.734:7.734))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_0\\.q \\QuadDec_Motor_1\:Net_1203\\.main_6 (3.777:3.777:3.777))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_0\\.q \\QuadDec_Motor_1\:Net_1251\\.main_6 (12.489:12.489:12.489))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_0\\.q \\QuadDec_Motor_1\:Net_1251_split\\.main_6 (12.476:12.476:12.476))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_0\\.q \\QuadDec_Motor_1\:Net_1260\\.main_3 (7.152:7.152:7.152))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_0\\.q \\QuadDec_Motor_1\:bQuadDec\:error\\.main_5 (10.917:10.917:10.917))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_0\\.q \\QuadDec_Motor_1\:bQuadDec\:state_0\\.main_5 (3.777:3.777:3.777))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_0\\.q \\QuadDec_Motor_1\:bQuadDec\:state_1\\.main_5 (7.152:7.152:7.152))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_1\\.q \\QuadDec_Motor_1\:Net_1203\\.main_5 (7.535:7.535:7.535))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_1\\.q \\QuadDec_Motor_1\:Net_1251\\.main_5 (9.420:9.420:9.420))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_1\\.q \\QuadDec_Motor_1\:Net_1251_split\\.main_5 (9.358:9.358:9.358))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_1\\.q \\QuadDec_Motor_1\:Net_1260\\.main_2 (3.800:3.800:3.800))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_1\\.q \\QuadDec_Motor_1\:bQuadDec\:error\\.main_4 (13.454:13.454:13.454))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_1\\.q \\QuadDec_Motor_1\:bQuadDec\:state_0\\.main_4 (7.535:7.535:7.535))
    (INTERCONNECT \\QuadDec_Motor_1\:bQuadDec\:state_1\\.q \\QuadDec_Motor_1\:bQuadDec\:state_1\\.main_4 (3.800:3.800:3.800))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (6.304:6.304:6.304))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:status_0\\.main_0 (4.469:4.469:4.469))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.324:2.324:2.324))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (4.730:4.730:4.730))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.730:4.730:4.730))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (4.359:4.359:4.359))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:reload\\.main_2 (3.806:3.806:3.806))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:status_2\\.main_0 (3.806:3.806:3.806))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_Motor_2\:Net_1275\\.main_1 (3.806:3.806:3.806))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.284:2.284:2.284))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:status_0\\.main_1 (8.164:8.164:8.164))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Motor_2\:Net_530\\.main_2 (8.732:8.732:8.732))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_Motor_2\:Net_611\\.main_2 (6.546:6.546:6.546))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.083:3.083:3.083))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.083:3.083:3.083))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.539:5.539:5.539))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:reload\\.main_1 (5.304:5.304:5.304))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (7.042:7.042:7.042))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:status_3\\.main_0 (7.991:7.991:7.991))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (7.991:7.991:7.991))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_Motor_2\:Net_1275\\.main_0 (5.304:5.304:5.304))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (7.633:7.633:7.633))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.927:2.927:2.927))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.923:2.923:2.923))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1203\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:count_enable\\.main_2 (4.114:4.114:4.114))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1203\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (4.114:4.114:4.114))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1203\\.q \\QuadDec_Motor_2\:Net_1203\\.main_1 (4.185:4.185:4.185))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1251\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.345:4.345:4.345))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1251\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (3.804:3.804:3.804))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1251\\.q \\QuadDec_Motor_2\:Net_1251\\.main_0 (5.987:5.987:5.987))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1251\\.q \\QuadDec_Motor_2\:Net_1251_split\\.main_0 (5.060:5.060:5.060))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1251\\.q \\QuadDec_Motor_2\:Net_530\\.main_1 (4.697:4.697:4.697))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1251\\.q \\QuadDec_Motor_2\:Net_611\\.main_1 (5.070:5.070:5.070))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1251_split\\.q \\QuadDec_Motor_2\:Net_1251\\.main_7 (2.924:2.924:2.924))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1260\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:reload\\.main_0 (4.754:4.754:4.754))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1260\\.q \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (6.279:6.279:6.279))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1260\\.q \\QuadDec_Motor_2\:Net_1203\\.main_0 (3.861:3.861:3.861))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1260\\.q \\QuadDec_Motor_2\:Net_1251\\.main_1 (2.950:2.950:2.950))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1260\\.q \\QuadDec_Motor_2\:Net_1251_split\\.main_1 (4.784:4.784:4.784))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1260\\.q \\QuadDec_Motor_2\:Net_1260\\.main_0 (2.950:2.950:2.950))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1260\\.q \\QuadDec_Motor_2\:bQuadDec\:Stsreg\\.status_2 (3.117:3.117:3.117))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1260\\.q \\QuadDec_Motor_2\:bQuadDec\:error\\.main_0 (3.861:3.861:3.861))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1260\\.q \\QuadDec_Motor_2\:bQuadDec\:state_0\\.main_0 (5.343:5.343:5.343))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1260\\.q \\QuadDec_Motor_2\:bQuadDec\:state_1\\.main_0 (3.105:3.105:3.105))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1275\\.q \\QuadDec_Motor_2\:Net_530\\.main_0 (2.618:2.618:2.618))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_1275\\.q \\QuadDec_Motor_2\:Net_611\\.main_0 (3.421:3.421:3.421))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_530\\.q \\QuadDec_Motor_2\:bQuadDec\:Stsreg\\.status_0 (5.217:5.217:5.217))
    (INTERCONNECT \\QuadDec_Motor_2\:Net_611\\.q \\QuadDec_Motor_2\:bQuadDec\:Stsreg\\.status_1 (5.525:5.525:5.525))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:error\\.q \\QuadDec_Motor_2\:Net_1203\\.main_4 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:error\\.q \\QuadDec_Motor_2\:Net_1251\\.main_4 (3.218:3.218:3.218))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:error\\.q \\QuadDec_Motor_2\:Net_1251_split\\.main_4 (5.058:5.058:5.058))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:error\\.q \\QuadDec_Motor_2\:Net_1260\\.main_1 (3.218:3.218:3.218))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:error\\.q \\QuadDec_Motor_2\:bQuadDec\:Stsreg\\.status_3 (9.233:9.233:9.233))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:error\\.q \\QuadDec_Motor_2\:bQuadDec\:error\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:error\\.q \\QuadDec_Motor_2\:bQuadDec\:state_0\\.main_3 (5.614:5.614:5.614))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:error\\.q \\QuadDec_Motor_2\:bQuadDec\:state_1\\.main_3 (7.737:7.737:7.737))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_Motor_2\:bQuadDec\:quad_A_delayed_1\\.main_0 (4.450:4.450:4.450))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_Motor_2\:bQuadDec\:quad_A_filt\\.main_0 (3.876:3.876:3.876))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_Motor_2\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.581:2.581:2.581))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_Motor_2\:bQuadDec\:quad_A_filt\\.main_1 (2.580:2.580:2.580))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_Motor_2\:bQuadDec\:quad_A_filt\\.main_2 (2.293:2.293:2.293))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_2\:Net_1203\\.main_2 (4.165:4.165:4.165))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_2\:Net_1251\\.main_2 (4.083:4.083:4.083))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_2\:Net_1251_split\\.main_2 (5.504:5.504:5.504))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_2\:bQuadDec\:error\\.main_1 (4.165:4.165:4.165))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_2\:bQuadDec\:quad_A_filt\\.main_3 (4.631:4.631:4.631))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_2\:bQuadDec\:state_0\\.main_1 (6.052:6.052:6.052))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_Motor_2\:bQuadDec\:state_1\\.main_1 (3.256:3.256:3.256))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_Motor_2\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.285:2.285:2.285))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_Motor_2\:bQuadDec\:quad_B_filt\\.main_0 (2.285:2.285:2.285))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_Motor_2\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_Motor_2\:bQuadDec\:quad_B_filt\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_Motor_2\:bQuadDec\:quad_B_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_2\:Net_1203\\.main_3 (5.474:5.474:5.474))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_2\:Net_1251\\.main_3 (4.553:4.553:4.553))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_2\:Net_1251_split\\.main_3 (3.477:3.477:3.477))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_2\:bQuadDec\:error\\.main_2 (5.474:5.474:5.474))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_2\:bQuadDec\:quad_B_filt\\.main_3 (4.460:4.460:4.460))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_2\:bQuadDec\:state_0\\.main_2 (3.882:3.882:3.882))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_Motor_2\:bQuadDec\:state_1\\.main_2 (4.549:4.549:4.549))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_0\\.q \\QuadDec_Motor_2\:Net_1203\\.main_6 (5.954:5.954:5.954))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_0\\.q \\QuadDec_Motor_2\:Net_1251\\.main_6 (5.033:5.033:5.033))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_0\\.q \\QuadDec_Motor_2\:Net_1251_split\\.main_6 (3.514:3.514:3.514))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_0\\.q \\QuadDec_Motor_2\:Net_1260\\.main_3 (5.033:5.033:5.033))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_0\\.q \\QuadDec_Motor_2\:bQuadDec\:error\\.main_5 (5.954:5.954:5.954))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_0\\.q \\QuadDec_Motor_2\:bQuadDec\:state_0\\.main_5 (3.244:3.244:3.244))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_0\\.q \\QuadDec_Motor_2\:bQuadDec\:state_1\\.main_5 (5.035:5.035:5.035))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_1\\.q \\QuadDec_Motor_2\:Net_1203\\.main_5 (3.686:3.686:3.686))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_1\\.q \\QuadDec_Motor_2\:Net_1251\\.main_5 (2.775:2.775:2.775))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_1\\.q \\QuadDec_Motor_2\:Net_1251_split\\.main_5 (3.860:3.860:3.860))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_1\\.q \\QuadDec_Motor_2\:Net_1260\\.main_2 (2.775:2.775:2.775))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_1\\.q \\QuadDec_Motor_2\:bQuadDec\:error\\.main_4 (3.686:3.686:3.686))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_1\\.q \\QuadDec_Motor_2\:bQuadDec\:state_0\\.main_4 (3.857:3.857:3.857))
    (INTERCONNECT \\QuadDec_Motor_2\:bQuadDec\:state_1\\.q \\QuadDec_Motor_2\:bQuadDec\:state_1\\.main_4 (2.803:2.803:2.803))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (4.828:4.828:4.828))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (5.503:5.503:5.503))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (6.422:6.422:6.422))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Trigger_Timer\:TimerUDB\:status_tc\\.main_0 (5.519:5.519:5.519))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.543:3.543:3.543))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.540:3.540:3.540))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.286:2.286:2.286))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Trigger_Timer\:TimerUDB\:status_tc\\.main_1 (3.556:3.556:3.556))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\Trigger_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.904:2.904:2.904))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\Trigger_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.902:2.902:2.902))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:status_tc\\.q \\Trigger_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.309:2.309:2.309))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_3 (3.412:3.412:3.412))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_4 (7.373:7.373:7.373))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_2 (3.412:3.412:3.412))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_state_0\\.main_10 (4.460:4.460:4.460))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_status_3\\.main_7 (4.471:4.471:4.471))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_2 (3.364:3.364:3.364))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_0 (8.366:8.366:8.366))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_state_0\\.main_8 (8.496:8.496:8.496))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_status_3\\.main_5 (7.965:7.965:7.965))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (6.946:6.946:6.946))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_2 (6.909:6.909:6.909))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_2 (6.946:6.946:6.946))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (6.909:6.909:6.909))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_2 (6.946:6.946:6.946))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (7.680:7.680:7.680))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (6.139:6.139:6.139))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_1 (4.348:4.348:4.348))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_1 (6.141:6.141:6.141))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (6.141:6.141:6.141))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_0 (3.910:3.910:3.910))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_0 (6.357:6.357:6.357))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (6.357:6.357:6.357))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_load_fifo\\.main_7 (2.715:2.715:2.715))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_7 (2.711:2.711:2.711))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_2\\.main_7 (2.715:2.715:2.715))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (2.711:2.711:2.711))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_load_fifo\\.main_6 (2.699:2.699:2.699))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_6 (2.694:2.694:2.694))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_2\\.main_6 (2.699:2.699:2.699))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (2.694:2.694:2.694))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_load_fifo\\.main_5 (2.568:2.568:2.568))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_5 (2.559:2.559:2.559))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_2\\.main_5 (2.568:2.568:2.568))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (2.559:2.559:2.559))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (2.246:2.246:2.246))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (3.629:3.629:3.629))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_9 (2.236:2.236:2.236))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (5.025:5.025:5.025))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.346:4.346:4.346))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.320:2.320:2.320))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (4.285:4.285:4.285))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_1 (4.271:4.271:4.271))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_1 (4.285:4.285:4.285))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_1 (4.271:4.271:4.271))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (4.285:4.285:4.285))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (7.035:7.035:7.035))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_1 (4.271:4.271:4.271))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.256:4.256:4.256))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (5.885:5.885:5.885))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (6.046:6.046:6.046))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_4 (5.885:5.885:5.885))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_4 (6.046:6.046:6.046))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (5.885:5.885:5.885))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (9.722:9.722:9.722))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_4 (6.046:6.046:6.046))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (3.479:3.479:3.479))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (4.212:4.212:4.212))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_3 (3.479:3.479:3.479))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_3 (4.212:4.212:4.212))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (3.479:3.479:3.479))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (6.998:6.998:6.998))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_3 (4.212:4.212:4.212))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (6.187:6.187:6.187))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (2.868:2.868:2.868))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (3.638:3.638:3.638))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (5.554:5.554:5.554))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_5 (2.627:2.627:2.627))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_5 (2.627:2.627:2.627))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_5 (5.072:5.072:5.072))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_6 (4.144:4.144:4.144))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (4.134:4.134:4.134))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (8.205:8.205:8.205))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (8.199:8.199:8.199))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_2 (8.171:8.171:8.171))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_2 (8.171:8.171:8.171))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_2 (4.134:4.134:4.134))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (6.199:6.199:6.199))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_1\\.main_4 (4.840:4.840:4.840))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_2\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn\\.main_5 (3.183:3.183:3.183))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (4.085:4.085:4.085))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_load_fifo\\.main_0 (4.151:4.151:4.151))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_0\\.main_0 (4.085:4.085:4.085))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_2\\.main_0 (4.151:4.151:4.151))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_3\\.main_0 (4.085:4.085:4.085))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (7.049:7.049:7.049))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_3\\.main_0 (4.151:4.151:4.151))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.407:5.407:5.407))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (4.546:4.546:4.546))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_3 (3.961:3.961:3.961))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (4.632:4.632:4.632))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (2.616:2.616:2.616))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (4.157:4.157:4.157))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn\\.main_3 (3.683:3.683:3.683))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (5.869:5.869:5.869))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.283:3.283:3.283))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (3.287:3.287:3.287))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_1 (3.244:3.244:3.244))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_1 (3.244:3.244:3.244))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_1 (5.869:5.869:5.869))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (4.943:4.943:4.943))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn\\.main_2 (4.943:4.943:4.943))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (5.742:5.742:5.742))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.260:4.260:4.260))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (4.806:4.806:4.806))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_0 (3.825:3.825:3.825))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_0 (3.825:3.825:3.825))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_0 (5.742:5.742:5.742))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (4.817:4.817:4.817))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (4.817:4.817:4.817))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (2.306:2.306:2.306))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (5.040:5.040:5.040))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_4 (5.023:5.023:5.023))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_3 (5.023:5.023:5.023))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_3 (2.306:2.306:2.306))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (3.206:3.206:3.206))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_4 (3.206:3.206:3.206))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (3.676:3.676:3.676))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (3.682:3.682:3.682))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_483.main_0 (4.167:4.167:4.167))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (2.638:2.638:2.638))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_0\\.q Net_4702.main_4 (3.503:3.503:3.503))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_0\\.q Net_5058.main_4 (2.580:2.580:2.580))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_0\\.q Net_5059.main_4 (4.580:4.580:4.580))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_0\\.q Net_5060.main_4 (4.557:4.557:4.557))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_0\\.q Net_5062.main_4 (4.580:4.580:4.580))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_0\\.q Net_5081.main_4 (4.557:4.557:4.557))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_0\\.q \\competition_state_machine\:StateMachine_1_0\\.main_5 (2.580:2.580:2.580))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_0\\.q \\competition_state_machine\:StateMachine_1_1\\.main_5 (2.586:2.586:2.586))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_0\\.q \\competition_state_machine\:StateMachine_1_2\\.main_6 (2.586:2.586:2.586))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_0\\.q \\competition_state_machine\:StateMachine_1_3\\.main_5 (2.586:2.586:2.586))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_1\\.q Net_4702.main_3 (3.723:3.723:3.723))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_1\\.q Net_5058.main_3 (2.807:2.807:2.807))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_1\\.q Net_5059.main_3 (6.081:6.081:6.081))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_1\\.q Net_5060.main_3 (5.528:5.528:5.528))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_1\\.q Net_5062.main_3 (6.081:6.081:6.081))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_1\\.q Net_5081.main_3 (5.528:5.528:5.528))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_1\\.q \\competition_state_machine\:StateMachine_1_0\\.main_4 (2.807:2.807:2.807))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_1\\.q \\competition_state_machine\:StateMachine_1_1\\.main_4 (2.808:2.808:2.808))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_1\\.q \\competition_state_machine\:StateMachine_1_2\\.main_5 (2.808:2.808:2.808))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_1\\.q \\competition_state_machine\:StateMachine_1_3\\.main_4 (2.808:2.808:2.808))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_2\\.q Net_4702.main_2 (3.535:3.535:3.535))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_2\\.q Net_5058.main_2 (2.616:2.616:2.616))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_2\\.q Net_5059.main_2 (4.615:4.615:4.615))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_2\\.q Net_5060.main_2 (4.600:4.600:4.600))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_2\\.q Net_5062.main_2 (4.615:4.615:4.615))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_2\\.q Net_5081.main_2 (4.600:4.600:4.600))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_2\\.q \\competition_state_machine\:StateMachine_1_0\\.main_3 (2.616:2.616:2.616))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_2\\.q \\competition_state_machine\:StateMachine_1_1\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_2\\.q \\competition_state_machine\:StateMachine_1_2\\.main_4 (2.618:2.618:2.618))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_2\\.q \\competition_state_machine\:StateMachine_1_3\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_3\\.q Net_4702.main_1 (3.696:3.696:3.696))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_3\\.q Net_5058.main_1 (2.775:2.775:2.775))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_3\\.q Net_5059.main_1 (5.539:5.539:5.539))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_3\\.q Net_5060.main_1 (6.113:6.113:6.113))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_3\\.q Net_5062.main_1 (5.539:5.539:5.539))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_3\\.q Net_5081.main_1 (6.113:6.113:6.113))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_3\\.q \\competition_state_machine\:StateMachine_1_0\\.main_2 (2.775:2.775:2.775))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_3\\.q \\competition_state_machine\:StateMachine_1_1\\.main_2 (2.779:2.779:2.779))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_3\\.q \\competition_state_machine\:StateMachine_1_2\\.main_3 (2.779:2.779:2.779))
    (INTERCONNECT \\competition_state_machine\:StateMachine_1_3\\.q \\competition_state_machine\:StateMachine_1_3\\.main_2 (2.779:2.779:2.779))
    (INTERCONNECT __ONE__.q \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_Motor_1\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_Motor_2\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_Motor_1\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_Motor_2\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_Motor_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_Motor_2\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_RGB\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\Counter_RGB\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Arm_Metal\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Measure_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\Trigger_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_1_IN_1\(0\)_PAD MOTOR_1_IN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_1_IN_2\(0\)_PAD MOTOR_1_IN_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_1_ENA\(0\).pad_out MOTOR_1_ENA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_1_ENA\(0\)_PAD MOTOR_1_ENA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_1_Phase_A\(0\)_PAD MOTOR_1_Phase_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_1_Phase_B\(0\)_PAD MOTOR_1_Phase_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_2_IN_4\(0\)_PAD MOTOR_2_IN_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_2_IN_3\(0\)_PAD MOTOR_2_IN_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_2_ENB\(0\).pad_out MOTOR_2_ENB\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_2_ENB\(0\)_PAD MOTOR_2_ENB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_2_Phase_A\(0\)_PAD MOTOR_2_Phase_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_2_Phase_B\(0\)_PAD MOTOR_2_Phase_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_2\(0\)_PAD Echo_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_Sensor\(0\)_PAD IR_Sensor\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_Pin\(0\)_PAD LED_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Btn_Start\(0\)_PAD Btn_Start\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Color_Out\(0\)_PAD Color_Out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S0\(0\)_PAD S0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S1\(0\)_PAD S1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S2\(0\)_PAD S2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S3\(0\)_PAD S3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Servo_M_Pin\(0\).pad_out Servo_M_Pin\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Servo_M_Pin\(0\)_PAD Servo_M_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger_2\(0\)_PAD Trigger_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger_1\(0\)_PAD Trigger_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_1\(0\)_PAD Echo_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Limit_Switch_R\(0\)_PAD Limit_Switch_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Limit_Switch_L\(0\)_PAD Limit_Switch_L\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
