<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_P_U_U_245ea6c5</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_P_U_U_245ea6c5'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_P_U_U_245ea6c5')">rsnoc_z_H_R_O_P_U_U_245ea6c5</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.53</td>
<td class="s8 cl rt"><a href="mod2967.html#Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2967.html#Toggle" >  0.88</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2967.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2967.html#inst_tag_261855"  onclick="showContent('inst_tag_261855')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe</a></td>
<td class="s5 cl rt"> 55.53</td>
<td class="s8 cl rt"><a href="mod2967.html#Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2967.html#Toggle" >  0.88</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2967.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_O_P_U_U_245ea6c5'>
<hr>
<a name="inst_tag_261855"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_261855" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.53</td>
<td class="s8 cl rt"><a href="mod2967.html#Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2967.html#Toggle" >  0.88</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2967.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.27</td>
<td class="s4 cl rt"> 40.99</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.75</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.62</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2065.html#inst_tag_177753" >FPGA1_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2263.html#inst_tag_195586" id="tag_urg_inst_195586">Sa</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1158.html#inst_tag_77678" id="tag_urg_inst_77678">Sc</a></td>
<td class="s2 cl rt"> 20.24</td>
<td class="s2 cl rt"> 26.18</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.43</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 23.59</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34093" id="tag_urg_inst_34093">urs</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod670.html#inst_tag_37967" id="tag_urg_inst_37967">urs0</a></td>
<td class="s7 cl rt"> 79.39</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.18</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod670.html#inst_tag_37968" id="tag_urg_inst_37968">urs5</a></td>
<td class="s8 cl rt"> 89.09</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.27</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_2.html#inst_tag_259683" id="tag_urg_inst_259683">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_2.html#inst_tag_259684" id="tag_urg_inst_259684">ursrrrg18</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2716.html#inst_tag_237334" id="tag_urg_inst_237334">uu52b54b9d</a></td>
<td class="s2 cl rt"> 25.35</td>
<td class="s4 cl rt"> 41.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.50</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.48</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_P_U_U_245ea6c5'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2967.html" >rsnoc_z_H_R_O_P_U_U_245ea6c5</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>44084</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>44192</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
44083                   	always @( posedge Sys_Clk_ClkS or negedge Sys_Clk_RstN )
44084      1/1          		if ( ! Sys_Clk_RstN )
44085      1/1          			u_a8ca &lt;= #1.0 ( 2'b0 );
44086      1/1          		else	u_a8ca &lt;= #1.0 ( { CtiTrigStatGoS , CtiTrigGlobalEn } );
44087                   	assign CtiTrigAlarmAck = CtiTrigOutAckSync [1:0];
44088                   	assign CtiTrigOut = { 6'b0 , { u_b73b , u_ea12 } };
44089                   	rsnoc_z_T_C_S_C_L_R_Rs_V0_8 urs5(
44090                   		.Clk( Sys_Clk )
44091                   	,	.Clk_ClkS( Sys_Clk_ClkS )
44092                   	,	.Clk_En( Sys_Clk_En )
44093                   	,	.Clk_EnS( Sys_Clk_EnS )
44094                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
44095                   	,	.Clk_RstN( Sys_Clk_RstN )
44096                   	,	.Clk_Tm( Sys_Clk_Tm )
44097                   	,	.I( CtiTrigOutAck )
44098                   	,	.O( CtiTrigOutAckSync )
44099                   	);
44100                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
44101                   		.Clk( Sys_Clk )
44102                   	,	.Clk_ClkS( Sys_Clk_ClkS )
44103                   	,	.Clk_En( Sys_Clk_En )
44104                   	,	.Clk_EnS( Sys_Clk_EnS )
44105                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
44106                   	,	.Clk_RstN( Sys_Clk_RstN )
44107                   	,	.Clk_Tm( Sys_Clk_Tm )
44108                   	,	.O( u_b73b )
44109                   	,	.Reset( CtiTrigAlarmAck [1] )
44110                   	,	.Set( 1'b0 )
44111                   	);
44112                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg18(
44113                   		.Clk( Sys_Clk )
44114                   	,	.Clk_ClkS( Sys_Clk_ClkS )
44115                   	,	.Clk_En( Sys_Clk_En )
44116                   	,	.Clk_EnS( Sys_Clk_EnS )
44117                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
44118                   	,	.Clk_RstN( Sys_Clk_RstN )
44119                   	,	.Clk_Tm( Sys_Clk_Tm )
44120                   	,	.O( u_ea12 )
44121                   	,	.Reset( CtiTrigAlarmAck [0] )
44122                   	,	.Set( 1'b0 )
44123                   	);
44124                   	assign Io_CfgCtl_Active = ~ ( Pwr_Stat_Idle );
44125                   	rsnoc_z_H_R_U_S_Rb_U_52b54b9d uu52b54b9d(
44126                   		.Addr( )
44127                   	,	.Io_CfgCtl_Active( Io_CfgCtl_Active )
44128                   	,	.Io_CfgCtl_GlobalEn( Io_CfgCtl_GlobalEn )
44129                   	,	.Io_Counters_0_Src_ExtEvent( Io_Counters_0_Src_ExtEvent )
44130                   	,	.Io_Counters_0_Src_IntEvent( Io_Counters_0_Src_IntEvent )
44131                   	,	.Io_Counters_0_Val( Io_Counters_0_Val )
44132                   	,	.Io_Counters_1_Src_ExtEvent( Io_Counters_1_Src_ExtEvent )
44133                   	,	.Io_Counters_1_Src_IntEvent( Io_Counters_1_Src_IntEvent )
44134                   	,	.Io_Counters_1_Val( Io_Counters_1_Val )
44135                   	,	.Io_Counters_2_Src_ExtEvent( Io_Counters_2_Src_ExtEvent )
44136                   	,	.Io_Counters_2_Src_IntEvent( Io_Counters_2_Src_IntEvent )
44137                   	,	.Io_Counters_2_Val( Io_Counters_2_Val )
44138                   	,	.Io_Counters_3_Src_ExtEvent( Io_Counters_3_Src_ExtEvent )
44139                   	,	.Io_Counters_3_Src_IntEvent( Io_Counters_3_Src_IntEvent )
44140                   	,	.Io_Counters_3_Val( Io_Counters_3_Val )
44141                   	,	.Io_Counters_4_Src_ExtEvent( Io_Counters_4_Src_ExtEvent )
44142                   	,	.Io_Counters_4_Src_IntEvent( Io_Counters_4_Src_IntEvent )
44143                   	,	.Io_Counters_4_Val( Io_Counters_4_Val )
44144                   	,	.Io_Counters_5_Src_ExtEvent( Io_Counters_5_Src_ExtEvent )
44145                   	,	.Io_Counters_5_Src_IntEvent( Io_Counters_5_Src_IntEvent )
44146                   	,	.Io_Counters_5_Val( Io_Counters_5_Val )
44147                   	,	.Io_Counters_6_Src_ExtEvent( Io_Counters_6_Src_ExtEvent )
44148                   	,	.Io_Counters_6_Src_IntEvent( Io_Counters_6_Src_IntEvent )
44149                   	,	.Io_Counters_6_Val( Io_Counters_6_Val )
44150                   	,	.Io_Counters_7_Src_ExtEvent( Io_Counters_7_Src_ExtEvent )
44151                   	,	.Io_Counters_7_Src_IntEvent( Io_Counters_7_Src_IntEvent )
44152                   	,	.Io_Counters_7_Val( Io_Counters_7_Val )
44153                   	,	.Io_Counters_8_Src_ExtEvent( Io_Counters_8_Src_ExtEvent )
44154                   	,	.Io_Counters_8_Src_IntEvent( Io_Counters_8_Src_IntEvent )
44155                   	,	.Io_Counters_8_Val( Io_Counters_8_Val )
44156                   	,	.Io_Id_RevisionId_UserId( Io_Id_RevisionId_UserId )
44157                   	,	.Io_MainCtl_AlarmEn( Io_MainCtl_AlarmEn )
44158                   	,	.Io_MainCtl_ErrEn( Io_MainCtl_ErrEn )
44159                   	,	.Io_MainCtl_FiltByteAlwaysChainableEn( Io_MainCtl_FiltByteAlwaysChainableEn )
44160                   	,	.Io_MainCtl_IntrusiveMode( Io_MainCtl_IntrusiveMode )
44161                   	,	.Io_MainCtl_PayloadEn( Io_MainCtl_PayloadEn )
44162                   	,	.Io_MainCtl_StatCondDump( Io_MainCtl_StatCondDump )
44163                   	,	.Io_MainCtl_StatEn( Io_MainCtl_StatEn )
44164                   	,	.Io_MainCtl_TraceEn( Io_MainCtl_TraceEn )
44165                   	,	.Io_StatGo( Io_StatGo )
44166                   	,	.Io_StatPeriod( Io_StatPeriod )
44167                   	,	.RdEn( )
44168                   	,	.Srv_Req_Data( Srv_Req_Data )
44169                   	,	.Srv_Req_Head( Srv_Req_Head )
44170                   	,	.Srv_Req_Rdy( Srv_Req_Rdy )
44171                   	,	.Srv_Req_Tail( Srv_Req_Tail )
44172                   	,	.Srv_Req_Vld( Srv_Req_Vld )
44173                   	,	.Srv_Rsp_Data( Srv_Rsp_Data )
44174                   	,	.Srv_Rsp_Head( Srv_Rsp_Head )
44175                   	,	.Srv_Rsp_Rdy( Srv_Rsp_Rdy )
44176                   	,	.Srv_Rsp_Tail( Srv_Rsp_Tail )
44177                   	,	.Srv_Rsp_Vld( Srv_Rsp_Vld )
44178                   	,	.Sys_Clk( Sys_Clk )
44179                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
44180                   	,	.Sys_Clk_En( Sys_Clk_En )
44181                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
44182                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
44183                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
44184                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
44185                   	,	.Sys_Pwr_Idle( Pwr_Srv_Idle )
44186                   	,	.Sys_Pwr_WakeUp( Pwr_Srv_WakeUp )
44187                   	,	.WrEn( )
44188                   	);
44189                   	assign GlobalEn = Io_CfgCtl_GlobalEn | CtiTrigGlobalEn;
44190                   	assign CtiTrigStatGo = CtiTrigStatGoS &amp; ~ u_7c15 &amp; GlobalEn &amp; Io_MainCtl_StatEn;
44191                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
44192      1/1          		if ( ! Sys_Clk_RstN )
44193      1/1          			u_7c15 &lt;= #1.0 ( 1'b0 );
44194      1/1          		else if ( GlobalEn )
44195      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( CtiTrigStatGoS );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2967.html" >rsnoc_z_H_R_O_P_U_U_245ea6c5</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">38</td>
<td class="rt">6</td>
<td class="rt">15.79 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1474</td>
<td class="rt">13</td>
<td class="rt">0.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">737</td>
<td class="rt">7</td>
<td class="rt">0.95  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">737</td>
<td class="rt">6</td>
<td class="rt">0.81  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">6</td>
<td class="rt">15.79 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1474</td>
<td class="rt">13</td>
<td class="rt">0.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">737</td>
<td class="rt">7</td>
<td class="rt">0.95  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">737</td>
<td class="rt">6</td>
<td class="rt">0.81  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CtiTrigIn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CtiTrigInAck[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CtiTrigOut[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CtiTrigOutAck[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ExtEvent_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ExtEvent_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ExtEvent_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ExtEvent_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ExtEvent_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ExtEvent_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ExtEvent_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ExtEvent_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ExtEvent_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Data[653:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Req_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Req_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Req_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Rsp_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Srv_Rsp_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Srv_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>StatSuspend</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2967.html" >rsnoc_z_H_R_O_P_U_U_245ea6c5</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">44084</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">44192</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44084      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
44085      			u_a8ca <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
44086      		else	u_a8ca <= #1.0 ( { CtiTrigStatGoS , CtiTrigGlobalEn } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
44192      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
44193      			u_7c15 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
44194      		else if ( GlobalEn )
           		     <font color = "red">-2-</font>  
44195      			u_7c15 <= #1.0 ( CtiTrigStatGoS );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_261855">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_P_U_U_245ea6c5">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
