(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param9 = (+{{((8'had) ? (8'ha6) : (8'ha7))}}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire3;
  input wire signed [(3'h6):(1'h0)] wire2;
  input wire [(3'h4):(1'h0)] wire1;
  input wire [(2'h3):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire8;
  wire [(3'h7):(1'h0)] wire7;
  wire [(2'h3):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire5;
  wire [(4'ha):(1'h0)] wire4;
  assign y = {wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (~^((wire3[(2'h2):(2'h2)] <<< wire2) ?
                     ((-wire3) < $unsigned(wire0)) : (8'haa)));
  assign wire5 = (~^wire4);
  assign wire6 = ((($unsigned(wire4) || ((8'haa) ?
                     (8'ha8) : wire1)) <= wire5[(1'h1):(1'h1)]) != $unsigned(wire5));
  assign wire7 = wire0[(1'h0):(1'h0)];
  assign wire8 = ((!{$signed((8'ha9))}) <<< {($signed((8'ha6)) >> wire2[(3'h5):(2'h3)])});
endmodule