# kPCI2PCIOffsetSecondaryLT

**Framework**: PCIDriverKit  
**Kind**: case

The offset to the secondary latency timer register.

**Availability**:
- DriverKit ?+
- macOS ?+

## Declaration

```swift
kPCI2PCIOffsetSecondaryLT
```

## See Also

- [kPCI2PCIOffsetPrimaryBus](kpci2pcioffsetprimarybus.md)
  The offset to the primary bus number register.
- [kPCI2PCIOffsetSecondaryBus](kpci2pcioffsetsecondarybus.md)
  The offset to the secondary bus number register.
- [kPCI2PCIOffsetSubordinateBus](kpci2pcioffsetsubordinatebus.md)
  The offset to the subordinate bus number register.
- [kPCI2PCIOffsetIORange](kpci2pcioffsetiorange.md)
  The offset to the I/O base upper and I/O limit upper registers.
- [kPCI2PCIOffsetMemoryRange](kpci2pcioffsetmemoryrange.md)
  The offset to the memory base and memory limit registers.
- [kPCI2PCIOffsetPrefetchMemoryRange](kpci2pcioffsetprefetchmemoryrange.md)
  The offset to the prefetchable memory base and prefetchable memory limit registers.
- [kPCI2PCIOffsetPrefetchUpperBase](kpci2pcioffsetprefetchupperbase.md)
  The offset to the prefetchable base upper 32 bits register.
- [kPCI2PCIOffsetPrefetchUpperLimit](kpci2pcioffsetprefetchupperlimit.md)
  The offset to the prefetchable limit upper 32 bits registers.
- [kPCI2PCIOffsetUpperIORange](kpci2pcioffsetupperiorange.md)
  The offset to the I/O base upper and I/O limit upper registers.
- [kPCI2PCIOffsetBridgeControl](kpci2pcioffsetbridgecontrol.md)
  The offset to the bridge control register.


---

*[View on Apple Developer](https://developer.apple.com/documentation/pcidriverkit/kpci2pcioffsetsecondarylt)*