INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/SimplificationOfBooleanExp/SimplificationOfBooleanExp.srcs/sources_1/new/Simplifi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplifi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/SimplificationOfBooleanExp/SimplificationOfBooleanExp.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/VeriLogProjects/SimplificationOfBooleanExp/SimplificationOfBooleanExp.srcs/sim_1/new/tb.v:30]
