#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 17 02:46:28 2021
# Process ID: 25684
# Current directory: /home/tianyi/capstone
# Command line: vivado
# Log file: /home/tianyi/capstone/vivado.log
# Journal file: /home/tianyi/capstone/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tianyi/capstone/capstone.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/ARM_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 6579.785 ; gain = 169.852 ; free physical = 61520 ; free virtual = 63126
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name input_test_v1_0_project -directory /home/tianyi/capstone/capstone.tmp/input_test_v1_0_project /home/tianyi/ip_repo/input_test_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6807.801 ; gain = 0.000 ; free physical = 61593 ; free virtual = 63201
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/ARM_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/tianyi/ip_repo/input_test_1.0/hdl/input_test_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 6807.801 ; gain = 0.000 ; free physical = 61581 ; free virtual = 63188
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name input_test_v1_0_project -directory /home/tianyi/capstone/capstone.tmp/input_test_v1_0_project /home/tianyi/ip_repo/input_test_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6807.801 ; gain = 0.000 ; free physical = 61576 ; free virtual = 63184
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/ARM_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/tianyi/ip_repo/input_test_1.0/hdl/input_test_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6807.801 ; gain = 0.000 ; free physical = 61577 ; free virtual = 63184
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/tianyi/ip_repo/input_test_1.0/src /home/tianyi/ip_repo/input_test_1.0/hdl/input_test_v1_0_M00_AXIS.v
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/tianyi/ip_repo/input_test_1.0/src /home/tianyi/ip_repo/input_test_1.0/hdl/input_test_v1_0_M00_AXIS.v
ERROR: [Vivado 12-3630] The destination file '/home/tianyi/ip_repo/input_test_1.0/src/input_test_v1_0_M00_AXIS.v' already exists, please use -force if you want to overwrite!
export_ip_user_files -of_objects  [get_files /home/tianyi/ip_repo/input_test_1.0/src/input_test_v1_0_M00_AXIS.v] -no_script -reset -force -quiet
remove_files  /home/tianyi/ip_repo/input_test_1.0/src/input_test_v1_0_M00_AXIS.v
close_project
ipx::edit_ip_in_project -upgrade true -name input_test_v1_0_project -directory /home/tianyi/ip_repo/input_test_1.0/input_test_v1_0_project /home/tianyi/ip_repo/input_test_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 6899.684 ; gain = 0.000 ; free physical = 61520 ; free virtual = 63128
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/ARM_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_test_1.0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tianyi/ip_repo/input_test_1.0' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tianyi/ip_repo/input_test_1.0/input_test_v1_0_project'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/tianyi/ip_repo/input_test_1.0/hdl/input_test_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6899.684 ; gain = 0.000 ; free physical = 61518 ; free virtual = 63126
update_compile_order -fileset sources_1
close_project
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user input_packets 1.0 -dir /home/tianyi/capstone
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core user.org:user:input_packets:1.0]
generate_peripheral [ipx::find_open_core user.org:user:input_packets:1.0]
write_peripheral [ipx::find_open_core user.org:user:input_packets:1.0]
set_property  ip_repo_paths  {/home/tianyi/capstone/input_packets_1.0 /home/tianyi/ip_repo/ARM_control_1.0 /home/tianyi/ip_repo/input_test_1.0 /home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/capstone/input_packets_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/ARM_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
ipx::edit_ip_in_project -upgrade true -name input_packets_v1_0_project -directory /home/tianyi/capstone/capstone.tmp/input_packets_v1_0_project /home/tianyi/capstone/input_packets_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6899.684 ; gain = 0.000 ; free physical = 61482 ; free virtual = 63090
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/capstone/input_packets_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/ARM_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/tianyi/capstone/input_packets_1.0/hdl/input_packets_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/tianyi/capstone/input_packets_1.0/hdl/input_packets_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6899.684 ; gain = 0.000 ; free physical = 61481 ; free virtual = 63089
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/tianyi/capstone/input_packets_1.0/hdl/input_packets_v1_0_M00_AXIS.v'.
WARNING: [IP_Flow 19-5226] Project source file '/home/tianyi/capstone/input_packets_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/tianyi/capstone/input_packets_1.0/hdl/input_packets_v1_0_M00_AXIS.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/tianyi/capstone/input_packets_1.0/hdl/input_packets_v1_0_M00_AXIS.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/tianyi/capstone/input_packets_1.0/hdl/input_packets_v1_0_M00_AXIS.v'.
WARNING: [IP_Flow 19-5226] Project source file '/home/tianyi/capstone/input_packets_1.0/component.xml' ignored by IP packager.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/tianyi/capstone/input_packets_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/tianyi/capstone/input_packets_1.0'
open_bd_design {/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/capstone.bd}
Adding cell -- Marco_Merlini:fpga_bpf:axistream_packetfilt:1.0 - ffshark
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - ps
Adding cell -- xilinx.com:ip:smartconnect:1.0 - PS_to_PL
Adding cell -- xilinx.com:ip:axi_fifo_mm_s:4.2 - packet_output
Adding cell -- xilinx.com:ip:debug_bridge:3.0 - debug_bridge_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - zero
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding cell -- user.org:user:ARM_control:1.0 - ARM_control_0
Adding cell -- user.org:user:input_test:1.0 - input_test_0
Successfully read diagram <capstone> from BD file </home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/capstone.bd>
delete_bd_objs [get_bd_cells input_test_0]
delete_bd_objs [get_bd_cells ARM_control_0]
ipx::edit_ip_in_project -upgrade true -name ARM_control_v1_0_project -directory /home/tianyi/ip_repo/ARM_control_1.0/ARM_control_v1_0_project /home/tianyi/ip_repo/ARM_control_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6978.707 ; gain = 0.000 ; free physical = 61507 ; free virtual = 63115
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/capstone/input_packets_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/ARM_control_1.0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tianyi/ip_repo/ARM_control_1.0' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tianyi/ip_repo/ARM_control_1.0/ARM_control_v1_0_project'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/tianyi/ip_repo/ARM_control_1.0/hdl/ARM_control_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/tianyi/ip_repo/ARM_control_1.0/hdl/ARM_control_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6978.707 ; gain = 0.000 ; free physical = 61500 ; free virtual = 63108
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/tianyi/ip_repo/ARM_control_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/tianyi/ip_repo/ARM_control_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/tianyi/ip_repo/ARM_control_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/tianyi/ip_repo/ARM_control_1.0'
open_bd_design {/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/capstone.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:ARM_control:1.0 ARM_control_0
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:input_packets:1.0 input_packets_0
endgroup
set_property location {1 224 20} [get_bd_cells ARM_control_0]
set_property location {2 649 35} [get_bd_cells input_packets_0]
connect_bd_net [get_bd_pins ARM_control_0/input_enable_ffshark] [get_bd_pins input_packets_0/input_enable_ffshark]
connect_bd_intf_net [get_bd_intf_pins PS_to_PL/M03_AXI] [get_bd_intf_pins ARM_control_0/S00_AXI]
delete_bd_objs [get_bd_nets Net] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells blk_mem_gen_0]
connect_bd_intf_net [get_bd_intf_pins input_packets_0/M00_AXIS] [get_bd_intf_pins ffshark/sn]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ps/saxihp0_fpd_aclk
/PS_to_PL/aclk
/packet_output/s_axi_aclk
/debug_bridge_0/s_axi_aclk
/system_ila_0/clk
/ARM_control_0/s00_axi_aclk
/input_packets_0/m00_axis_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/ps/pl_clk0 (99 MHz)" }  [get_bd_pins packet_output/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/ps/pl_clk0 (99 MHz)" }  [get_bd_pins debug_bridge_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/ps/pl_clk0 (99 MHz)" }  [get_bd_pins ARM_control_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/ps/pl_clk0 (99 MHz)" }  [get_bd_pins input_packets_0/m00_axis_aclk]
endgroup
connect_bd_net [get_bd_pins debug_bridge_0/s_axi_aresetn] [get_bd_pins rst_ps_99M/peripheral_aresetn]
connect_bd_net [get_bd_pins system_ila_0/resetn] [get_bd_pins rst_ps_99M/peripheral_aresetn]
connect_bd_net [get_bd_pins system_ila_0/clk] [get_bd_pins ps/pl_clk0]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXIS] [get_bd_intf_pins ffshark/sn]
delete_bd_objs [get_bd_nets ps_pl_resetn0] [get_bd_cells rst_ps_99M]
delete_bd_objs [get_bd_nets zero_dout]
connect_bd_net [get_bd_pins ffshark/rst] [get_bd_pins packet_output/s_axi_aresetn]
connect_bd_net [get_bd_pins zero/dout] [get_bd_pins packet_output/s_axi_aresetn]
save_bd_design
Wrote  : </home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/capstone.bd> 
Wrote  : </home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ui/bd_cdc721f3.ui> 
assign_bd_address
</debug_bridge_0/S_AXI/Reg0> is being mapped into </ps/Data> at <0xA0000000 [ 64K ]>
</ARM_control_0/S00_AXI/S00_AXI_reg> is being mapped into </ps/Data> at <0xA0010000 [ 4K ]>
</ffshark/s_axi/reg0> is being mapped into </ps/Data> at <0xA0011000 [ 4K ]>
</packet_output/S_AXI/Mem0> is being mapped into </ps/Data> at <0xA0012000 [ 4K ]>
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ps/saxihp0_fpd_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ps/saxihp0_fpd_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ps/saxihp0_fpd_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins ps/saxihp0_fpd_aclk] [get_bd_pins ps/pl_clk0]
validate_bd_design
WARNING: [BD 41-2121] Port s_axi_aclk associated reset port s_axi_lite_resetn does not exist
WARNING: [BD 41-927] Following properties on pin /axi_jtag/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=capstone_zynq_ultra_ps_e_0_0_pl_clk0 
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
WARNING: [BD 41-927] Following properties on pin /axi_jtag/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=capstone_zynq_ultra_ps_e_0_0_pl_clk0 
WARNING: [BD 41-927] Following properties on pin /ffshark/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=capstone_zynq_ultra_ps_e_0_0_pl_clk0 
validate_bd_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 8269.121 ; gain = 1189.367 ; free physical = 58782 ; free virtual = 60527
make_wrapper -files [get_files /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/capstone.bd] -top
INFO: [BD 41-1662] The design 'capstone.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/capstone.bd> 
VHDL Output written to : /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/synth/capstone.v
VHDL Output written to : /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/sim/capstone.v
VHDL Output written to : /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/hdl/capstone_wrapper.v
add_files -norecurse /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/hdl/capstone_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [BD 41-1662] The design 'capstone.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/synth/capstone.v
VHDL Output written to : /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/sim/capstone.v
VHDL Output written to : /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/hdl/capstone_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ffshark .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] capstone_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps .
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(170) to net 'S_SC_AR_1_PAYLD'(166) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(170) to net 'S_SC_AW_1_PAYLD'(166) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(151) to net 'S_SC_R_1_PAYLD'(149) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(151) to net 'S_SC_R_1_PAYLD'(149) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(151) to net 'S_SC_R_1_PAYLD'(149) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(151) to net 'S_SC_R_1_PAYLD'(149) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(149) to net 's00_nodes_M_SC_R_PAYLD'(151) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(166) to net 'm00_nodes_M_SC_AR_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(166) to net 'm00_nodes_M_SC_AW_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(166) to net 'm01_nodes_M_SC_AR_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(166) to net 'm01_nodes_M_SC_AW_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(166) to net 'm02_nodes_M_SC_AR_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(166) to net 'm02_nodes_M_SC_AW_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(166) to net 'm03_nodes_M_SC_AR_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(166) to net 'm03_nodes_M_SC_AW_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(170) to net 'S_SC_AR_1_PAYLD'(166) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(170) to net 'S_SC_AW_1_PAYLD'(166) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(151) to net 'S_SC_R_1_PAYLD'(149) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(151) to net 'S_SC_R_1_PAYLD'(149) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(151) to net 'S_SC_R_1_PAYLD'(149) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(151) to net 'S_SC_R_1_PAYLD'(149) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(9) to net 'S_SC_B_1_PAYLD'(7) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(149) to net 's00_nodes_M_SC_R_PAYLD'(151) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to net 's00_nodes_M_SC_B_PAYLD'(9) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(166) to net 'm00_nodes_M_SC_AR_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(166) to net 'm00_nodes_M_SC_AW_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(166) to net 'm01_nodes_M_SC_AR_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(166) to net 'm01_nodes_M_SC_AW_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(166) to net 'm02_nodes_M_SC_AR_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(166) to net 'm02_nodes_M_SC_AW_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(166) to net 'm03_nodes_M_SC_AR_PAYLD'(170) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(166) to net 'm03_nodes_M_SC_AW_PAYLD'(170) - Only lower order bits will be connected.
Exporting to file /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_smartconnect_0_0/bd_0/hw_handoff/capstone_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_smartconnect_0_0/bd_0/hw_handoff/capstone_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_smartconnect_0_0/bd_0/synth/capstone_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_to_PL .
INFO: [BD 41-1029] Generation completed for the IP Integrator block packet_output .
Exporting to file /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/hw_handoff/capstone_debug_bridge_0_0.hwh
Generated Block Design Tcl file /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/hw_handoff/capstone_debug_bridge_0_0_bd.tcl
Generated Hardware Definition File /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/synth/capstone_debug_bridge_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block debug_bridge_0 .
Exporting to file /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/hw_handoff/capstone_system_ila_0_0.hwh
Generated Block Design Tcl file /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/hw_handoff/capstone_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/synth/capstone_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ARM_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_packets_0 .
Exporting to file /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/hw_handoff/capstone.hwh
Generated Block Design Tcl file /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/hw_handoff/capstone_bd.tcl
Generated Hardware Definition File /home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/synth/capstone.hwdef
[Thu Mar 18 19:27:04 2021] Launched capstone_system_ila_0_0_synth_1, capstone_smartconnect_0_0_synth_1, capstone_zynq_ultra_ps_e_0_0_synth_1, capstone_axi_fifo_mm_s_0_0_synth_1, capstone_axistream_packetfilt_0_0_synth_1, capstone_debug_bridge_0_0_synth_1, bd_43ca_axi_jtag_0_synth_1, bd_43ca_bsip_0_synth_1, capstone_input_packets_0_0_synth_1, capstone_ARM_control_0_1_synth_1, synth_1...
Run output will be captured here:
capstone_system_ila_0_0_synth_1: /home/tianyi/capstone/capstone.runs/capstone_system_ila_0_0_synth_1/runme.log
capstone_smartconnect_0_0_synth_1: /home/tianyi/capstone/capstone.runs/capstone_smartconnect_0_0_synth_1/runme.log
capstone_zynq_ultra_ps_e_0_0_synth_1: /home/tianyi/capstone/capstone.runs/capstone_zynq_ultra_ps_e_0_0_synth_1/runme.log
capstone_axi_fifo_mm_s_0_0_synth_1: /home/tianyi/capstone/capstone.runs/capstone_axi_fifo_mm_s_0_0_synth_1/runme.log
capstone_axistream_packetfilt_0_0_synth_1: /home/tianyi/capstone/capstone.runs/capstone_axistream_packetfilt_0_0_synth_1/runme.log
capstone_debug_bridge_0_0_synth_1: /home/tianyi/capstone/capstone.runs/capstone_debug_bridge_0_0_synth_1/runme.log
bd_43ca_axi_jtag_0_synth_1: /home/tianyi/capstone/capstone.runs/bd_43ca_axi_jtag_0_synth_1/runme.log
bd_43ca_bsip_0_synth_1: /home/tianyi/capstone/capstone.runs/bd_43ca_bsip_0_synth_1/runme.log
capstone_input_packets_0_0_synth_1: /home/tianyi/capstone/capstone.runs/capstone_input_packets_0_0_synth_1/runme.log
capstone_ARM_control_0_1_synth_1: /home/tianyi/capstone/capstone.runs/capstone_ARM_control_0_1_synth_1/runme.log
synth_1: /home/tianyi/capstone/capstone.runs/synth_1/runme.log
[Thu Mar 18 19:27:05 2021] Launched impl_1...
Run output will be captured here: /home/tianyi/capstone/capstone.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 8501.234 ; gain = 120.059 ; free physical = 58525 ; free virtual = 60278
ipx::edit_ip_in_project -upgrade true -name input_packets_v1_0_project -directory /home/tianyi/capstone/capstone.tmp/input_packets_v1_0_project /home/tianyi/capstone/input_packets_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8501.234 ; gain = 0.000 ; free physical = 58387 ; free virtual = 60103
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/capstone/input_packets_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/ARM_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/tianyi/capstone/input_packets_1.0/hdl/input_packets_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8501.234 ; gain = 0.000 ; free physical = 58389 ; free virtual = 60106
update_compile_order -fileset sources_1
