#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb  1 10:11:04 2023
# Process ID: 3924522
# Current directory: /home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth
# Command line: vivado -mode batch -source fpga_synth.tcl
# Log file: /home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/vivado.log
# Journal file: /home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/vivado.jou
#-----------------------------------------------------------
source fpga_synth.tcl
# set AHIR_RELEASE $::env(AHIR_RELEASE)
# read_vhdl -library aHiR_ieee_proposed $AHIR_RELEASE/vhdl/aHiR_ieee_proposed.vhdl
# read_vhdl -library ahir $AHIR_RELEASE/vhdl/ahir.vhdl
# read_vhdl -library GenericGlueStuff ../vhdl_libs/GenericGlueStuff.vhdl
# read_vhdl -library GlueModules ../vhdl_libs/GlueModules.vhdl
# read_vhdl -library GenericCoreAddOnLib ../vhdl_libs/GenericCoreAddOnLib.vhdl
# read_vhdl -library myUartLib ../vhdl_libs/myUartLib.vhdl
# read_vhdl -library simpleUartLib ../vhdl_libs/simpleUartLib.vhdl
# read_vhdl -library AjitCustom ../vhdl_libs/AjitCustom.vhdl
# read_vhdl -library AxiBridgeLib ../vhdl_libs/AxiBridgeLib.vhdl
# read_verilog ../verilog_libs/ACB_to_UI_EA.v
# read_vhdl -library work ../ahir/ahir_system_global_package.vhdl
# read_vhdl -library work ../ahir/ahir_system.vhdl
# read_vhdl -library work ../top_level/fpga_ahir.vhdl
# read_xdc ./clocking.xdc 
# read_xdc ../constraints/vcu128_constraints.xdc
# set_property part xcvu37p-fsvh2892-2L-e [current_project]
# set_property board_part xilinx.com:vcu128:part0:1.2 [current_project]
# read_ip ../ip/virtual_reset/virtual_reset.srcs/sources_1/ip/vio_0/vio_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tools_shared/Vivado/2019.1/data/ip'.
# read_ip ../ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci 
# synth_design -fsm_extraction off -top top_level -part xcvu37p-fsvh2892-2L-e
Command: synth_design -fsm_extraction off -top top_level -part xcvu37p-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-1686] The version limit for your license is '2023.02' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3924530 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2642.359 ; gain = 48.719 ; free physical = 14260 ; free virtual = 81004
---------------------------------------------------------------------------------
WARNING: [Synth 8-1730] cannot call side-effect procedure read_memmap_file from within pure function construct_init_byte_array [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/AjitCustom.vhdl:288]
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:44]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/.Xil/Vivado-3924522-ajit2-System-Product-Name/realtime/clk_wiz_0_stub.v:5' bound to instance 'clocking' of component 'clk_wiz_0' [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:198]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/.Xil/Vivado-3924522-ajit2-System-Product-Name/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/.Xil/Vivado-3924522-ajit2-System-Product-Name/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'vio_0' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/.Xil/Vivado-3924522-ajit2-System-Product-Name/realtime/vio_0_stub.v:6' bound to instance 'virtual_reset' of component 'vio_0' [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:212]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/.Xil/Vivado-3924522-ajit2-System-Product-Name/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (2#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/.Xil/Vivado-3924522-ajit2-System-Product-Name/realtime/vio_0_stub.v:6]
INFO: [Synth 8-3491] module 'ahir_system' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:426' bound to instance 'test_inst' of component 'ahir_system' [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:228]
INFO: [Synth 8-638] synthesizing module 'ahir_system' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:438]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ping_daemon' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:21' bound to instance 'ping_daemon_instance' of component 'ping_daemon' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:479]
INFO: [Synth 8-638] synthesizing module 'ping_daemon' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:41]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: ping_daemon_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'UnloadBuffer' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21550' bound to instance 'in_buffer' of component 'UnloadBuffer' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:78]
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21573]
	Parameter name bound to: ping_daemon_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: ping_daemon_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'UnloadRegister' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:30051' bound to instance 'ulReg' of component 'UnloadRegister' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21706]
INFO: [Synth 8-638] synthesizing module 'UnloadRegister' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:30066]
	Parameter name bound to: ping_daemon_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister' (3#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer' (4#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21573]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13441' bound to instance 'gj_in_buffer_unload_req_symbol_join' of component 'generic_join' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:102]
INFO: [Synth 8-638] synthesizing module 'generic_join' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element' (5#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass' (6#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1' (6#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized1' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized1' (6#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join' (7#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13449]
	Parameter name bound to: ping_daemon_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ReceiveBuffer' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27963' bound to instance 'out_buffer' of component 'ReceiveBuffer' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:108]
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27975]
	Parameter name bound to: ping_daemon_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ping_daemon_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipeBase' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17722' bound to instance 'bufPipe' of component 'PipeBase' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27994]
INFO: [Synth 8-638] synthesizing module 'PipeBase' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17745]
	Parameter name bound to: ping_daemon_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ping_daemon_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'QueueBase' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18133' bound to instance 'queue' of component 'QueueBase' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17866]
INFO: [Synth 8-638] synthesizing module 'QueueBase' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18146]
	Parameter name bound to: ping_daemon_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase' (8#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase' (9#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer' (10#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27975]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13441' bound to instance 'gj_out_buffer_write_req_symbol_join' of component 'generic_join' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:130]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized1' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized3' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized3' (10#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized3' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized3' (10#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized5' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized5' (10#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized5' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized5' (10#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized7' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized7' (10#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized7' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized7' (10#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized1' (10#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13449]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'InterlockBuffer' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:26842' bound to instance 'tagIlock' of component 'InterlockBuffer' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:140]
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:26859]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: tag-interlock-buffer buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'UnloadBuffer' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21550' bound to instance 'buf' of component 'UnloadBuffer' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:26955]
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized1' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21573]
	Parameter name bound to: tag-interlock-buffer buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: tag-interlock-buffer buffer -unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'UnloadRegister' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:30051' bound to instance 'ulReg' of component 'UnloadRegister' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21706]
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized1' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:30066]
	Parameter name bound to: tag-interlock-buffer buffer -unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized1' (10#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized1' (10#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:26859]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13441' bound to instance 'gj_tag_ilock_write_req_symbol_join' of component 'generic_join' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:162]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized3' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized9' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized9' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized9' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized9' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized11' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized11' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized11' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized11' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized3' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13441' bound to instance 'gj_tag_ilock_read_req_symbol_join' of component 'generic_join' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:173]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized5' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized13' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized13' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized13' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized13' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized15' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized15' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized15' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized15' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized17' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized17' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized17' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized17' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized5' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13449]
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'ra_27_symbol_link_from_dp' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:220]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized19' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized19' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  cr_31_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'cr_31_symbol_link_to_dp' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:223]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized21' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  cr_31_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized21' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'ca_32_symbol_link_from_dp' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:239]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized23' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized23' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  req_40_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'req_40_symbol_link_to_dp' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:242]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized25' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  req_40_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized25' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'ack_41_symbol_link_from_dp' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:258]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized27' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized27' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  req_45_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'req_45_symbol_link_to_dp' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:261]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized29' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  req_45_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized29' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'ack_46_symbol_link_from_dp' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:279]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized31' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized31' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  rr_26_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13340' bound to instance 'rr_26_symbol_link_to_dp' of component 'control_delay_element' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:300]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized33' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to:  rr_26_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized33' (11#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13350]
	Parameter name bound to: data_in_read_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'SplitGuardInterface' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:29004' bound to instance 'data_in_read_0_gI' of component 'SplitGuardInterface' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:331]
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:29021]
	Parameter name bound to: data_in_read_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface' (12#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:29021]
	Parameter name bound to: data_in_read_0 - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter output_buffering bound to: 32'b00000000000000000000000000000001 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'InputPortRevised' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:26679' bound to instance 'data_in_read_0' of component 'InputPortRevised' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:342]
INFO: [Synth 8-638] synthesizing module 'InputPortRevised' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:26701]
	Parameter name bound to: data_in_read_0 - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter output_buffering bound to: 32'b00000000000000000000000000000001 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter name bound to: data_in_read_0-unload-reg - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'UnloadRegister' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:30051' bound to instance 'ulreg' of component 'UnloadRegister' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:26751]
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized3' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:30066]
	Parameter name bound to: data_in_read_0-unload-reg - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized3' (12#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:30066]
	Parameter name bound to: data_in_read_0-demux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'InputPortLevel' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:16178' bound to instance 'demux' of component 'InputPortLevel' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:26765]
INFO: [Synth 8-638] synthesizing module 'InputPortLevel' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:16197]
	Parameter name bound to: data_in_read_0-demux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'InputPortLevel' (13#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:16197]
INFO: [Synth 8-256] done synthesizing module 'InputPortRevised' (14#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:26701]
	Parameter name bound to: data_out_write_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'SplitGuardInterface' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:29004' bound to instance 'data_out_write_0_gI' of component 'SplitGuardInterface' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:376]
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized1' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:29021]
	Parameter name bound to: data_out_write_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized1' (14#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:29021]
	Parameter name bound to: data_out - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'OutputPortRevised' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27368' bound to instance 'data_out_write_0' of component 'OutputPortRevised' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:387]
INFO: [Synth 8-638] synthesizing module 'OutputPortRevised' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27387]
	Parameter name bound to: data_out - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: data_out-rxB0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ReceiveBuffer' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27963' bound to instance 'rxB' of component 'ReceiveBuffer' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27431]
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized1' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27975]
	Parameter name bound to: data_out-rxB0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: data_out-rxB0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipeBase' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17722' bound to instance 'bufPipe' of component 'PipeBase' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27994]
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized1' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17745]
	Parameter name bound to: data_out-rxB0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: data_out-rxB0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'QueueBase' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18133' bound to instance 'queue' of component 'QueueBase' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17866]
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized1' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18146]
	Parameter name bound to: data_out-rxB0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized1' (14#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized1' (14#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized1' (14#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27975]
	Parameter name bound to: data_out-mux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'OutputPortLevel' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17470' bound to instance 'mux' of component 'OutputPortLevel' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27455]
INFO: [Synth 8-638] synthesizing module 'OutputPortLevel' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17484]
	Parameter name bound to: data_out-mux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter name bound to: data_out-mux-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'NobodyLeftBehind' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:16631' bound to instance 'fairify' of component 'NobodyLeftBehind' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17492]
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:16642]
	Parameter name bound to: data_out-mux-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind' (15#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:16642]
INFO: [Synth 8-256] done synthesizing module 'OutputPortLevel' (16#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17484]
INFO: [Synth 8-256] done synthesizing module 'OutputPortRevised' (17#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:27387]
INFO: [Synth 8-256] done synthesizing module 'ping_daemon' (18#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:41]
	Parameter use_delay bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'auto_run' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13175' bound to instance 'ping_daemon_auto_run' of component 'auto_run' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:499]
INFO: [Synth 8-638] synthesizing module 'auto_run' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13186]
	Parameter use_delay bound to: 1 - type: bool 
INFO: [Synth 8-4471] merging register 'fin_req_reg' into 'start_req_reg' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13195]
WARNING: [Synth 8-6014] Unused sequential element fin_req_reg was removed.  [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13195]
INFO: [Synth 8-256] done synthesizing module 'auto_run' (19#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13186]
	Parameter name bound to: pipe data_in - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipeBase' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17722' bound to instance 'data_in_Pipe' of component 'PipeBase' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:500]
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized3' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17745]
	Parameter name bound to: pipe data_in - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: pipe data_in-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'QueueBase' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18133' bound to instance 'queue' of component 'QueueBase' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17866]
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized3' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18146]
	Parameter name bound to: pipe data_in-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: pipe data_in-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SynchResetRegisterUnsigned' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21174' bound to instance 'rdpReg' of component 'SynchResetRegisterUnsigned' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18245]
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21182]
	Parameter name bound to: pipe data_in-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned' (20#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21182]
INFO: [Synth 8-3491] module 'QueueEmptyFullLogic' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18685' bound to instance 'fe_logic' of component 'QueueEmptyFullLogic' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18259]
INFO: [Synth 8-638] synthesizing module 'QueueEmptyFullLogic' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18691]
INFO: [Synth 8-256] done synthesizing module 'QueueEmptyFullLogic' (21#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18691]
	Parameter name bound to: pipe data_in-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SynchResetRegisterUnsigned' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21174' bound to instance 'wrpReg' of component 'SynchResetRegisterUnsigned' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18265]
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized1' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21182]
	Parameter name bound to: pipe data_in-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized1' (21#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21182]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized3' (21#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized3' (21#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17745]
	Parameter name bound to: pipe data_out - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipeBase' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17722' bound to instance 'data_out_Pipe' of component 'PipeBase' [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:521]
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized5' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17745]
	Parameter name bound to: pipe data_out - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: pipe data_out-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'QueueBase' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18133' bound to instance 'queue' of component 'QueueBase' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17866]
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized5' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18146]
	Parameter name bound to: pipe data_out-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: pipe data_out-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SynchResetRegisterUnsigned' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21174' bound to instance 'rdpReg' of component 'SynchResetRegisterUnsigned' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18245]
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized3' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21182]
	Parameter name bound to: pipe data_out-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized3' (21#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21182]
INFO: [Synth 8-3491] module 'QueueEmptyFullLogic' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18685' bound to instance 'fe_logic' of component 'QueueEmptyFullLogic' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18259]
	Parameter name bound to: pipe data_out-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SynchResetRegisterUnsigned' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21174' bound to instance 'wrpReg' of component 'SynchResetRegisterUnsigned' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18265]
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized5' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21182]
	Parameter name bound to: pipe data_out-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized5' (21#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:21182]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized5' (21#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized5' (21#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ahir_system' (22#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/ahir/ahir_system.vhdl:438]
	Parameter addr_width bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'acb_sram_stub' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2397' bound to instance 'bram' of component 'acb_sram_stub' [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:246]
INFO: [Synth 8-638] synthesizing module 'acb_sram_stub' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2416]
	Parameter addr_width bound to: 22 - type: integer 
WARNING: [Synth 8-614] signal 'read_write_bar_reg' is read in the process but is not in the sensitivity list [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2460]
WARNING: [Synth 8-614] signal 'read_data_from_sram' is read in the process but is not in the sensitivity list [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2460]
WARNING: [Synth 8-614] signal 'read_data_from_sram_reg' is read in the process but is not in the sensitivity list [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2460]
	Parameter name bound to: SRAM-STUB-BASE-BANK-0 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'base_bank' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9610' bound to instance 'bb' of component 'base_bank' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2543]
INFO: [Synth 8-638] synthesizing module 'base_bank' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-0 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_bank' (23#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-1 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'base_bank' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9610' bound to instance 'bb' of component 'base_bank' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2543]
INFO: [Synth 8-638] synthesizing module 'base_bank__parameterized1' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-1 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_bank__parameterized1' (23#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-2 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'base_bank' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9610' bound to instance 'bb' of component 'base_bank' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2543]
INFO: [Synth 8-638] synthesizing module 'base_bank__parameterized3' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-2 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_bank__parameterized3' (23#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-3 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'base_bank' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9610' bound to instance 'bb' of component 'base_bank' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2543]
INFO: [Synth 8-638] synthesizing module 'base_bank__parameterized5' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-3 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_bank__parameterized5' (23#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-4 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'base_bank' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9610' bound to instance 'bb' of component 'base_bank' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2543]
INFO: [Synth 8-638] synthesizing module 'base_bank__parameterized7' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-4 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_bank__parameterized7' (23#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-5 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'base_bank' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9610' bound to instance 'bb' of component 'base_bank' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2543]
INFO: [Synth 8-638] synthesizing module 'base_bank__parameterized9' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-5 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_bank__parameterized9' (23#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-6 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'base_bank' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9610' bound to instance 'bb' of component 'base_bank' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2543]
INFO: [Synth 8-638] synthesizing module 'base_bank__parameterized11' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-6 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_bank__parameterized11' (23#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-7 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'base_bank' declared at '/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9610' bound to instance 'bb' of component 'base_bank' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2543]
INFO: [Synth 8-638] synthesizing module 'base_bank__parameterized13' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
	Parameter name bound to: SRAM-STUB-BASE-BANK-7 - type: string 
	Parameter g_addr_width bound to: 19 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_bank__parameterized13' (23#1) [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:9622]
INFO: [Synth 8-256] done synthesizing module 'acb_sram_stub' (24#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/GenericCoreAddOnLib.vhdl:2416]
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'uartTopGenericEasilyConfigurable' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:688' bound to instance 'debug_uart' of component 'uartTopGenericEasilyConfigurable' [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:287]
INFO: [Synth 8-638] synthesizing module 'uartTopGenericEasilyConfigurable' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:707]
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'uartTopPortConfigurable' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:760' bound to instance 'baseInst' of component 'uartTopPortConfigurable' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:734]
INFO: [Synth 8-638] synthesizing module 'uartTopPortConfigurable' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:788]
INFO: [Synth 8-3491] module 'uartTopBase' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:550' bound to instance 'baseInst' of component 'uartTopBase' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:804]
INFO: [Synth 8-638] synthesizing module 'uartTopBase' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:569]
INFO: [Synth 8-3491] module 'baudGen' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:265' bound to instance 'bg' of component 'baudGen' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:575]
INFO: [Synth 8-638] synthesizing module 'baudGen' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:275]
INFO: [Synth 8-256] done synthesizing module 'baudGen' (25#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:275]
INFO: [Synth 8-3491] module 'uartTx' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:847' bound to instance 'ut' of component 'uartTx' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:583]
INFO: [Synth 8-638] synthesizing module 'uartTx' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:857]
INFO: [Synth 8-256] done synthesizing module 'uartTx' (26#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:857]
INFO: [Synth 8-3491] module 'uartRx' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:434' bound to instance 'ur' of component 'uartRx' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:593]
INFO: [Synth 8-638] synthesizing module 'uartRx' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:443]
INFO: [Synth 8-256] done synthesizing module 'uartRx' (27#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:443]
INFO: [Synth 8-256] done synthesizing module 'uartTopBase' (28#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:569]
INFO: [Synth 8-3491] module 'uartBridge' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:301' bound to instance 'bridgeInst' of component 'uartBridge' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:820]
INFO: [Synth 8-638] synthesizing module 'uartBridge' [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:321]
INFO: [Synth 8-256] done synthesizing module 'uartBridge' (29#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:321]
INFO: [Synth 8-256] done synthesizing module 'uartTopPortConfigurable' (30#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:788]
INFO: [Synth 8-256] done synthesizing module 'uartTopGenericEasilyConfigurable' (31#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:707]
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'uartTopGenericEasilyConfigurable' declared at '/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:688' bound to instance 'serial_uart' of component 'uartTopGenericEasilyConfigurable' [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:304]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clocking'. This will prevent further optimization [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:198]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'virtual_reset'. This will prevent further optimization [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:212]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'serial_uart'. This will prevent further optimization [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:304]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debug_uart'. This will prevent further optimization [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:287]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'bram'. This will prevent further optimization [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:246]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'test_inst'. This will prevent further optimization [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:228]
WARNING: [Synth 8-3848] Net CONSOLE_to_SERIAL_RX_pipe_write_ack in module/entity top_level does not have driver. [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:166]
WARNING: [Synth 8-3848] Net SERIAL_TX_to_CONSOLE_pipe_read_data in module/entity top_level does not have driver. [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:168]
WARNING: [Synth 8-3848] Net SERIAL_TX_to_CONSOLE_pipe_read_ack in module/entity top_level does not have driver. [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:170]
WARNING: [Synth 8-3848] Net PROCESSOR_MODE in module/entity top_level does not have driver. [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:78]
WARNING: [Synth 8-3848] Net MAIN_MEM_RESPONSE_pipe_write_ack in module/entity top_level does not have driver. [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:144]
WARNING: [Synth 8-3848] Net MAIN_MEM_REQUEST_pipe_read_data in module/entity top_level does not have driver. [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:146]
WARNING: [Synth 8-3848] Net MAIN_MEM_REQUEST_pipe_read_ack in module/entity top_level does not have driver. [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:148]
INFO: [Synth 8-256] done synthesizing module 'top_level' (32#1) [/home/aiml/IITB_AI_ML/VCU/sample_project/top_level/fpga_ahir.vhdl:44]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[109]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[99]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[98]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[97]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[96]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[95]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[94]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[93]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[92]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[91]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[90]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[89]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[88]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[87]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[86]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[66]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[65]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[64]
WARNING: [Synth 8-3331] design auto_run has unconnected port start_ack
WARNING: [Synth 8-3331] design auto_run has unconnected port fin_ack
WARNING: [Synth 8-3331] design QueueBase__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design QueueBase__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design NobodyLeftBehind has unconnected port clk
WARNING: [Synth 8-3331] design NobodyLeftBehind has unconnected port reset
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized1 has unconnected port guards[0]
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design InputPortLevel has unconnected port clk
WARNING: [Synth 8-3331] design InputPortLevel has unconnected port reset
WARNING: [Synth 8-3331] design SplitGuardInterface has unconnected port guards[0]
WARNING: [Synth 8-3331] design SplitGuardInterface has unconnected port clk
WARNING: [Synth 8-3331] design SplitGuardInterface has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized33 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized33 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized31 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized31 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized29 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized29 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized27 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized27 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized25 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized25 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized23 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized23 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized21 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized21 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized19 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized19 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized17 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized17 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized15 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized15 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized13 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized13 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized9 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized9 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized7 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized7 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized3 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4207.016 ; gain = 1613.375 ; free physical = 13544 ; free virtual = 80305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 4207.016 ; gain = 1613.375 ; free physical = 13547 ; free virtual = 80308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 4207.016 ; gain = 1613.375 ; free physical = 13547 ; free virtual = 80308
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/ip/virtual_reset/virtual_reset.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'virtual_reset'
Finished Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/ip/virtual_reset/virtual_reset.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'virtual_reset'
Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clocking'
Finished Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clocking'
Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/clocking.xdc]
Finished Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/clocking.xdc]
Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*Hold_probe_in*" &&  IS_SEQUENTIAL }'. [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*PROBE_IN_INST/probe_in_reg*" && IS_SEQUENTIAL}'. [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*PROBE_IN_INST/probe_in_reg*" &&  IS_SEQUENTIAL}'. [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*data_int_sync1*" && IS_SEQUENTIAL }'. [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*committ_int*" && IS_SEQUENTIAL}'. [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*Committ_1*" &&  IS_SEQUENTIAL}'. [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*clear_int*" && IS_SEQUENTIAL}'. [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*Probe_out*" && IS_SEQUENTIAL}'. [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*clear_int*" && IS_SEQUENTIAL }'. [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*PROBE_OUT_ALL_INST/G_PROBE_OUT[*].PROBE_OUT0_INST/data_int*" && IS_SEQUENTIAL}'. [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*data_int_*" && IS_SEQUENTIAL }'. [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*Probe_out_*" && IS_SEQUENTIAL}'. [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc:31]
Finished Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4271.047 ; gain = 0.000 ; free physical = 13417 ; free virtual = 80178
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4271.047 ; gain = 0.000 ; free physical = 13417 ; free virtual = 80178
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13526 ; free virtual = 80288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu37p-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13526 ; free virtual = 80288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_n. (constraint file  /home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_n. (constraint file  /home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_p. (constraint file  /home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_p. (constraint file  /home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for virtual_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clocking. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13526 ; free virtual = 80288
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/aiml/IITB_AI_ML/VCU/sample_project/vhdl_libs/simpleUartLib.vhdl:283]
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"base_bank:/mem_array_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank:/mem_array_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"base_bank__parameterized1:/mem_array_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized1:/mem_array_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"base_bank__parameterized3:/mem_array_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized3:/mem_array_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"base_bank__parameterized5:/mem_array_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized5:/mem_array_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"base_bank__parameterized7:/mem_array_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized7:/mem_array_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"base_bank__parameterized9:/mem_array_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized9:/mem_array_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"base_bank__parameterized11:/mem_array_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized11:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized11:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized11:/mem_array_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "base_bank__parameterized11:/mem_array_reg"
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"base_bank__parameterized13:/mem_array_reg"'.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13799 ; free virtual = 80577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               64 Bit    Registers := 1     
	               19 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 21    
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 50    
+---RAMs : 
	            4096K Bit         RAMs := 8     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UnloadRegister 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UnloadRegister__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module OutputPortRevised 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module auto_run 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchResetRegisterUnsigned 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchResetRegisterUnsigned__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module base_bank 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module base_bank__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module base_bank__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module base_bank__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module base_bank__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module base_bank__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module base_bank__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module base_bank__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module acb_sram_stub 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module baudGen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module uartTx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module uartRx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartBridge 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ping_daemon_instance/out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'ping_daemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[109]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[99]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[98]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[97]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[96]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[95]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[94]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[93]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[92]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[91]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[90]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[89]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[88]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[87]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[86]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[66]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[65]
WARNING: [Synth 8-3331] design acb_sram_stub has unconnected port CORE_BUS_REQUEST_PIPE_WRITE_DATA[64]
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"bram/\bbGen[0].bb /mem_array_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"bram/\bbGen[1].bb /mem_array_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"bram/\bbGen[2].bb /mem_array_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"bram/\bbGen[3].bb /mem_array_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"bram/\bbGen[4].bb /mem_array_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"bram/\bbGen[5].bb /mem_array_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"bram/\bbGen[6].bb /mem_array_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"bram/\bbGen[7].bb /mem_array_reg"'.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_inst/\ping_daemon_instance/out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13646 ; free virtual = 80557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|Module Name                 | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                 | 
+----------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|base_bank:                  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|base_bank__parameterized1:  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|base_bank__parameterized3:  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|base_bank__parameterized5:  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|base_bank__parameterized7:  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|base_bank__parameterized9:  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|base_bank__parameterized11: | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|base_bank__parameterized13: | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
+----------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocking/clk_out1' to pin 'clocking/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13089 ; free virtual = 80001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5556] The block RAM "bram/\bbGen[0].bb /mem_array_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5556] The block RAM "bram/\bbGen[1].bb /mem_array_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5556] The block RAM "bram/\bbGen[2].bb /mem_array_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5556] The block RAM "bram/\bbGen[3].bb /mem_array_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5556] The block RAM "bram/\bbGen[4].bb /mem_array_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5556] The block RAM "bram/\bbGen[5].bb /mem_array_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5556] The block RAM "bram/\bbGen[6].bb /mem_array_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5556] The block RAM "bram/\bbGen[7].bb /mem_array_reg" may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13054 ; free virtual = 79966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|Module Name        | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                 | 
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|bram/\bbGen[0].bb  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|bram/\bbGen[1].bb  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|bram/\bbGen[2].bb  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|bram/\bbGen[3].bb  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|bram/\bbGen[4].bb  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|bram/\bbGen[5].bb  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|bram/\bbGen[6].bb  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|bram/\bbGen[7].bb  | mem_array_reg | 512 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 128    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'bram/bbGen[0].bb/mem_array_reg_mux_sel_reg_0' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_0'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[0].bb/mem_array_reg_mux_sel_reg_1' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_1'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[0].bb/mem_array_reg_mux_sel_reg_2' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_2'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[0].bb/mem_array_reg_mux_sel_reg_3' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_3'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[1].bb/mem_array_reg_mux_sel_reg_0' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_0'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[1].bb/mem_array_reg_mux_sel_reg_1' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_1'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[1].bb/mem_array_reg_mux_sel_reg_2' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_2'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[1].bb/mem_array_reg_mux_sel_reg_3' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_3'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[2].bb/mem_array_reg_mux_sel_reg_0' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_0'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[2].bb/mem_array_reg_mux_sel_reg_1' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_1'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[2].bb/mem_array_reg_mux_sel_reg_2' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_2'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[2].bb/mem_array_reg_mux_sel_reg_3' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_3'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[3].bb/mem_array_reg_mux_sel_reg_0' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_0'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[3].bb/mem_array_reg_mux_sel_reg_1' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_1'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[3].bb/mem_array_reg_mux_sel_reg_2' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_2'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[3].bb/mem_array_reg_mux_sel_reg_3' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_3'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[4].bb/mem_array_reg_mux_sel_reg_0' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_0'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[4].bb/mem_array_reg_mux_sel_reg_1' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_1'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[4].bb/mem_array_reg_mux_sel_reg_2' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_2'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[4].bb/mem_array_reg_mux_sel_reg_3' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_3'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[5].bb/mem_array_reg_mux_sel_reg_0' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_0'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[5].bb/mem_array_reg_mux_sel_reg_1' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_1'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[5].bb/mem_array_reg_mux_sel_reg_2' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_2'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[5].bb/mem_array_reg_mux_sel_reg_3' (FD) to 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_3'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_0' (FD) to 'bram/bbGen[7].bb/mem_array_reg_mux_sel_reg_0'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_1' (FD) to 'bram/bbGen[7].bb/mem_array_reg_mux_sel_reg_1'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_2' (FD) to 'bram/bbGen[7].bb/mem_array_reg_mux_sel_reg_2'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[6].bb/mem_array_reg_mux_sel_reg_3' (FD) to 'bram/bbGen[7].bb/mem_array_reg_mux_sel_reg_3'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[0].bb/rd_enable_reg_reg' (FDR) to 'bram/bbGen[7].bb/rd_enable_reg_reg'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[1].bb/rd_enable_reg_reg' (FDR) to 'bram/bbGen[7].bb/rd_enable_reg_reg'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[2].bb/rd_enable_reg_reg' (FDR) to 'bram/bbGen[7].bb/rd_enable_reg_reg'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[3].bb/rd_enable_reg_reg' (FDR) to 'bram/bbGen[7].bb/rd_enable_reg_reg'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[4].bb/rd_enable_reg_reg' (FDR) to 'bram/bbGen[7].bb/rd_enable_reg_reg'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[5].bb/rd_enable_reg_reg' (FDR) to 'bram/bbGen[7].bb/rd_enable_reg_reg'
INFO: [Synth 8-3886] merging instance 'bram/bbGen[6].bb/rd_enable_reg_reg' (FDR) to 'bram/bbGen[7].bb/rd_enable_reg_reg'
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[0].bb/mem_array_reg_bram_131 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[1].bb/mem_array_reg_bram_131 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[2].bb/mem_array_reg_bram_131 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[3].bb/mem_array_reg_bram_131 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[4].bb/mem_array_reg_bram_131 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[5].bb/mem_array_reg_bram_131 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[6].bb/mem_array_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[6].bb/mem_array_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[6].bb/mem_array_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bram/bbGen[6].bb/mem_array_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13387 ; free virtual = 80298
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[108] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[107] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[106] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[105] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[104] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[103] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[102] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[101] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[100] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[85] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[84] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[83] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[82] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[81] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[80] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[79] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[78] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[77] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[76] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[75] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[74] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[73] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[72] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[71] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[70] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[69] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[68] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[67] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_DATA[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_REQUEST_PIPE_WRITE_REQ[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin bram:CORE_BUS_RESPONSE_PIPE_READ_REQ[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin serial_uart:uart_rx_pipe_read_req[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin serial_uart:uart_tx_pipe_write_data[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin serial_uart:uart_tx_pipe_write_data[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin serial_uart:uart_tx_pipe_write_data[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin serial_uart:uart_tx_pipe_write_data[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin serial_uart:uart_tx_pipe_write_data[3] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13387 ; free virtual = 80299
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13387 ; free virtual = 80299
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13387 ; free virtual = 80299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13387 ; free virtual = 80299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13387 ; free virtual = 80299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13387 ; free virtual = 80299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_wiz_0  |     1|
|2     |vio_0      |     1|
|3     |CARRY8     |     4|
|4     |LUT1       |    17|
|5     |LUT2       |  1061|
|6     |LUT3       |   216|
|7     |LUT4       |    21|
|8     |LUT5       |    21|
|9     |LUT6       |   524|
|10    |MUXF7      |   128|
|11    |MUXF8      |    64|
|12    |RAMB36E2_3 |   128|
|13    |RAMB36E2_4 |   768|
|14    |RAMB36E2_5 |   128|
|15    |FDRE       |   354|
|16    |FDSE       |     5|
|17    |IBUF       |     2|
|18    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------+-------------------------------------------+------+
|      |Instance                                                                     |Module                                     |Cells |
+------+-----------------------------------------------------------------------------+-------------------------------------------+------+
|1     |top                                                                          |                                           |  3450|
|2     |  test_inst                                                                  |ahir_system                                |   108|
|3     |    data_in_Pipe                                                             |PipeBase__parameterized3                   |    44|
|4     |      \Shallow.notSaveSlot.queue                                             |QueueBase__parameterized3                  |    44|
|5     |        \qDGt1.NTB.fe_logic                                                  |QueueEmptyFullLogic_6                      |    10|
|6     |        \qDGt1.NTB.rdpReg                                                    |SynchResetRegisterUnsigned                 |    17|
|7     |        \qDGt1.NTB.wrpReg                                                    |SynchResetRegisterUnsigned__parameterized1 |     1|
|8     |    data_out_Pipe                                                            |PipeBase__parameterized5                   |    36|
|9     |      \Shallow.notSaveSlot.queue                                             |QueueBase__parameterized5                  |    36|
|10    |        \qDGt1.NTB.fe_logic                                                  |QueueEmptyFullLogic                        |     9|
|11    |        \qDGt1.NTB.rdpReg                                                    |SynchResetRegisterUnsigned__parameterized3 |     9|
|12    |        \qDGt1.NTB.wrpReg                                                    |SynchResetRegisterUnsigned__parameterized5 |     2|
|13    |    ping_daemon_auto_run                                                     |auto_run                                   |     1|
|14    |    ping_daemon_instance                                                     |ping_daemon                                |    27|
|15    |      \data_path.InportGroup_0.data_in_read_0                                |InputPortRevised                           |    17|
|16    |        \ProTx[0].ulreg                                                      |UnloadRegister__parameterized3             |    17|
|17    |      \data_path.OutportGroup_0.data_out_write_0                             |OutputPortRevised                          |     2|
|18    |        \BufGen[0].rxB                                                       |ReceiveBuffer__parameterized1              |     1|
|19    |      in_buffer                                                              |UnloadBuffer                               |     4|
|20    |        \NotRevisedCase.ShallowCase.ulReg                                    |UnloadRegister                             |     4|
|21    |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join  |generic_join                               |     4|
|22    |        \placegen[1].placeBlock.pI                                           |place_with_bypass                          |     1|
|23    |        \placegen[2].placeBlock.pI                                           |place_with_bypass__parameterized1          |     3|
|24    |  bram                                                                       |acb_sram_stub                              |  3011|
|25    |    \bbGen[0].bb                                                             |base_bank                                  |   340|
|26    |    \bbGen[1].bb                                                             |base_bank__parameterized1                  |   340|
|27    |    \bbGen[2].bb                                                             |base_bank__parameterized3                  |   340|
|28    |    \bbGen[3].bb                                                             |base_bank__parameterized5                  |   340|
|29    |    \bbGen[4].bb                                                             |base_bank__parameterized7                  |   340|
|30    |    \bbGen[5].bb                                                             |base_bank__parameterized9                  |   346|
|31    |    \bbGen[6].bb                                                             |base_bank__parameterized11                 |   340|
|32    |    \bbGen[7].bb                                                             |base_bank__parameterized13                 |   488|
|33    |  debug_uart                                                                 |uartTopGenericEasilyConfigurable__1        |   159|
|34    |    baseInst                                                                 |uartTopPortConfigurable_0                  |   159|
|35    |      baseInst                                                               |uartTopBase_1                              |   138|
|36    |        bg                                                                   |baudGen_3                                  |    50|
|37    |        ur                                                                   |uartRx_4                                   |    43|
|38    |        ut                                                                   |uartTx_5                                   |    45|
|39    |      bridgeInst                                                             |uartBridge_2                               |    21|
|40    |  serial_uart                                                                |uartTopGenericEasilyConfigurable           |   159|
|41    |    baseInst                                                                 |uartTopPortConfigurable                    |   159|
|42    |      baseInst                                                               |uartTopBase                                |   138|
|43    |        bg                                                                   |baudGen                                    |    50|
|44    |        ur                                                                   |uartRx                                     |    43|
|45    |        ut                                                                   |uartTx                                     |    45|
|46    |      bridgeInst                                                             |uartBridge                                 |    21|
+------+-----------------------------------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13387 ; free virtual = 80299
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 4271.047 ; gain = 1613.375 ; free physical = 13423 ; free virtual = 80334
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 4271.047 ; gain = 1677.406 ; free physical = 13423 ; free virtual = 80334
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clocking'
INFO: [Project 1-454] Reading design checkpoint '/home/aiml/IITB_AI_ML/VCU/sample_project/ip/virtual_reset/virtual_reset.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'virtual_reset'
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: virtual_reset UUID: 7c7de7ae-15cf-530a-ac5e-0ce3295035a9 
Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/ip/virtual_reset/virtual_reset.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'virtual_reset'
Finished Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/ip/virtual_reset/virtual_reset.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'virtual_reset'
Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking/inst'
Finished Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking/inst'
Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/ip/clocking_wizard_100Mhz/clocking_wizard_100Mhz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking/inst'
Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/clocking.xdc]
Finished Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/clocking.xdc]
Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc]
Finished Parsing XDC File [/home/aiml/IITB_AI_ML/VCU/sample_project/constraints/vcu128_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4335.078 ; gain = 0.000 ; free physical = 13137 ; free virtual = 80049
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
541 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 4335.078 ; gain = 2936.355 ; free physical = 13326 ; free virtual = 80238
# write_checkpoint -force PostSynthCheckpoint.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4335.078 ; gain = 0.000 ; free physical = 13326 ; free virtual = 80238
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4367.094 ; gain = 0.000 ; free physical = 13324 ; free virtual = 80239
INFO: [Common 17-1381] The checkpoint '/home/aiml/IITB_AI_ML/VCU/sample_project/vivado_synth/PostSynthCheckpoint.dcp' has been generated.
# report_timing_summary -file timing.postsynth.rpt -nworst 10
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 4738.434 ; gain = 371.340 ; free physical = 12607 ; free virtual = 79518
# report_utilization -file utilization_post_synth.rpt
# report_utilization -hierarchical -file utilization_post_synth.hierarchical.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-1686] The version limit for your license is '2023.02' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4770.449 ; gain = 32.016 ; free physical = 12567 ; free virtual = 79479

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 101e5f781

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12567 ; free virtual = 79479

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12479 ; free virtual = 79394
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19f6087bd

Time (s): cpu = 00:01:14 ; elapsed = 00:01:29 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12479 ; free virtual = 79394

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 35 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 201580f49

Time (s): cpu = 00:01:14 ; elapsed = 00:01:29 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12501 ; free virtual = 79416
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Retarget, 53 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1ef786b62

Time (s): cpu = 00:01:14 ; elapsed = 00:01:30 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12502 ; free virtual = 79417
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 1801 cells
INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
INFO: [Opt 31-120] Instance bram (acb_sram_stub) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 4 Sweep | Checksum: 109cb3cc6

Time (s): cpu = 00:01:15 ; elapsed = 00:01:30 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12511 ; free virtual = 79426
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1278 cells
INFO: [Opt 31-1021] In phase Sweep, 844 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 109cb3cc6

Time (s): cpu = 00:01:15 ; elapsed = 00:01:30 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12511 ; free virtual = 79426
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 109cb3cc6

Time (s): cpu = 00:01:15 ; elapsed = 00:01:30 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12511 ; free virtual = 79426
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 109cb3cc6

Time (s): cpu = 00:01:15 ; elapsed = 00:01:30 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12511 ; free virtual = 79426
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              28  |                                             53  |
|  Constant propagation         |               7  |            1801  |                                             52  |
|  Sweep                        |               0  |            1278  |                                            844  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             59  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12511 ; free virtual = 79426
Ending Logic Optimization Task | Checksum: 11ca4826b

Time (s): cpu = 00:01:15 ; elapsed = 00:01:30 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12511 ; free virtual = 79426

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11ca4826b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12511 ; free virtual = 79426

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11ca4826b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12511 ; free virtual = 79426

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12511 ; free virtual = 79426
Ending Netlist Obfuscation Task | Checksum: 11ca4826b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12511 ; free virtual = 79426
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:33 . Memory (MB): peak = 4770.449 ; gain = 32.016 ; free physical = 12511 ; free virtual = 79426
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-1686] The version limit for your license is '2023.02' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12498 ; free virtual = 79413
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: aad5d196

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12498 ; free virtual = 79413
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12498 ; free virtual = 79413

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b57654c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12458 ; free virtual = 79373

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15cea4a6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12446 ; free virtual = 79361

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15cea4a6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12446 ; free virtual = 79361
Phase 1 Placer Initialization | Checksum: 15cea4a6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4770.449 ; gain = 0.000 ; free physical = 12446 ; free virtual = 79361

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 6beee62e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4859.668 ; gain = 89.219 ; free physical = 12175 ; free virtual = 79090

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5140.770 ; gain = 0.000 ; free physical = 12151 ; free virtual = 79066

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 602917f5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 5140.770 ; gain = 370.320 ; free physical = 12151 ; free virtual = 79066
Phase 2.2 Global Placement Core | Checksum: 7ead041e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 5158.457 ; gain = 388.008 ; free physical = 12104 ; free virtual = 79019
Phase 2 Global Placement | Checksum: 7ead041e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 5158.457 ; gain = 388.008 ; free physical = 12158 ; free virtual = 79073

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12e7fb5fc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5222.488 ; gain = 452.039 ; free physical = 12158 ; free virtual = 79073

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13ee2751d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5222.488 ; gain = 452.039 ; free physical = 12131 ; free virtual = 79046

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: db4ead94

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5222.488 ; gain = 452.039 ; free physical = 12132 ; free virtual = 79047

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: ce1d9acc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5222.488 ; gain = 452.039 ; free physical = 12107 ; free virtual = 79022

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 18dfa45fa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5222.488 ; gain = 452.039 ; free physical = 12098 ; free virtual = 79013

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 11532c0bc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5233.855 ; gain = 463.406 ; free physical = 12022 ; free virtual = 78937

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 14bfe88cf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 5233.855 ; gain = 463.406 ; free physical = 12095 ; free virtual = 79010

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1ce27ef5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 5233.855 ; gain = 463.406 ; free physical = 12161 ; free virtual = 79076

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 16bc5946f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 5233.855 ; gain = 463.406 ; free physical = 12163 ; free virtual = 79078
Phase 3 Detail Placement | Checksum: 16bc5946f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 5233.855 ; gain = 463.406 ; free physical = 12163 ; free virtual = 79078

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e695745f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e695745f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5323.074 ; gain = 552.625 ; free physical = 12167 ; free virtual = 79082

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 1e695745f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5323.074 ; gain = 552.625 ; free physical = 12167 ; free virtual = 79082
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.022. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=8.022. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 210f6beca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5323.074 ; gain = 552.625 ; free physical = 12167 ; free virtual = 79082
Phase 4.1.1 Post Placement Optimization | Checksum: 210f6beca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5323.074 ; gain = 552.625 ; free physical = 12167 ; free virtual = 79082
Phase 4.1 Post Commit Optimization | Checksum: 210f6beca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5323.074 ; gain = 552.625 ; free physical = 12167 ; free virtual = 79082

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 210f6beca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5323.074 ; gain = 552.625 ; free physical = 12222 ; free virtual = 79137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5323.074 ; gain = 0.000 ; free physical = 12221 ; free virtual = 79136

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 26701e833

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 5323.074 ; gain = 552.625 ; free physical = 12222 ; free virtual = 79137

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5323.074 ; gain = 0.000 ; free physical = 12222 ; free virtual = 79137
Phase 4.4 Final Placement Cleanup | Checksum: 2a37ff194

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 5323.074 ; gain = 552.625 ; free physical = 12222 ; free virtual = 79137
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a37ff194

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 5323.074 ; gain = 552.625 ; free physical = 12222 ; free virtual = 79137
Ending Placer Task | Checksum: 1f0486afd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 5323.074 ; gain = 552.625 ; free physical = 12222 ; free virtual = 79137
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 5323.074 ; gain = 552.625 ; free physical = 12472 ; free virtual = 79387
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-1686] The version limit for your license is '2023.02' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fad7ce09 ConstDB: 0 ShapeSum: 9f65738b RouteDB: 560b2969

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12d9fb90e

Time (s): cpu = 00:04:00 ; elapsed = 00:03:29 . Memory (MB): peak = 6059.438 ; gain = 672.332 ; free physical = 11904 ; free virtual = 78819
Post Restoration Checksum: NetGraph: 7a442c59 NumContArr: 471983af Constraints: 3edbe935 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10039993d

Time (s): cpu = 00:04:00 ; elapsed = 00:03:29 . Memory (MB): peak = 6059.438 ; gain = 672.332 ; free physical = 11875 ; free virtual = 78790

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10039993d

Time (s): cpu = 00:04:00 ; elapsed = 00:03:30 . Memory (MB): peak = 6059.438 ; gain = 672.332 ; free physical = 11746 ; free virtual = 78661

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10039993d

Time (s): cpu = 00:04:00 ; elapsed = 00:03:30 . Memory (MB): peak = 6059.438 ; gain = 672.332 ; free physical = 11746 ; free virtual = 78661

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 10e29e5e6

Time (s): cpu = 00:04:03 ; elapsed = 00:03:33 . Memory (MB): peak = 6112.496 ; gain = 725.391 ; free physical = 11723 ; free virtual = 78638

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 22138b2a7

Time (s): cpu = 00:04:04 ; elapsed = 00:03:34 . Memory (MB): peak = 6112.496 ; gain = 725.391 ; free physical = 11721 ; free virtual = 78636
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.042  | TNS=0.000  | WHS=-0.077 | THS=-11.206|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1b3c39899

Time (s): cpu = 00:04:05 ; elapsed = 00:03:34 . Memory (MB): peak = 6112.496 ; gain = 725.391 ; free physical = 11708 ; free virtual = 78624
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1a4f76d5c

Time (s): cpu = 00:04:05 ; elapsed = 00:03:34 . Memory (MB): peak = 6112.496 ; gain = 725.391 ; free physical = 11708 ; free virtual = 78624
Phase 2 Router Initialization | Checksum: 1c5725dc6

Time (s): cpu = 00:04:05 ; elapsed = 00:03:34 . Memory (MB): peak = 6112.496 ; gain = 725.391 ; free physical = 11708 ; free virtual = 78624

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000106296 %
  Global Horizontal Routing Utilization  = 0.000294371 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1559
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1300
  Number of Partially Routed Nets     = 259
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c5725dc6

Time (s): cpu = 00:04:08 ; elapsed = 00:03:37 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11704 ; free virtual = 78619
Phase 3 Initial Routing | Checksum: 190504e86

Time (s): cpu = 00:04:12 ; elapsed = 00:03:38 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11650 ; free virtual = 78565

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.527  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1e5875fea

Time (s): cpu = 00:04:14 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11662 ; free virtual = 78577

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 26aede87e

Time (s): cpu = 00:04:14 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11661 ; free virtual = 78576
Phase 4 Rip-up And Reroute | Checksum: 26aede87e

Time (s): cpu = 00:04:14 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11661 ; free virtual = 78576

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 21172509b

Time (s): cpu = 00:04:14 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11676 ; free virtual = 78591

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21172509b

Time (s): cpu = 00:04:14 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11676 ; free virtual = 78591
Phase 5 Delay and Skew Optimization | Checksum: 21172509b

Time (s): cpu = 00:04:14 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11676 ; free virtual = 78591

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e18fb87d

Time (s): cpu = 00:04:14 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11684 ; free virtual = 78599
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.527  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21c7675c0

Time (s): cpu = 00:04:14 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11684 ; free virtual = 78599
Phase 6 Post Hold Fix | Checksum: 21c7675c0

Time (s): cpu = 00:04:14 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11684 ; free virtual = 78599

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00847269 %
  Global Horizontal Routing Utilization  = 0.0149359 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21c7675c0

Time (s): cpu = 00:04:15 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11673 ; free virtual = 78588

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21c7675c0

Time (s): cpu = 00:04:15 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11668 ; free virtual = 78584

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21c7675c0

Time (s): cpu = 00:04:16 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11668 ; free virtual = 78583

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.527  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21c7675c0

Time (s): cpu = 00:04:16 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11681 ; free virtual = 78596
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:16 ; elapsed = 00:03:39 . Memory (MB): peak = 6131.309 ; gain = 744.203 ; free physical = 11875 ; free virtual = 78790

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:18 ; elapsed = 00:03:41 . Memory (MB): peak = 6131.309 ; gain = 808.234 ; free physical = 11875 ; free virtual = 78790
# phys_opt_design  -directive Explore
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-1686] The version limit for your license is '2023.02' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_timing_summary -file timing.rpt -nworst 10 -verbose
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_utilization -file utilization_post_place_and_route.rpt
# report_utilization -hierarchical -file utilization_post_place_and_route.hierarchical.rpt
# write_bitstream -force ai_ml_accelerator.bit
Command: write_bitstream -force ai_ml_accelerator.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-1686] The version limit for your license is '2023.02' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 22 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[0], virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/probe_out3[0], virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]... and (the first 15 of 20 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ai_ml_accelerator.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 6375.059 ; gain = 219.738 ; free physical = 11851 ; free virtual = 78766
# write_debug_probes -force ./probes.ltx
WARNING: [Chipscope 16-155] Port probe_out2[0] on debug core virtual_reset is unconnected
WARNING: [Chipscope 16-155] Port probe_out3[0] on debug core virtual_reset is unconnected
WARNING: [Chipscope 16-155] Port probe_out4[0] on debug core virtual_reset is unconnected
INFO: [Common 17-206] Exiting Vivado at Wed Feb  1 10:19:13 2023...
