/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_stor_pri_ide.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 9:48p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:17:55 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_stor_pri_ide.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 9:48p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_STOR_PRI_IDE_H__
#define BCHP_STOR_PRI_IDE_H__

/***************************************************************************
 *STOR_PRI_IDE - Primary IDE Register Space
 ***************************************************************************/
#define BCHP_STOR_PRI_IDE_PRI_IDE_COMMAND        0x1a0200 /* Bus-master IDE Command Register */
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS         0x1a0201 /* Bus-master IDE Status Register */
#define BCHP_STOR_PRI_IDE_PRI_DES_TABLE          0x001a0204 /* Descriptor Table Pointer & Transfer Address Register */

/***************************************************************************
 *PRI_IDE_COMMAND - Bus-master IDE Command Register
 ***************************************************************************/
/* STOR_PRI_IDE :: PRI_IDE_COMMAND :: reserved0 [07:04] */
#define BCHP_STOR_PRI_IDE_PRI_IDE_COMMAND_reserved0_MASK           0xf0
#define BCHP_STOR_PRI_IDE_PRI_IDE_COMMAND_reserved0_SHIFT          4

/* STOR_PRI_IDE :: PRI_IDE_COMMAND :: IDE_Control [03:03] */
#define BCHP_STOR_PRI_IDE_PRI_IDE_COMMAND_IDE_Control_MASK         0x08
#define BCHP_STOR_PRI_IDE_PRI_IDE_COMMAND_IDE_Control_SHIFT        3

/* STOR_PRI_IDE :: PRI_IDE_COMMAND :: reserved1 [02:01] */
#define BCHP_STOR_PRI_IDE_PRI_IDE_COMMAND_reserved1_MASK           0x06
#define BCHP_STOR_PRI_IDE_PRI_IDE_COMMAND_reserved1_SHIFT          1

/* STOR_PRI_IDE :: PRI_IDE_COMMAND :: IDE_Start_Stop [00:00] */
#define BCHP_STOR_PRI_IDE_PRI_IDE_COMMAND_IDE_Start_Stop_MASK      0x01
#define BCHP_STOR_PRI_IDE_PRI_IDE_COMMAND_IDE_Start_Stop_SHIFT     0

/***************************************************************************
 *PRI_IDE_STATUS - Bus-master IDE Status Register
 ***************************************************************************/
/* STOR_PRI_IDE :: PRI_IDE_STATUS :: Simplex_Only [07:07] */
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_Simplex_Only_MASK         0x80
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_Simplex_Only_SHIFT        7

/* STOR_PRI_IDE :: PRI_IDE_STATUS :: Secondary_DMA [06:06] */
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_Secondary_DMA_MASK        0x40
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_Secondary_DMA_SHIFT       6

/* STOR_PRI_IDE :: PRI_IDE_STATUS :: Primary_DMA [05:05] */
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_Primary_DMA_MASK          0x20
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_Primary_DMA_SHIFT         5

/* STOR_PRI_IDE :: PRI_IDE_STATUS :: reserved0 [04:03] */
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_reserved0_MASK            0x18
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_reserved0_SHIFT           3

/* STOR_PRI_IDE :: PRI_IDE_STATUS :: IDE_Interrupt [02:02] */
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_IDE_Interrupt_MASK        0x04
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_IDE_Interrupt_SHIFT       2

/* STOR_PRI_IDE :: PRI_IDE_STATUS :: IDE_DMA_Error [01:01] */
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_IDE_DMA_Error_MASK        0x02
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_IDE_DMA_Error_SHIFT       1

/* STOR_PRI_IDE :: PRI_IDE_STATUS :: Bus_Master_IDE_Active [00:00] */
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_Bus_Master_IDE_Active_MASK 0x01
#define BCHP_STOR_PRI_IDE_PRI_IDE_STATUS_Bus_Master_IDE_Active_SHIFT 0

/***************************************************************************
 *PRI_DES_TABLE - Descriptor Table Pointer & Transfer Address Register
 ***************************************************************************/
/* STOR_PRI_IDE :: PRI_DES_TABLE :: Base_Address [31:02] */
#define BCHP_STOR_PRI_IDE_PRI_DES_TABLE_Base_Address_MASK          0xfffffffc
#define BCHP_STOR_PRI_IDE_PRI_DES_TABLE_Base_Address_SHIFT         2

/* STOR_PRI_IDE :: PRI_DES_TABLE :: reserved0 [01:00] */
#define BCHP_STOR_PRI_IDE_PRI_DES_TABLE_reserved0_MASK             0x00000003
#define BCHP_STOR_PRI_IDE_PRI_DES_TABLE_reserved0_SHIFT            0

#endif /* #ifndef BCHP_STOR_PRI_IDE_H__ */

/* End of File */
