// Seed: 60261878
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4 = id_1, id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  uwire id_2,
    input  wire  id_3,
    output logic id_4,
    input  logic id_5
    , id_8,
    input  tri0  id_6
);
  generate
    if (1) id_9(.id_0(id_6), .id_1(), .id_2({1}), .id_3(id_3), .id_4(1));
    else begin : LABEL_0
      genvar id_10;
      initial begin : LABEL_0
        id_4 <= id_5;
      end
    end
  endgenerate
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8
  );
  wire id_11;
endmodule
