{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414529235879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414529235879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 16:47:15 2014 " "Processing started: Tue Oct 28 16:47:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414529235879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414529235879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M1_Part1 -c BenGrooms_ECE473_Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off M1_Part1 -c BenGrooms_ECE473_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414529235879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414529236236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led/dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-a " "Found design unit 1: dec_7seg-a" {  } { { "LED/DEC_7SEG.VHD" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LED/DEC_7SEG.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237511 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "LED/DEC_7SEG.VHD" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LED/DEC_7SEG.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_lcd/de2_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_lcd/de2_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Found design unit 1: DE2_CLOCK-a" {  } { { "clock_LCD/DE2_CLOCK.vhd" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/clock_LCD/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237514 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Found entity 1: DE2_CLOCK" {  } { { "clock_LCD/DE2_CLOCK.vhd" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/clock_LCD/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_add_sub0_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file altfp_add_sub0_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub0 " "Found entity 1: altfp_add_sub0" {  } { { "altfp_add_sub0_bb.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/altfp_add_sub0_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/clock_div/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237519 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/clock_div/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237519 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CLKcounter.v(14) " "Verilog HDL information at CLKcounter.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "CLKcounter.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/CLKcounter.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414529237522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file clkcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKcounter " "Found entity 1: CLKcounter" {  } { { "CLKcounter.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/CLKcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "LCD_Display.vhd" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCD_Display.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237525 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-a " "Found design unit 1: debounce-a" {  } { { "DEBOUNCE.VHD" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/DEBOUNCE.VHD" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237527 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "DEBOUNCE.VHD" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/DEBOUNCE.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "hexdigit.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/hexdigit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237533 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register32.v(26) " "Verilog HDL information at register32.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "register32.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/register32.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414529237535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.v 1 1 " "Found 1 design units, including 1 entities, in source file register32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/register32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register32_3in.v(29) " "Verilog HDL information at register32_3in.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "register32_3in.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/register32_3in.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414529237537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_3in.v 1 1 " "Found 1 design units, including 1 entities, in source file register32_3in.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32_3in " "Found entity 1: register32_3in" {  } { { "register32_3in.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/register32_3in.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237537 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regFileBoard.v(30) " "Verilog HDL information at regFileBoard.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "regFileBoard.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/regFileBoard.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414529237539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfileboard.v 1 1 " "Found 1 design units, including 1 entities, in source file regfileboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFileBoard " "Found entity 1: regFileBoard" {  } { { "regFileBoard.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/regFileBoard.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237540 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "altfp_add_sub0.v " "Can't analyze file -- file altfp_add_sub0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1414529237542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddata_select.v 1 1 " "Found 1 design units, including 1 entities, in source file lcddata_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDdata_select " "Found entity 1: LCDdata_select" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminout2.v 1 1 " "Found 1 design units, including 1 entities, in source file raminout2.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminout2 " "Found entity 1: raminout2" {  } { { "raminout2.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/raminout2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rominout2.v 1 1 " "Found 1 design units, including 1 entities, in source file rominout2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rominout2 " "Found entity 1: rominout2" {  } { { "rominout2.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/rominout2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkinstr.v 1 1 " "Found 1 design units, including 1 entities, in source file clkinstr.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKinstr " "Found entity 1: CLKinstr" {  } { { "CLKinstr.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/CLKinstr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529237561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529237561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414529237616 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "rd0\[4..0\] rd " "Bus \"rd0\[4..0\]\" found using same base name as \"rd\", which might lead to a name conflict." {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 48 896 1120 160 "inst7" "" } { 48 896 1120 160 "inst7" "" } { 48 896 1120 160 "inst7" "" } { 48 896 1120 160 "inst7" "" } { 48 896 1120 160 "inst7" "" } { 48 896 1120 160 "inst7" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1414529237625 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "rd " "Converted elements in bus name \"rd\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "rd\[4..0\] rd4..0 " "Converted element name(s) from \"rd\[4..0\]\" to \"rd4..0\"" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 48 896 1120 160 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529237626 ""}  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 48 896 1120 160 "inst7" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1414529237626 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "rd0 " "Converted elements in bus name \"rd0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "rd0\[4..0\] rd04..0 " "Converted element name(s) from \"rd0\[4..0\]\" to \"rd04..0\"" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 48 896 1120 160 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529237626 ""}  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 48 896 1120 160 "inst7" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1414529237626 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { -160 112 195 -140 "swINSTRin\[8..5\]" "" } { -200 112 191 -180 "swDATAin\[9..5\]" "" } { -200 112 112 -160 "" "" } { -160 112 112 -128 "" "" } { -312 112 112 -280 "" "" } { -312 112 204 -300 "programcounter\[8\]" "" } { -280 112 112 -200 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1414529237629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:LCD_Display_sym " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:LCD_Display_sym\"" {  } { { "control.bdf" "LCD_Display_sym" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 352 760 1104 464 "LCD_Display_sym" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529237649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDdata_select LCDdata_select:LCDdataselect0 " "Elaborating entity \"LCDdata_select\" for hierarchy \"LCDdata_select:LCDdataselect0\"" {  } { { "control.bdf" "LCDdataselect0" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 184 864 1104 296 "LCDdataselect0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529237737 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LCDdataHEX LCDdata_select.v(11) " "Verilog HDL Always Construct warning at LCDdata_select.v(11): inferring latch(es) for variable \"LCDdataHEX\", which holds its previous value in one or more paths through the always construct" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414529237739 "|control|LCDdata_select:LCDdataselect0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LCDdata LCDdata_select.v(11) " "Verilog HDL Always Construct warning at LCDdata_select.v(11): inferring latch(es) for variable \"LCDdata\", which holds its previous value in one or more paths through the always construct" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414529237739 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[0\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[0\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237740 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[1\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[1\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237740 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[2\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[2\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237741 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[3\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[3\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237741 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[4\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[4\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237741 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[5\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[5\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237741 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[6\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[6\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237741 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[7\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[7\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237741 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[8\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[8\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237741 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[9\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[9\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237742 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[10\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[10\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237742 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[11\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[11\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237742 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[12\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[12\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237742 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[13\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[13\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237742 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[14\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[14\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237742 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[15\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[15\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237742 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[16\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[16\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237742 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[17\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[17\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237743 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[18\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[18\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237743 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[19\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[19\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237743 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[20\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[20\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237743 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[21\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[21\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237743 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[22\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[22\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237743 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[23\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[23\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237743 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[24\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[24\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237743 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[25\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[25\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237744 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[26\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[26\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237744 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[27\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[27\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237744 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[28\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[28\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237744 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[29\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[29\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237744 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[30\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[30\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237744 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdata\[31\] LCDdata_select.v(21) " "Inferred latch for \"LCDdata\[31\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237744 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdataHEX\[0\] LCDdata_select.v(21) " "Inferred latch for \"LCDdataHEX\[0\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237745 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdataHEX\[1\] LCDdata_select.v(21) " "Inferred latch for \"LCDdataHEX\[1\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237745 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdataHEX\[2\] LCDdata_select.v(21) " "Inferred latch for \"LCDdataHEX\[2\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237745 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdataHEX\[3\] LCDdata_select.v(21) " "Inferred latch for \"LCDdataHEX\[3\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237745 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdataHEX\[4\] LCDdata_select.v(21) " "Inferred latch for \"LCDdataHEX\[4\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237745 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdataHEX\[5\] LCDdata_select.v(21) " "Inferred latch for \"LCDdataHEX\[5\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237745 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdataHEX\[6\] LCDdata_select.v(21) " "Inferred latch for \"LCDdataHEX\[6\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237745 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCDdataHEX\[7\] LCDdata_select.v(21) " "Inferred latch for \"LCDdataHEX\[7\]\" at LCDdata_select.v(21)" {  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529237745 "|control|LCDdata_select:LCDdataselect0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminout2 raminout2:DATAmem " "Elaborating entity \"raminout2\" for hierarchy \"raminout2:DATAmem\"" {  } { { "control.bdf" "DATAmem" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { -336 840 1096 -152 "DATAmem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529237768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram raminout2:DATAmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"raminout2:DATAmem\|altsyncram:altsyncram_component\"" {  } { { "raminout2.v" "altsyncram_component" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/raminout2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "raminout2:DATAmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"raminout2:DATAmem\|altsyncram:altsyncram_component\"" {  } { { "raminout2.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/raminout2.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414529238183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raminout2:DATAmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"raminout2:DATAmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/memtest.mif " "Parameter \"init_file\" = \"./MIF/memtest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238184 ""}  } { { "raminout2.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/raminout2.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414529238184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4c82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4c82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4c82 " "Found entity 1: altsyncram_4c82" {  } { { "db/altsyncram_4c82.tdf" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/db/altsyncram_4c82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529238310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529238310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4c82 raminout2:DATAmem\|altsyncram:altsyncram_component\|altsyncram_4c82:auto_generated " "Elaborating entity \"altsyncram_4c82\" for hierarchy \"raminout2:DATAmem\|altsyncram:altsyncram_component\|altsyncram_4c82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/installed/altera/13.0.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238312 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1008 1024 0 16 10 " "1008 out of 1024 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 16 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 3 " "Addresses ranging from 1 to 3 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238356 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 7 " "Addresses ranging from 5 to 7 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238356 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 11 " "Addresses ranging from 9 to 11 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238356 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "13 15 " "Addresses ranging from 13 to 15 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238356 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "17 19 " "Addresses ranging from 17 to 19 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238356 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "21 23 " "Addresses ranging from 21 to 23 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238356 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "25 27 " "Addresses ranging from 25 to 27 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238356 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "29 31 " "Addresses ranging from 29 to 31 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238356 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "33 35 " "Addresses ranging from 33 to 35 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238356 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "37 43 " "Addresses ranging from 37 to 43 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238356 ""}  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/memtest.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1414529238356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:clockmodeMux " "Elaborating entity \"21mux\" for hierarchy \"21mux:clockmodeMux\"" {  } { { "control.bdf" "clockmodeMux" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { -232 392 512 -152 "clockmodeMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:clockmodeMux " "Elaborated megafunction instantiation \"21mux:clockmodeMux\"" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { -232 392 512 -152 "clockmodeMux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414529238482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:KEY1debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:KEY1debounce\"" {  } { { "control.bdf" "KEY1debounce" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 392 432 616 488 "KEY1debounce" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clockdiv0 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clockdiv0\"" {  } { { "control.bdf" "clockdiv0" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 272 64 272 448 "clockdiv0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:inst9 " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:inst9\"" {  } { { "control.bdf" "inst9" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { -72 1224 1448 40 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst8 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst8\"" {  } { { "control.bdf" "inst8" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 64 1152 1336 144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:inst7 " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:inst7\"" {  } { { "control.bdf" "inst7" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 48 896 1120 160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFileBoard regFileBoard:RegFile0 " "Elaborating entity \"regFileBoard\" for hierarchy \"regFileBoard:RegFile0\"" {  } { { "control.bdf" "RegFile0" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 64 472 768 272 "RegFile0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238566 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out_3 regFileBoard.v(16) " "Output port \"data_out_3\" at regFileBoard.v(16) has no driver" {  } { { "regFileBoard.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/regFileBoard.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414529238596 "|control|regFileBoard:RegFile0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKinstr CLKinstr:IF_ID0 " "Elaborating entity \"CLKinstr\" for hierarchy \"CLKinstr:IF_ID0\"" {  } { { "control.bdf" "IF_ID0" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { -120 888 1088 -40 "IF_ID0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rominout2 rominout2:INSTRmem " "Elaborating entity \"rominout2\" for hierarchy \"rominout2:INSTRmem\"" {  } { { "control.bdf" "INSTRmem" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { -120 472 728 0 "INSTRmem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rominout2:INSTRmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rominout2:INSTRmem\|altsyncram:altsyncram_component\"" {  } { { "rominout2.v" "altsyncram_component" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/rominout2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rominout2:INSTRmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rominout2:INSTRmem\|altsyncram:altsyncram_component\"" {  } { { "rominout2.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/rominout2.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rominout2:INSTRmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"rominout2:INSTRmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/rominit.mif " "Parameter \"init_file\" = \"./MIF/rominit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238833 ""}  } { { "rominout2.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/rominout2.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414529238833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h922.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h922.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h922 " "Found entity 1: altsyncram_h922" {  } { { "db/altsyncram_h922.tdf" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/db/altsyncram_h922.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414529238914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414529238914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h922 rominout2:INSTRmem\|altsyncram:altsyncram_component\|altsyncram_h922:auto_generated " "Elaborating entity \"altsyncram_h922\" for hierarchy \"rominout2:INSTRmem\|altsyncram:altsyncram_component\|altsyncram_h922:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/installed/altera/13.0.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238915 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "500 512 0 12 10 " "500 out of 512 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 12 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 3 " "Addresses ranging from 1 to 3 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238921 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 7 " "Addresses ranging from 5 to 7 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238921 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 11 " "Addresses ranging from 9 to 11 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238921 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "13 15 " "Addresses ranging from 13 to 15 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238921 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "17 19 " "Addresses ranging from 17 to 19 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238921 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "21 23 " "Addresses ranging from 21 to 23 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238921 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "25 27 " "Addresses ranging from 25 to 27 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238921 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "29 31 " "Addresses ranging from 29 to 31 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238921 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "33 35 " "Addresses ranging from 33 to 35 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238921 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "37 43 " "Addresses ranging from 37 to 43 are not initialized" {  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1414529238921 ""}  } { { "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1414529238921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKcounter CLKcounter:CLKcounter0 " "Elaborating entity \"CLKcounter\" for hierarchy \"CLKcounter:CLKcounter0\"" {  } { { "control.bdf" "CLKcounter0" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { -344 344 552 -264 "CLKcounter0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529238987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CLKcounter.v(15) " "Verilog HDL assignment warning at CLKcounter.v(15): truncated value with size 32 to match size of target (16)" {  } { { "CLKcounter.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/CLKcounter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414529238989 "|control|CLKcounter:CLKcounter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CLKcounter.v(19) " "Verilog HDL assignment warning at CLKcounter.v(19): truncated value with size 32 to match size of target (8)" {  } { { "CLKcounter.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/CLKcounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414529238989 "|control|CLKcounter:CLKcounter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:inst10 " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:inst10\"" {  } { { "control.bdf" "inst10" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { -216 1224 1448 -104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529239003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdigit hexdigit:HEX0convert " "Elaborating entity \"hexdigit\" for hierarchy \"hexdigit:HEX0convert\"" {  } { { "control.bdf" "HEX0convert" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 504 -112 48 584 "HEX0convert" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414529239014 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out hexdigit.v(7) " "Verilog HDL Always Construct warning at hexdigit.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "hexdigit.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/hexdigit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414529239016 "|control|hexdigit:HEX0convert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] hexdigit.v(9) " "Inferred latch for \"out\[0\]\" at hexdigit.v(9)" {  } { { "hexdigit.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/hexdigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529239018 "|control|hexdigit:HEX0convert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] hexdigit.v(9) " "Inferred latch for \"out\[1\]\" at hexdigit.v(9)" {  } { { "hexdigit.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/hexdigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529239018 "|control|hexdigit:HEX0convert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] hexdigit.v(9) " "Inferred latch for \"out\[2\]\" at hexdigit.v(9)" {  } { { "hexdigit.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/hexdigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529239018 "|control|hexdigit:HEX0convert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] hexdigit.v(9) " "Inferred latch for \"out\[3\]\" at hexdigit.v(9)" {  } { { "hexdigit.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/hexdigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529239018 "|control|hexdigit:HEX0convert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] hexdigit.v(9) " "Inferred latch for \"out\[4\]\" at hexdigit.v(9)" {  } { { "hexdigit.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/hexdigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529239018 "|control|hexdigit:HEX0convert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] hexdigit.v(9) " "Inferred latch for \"out\[5\]\" at hexdigit.v(9)" {  } { { "hexdigit.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/hexdigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529239019 "|control|hexdigit:HEX0convert"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] hexdigit.v(9) " "Inferred latch for \"out\[6\]\" at hexdigit.v(9)" {  } { { "hexdigit.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/hexdigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414529239019 "|control|hexdigit:HEX0convert"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:clockmodeMux\|5~synth " "Found clock multiplexer 21mux:clockmodeMux\|5~synth" {  } { { "21mux.bdf" "" { Schematic "d:/software/installed/altera/13.0.1sp1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1414529240080 "|control|21mux:clockmodeMux|5"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1414529240080 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_Display_sym\|DATA_BUS\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_Display_sym\|DATA_BUS\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414529241997 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_Display_sym\|DATA_BUS\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_Display_sym\|DATA_BUS\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414529241997 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_Display_sym\|DATA_BUS\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_Display_sym\|DATA_BUS\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414529241997 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_Display_sym\|DATA_BUS\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_Display_sym\|DATA_BUS\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414529241997 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_Display_sym\|DATA_BUS\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_Display_sym\|DATA_BUS\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414529241997 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_Display_sym\|DATA_BUS\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_Display_sym\|DATA_BUS\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414529241997 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_Display_sym\|DATA_BUS\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_Display_sym\|DATA_BUS\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414529241997 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_Display_sym\|DATA_BUS\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_Display_sym\|DATA_BUS\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414529241997 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1414529241997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdataHEX\[3\] " "Latch LCDdata_select:LCDdataselect0\|LCDdataHEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242025 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdataHEX\[2\] " "Latch LCDdata_select:LCDdataselect0\|LCDdataHEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242026 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdataHEX\[1\] " "Latch LCDdata_select:LCDdataselect0\|LCDdataHEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242026 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdataHEX\[0\] " "Latch LCDdata_select:LCDdataselect0\|LCDdataHEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242026 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdataHEX\[4\] " "Latch LCDdata_select:LCDdataselect0\|LCDdataHEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242026 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[1\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242026 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[5\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242027 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[13\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242027 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[17\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242027 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[21\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242027 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[9\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242027 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[29\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242028 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[25\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242028 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[2\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242028 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[6\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242028 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[14\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242028 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[18\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242029 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[22\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242029 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[10\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242029 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[30\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242029 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[26\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242030 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[3\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242030 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[7\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242030 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[15\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242030 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[19\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242030 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[23\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242031 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[11\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242031 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[31\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242031 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[27\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242031 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[0\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242031 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[4\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242032 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[12\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242032 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[16\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242032 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[20\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242033 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[8\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242033 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[28\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242033 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDdata_select:LCDdataselect0\|LCDdata\[24\] " "Latch LCDdata_select:LCDdataselect0\|LCDdata\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 0 56 224 16 "SW\[17\]" "" } { 72 64 232 88 "SW\[14..10\]" "" } { 40 64 232 56 "SW\[16..15\]" "" } { 96 64 232 112 "SW\[9..5\]" "" } { 120 64 232 136 "SW\[4..0\]" "" } { 200 816 865 216 "SW\[16..0\]" "" } { -184 344 392 -172 "SW\[17\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1414529242033 ""}  } { { "LCDdata_select.v" "" { Text "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1414529242033 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 664 1152 1328 680 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414529242944 "|control|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 696 1152 1328 712 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414529242944 "|control|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 696 912 1088 712 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414529242944 "|control|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 536 1136 1312 552 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414529242944 "|control|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 632 1144 1320 648 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414529242944 "|control|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 632 1144 1320 648 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414529242944 "|control|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "control.bdf" "" { Schematic "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf" { { 632 1144 1320 648 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414529242944 "|control|HEX7[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414529242944 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/output_files/BenGrooms_ECE473_Lab4.map.smsg " "Generated suppressed messages file D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/output_files/BenGrooms_ECE473_Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414529245013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414529245485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414529245485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3866 " "Implemented 3866 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414529246473 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414529246473 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3712 " "Implemented 3712 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414529246473 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1414529246473 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414529246473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414529246525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 28 16:47:26 2014 " "Processing ended: Tue Oct 28 16:47:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414529246525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414529246525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414529246525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414529246525 ""}
