// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


extern const VlWide<8>/*255:0*/ VysyxSoCFull__ConstPool__CONST_h57168600_0;
extern const VlWide<16>/*511:0*/ VysyxSoCFull__ConstPool__CONST_hffd88623_0;
extern const VlWide<8>/*255:0*/ VysyxSoCFull__ConstPool__CONST_h9e67c271_0;
extern const VlWide<16>/*511:0*/ VysyxSoCFull__ConstPool__CONST_h93e1b771_0;
extern const VlWide<16>/*511:0*/ VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0;
extern const VlWide<32>/*1023:0*/ VysyxSoCFull__ConstPool__CONST_h7bd5304c_0;
extern const VlWide<32>/*1023:0*/ VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0;

VL_ATTR_COLD void VysyxSoCFull___024root__trace_full_sub_2(VysyxSoCFull___024root* vlSelf, VerilatedVcd::Buffer* bufp) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VysyxSoCFull___024root__trace_full_sub_2\n"); );
    // Init
    uint32_t* const oldp VL_ATTR_UNUSED = bufp->oldp(vlSymsp->__Vm_baseCode);
    VlWide<16>/*511:0*/ __Vtemp_hcaf0abb2__0;
    VlWide<8>/*255:0*/ __Vtemp_h0c8c943c__0;
    VlWide<8>/*255:0*/ __Vtemp_hec94dbfd__0;
    VlWide<16>/*511:0*/ __Vtemp_h60eb240a__0;
    VlWide<16>/*511:0*/ __Vtemp_h2ab50ee1__0;
    VlWide<16>/*511:0*/ __Vtemp_hda1fa4b6__0;
    VlWide<16>/*511:0*/ __Vtemp_h60eb240a__1;
    VlWide<16>/*511:0*/ __Vtemp_h0aa48020__0;
    VlWide<4>/*127:0*/ __Vtemp_hfcaacee9__0;
    VlWide<4>/*127:0*/ __Vtemp_h5182b369__0;
    VlWide<4>/*127:0*/ __Vtemp_ha9135507__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__0;
    VlWide<4>/*127:0*/ __Vtemp_h2886db92__0;
    VlWide<4>/*127:0*/ __Vtemp_h5f755013__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__1;
    VlWide<4>/*127:0*/ __Vtemp_hed6a3a55__0;
    VlWide<4>/*127:0*/ __Vtemp_hb0ea28e6__0;
    VlWide<16>/*511:0*/ __Vtemp_hf188ff07__0;
    VlWide<16>/*511:0*/ __Vtemp_hcd3e0595__0;
    VlWide<16>/*511:0*/ __Vtemp_hdb53ebb5__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__2;
    VlWide<4>/*127:0*/ __Vtemp_h996e3fb8__0;
    VlWide<4>/*127:0*/ __Vtemp_h4f96761e__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__3;
    VlWide<4>/*127:0*/ __Vtemp_h923ede5d__0;
    VlWide<4>/*127:0*/ __Vtemp_hc798f518__0;
    VlWide<16>/*511:0*/ __Vtemp_he3c4c7e1__0;
    VlWide<16>/*511:0*/ __Vtemp_hcd3e0595__1;
    VlWide<16>/*511:0*/ __Vtemp_h43b898cb__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__4;
    VlWide<4>/*127:0*/ __Vtemp_hbd11f9cb__0;
    VlWide<4>/*127:0*/ __Vtemp_hc521ff35__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__5;
    VlWide<4>/*127:0*/ __Vtemp_hdf750002__0;
    VlWide<4>/*127:0*/ __Vtemp_hd554a766__0;
    VlWide<32>/*1023:0*/ __Vtemp_h0fb3f0ab__0;
    VlWide<16>/*511:0*/ __Vtemp_h18d8ca2c__0;
    VlWide<16>/*511:0*/ __Vtemp_h40f892f0__0;
    VlWide<32>/*1023:0*/ __Vtemp_h1044627f__0;
    VlWide<32>/*1023:0*/ __Vtemp_hed59a977__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__6;
    VlWide<4>/*127:0*/ __Vtemp_h9f0bb8f6__0;
    VlWide<4>/*127:0*/ __Vtemp_he8efa572__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__7;
    VlWide<4>/*127:0*/ __Vtemp_h0dd8fa68__0;
    VlWide<4>/*127:0*/ __Vtemp_hd62d7d8e__0;
    VlWide<32>/*1023:0*/ __Vtemp_h012449f6__0;
    VlWide<32>/*1023:0*/ __Vtemp_h1044627f__1;
    VlWide<32>/*1023:0*/ __Vtemp_hda0da138__0;
    VlWide<16>/*511:0*/ __Vtemp_h4104b93b__0;
    VlWide<8>/*255:0*/ __Vtemp_h04ddbd51__0;
    VlWide<8>/*255:0*/ __Vtemp_h4b2939fa__0;
    VlWide<16>/*511:0*/ __Vtemp_h68fdfb23__0;
    VlWide<16>/*511:0*/ __Vtemp_h7e286f33__0;
    VlWide<16>/*511:0*/ __Vtemp_h2bb4ce3c__0;
    VlWide<16>/*511:0*/ __Vtemp_h68fdfb23__1;
    VlWide<16>/*511:0*/ __Vtemp_he8639477__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__8;
    VlWide<4>/*127:0*/ __Vtemp_h4e238e19__0;
    VlWide<4>/*127:0*/ __Vtemp_h93e9d47b__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__9;
    VlWide<4>/*127:0*/ __Vtemp_h220d2e4e__0;
    VlWide<4>/*127:0*/ __Vtemp_h52e63396__0;
    VlWide<16>/*511:0*/ __Vtemp_h7a18a8e8__0;
    VlWide<16>/*511:0*/ __Vtemp_h53631281__0;
    VlWide<16>/*511:0*/ __Vtemp_h3bbdee5c__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__10;
    VlWide<4>/*127:0*/ __Vtemp_h56b528c2__0;
    VlWide<4>/*127:0*/ __Vtemp_hf60514c2__0;
    VlWide<16>/*511:0*/ __Vtemp_h59d8e643__0;
    VlWide<16>/*511:0*/ __Vtemp_h53631281__1;
    VlWide<16>/*511:0*/ __Vtemp_h269c7eda__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__11;
    VlWide<4>/*127:0*/ __Vtemp_h7b581ccf__0;
    VlWide<4>/*127:0*/ __Vtemp_h4d25a699__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__12;
    VlWide<4>/*127:0*/ __Vtemp_hdf1791d2__0;
    VlWide<4>/*127:0*/ __Vtemp_h055d9b1f__0;
    VlWide<32>/*1023:0*/ __Vtemp_hf8e980f8__0;
    VlWide<16>/*511:0*/ __Vtemp_h6231e614__0;
    VlWide<16>/*511:0*/ __Vtemp_haee95868__0;
    VlWide<32>/*1023:0*/ __Vtemp_h98f13421__0;
    VlWide<32>/*1023:0*/ __Vtemp_h86c7f4e2__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__13;
    VlWide<4>/*127:0*/ __Vtemp_h7843d6bb__0;
    VlWide<4>/*127:0*/ __Vtemp_h6fc04c2f__0;
    VlWide<32>/*1023:0*/ __Vtemp_h5d74a3d1__0;
    VlWide<32>/*1023:0*/ __Vtemp_h98f13421__1;
    VlWide<32>/*1023:0*/ __Vtemp_h6cfc4588__0;
    VlWide<16>/*511:0*/ __Vtemp_h09fbd50a__0;
    VlWide<8>/*255:0*/ __Vtemp_h0c8c943c__1;
    VlWide<8>/*255:0*/ __Vtemp_h19506f3d__0;
    VlWide<16>/*511:0*/ __Vtemp_h60eb240a__2;
    VlWide<16>/*511:0*/ __Vtemp_h16e984a3__0;
    VlWide<16>/*511:0*/ __Vtemp_h67f8fc73__0;
    VlWide<16>/*511:0*/ __Vtemp_h60eb240a__3;
    VlWide<16>/*511:0*/ __Vtemp_h8a9f11ea__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__14;
    VlWide<4>/*127:0*/ __Vtemp_h59965f33__0;
    VlWide<4>/*127:0*/ __Vtemp_he4bdcf00__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__15;
    VlWide<4>/*127:0*/ __Vtemp_hd6eb7712__0;
    VlWide<4>/*127:0*/ __Vtemp_hde6497e4__0;
    VlWide<16>/*511:0*/ __Vtemp_hb2150cf0__0;
    VlWide<16>/*511:0*/ __Vtemp_hcd3e0595__2;
    VlWide<16>/*511:0*/ __Vtemp_hd2872cbf__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__16;
    VlWide<4>/*127:0*/ __Vtemp_hc73bce29__0;
    VlWide<4>/*127:0*/ __Vtemp_h53cccf16__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__17;
    VlWide<4>/*127:0*/ __Vtemp_h3804401c__0;
    VlWide<4>/*127:0*/ __Vtemp_hea476403__0;
    VlWide<16>/*511:0*/ __Vtemp_h04312ac7__0;
    VlWide<16>/*511:0*/ __Vtemp_hcd3e0595__3;
    VlWide<16>/*511:0*/ __Vtemp_h4ab2599b__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__18;
    VlWide<4>/*127:0*/ __Vtemp_h9897773f__0;
    VlWide<4>/*127:0*/ __Vtemp_h1559c085__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__19;
    VlWide<4>/*127:0*/ __Vtemp_hd8787cbc__0;
    VlWide<4>/*127:0*/ __Vtemp_h90895651__0;
    VlWide<32>/*1023:0*/ __Vtemp_h710fa215__0;
    VlWide<16>/*511:0*/ __Vtemp_h18d8ca2c__1;
    VlWide<16>/*511:0*/ __Vtemp_ha5b10a2c__0;
    VlWide<32>/*1023:0*/ __Vtemp_h1044627f__2;
    VlWide<32>/*1023:0*/ __Vtemp_h46396a24__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__20;
    VlWide<4>/*127:0*/ __Vtemp_hb3660270__0;
    VlWide<4>/*127:0*/ __Vtemp_hcd44740e__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__21;
    VlWide<4>/*127:0*/ __Vtemp_hdfb369d8__0;
    VlWide<4>/*127:0*/ __Vtemp_h00c60c83__0;
    VlWide<32>/*1023:0*/ __Vtemp_hb4509646__0;
    VlWide<32>/*1023:0*/ __Vtemp_h1044627f__3;
    VlWide<32>/*1023:0*/ __Vtemp_h6277f23b__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__22;
    VlWide<4>/*127:0*/ __Vtemp_hc8542707__0;
    VlWide<4>/*127:0*/ __Vtemp_hceb6e557__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__23;
    VlWide<4>/*127:0*/ __Vtemp_h468bdd37__0;
    VlWide<4>/*127:0*/ __Vtemp_h930d1655__0;
    VlWide<16>/*511:0*/ __Vtemp_hf4cd7c01__0;
    VlWide<16>/*511:0*/ __Vtemp_hb47bbe68__0;
    VlWide<16>/*511:0*/ __Vtemp_h7e085c1c__0;
    VlWide<8>/*255:0*/ __Vtemp_hcbb4492d__0;
    VlWide<8>/*255:0*/ __Vtemp_ha85c2284__0;
    VlWide<8>/*255:0*/ __Vtemp_hc1b57636__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__24;
    VlWide<4>/*127:0*/ __Vtemp_h2b632adb__0;
    VlWide<4>/*127:0*/ __Vtemp_h0f99e0f6__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__25;
    VlWide<4>/*127:0*/ __Vtemp_h7f333d01__0;
    VlWide<4>/*127:0*/ __Vtemp_hd4b85638__0;
    VlWide<16>/*511:0*/ __Vtemp_he22596d6__0;
    VlWide<16>/*511:0*/ __Vtemp_hb36275cc__0;
    VlWide<16>/*511:0*/ __Vtemp_h9a41323f__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__26;
    VlWide<4>/*127:0*/ __Vtemp_h4f477e27__0;
    VlWide<4>/*127:0*/ __Vtemp_ha14fb108__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__27;
    VlWide<4>/*127:0*/ __Vtemp_h6568e75c__0;
    VlWide<4>/*127:0*/ __Vtemp_h82f6c057__0;
    VlWide<16>/*511:0*/ __Vtemp_h089248f9__0;
    VlWide<16>/*511:0*/ __Vtemp_h55b07938__0;
    VlWide<16>/*511:0*/ __Vtemp_h84273931__0;
    VlWide<8>/*255:0*/ __Vtemp_h132c8ac8__0;
    VlWide<8>/*255:0*/ __Vtemp_h16e7d29b__0;
    VlWide<8>/*255:0*/ __Vtemp_h45f801a3__0;
    VlWide<8>/*255:0*/ __Vtemp_h6345fb0f__0;
    VlWide<8>/*255:0*/ __Vtemp_h3548a753__0;
    VlWide<8>/*255:0*/ __Vtemp_h3ca4acea__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__28;
    VlWide<4>/*127:0*/ __Vtemp_h8faf5e5c__0;
    VlWide<4>/*127:0*/ __Vtemp_ha4c79e17__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__29;
    VlWide<4>/*127:0*/ __Vtemp_h1fc024aa__0;
    VlWide<4>/*127:0*/ __Vtemp_h44c43396__0;
    VlWide<16>/*511:0*/ __Vtemp_hecbdfaee__0;
    VlWide<16>/*511:0*/ __Vtemp_h648dca23__0;
    VlWide<16>/*511:0*/ __Vtemp_ha7ff1fc6__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__30;
    VlWide<4>/*127:0*/ __Vtemp_h40d7680f__0;
    VlWide<4>/*127:0*/ __Vtemp_h7bd593be__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__31;
    VlWide<4>/*127:0*/ __Vtemp_he5167908__0;
    VlWide<4>/*127:0*/ __Vtemp_h42e46311__0;
    VlWide<16>/*511:0*/ __Vtemp_h7bcab632__0;
    VlWide<16>/*511:0*/ __Vtemp_hbad014cf__0;
    VlWide<16>/*511:0*/ __Vtemp_h6fa7c2d4__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__32;
    VlWide<4>/*127:0*/ __Vtemp_h57f8e3ea__0;
    VlWide<4>/*127:0*/ __Vtemp_hce816a0d__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__33;
    VlWide<4>/*127:0*/ __Vtemp_h872a5f31__0;
    VlWide<4>/*127:0*/ __Vtemp_hf1b996b9__0;
    VlWide<32>/*1023:0*/ __Vtemp_h573c882e__0;
    VlWide<32>/*1023:0*/ __Vtemp_ha958f336__0;
    VlWide<32>/*1023:0*/ __Vtemp_h913be801__0;
    VlWide<16>/*511:0*/ __Vtemp_heefaeec6__0;
    VlWide<16>/*511:0*/ __Vtemp_h3f0b4583__0;
    VlWide<16>/*511:0*/ __Vtemp_h827891ff__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__34;
    VlWide<4>/*127:0*/ __Vtemp_h50bb761e__0;
    VlWide<4>/*127:0*/ __Vtemp_h9889196e__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__35;
    VlWide<4>/*127:0*/ __Vtemp_hcf85d53d__0;
    VlWide<4>/*127:0*/ __Vtemp_hc611caff__0;
    VlWide<16>/*511:0*/ __Vtemp_h5ff39152__0;
    VlWide<16>/*511:0*/ __Vtemp_hb3630b24__0;
    VlWide<16>/*511:0*/ __Vtemp_hc0b1f8cf__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__36;
    VlWide<4>/*127:0*/ __Vtemp_hb89f136e__0;
    VlWide<4>/*127:0*/ __Vtemp_h23f039b9__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__37;
    VlWide<4>/*127:0*/ __Vtemp_hf363bd78__0;
    VlWide<4>/*127:0*/ __Vtemp_hf20d8365__0;
    VlWide<32>/*1023:0*/ __Vtemp_h99a08fe7__0;
    VlWide<32>/*1023:0*/ __Vtemp_hcd780bb8__0;
    VlWide<32>/*1023:0*/ __Vtemp_hc8f623c5__0;
    VlWide<16>/*511:0*/ __Vtemp_h1c13dfc3__0;
    VlWide<16>/*511:0*/ __Vtemp_hae827845__0;
    VlWide<16>/*511:0*/ __Vtemp_h5c284d9d__0;
    VlWide<16>/*511:0*/ __Vtemp_h18fc88e8__0;
    VlWide<16>/*511:0*/ __Vtemp_h28d0e98f__0;
    VlWide<16>/*511:0*/ __Vtemp_h31a87b0c__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__38;
    VlWide<4>/*127:0*/ __Vtemp_hd6dfee6d__0;
    VlWide<4>/*127:0*/ __Vtemp_heab1c766__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__39;
    VlWide<4>/*127:0*/ __Vtemp_hadf9061b__0;
    VlWide<4>/*127:0*/ __Vtemp_h2080aae1__0;
    VlWide<16>/*511:0*/ __Vtemp_h6c69caa1__0;
    VlWide<16>/*511:0*/ __Vtemp_h5aff5c72__0;
    VlWide<16>/*511:0*/ __Vtemp_h188e8997__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__40;
    VlWide<4>/*127:0*/ __Vtemp_h24eef674__0;
    VlWide<4>/*127:0*/ __Vtemp_hdcaf4d27__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__41;
    VlWide<4>/*127:0*/ __Vtemp_h7d913924__0;
    VlWide<4>/*127:0*/ __Vtemp_h042381c0__0;
    VlWide<32>/*1023:0*/ __Vtemp_h0a647d74__0;
    VlWide<32>/*1023:0*/ __Vtemp_h2dd64540__0;
    VlWide<32>/*1023:0*/ __Vtemp_h9c438eea__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__42;
    VlWide<4>/*127:0*/ __Vtemp_h8796a3fc__0;
    VlWide<4>/*127:0*/ __Vtemp_h17c141c2__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__43;
    VlWide<4>/*127:0*/ __Vtemp_h0ad017e8__0;
    VlWide<4>/*127:0*/ __Vtemp_he3a31f6f__0;
    VlWide<16>/*511:0*/ __Vtemp_h15bb005e__0;
    VlWide<16>/*511:0*/ __Vtemp_hacdb5011__0;
    VlWide<16>/*511:0*/ __Vtemp_h60c82c65__0;
    VlWide<16>/*511:0*/ __Vtemp_h0a94b854__0;
    VlWide<16>/*511:0*/ __Vtemp_h43a7b3e6__0;
    VlWide<16>/*511:0*/ __Vtemp_h5f7db45c__0;
    VlWide<8>/*255:0*/ __Vtemp_h34e40acb__0;
    VlWide<8>/*255:0*/ __Vtemp_h075d223d__0;
    VlWide<8>/*255:0*/ __Vtemp_h0f40c1ff__0;
    VlWide<8>/*255:0*/ __Vtemp_h7380af1b__0;
    VlWide<8>/*255:0*/ __Vtemp_h8c4cd9a1__0;
    VlWide<8>/*255:0*/ __Vtemp_hbe75ce94__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__44;
    VlWide<4>/*127:0*/ __Vtemp_h68cc3f7a__0;
    VlWide<4>/*127:0*/ __Vtemp_h00d6350a__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__45;
    VlWide<4>/*127:0*/ __Vtemp_h3421f697__0;
    VlWide<4>/*127:0*/ __Vtemp_h8d52773b__0;
    VlWide<16>/*511:0*/ __Vtemp_h4a3a99dc__0;
    VlWide<16>/*511:0*/ __Vtemp_h30bed16f__0;
    VlWide<16>/*511:0*/ __Vtemp_h8632a413__0;
    VlWide<16>/*511:0*/ __Vtemp_h0af14a00__0;
    VlWide<16>/*511:0*/ __Vtemp_h26efe72f__0;
    VlWide<16>/*511:0*/ __Vtemp_hd2d68312__0;
    VlWide<8>/*255:0*/ __Vtemp_hcf50e77f__0;
    VlWide<8>/*255:0*/ __Vtemp_h9385a95a__0;
    VlWide<8>/*255:0*/ __Vtemp_habf4076f__0;
    VlWide<8>/*255:0*/ __Vtemp_h8dee8eb1__0;
    VlWide<8>/*255:0*/ __Vtemp_h17f4c518__0;
    VlWide<8>/*255:0*/ __Vtemp_h5b0f9740__0;
    VlWide<8>/*255:0*/ __Vtemp_h0793fd36__0;
    VlWide<8>/*255:0*/ __Vtemp_hc122770d__0;
    VlWide<8>/*255:0*/ __Vtemp_ha47afeed__0;
    VlWide<8>/*255:0*/ __Vtemp_h64c8f14b__0;
    VlWide<8>/*255:0*/ __Vtemp_hb16dd826__0;
    VlWide<8>/*255:0*/ __Vtemp_h78ff577a__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__46;
    VlWide<4>/*127:0*/ __Vtemp_hbc28b1fd__0;
    VlWide<4>/*127:0*/ __Vtemp_h4060f2ce__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__47;
    VlWide<4>/*127:0*/ __Vtemp_hee6ca5b8__0;
    VlWide<4>/*127:0*/ __Vtemp_h173e626b__0;
    VlWide<16>/*511:0*/ __Vtemp_hda10d62d__0;
    VlWide<16>/*511:0*/ __Vtemp_h9b9dbf35__0;
    VlWide<16>/*511:0*/ __Vtemp_h3b347fb7__0;
    VlWide<32>/*1023:0*/ __Vtemp_hea10cb78__0;
    VlWide<32>/*1023:0*/ __Vtemp_h8beaa0e4__0;
    VlWide<32>/*1023:0*/ __Vtemp_he31d0654__0;
    VlWide<8>/*255:0*/ __Vtemp_h95bd946a__0;
    VlWide<8>/*255:0*/ __Vtemp_h174b4313__0;
    VlWide<8>/*255:0*/ __Vtemp_hba0e1bc4__0;
    VlWide<16>/*511:0*/ __Vtemp_h6c721338__0;
    VlWide<16>/*511:0*/ __Vtemp_h73d251f8__0;
    VlWide<16>/*511:0*/ __Vtemp_hca5da7f2__0;
    VlWide<4>/*127:0*/ __Vtemp_h65e0e576__0;
    VlWide<4>/*127:0*/ __Vtemp_ha68bae87__0;
    VlWide<4>/*127:0*/ __Vtemp_he90fbcab__0;
    VlWide<4>/*127:0*/ __Vtemp_h36cc4b7e__0;
    VlWide<4>/*127:0*/ __Vtemp_ha5567f31__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__48;
    VlWide<4>/*127:0*/ __Vtemp_h8713611e__0;
    VlWide<4>/*127:0*/ __Vtemp_he5a2c2f6__0;
    VlWide<4>/*127:0*/ __Vtemp_hd2b6c582__49;
    VlWide<4>/*127:0*/ __Vtemp_h91d2575f__0;
    VlWide<4>/*127:0*/ __Vtemp_ha73f49ce__0;
    VlWide<16>/*511:0*/ __Vtemp_h9f2e61d5__0;
    VlWide<16>/*511:0*/ __Vtemp_hfce6d997__0;
    VlWide<16>/*511:0*/ __Vtemp_ha30ba96f__0;
    VlWide<32>/*1023:0*/ __Vtemp_h240ca687__0;
    VlWide<32>/*1023:0*/ __Vtemp_hf71ec090__0;
    VlWide<32>/*1023:0*/ __Vtemp_h01b038d4__0;
    VlWide<8>/*255:0*/ __Vtemp_ha134a33e__0;
    VlWide<8>/*255:0*/ __Vtemp_he1718b0e__0;
    VlWide<8>/*255:0*/ __Vtemp_hafccb777__0;
    VlWide<16>/*511:0*/ __Vtemp_h90676411__0;
    VlWide<16>/*511:0*/ __Vtemp_h08213693__0;
    VlWide<16>/*511:0*/ __Vtemp_h25e26205__0;
    VlWide<8>/*255:0*/ __Vtemp_h294c62e4__0;
    VlWide<8>/*255:0*/ __Vtemp_h18cec2ad__0;
    VlWide<8>/*255:0*/ __Vtemp_hbef894ad__0;
    VlWide<16>/*511:0*/ __Vtemp_hd7220b3f__0;
    VlWide<16>/*511:0*/ __Vtemp_hbc977ad0__0;
    VlWide<16>/*511:0*/ __Vtemp_h7c6e251d__0;
    // Body
    bufp->fullCData(oldp+11518,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11519,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[1]),4);
    bufp->fullCData(oldp+11520,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[2]),4);
    bufp->fullCData(oldp+11521,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[3]),4);
    bufp->fullCData(oldp+11522,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[4]),4);
    bufp->fullCData(oldp+11523,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[5]),4);
    bufp->fullCData(oldp+11524,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[6]),4);
    bufp->fullCData(oldp+11525,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[7]),4);
    bufp->fullCData(oldp+11526,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[8]),4);
    bufp->fullCData(oldp+11527,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[9]),4);
    bufp->fullCData(oldp+11528,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[10]),4);
    bufp->fullCData(oldp+11529,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[11]),4);
    bufp->fullCData(oldp+11530,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[12]),4);
    bufp->fullCData(oldp+11531,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[13]),4);
    bufp->fullCData(oldp+11532,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[14]),4);
    bufp->fullCData(oldp+11533,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[15]),4);
    bufp->fullCData(oldp+11534,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_size[16]),4);
    bufp->fullCData(oldp+11535,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__deq_ptr_value),5);
    bufp->fullCData(oldp+11536,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__enq_ptr_value),5);
    bufp->fullCData(oldp+11537,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[0]),7);
    bufp->fullCData(oldp+11538,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[1]),7);
    bufp->fullCData(oldp+11539,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[2]),7);
    bufp->fullCData(oldp+11540,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[3]),7);
    bufp->fullCData(oldp+11541,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[4]),7);
    bufp->fullCData(oldp+11542,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[5]),7);
    bufp->fullCData(oldp+11543,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[6]),7);
    bufp->fullCData(oldp+11544,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[7]),7);
    bufp->fullCData(oldp+11545,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[8]),7);
    bufp->fullCData(oldp+11546,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[9]),7);
    bufp->fullCData(oldp+11547,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[10]),7);
    bufp->fullCData(oldp+11548,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[11]),7);
    bufp->fullCData(oldp+11549,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[12]),7);
    bufp->fullCData(oldp+11550,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[13]),7);
    bufp->fullCData(oldp+11551,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[14]),7);
    bufp->fullCData(oldp+11552,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[15]),7);
    bufp->fullCData(oldp+11553,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_tl_state_source[16]),7);
    bufp->fullBit(oldp+11554,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11555,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[1]));
    bufp->fullBit(oldp+11556,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[2]));
    bufp->fullBit(oldp+11557,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[3]));
    bufp->fullBit(oldp+11558,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[4]));
    bufp->fullBit(oldp+11559,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[5]));
    bufp->fullBit(oldp+11560,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[6]));
    bufp->fullBit(oldp+11561,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[7]));
    bufp->fullBit(oldp+11562,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[8]));
    bufp->fullBit(oldp+11563,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[9]));
    bufp->fullBit(oldp+11564,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[10]));
    bufp->fullBit(oldp+11565,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[11]));
    bufp->fullBit(oldp+11566,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[12]));
    bufp->fullBit(oldp+11567,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[13]));
    bufp->fullBit(oldp+11568,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[14]));
    bufp->fullBit(oldp+11569,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[15]));
    bufp->fullBit(oldp+11570,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ram_extra_id[16]));
    bufp->fullBit(oldp+11571,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__maybe_full));
    bufp->fullBit(oldp+11572,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__ptr_match));
    bufp->fullBit(oldp+11573,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__empty));
    bufp->fullBit(oldp+11574,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__full));
    bufp->fullBit(oldp+11575,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__do_deq));
    bufp->fullBit(oldp+11576,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__enq_ptr_value))));
    bufp->fullBit(oldp+11577,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_20__DOT__deq_ptr_value))));
    bufp->fullCData(oldp+11578,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11579,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[1]),4);
    bufp->fullCData(oldp+11580,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[2]),4);
    bufp->fullCData(oldp+11581,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[3]),4);
    bufp->fullCData(oldp+11582,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[4]),4);
    bufp->fullCData(oldp+11583,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[5]),4);
    bufp->fullCData(oldp+11584,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[6]),4);
    bufp->fullCData(oldp+11585,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[7]),4);
    bufp->fullCData(oldp+11586,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[8]),4);
    bufp->fullCData(oldp+11587,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[9]),4);
    bufp->fullCData(oldp+11588,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[10]),4);
    bufp->fullCData(oldp+11589,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[11]),4);
    bufp->fullCData(oldp+11590,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[12]),4);
    bufp->fullCData(oldp+11591,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[13]),4);
    bufp->fullCData(oldp+11592,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[14]),4);
    bufp->fullCData(oldp+11593,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[15]),4);
    bufp->fullCData(oldp+11594,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_size[16]),4);
    bufp->fullCData(oldp+11595,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__deq_ptr_value),5);
    bufp->fullCData(oldp+11596,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__enq_ptr_value),5);
    bufp->fullCData(oldp+11597,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[0]),7);
    bufp->fullCData(oldp+11598,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[1]),7);
    bufp->fullCData(oldp+11599,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[2]),7);
    bufp->fullCData(oldp+11600,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[3]),7);
    bufp->fullCData(oldp+11601,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[4]),7);
    bufp->fullCData(oldp+11602,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[5]),7);
    bufp->fullCData(oldp+11603,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[6]),7);
    bufp->fullCData(oldp+11604,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[7]),7);
    bufp->fullCData(oldp+11605,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[8]),7);
    bufp->fullCData(oldp+11606,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[9]),7);
    bufp->fullCData(oldp+11607,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[10]),7);
    bufp->fullCData(oldp+11608,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[11]),7);
    bufp->fullCData(oldp+11609,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[12]),7);
    bufp->fullCData(oldp+11610,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[13]),7);
    bufp->fullCData(oldp+11611,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[14]),7);
    bufp->fullCData(oldp+11612,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[15]),7);
    bufp->fullCData(oldp+11613,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_tl_state_source[16]),7);
    bufp->fullBit(oldp+11614,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11615,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[1]));
    bufp->fullBit(oldp+11616,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[2]));
    bufp->fullBit(oldp+11617,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[3]));
    bufp->fullBit(oldp+11618,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[4]));
    bufp->fullBit(oldp+11619,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[5]));
    bufp->fullBit(oldp+11620,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[6]));
    bufp->fullBit(oldp+11621,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[7]));
    bufp->fullBit(oldp+11622,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[8]));
    bufp->fullBit(oldp+11623,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[9]));
    bufp->fullBit(oldp+11624,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[10]));
    bufp->fullBit(oldp+11625,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[11]));
    bufp->fullBit(oldp+11626,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[12]));
    bufp->fullBit(oldp+11627,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[13]));
    bufp->fullBit(oldp+11628,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[14]));
    bufp->fullBit(oldp+11629,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[15]));
    bufp->fullBit(oldp+11630,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ram_extra_id[16]));
    bufp->fullBit(oldp+11631,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__maybe_full));
    bufp->fullBit(oldp+11632,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__ptr_match));
    bufp->fullBit(oldp+11633,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__empty));
    bufp->fullBit(oldp+11634,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__full));
    bufp->fullBit(oldp+11635,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__do_deq));
    bufp->fullBit(oldp+11636,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__enq_ptr_value))));
    bufp->fullBit(oldp+11637,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_21__DOT__deq_ptr_value))));
    bufp->fullCData(oldp+11638,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11639,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[1]),4);
    bufp->fullCData(oldp+11640,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[2]),4);
    bufp->fullCData(oldp+11641,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[3]),4);
    bufp->fullCData(oldp+11642,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[4]),4);
    bufp->fullCData(oldp+11643,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[5]),4);
    bufp->fullCData(oldp+11644,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[6]),4);
    bufp->fullCData(oldp+11645,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[7]),4);
    bufp->fullCData(oldp+11646,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[8]),4);
    bufp->fullCData(oldp+11647,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[9]),4);
    bufp->fullCData(oldp+11648,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[10]),4);
    bufp->fullCData(oldp+11649,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[11]),4);
    bufp->fullCData(oldp+11650,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[12]),4);
    bufp->fullCData(oldp+11651,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[13]),4);
    bufp->fullCData(oldp+11652,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[14]),4);
    bufp->fullCData(oldp+11653,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[15]),4);
    bufp->fullCData(oldp+11654,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_size[16]),4);
    bufp->fullCData(oldp+11655,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__deq_ptr_value),5);
    bufp->fullCData(oldp+11656,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__enq_ptr_value),5);
    bufp->fullCData(oldp+11657,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[0]),7);
    bufp->fullCData(oldp+11658,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[1]),7);
    bufp->fullCData(oldp+11659,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[2]),7);
    bufp->fullCData(oldp+11660,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[3]),7);
    bufp->fullCData(oldp+11661,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[4]),7);
    bufp->fullCData(oldp+11662,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[5]),7);
    bufp->fullCData(oldp+11663,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[6]),7);
    bufp->fullCData(oldp+11664,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[7]),7);
    bufp->fullCData(oldp+11665,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[8]),7);
    bufp->fullCData(oldp+11666,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[9]),7);
    bufp->fullCData(oldp+11667,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[10]),7);
    bufp->fullCData(oldp+11668,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[11]),7);
    bufp->fullCData(oldp+11669,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[12]),7);
    bufp->fullCData(oldp+11670,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[13]),7);
    bufp->fullCData(oldp+11671,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[14]),7);
    bufp->fullCData(oldp+11672,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[15]),7);
    bufp->fullCData(oldp+11673,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_tl_state_source[16]),7);
    bufp->fullBit(oldp+11674,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11675,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[1]));
    bufp->fullBit(oldp+11676,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[2]));
    bufp->fullBit(oldp+11677,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[3]));
    bufp->fullBit(oldp+11678,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[4]));
    bufp->fullBit(oldp+11679,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[5]));
    bufp->fullBit(oldp+11680,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[6]));
    bufp->fullBit(oldp+11681,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[7]));
    bufp->fullBit(oldp+11682,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[8]));
    bufp->fullBit(oldp+11683,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[9]));
    bufp->fullBit(oldp+11684,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[10]));
    bufp->fullBit(oldp+11685,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[11]));
    bufp->fullBit(oldp+11686,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[12]));
    bufp->fullBit(oldp+11687,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[13]));
    bufp->fullBit(oldp+11688,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[14]));
    bufp->fullBit(oldp+11689,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[15]));
    bufp->fullBit(oldp+11690,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ram_extra_id[16]));
    bufp->fullBit(oldp+11691,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__maybe_full));
    bufp->fullBit(oldp+11692,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__ptr_match));
    bufp->fullBit(oldp+11693,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__empty));
    bufp->fullBit(oldp+11694,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__full));
    bufp->fullBit(oldp+11695,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__do_deq));
    bufp->fullBit(oldp+11696,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__enq_ptr_value))));
    bufp->fullBit(oldp+11697,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_22__DOT__deq_ptr_value))));
    bufp->fullCData(oldp+11698,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11699,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_tl_state_source[0]),7);
    bufp->fullBit(oldp+11700,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11701,((0x1ffU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                          & (((IData)(1U) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 7U)) 
                                         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_23__DOT__maybe_full)))));
    bufp->fullCData(oldp+11702,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11703,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_tl_state_source[0]),7);
    bufp->fullBit(oldp+11704,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11705,((0xffU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                         & (((IData)(1U) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                            >> 8U)) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_24__DOT__maybe_full)))));
    bufp->fullCData(oldp+11706,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11707,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_tl_state_source[0]),7);
    bufp->fullBit(oldp+11708,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11709,((0x7fU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                         & (((IData)(1U) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                            >> 9U)) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_25__DOT__maybe_full)))));
    bufp->fullCData(oldp+11710,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11711,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_tl_state_source[0]),7);
    bufp->fullBit(oldp+11712,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11713,((0x3fU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                         & (((IData)(1U) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                            >> 0xaU)) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_26__DOT__maybe_full)))));
    bufp->fullCData(oldp+11714,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11715,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_tl_state_source[0]),7);
    bufp->fullBit(oldp+11716,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11717,((0x1fU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                         & (((IData)(1U) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                            >> 0xbU)) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__maybe_full)))));
    bufp->fullCData(oldp+11718,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11719,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_tl_state_source[0]),7);
    bufp->fullBit(oldp+11720,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11721,((0xfU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                        & (((IData)(1U) 
                                            << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                           >> 0xcU)) 
                                       & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__maybe_full)))));
    bufp->fullCData(oldp+11722,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11723,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_tl_state_source[0]),7);
    bufp->fullBit(oldp+11724,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11725,((7U & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                      & (((IData)(1U) 
                                          << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                         >> 0xdU)) 
                                     & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__maybe_full)))));
    bufp->fullCData(oldp+11726,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11727,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[1]),4);
    bufp->fullCData(oldp+11728,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[2]),4);
    bufp->fullCData(oldp+11729,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[3]),4);
    bufp->fullCData(oldp+11730,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[4]),4);
    bufp->fullCData(oldp+11731,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[5]),4);
    bufp->fullCData(oldp+11732,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[6]),4);
    bufp->fullCData(oldp+11733,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[7]),4);
    bufp->fullCData(oldp+11734,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[8]),4);
    bufp->fullCData(oldp+11735,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[9]),4);
    bufp->fullCData(oldp+11736,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[10]),4);
    bufp->fullCData(oldp+11737,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[11]),4);
    bufp->fullCData(oldp+11738,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[12]),4);
    bufp->fullCData(oldp+11739,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[13]),4);
    bufp->fullCData(oldp+11740,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[14]),4);
    bufp->fullCData(oldp+11741,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[15]),4);
    bufp->fullCData(oldp+11742,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_size[16]),4);
    bufp->fullCData(oldp+11743,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__deq_ptr_value),5);
    bufp->fullCData(oldp+11744,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__enq_ptr_value),5);
    bufp->fullCData(oldp+11745,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[0]),7);
    bufp->fullCData(oldp+11746,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[1]),7);
    bufp->fullCData(oldp+11747,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[2]),7);
    bufp->fullCData(oldp+11748,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[3]),7);
    bufp->fullCData(oldp+11749,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[4]),7);
    bufp->fullCData(oldp+11750,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[5]),7);
    bufp->fullCData(oldp+11751,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[6]),7);
    bufp->fullCData(oldp+11752,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[7]),7);
    bufp->fullCData(oldp+11753,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[8]),7);
    bufp->fullCData(oldp+11754,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[9]),7);
    bufp->fullCData(oldp+11755,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[10]),7);
    bufp->fullCData(oldp+11756,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[11]),7);
    bufp->fullCData(oldp+11757,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[12]),7);
    bufp->fullCData(oldp+11758,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[13]),7);
    bufp->fullCData(oldp+11759,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[14]),7);
    bufp->fullCData(oldp+11760,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[15]),7);
    bufp->fullCData(oldp+11761,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_tl_state_source[16]),7);
    bufp->fullBit(oldp+11762,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11763,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[1]));
    bufp->fullBit(oldp+11764,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[2]));
    bufp->fullBit(oldp+11765,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[3]));
    bufp->fullBit(oldp+11766,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[4]));
    bufp->fullBit(oldp+11767,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[5]));
    bufp->fullBit(oldp+11768,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[6]));
    bufp->fullBit(oldp+11769,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[7]));
    bufp->fullBit(oldp+11770,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[8]));
    bufp->fullBit(oldp+11771,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[9]));
    bufp->fullBit(oldp+11772,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[10]));
    bufp->fullBit(oldp+11773,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[11]));
    bufp->fullBit(oldp+11774,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[12]));
    bufp->fullBit(oldp+11775,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[13]));
    bufp->fullBit(oldp+11776,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[14]));
    bufp->fullBit(oldp+11777,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[15]));
    bufp->fullBit(oldp+11778,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ram_extra_id[16]));
    bufp->fullBit(oldp+11779,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__maybe_full));
    bufp->fullBit(oldp+11780,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__ptr_match));
    bufp->fullBit(oldp+11781,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__empty));
    bufp->fullBit(oldp+11782,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__full));
    bufp->fullBit(oldp+11783,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__do_deq));
    bufp->fullBit(oldp+11784,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__enq_ptr_value))));
    bufp->fullBit(oldp+11785,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_3__DOT__deq_ptr_value))));
    bufp->fullCData(oldp+11786,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11787,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_tl_state_source[0]),7);
    bufp->fullBit(oldp+11788,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11789,((3U & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                      & (((IData)(1U) 
                                          << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                         >> 0xeU)) 
                                     & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__maybe_full)))));
    bufp->fullCData(oldp+11790,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11791,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_tl_state_source[0]),7);
    bufp->fullBit(oldp+11792,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11793,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq) 
                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__maybe_full)) 
                               & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                  >> 0xfU))));
    bufp->fullCData(oldp+11794,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11795,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[1]),4);
    bufp->fullCData(oldp+11796,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[2]),4);
    bufp->fullCData(oldp+11797,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[3]),4);
    bufp->fullCData(oldp+11798,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[4]),4);
    bufp->fullCData(oldp+11799,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[5]),4);
    bufp->fullCData(oldp+11800,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[6]),4);
    bufp->fullCData(oldp+11801,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[7]),4);
    bufp->fullCData(oldp+11802,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[8]),4);
    bufp->fullCData(oldp+11803,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[9]),4);
    bufp->fullCData(oldp+11804,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[10]),4);
    bufp->fullCData(oldp+11805,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[11]),4);
    bufp->fullCData(oldp+11806,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[12]),4);
    bufp->fullCData(oldp+11807,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[13]),4);
    bufp->fullCData(oldp+11808,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[14]),4);
    bufp->fullCData(oldp+11809,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[15]),4);
    bufp->fullCData(oldp+11810,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_size[16]),4);
    bufp->fullCData(oldp+11811,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__deq_ptr_value),5);
    bufp->fullCData(oldp+11812,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__enq_ptr_value),5);
    bufp->fullCData(oldp+11813,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[0]),7);
    bufp->fullCData(oldp+11814,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[1]),7);
    bufp->fullCData(oldp+11815,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[2]),7);
    bufp->fullCData(oldp+11816,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[3]),7);
    bufp->fullCData(oldp+11817,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[4]),7);
    bufp->fullCData(oldp+11818,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[5]),7);
    bufp->fullCData(oldp+11819,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[6]),7);
    bufp->fullCData(oldp+11820,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[7]),7);
    bufp->fullCData(oldp+11821,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[8]),7);
    bufp->fullCData(oldp+11822,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[9]),7);
    bufp->fullCData(oldp+11823,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[10]),7);
    bufp->fullCData(oldp+11824,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[11]),7);
    bufp->fullCData(oldp+11825,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[12]),7);
    bufp->fullCData(oldp+11826,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[13]),7);
    bufp->fullCData(oldp+11827,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[14]),7);
    bufp->fullCData(oldp+11828,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[15]),7);
    bufp->fullCData(oldp+11829,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_tl_state_source[16]),7);
    bufp->fullBit(oldp+11830,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11831,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[1]));
    bufp->fullBit(oldp+11832,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[2]));
    bufp->fullBit(oldp+11833,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[3]));
    bufp->fullBit(oldp+11834,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[4]));
    bufp->fullBit(oldp+11835,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[5]));
    bufp->fullBit(oldp+11836,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[6]));
    bufp->fullBit(oldp+11837,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[7]));
    bufp->fullBit(oldp+11838,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[8]));
    bufp->fullBit(oldp+11839,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[9]));
    bufp->fullBit(oldp+11840,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[10]));
    bufp->fullBit(oldp+11841,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[11]));
    bufp->fullBit(oldp+11842,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[12]));
    bufp->fullBit(oldp+11843,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[13]));
    bufp->fullBit(oldp+11844,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[14]));
    bufp->fullBit(oldp+11845,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[15]));
    bufp->fullBit(oldp+11846,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ram_extra_id[16]));
    bufp->fullBit(oldp+11847,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__maybe_full));
    bufp->fullBit(oldp+11848,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__ptr_match));
    bufp->fullBit(oldp+11849,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__empty));
    bufp->fullBit(oldp+11850,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__full));
    bufp->fullBit(oldp+11851,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__do_deq));
    bufp->fullBit(oldp+11852,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__enq_ptr_value))));
    bufp->fullBit(oldp+11853,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_4__DOT__deq_ptr_value))));
    bufp->fullCData(oldp+11854,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11855,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[1]),4);
    bufp->fullCData(oldp+11856,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[2]),4);
    bufp->fullCData(oldp+11857,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[3]),4);
    bufp->fullCData(oldp+11858,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[4]),4);
    bufp->fullCData(oldp+11859,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[5]),4);
    bufp->fullCData(oldp+11860,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[6]),4);
    bufp->fullCData(oldp+11861,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[7]),4);
    bufp->fullCData(oldp+11862,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[8]),4);
    bufp->fullCData(oldp+11863,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[9]),4);
    bufp->fullCData(oldp+11864,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[10]),4);
    bufp->fullCData(oldp+11865,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[11]),4);
    bufp->fullCData(oldp+11866,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[12]),4);
    bufp->fullCData(oldp+11867,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[13]),4);
    bufp->fullCData(oldp+11868,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[14]),4);
    bufp->fullCData(oldp+11869,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[15]),4);
    bufp->fullCData(oldp+11870,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_size[16]),4);
    bufp->fullCData(oldp+11871,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__deq_ptr_value),5);
    bufp->fullCData(oldp+11872,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__enq_ptr_value),5);
    bufp->fullCData(oldp+11873,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[0]),7);
    bufp->fullCData(oldp+11874,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[1]),7);
    bufp->fullCData(oldp+11875,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[2]),7);
    bufp->fullCData(oldp+11876,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[3]),7);
    bufp->fullCData(oldp+11877,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[4]),7);
    bufp->fullCData(oldp+11878,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[5]),7);
    bufp->fullCData(oldp+11879,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[6]),7);
    bufp->fullCData(oldp+11880,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[7]),7);
    bufp->fullCData(oldp+11881,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[8]),7);
    bufp->fullCData(oldp+11882,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[9]),7);
    bufp->fullCData(oldp+11883,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[10]),7);
    bufp->fullCData(oldp+11884,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[11]),7);
    bufp->fullCData(oldp+11885,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[12]),7);
    bufp->fullCData(oldp+11886,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[13]),7);
    bufp->fullCData(oldp+11887,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[14]),7);
    bufp->fullCData(oldp+11888,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[15]),7);
    bufp->fullCData(oldp+11889,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_tl_state_source[16]),7);
    bufp->fullBit(oldp+11890,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11891,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[1]));
    bufp->fullBit(oldp+11892,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[2]));
    bufp->fullBit(oldp+11893,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[3]));
    bufp->fullBit(oldp+11894,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[4]));
    bufp->fullBit(oldp+11895,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[5]));
    bufp->fullBit(oldp+11896,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[6]));
    bufp->fullBit(oldp+11897,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[7]));
    bufp->fullBit(oldp+11898,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[8]));
    bufp->fullBit(oldp+11899,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[9]));
    bufp->fullBit(oldp+11900,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[10]));
    bufp->fullBit(oldp+11901,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[11]));
    bufp->fullBit(oldp+11902,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[12]));
    bufp->fullBit(oldp+11903,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[13]));
    bufp->fullBit(oldp+11904,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[14]));
    bufp->fullBit(oldp+11905,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[15]));
    bufp->fullBit(oldp+11906,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ram_extra_id[16]));
    bufp->fullBit(oldp+11907,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__maybe_full));
    bufp->fullBit(oldp+11908,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__ptr_match));
    bufp->fullBit(oldp+11909,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__empty));
    bufp->fullBit(oldp+11910,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__full));
    bufp->fullBit(oldp+11911,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__do_deq));
    bufp->fullBit(oldp+11912,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__enq_ptr_value))));
    bufp->fullBit(oldp+11913,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_5__DOT__deq_ptr_value))));
    bufp->fullCData(oldp+11914,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11915,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[1]),4);
    bufp->fullCData(oldp+11916,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[2]),4);
    bufp->fullCData(oldp+11917,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[3]),4);
    bufp->fullCData(oldp+11918,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[4]),4);
    bufp->fullCData(oldp+11919,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[5]),4);
    bufp->fullCData(oldp+11920,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[6]),4);
    bufp->fullCData(oldp+11921,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[7]),4);
    bufp->fullCData(oldp+11922,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[8]),4);
    bufp->fullCData(oldp+11923,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[9]),4);
    bufp->fullCData(oldp+11924,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[10]),4);
    bufp->fullCData(oldp+11925,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[11]),4);
    bufp->fullCData(oldp+11926,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[12]),4);
    bufp->fullCData(oldp+11927,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[13]),4);
    bufp->fullCData(oldp+11928,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[14]),4);
    bufp->fullCData(oldp+11929,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[15]),4);
    bufp->fullCData(oldp+11930,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_size[16]),4);
    bufp->fullCData(oldp+11931,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__deq_ptr_value),5);
    bufp->fullCData(oldp+11932,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__enq_ptr_value),5);
    bufp->fullCData(oldp+11933,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[0]),7);
    bufp->fullCData(oldp+11934,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[1]),7);
    bufp->fullCData(oldp+11935,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[2]),7);
    bufp->fullCData(oldp+11936,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[3]),7);
    bufp->fullCData(oldp+11937,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[4]),7);
    bufp->fullCData(oldp+11938,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[5]),7);
    bufp->fullCData(oldp+11939,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[6]),7);
    bufp->fullCData(oldp+11940,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[7]),7);
    bufp->fullCData(oldp+11941,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[8]),7);
    bufp->fullCData(oldp+11942,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[9]),7);
    bufp->fullCData(oldp+11943,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[10]),7);
    bufp->fullCData(oldp+11944,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[11]),7);
    bufp->fullCData(oldp+11945,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[12]),7);
    bufp->fullCData(oldp+11946,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[13]),7);
    bufp->fullCData(oldp+11947,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[14]),7);
    bufp->fullCData(oldp+11948,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[15]),7);
    bufp->fullCData(oldp+11949,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_tl_state_source[16]),7);
    bufp->fullBit(oldp+11950,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11951,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[1]));
    bufp->fullBit(oldp+11952,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[2]));
    bufp->fullBit(oldp+11953,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[3]));
    bufp->fullBit(oldp+11954,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[4]));
    bufp->fullBit(oldp+11955,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[5]));
    bufp->fullBit(oldp+11956,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[6]));
    bufp->fullBit(oldp+11957,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[7]));
    bufp->fullBit(oldp+11958,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[8]));
    bufp->fullBit(oldp+11959,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[9]));
    bufp->fullBit(oldp+11960,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[10]));
    bufp->fullBit(oldp+11961,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[11]));
    bufp->fullBit(oldp+11962,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[12]));
    bufp->fullBit(oldp+11963,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[13]));
    bufp->fullBit(oldp+11964,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[14]));
    bufp->fullBit(oldp+11965,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[15]));
    bufp->fullBit(oldp+11966,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ram_extra_id[16]));
    bufp->fullBit(oldp+11967,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__maybe_full));
    bufp->fullBit(oldp+11968,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__ptr_match));
    bufp->fullBit(oldp+11969,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__empty));
    bufp->fullBit(oldp+11970,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__full));
    bufp->fullBit(oldp+11971,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__do_deq));
    bufp->fullBit(oldp+11972,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__enq_ptr_value))));
    bufp->fullBit(oldp+11973,((0x10U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_6__DOT__deq_ptr_value))));
    bufp->fullCData(oldp+11974,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11975,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_tl_state_source[0]),7);
    bufp->fullBit(oldp+11976,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11977,((0x1ffU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__do_deq) 
                                          & ((((IData)(1U) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                              >> 7U) 
                                             & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last_io_deq_bits_MPORT_data))) 
                                         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_7__DOT__maybe_full)))));
    bufp->fullCData(oldp+11978,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11979,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_tl_state_source[0]),7);
    bufp->fullBit(oldp+11980,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11981,((0xffU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__do_deq) 
                                         & ((((IData)(1U) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 8U) 
                                            & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last_io_deq_bits_MPORT_data))) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_8__DOT__maybe_full)))));
    bufp->fullCData(oldp+11982,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_size[0]),4);
    bufp->fullCData(oldp+11983,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_tl_state_source[0]),7);
    bufp->fullBit(oldp+11984,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__ram_extra_id[0]));
    bufp->fullBit(oldp+11985,((0x7fU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__do_deq) 
                                         & ((((IData)(1U) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                                             >> 9U) 
                                            & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last_io_deq_bits_MPORT_data))) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT__QueueCompatibility_9__DOT__maybe_full)))));
    bufp->fullBit(oldp+11986,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__full)))));
    bufp->fullCData(oldp+11987,((((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value])),3);
    bufp->fullBit(oldp+11988,((((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))
                                ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data)
                                : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last
                               [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value])));
    bufp->fullBit(oldp+11989,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__full)))));
    bufp->fullCData(oldp+11990,((((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value])),3);
    bufp->fullBit(oldp+11991,((((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))
                                ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data)
                                : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last
                               [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value])));
    bufp->fullBit(oldp+11992,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__full)))));
    bufp->fullCData(oldp+11993,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__empty)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value])),3);
    bufp->fullBit(oldp+11994,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__empty)
                                ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last_MPORT_data)
                                : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last
                               [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value])));
    bufp->fullBit(oldp+11995,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__full)))));
    bufp->fullCData(oldp+11996,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__empty)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value])),3);
    bufp->fullBit(oldp+11997,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__empty)
                                ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last_MPORT_data)
                                : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last
                               [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value])));
    bufp->fullBit(oldp+11998,((1U & ((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_id)))));
    bufp->fullBit(oldp+11999,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__deq_io_deq_bits_id)) 
                                     >> 1U))));
    bufp->fullBit(oldp+12000,((1U & ((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_id)))));
    bufp->fullBit(oldp+12001,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__deq_1_io_deq_bits_id)) 
                                     >> 1U))));
    bufp->fullCData(oldp+12002,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id[0]),3);
    bufp->fullCData(oldp+12003,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id[1]),3);
    bufp->fullCData(oldp+12004,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id[2]),3);
    bufp->fullCData(oldp+12005,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id[3]),3);
    bufp->fullCData(oldp+12006,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value]),3);
    bufp->fullCData(oldp+12007,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value),2);
    bufp->fullCData(oldp+12008,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value),2);
    bufp->fullBit(oldp+12009,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last[0]));
    bufp->fullBit(oldp+12010,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last[1]));
    bufp->fullBit(oldp+12011,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last[2]));
    bufp->fullBit(oldp+12012,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last[3]));
    bufp->fullBit(oldp+12013,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last
                              [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value]));
    bufp->fullBit(oldp+12014,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full));
    bufp->fullBit(oldp+12015,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                               == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value))));
    bufp->fullBit(oldp+12016,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))));
    bufp->fullBit(oldp+12017,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__full));
    bufp->fullCData(oldp+12018,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id[0]),3);
    bufp->fullCData(oldp+12019,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id[1]),3);
    bufp->fullCData(oldp+12020,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id[2]),3);
    bufp->fullCData(oldp+12021,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id[3]),3);
    bufp->fullCData(oldp+12022,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value]),3);
    bufp->fullCData(oldp+12023,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value),2);
    bufp->fullCData(oldp+12024,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value),2);
    bufp->fullBit(oldp+12025,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last[0]));
    bufp->fullBit(oldp+12026,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last[1]));
    bufp->fullBit(oldp+12027,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last[2]));
    bufp->fullBit(oldp+12028,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last[3]));
    bufp->fullBit(oldp+12029,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last
                              [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value]));
    bufp->fullBit(oldp+12030,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full));
    bufp->fullBit(oldp+12031,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                               == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value))));
    bufp->fullBit(oldp+12032,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))));
    bufp->fullBit(oldp+12033,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__full));
    bufp->fullCData(oldp+12034,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id[0]),3);
    bufp->fullCData(oldp+12035,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id[1]),3);
    bufp->fullCData(oldp+12036,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id[2]),3);
    bufp->fullCData(oldp+12037,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id[3]),3);
    bufp->fullCData(oldp+12038,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value]),3);
    bufp->fullCData(oldp+12039,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value),2);
    bufp->fullCData(oldp+12040,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__enq_ptr_value),2);
    bufp->fullBit(oldp+12041,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last[0]));
    bufp->fullBit(oldp+12042,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last[1]));
    bufp->fullBit(oldp+12043,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last[2]));
    bufp->fullBit(oldp+12044,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last[3]));
    bufp->fullBit(oldp+12045,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last
                              [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value]));
    bufp->fullBit(oldp+12046,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__maybe_full));
    bufp->fullBit(oldp+12047,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ptr_match));
    bufp->fullBit(oldp+12048,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__empty));
    bufp->fullBit(oldp+12049,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__full));
    bufp->fullCData(oldp+12050,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id[0]),3);
    bufp->fullCData(oldp+12051,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id[1]),3);
    bufp->fullCData(oldp+12052,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id[2]),3);
    bufp->fullCData(oldp+12053,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id[3]),3);
    bufp->fullCData(oldp+12054,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value]),3);
    bufp->fullCData(oldp+12055,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value),2);
    bufp->fullCData(oldp+12056,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__enq_ptr_value),2);
    bufp->fullBit(oldp+12057,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last[0]));
    bufp->fullBit(oldp+12058,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last[1]));
    bufp->fullBit(oldp+12059,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last[2]));
    bufp->fullBit(oldp+12060,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last[3]));
    bufp->fullBit(oldp+12061,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_real_last
                              [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value]));
    bufp->fullBit(oldp+12062,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__maybe_full));
    bufp->fullBit(oldp+12063,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ptr_match));
    bufp->fullBit(oldp+12064,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__empty));
    bufp->fullBit(oldp+12065,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__full));
    bufp->fullBit(oldp+12066,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full)))));
    bufp->fullCData(oldp+12067,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_opcode),3);
    bufp->fullCData(oldp+12068,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_2))),2);
    bufp->fullCData(oldp+12069,((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_3))),3);
    bufp->fullCData(oldp+12070,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source),4);
    bufp->fullCData(oldp+12071,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_sink),5);
    bufp->fullBit(oldp+12072,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_2) 
                                     >> 2U))));
    bufp->fullIData(oldp+12073,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
    bufp->fullBit(oldp+12074,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_corrupt));
    bufp->fullCData(oldp+12075,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_opcode),3);
    bufp->fullCData(oldp+12076,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_param),3);
    bufp->fullCData(oldp+12077,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size),4);
    bufp->fullCData(oldp+12078,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source),6);
    bufp->fullIData(oldp+12079,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_address),32);
    bufp->fullCData(oldp+12080,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_mask),4);
    bufp->fullIData(oldp+12081,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_opcode))
                                  ? ((0xff000000U & 
                                      ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[1U] 
                                        << 0x1cU) | 
                                       (0xf000000U 
                                        & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                           >> 4U)))) 
                                     | ((0xff0000U 
                                         & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                            >> 3U)) 
                                        | ((0xff00U 
                                            & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                               >> 2U)) 
                                           | (0xffU 
                                              & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide[0U] 
                                                 >> 1U)))))
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg)),32);
    bufp->fullBit(oldp+12082,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_ready));
    bufp->fullCData(oldp+12083,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_opcode),3);
    bufp->fullCData(oldp+12084,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_param),3);
    bufp->fullCData(oldp+12085,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_size),4);
    bufp->fullCData(oldp+12086,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T),6);
    bufp->fullIData(oldp+12087,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_address),32);
    bufp->fullBit(oldp+12088,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)))));
    bufp->fullBit(oldp+12089,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_valid));
    bufp->fullBit(oldp+12090,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass_c)) 
                                     & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_e_bits_sink))))));
    bufp->fullBit(oldp+12091,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                     >> 0x10U))));
    bufp->fullBit(oldp+12092,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_1)))));
    bufp->fullIData(oldp+12093,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q_io_enq_bits_data),32);
    bufp->fullBit(oldp+12094,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q_io_enq_bits_last));
    bufp->fullCData(oldp+12095,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT___io_q_bits_beats_T_13),7);
    bufp->fullBit(oldp+12096,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_1)))));
    bufp->fullIData(oldp+12097,(((3U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state))
                                  ? 0U : ((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state))
                                           ? 0U : (
                                                   (1U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state))
                                                    ? 0U
                                                    : 1U)))),32);
    bufp->fullBit(oldp+12098,((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state))));
    bufp->fullBit(oldp+12099,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_1)))));
    bufp->fullIData(oldp+12100,(((3U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state))
                                  ? 0U : ((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state))
                                           ? 0U : (
                                                   (1U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state))
                                                    ? 0U
                                                    : 2U)))),32);
    bufp->fullBit(oldp+12101,((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state))));
    bufp->fullBit(oldp+12102,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_1)))));
    bufp->fullBit(oldp+12103,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q_io_enq_valid));
    bufp->fullBit(oldp+12104,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q_io_enq_bits_last));
    bufp->fullCData(oldp+12105,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___io_q_bits_beats_T_8),7);
    bufp->fullBit(oldp+12106,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid));
    bufp->fullCData(oldp+12107,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source),6);
    bufp->fullBit(oldp+12108,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___io_a_tlSource_valid_T_2) 
                               & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode)))));
    bufp->fullIData(oldp+12109,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
    bufp->fullBit(oldp+12110,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__xmit)) 
                                     | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_ready)))));
    bufp->fullIData(oldp+12111,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
    bufp->fullBit(oldp+12112,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__xmit)) 
                                     | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__stall)) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_ready))))));
    bufp->fullIData(oldp+12113,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
    bufp->fullIData(oldp+12114,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),32);
    bufp->fullIData(oldp+12115,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_0),32);
    bufp->fullIData(oldp+12116,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_1),32);
    bufp->fullIData(oldp+12117,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_2),32);
    bufp->fullIData(oldp+12118,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_3),32);
    bufp->fullIData(oldp+12119,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_4),32);
    bufp->fullIData(oldp+12120,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_5),32);
    bufp->fullIData(oldp+12121,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_6),32);
    bufp->fullIData(oldp+12122,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_7),32);
    bufp->fullIData(oldp+12123,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_0),32);
    bufp->fullIData(oldp+12124,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_1),32);
    bufp->fullIData(oldp+12125,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_2),32);
    bufp->fullIData(oldp+12126,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_3),32);
    bufp->fullIData(oldp+12127,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_4),32);
    bufp->fullIData(oldp+12128,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_5),32);
    bufp->fullIData(oldp+12129,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_6),32);
    bufp->fullIData(oldp+12130,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_7),32);
    bufp->fullIData(oldp+12131,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_0),32);
    bufp->fullIData(oldp+12132,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_1),32);
    bufp->fullIData(oldp+12133,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_2),32);
    bufp->fullIData(oldp+12134,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_3),32);
    bufp->fullIData(oldp+12135,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_4),32);
    bufp->fullIData(oldp+12136,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_5),32);
    bufp->fullIData(oldp+12137,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_6),32);
    bufp->fullIData(oldp+12138,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_7),32);
    bufp->fullIData(oldp+12139,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_0),32);
    bufp->fullIData(oldp+12140,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_1),32);
    bufp->fullIData(oldp+12141,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_2),32);
    bufp->fullIData(oldp+12142,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_3),32);
    bufp->fullIData(oldp+12143,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_4),32);
    bufp->fullIData(oldp+12144,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_5),32);
    bufp->fullIData(oldp+12145,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_6),32);
    bufp->fullIData(oldp+12146,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_7),32);
    bufp->fullIData(oldp+12147,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_0),32);
    bufp->fullIData(oldp+12148,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_1),32);
    bufp->fullIData(oldp+12149,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_2),32);
    bufp->fullIData(oldp+12150,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_3),32);
    bufp->fullIData(oldp+12151,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_4),32);
    bufp->fullIData(oldp+12152,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_5),32);
    bufp->fullIData(oldp+12153,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_6),32);
    bufp->fullIData(oldp+12154,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_7),32);
    bufp->fullIData(oldp+12155,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a),20);
    bufp->fullIData(oldp+12156,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b),20);
    bufp->fullIData(oldp+12157,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c),20);
    bufp->fullIData(oldp+12158,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d),20);
    bufp->fullIData(oldp+12159,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e),20);
    bufp->fullIData(oldp+12160,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a),20);
    bufp->fullIData(oldp+12161,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b),20);
    bufp->fullIData(oldp+12162,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c),20);
    bufp->fullIData(oldp+12163,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d),20);
    bufp->fullIData(oldp+12164,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e),20);
    bufp->fullBit(oldp+12165,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_valid));
    bufp->fullBit(oldp+12166,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))));
    bufp->fullBit(oldp+12167,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass));
    bufp->fullCData(oldp+12168,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__flight),8);
    bufp->fullCData(oldp+12169,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall_counter),6);
    bufp->fullBit(oldp+12170,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall_counter))));
    bufp->fullCData(oldp+12171,((0x3fU & (~ (0x3fU 
                                             & (((IData)(0xffU) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size)) 
                                                >> 2U))))),6);
    bufp->fullBit(oldp+12172,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT____VdfgTmp_he7c815ba__0)))));
    bufp->fullCData(oldp+12173,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter),6);
    bufp->fullCData(oldp+12174,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12175,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter))));
    bufp->fullBit(oldp+12176,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__divertprobes));
    bufp->fullBit(oldp+12177,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass_c));
    bufp->fullCData(oldp+12178,((0x3fU & (~ (0x3fU 
                                             & (((IData)(0xffU) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_c_bits_size)) 
                                                >> 2U))))),6);
    bufp->fullCData(oldp+12179,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_beats1_opdata)
                                  ? (0x3fU & (~ (0x3fU 
                                                 & (((IData)(0xffU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_c_bits_size)) 
                                                    >> 2U))))
                                  : 0U)),6);
    bufp->fullCData(oldp+12180,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2),6);
    bufp->fullCData(oldp+12181,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12182,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2))));
    bufp->fullBit(oldp+12183,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_2)) 
                               | (0U == ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_beats1_opdata)
                                          ? (0x3fU 
                                             & (~ (0x3fU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_c_bits_size)) 
                                                      >> 2U))))
                                          : 0U)))));
    bufp->fullCData(oldp+12184,((0x3fU & (~ (0x3fU 
                                             & (((IData)(0xffU) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_size)) 
                                                >> 2U))))),6);
    bufp->fullBit(oldp+12185,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode))));
    bufp->fullCData(oldp+12186,(((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode))
                                  ? (0x3fU & (~ (0x3fU 
                                                 & (((IData)(0xffU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_size)) 
                                                    >> 2U))))
                                  : 0U)),6);
    bufp->fullCData(oldp+12187,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3),6);
    bufp->fullCData(oldp+12188,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12189,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3))));
    bufp->fullBit(oldp+12190,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__counter_3)) 
                               | (0U == ((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode))
                                          ? (0x3fU 
                                             & (~ (0x3fU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_size)) 
                                                      >> 2U))))
                                          : 0U)))));
    bufp->fullBit(oldp+12191,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2611));
    bufp->fullBit(oldp+12192,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT____VdfgTmp_hb4aa7579__0)) 
                                     | (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT____VdfgTmp_h96e21840__0))))));
    bufp->fullBit(oldp+12193,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1517));
    bufp->fullBit(oldp+12194,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__inc_hi_hi_lo));
    bufp->fullBit(oldp+12195,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__dec_hi_hi_lo));
    bufp->fullCData(oldp+12196,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__stall_counter) 
                                          - (IData)(1U)))),6);
    bufp->fullCData(oldp+12197,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter),6);
    bufp->fullCData(oldp+12198,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12199,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+12200,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+12201,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__param_1),2);
    bufp->fullCData(oldp+12202,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__size_1),4);
    bufp->fullBit(oldp+12203,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__source_1));
    bufp->fullBit(oldp+12204,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__denied));
    bufp->fullCData(oldp+12205,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_opcodes),4);
    bufp->fullCData(oldp+12206,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes),8);
    bufp->fullCData(oldp+12207,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_1),6);
    bufp->fullCData(oldp+12208,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_1) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12209,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_1))));
    bufp->fullCData(oldp+12210,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___a_opcode_lookup_T_1) 
                                         >> 1U))),4);
    bufp->fullCData(oldp+12211,((0x7fU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes) 
                                           >> (8U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                << 3U))) 
                                          >> 1U))),8);
    bufp->fullCData(oldp+12212,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1374)
                                  ? (0xfU & ((IData)(0xfU) 
                                             << (4U 
                                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                    << 2U))))
                                  : 0U)),4);
    bufp->fullCData(oldp+12213,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1374)
                                  ? (0xffU & ((IData)(0xffU) 
                                              << (8U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                     << 3U))))
                                  : 0U)),8);
    bufp->fullCData(oldp+12214,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes_1),8);
    bufp->fullCData(oldp+12215,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_2),6);
    bufp->fullCData(oldp+12216,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_2) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12217,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_2))));
    bufp->fullCData(oldp+12218,((0x7fU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_sizes_1) 
                                           >> (8U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                << 3U))) 
                                          >> 1U))),8);
    bufp->fullCData(oldp+12219,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1462)
                                  ? (0xffU & ((IData)(0xffU) 
                                              << (8U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                     << 3U))))
                                  : 0U)),8);
    bufp->fullBit(oldp+12220,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__inflight_2));
    bufp->fullCData(oldp+12221,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3),6);
    bufp->fullCData(oldp+12222,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12223,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3))));
    bufp->fullBit(oldp+12224,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_valid) 
                               & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT__d_first_counter_3)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor__DOT___T_1517)))));
    bufp->fullBit(oldp+12225,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                               | ((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                  | ((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                     | ((3U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                        | ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                           | ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                              | ((6U 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                                 | (7U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)))))))))));
    bufp->fullCData(oldp+12226,((0xffU & (~ ((IData)(0xffU) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size))))),8);
    bufp->fullBit(oldp+12227,((0U == (0xffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_address 
                                               & (~ 
                                                  ((IData)(0xffU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size))))))));
    bufp->fullBit(oldp+12228,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size))));
    bufp->fullCData(oldp+12229,((3U & (1U | ((IData)(1U) 
                                             << (1U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size)))))),2);
    bufp->fullBit(oldp+12230,((1U & (((IData)(1U) << 
                                      (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size))) 
                                     >> 1U))));
    bufp->fullBit(oldp+12231,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                     >> 1U))));
    bufp->fullBit(oldp+12232,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                        >> 1U)))));
    bufp->fullBit(oldp+12233,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc));
    bufp->fullBit(oldp+12234,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc_1));
    bufp->fullBit(oldp+12235,((1U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)));
    bufp->fullBit(oldp+12236,((1U & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6))));
    bufp->fullBit(oldp+12237,((IData)((0U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
    bufp->fullBit(oldp+12238,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc) 
                               | (0U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
    bufp->fullBit(oldp+12239,((IData)((1U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
    bufp->fullBit(oldp+12240,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_acc) 
                               | (1U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
    bufp->fullBit(oldp+12241,((IData)((2U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
    bufp->fullBit(oldp+12242,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_hi_lo));
    bufp->fullBit(oldp+12243,((IData)((3U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)))));
    bufp->fullBit(oldp+12244,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_hi_hi));
    bufp->fullCData(oldp+12245,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask),4);
    bufp->fullBit(oldp+12246,(((0U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                             >> 3U))) 
                               | ((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                >> 3U))) 
                                  | ((2U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                   >> 3U))) 
                                     | ((3U == (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                   >> 3U))) 
                                        | ((4U == (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                      >> 3U))) 
                                           | ((5U == 
                                               (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                   >> 3U))) 
                                              | ((6U 
                                                  == 
                                                  (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                      >> 3U))) 
                                                 | (7U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                                                        >> 3U))))))))))));
    bufp->fullCData(oldp+12247,((0xffU & (~ ((IData)(0xffU) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_size))))),8);
    bufp->fullBit(oldp+12248,((0U == (0xffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_address 
                                               & (~ 
                                                  ((IData)(0xffU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_size))))))));
    bufp->fullBit(oldp+12249,(((0U == (0x80000000U 
                                       & (0x80000000U 
                                          ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_address))) 
                               | ((0U == (0xc0000000U 
                                          & (0x40000000U 
                                             ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_address))) 
                                  | (0U == (0xfffff000U 
                                            & (0x1000U 
                                               ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_address)))))));
    bufp->fullBit(oldp+12250,((1U > (1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                           >> 0x10U)))));
    bufp->fullCData(oldp+12251,((0x3fU & (~ (0x3fU 
                                             & (((IData)(0xffU) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_size)) 
                                                >> 2U))))),6);
    bufp->fullBit(oldp+12252,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_opcode) 
                                        >> 2U)))));
    bufp->fullCData(oldp+12253,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter),6);
    bufp->fullCData(oldp+12254,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12255,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter))));
    bufp->fullCData(oldp+12256,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode),3);
    bufp->fullCData(oldp+12257,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param),3);
    bufp->fullCData(oldp+12258,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size),4);
    bufp->fullCData(oldp+12259,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source),6);
    bufp->fullIData(oldp+12260,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__address),32);
    bufp->fullCData(oldp+12261,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter),6);
    bufp->fullCData(oldp+12262,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12263,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter))));
    bufp->fullCData(oldp+12264,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode_1),3);
    bufp->fullCData(oldp+12265,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param_1),2);
    bufp->fullCData(oldp+12266,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size_1),4);
    bufp->fullCData(oldp+12267,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source_1),6);
    bufp->fullBit(oldp+12268,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__denied));
    bufp->fullCData(oldp+12269,((0x3fU & (~ (0x3fU 
                                             & (((IData)(0xffU) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_size)) 
                                                >> 2U))))),6);
    bufp->fullBit(oldp+12270,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_bits_opcode))));
    bufp->fullCData(oldp+12271,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter),6);
    bufp->fullCData(oldp+12272,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12273,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter))));
    bufp->fullCData(oldp+12274,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__opcode_3),3);
    bufp->fullCData(oldp+12275,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__param_3),3);
    bufp->fullCData(oldp+12276,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__size_3),4);
    bufp->fullCData(oldp+12277,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__source_3),6);
    bufp->fullIData(oldp+12278,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__address_2),32);
    bufp->fullQData(oldp+12279,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight),64);
    bufp->fullWData(oldp+12281,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_opcodes),256);
    bufp->fullWData(oldp+12289,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes),512);
    bufp->fullCData(oldp+12305,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter_1),6);
    bufp->fullCData(oldp+12306,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter_1) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12307,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+12308,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1),6);
    bufp->fullCData(oldp+12309,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12310,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_1))));
    bufp->fullQData(oldp+12311,((((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2535))
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+12313,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h6c2403bb__0)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                  : 0ULL)),64);
    bufp->fullCData(oldp+12315,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h57168600_0[0U] 
                                          & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___a_opcode_lookup_T_1[0U]) 
                                         >> 1U))),4);
    VL_SHIFTR_WWI(512,512,9, __Vtemp_hcaf0abb2__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                   << 3U));
    bufp->fullCData(oldp+12316,((0xffU & ((VysyxSoCFull__ConstPool__CONST_hffd88623_0[0U] 
                                           & __Vtemp_hcaf0abb2__0[0U]) 
                                          >> 1U))),8);
    VL_SHIFTL_WWI(256,256,8, __Vtemp_h0c8c943c__0, VysyxSoCFull__ConstPool__CONST_h57168600_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h6c2403bb__0) {
        __Vtemp_hec94dbfd__0[0U] = __Vtemp_h0c8c943c__0[0U];
        __Vtemp_hec94dbfd__0[1U] = __Vtemp_h0c8c943c__0[1U];
        __Vtemp_hec94dbfd__0[2U] = __Vtemp_h0c8c943c__0[2U];
        __Vtemp_hec94dbfd__0[3U] = __Vtemp_h0c8c943c__0[3U];
        __Vtemp_hec94dbfd__0[4U] = __Vtemp_h0c8c943c__0[4U];
        __Vtemp_hec94dbfd__0[5U] = __Vtemp_h0c8c943c__0[5U];
        __Vtemp_hec94dbfd__0[6U] = __Vtemp_h0c8c943c__0[6U];
        __Vtemp_hec94dbfd__0[7U] = __Vtemp_h0c8c943c__0[7U];
    } else {
        __Vtemp_hec94dbfd__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_hec94dbfd__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_hec94dbfd__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_hec94dbfd__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_hec94dbfd__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_hec94dbfd__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_hec94dbfd__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_hec94dbfd__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+12317,(__Vtemp_hec94dbfd__0),256);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h60eb240a__0, VysyxSoCFull__ConstPool__CONST_hffd88623_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h6c2403bb__0) {
        __Vtemp_h2ab50ee1__0[0U] = __Vtemp_h60eb240a__0[0U];
        __Vtemp_h2ab50ee1__0[1U] = __Vtemp_h60eb240a__0[1U];
        __Vtemp_h2ab50ee1__0[2U] = __Vtemp_h60eb240a__0[2U];
        __Vtemp_h2ab50ee1__0[3U] = __Vtemp_h60eb240a__0[3U];
        __Vtemp_h2ab50ee1__0[4U] = __Vtemp_h60eb240a__0[4U];
        __Vtemp_h2ab50ee1__0[5U] = __Vtemp_h60eb240a__0[5U];
        __Vtemp_h2ab50ee1__0[6U] = __Vtemp_h60eb240a__0[6U];
        __Vtemp_h2ab50ee1__0[7U] = __Vtemp_h60eb240a__0[7U];
        __Vtemp_h2ab50ee1__0[8U] = __Vtemp_h60eb240a__0[8U];
        __Vtemp_h2ab50ee1__0[9U] = __Vtemp_h60eb240a__0[9U];
        __Vtemp_h2ab50ee1__0[0xaU] = __Vtemp_h60eb240a__0[0xaU];
        __Vtemp_h2ab50ee1__0[0xbU] = __Vtemp_h60eb240a__0[0xbU];
        __Vtemp_h2ab50ee1__0[0xcU] = __Vtemp_h60eb240a__0[0xcU];
        __Vtemp_h2ab50ee1__0[0xdU] = __Vtemp_h60eb240a__0[0xdU];
        __Vtemp_h2ab50ee1__0[0xeU] = __Vtemp_h60eb240a__0[0xeU];
        __Vtemp_h2ab50ee1__0[0xfU] = __Vtemp_h60eb240a__0[0xfU];
    } else {
        __Vtemp_h2ab50ee1__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h2ab50ee1__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h2ab50ee1__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h2ab50ee1__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h2ab50ee1__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h2ab50ee1__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h2ab50ee1__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h2ab50ee1__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h2ab50ee1__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h2ab50ee1__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h2ab50ee1__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h2ab50ee1__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h2ab50ee1__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h2ab50ee1__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h2ab50ee1__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h2ab50ee1__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+12325,(__Vtemp_h2ab50ee1__0),512);
    bufp->fullIData(oldp+12341,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__watchdog),32);
    bufp->fullQData(oldp+12342,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_1),64);
    bufp->fullWData(oldp+12344,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes_1),512);
    bufp->fullCData(oldp+12360,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter_1),6);
    bufp->fullCData(oldp+12361,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter_1) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12362,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_first_counter_1))));
    bufp->fullCData(oldp+12363,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2),6);
    bufp->fullCData(oldp+12364,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12365,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_2))));
    bufp->fullQData(oldp+12366,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2624) 
                                  & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode)))
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+12368,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h45b941fa__0)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                  : 0ULL)),64);
    VL_SHIFTR_WWI(512,512,9, __Vtemp_hda1fa4b6__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_sizes_1, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                   << 3U));
    bufp->fullCData(oldp+12370,((0xffU & ((VysyxSoCFull__ConstPool__CONST_hffd88623_0[0U] 
                                           & __Vtemp_hda1fa4b6__0[0U]) 
                                          >> 1U))),8);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h60eb240a__1, VysyxSoCFull__ConstPool__CONST_hffd88623_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h45b941fa__0) {
        __Vtemp_h0aa48020__0[0U] = __Vtemp_h60eb240a__1[0U];
        __Vtemp_h0aa48020__0[1U] = __Vtemp_h60eb240a__1[1U];
        __Vtemp_h0aa48020__0[2U] = __Vtemp_h60eb240a__1[2U];
        __Vtemp_h0aa48020__0[3U] = __Vtemp_h60eb240a__1[3U];
        __Vtemp_h0aa48020__0[4U] = __Vtemp_h60eb240a__1[4U];
        __Vtemp_h0aa48020__0[5U] = __Vtemp_h60eb240a__1[5U];
        __Vtemp_h0aa48020__0[6U] = __Vtemp_h60eb240a__1[6U];
        __Vtemp_h0aa48020__0[7U] = __Vtemp_h60eb240a__1[7U];
        __Vtemp_h0aa48020__0[8U] = __Vtemp_h60eb240a__1[8U];
        __Vtemp_h0aa48020__0[9U] = __Vtemp_h60eb240a__1[9U];
        __Vtemp_h0aa48020__0[0xaU] = __Vtemp_h60eb240a__1[0xaU];
        __Vtemp_h0aa48020__0[0xbU] = __Vtemp_h60eb240a__1[0xbU];
        __Vtemp_h0aa48020__0[0xcU] = __Vtemp_h60eb240a__1[0xcU];
        __Vtemp_h0aa48020__0[0xdU] = __Vtemp_h60eb240a__1[0xdU];
        __Vtemp_h0aa48020__0[0xeU] = __Vtemp_h60eb240a__1[0xeU];
        __Vtemp_h0aa48020__0[0xfU] = __Vtemp_h60eb240a__1[0xfU];
    } else {
        __Vtemp_h0aa48020__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h0aa48020__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h0aa48020__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h0aa48020__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h0aa48020__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h0aa48020__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h0aa48020__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h0aa48020__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h0aa48020__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h0aa48020__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h0aa48020__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h0aa48020__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h0aa48020__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h0aa48020__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h0aa48020__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h0aa48020__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+12371,(__Vtemp_h0aa48020__0),512);
    bufp->fullIData(oldp+12387,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__watchdog_1),32);
    bufp->fullBit(oldp+12388,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__inflight_2));
    bufp->fullCData(oldp+12389,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_3),6);
    bufp->fullCData(oldp+12390,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_3) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12391,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__d_first_counter_3))));
    bufp->fullBit(oldp+12392,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2682));
    bufp->fullCData(oldp+12393,((0x3fU & (~ ((IData)(0x3fU) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))))),6);
    bufp->fullBit(oldp+12394,((0U == (0x3fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address 
                                               & (~ 
                                                  ((IData)(0x3fU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))))))));
    bufp->fullBit(oldp+12395,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))));
    bufp->fullCData(oldp+12396,((3U & (1U | ((IData)(1U) 
                                             << (1U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)))))),2);
    bufp->fullBit(oldp+12397,((1U & (((IData)(1U) << 
                                      (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))) 
                                     >> 1U))));
    bufp->fullBit(oldp+12398,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address 
                                     >> 1U))));
    bufp->fullBit(oldp+12399,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address 
                                        >> 1U)))));
    bufp->fullBit(oldp+12400,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc));
    bufp->fullBit(oldp+12401,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc_1));
    bufp->fullBit(oldp+12402,((1U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address)));
    bufp->fullBit(oldp+12403,((1U & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address))));
    bufp->fullBit(oldp+12404,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_2));
    bufp->fullBit(oldp+12405,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_2))));
    bufp->fullBit(oldp+12406,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_3));
    bufp->fullBit(oldp+12407,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_3))));
    bufp->fullBit(oldp+12408,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_4));
    bufp->fullBit(oldp+12409,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc_1) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_4))));
    bufp->fullBit(oldp+12410,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_5));
    bufp->fullBit(oldp+12411,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_acc_1) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_5))));
    bufp->fullCData(oldp+12412,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask),4);
    bufp->fullCData(oldp+12413,((0xfU & (~ (0xfU & 
                                            (((IData)(0x3fU) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)) 
                                             >> 2U))))),4);
    bufp->fullBit(oldp+12414,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_opcode) 
                                        >> 2U)))));
    bufp->fullCData(oldp+12415,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter),4);
    bufp->fullCData(oldp+12416,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12417,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+12418,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+12419,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__size),3);
    bufp->fullCData(oldp+12420,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__source),4);
    bufp->fullIData(oldp+12421,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__address),32);
    bufp->fullCData(oldp+12422,((0xfU & (~ (0xfU & 
                                            (((IData)(0x3fU) 
                                              << (7U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT___GEN_3))) 
                                             >> 2U))))),4);
    bufp->fullBit(oldp+12423,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_opcode))));
    bufp->fullCData(oldp+12424,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter),4);
    bufp->fullCData(oldp+12425,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12426,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+12427,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+12428,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__param_1),2);
    bufp->fullCData(oldp+12429,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__size_1),3);
    bufp->fullCData(oldp+12430,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__source_1),4);
    bufp->fullCData(oldp+12431,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__sink),5);
    bufp->fullBit(oldp+12432,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__denied));
    bufp->fullSData(oldp+12433,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight),16);
    bufp->fullQData(oldp+12434,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_opcodes),64);
    bufp->fullQData(oldp+12436,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes),64);
    bufp->fullCData(oldp+12438,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter_1),4);
    bufp->fullCData(oldp+12439,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12440,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+12441,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_1),4);
    bufp->fullCData(oldp+12442,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12443,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_1))));
    bufp->fullCData(oldp+12444,((0xfU & (IData)((7ULL 
                                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___a_opcode_lookup_T_1 
                                                    >> 1U))))),4);
    bufp->fullCData(oldp+12445,((0xfU & (IData)((7ULL 
                                                 & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes 
                                                     >> 
                                                     ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source) 
                                                      << 2U)) 
                                                    >> 1U))))),4);
    bufp->fullIData(oldp+12446,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__watchdog),32);
    bufp->fullSData(oldp+12447,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_1),16);
    bufp->fullQData(oldp+12448,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes_1),64);
    bufp->fullCData(oldp+12450,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_2),4);
    bufp->fullCData(oldp+12451,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_2) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12452,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__d_first_counter_2))));
    bufp->fullCData(oldp+12453,((0xfU & (IData)((7ULL 
                                                 & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__inflight_sizes_1 
                                                     >> 
                                                     ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source) 
                                                      << 2U)) 
                                                    >> 1U))))),4);
    bufp->fullIData(oldp+12454,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullBit(oldp+12455,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__full)))));
    bufp->fullBit(oldp+12456,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_enq_valid));
    bufp->fullIData(oldp+12457,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data),32);
    bufp->fullBit(oldp+12458,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__maybe_full));
    bufp->fullIData(oldp+12459,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__ram
                                [0U]),32);
    bufp->fullBit(oldp+12460,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__full)))));
    bufp->fullBit(oldp+12461,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_enq_valid));
    bufp->fullBit(oldp+12462,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__maybe_full));
    bufp->fullIData(oldp+12463,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__ram
                                [0U]),32);
    bufp->fullBit(oldp+12464,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__full)))));
    bufp->fullBit(oldp+12465,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_enq_valid));
    bufp->fullBit(oldp+12466,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__maybe_full));
    bufp->fullIData(oldp+12467,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__ram
                                [0U]),32);
    bufp->fullBit(oldp+12468,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__full)))));
    bufp->fullBit(oldp+12469,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_enq_valid));
    bufp->fullBit(oldp+12470,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__maybe_full));
    bufp->fullIData(oldp+12471,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__ram
                                [0U]),32);
    bufp->fullBit(oldp+12472,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__full)))));
    bufp->fullBit(oldp+12473,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_enq_valid));
    bufp->fullBit(oldp+12474,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__maybe_full));
    bufp->fullIData(oldp+12475,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__ram
                                [0U]),32);
    bufp->fullIData(oldp+12476,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_a),20);
    bufp->fullIData(oldp+12477,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_b),20);
    bufp->fullIData(oldp+12478,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_c),20);
    bufp->fullIData(oldp+12479,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_d),20);
    bufp->fullIData(oldp+12480,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_e),20);
    bufp->fullIData(oldp+12481,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_a),20);
    bufp->fullIData(oldp+12482,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_b),20);
    bufp->fullIData(oldp+12483,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_c),20);
    bufp->fullIData(oldp+12484,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_d),20);
    bufp->fullIData(oldp+12485,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__rx_e),20);
    bufp->fullIData(oldp+12486,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data_REG),32);
    bufp->fullBit(oldp+12487,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send_REG));
    bufp->fullBit(oldp+12488,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_send));
    bufp->fullCData(oldp+12489,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_count),5);
    bufp->fullCData(oldp+12490,((7U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data)),3);
    bufp->fullCData(oldp+12491,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                       >> 3U))),3);
    bufp->fullCData(oldp+12492,((0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                         >> 9U))),4);
    bufp->fullCData(oldp+12493,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                       >> 9U))),3);
    bufp->fullCData(oldp+12494,((0xfU & (((IData)(1U) 
                                          << (7U & 
                                              (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                               >> 9U))) 
                                         >> 3U))),4);
    bufp->fullBit(oldp+12495,((2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                              >> 9U)))));
    bufp->fullCData(oldp+12496,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_beats_beats),5);
    bufp->fullBit(oldp+12497,((1U & (((IData)(1U) << 
                                      (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                             >> 9U))) 
                                     >> 6U))));
    bufp->fullBit(oldp+12498,((5U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                              >> 9U)))));
    bufp->fullCData(oldp+12499,(((2U & (((IData)(1U) 
                                         << (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                   >> 9U))) 
                                        >> 5U)) | (5U 
                                                   >= 
                                                   (0xfU 
                                                    & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                       >> 9U))))),2);
    bufp->fullBit(oldp+12500,(((4U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                             >> 3U))) 
                               | (5U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                               >> 3U))))));
    bufp->fullBit(oldp+12501,((1U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                            >> 3U)))));
    bufp->fullCData(oldp+12502,((0x1fU & ((IData)(2U) 
                                          + (((0x20U 
                                               & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data)
                                               ? 0U
                                               : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_beats_beats)) 
                                             + ((1U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                     >> 3U)))
                                                 ? 
                                                ((2U 
                                                  & (((IData)(1U) 
                                                      << 
                                                      (7U 
                                                       & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                          >> 9U))) 
                                                     >> 5U)) 
                                                 | (5U 
                                                    >= 
                                                    (0xfU 
                                                     & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                        >> 9U))))
                                                 : 0U))))),5);
    bufp->fullCData(oldp+12503,((0x1fU & ((IData)(2U) 
                                          + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT___first_beats_c_T_1)))),5);
    bufp->fullCData(oldp+12504,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT___first_beats_c_T_1) 
                                          + ((4U == 
                                              (7U & 
                                               (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                >> 3U))) 
                                             | (5U 
                                                == 
                                                (7U 
                                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 3U))))))),5);
    bufp->fullBit(oldp+12505,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__first_count))));
    bufp->fullBit(oldp+12506,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__formatValid));
    bufp->fullCData(oldp+12507,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__format_r),3);
    bufp->fullCData(oldp+12508,((0xffU & ((IData)(1U) 
                                          << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT___GEN_7)))),8);
    bufp->fullCData(oldp+12509,((0x1fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                          >> 7U))),5);
    bufp->fullIData(oldp+12510,(((0x14U < (0x1fU & 
                                           (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                            >> 7U)))
                                  ? 0xfffffU : (0xfffffU 
                                                & (((IData)(1U) 
                                                    << 
                                                    (0x1fU 
                                                     & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                        >> 7U))) 
                                                   >> 1U)))),20);
    bufp->fullCData(oldp+12511,((0x1fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                          >> 0xcU))),5);
    bufp->fullIData(oldp+12512,(((0x14U < (0x1fU & 
                                           (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                            >> 0xcU)))
                                  ? 0xfffffU : (0xfffffU 
                                                & (((IData)(1U) 
                                                    << 
                                                    (0x1fU 
                                                     & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                        >> 0xcU))) 
                                                   >> 1U)))),20);
    bufp->fullCData(oldp+12513,((0x1fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                          >> 0x11U))),5);
    bufp->fullIData(oldp+12514,(((0x14U < (0x1fU & 
                                           (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                            >> 0x11U)))
                                  ? 0xfffffU : (0xfffffU 
                                                & (((IData)(1U) 
                                                    << 
                                                    (0x1fU 
                                                     & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                        >> 0x11U))) 
                                                   >> 1U)))),20);
    bufp->fullCData(oldp+12515,((0x1fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                          >> 0x16U))),5);
    bufp->fullIData(oldp+12516,(((0x14U < (0x1fU & 
                                           (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                            >> 0x16U)))
                                  ? 0xfffffU : (0xfffffU 
                                                & (((IData)(1U) 
                                                    << 
                                                    (0x1fU 
                                                     & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                        >> 0x16U))) 
                                                   >> 1U)))),20);
    bufp->fullCData(oldp+12517,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                 >> 0x1bU)),5);
    bufp->fullIData(oldp+12518,(((0x14U < (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                           >> 0x1bU))
                                  ? 0xfffffU : (0xfffffU 
                                                & (((IData)(1U) 
                                                    << 
                                                    (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                     >> 0x1bU)) 
                                                   >> 1U)))),20);
    bufp->fullIData(oldp+12519,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT____VdfgTmp_hdd5175e6__0)
                                  ? ((0x14U < (0x1fU 
                                               & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                  >> 7U)))
                                      ? 0xfffffU : 
                                     (0xfffffU & (((IData)(1U) 
                                                   << 
                                                   (0x1fU 
                                                    & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                       >> 7U))) 
                                                  >> 1U)))
                                  : 0U)),20);
    bufp->fullIData(oldp+12520,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT____VdfgTmp_hdd5175e6__0)
                                  ? ((0x14U < (0x1fU 
                                               & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                  >> 0xcU)))
                                      ? 0xfffffU : 
                                     (0xfffffU & (((IData)(1U) 
                                                   << 
                                                   (0x1fU 
                                                    & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                       >> 0xcU))) 
                                                  >> 1U)))
                                  : 0U)),20);
    bufp->fullIData(oldp+12521,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT____VdfgTmp_hdd5175e6__0)
                                  ? ((0x14U < (0x1fU 
                                               & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                  >> 0x11U)))
                                      ? 0xfffffU : 
                                     (0xfffffU & (((IData)(1U) 
                                                   << 
                                                   (0x1fU 
                                                    & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                       >> 0x11U))) 
                                                  >> 1U)))
                                  : 0U)),20);
    bufp->fullIData(oldp+12522,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT____VdfgTmp_hdd5175e6__0)
                                  ? ((0x14U < (0x1fU 
                                               & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                  >> 0x16U)))
                                      ? 0xfffffU : 
                                     (0xfffffU & (((IData)(1U) 
                                                   << 
                                                   (0x1fU 
                                                    & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                       >> 0x16U))) 
                                                  >> 1U)))
                                  : 0U)),20);
    bufp->fullIData(oldp+12523,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT____VdfgTmp_hdd5175e6__0)
                                  ? ((0x14U < (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                               >> 0x1bU))
                                      ? 0xfffffU : 
                                     (0xfffffU & (((IData)(1U) 
                                                   << 
                                                   (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data 
                                                    >> 0x1bU)) 
                                                  >> 1U)))
                                  : 0U)),20);
    bufp->fullIData(oldp+12524,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z),21);
    bufp->fullIData(oldp+12525,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_1),21);
    bufp->fullIData(oldp+12526,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_2),21);
    bufp->fullIData(oldp+12527,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_3),21);
    bufp->fullIData(oldp+12528,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_4),21);
    bufp->fullIData(oldp+12529,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z)
                                  ? 0xfffffU : (0xfffffU 
                                                & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z))),20);
    bufp->fullIData(oldp+12530,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_1)
                                  ? 0xfffffU : (0xfffffU 
                                                & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_1))),20);
    bufp->fullIData(oldp+12531,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_2)
                                  ? 0xfffffU : (0xfffffU 
                                                & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_2))),20);
    bufp->fullIData(oldp+12532,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_3)
                                  ? 0xfffffU : (0xfffffU 
                                                & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_3))),20);
    bufp->fullIData(oldp+12533,(((0x100000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_4)
                                  ? 0xfffffU : (0xfffffU 
                                                & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__tx_z_4))),20);
    bufp->fullBit(oldp+12534,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_deq_valid));
    bufp->fullIData(oldp+12535,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__empty)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
    bufp->fullIData(oldp+12536,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
    bufp->fullCData(oldp+12537,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__enq_ptr),5);
    bufp->fullCData(oldp+12538,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr),5);
    bufp->fullBit(oldp+12539,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ptr_match));
    bufp->fullBit(oldp+12540,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__maybe_full));
    bufp->fullBit(oldp+12541,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__empty));
    bufp->fullBit(oldp+12542,((0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr))));
    bufp->fullBit(oldp+12543,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__full));
    bufp->fullBit(oldp+12544,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__atLeastTwo));
    bufp->fullBit(oldp+12545,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram_out_valid));
    bufp->fullBit(oldp+12546,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
    bufp->fullCData(oldp+12547,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
    bufp->fullIData(oldp+12548,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
    bufp->fullIData(oldp+12549,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
    bufp->fullIData(oldp+12550,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
    bufp->fullIData(oldp+12551,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
    bufp->fullIData(oldp+12552,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
    bufp->fullIData(oldp+12553,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
    bufp->fullIData(oldp+12554,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
    bufp->fullIData(oldp+12555,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
    bufp->fullIData(oldp+12556,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
    bufp->fullIData(oldp+12557,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
    bufp->fullIData(oldp+12558,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
    bufp->fullIData(oldp+12559,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
    bufp->fullIData(oldp+12560,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
    bufp->fullIData(oldp+12561,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
    bufp->fullIData(oldp+12562,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
    bufp->fullIData(oldp+12563,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
    bufp->fullIData(oldp+12564,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
    bufp->fullIData(oldp+12565,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
    bufp->fullIData(oldp+12566,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
    bufp->fullIData(oldp+12567,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
    bufp->fullIData(oldp+12568,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
    bufp->fullIData(oldp+12569,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
    bufp->fullIData(oldp+12570,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
    bufp->fullIData(oldp+12571,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
    bufp->fullIData(oldp+12572,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
    bufp->fullIData(oldp+12573,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
    bufp->fullIData(oldp+12574,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
    bufp->fullIData(oldp+12575,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
    bufp->fullIData(oldp+12576,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
    bufp->fullIData(oldp+12577,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
    bufp->fullIData(oldp+12578,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
    bufp->fullIData(oldp+12579,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
    bufp->fullIData(oldp+12580,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__ram[0]),32);
    bufp->fullBit(oldp+12581,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q__DOT__maybe_full)))));
    bufp->fullBit(oldp+12582,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_deq_valid));
    bufp->fullIData(oldp+12583,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__empty)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
    bufp->fullIData(oldp+12584,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
    bufp->fullCData(oldp+12585,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__enq_ptr),5);
    bufp->fullCData(oldp+12586,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr),5);
    bufp->fullBit(oldp+12587,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ptr_match));
    bufp->fullBit(oldp+12588,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__maybe_full));
    bufp->fullBit(oldp+12589,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__empty));
    bufp->fullBit(oldp+12590,((0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr))));
    bufp->fullBit(oldp+12591,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__full));
    bufp->fullBit(oldp+12592,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__atLeastTwo));
    bufp->fullBit(oldp+12593,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram_out_valid));
    bufp->fullBit(oldp+12594,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
    bufp->fullCData(oldp+12595,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
    bufp->fullIData(oldp+12596,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
    bufp->fullIData(oldp+12597,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
    bufp->fullIData(oldp+12598,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
    bufp->fullIData(oldp+12599,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
    bufp->fullIData(oldp+12600,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
    bufp->fullIData(oldp+12601,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
    bufp->fullIData(oldp+12602,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
    bufp->fullIData(oldp+12603,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
    bufp->fullIData(oldp+12604,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
    bufp->fullIData(oldp+12605,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
    bufp->fullIData(oldp+12606,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
    bufp->fullIData(oldp+12607,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
    bufp->fullIData(oldp+12608,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
    bufp->fullIData(oldp+12609,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
    bufp->fullIData(oldp+12610,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
    bufp->fullIData(oldp+12611,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
    bufp->fullIData(oldp+12612,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
    bufp->fullIData(oldp+12613,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
    bufp->fullIData(oldp+12614,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
    bufp->fullIData(oldp+12615,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
    bufp->fullIData(oldp+12616,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
    bufp->fullIData(oldp+12617,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
    bufp->fullIData(oldp+12618,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
    bufp->fullIData(oldp+12619,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
    bufp->fullIData(oldp+12620,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
    bufp->fullIData(oldp+12621,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
    bufp->fullIData(oldp+12622,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
    bufp->fullIData(oldp+12623,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
    bufp->fullIData(oldp+12624,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
    bufp->fullIData(oldp+12625,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
    bufp->fullIData(oldp+12626,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
    bufp->fullIData(oldp+12627,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
    bufp->fullIData(oldp+12628,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__ram[0]),32);
    bufp->fullBit(oldp+12629,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q__DOT__maybe_full)))));
    bufp->fullBit(oldp+12630,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_deq_valid));
    bufp->fullIData(oldp+12631,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__empty)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
    bufp->fullIData(oldp+12632,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
    bufp->fullCData(oldp+12633,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__enq_ptr),5);
    bufp->fullCData(oldp+12634,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr),5);
    bufp->fullBit(oldp+12635,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ptr_match));
    bufp->fullBit(oldp+12636,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__maybe_full));
    bufp->fullBit(oldp+12637,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__empty));
    bufp->fullBit(oldp+12638,((0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr))));
    bufp->fullBit(oldp+12639,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__full));
    bufp->fullBit(oldp+12640,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__atLeastTwo));
    bufp->fullBit(oldp+12641,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram_out_valid));
    bufp->fullBit(oldp+12642,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
    bufp->fullCData(oldp+12643,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
    bufp->fullIData(oldp+12644,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
    bufp->fullIData(oldp+12645,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
    bufp->fullIData(oldp+12646,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
    bufp->fullIData(oldp+12647,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
    bufp->fullIData(oldp+12648,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
    bufp->fullIData(oldp+12649,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
    bufp->fullIData(oldp+12650,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
    bufp->fullIData(oldp+12651,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
    bufp->fullIData(oldp+12652,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
    bufp->fullIData(oldp+12653,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
    bufp->fullIData(oldp+12654,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
    bufp->fullIData(oldp+12655,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
    bufp->fullIData(oldp+12656,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
    bufp->fullIData(oldp+12657,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
    bufp->fullIData(oldp+12658,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
    bufp->fullIData(oldp+12659,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
    bufp->fullIData(oldp+12660,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
    bufp->fullIData(oldp+12661,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
    bufp->fullIData(oldp+12662,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
    bufp->fullIData(oldp+12663,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
    bufp->fullIData(oldp+12664,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
    bufp->fullIData(oldp+12665,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
    bufp->fullIData(oldp+12666,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
    bufp->fullIData(oldp+12667,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
    bufp->fullIData(oldp+12668,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
    bufp->fullIData(oldp+12669,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
    bufp->fullIData(oldp+12670,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
    bufp->fullIData(oldp+12671,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
    bufp->fullIData(oldp+12672,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
    bufp->fullIData(oldp+12673,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
    bufp->fullIData(oldp+12674,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
    bufp->fullIData(oldp+12675,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
    bufp->fullIData(oldp+12676,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__ram[0]),32);
    bufp->fullBit(oldp+12677,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q__DOT__maybe_full)))));
    bufp->fullBit(oldp+12678,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_deq_valid));
    bufp->fullIData(oldp+12679,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__empty)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
    bufp->fullIData(oldp+12680,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
    bufp->fullCData(oldp+12681,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__enq_ptr),5);
    bufp->fullCData(oldp+12682,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr),5);
    bufp->fullBit(oldp+12683,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ptr_match));
    bufp->fullBit(oldp+12684,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__maybe_full));
    bufp->fullBit(oldp+12685,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__empty));
    bufp->fullBit(oldp+12686,((0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr))));
    bufp->fullBit(oldp+12687,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__full));
    bufp->fullBit(oldp+12688,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__atLeastTwo));
    bufp->fullBit(oldp+12689,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram_out_valid));
    bufp->fullBit(oldp+12690,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
    bufp->fullCData(oldp+12691,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
    bufp->fullIData(oldp+12692,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
    bufp->fullIData(oldp+12693,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
    bufp->fullIData(oldp+12694,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
    bufp->fullIData(oldp+12695,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
    bufp->fullIData(oldp+12696,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
    bufp->fullIData(oldp+12697,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
    bufp->fullIData(oldp+12698,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
    bufp->fullIData(oldp+12699,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
    bufp->fullIData(oldp+12700,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
    bufp->fullIData(oldp+12701,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
    bufp->fullIData(oldp+12702,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
    bufp->fullIData(oldp+12703,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
    bufp->fullIData(oldp+12704,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
    bufp->fullIData(oldp+12705,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
    bufp->fullIData(oldp+12706,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
    bufp->fullIData(oldp+12707,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
    bufp->fullIData(oldp+12708,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
    bufp->fullIData(oldp+12709,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
    bufp->fullIData(oldp+12710,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
    bufp->fullIData(oldp+12711,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
    bufp->fullIData(oldp+12712,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
    bufp->fullIData(oldp+12713,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
    bufp->fullIData(oldp+12714,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
    bufp->fullIData(oldp+12715,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
    bufp->fullIData(oldp+12716,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
    bufp->fullIData(oldp+12717,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
    bufp->fullIData(oldp+12718,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
    bufp->fullIData(oldp+12719,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
    bufp->fullIData(oldp+12720,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
    bufp->fullIData(oldp+12721,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
    bufp->fullIData(oldp+12722,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
    bufp->fullIData(oldp+12723,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
    bufp->fullIData(oldp+12724,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__ram[0]),32);
    bufp->fullBit(oldp+12725,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q__DOT__maybe_full)))));
    bufp->fullBit(oldp+12726,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_deq_valid));
    bufp->fullIData(oldp+12727,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__empty)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__b2c_data
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                 [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr])),32);
    bufp->fullIData(oldp+12728,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram
                                [vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr]),32);
    bufp->fullCData(oldp+12729,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__enq_ptr),5);
    bufp->fullCData(oldp+12730,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr),5);
    bufp->fullBit(oldp+12731,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ptr_match));
    bufp->fullBit(oldp+12732,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__maybe_full));
    bufp->fullBit(oldp+12733,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__empty));
    bufp->fullBit(oldp+12734,((0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr))));
    bufp->fullBit(oldp+12735,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__full));
    bufp->fullBit(oldp+12736,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__atLeastTwo));
    bufp->fullBit(oldp+12737,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram_out_valid));
    bufp->fullBit(oldp+12738,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_ren));
    bufp->fullCData(oldp+12739,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__reg_R0_addr),5);
    bufp->fullIData(oldp+12740,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[0]),32);
    bufp->fullIData(oldp+12741,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[1]),32);
    bufp->fullIData(oldp+12742,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[2]),32);
    bufp->fullIData(oldp+12743,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[3]),32);
    bufp->fullIData(oldp+12744,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[4]),32);
    bufp->fullIData(oldp+12745,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[5]),32);
    bufp->fullIData(oldp+12746,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[6]),32);
    bufp->fullIData(oldp+12747,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[7]),32);
    bufp->fullIData(oldp+12748,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[8]),32);
    bufp->fullIData(oldp+12749,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[9]),32);
    bufp->fullIData(oldp+12750,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[10]),32);
    bufp->fullIData(oldp+12751,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[11]),32);
    bufp->fullIData(oldp+12752,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[12]),32);
    bufp->fullIData(oldp+12753,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[13]),32);
    bufp->fullIData(oldp+12754,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[14]),32);
    bufp->fullIData(oldp+12755,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[15]),32);
    bufp->fullIData(oldp+12756,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[16]),32);
    bufp->fullIData(oldp+12757,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[17]),32);
    bufp->fullIData(oldp+12758,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[18]),32);
    bufp->fullIData(oldp+12759,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[19]),32);
    bufp->fullIData(oldp+12760,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[20]),32);
    bufp->fullIData(oldp+12761,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[21]),32);
    bufp->fullIData(oldp+12762,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[22]),32);
    bufp->fullIData(oldp+12763,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[23]),32);
    bufp->fullIData(oldp+12764,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[24]),32);
    bufp->fullIData(oldp+12765,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[25]),32);
    bufp->fullIData(oldp+12766,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[26]),32);
    bufp->fullIData(oldp+12767,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[27]),32);
    bufp->fullIData(oldp+12768,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[28]),32);
    bufp->fullIData(oldp+12769,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[29]),32);
    bufp->fullIData(oldp+12770,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[30]),32);
    bufp->fullIData(oldp+12771,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__ram__DOT__ram_ext__DOT__ram[31]),32);
    bufp->fullIData(oldp+12772,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__ram[0]),32);
    bufp->fullBit(oldp+12773,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q__DOT__maybe_full)))));
    bufp->fullCData(oldp+12774,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size),4);
    __Vtemp_hfcaacee9__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address;
    __Vtemp_hfcaacee9__0[1U] = 0U;
    __Vtemp_hfcaacee9__0[2U] = 0U;
    __Vtemp_hfcaacee9__0[3U] = 0U;
    bufp->fullWData(oldp+12775,(__Vtemp_hfcaacee9__0),128);
    bufp->fullBit(oldp+12779,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__in_reset));
    bufp->fullBit(oldp+12780,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass_reg));
    bufp->fullCData(oldp+12781,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__flight),6);
    bufp->fullCData(oldp+12782,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter),4);
    bufp->fullBit(oldp+12783,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter))));
    bufp->fullCData(oldp+12784,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter),4);
    bufp->fullCData(oldp+12785,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12786,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter))));
    bufp->fullCData(oldp+12787,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3),4);
    bufp->fullCData(oldp+12788,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12789,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3))));
    bufp->fullCData(oldp+12790,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__stall_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullCData(oldp+12791,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter),4);
    bufp->fullCData(oldp+12792,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12793,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+12794,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+12795,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__size),3);
    bufp->fullCData(oldp+12796,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source),4);
    bufp->fullIData(oldp+12797,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__address),32);
    bufp->fullCData(oldp+12798,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter),4);
    bufp->fullCData(oldp+12799,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12800,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+12801,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+12802,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__param_1),2);
    bufp->fullCData(oldp+12803,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__size_1),3);
    bufp->fullCData(oldp+12804,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__source_1),4);
    bufp->fullCData(oldp+12805,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__sink),5);
    bufp->fullBit(oldp+12806,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__denied));
    bufp->fullSData(oldp+12807,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight),16);
    bufp->fullQData(oldp+12808,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_opcodes),64);
    bufp->fullQData(oldp+12810,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes),64);
    bufp->fullCData(oldp+12812,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1),4);
    bufp->fullCData(oldp+12813,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12814,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+12815,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_1),4);
    bufp->fullCData(oldp+12816,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12817,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_1))));
    bufp->fullIData(oldp+12818,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__watchdog),32);
    bufp->fullSData(oldp+12819,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_1),16);
    bufp->fullQData(oldp+12820,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes_1),64);
    bufp->fullCData(oldp+12822,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_2),4);
    bufp->fullCData(oldp+12823,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_2) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12824,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__d_first_counter_2))));
    bufp->fullIData(oldp+12825,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullBit(oldp+12826,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__idle));
    bufp->fullSData(oldp+12827,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft),10);
    bufp->fullBit(oldp+12828,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft))));
    bufp->fullSData(oldp+12829,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter),10);
    bufp->fullSData(oldp+12830,((0x3ffU & (~ (0x3ffU 
                                              & (((IData)(0xfffU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)) 
                                                 >> 2U))))),10);
    bufp->fullSData(oldp+12831,(((4U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_opcode))
                                  ? 0U : (0x3ffU & 
                                          (~ (0x3ffU 
                                              & (((IData)(0xfffU) 
                                                  << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)) 
                                                 >> 2U)))))),10);
    bufp->fullBit(oldp+12832,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last));
    bufp->fullBit(oldp+12833,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__state_1));
    bufp->fullSData(oldp+12834,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter),10);
    bufp->fullCData(oldp+12835,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___GEN_32),3);
    bufp->fullBit(oldp+12836,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beats1_opdata));
    bufp->fullSData(oldp+12837,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beats1_opdata)
                                  ? (0x3ffU & (~ (0x3ffU 
                                                  & (((IData)(0xfffU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)) 
                                                     >> 2U))))
                                  : 0U)),10);
    bufp->fullBit(oldp+12838,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter)) 
                               | (0U == ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beats1_opdata)
                                          ? (0x3ffU 
                                             & (~ (0x3ffU 
                                                   & (((IData)(0xfffU) 
                                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)) 
                                                      >> 2U))))
                                          : 0U)))));
    bufp->fullSData(oldp+12839,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter) 
                                           - (IData)(1U)))),10);
    bufp->fullBit(oldp+12840,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__a_last_counter))));
    bufp->fullSData(oldp+12841,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter) 
                                           - (IData)(1U)))),10);
    bufp->fullBit(oldp+12842,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__counter))));
    bufp->fullSData(oldp+12843,((0xfffU & (~ ((IData)(0xfffU) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))))),12);
    bufp->fullBit(oldp+12844,((0U == (0xfffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address 
                                                & (~ 
                                                   ((IData)(0xfffU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))))))));
    bufp->fullBit(oldp+12845,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc));
    bufp->fullBit(oldp+12846,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc_1));
    bufp->fullBit(oldp+12847,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_2))));
    bufp->fullBit(oldp+12848,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_3))));
    bufp->fullBit(oldp+12849,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc_1) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_4))));
    bufp->fullBit(oldp+12850,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask_acc_1) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__mask_eq_5))));
    bufp->fullCData(oldp+12851,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__mask),4);
    bufp->fullSData(oldp+12852,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter),10);
    bufp->fullSData(oldp+12853,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter) 
                                           - (IData)(1U)))),10);
    bufp->fullBit(oldp+12854,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+12855,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+12856,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__size),4);
    bufp->fullCData(oldp+12857,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source),4);
    bufp->fullWData(oldp+12858,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__address),128);
    bufp->fullSData(oldp+12862,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter),10);
    bufp->fullSData(oldp+12863,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter) 
                                           - (IData)(1U)))),10);
    bufp->fullBit(oldp+12864,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+12865,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+12866,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__size_1),4);
    bufp->fullCData(oldp+12867,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__source_1),4);
    bufp->fullBit(oldp+12868,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__denied));
    bufp->fullSData(oldp+12869,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight),16);
    bufp->fullQData(oldp+12870,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_opcodes),64);
    bufp->fullWData(oldp+12872,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes),128);
    bufp->fullSData(oldp+12876,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1),10);
    bufp->fullSData(oldp+12877,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1) 
                                           - (IData)(1U)))),10);
    bufp->fullBit(oldp+12878,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullSData(oldp+12879,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_1),10);
    bufp->fullSData(oldp+12880,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_1) 
                                           - (IData)(1U)))),10);
    bufp->fullBit(oldp+12881,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_1))));
    bufp->fullIData(oldp+12882,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__watchdog),32);
    bufp->fullSData(oldp+12883,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_1),16);
    bufp->fullWData(oldp+12884,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes_1),128);
    bufp->fullSData(oldp+12888,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_2),10);
    bufp->fullSData(oldp+12889,((0x3ffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_2) 
                                           - (IData)(1U)))),10);
    bufp->fullBit(oldp+12890,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__d_first_counter_2))));
    bufp->fullIData(oldp+12891,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullBit(oldp+12892,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last));
    bufp->fullBit(oldp+12893,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_o_last));
    bufp->fullBit(oldp+12894,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_ready));
    bufp->fullCData(oldp+12895,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_opcode),3);
    bufp->fullCData(oldp+12896,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param
                                 [0U] : 0U)),3);
    bufp->fullCData(oldp+12897,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size),3);
    bufp->fullCData(oldp+12898,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source),4);
    bufp->fullIData(oldp+12899,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address
                                 [0U] : vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address)),32);
    bufp->fullCData(oldp+12900,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask),4);
    bufp->fullIData(oldp+12901,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data),32);
    bufp->fullBit(oldp+12902,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_o_ready));
    bufp->fullIData(oldp+12903,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_opcode))
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__wide[0U]
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data)),32);
    bufp->fullCData(oldp+12904,((0xfU & (~ (0xfU & 
                                            (((IData)(0x3fU) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size)) 
                                             >> 2U))))),4);
    bufp->fullBit(oldp+12905,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_opcode) 
                                        >> 2U)))));
    bufp->fullCData(oldp+12906,(((4U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_opcode))
                                  ? 0U : (0xfU & (~ 
                                                  (0xfU 
                                                   & (((IData)(0x3fU) 
                                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size)) 
                                                      >> 2U)))))),4);
    bufp->fullCData(oldp+12907,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter),4);
    bufp->fullCData(oldp+12908,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+12909,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_last_counter))));
    bufp->fullBit(oldp+12910,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_opcode))));
    bufp->fullCData(oldp+12911,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__state),2);
    bufp->fullSData(oldp+12912,(((0xfU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                  ? 7U : ((0xeU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                           ? 6U : (
                                                   (0xdU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                    ? 5U
                                                    : 
                                                   ((0xcU 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                     ? 4U
                                                     : 
                                                    ((0xbU 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                      ? 3U
                                                      : 
                                                     ((0xaU 
                                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                       ? 2U
                                                       : 
                                                      ((9U 
                                                        == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                        ? 1U
                                                        : 
                                                       ((8U 
                                                         == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                         ? 0U
                                                         : 
                                                        ((7U 
                                                          == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                          ? 7U
                                                          : 
                                                         ((6U 
                                                           == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                           ? 6U
                                                           : 
                                                          ((5U 
                                                            == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                            ? 5U
                                                            : 
                                                           ((4U 
                                                             == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                             ? 4U
                                                             : 
                                                            ((3U 
                                                              == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                              ? 3U
                                                              : 
                                                             ((2U 
                                                               == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                               ? 2U
                                                               : 
                                                              ((1U 
                                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                                ? 1U
                                                                : 0U)))))))))))))))),16);
    bufp->fullCData(oldp+12913,(((0xfU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                  ? 2U : ((0xeU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                           ? 2U : (
                                                   (0xdU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                    ? 2U
                                                    : 
                                                   ((0xcU 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                     ? 2U
                                                     : 
                                                    ((0xbU 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                      ? 2U
                                                      : 
                                                     ((0xaU 
                                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                       ? 2U
                                                       : 
                                                      ((9U 
                                                        == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                        ? 2U
                                                        : 
                                                       ((8U 
                                                         == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_source))
                                                         ? 2U
                                                         : 1U))))))))),3);
    bufp->fullCData(oldp+12914,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size),4);
    bufp->fullIData(oldp+12915,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__header),32);
    bufp->fullBit(oldp+12916,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__isLastState));
    bufp->fullCData(oldp+12917,((0xfU & (((IData)(1U) 
                                          << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size)) 
                                         >> 3U))),4);
    bufp->fullBit(oldp+12918,((2U >= (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size))));
    bufp->fullBit(oldp+12919,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size)) 
                                     >> 6U))));
    bufp->fullBit(oldp+12920,((5U >= (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_size))));
    bufp->fullCData(oldp+12921,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__state),4);
    bufp->fullIData(oldp+12922,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__shift),32);
    bufp->fullBit(oldp+12923,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__state) 
                                     >> 3U))));
    bufp->fullBit(oldp+12924,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__last));
    bufp->fullCData(oldp+12925,((0xffU & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data)),8);
    bufp->fullCData(oldp+12926,((0xffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                          >> 8U))),8);
    bufp->fullCData(oldp+12927,((0xffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                          >> 0x10U))),8);
    bufp->fullCData(oldp+12928,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                 >> 0x18U)),8);
    bufp->fullBit(oldp+12929,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask))));
    bufp->fullBit(oldp+12930,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask) 
                                     >> 1U))));
    bufp->fullBit(oldp+12931,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask) 
                                     >> 2U))));
    bufp->fullBit(oldp+12932,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask) 
                                     >> 3U))));
    bufp->fullQData(oldp+12933,((((QData)((IData)((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                                   >> 0x18U))) 
                                  << 0x1cU) | (QData)((IData)(
                                                              ((0x8000000U 
                                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask) 
                                                                   << 0x18U)) 
                                                               | ((0x7f80000U 
                                                                   & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                                                      << 3U)) 
                                                                  | ((0x40000U 
                                                                      & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask) 
                                                                         << 0x10U)) 
                                                                     | ((0x3fc00U 
                                                                         & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                                                            << 2U)) 
                                                                        | ((0x200U 
                                                                            & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask) 
                                                                               << 8U)) 
                                                                           | ((0x1feU 
                                                                               & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_data 
                                                                                << 1U)) 
                                                                              | (1U 
                                                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_bits_mask)))))))))))),36);
    bufp->fullWData(oldp+12935,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject__DOT__wide),99);
    bufp->fullCData(oldp+12939,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode[0]),3);
    bufp->fullCData(oldp+12940,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_opcode
                                [0U]),3);
    bufp->fullCData(oldp+12941,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param[0]),3);
    bufp->fullCData(oldp+12942,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_param
                                [0U]),3);
    bufp->fullCData(oldp+12943,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_size[0]),3);
    bufp->fullCData(oldp+12944,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_size
                                [0U]),3);
    bufp->fullCData(oldp+12945,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_source[0]),4);
    bufp->fullCData(oldp+12946,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_source
                                [0U]),4);
    bufp->fullIData(oldp+12947,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address[0]),32);
    bufp->fullIData(oldp+12948,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_address
                                [0U]),32);
    bufp->fullCData(oldp+12949,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_mask[0]),4);
    bufp->fullCData(oldp+12950,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_mask
                                [0U]),4);
    bufp->fullIData(oldp+12951,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_data[0]),32);
    bufp->fullIData(oldp+12952,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__ram_data
                                [0U]),32);
    bufp->fullBit(oldp+12953,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full));
    bufp->fullCData(oldp+12954,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkB__DOT__state),2);
    bufp->fullCData(oldp+12955,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkC__DOT__state),2);
    bufp->fullBit(oldp+12956,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_ready));
    bufp->fullCData(oldp+12957,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode),3);
    bufp->fullCData(oldp+12958,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param
                                 [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_param))),2);
    bufp->fullCData(oldp+12959,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size),4);
    bufp->fullBit(oldp+12960,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full) 
                               & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink
                               [0U])));
    bufp->fullBit(oldp+12961,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied
                               [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_denied))));
    bufp->fullIData(oldp+12962,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data
                                 [0U] : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data_MPORT_data)),32);
    bufp->fullCData(oldp+12963,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__state),2);
    bufp->fullCData(oldp+12964,((0x3fU & (~ (0x3fU 
                                             & (((IData)(0xffU) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size)) 
                                                >> 2U))))),6);
    bufp->fullBit(oldp+12965,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))));
    bufp->fullCData(oldp+12966,(((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))
                                  ? (0x3fU & (~ (0x3fU 
                                                 & (((IData)(0xffU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size)) 
                                                    >> 2U))))
                                  : 0U)),6);
    bufp->fullCData(oldp+12967,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last_counter),6);
    bufp->fullCData(oldp+12968,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last_counter) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+12969,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last_counter))));
    bufp->fullBit(oldp+12970,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_last));
    bufp->fullBit(oldp+12971,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_grant));
    bufp->fullBit(oldp+12972,((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode))));
    bufp->fullCData(oldp+12973,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                       >> 3U))),3);
    bufp->fullBit(oldp+12974,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__isLastState));
    bufp->fullCData(oldp+12975,((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size))),3);
    bufp->fullCData(oldp+12976,((0xfU & (((IData)(1U) 
                                          << (7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size))) 
                                         >> 3U))),4);
    bufp->fullBit(oldp+12977,((2U >= (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_size))));
    bufp->fullCData(oldp+12978,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode[0]),3);
    bufp->fullCData(oldp+12979,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode
                                [0U]),3);
    bufp->fullBit(oldp+12980,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_opcode_MPORT_en));
    bufp->fullCData(oldp+12981,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param[0]),2);
    bufp->fullCData(oldp+12982,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_param
                                [0U]),2);
    bufp->fullCData(oldp+12983,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_size[0]),4);
    bufp->fullCData(oldp+12984,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_size
                                [0U]),4);
    bufp->fullCData(oldp+12985,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_source[0]),6);
    bufp->fullCData(oldp+12986,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_source
                                [0U]),6);
    bufp->fullBit(oldp+12987,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink[0]));
    bufp->fullBit(oldp+12988,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_sink
                              [0U]));
    bufp->fullBit(oldp+12989,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied[0]));
    bufp->fullBit(oldp+12990,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_denied
                              [0U]));
    bufp->fullIData(oldp+12991,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data[0]),32);
    bufp->fullIData(oldp+12992,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__ram_data
                                [0U]),32);
    bufp->fullBit(oldp+12993,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full));
    bufp->fullBit(oldp+12994,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT__maybe_full) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d__DOT___do_deq_T))));
    bufp->fullBit(oldp+12995,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free))));
    bufp->fullSData(oldp+12996,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data),16);
    bufp->fullCData(oldp+12997,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_addr),3);
    bufp->fullBit(oldp+12998,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                               & ((IData)(1U) << (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))))));
    bufp->fullCData(oldp+12999,((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))),3);
    bufp->fullBit(oldp+13000,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free))));
    bufp->fullCData(oldp+13001,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_addr),3);
    bufp->fullBit(oldp+13002,((0x7fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                        & (((IData)(1U) 
                                            << (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                   >> 3U))) 
                                           >> 1U)))));
    bufp->fullBit(oldp+13003,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free))));
    bufp->fullCData(oldp+13004,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_addr),3);
    bufp->fullBit(oldp+13005,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                        & (((IData)(1U) 
                                            << (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                   >> 3U))) 
                                           >> 2U)))));
    bufp->fullBit(oldp+13006,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free))));
    bufp->fullCData(oldp+13007,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_addr),3);
    bufp->fullBit(oldp+13008,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                        & (((IData)(1U) 
                                            << (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                   >> 3U))) 
                                           >> 3U)))));
    bufp->fullBit(oldp+13009,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free))));
    bufp->fullCData(oldp+13010,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_addr),3);
    bufp->fullBit(oldp+13011,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                       & (((IData)(1U) 
                                           << (7U & 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                >> 3U))) 
                                          >> 4U)))));
    bufp->fullBit(oldp+13012,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free))));
    bufp->fullCData(oldp+13013,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr),3);
    bufp->fullBit(oldp+13014,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                     & (((IData)(1U) 
                                         << (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                   >> 3U))) 
                                        >> 5U)))));
    bufp->fullBit(oldp+13015,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free))));
    bufp->fullCData(oldp+13016,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr),3);
    bufp->fullBit(oldp+13017,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                     & (((IData)(1U) 
                                         << (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                   >> 3U))) 
                                        >> 6U)))));
    bufp->fullBit(oldp+13018,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free))));
    bufp->fullCData(oldp+13019,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr),3);
    bufp->fullBit(oldp+13020,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                               & (((IData)(1U) << (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                      >> 3U))) 
                                  >> 7U))));
    bufp->fullBit(oldp+13021,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_last));
    bufp->fullCData(oldp+13022,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_hi_hi) 
                                  << 3U) | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_hi_lo) 
                                             << 2U) 
                                            | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_lo)))),4);
    bufp->fullCData(oldp+13023,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state),2);
    bufp->fullCData(oldp+13024,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 3U))),3);
    bufp->fullCData(oldp+13025,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 6U))),3);
    bufp->fullCData(oldp+13026,((0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 9U))),4);
    bufp->fullCData(oldp+13027,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 0xdU))),3);
    bufp->fullSData(oldp+13028,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                 >> 0x10U)),16);
    bufp->fullBit(oldp+13029,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state))));
    bufp->fullCData(oldp+13030,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_1),3);
    bufp->fullCData(oldp+13031,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_2),3);
    bufp->fullCData(oldp+13032,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_3),4);
    bufp->fullCData(oldp+13033,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_4),3);
    bufp->fullSData(oldp+13034,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__r_5),16);
    bufp->fullBit(oldp+13035,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state))));
    bufp->fullIData(oldp+13036,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address0_r),32);
    bufp->fullBit(oldp+13037,((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__state))));
    bufp->fullIData(oldp+13038,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address1_r),32);
    bufp->fullCData(oldp+13039,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_count),5);
    bufp->fullCData(oldp+13040,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 9U))),3);
    bufp->fullCData(oldp+13041,((0xfU & (((IData)(1U) 
                                          << (7U & 
                                              (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 9U))) 
                                         >> 3U))),4);
    bufp->fullBit(oldp+13042,((2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                              >> 9U)))));
    bufp->fullCData(oldp+13043,(((0x1eU & (((IData)(1U) 
                                            << (7U 
                                                & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))) 
                                           >> 2U)) 
                                 | (2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))))),5);
    bufp->fullBit(oldp+13044,((1U & (((IData)(1U) << 
                                      (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                             >> 9U))) 
                                     >> 6U))));
    bufp->fullBit(oldp+13045,((5U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                              >> 9U)))));
    bufp->fullCData(oldp+13046,(((2U & (((IData)(1U) 
                                         << (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))) 
                                        >> 5U)) | (5U 
                                                   >= 
                                                   (0xfU 
                                                    & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                       >> 9U))))),2);
    bufp->fullBit(oldp+13047,((1U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                            >> 3U)))));
    bufp->fullCData(oldp+13048,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_beats_a),5);
    bufp->fullBit(oldp+13049,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_last_count))));
    bufp->fullBit(oldp+13050,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__a_first));
    bufp->fullQData(oldp+13051,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address),64);
    bufp->fullBit(oldp+13053,(((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_opcode)) 
                               | (7U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_opcode)))));
    bufp->fullBit(oldp+13054,(((0ULL == (0xffffffff80000000ULL 
                                         & (0x80000000ULL 
                                            ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address))) 
                               | ((0ULL == (0xffffffffc0000000ULL 
                                            & (0x40000000ULL 
                                               ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address))) 
                                  | (0ULL == (0xfffffffffffff000ULL 
                                              & (0x1000ULL 
                                                 ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address)))))));
    bufp->fullBit(oldp+13055,((0ULL == (0xc0000000ULL 
                                        & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_address))));
    bufp->fullBit(oldp+13056,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_legal));
    bufp->fullCData(oldp+13057,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__source_r),3);
    bufp->fullCData(oldp+13058,((0xffU & ((IData)(1U) 
                                          << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)))),8);
    bufp->fullQData(oldp+13059,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__q_legal)
                                  ? (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_7)) 
                                      << 0x14U) | (QData)((IData)(
                                                                  (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6 
                                                                   >> 0xcU))))
                                  : 1ULL)),52);
    bufp->fullSData(oldp+13061,((0xfffU & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_6)),12);
    bufp->fullCData(oldp+13062,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_bits_mask_lo),2);
    bufp->fullCData(oldp+13063,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_hi_hi) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__mask_hi_lo))),2);
    bufp->fullBit(oldp+13064,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__stall));
    bufp->fullBit(oldp+13065,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__xmit));
    bufp->fullCData(oldp+13066,((0xffU & ((IData)(1U) 
                                          << (7U & 
                                              ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                               >> 3U))))),8);
    bufp->fullSData(oldp+13067,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[0]),16);
    bufp->fullSData(oldp+13068,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[1]),16);
    bufp->fullSData(oldp+13069,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[2]),16);
    bufp->fullSData(oldp+13070,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[3]),16);
    bufp->fullSData(oldp+13071,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[4]),16);
    bufp->fullSData(oldp+13072,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[5]),16);
    bufp->fullSData(oldp+13073,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[6]),16);
    bufp->fullSData(oldp+13074,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data[7]),16);
    bufp->fullSData(oldp+13075,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data
                                [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
    bufp->fullCData(oldp+13076,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free),8);
    bufp->fullSData(oldp+13077,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel),9);
    bufp->fullCData(oldp+13078,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13079,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel))),4);
    bufp->fullBit(oldp+13080,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13081,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13082,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T))),2);
    bufp->fullBit(oldp+13083,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13084,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T))))));
    bufp->fullCData(oldp+13085,((((IData)((0U != (3U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T) 
                                                     >> 2U)))) 
                                  << 1U) | (IData)(
                                                   (0U 
                                                    != 
                                                    (0xaU 
                                                     & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT___io_key_T)))))),2);
    bufp->fullCData(oldp+13086,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                  & ((IData)(1U) << 
                                     (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                            >> 3U))))
                                  ? (0xffU & ((IData)(1U) 
                                              << (7U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                  : 0U)),8);
    bufp->fullSData(oldp+13087,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[0]),16);
    bufp->fullSData(oldp+13088,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[1]),16);
    bufp->fullSData(oldp+13089,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[2]),16);
    bufp->fullSData(oldp+13090,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[3]),16);
    bufp->fullSData(oldp+13091,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[4]),16);
    bufp->fullSData(oldp+13092,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[5]),16);
    bufp->fullSData(oldp+13093,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[6]),16);
    bufp->fullSData(oldp+13094,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data[7]),16);
    bufp->fullSData(oldp+13095,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data
                                [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
    bufp->fullCData(oldp+13096,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free),8);
    bufp->fullSData(oldp+13097,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel),9);
    bufp->fullCData(oldp+13098,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13099,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel))),4);
    bufp->fullBit(oldp+13100,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13101,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13102,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T))),2);
    bufp->fullBit(oldp+13103,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13104,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T))))));
    bufp->fullCData(oldp+13105,((((IData)((0U != (3U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T) 
                                                     >> 2U)))) 
                                  << 1U) | (IData)(
                                                   (0U 
                                                    != 
                                                    (0xaU 
                                                     & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT___io_key_T)))))),2);
    bufp->fullCData(oldp+13106,(((0x7fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                           & (((IData)(1U) 
                                               << (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                      >> 3U))) 
                                              >> 1U)))
                                  ? (0xffU & ((IData)(1U) 
                                              << (7U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                  : 0U)),8);
    bufp->fullSData(oldp+13107,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[0]),16);
    bufp->fullSData(oldp+13108,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[1]),16);
    bufp->fullSData(oldp+13109,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[2]),16);
    bufp->fullSData(oldp+13110,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[3]),16);
    bufp->fullSData(oldp+13111,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[4]),16);
    bufp->fullSData(oldp+13112,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[5]),16);
    bufp->fullSData(oldp+13113,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[6]),16);
    bufp->fullSData(oldp+13114,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data[7]),16);
    bufp->fullSData(oldp+13115,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data
                                [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
    bufp->fullCData(oldp+13116,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free),8);
    bufp->fullSData(oldp+13117,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel),9);
    bufp->fullCData(oldp+13118,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13119,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel))),4);
    bufp->fullBit(oldp+13120,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13121,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13122,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T))),2);
    bufp->fullBit(oldp+13123,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13124,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T))))));
    bufp->fullCData(oldp+13125,((((IData)((0U != (3U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T) 
                                                     >> 2U)))) 
                                  << 1U) | (IData)(
                                                   (0U 
                                                    != 
                                                    (0xaU 
                                                     & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT___io_key_T)))))),2);
    bufp->fullCData(oldp+13126,(((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                           & (((IData)(1U) 
                                               << (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                      >> 3U))) 
                                              >> 2U)))
                                  ? (0xffU & ((IData)(1U) 
                                              << (7U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                  : 0U)),8);
    bufp->fullSData(oldp+13127,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[0]),16);
    bufp->fullSData(oldp+13128,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[1]),16);
    bufp->fullSData(oldp+13129,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[2]),16);
    bufp->fullSData(oldp+13130,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[3]),16);
    bufp->fullSData(oldp+13131,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[4]),16);
    bufp->fullSData(oldp+13132,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[5]),16);
    bufp->fullSData(oldp+13133,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[6]),16);
    bufp->fullSData(oldp+13134,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data[7]),16);
    bufp->fullSData(oldp+13135,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data
                                [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
    bufp->fullCData(oldp+13136,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free),8);
    bufp->fullSData(oldp+13137,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel),9);
    bufp->fullCData(oldp+13138,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13139,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel))),4);
    bufp->fullBit(oldp+13140,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13141,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13142,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T))),2);
    bufp->fullBit(oldp+13143,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13144,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T))))));
    bufp->fullCData(oldp+13145,((((IData)((0U != (3U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T) 
                                                     >> 2U)))) 
                                  << 1U) | (IData)(
                                                   (0U 
                                                    != 
                                                    (0xaU 
                                                     & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT___io_key_T)))))),2);
    bufp->fullCData(oldp+13146,(((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                           & (((IData)(1U) 
                                               << (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                      >> 3U))) 
                                              >> 3U)))
                                  ? (0xffU & ((IData)(1U) 
                                              << (7U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                  : 0U)),8);
    bufp->fullSData(oldp+13147,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[0]),16);
    bufp->fullSData(oldp+13148,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[1]),16);
    bufp->fullSData(oldp+13149,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[2]),16);
    bufp->fullSData(oldp+13150,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[3]),16);
    bufp->fullSData(oldp+13151,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[4]),16);
    bufp->fullSData(oldp+13152,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[5]),16);
    bufp->fullSData(oldp+13153,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[6]),16);
    bufp->fullSData(oldp+13154,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data[7]),16);
    bufp->fullSData(oldp+13155,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data
                                [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
    bufp->fullCData(oldp+13156,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free),8);
    bufp->fullSData(oldp+13157,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel),9);
    bufp->fullCData(oldp+13158,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13159,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel))),4);
    bufp->fullBit(oldp+13160,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13161,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13162,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T))),2);
    bufp->fullBit(oldp+13163,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13164,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T))))));
    bufp->fullCData(oldp+13165,((((IData)((0U != (3U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T) 
                                                     >> 2U)))) 
                                  << 1U) | (IData)(
                                                   (0U 
                                                    != 
                                                    (0xaU 
                                                     & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT___io_key_T)))))),2);
    bufp->fullCData(oldp+13166,(((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                          & (((IData)(1U) 
                                              << (7U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                     >> 3U))) 
                                             >> 4U)))
                                  ? (0xffU & ((IData)(1U) 
                                              << (7U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                  : 0U)),8);
    bufp->fullSData(oldp+13167,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[0]),16);
    bufp->fullSData(oldp+13168,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[1]),16);
    bufp->fullSData(oldp+13169,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[2]),16);
    bufp->fullSData(oldp+13170,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[3]),16);
    bufp->fullSData(oldp+13171,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[4]),16);
    bufp->fullSData(oldp+13172,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[5]),16);
    bufp->fullSData(oldp+13173,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[6]),16);
    bufp->fullSData(oldp+13174,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data[7]),16);
    bufp->fullSData(oldp+13175,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
    bufp->fullCData(oldp+13176,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free),8);
    bufp->fullSData(oldp+13177,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel),9);
    bufp->fullCData(oldp+13178,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13179,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel))),4);
    bufp->fullBit(oldp+13180,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13181,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13182,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T))),2);
    bufp->fullBit(oldp+13183,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13184,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T))))));
    bufp->fullCData(oldp+13185,((((IData)((0U != (3U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T) 
                                                     >> 2U)))) 
                                  << 1U) | (IData)(
                                                   (0U 
                                                    != 
                                                    (0xaU 
                                                     & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT___io_key_T)))))),2);
    bufp->fullCData(oldp+13186,(((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                        & (((IData)(1U) 
                                            << (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                   >> 3U))) 
                                           >> 5U)))
                                  ? (0xffU & ((IData)(1U) 
                                              << (7U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                  : 0U)),8);
    bufp->fullSData(oldp+13187,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[0]),16);
    bufp->fullSData(oldp+13188,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[1]),16);
    bufp->fullSData(oldp+13189,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[2]),16);
    bufp->fullSData(oldp+13190,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[3]),16);
    bufp->fullSData(oldp+13191,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[4]),16);
    bufp->fullSData(oldp+13192,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[5]),16);
    bufp->fullSData(oldp+13193,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[6]),16);
    bufp->fullSData(oldp+13194,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data[7]),16);
    bufp->fullSData(oldp+13195,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
    bufp->fullCData(oldp+13196,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free),8);
    bufp->fullSData(oldp+13197,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel),9);
    bufp->fullCData(oldp+13198,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13199,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel))),4);
    bufp->fullBit(oldp+13200,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13201,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13202,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T))),2);
    bufp->fullBit(oldp+13203,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13204,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T))))));
    bufp->fullCData(oldp+13205,((((IData)((0U != (3U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T) 
                                                     >> 2U)))) 
                                  << 1U) | (IData)(
                                                   (0U 
                                                    != 
                                                    (0xaU 
                                                     & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT___io_key_T)))))),2);
    bufp->fullCData(oldp+13206,(((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                        & (((IData)(1U) 
                                            << (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                   >> 3U))) 
                                           >> 6U)))
                                  ? (0xffU & ((IData)(1U) 
                                              << (7U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                  : 0U)),8);
    bufp->fullSData(oldp+13207,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[0]),16);
    bufp->fullSData(oldp+13208,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[1]),16);
    bufp->fullSData(oldp+13209,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[2]),16);
    bufp->fullSData(oldp+13210,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[3]),16);
    bufp->fullSData(oldp+13211,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[4]),16);
    bufp->fullSData(oldp+13212,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[5]),16);
    bufp->fullSData(oldp+13213,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[6]),16);
    bufp->fullSData(oldp+13214,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data[7]),16);
    bufp->fullSData(oldp+13215,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
    bufp->fullCData(oldp+13216,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free),8);
    bufp->fullSData(oldp+13217,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel),9);
    bufp->fullCData(oldp+13218,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13219,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel))),4);
    bufp->fullBit(oldp+13220,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13221,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13222,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T))),2);
    bufp->fullBit(oldp+13223,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13224,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T))))));
    bufp->fullCData(oldp+13225,((((IData)((0U != (3U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T) 
                                                     >> 2U)))) 
                                  << 1U) | (IData)(
                                                   (0U 
                                                    != 
                                                    (0xaU 
                                                     & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT___io_key_T)))))),2);
    bufp->fullCData(oldp+13226,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD_io_a_tlSource_valid) 
                                  & (((IData)(1U) << 
                                      (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                             >> 3U))) 
                                     >> 7U)) ? (0xffU 
                                                & ((IData)(1U) 
                                                   << 
                                                   (7U 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                  : 0U)),8);
    bufp->fullCData(oldp+13227,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__state),4);
    bufp->fullIData(oldp+13228,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__shift),32);
    bufp->fullBit(oldp+13229,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_opcode))));
    bufp->fullBit(oldp+13230,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__state))));
    bufp->fullWData(oldp+13231,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract__DOT__wide),95);
    bufp->fullBit(oldp+13234,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_last));
    bufp->fullBit(oldp+13235,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_ready));
    bufp->fullCData(oldp+13236,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_bits_opcode),3);
    bufp->fullCData(oldp+13237,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__state),2);
    bufp->fullCData(oldp+13238,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 3U))),3);
    bufp->fullCData(oldp+13239,((0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 9U))),4);
    bufp->fullBit(oldp+13240,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__state))));
    bufp->fullCData(oldp+13241,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__r_1),3);
    bufp->fullCData(oldp+13242,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_count),5);
    bufp->fullCData(oldp+13243,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 9U))),3);
    bufp->fullCData(oldp+13244,((0xfU & (((IData)(1U) 
                                          << (7U & 
                                              (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 9U))) 
                                         >> 3U))),4);
    bufp->fullBit(oldp+13245,((2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                              >> 9U)))));
    bufp->fullCData(oldp+13246,(((0x1eU & (((IData)(1U) 
                                            << (7U 
                                                & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))) 
                                           >> 2U)) 
                                 | (2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))))),5);
    bufp->fullBit(oldp+13247,((1U & (((IData)(1U) << 
                                      (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                             >> 9U))) 
                                     >> 6U))));
    bufp->fullBit(oldp+13248,((5U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                              >> 9U)))));
    bufp->fullCData(oldp+13249,(((2U & (((IData)(1U) 
                                         << (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))) 
                                        >> 5U)) | (5U 
                                                   >= 
                                                   (0xfU 
                                                    & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                       >> 9U))))),2);
    bufp->fullBit(oldp+13250,((1U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                            >> 3U)))));
    bufp->fullCData(oldp+13251,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_beats_a),5);
    bufp->fullBit(oldp+13252,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__q_last_count))));
    bufp->fullBit(oldp+13253,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_bits_opcode) 
                                        >> 2U)))));
    bufp->fullBit(oldp+13254,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__xmit));
    bufp->fullCData(oldp+13255,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract__DOT__state),4);
    bufp->fullBit(oldp+13256,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract_io_i_bits_opcode))));
    bufp->fullBit(oldp+13257,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__extract__DOT__state))));
    bufp->fullBit(oldp+13258,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free))));
    bufp->fullSData(oldp+13259,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_data),16);
    bufp->fullCData(oldp+13260,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr),3);
    bufp->fullCData(oldp+13261,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state),2);
    bufp->fullCData(oldp+13262,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 3U))),3);
    bufp->fullCData(oldp+13263,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 6U))),3);
    bufp->fullCData(oldp+13264,((0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 9U))),4);
    bufp->fullSData(oldp+13265,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                 >> 0x10U)),16);
    bufp->fullBit(oldp+13266,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state))));
    bufp->fullCData(oldp+13267,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_1),3);
    bufp->fullCData(oldp+13268,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_2),3);
    bufp->fullCData(oldp+13269,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_3),4);
    bufp->fullSData(oldp+13270,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__r_5),16);
    bufp->fullBit(oldp+13271,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state))));
    bufp->fullIData(oldp+13272,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address0_r),32);
    bufp->fullBit(oldp+13273,((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__state))));
    bufp->fullIData(oldp+13274,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address1_r),32);
    bufp->fullCData(oldp+13275,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_last_count),5);
    bufp->fullCData(oldp+13276,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 9U))),3);
    bufp->fullCData(oldp+13277,((0xfU & (((IData)(1U) 
                                          << (7U & 
                                              (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 9U))) 
                                         >> 3U))),4);
    bufp->fullBit(oldp+13278,((2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                              >> 9U)))));
    bufp->fullCData(oldp+13279,(((0x1eU & (((IData)(1U) 
                                            << (7U 
                                                & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))) 
                                           >> 2U)) 
                                 | (2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))))),5);
    bufp->fullCData(oldp+13280,((0x1fU & ((IData)(2U) 
                                          + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___q_last_beats_c_T_1)))),5);
    bufp->fullBit(oldp+13281,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_last_count))));
    bufp->fullBit(oldp+13282,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_last));
    bufp->fullBit(oldp+13283,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__c_first));
    bufp->fullQData(oldp+13284,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address),64);
    bufp->fullBit(oldp+13286,(((0ULL == (0xffffffff80000000ULL 
                                         & (0x80000000ULL 
                                            ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address))) 
                               | ((0ULL == (0xffffffffc0000000ULL 
                                            & (0x40000000ULL 
                                               ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address))) 
                                  | (0ULL == (0xfffffffffffff000ULL 
                                              & (0x1000ULL 
                                                 ^ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address)))))));
    bufp->fullBit(oldp+13287,((0ULL == (0xc0000000ULL 
                                        & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_address))));
    bufp->fullBit(oldp+13288,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_legal));
    bufp->fullBit(oldp+13289,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_release));
    bufp->fullBit(oldp+13290,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_release)) 
                                     | (0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free))))));
    bufp->fullCData(oldp+13291,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__source_r),3);
    bufp->fullQData(oldp+13292,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_legal)
                                  ? (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___GEN_7)) 
                                      << 0x14U) | (QData)((IData)(
                                                                  (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___GEN_6 
                                                                   >> 0xcU))))
                                  : 1ULL)),52);
    bufp->fullSData(oldp+13294,((0xfffU & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___GEN_6)),12);
    bufp->fullBit(oldp+13295,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__stall));
    bufp->fullBit(oldp+13296,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__xmit));
    bufp->fullSData(oldp+13297,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[0]),16);
    bufp->fullSData(oldp+13298,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[1]),16);
    bufp->fullSData(oldp+13299,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[2]),16);
    bufp->fullSData(oldp+13300,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[3]),16);
    bufp->fullSData(oldp+13301,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[4]),16);
    bufp->fullSData(oldp+13302,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[5]),16);
    bufp->fullSData(oldp+13303,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[6]),16);
    bufp->fullSData(oldp+13304,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data[7]),16);
    bufp->fullSData(oldp+13305,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data
                                [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))]),16);
    bufp->fullCData(oldp+13306,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free),8);
    bufp->fullSData(oldp+13307,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel),9);
    bufp->fullCData(oldp+13308,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13309,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel))),4);
    bufp->fullBit(oldp+13310,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13311,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13312,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T))),2);
    bufp->fullBit(oldp+13313,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13314,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T))))));
    bufp->fullCData(oldp+13315,((((IData)((0U != (3U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T) 
                                                     >> 2U)))) 
                                  << 1U) | (IData)(
                                                   (0U 
                                                    != 
                                                    (0xaU 
                                                     & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT___io_key_T)))))),2);
    bufp->fullCData(oldp+13316,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT___io_a_tlSource_valid_T_2) 
                                  & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_opcode)))
                                  ? (0xffU & ((IData)(1U) 
                                              << (7U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))))
                                  : 0U)),8);
    bufp->fullBit(oldp+13317,((0U != vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free)));
    bufp->fullSData(oldp+13318,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_data),16);
    bufp->fullCData(oldp+13319,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_addr),5);
    bufp->fullCData(oldp+13320,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__state),2);
    bufp->fullCData(oldp+13321,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 3U))),3);
    bufp->fullCData(oldp+13322,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 6U))),3);
    bufp->fullCData(oldp+13323,((0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                         >> 9U))),4);
    bufp->fullCData(oldp+13324,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 0xdU))),3);
    bufp->fullSData(oldp+13325,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                 >> 0x10U)),16);
    bufp->fullBit(oldp+13326,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__state))));
    bufp->fullCData(oldp+13327,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_1),3);
    bufp->fullCData(oldp+13328,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_2),3);
    bufp->fullCData(oldp+13329,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_3),4);
    bufp->fullCData(oldp+13330,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_4),3);
    bufp->fullSData(oldp+13331,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__r_5),16);
    bufp->fullBit(oldp+13332,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__state))));
    bufp->fullSData(oldp+13333,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_sink_r),16);
    bufp->fullBit(oldp+13334,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_grant));
    bufp->fullCData(oldp+13335,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last_count),5);
    bufp->fullCData(oldp+13336,((7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                       >> 9U))),3);
    bufp->fullCData(oldp+13337,((0xfU & (((IData)(1U) 
                                          << (7U & 
                                              (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 9U))) 
                                         >> 3U))),4);
    bufp->fullBit(oldp+13338,((2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                              >> 9U)))));
    bufp->fullCData(oldp+13339,(((0x1eU & (((IData)(1U) 
                                            << (7U 
                                                & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))) 
                                           >> 2U)) 
                                 | (2U >= (0xfU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                   >> 9U))))),5);
    bufp->fullBit(oldp+13340,(((4U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                             >> 3U))) 
                               | (5U == (7U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                               >> 3U))))));
    bufp->fullCData(oldp+13341,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last_beats_d),5);
    bufp->fullBit(oldp+13342,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last_count))));
    bufp->fullBit(oldp+13343,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last));
    bufp->fullBit(oldp+13344,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__d_first));
    bufp->fullCData(oldp+13345,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_last)
                                  ? 0U : 2U)),2);
    bufp->fullBit(oldp+13346,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__q_grant)) 
                                     | (0U != vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free)))));
    bufp->fullCData(oldp+13347,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__sink_r),5);
    bufp->fullBit(oldp+13348,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__stall));
    bufp->fullBit(oldp+13349,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__xmit));
    bufp->fullSData(oldp+13350,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[0]),16);
    bufp->fullSData(oldp+13351,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[1]),16);
    bufp->fullSData(oldp+13352,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[2]),16);
    bufp->fullSData(oldp+13353,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[3]),16);
    bufp->fullSData(oldp+13354,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[4]),16);
    bufp->fullSData(oldp+13355,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[5]),16);
    bufp->fullSData(oldp+13356,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[6]),16);
    bufp->fullSData(oldp+13357,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[7]),16);
    bufp->fullSData(oldp+13358,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[8]),16);
    bufp->fullSData(oldp+13359,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[9]),16);
    bufp->fullSData(oldp+13360,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[10]),16);
    bufp->fullSData(oldp+13361,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[11]),16);
    bufp->fullSData(oldp+13362,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[12]),16);
    bufp->fullSData(oldp+13363,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[13]),16);
    bufp->fullSData(oldp+13364,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[14]),16);
    bufp->fullSData(oldp+13365,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[15]),16);
    bufp->fullSData(oldp+13366,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[16]),16);
    bufp->fullSData(oldp+13367,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[17]),16);
    bufp->fullSData(oldp+13368,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[18]),16);
    bufp->fullSData(oldp+13369,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[19]),16);
    bufp->fullSData(oldp+13370,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[20]),16);
    bufp->fullSData(oldp+13371,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[21]),16);
    bufp->fullSData(oldp+13372,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[22]),16);
    bufp->fullSData(oldp+13373,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[23]),16);
    bufp->fullSData(oldp+13374,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[24]),16);
    bufp->fullSData(oldp+13375,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[25]),16);
    bufp->fullSData(oldp+13376,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[26]),16);
    bufp->fullSData(oldp+13377,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[27]),16);
    bufp->fullSData(oldp+13378,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[28]),16);
    bufp->fullSData(oldp+13379,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[29]),16);
    bufp->fullSData(oldp+13380,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[30]),16);
    bufp->fullSData(oldp+13381,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data[31]),16);
    bufp->fullSData(oldp+13382,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data
                                [0U]),16);
    bufp->fullIData(oldp+13383,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free),32);
    bufp->fullQData(oldp+13384,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel),33);
    bufp->fullSData(oldp+13386,((0xffffU & (IData)(
                                                   (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel 
                                                    >> 0x10U)))),16);
    bufp->fullSData(oldp+13387,((0xffffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel))),16);
    bufp->fullBit(oldp+13388,((0U != (0xffffU & (IData)(
                                                        (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel 
                                                         >> 0x10U))))));
    bufp->fullCData(oldp+13389,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T) 
                                          >> 8U))),8);
    bufp->fullCData(oldp+13390,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T))),8);
    bufp->fullBit(oldp+13391,((0U != (0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T) 
                                               >> 8U)))));
    bufp->fullCData(oldp+13392,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13393,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1))),4);
    bufp->fullBit(oldp+13394,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13395,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13396,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2))),2);
    bufp->fullBit(oldp+13397,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13398,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2))))));
    bufp->fullCData(oldp+13399,((((IData)((0U != (0xffU 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T) 
                                                     >> 8U)))) 
                                  << 3U) | (((IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_1) 
                                                          >> 4U)))) 
                                             << 2U) 
                                            | (((IData)(
                                                        (0U 
                                                         != 
                                                         (3U 
                                                          & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2) 
                                                             >> 2U)))) 
                                                << 1U) 
                                               | (IData)(
                                                         (0U 
                                                          != 
                                                          (0xaU 
                                                           & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT___io_key_T_2)))))))),4);
    bufp->fullSData(oldp+13400,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                 >> 0x10U)),16);
    bufp->fullIData(oldp+13401,((0xfffffU & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[3U] 
                                              << 0x10U) 
                                             | (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                                >> 0x10U)))),20);
    bufp->fullIData(oldp+13402,((0xfffffU & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                              << 4U) 
                                             | (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                                >> 0x1cU)))),20);
    bufp->fullIData(oldp+13403,((0xfffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                             >> 8U))),20);
    bufp->fullIData(oldp+13404,((0xfffffU & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                              << 0xcU) 
                                             | (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[0U] 
                                                >> 0x14U)))),20);
    bufp->fullIData(oldp+13405,((0xfffffU & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[0U])),20);
    bufp->fullIData(oldp+13406,((0xfffffU & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[3U] 
                                              << 0x10U) 
                                             | (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                                >> 0x10U)))),20);
    bufp->fullIData(oldp+13407,((0xfffffU & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[2U] 
                                              << 4U) 
                                             | (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                                >> 0x1cU)))),20);
    bufp->fullIData(oldp+13408,((0xfffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                             >> 8U))),20);
    bufp->fullIData(oldp+13409,((0xfffffU & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[1U] 
                                              << 0xcU) 
                                             | (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[0U] 
                                                >> 0x14U)))),20);
    bufp->fullIData(oldp+13410,((0xfffffU & vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg[0U])),20);
    bufp->fullBit(oldp+13411,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q_io_deq_ready));
    bufp->fullBit(oldp+13412,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_0));
    bufp->fullIData(oldp+13413,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_data),32);
    bufp->fullBit(oldp+13414,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_last));
    bufp->fullCData(oldp+13415,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_0_beats),7);
    bufp->fullBit(oldp+13416,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q_io_deq_ready));
    bufp->fullBit(oldp+13417,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_0));
    bufp->fullIData(oldp+13418,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_data),32);
    bufp->fullBit(oldp+13419,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_last));
    bufp->fullCData(oldp+13420,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__elts_0_beats),7);
    bufp->fullBit(oldp+13421,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q_io_deq_ready));
    bufp->fullBit(oldp+13422,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_0));
    bufp->fullIData(oldp+13423,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_data),32);
    bufp->fullBit(oldp+13424,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_last));
    bufp->fullCData(oldp+13425,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__elts_0_beats),7);
    bufp->fullBit(oldp+13426,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q_io_deq_ready));
    bufp->fullBit(oldp+13427,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_0));
    bufp->fullIData(oldp+13428,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_data),32);
    bufp->fullBit(oldp+13429,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_last));
    bufp->fullCData(oldp+13430,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_0_beats),7);
    bufp->fullBit(oldp+13431,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_1)))));
    bufp->fullBit(oldp+13432,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q_io_deq_ready));
    bufp->fullBit(oldp+13433,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_0));
    bufp->fullIData(oldp+13434,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_data),32);
    bufp->fullBit(oldp+13435,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_last));
    bufp->fullCData(oldp+13436,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__elts_0_beats),7);
    bufp->fullBit(oldp+13437,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_1)))));
    bufp->fullBit(oldp+13438,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_0) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow))));
    bufp->fullBit(oldp+13439,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed))));
    bufp->fullBit(oldp+13440,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_0));
    bufp->fullIData(oldp+13441,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_data),32);
    bufp->fullBit(oldp+13442,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_last));
    bufp->fullCData(oldp+13443,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_beats),7);
    bufp->fullBit(oldp+13444,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_1)))));
    bufp->fullBit(oldp+13445,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_0) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_1))));
    bufp->fullBit(oldp+13446,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                     >> 1U))));
    bufp->fullBit(oldp+13447,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_0));
    bufp->fullIData(oldp+13448,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_data),32);
    bufp->fullBit(oldp+13449,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_last));
    bufp->fullCData(oldp+13450,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_beats),7);
    bufp->fullBit(oldp+13451,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_1)))));
    bufp->fullBit(oldp+13452,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_0) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_2))));
    bufp->fullBit(oldp+13453,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                     >> 2U))));
    bufp->fullBit(oldp+13454,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_0));
    bufp->fullIData(oldp+13455,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_data),32);
    bufp->fullBit(oldp+13456,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_last));
    bufp->fullCData(oldp+13457,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_beats),7);
    bufp->fullBit(oldp+13458,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_1)))));
    bufp->fullBit(oldp+13459,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_0) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_3))));
    bufp->fullBit(oldp+13460,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                     >> 3U))));
    bufp->fullBit(oldp+13461,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_0));
    bufp->fullIData(oldp+13462,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_data),32);
    bufp->fullBit(oldp+13463,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_last));
    bufp->fullCData(oldp+13464,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_beats),7);
    bufp->fullBit(oldp+13465,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_1)))));
    bufp->fullBit(oldp+13466,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_0) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_4))));
    bufp->fullBit(oldp+13467,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                     >> 4U))));
    bufp->fullBit(oldp+13468,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_0));
    bufp->fullIData(oldp+13469,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_data),32);
    bufp->fullBit(oldp+13470,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_last));
    bufp->fullCData(oldp+13471,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_beats),7);
    bufp->fullBit(oldp+13472,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_1)))));
    bufp->fullIData(oldp+13473,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ_io_enq_bits_data),32);
    bufp->fullBit(oldp+13474,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ_io_deq_ready));
    bufp->fullBit(oldp+13475,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_0));
    bufp->fullIData(oldp+13476,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_data),32);
    bufp->fullBit(oldp+13477,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_last));
    bufp->fullCData(oldp+13478,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_beats),7);
    bufp->fullIData(oldp+13479,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_a),20);
    bufp->fullIData(oldp+13480,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_b),20);
    bufp->fullIData(oldp+13481,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_c),20);
    bufp->fullIData(oldp+13482,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_d),20);
    bufp->fullIData(oldp+13483,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_e),20);
    bufp->fullIData(oldp+13484,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_a),20);
    bufp->fullIData(oldp+13485,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_b),20);
    bufp->fullIData(oldp+13486,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_c),20);
    bufp->fullIData(oldp+13487,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_d),20);
    bufp->fullIData(oldp+13488,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__tx_e),20);
    bufp->fullBit(oldp+13489,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first));
    bufp->fullIData(oldp+13490,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_delta),21);
    bufp->fullBit(oldp+13491,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow));
    bufp->fullBit(oldp+13492,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_1));
    bufp->fullIData(oldp+13493,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_delta_1),21);
    bufp->fullBit(oldp+13494,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_1));
    bufp->fullBit(oldp+13495,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_2));
    bufp->fullIData(oldp+13496,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_delta_2),21);
    bufp->fullBit(oldp+13497,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_2));
    bufp->fullBit(oldp+13498,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_3));
    bufp->fullIData(oldp+13499,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_delta_3),21);
    bufp->fullBit(oldp+13500,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_3));
    bufp->fullBit(oldp+13501,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_first_4));
    bufp->fullIData(oldp+13502,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_delta_4),21);
    bufp->fullBit(oldp+13503,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_allow_4));
    bufp->fullIData(oldp+13504,((0x7ffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_9 
                                             >> 1U))),19);
    bufp->fullIData(oldp+13505,((0xfffffU & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1))),20);
    bufp->fullCData(oldp+13506,((0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1 
                                             >> 0xfU)))),5);
    bufp->fullSData(oldp+13507,((0xfffeU & ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1) 
                                            << 1U))),16);
    bufp->fullBit(oldp+13508,((0U != (0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1 
                                                  >> 0xfU))))));
    bufp->fullCData(oldp+13509,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1) 
                                          >> 8U))),8);
    bufp->fullCData(oldp+13510,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1))),8);
    bufp->fullBit(oldp+13511,((0U != (0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1) 
                                               >> 8U)))));
    bufp->fullCData(oldp+13512,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13513,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2))),4);
    bufp->fullBit(oldp+13514,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13515,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13516,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3))),2);
    bufp->fullBit(oldp+13517,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13518,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3))))));
    bufp->fullIData(oldp+13519,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_a 
                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_9 
                                    >> 1U))),20);
    bufp->fullIData(oldp+13520,((0x7ffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_20 
                                             >> 1U))),19);
    bufp->fullIData(oldp+13521,((0xfffffU & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3))),20);
    bufp->fullCData(oldp+13522,((0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3 
                                             >> 0xfU)))),5);
    bufp->fullSData(oldp+13523,((0xfffeU & ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3) 
                                            << 1U))),16);
    bufp->fullBit(oldp+13524,((0U != (0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3 
                                                  >> 0xfU))))));
    bufp->fullCData(oldp+13525,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6) 
                                          >> 8U))),8);
    bufp->fullCData(oldp+13526,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6))),8);
    bufp->fullBit(oldp+13527,((0U != (0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6) 
                                               >> 8U)))));
    bufp->fullCData(oldp+13528,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13529,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7))),4);
    bufp->fullBit(oldp+13530,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13531,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13532,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8))),2);
    bufp->fullBit(oldp+13533,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13534,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8))))));
    bufp->fullIData(oldp+13535,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_b 
                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_20 
                                    >> 1U))),20);
    bufp->fullIData(oldp+13536,((0x7ffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_31 
                                             >> 1U))),19);
    bufp->fullIData(oldp+13537,((0xfffffU & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5))),20);
    bufp->fullCData(oldp+13538,((0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5 
                                             >> 0xfU)))),5);
    bufp->fullSData(oldp+13539,((0xfffeU & ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5) 
                                            << 1U))),16);
    bufp->fullBit(oldp+13540,((0U != (0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5 
                                                  >> 0xfU))))));
    bufp->fullCData(oldp+13541,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11) 
                                          >> 8U))),8);
    bufp->fullCData(oldp+13542,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11))),8);
    bufp->fullBit(oldp+13543,((0U != (0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11) 
                                               >> 8U)))));
    bufp->fullCData(oldp+13544,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13545,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12))),4);
    bufp->fullBit(oldp+13546,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13547,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13548,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13))),2);
    bufp->fullBit(oldp+13549,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13550,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13))))));
    bufp->fullIData(oldp+13551,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_c 
                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_31 
                                    >> 1U))),20);
    bufp->fullIData(oldp+13552,((0x7ffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_42 
                                             >> 1U))),19);
    bufp->fullIData(oldp+13553,((0xfffffU & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7))),20);
    bufp->fullCData(oldp+13554,((0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7 
                                             >> 0xfU)))),5);
    bufp->fullSData(oldp+13555,((0xfffeU & ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7) 
                                            << 1U))),16);
    bufp->fullBit(oldp+13556,((0U != (0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7 
                                                  >> 0xfU))))));
    bufp->fullCData(oldp+13557,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16) 
                                          >> 8U))),8);
    bufp->fullCData(oldp+13558,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16))),8);
    bufp->fullBit(oldp+13559,((0U != (0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16) 
                                               >> 8U)))));
    bufp->fullCData(oldp+13560,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13561,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17))),4);
    bufp->fullBit(oldp+13562,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13563,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13564,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18))),2);
    bufp->fullBit(oldp+13565,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13566,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18))))));
    bufp->fullIData(oldp+13567,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_d 
                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_42 
                                    >> 1U))),20);
    bufp->fullIData(oldp+13568,((0x7ffffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_53 
                                             >> 1U))),19);
    bufp->fullIData(oldp+13569,((0xfffffU & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9))),20);
    bufp->fullCData(oldp+13570,((0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9 
                                             >> 0xfU)))),5);
    bufp->fullSData(oldp+13571,((0xfffeU & ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9) 
                                            << 1U))),16);
    bufp->fullBit(oldp+13572,((0U != (0x1fU & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9 
                                                  >> 0xfU))))));
    bufp->fullCData(oldp+13573,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21) 
                                          >> 8U))),8);
    bufp->fullCData(oldp+13574,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21))),8);
    bufp->fullBit(oldp+13575,((0U != (0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21) 
                                               >> 8U)))));
    bufp->fullCData(oldp+13576,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22) 
                                         >> 4U))),4);
    bufp->fullCData(oldp+13577,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22))),4);
    bufp->fullBit(oldp+13578,((0U != (0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22) 
                                              >> 4U)))));
    bufp->fullCData(oldp+13579,((3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                       >> 2U))),2);
    bufp->fullCData(oldp+13580,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23))),2);
    bufp->fullBit(oldp+13581,((0U != (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                            >> 2U)))));
    bufp->fullBit(oldp+13582,((IData)((0U != (0xaU 
                                              & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23))))));
    bufp->fullIData(oldp+13583,((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rx_e 
                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___mask_T_53 
                                    >> 1U))),20);
    bufp->fullSData(oldp+13584,((5U | (((IData)((0U 
                                                 != 
                                                 (0x1fU 
                                                  & (~ 
                                                     (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_1 
                                                      >> 0xfU))))) 
                                        << 0xbU) | 
                                       (((IData)((0U 
                                                  != 
                                                  (0xffU 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_1) 
                                                      >> 8U)))) 
                                         << 0xaU) | 
                                        (((IData)((0U 
                                                   != 
                                                   (0xfU 
                                                    & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_2) 
                                                       >> 4U)))) 
                                          << 9U) | 
                                         (((IData)(
                                                   (0U 
                                                    != 
                                                    (3U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                                        >> 2U)))) 
                                           << 8U) | 
                                          (0x80U & 
                                           (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                             << 4U) 
                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_3) 
                                               << 6U))))))))),12);
    bufp->fullSData(oldp+13585,((((IData)((0U != (0x1fU 
                                                  & (~ 
                                                     (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_5 
                                                      >> 0xfU))))) 
                                  << 9U) | (((IData)(
                                                     (0U 
                                                      != 
                                                      (0xffU 
                                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_11) 
                                                          >> 8U)))) 
                                             << 8U) 
                                            | (((IData)(
                                                        (0U 
                                                         != 
                                                         (0xfU 
                                                          & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_12) 
                                                             >> 4U)))) 
                                                << 7U) 
                                               | (((IData)(
                                                           (0U 
                                                            != 
                                                            (3U 
                                                             & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                                                >> 2U)))) 
                                                   << 6U) 
                                                  | ((0x20U 
                                                      & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                                          << 2U) 
                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_13) 
                                                            << 4U))) 
                                                     | (((IData)(
                                                                 (0U 
                                                                  != 
                                                                  (0x1fU 
                                                                   & (~ 
                                                                      (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_3 
                                                                       >> 0xfU))))) 
                                                         << 4U) 
                                                        | (((IData)(
                                                                    (0U 
                                                                     != 
                                                                     (0xffU 
                                                                      & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_6) 
                                                                         >> 8U)))) 
                                                            << 3U) 
                                                           | (((IData)(
                                                                       (0U 
                                                                        != 
                                                                        (0xfU 
                                                                         & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_7) 
                                                                            >> 4U)))) 
                                                               << 2U) 
                                                              | (((IData)(
                                                                          (0U 
                                                                           != 
                                                                           (3U 
                                                                            & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8) 
                                                                               >> 2U)))) 
                                                                  << 1U) 
                                                                 | (IData)(
                                                                           (0U 
                                                                            != 
                                                                            (0xaU 
                                                                             & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_8)))))))))))))),10);
    bufp->fullSData(oldp+13586,((((IData)((0U != (0x1fU 
                                                  & (~ 
                                                     (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_9 
                                                      >> 0xfU))))) 
                                  << 9U) | (((IData)(
                                                     (0U 
                                                      != 
                                                      (0xffU 
                                                       & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_21) 
                                                          >> 8U)))) 
                                             << 8U) 
                                            | (((IData)(
                                                        (0U 
                                                         != 
                                                         (0xfU 
                                                          & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_22) 
                                                             >> 4U)))) 
                                                << 7U) 
                                               | (((IData)(
                                                           (0U 
                                                            != 
                                                            (3U 
                                                             & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                                                >> 2U)))) 
                                                   << 6U) 
                                                  | ((0x20U 
                                                      & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                                          << 2U) 
                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_23) 
                                                            << 4U))) 
                                                     | (((IData)(
                                                                 (0U 
                                                                  != 
                                                                  (0x1fU 
                                                                   & (~ 
                                                                      (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msbOH_T_7 
                                                                       >> 0xfU))))) 
                                                         << 4U) 
                                                        | (((IData)(
                                                                    (0U 
                                                                     != 
                                                                     (0xffU 
                                                                      & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_16) 
                                                                         >> 8U)))) 
                                                            << 3U) 
                                                           | (((IData)(
                                                                       (0U 
                                                                        != 
                                                                        (0xfU 
                                                                         & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_17) 
                                                                            >> 4U)))) 
                                                               << 2U) 
                                                              | (((IData)(
                                                                          (0U 
                                                                           != 
                                                                           (3U 
                                                                            & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18) 
                                                                               >> 2U)))) 
                                                                  << 1U) 
                                                                 | (IData)(
                                                                           (0U 
                                                                            != 
                                                                            (0xaU 
                                                                             & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___msb_T_18)))))))))))))),10);
    bufp->fullIData(oldp+13587,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__header_hi),20);
    bufp->fullCData(oldp+13588,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__xmit),2);
    bufp->fullBit(oldp+13589,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__xmit))));
    bufp->fullBit(oldp+13590,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowReturn));
    bufp->fullBit(oldp+13591,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__f_valid));
    bufp->fullCData(oldp+13592,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__requests),6);
    bufp->fullCData(oldp+13593,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_0_last) 
                                  << 5U) | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_0_last) 
                                             << 4U) 
                                            | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_0_last) 
                                                << 3U) 
                                               | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_0_last) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_0_last) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_0_last))))))),6);
    bufp->fullBit(oldp+13594,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__first));
    bufp->fullCData(oldp+13595,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_mask),6);
    bufp->fullCData(oldp+13596,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_mask)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__requests))),6);
    bufp->fullSData(oldp+13597,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_filter),12);
    bufp->fullSData(oldp+13598,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__readys_unready),12);
    bufp->fullCData(oldp+13599,((0x3fU & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___readys_readys_T_2)))),6);
    bufp->fullCData(oldp+13600,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__state),6);
    bufp->fullCData(oldp+13601,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed),6);
    bufp->fullBit(oldp+13602,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__allowed) 
                                     >> 5U))));
    bufp->fullCData(oldp+13603,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__grant),6);
    bufp->fullBit(oldp+13604,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__first)
                                ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_0)
                                : (0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT___send_T)))));
    bufp->fullBit(oldp+13605,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_send_REG));
    bufp->fullCData(oldp+13606,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG),6);
    bufp->fullIData(oldp+13607,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_0),32);
    bufp->fullIData(oldp+13608,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_1),32);
    bufp->fullIData(oldp+13609,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_2),32);
    bufp->fullIData(oldp+13610,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_3),32);
    bufp->fullIData(oldp+13611,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_4),32);
    bufp->fullIData(oldp+13612,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__io_c2b_data_REG_1_5),32);
    bufp->fullBit(oldp+13613,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__valid_1));
    bufp->fullIData(oldp+13614,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_data),32);
    bufp->fullBit(oldp+13615,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_last));
    bufp->fullCData(oldp+13616,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__elts_1_beats),7);
    bufp->fullBit(oldp+13617,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__wen));
    bufp->fullBit(oldp+13618,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq__DOT__wen_1));
    bufp->fullBit(oldp+13619,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__valid_1));
    bufp->fullIData(oldp+13620,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_data),32);
    bufp->fullBit(oldp+13621,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_last));
    bufp->fullCData(oldp+13622,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__elts_1_beats),7);
    bufp->fullBit(oldp+13623,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__wen));
    bufp->fullBit(oldp+13624,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_1__DOT__wen_1));
    bufp->fullBit(oldp+13625,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__valid_1));
    bufp->fullIData(oldp+13626,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_data),32);
    bufp->fullBit(oldp+13627,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_last));
    bufp->fullCData(oldp+13628,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__elts_1_beats),7);
    bufp->fullBit(oldp+13629,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__wen));
    bufp->fullBit(oldp+13630,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_2__DOT__wen_1));
    bufp->fullBit(oldp+13631,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__valid_1));
    bufp->fullIData(oldp+13632,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_data),32);
    bufp->fullBit(oldp+13633,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_last));
    bufp->fullCData(oldp+13634,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__elts_1_beats),7);
    bufp->fullBit(oldp+13635,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__wen));
    bufp->fullBit(oldp+13636,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_3__DOT__wen_1));
    bufp->fullBit(oldp+13637,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__valid_1));
    bufp->fullIData(oldp+13638,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_data),32);
    bufp->fullBit(oldp+13639,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_last));
    bufp->fullCData(oldp+13640,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__elts_1_beats),7);
    bufp->fullBit(oldp+13641,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__wen));
    bufp->fullBit(oldp+13642,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__ioX_cq_4__DOT__wen_1));
    bufp->fullBit(oldp+13643,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__valid_1));
    bufp->fullIData(oldp+13644,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_data),32);
    bufp->fullBit(oldp+13645,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_last));
    bufp->fullCData(oldp+13646,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qa_q__DOT__elts_1_beats),7);
    bufp->fullBit(oldp+13647,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__valid_1));
    bufp->fullBit(oldp+13648,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qb_q__DOT__wen));
    bufp->fullBit(oldp+13649,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__valid_1));
    bufp->fullBit(oldp+13650,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qc_q__DOT__wen));
    bufp->fullBit(oldp+13651,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__valid_1));
    bufp->fullIData(oldp+13652,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_data),32);
    bufp->fullBit(oldp+13653,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_last));
    bufp->fullCData(oldp+13654,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__elts_1_beats),7);
    bufp->fullBit(oldp+13655,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__wen));
    bufp->fullBit(oldp+13656,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qd_q__DOT__wen_1));
    bufp->fullBit(oldp+13657,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__valid_1));
    bufp->fullBit(oldp+13658,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__qe_q__DOT__wen));
    __Vtemp_h5182b369__0[0U] = (IData)((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d)) 
                                         << 0x14U) 
                                        | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e))));
    __Vtemp_h5182b369__0[1U] = (((IData)((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                           << 0x28U) 
                                          | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                              << 0x14U) 
                                             | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c))))) 
                                 << 8U) | (IData)((
                                                   (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d)) 
                                                     << 0x14U) 
                                                    | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e))) 
                                                   >> 0x20U)));
    __Vtemp_h5182b369__0[2U] = (((IData)((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                           << 0x28U) 
                                          | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                              << 0x14U) 
                                             | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c))))) 
                                 >> 0x18U) | ((IData)(
                                                      ((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                                         << 0x28U) 
                                                        | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                                            << 0x14U) 
                                                           | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c)))) 
                                                       >> 0x20U)) 
                                              << 8U));
    __Vtemp_h5182b369__0[3U] = ((IData)(((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                           << 0x28U) 
                                          | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                              << 0x14U) 
                                             | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c)))) 
                                         >> 0x20U)) 
                                >> 0x18U);
    bufp->fullWData(oldp+13659,(__Vtemp_h5182b369__0),100);
    bufp->fullWData(oldp+13663,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),100);
    bufp->fullQData(oldp+13667,((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_d)) 
                                  << 0x14U) | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_e)))),40);
    bufp->fullQData(oldp+13669,((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_a)) 
                                  << 0x28U) | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_b)) 
                                                << 0x14U) 
                                               | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__mem_0_c))))),60);
    bufp->fullBit(oldp+13671,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__valid_1));
    bufp->fullIData(oldp+13672,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_data),32);
    bufp->fullBit(oldp+13673,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_last));
    bufp->fullCData(oldp+13674,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__elts_1_beats),7);
    bufp->fullBit(oldp+13675,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__wen));
    bufp->fullBit(oldp+13676,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxQ__DOT__wen_1));
    __Vtemp_ha9135507__0[0U] = (IData)((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d)) 
                                         << 0x14U) 
                                        | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e))));
    __Vtemp_ha9135507__0[1U] = (((IData)((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                           << 0x28U) 
                                          | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                              << 0x14U) 
                                             | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c))))) 
                                 << 8U) | (IData)((
                                                   (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d)) 
                                                     << 0x14U) 
                                                    | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e))) 
                                                   >> 0x20U)));
    __Vtemp_ha9135507__0[2U] = (((IData)((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                           << 0x28U) 
                                          | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                              << 0x14U) 
                                             | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c))))) 
                                 >> 0x18U) | ((IData)(
                                                      ((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                                         << 0x28U) 
                                                        | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                                            << 0x14U) 
                                                           | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c)))) 
                                                       >> 0x20U)) 
                                              << 8U));
    __Vtemp_ha9135507__0[3U] = ((IData)(((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                           << 0x28U) 
                                          | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                              << 0x14U) 
                                             | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c)))) 
                                         >> 0x20U)) 
                                >> 0x18U);
    bufp->fullWData(oldp+13677,(__Vtemp_ha9135507__0),100);
    bufp->fullWData(oldp+13681,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg),100);
    bufp->fullQData(oldp+13685,((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_d)) 
                                  << 0x14U) | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_e)))),40);
    bufp->fullQData(oldp+13687,((((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_a)) 
                                  << 0x28U) | (((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_b)) 
                                                << 0x14U) 
                                               | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__mem_0_c))))),60);
    bufp->fullBit(oldp+13689,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a_last)) 
                                     | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__out_1_ready) 
                                        & (((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__counter)) 
                                            | (0U == 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beats1_opdata)
                                                 ? 
                                                (0xfU 
                                                 & (~ 
                                                    (0xfU 
                                                     & (((IData)(0x3fU) 
                                                         << 
                                                         vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size
                                                         [0U]) 
                                                        >> 2U))))
                                                 : 0U))) 
                                           & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__idle)))))));
    bufp->fullBit(oldp+13690,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__maybe_full));
    bufp->fullCData(oldp+13691,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode
                                [0U]),3);
    bufp->fullCData(oldp+13692,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size
                                [0U]),3);
    bufp->fullCData(oldp+13693,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source
                                [0U]),7);
    bufp->fullBit(oldp+13694,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c_last)) 
                                     | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_ready) 
                                        & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft))
                                            ? (~ (3U 
                                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT___readys_T_3) 
                                                     << 1U)))
                                            : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__state_0)))))));
    bufp->fullBit(oldp+13695,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__maybe_full));
    bufp->fullCData(oldp+13696,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode
                                [0U]),3);
    bufp->fullCData(oldp+13697,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_param
                                [0U]),3);
    bufp->fullCData(oldp+13698,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size
                                [0U]),3);
    bufp->fullCData(oldp+13699,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source
                                [0U]),7);
    bufp->fullBit(oldp+13700,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__idle));
    bufp->fullCData(oldp+13701,((0xfU & (~ (0xfU & 
                                            (((IData)(0x3fU) 
                                              << vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size
                                              [0U]) 
                                             >> 2U))))),4);
    bufp->fullBit(oldp+13702,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode
                                        [0U] >> 2U)))));
    bufp->fullCData(oldp+13703,(((4U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode
                                  [0U]) ? 0U : (0xfU 
                                                & (~ 
                                                   (0xfU 
                                                    & (((IData)(0x3fU) 
                                                        << 
                                                        vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size
                                                        [0U]) 
                                                       >> 2U)))))),4);
    bufp->fullCData(oldp+13704,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a_last_counter),4);
    bufp->fullCData(oldp+13705,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a_last_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13706,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a_last_counter))));
    bufp->fullBit(oldp+13707,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a_last));
    bufp->fullCData(oldp+13708,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft),4);
    bufp->fullBit(oldp+13709,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft))));
    bufp->fullBit(oldp+13710,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__da_valid));
    bufp->fullCData(oldp+13711,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c_last_counter),4);
    bufp->fullBit(oldp+13712,((1U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode
                               [0U])));
    bufp->fullCData(oldp+13713,((0xfU & (~ (0xfU & 
                                            (((IData)(0x3fU) 
                                              << vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size
                                              [0U]) 
                                             >> 2U))))),4);
    bufp->fullCData(oldp+13714,(((1U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode
                                  [0U]) ? (0xfU & (~ 
                                                   (0xfU 
                                                    & (((IData)(0x3fU) 
                                                        << 
                                                        vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size
                                                        [0U]) 
                                                       >> 2U))))
                                  : 0U)),4);
    bufp->fullBit(oldp+13715,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c_last));
    bufp->fullBit(oldp+13716,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__dc_valid));
    bufp->fullBit(oldp+13717,((1U & (~ (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT___readys_T_3))))));
    bufp->fullBit(oldp+13718,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__state_1));
    bufp->fullBit(oldp+13719,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft))
                                      ? (~ (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT___readys_T_3)))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__state_1)))));
    bufp->fullBit(oldp+13720,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__out_1_ready));
    bufp->fullCData(oldp+13721,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__da_bits_opcode),3);
    bufp->fullBit(oldp+13722,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beats1_opdata));
    bufp->fullCData(oldp+13723,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beats1_opdata)
                                  ? (0xfU & (~ (0xfU 
                                                & (((IData)(0x3fU) 
                                                    << 
                                                    vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size
                                                    [0U]) 
                                                   >> 2U))))
                                  : 0U)),4);
    bufp->fullCData(oldp+13724,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__counter),4);
    bufp->fullCData(oldp+13725,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13726,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__counter))));
    bufp->fullBit(oldp+13727,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__counter)) 
                               | (0U == ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beats1_opdata)
                                          ? (0xfU & 
                                             (~ (0xfU 
                                                 & (((IData)(0x3fU) 
                                                     << 
                                                     vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size
                                                     [0U]) 
                                                    >> 2U))))
                                          : 0U)))));
    bufp->fullCData(oldp+13728,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c_last_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13729,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c_last_counter))));
    bufp->fullBit(oldp+13730,((1U & (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT___readys_T_3) 
                                              << 1U))))));
    bufp->fullBit(oldp+13731,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__state_0));
    bufp->fullBit(oldp+13732,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft))
                                      ? (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT___readys_T_3) 
                                                  << 1U)))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__state_0)))));
    bufp->fullBit(oldp+13733,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_ready) 
                               & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft))
                                   ? (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT___readys_T_3) 
                                               << 1U)))
                                   : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__state_0)))));
    bufp->fullCData(oldp+13734,(((2U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_param
                                         [0U])) ? 2U
                                  : ((1U == (3U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_param
                                             [0U]))
                                      ? 2U : 1U))),2);
    bufp->fullBit(oldp+13735,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__beatsLeft)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_ready))));
    bufp->fullBit(oldp+13736,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__earlyWinner_0));
    bufp->fullBit(oldp+13737,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__earlyWinner_1));
    bufp->fullBit(oldp+13738,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__muxStateEarly_0));
    bufp->fullCData(oldp+13739,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_opcode[0]),3);
    bufp->fullCData(oldp+13740,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_size[0]),3);
    bufp->fullCData(oldp+13741,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source[0]),7);
    bufp->fullBit(oldp+13742,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__do_deq));
    bufp->fullCData(oldp+13743,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode[0]),3);
    bufp->fullCData(oldp+13744,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_param[0]),3);
    bufp->fullCData(oldp+13745,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size[0]),3);
    bufp->fullCData(oldp+13746,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source[0]),7);
    bufp->fullBit(oldp+13747,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__do_deq));
    bufp->fullBit(oldp+13748,(((0U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                             >> 4U))) 
                               | ((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                >> 4U))) 
                                  | ((2U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                   >> 4U))) 
                                     | ((3U == (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                   >> 4U))) 
                                        | ((4U == (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                      >> 4U))) 
                                           | ((5U == 
                                               (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                   >> 4U))) 
                                              | ((6U 
                                                  == 
                                                  (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                      >> 4U))) 
                                                 | (7U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                                                        >> 4U))))))))))));
    bufp->fullBit(oldp+13749,(((0U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                             >> 4U))) 
                               | ((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                >> 4U))) 
                                  | ((2U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                   >> 4U))) 
                                     | ((3U == (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                   >> 4U))) 
                                        | ((4U == (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                      >> 4U))) 
                                           | ((5U == 
                                               (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                   >> 4U))) 
                                              | ((6U 
                                                  == 
                                                  (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                      >> 4U))) 
                                                 | (7U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                                        >> 4U))))))))))));
    bufp->fullCData(oldp+13750,((0x3fU & (~ ((IData)(0x3fU) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size_MPORT_data))))),6);
    bufp->fullBit(oldp+13751,((0U == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_c_bits_address) 
                                               & (~ 
                                                  ((IData)(0x3fU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size_MPORT_data))))))));
    bufp->fullCData(oldp+13752,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter),4);
    bufp->fullCData(oldp+13753,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13754,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+13755,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+13756,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__param),3);
    bufp->fullCData(oldp+13757,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__size),3);
    bufp->fullCData(oldp+13758,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__source),7);
    bufp->fullSData(oldp+13759,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__address),13);
    bufp->fullCData(oldp+13760,((0xfU & (~ (0xfU & 
                                            (((IData)(0x3fU) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size)) 
                                             >> 2U))))),4);
    bufp->fullBit(oldp+13761,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode))));
    bufp->fullCData(oldp+13762,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter),4);
    bufp->fullCData(oldp+13763,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13764,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+13765,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+13766,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__param_1),2);
    bufp->fullCData(oldp+13767,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__size_1),3);
    bufp->fullCData(oldp+13768,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__source_1),7);
    bufp->fullBit(oldp+13769,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__denied));
    bufp->fullCData(oldp+13770,((0xfU & (~ (0xfU & 
                                            (((IData)(0x3fU) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size_MPORT_data)) 
                                             >> 2U))))),4);
    bufp->fullBit(oldp+13771,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode_MPORT_data))));
    bufp->fullCData(oldp+13772,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter),4);
    bufp->fullCData(oldp+13773,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13774,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter))));
    bufp->fullCData(oldp+13775,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__opcode_3),3);
    bufp->fullCData(oldp+13776,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__param_3),3);
    bufp->fullCData(oldp+13777,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__size_3),3);
    bufp->fullCData(oldp+13778,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__source_3),7);
    bufp->fullSData(oldp+13779,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__address_2),13);
    bufp->fullWData(oldp+13780,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight),128);
    bufp->fullWData(oldp+13784,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_opcodes),512);
    bufp->fullWData(oldp+13800,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_sizes),512);
    bufp->fullCData(oldp+13816,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter_1),4);
    bufp->fullCData(oldp+13817,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13818,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+13819,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_1),4);
    bufp->fullCData(oldp+13820,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13821,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_1))));
    __Vtemp_hd2b6c582__0[0U] = 1U;
    __Vtemp_hd2b6c582__0[1U] = 0U;
    __Vtemp_hd2b6c582__0[2U] = 0U;
    __Vtemp_hd2b6c582__0[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h2886db92__0, __Vtemp_hd2b6c582__0, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
    if (((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode)) 
         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2260))) {
        __Vtemp_h5f755013__0[0U] = __Vtemp_h2886db92__0[0U];
        __Vtemp_h5f755013__0[1U] = __Vtemp_h2886db92__0[1U];
        __Vtemp_h5f755013__0[2U] = __Vtemp_h2886db92__0[2U];
        __Vtemp_h5f755013__0[3U] = __Vtemp_h2886db92__0[3U];
    } else {
        __Vtemp_h5f755013__0[0U] = 0U;
        __Vtemp_h5f755013__0[1U] = 0U;
        __Vtemp_h5f755013__0[2U] = 0U;
        __Vtemp_h5f755013__0[3U] = 0U;
    }
    bufp->fullWData(oldp+13822,(__Vtemp_h5f755013__0),128);
    __Vtemp_hd2b6c582__1[0U] = 1U;
    __Vtemp_hd2b6c582__1[1U] = 0U;
    __Vtemp_hd2b6c582__1[2U] = 0U;
    __Vtemp_hd2b6c582__1[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hed6a3a55__0, __Vtemp_hd2b6c582__1, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT____VdfgTmp_h68723d34__0) {
        __Vtemp_hb0ea28e6__0[0U] = __Vtemp_hed6a3a55__0[0U];
        __Vtemp_hb0ea28e6__0[1U] = __Vtemp_hed6a3a55__0[1U];
        __Vtemp_hb0ea28e6__0[2U] = __Vtemp_hed6a3a55__0[2U];
        __Vtemp_hb0ea28e6__0[3U] = __Vtemp_hed6a3a55__0[3U];
    } else {
        __Vtemp_hb0ea28e6__0[0U] = 0U;
        __Vtemp_hb0ea28e6__0[1U] = 0U;
        __Vtemp_hb0ea28e6__0[2U] = 0U;
        __Vtemp_hb0ea28e6__0[3U] = 0U;
    }
    bufp->fullWData(oldp+13826,(__Vtemp_hb0ea28e6__0),128);
    bufp->fullCData(oldp+13830,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                          & vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                         >> 1U))),4);
    VL_SHIFTR_WWI(512,512,9, __Vtemp_hf188ff07__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_sizes, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    bufp->fullCData(oldp+13831,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                          & __Vtemp_hf188ff07__0[0U]) 
                                         >> 1U))),4);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_hcd3e0595__0, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT____VdfgTmp_h68723d34__0) {
        __Vtemp_hdb53ebb5__0[0U] = __Vtemp_hcd3e0595__0[0U];
        __Vtemp_hdb53ebb5__0[1U] = __Vtemp_hcd3e0595__0[1U];
        __Vtemp_hdb53ebb5__0[2U] = __Vtemp_hcd3e0595__0[2U];
        __Vtemp_hdb53ebb5__0[3U] = __Vtemp_hcd3e0595__0[3U];
        __Vtemp_hdb53ebb5__0[4U] = __Vtemp_hcd3e0595__0[4U];
        __Vtemp_hdb53ebb5__0[5U] = __Vtemp_hcd3e0595__0[5U];
        __Vtemp_hdb53ebb5__0[6U] = __Vtemp_hcd3e0595__0[6U];
        __Vtemp_hdb53ebb5__0[7U] = __Vtemp_hcd3e0595__0[7U];
        __Vtemp_hdb53ebb5__0[8U] = __Vtemp_hcd3e0595__0[8U];
        __Vtemp_hdb53ebb5__0[9U] = __Vtemp_hcd3e0595__0[9U];
        __Vtemp_hdb53ebb5__0[0xaU] = __Vtemp_hcd3e0595__0[0xaU];
        __Vtemp_hdb53ebb5__0[0xbU] = __Vtemp_hcd3e0595__0[0xbU];
        __Vtemp_hdb53ebb5__0[0xcU] = __Vtemp_hcd3e0595__0[0xcU];
        __Vtemp_hdb53ebb5__0[0xdU] = __Vtemp_hcd3e0595__0[0xdU];
        __Vtemp_hdb53ebb5__0[0xeU] = __Vtemp_hcd3e0595__0[0xeU];
        __Vtemp_hdb53ebb5__0[0xfU] = __Vtemp_hcd3e0595__0[0xfU];
    } else {
        __Vtemp_hdb53ebb5__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_hdb53ebb5__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_hdb53ebb5__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_hdb53ebb5__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_hdb53ebb5__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_hdb53ebb5__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_hdb53ebb5__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_hdb53ebb5__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_hdb53ebb5__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_hdb53ebb5__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_hdb53ebb5__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_hdb53ebb5__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_hdb53ebb5__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_hdb53ebb5__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_hdb53ebb5__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_hdb53ebb5__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+13832,(__Vtemp_hdb53ebb5__0),512);
    bufp->fullIData(oldp+13848,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__watchdog),32);
    bufp->fullWData(oldp+13849,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_1),128);
    bufp->fullWData(oldp+13853,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_sizes_1),512);
    bufp->fullCData(oldp+13869,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter_1),4);
    bufp->fullCData(oldp+13870,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13871,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_first_counter_1))));
    bufp->fullCData(oldp+13872,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_2),4);
    bufp->fullCData(oldp+13873,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_2) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13874,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_2))));
    __Vtemp_hd2b6c582__2[0U] = 1U;
    __Vtemp_hd2b6c582__2[1U] = 0U;
    __Vtemp_hd2b6c582__2[2U] = 0U;
    __Vtemp_hd2b6c582__2[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h996e3fb8__0, __Vtemp_hd2b6c582__2, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
    if (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2349) 
         & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode)))) {
        __Vtemp_h4f96761e__0[0U] = __Vtemp_h996e3fb8__0[0U];
        __Vtemp_h4f96761e__0[1U] = __Vtemp_h996e3fb8__0[1U];
        __Vtemp_h4f96761e__0[2U] = __Vtemp_h996e3fb8__0[2U];
        __Vtemp_h4f96761e__0[3U] = __Vtemp_h996e3fb8__0[3U];
    } else {
        __Vtemp_h4f96761e__0[0U] = 0U;
        __Vtemp_h4f96761e__0[1U] = 0U;
        __Vtemp_h4f96761e__0[2U] = 0U;
        __Vtemp_h4f96761e__0[3U] = 0U;
    }
    bufp->fullWData(oldp+13875,(__Vtemp_h4f96761e__0),128);
    __Vtemp_hd2b6c582__3[0U] = 1U;
    __Vtemp_hd2b6c582__3[1U] = 0U;
    __Vtemp_hd2b6c582__3[2U] = 0U;
    __Vtemp_hd2b6c582__3[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h923ede5d__0, __Vtemp_hd2b6c582__3, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0) {
        __Vtemp_hc798f518__0[0U] = __Vtemp_h923ede5d__0[0U];
        __Vtemp_hc798f518__0[1U] = __Vtemp_h923ede5d__0[1U];
        __Vtemp_hc798f518__0[2U] = __Vtemp_h923ede5d__0[2U];
        __Vtemp_hc798f518__0[3U] = __Vtemp_h923ede5d__0[3U];
    } else {
        __Vtemp_hc798f518__0[0U] = 0U;
        __Vtemp_hc798f518__0[1U] = 0U;
        __Vtemp_hc798f518__0[2U] = 0U;
        __Vtemp_hc798f518__0[3U] = 0U;
    }
    bufp->fullWData(oldp+13879,(__Vtemp_hc798f518__0),128);
    VL_SHIFTR_WWI(512,512,9, __Vtemp_he3c4c7e1__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_sizes_1, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    bufp->fullCData(oldp+13883,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                          & __Vtemp_he3c4c7e1__0[0U]) 
                                         >> 1U))),4);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_hcd3e0595__1, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0) {
        __Vtemp_h43b898cb__0[0U] = __Vtemp_hcd3e0595__1[0U];
        __Vtemp_h43b898cb__0[1U] = __Vtemp_hcd3e0595__1[1U];
        __Vtemp_h43b898cb__0[2U] = __Vtemp_hcd3e0595__1[2U];
        __Vtemp_h43b898cb__0[3U] = __Vtemp_hcd3e0595__1[3U];
        __Vtemp_h43b898cb__0[4U] = __Vtemp_hcd3e0595__1[4U];
        __Vtemp_h43b898cb__0[5U] = __Vtemp_hcd3e0595__1[5U];
        __Vtemp_h43b898cb__0[6U] = __Vtemp_hcd3e0595__1[6U];
        __Vtemp_h43b898cb__0[7U] = __Vtemp_hcd3e0595__1[7U];
        __Vtemp_h43b898cb__0[8U] = __Vtemp_hcd3e0595__1[8U];
        __Vtemp_h43b898cb__0[9U] = __Vtemp_hcd3e0595__1[9U];
        __Vtemp_h43b898cb__0[0xaU] = __Vtemp_hcd3e0595__1[0xaU];
        __Vtemp_h43b898cb__0[0xbU] = __Vtemp_hcd3e0595__1[0xbU];
        __Vtemp_h43b898cb__0[0xcU] = __Vtemp_hcd3e0595__1[0xcU];
        __Vtemp_h43b898cb__0[0xdU] = __Vtemp_hcd3e0595__1[0xdU];
        __Vtemp_h43b898cb__0[0xeU] = __Vtemp_hcd3e0595__1[0xeU];
        __Vtemp_h43b898cb__0[0xfU] = __Vtemp_hcd3e0595__1[0xfU];
    } else {
        __Vtemp_h43b898cb__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h43b898cb__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h43b898cb__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h43b898cb__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h43b898cb__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h43b898cb__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h43b898cb__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h43b898cb__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h43b898cb__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h43b898cb__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h43b898cb__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h43b898cb__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h43b898cb__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h43b898cb__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h43b898cb__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h43b898cb__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+13884,(__Vtemp_h43b898cb__0),512);
    bufp->fullIData(oldp+13900,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullBit(oldp+13901,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__inflight_2));
    bufp->fullCData(oldp+13902,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_3),4);
    bufp->fullCData(oldp+13903,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_3) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13904,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__d_first_counter_3))));
    bufp->fullBit(oldp+13905,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2407));
    bufp->fullBit(oldp+13906,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__maybe_full));
    bufp->fullCData(oldp+13907,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode
                                [0U]),3);
    bufp->fullCData(oldp+13908,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                [0U]),3);
    bufp->fullCData(oldp+13909,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_source
                                [0U]),4);
    bufp->fullBit(oldp+13910,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__idle));
    bufp->fullCData(oldp+13911,((0xfU & (~ (0xfU & 
                                            (((IData)(0x3fU) 
                                              << vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                              [0U]) 
                                             >> 2U))))),4);
    bufp->fullBit(oldp+13912,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode
                                        [0U] >> 2U)))));
    bufp->fullCData(oldp+13913,(((4U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode
                                  [0U]) ? 0U : (0xfU 
                                                & (~ 
                                                   (0xfU 
                                                    & (((IData)(0x3fU) 
                                                        << 
                                                        vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                        [0U]) 
                                                       >> 2U)))))),4);
    bufp->fullCData(oldp+13914,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a_last_counter),4);
    bufp->fullCData(oldp+13915,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a_last_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13916,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a_last_counter))));
    bufp->fullBit(oldp+13917,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a_last));
    bufp->fullCData(oldp+13918,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beatsLeft),4);
    bufp->fullBit(oldp+13919,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beatsLeft))));
    bufp->fullBit(oldp+13920,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__da_valid));
    bufp->fullBit(oldp+13921,(1U));
    bufp->fullBit(oldp+13922,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__state_1));
    bufp->fullBit(oldp+13923,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beatsLeft))
                                ? 1U : (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__state_1)))));
    bufp->fullCData(oldp+13924,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__da_bits_opcode),3);
    bufp->fullBit(oldp+13925,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beats1_opdata));
    bufp->fullCData(oldp+13926,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beats1_opdata)
                                  ? (0xfU & (~ (0xfU 
                                                & (((IData)(0x3fU) 
                                                    << 
                                                    vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                    [0U]) 
                                                   >> 2U))))
                                  : 0U)),4);
    bufp->fullCData(oldp+13927,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__counter),4);
    bufp->fullCData(oldp+13928,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13929,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__counter))));
    bufp->fullBit(oldp+13930,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__counter)) 
                               | (0U == ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beats1_opdata)
                                          ? (0xfU & 
                                             (~ (0xfU 
                                                 & (((IData)(0x3fU) 
                                                     << 
                                                     vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                     [0U]) 
                                                    >> 2U))))
                                          : 0U)))));
    bufp->fullBit(oldp+13931,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__earlyWinner_1));
    bufp->fullCData(oldp+13932,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_opcode[0]),3);
    bufp->fullBit(oldp+13933,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_first_T));
    bufp->fullCData(oldp+13934,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size[0]),3);
    bufp->fullCData(oldp+13935,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_source[0]),4);
    bufp->fullBit(oldp+13936,((0U == (0x3fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address 
                                               & (~ 
                                                  ((IData)(0x3fU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size))))))));
    bufp->fullCData(oldp+13937,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter),4);
    bufp->fullCData(oldp+13938,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13939,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+13940,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+13941,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__size),3);
    bufp->fullCData(oldp+13942,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__source),4);
    bufp->fullSData(oldp+13943,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__address),13);
    bufp->fullCData(oldp+13944,((0xfU & (~ (0xfU & 
                                            (((IData)(0x3fU) 
                                              << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_size)) 
                                             >> 2U))))),4);
    bufp->fullCData(oldp+13945,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter),4);
    bufp->fullCData(oldp+13946,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13947,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+13948,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+13949,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__size_1),3);
    bufp->fullCData(oldp+13950,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__source_1),4);
    bufp->fullBit(oldp+13951,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__denied));
    bufp->fullSData(oldp+13952,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight),16);
    bufp->fullQData(oldp+13953,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_opcodes),64);
    bufp->fullQData(oldp+13955,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes),64);
    bufp->fullCData(oldp+13957,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1),4);
    bufp->fullCData(oldp+13958,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13959,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+13960,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_1),4);
    bufp->fullCData(oldp+13961,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13962,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_1))));
    bufp->fullSData(oldp+13963,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___T_679)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                  : 0U)),16);
    bufp->fullCData(oldp+13964,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_opcodes_set_interm),4);
    bufp->fullCData(oldp+13965,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_sizes_set_interm),4);
    bufp->fullSData(oldp+13966,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___T_682)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                  : 0U)),16);
    bufp->fullSData(oldp+13967,((((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_opcode)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___T_690))
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source)))
                                  : 0U)),16);
    bufp->fullBit(oldp+13968,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___T_679) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source)))));
    bufp->fullCData(oldp+13969,((0xfU & (IData)((7ULL 
                                                 & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___a_opcode_lookup_T_1 
                                                    >> 1U))))),4);
    bufp->fullCData(oldp+13970,((0xfU & (IData)((7ULL 
                                                 & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes 
                                                     >> 
                                                     ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source) 
                                                      << 2U)) 
                                                    >> 1U))))),4);
    bufp->fullQData(oldp+13971,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___T_682)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    bufp->fullQData(oldp+13973,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT___T_682)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__a_sizes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    bufp->fullIData(oldp+13975,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__watchdog),32);
    bufp->fullSData(oldp+13976,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_1),16);
    bufp->fullQData(oldp+13977,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes_1),64);
    bufp->fullCData(oldp+13979,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_2),4);
    bufp->fullCData(oldp+13980,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_2) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+13981,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__d_first_counter_2))));
    bufp->fullCData(oldp+13982,((0xfU & (IData)((7ULL 
                                                 & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__inflight_sizes_1 
                                                     >> 
                                                     ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source) 
                                                      << 2U)) 
                                                    >> 1U))))),4);
    bufp->fullIData(oldp+13983,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullCData(oldp+13984,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_id),2);
    bufp->fullBit(oldp+13985,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_id))));
    bufp->fullBit(oldp+13986,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                        >> 3U)))));
    bufp->fullCData(oldp+13987,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_first_counter),4);
    bufp->fullBit(oldp+13988,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_first_counter))));
    bufp->fullBit(oldp+13989,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_0));
    bufp->fullBit(oldp+13990,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_1));
    bufp->fullBit(oldp+13991,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_2));
    bufp->fullBit(oldp+13992,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_3));
    bufp->fullBit(oldp+13993,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_4));
    bufp->fullBit(oldp+13994,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_5));
    bufp->fullBit(oldp+13995,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_6));
    bufp->fullBit(oldp+13996,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_7));
    bufp->fullCData(oldp+13997,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__stalls_id),2);
    bufp->fullBit(oldp+13998,(((~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                   >> 3U)) & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_first_counter)) 
                                              & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_0) 
                                                  | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_1) 
                                                     | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_2) 
                                                        | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_3) 
                                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_4) 
                                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_5) 
                                                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_6) 
                                                                    | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_7)))))))) 
                                                 & ((0U 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_id)) 
                                                    | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__stalls_id) 
                                                       != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_id))))))));
    bufp->fullBit(oldp+13999,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_8));
    bufp->fullBit(oldp+14000,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_9));
    bufp->fullBit(oldp+14001,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_10));
    bufp->fullBit(oldp+14002,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_11));
    bufp->fullBit(oldp+14003,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_12));
    bufp->fullBit(oldp+14004,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_13));
    bufp->fullBit(oldp+14005,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_14));
    bufp->fullBit(oldp+14006,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_15));
    bufp->fullCData(oldp+14007,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__stalls_id_1),2);
    bufp->fullBit(oldp+14008,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                >> 3U) & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_first_counter)) 
                                          & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_8) 
                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_9) 
                                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_10) 
                                                    | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_11) 
                                                       | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_12) 
                                                          | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_13) 
                                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_14) 
                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__flight_15)))))))) 
                                             & ((0U 
                                                 == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_id)) 
                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__stalls_id_1) 
                                                   != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_id))))))));
    bufp->fullBit(oldp+14009,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__stall));
    bufp->fullCData(oldp+14010,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__a_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullCData(oldp+14011,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__d_first_counter),4);
    bufp->fullCData(oldp+14012,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__d_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+14013,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__d_first_counter))));
    bufp->fullCData(oldp+14014,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter),4);
    bufp->fullCData(oldp+14015,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+14016,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+14017,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+14018,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__size),3);
    bufp->fullCData(oldp+14019,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__source),4);
    bufp->fullIData(oldp+14020,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__address),32);
    bufp->fullCData(oldp+14021,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter),4);
    bufp->fullCData(oldp+14022,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+14023,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+14024,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+14025,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__param_1),2);
    bufp->fullCData(oldp+14026,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__size_1),3);
    bufp->fullCData(oldp+14027,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__source_1),4);
    bufp->fullCData(oldp+14028,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__sink),6);
    bufp->fullBit(oldp+14029,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__denied));
    bufp->fullSData(oldp+14030,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight),16);
    bufp->fullQData(oldp+14031,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_opcodes),64);
    bufp->fullQData(oldp+14033,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_sizes),64);
    bufp->fullCData(oldp+14035,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter_1),4);
    bufp->fullCData(oldp+14036,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+14037,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+14038,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_1),4);
    bufp->fullCData(oldp+14039,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+14040,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_1))));
    bufp->fullIData(oldp+14041,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__watchdog),32);
    bufp->fullSData(oldp+14042,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_1),16);
    bufp->fullQData(oldp+14043,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_sizes_1),64);
    bufp->fullCData(oldp+14045,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_2),4);
    bufp->fullCData(oldp+14046,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_2) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+14047,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__d_first_counter_2))));
    bufp->fullIData(oldp+14048,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullCData(oldp+14049,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id),2);
    bufp->fullBit(oldp+14050,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))));
    bufp->fullBit(oldp+14051,((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                            >> 3U)))));
    bufp->fullCData(oldp+14052,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter),5);
    bufp->fullBit(oldp+14053,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))));
    bufp->fullBit(oldp+14054,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_16));
    bufp->fullBit(oldp+14055,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_17));
    bufp->fullBit(oldp+14056,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_18));
    bufp->fullBit(oldp+14057,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_19));
    bufp->fullBit(oldp+14058,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_20));
    bufp->fullBit(oldp+14059,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_21));
    bufp->fullBit(oldp+14060,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_22));
    bufp->fullBit(oldp+14061,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_23));
    bufp->fullBit(oldp+14062,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_24));
    bufp->fullBit(oldp+14063,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_25));
    bufp->fullBit(oldp+14064,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_26));
    bufp->fullBit(oldp+14065,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_27));
    bufp->fullBit(oldp+14066,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_28));
    bufp->fullBit(oldp+14067,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_29));
    bufp->fullBit(oldp+14068,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_30));
    bufp->fullBit(oldp+14069,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_31));
    bufp->fullCData(oldp+14070,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id),2);
    bufp->fullBit(oldp+14071,((IData)((((8U == (0x38U 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                        & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                       & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_16) 
                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_17) 
                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_18) 
                                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_19) 
                                                    | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_20) 
                                                       | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_21) 
                                                          | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_22) 
                                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_23) 
                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_24) 
                                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_25) 
                                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_26) 
                                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_27) 
                                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_28) 
                                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_29) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_30) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_31)))))))))))))))) 
                                          & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id) 
                                                != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
    bufp->fullBit(oldp+14072,((2U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                            >> 3U)))));
    bufp->fullBit(oldp+14073,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_32));
    bufp->fullBit(oldp+14074,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_33));
    bufp->fullBit(oldp+14075,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_34));
    bufp->fullBit(oldp+14076,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_35));
    bufp->fullBit(oldp+14077,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_36));
    bufp->fullBit(oldp+14078,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_37));
    bufp->fullBit(oldp+14079,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_38));
    bufp->fullBit(oldp+14080,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_39));
    bufp->fullBit(oldp+14081,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_40));
    bufp->fullBit(oldp+14082,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_41));
    bufp->fullBit(oldp+14083,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_42));
    bufp->fullBit(oldp+14084,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_43));
    bufp->fullBit(oldp+14085,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_44));
    bufp->fullBit(oldp+14086,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_45));
    bufp->fullBit(oldp+14087,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_46));
    bufp->fullBit(oldp+14088,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_47));
    bufp->fullCData(oldp+14089,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_1),2);
    bufp->fullBit(oldp+14090,((IData)((((0x10U == (0x38U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                        & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                       & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_32) 
                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_33) 
                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_34) 
                                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_35) 
                                                    | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_36) 
                                                       | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_37) 
                                                          | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_38) 
                                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_39) 
                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_40) 
                                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_41) 
                                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_42) 
                                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_43) 
                                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_44) 
                                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_45) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_46) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_47)))))))))))))))) 
                                          & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_1) 
                                                != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
    bufp->fullBit(oldp+14091,((3U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                            >> 3U)))));
    bufp->fullBit(oldp+14092,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_48));
    bufp->fullBit(oldp+14093,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_49));
    bufp->fullBit(oldp+14094,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_50));
    bufp->fullBit(oldp+14095,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_51));
    bufp->fullBit(oldp+14096,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_52));
    bufp->fullBit(oldp+14097,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_53));
    bufp->fullBit(oldp+14098,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_54));
    bufp->fullBit(oldp+14099,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_55));
    bufp->fullBit(oldp+14100,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_56));
    bufp->fullBit(oldp+14101,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_57));
    bufp->fullBit(oldp+14102,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_58));
    bufp->fullBit(oldp+14103,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_59));
    bufp->fullBit(oldp+14104,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_60));
    bufp->fullBit(oldp+14105,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_61));
    bufp->fullBit(oldp+14106,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_62));
    bufp->fullBit(oldp+14107,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_63));
    bufp->fullCData(oldp+14108,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_2),2);
    bufp->fullBit(oldp+14109,((IData)((((0x18U == (0x38U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                        & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                       & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_48) 
                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_49) 
                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_50) 
                                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_51) 
                                                    | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_52) 
                                                       | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_53) 
                                                          | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_54) 
                                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_55) 
                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_56) 
                                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_57) 
                                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_58) 
                                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_59) 
                                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_60) 
                                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_61) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_62) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_63)))))))))))))))) 
                                          & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_2) 
                                                != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
    bufp->fullBit(oldp+14110,((4U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                            >> 3U)))));
    bufp->fullBit(oldp+14111,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_64));
    bufp->fullBit(oldp+14112,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_65));
    bufp->fullBit(oldp+14113,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_66));
    bufp->fullBit(oldp+14114,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_67));
    bufp->fullBit(oldp+14115,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_68));
    bufp->fullBit(oldp+14116,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_69));
    bufp->fullBit(oldp+14117,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_70));
    bufp->fullBit(oldp+14118,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_71));
    bufp->fullBit(oldp+14119,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_72));
    bufp->fullBit(oldp+14120,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_73));
    bufp->fullBit(oldp+14121,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_74));
    bufp->fullBit(oldp+14122,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_75));
    bufp->fullBit(oldp+14123,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_76));
    bufp->fullBit(oldp+14124,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_77));
    bufp->fullBit(oldp+14125,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_78));
    bufp->fullBit(oldp+14126,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_79));
    bufp->fullCData(oldp+14127,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_3),2);
    bufp->fullBit(oldp+14128,((IData)((((0x20U == (0x38U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                        & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                       & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_64) 
                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_65) 
                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_66) 
                                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_67) 
                                                    | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_68) 
                                                       | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_69) 
                                                          | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_70) 
                                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_71) 
                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_72) 
                                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_73) 
                                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_74) 
                                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_75) 
                                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_76) 
                                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_77) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_78) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_79)))))))))))))))) 
                                          & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_3) 
                                                != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
    bufp->fullBit(oldp+14129,((5U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                            >> 3U)))));
    bufp->fullBit(oldp+14130,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_80));
    bufp->fullBit(oldp+14131,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_81));
    bufp->fullBit(oldp+14132,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_82));
    bufp->fullBit(oldp+14133,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_83));
    bufp->fullBit(oldp+14134,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_84));
    bufp->fullBit(oldp+14135,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_85));
    bufp->fullBit(oldp+14136,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_86));
    bufp->fullBit(oldp+14137,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_87));
    bufp->fullBit(oldp+14138,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_88));
    bufp->fullBit(oldp+14139,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_89));
    bufp->fullBit(oldp+14140,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_90));
    bufp->fullBit(oldp+14141,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_91));
    bufp->fullBit(oldp+14142,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_92));
    bufp->fullBit(oldp+14143,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_93));
    bufp->fullBit(oldp+14144,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_94));
    bufp->fullBit(oldp+14145,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_95));
    bufp->fullCData(oldp+14146,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_4),2);
    bufp->fullBit(oldp+14147,((IData)((((0x28U == (0x38U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                        & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                       & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_80) 
                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_81) 
                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_82) 
                                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_83) 
                                                    | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_84) 
                                                       | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_85) 
                                                          | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_86) 
                                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_87) 
                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_88) 
                                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_89) 
                                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_90) 
                                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_91) 
                                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_92) 
                                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_93) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_94) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_95)))))))))))))))) 
                                          & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_4) 
                                                != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
    bufp->fullBit(oldp+14148,((6U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                            >> 3U)))));
    bufp->fullBit(oldp+14149,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_96));
    bufp->fullBit(oldp+14150,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_97));
    bufp->fullBit(oldp+14151,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_98));
    bufp->fullBit(oldp+14152,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_99));
    bufp->fullBit(oldp+14153,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_100));
    bufp->fullBit(oldp+14154,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_101));
    bufp->fullBit(oldp+14155,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_102));
    bufp->fullBit(oldp+14156,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_103));
    bufp->fullBit(oldp+14157,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_104));
    bufp->fullBit(oldp+14158,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_105));
    bufp->fullBit(oldp+14159,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_106));
    bufp->fullBit(oldp+14160,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_107));
    bufp->fullBit(oldp+14161,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_108));
    bufp->fullBit(oldp+14162,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_109));
    bufp->fullBit(oldp+14163,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_110));
    bufp->fullBit(oldp+14164,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_111));
    bufp->fullCData(oldp+14165,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_5),2);
    bufp->fullBit(oldp+14166,((IData)((((0x30U == (0x38U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                        & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                       & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_96) 
                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_97) 
                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_98) 
                                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_99) 
                                                    | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_100) 
                                                       | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_101) 
                                                          | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_102) 
                                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_103) 
                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_104) 
                                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_105) 
                                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_106) 
                                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_107) 
                                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_108) 
                                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_109) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_110) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_111)))))))))))))))) 
                                          & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_5) 
                                                != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
    bufp->fullBit(oldp+14167,((7U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source) 
                                            >> 3U)))));
    bufp->fullBit(oldp+14168,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_112));
    bufp->fullBit(oldp+14169,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_113));
    bufp->fullBit(oldp+14170,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_114));
    bufp->fullBit(oldp+14171,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_115));
    bufp->fullBit(oldp+14172,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_116));
    bufp->fullBit(oldp+14173,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_117));
    bufp->fullBit(oldp+14174,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_118));
    bufp->fullBit(oldp+14175,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_119));
    bufp->fullBit(oldp+14176,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_120));
    bufp->fullBit(oldp+14177,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_121));
    bufp->fullBit(oldp+14178,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_122));
    bufp->fullBit(oldp+14179,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_123));
    bufp->fullBit(oldp+14180,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_124));
    bufp->fullBit(oldp+14181,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_125));
    bufp->fullBit(oldp+14182,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_126));
    bufp->fullBit(oldp+14183,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_127));
    bufp->fullCData(oldp+14184,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_6),2);
    bufp->fullBit(oldp+14185,((IData)((((0x38U == (0x38U 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source))) 
                                        & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter))) 
                                       & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_112) 
                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_113) 
                                              | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_114) 
                                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_115) 
                                                    | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_116) 
                                                       | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_117) 
                                                          | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_118) 
                                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_119) 
                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_120) 
                                                                   | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_121) 
                                                                      | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_122) 
                                                                         | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_123) 
                                                                            | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_124) 
                                                                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_125) 
                                                                                | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_126) 
                                                                                | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__flight_127)))))))))))))))) 
                                          & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id)) 
                                             | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stalls_id_6) 
                                                != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_id))))))));
    bufp->fullBit(oldp+14186,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__stall));
    bufp->fullCData(oldp+14187,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__a_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullCData(oldp+14188,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__d_first_counter),5);
    bufp->fullCData(oldp+14189,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__d_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14190,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__d_first_counter))));
    bufp->fullBit(oldp+14191,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__d_first));
    bufp->fullCData(oldp+14192,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter),5);
    bufp->fullCData(oldp+14193,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14194,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+14195,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+14196,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__param),3);
    bufp->fullCData(oldp+14197,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__size),4);
    bufp->fullCData(oldp+14198,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__source),7);
    bufp->fullIData(oldp+14199,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__address),32);
    bufp->fullCData(oldp+14200,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter),5);
    bufp->fullCData(oldp+14201,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14202,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+14203,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+14204,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__param_1),2);
    bufp->fullCData(oldp+14205,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__size_1),4);
    bufp->fullCData(oldp+14206,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__source_1),7);
    bufp->fullBit(oldp+14207,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__denied));
    bufp->fullCData(oldp+14208,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter),5);
    bufp->fullCData(oldp+14209,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14210,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter))));
    bufp->fullCData(oldp+14211,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__opcode_3),3);
    bufp->fullCData(oldp+14212,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__param_3),3);
    bufp->fullCData(oldp+14213,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__size_3),4);
    bufp->fullCData(oldp+14214,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__source_3),7);
    bufp->fullIData(oldp+14215,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__address_2),32);
    bufp->fullWData(oldp+14216,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight),128);
    bufp->fullWData(oldp+14220,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_opcodes),512);
    bufp->fullWData(oldp+14236,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes),1024);
    bufp->fullCData(oldp+14268,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter_1),5);
    bufp->fullCData(oldp+14269,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter_1) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14270,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+14271,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1),5);
    bufp->fullCData(oldp+14272,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14273,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_1))));
    __Vtemp_hd2b6c582__4[0U] = 1U;
    __Vtemp_hd2b6c582__4[1U] = 0U;
    __Vtemp_hd2b6c582__4[2U] = 0U;
    __Vtemp_hd2b6c582__4[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hbd11f9cb__0, __Vtemp_hd2b6c582__4, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
    if (((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)) 
         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2532))) {
        __Vtemp_hc521ff35__0[0U] = __Vtemp_hbd11f9cb__0[0U];
        __Vtemp_hc521ff35__0[1U] = __Vtemp_hbd11f9cb__0[1U];
        __Vtemp_hc521ff35__0[2U] = __Vtemp_hbd11f9cb__0[2U];
        __Vtemp_hc521ff35__0[3U] = __Vtemp_hbd11f9cb__0[3U];
    } else {
        __Vtemp_hc521ff35__0[0U] = 0U;
        __Vtemp_hc521ff35__0[1U] = 0U;
        __Vtemp_hc521ff35__0[2U] = 0U;
        __Vtemp_hc521ff35__0[3U] = 0U;
    }
    bufp->fullWData(oldp+14274,(__Vtemp_hc521ff35__0),128);
    __Vtemp_hd2b6c582__5[0U] = 1U;
    __Vtemp_hd2b6c582__5[1U] = 0U;
    __Vtemp_hd2b6c582__5[2U] = 0U;
    __Vtemp_hd2b6c582__5[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hdf750002__0, __Vtemp_hd2b6c582__5, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
        __Vtemp_hd554a766__0[0U] = __Vtemp_hdf750002__0[0U];
        __Vtemp_hd554a766__0[1U] = __Vtemp_hdf750002__0[1U];
        __Vtemp_hd554a766__0[2U] = __Vtemp_hdf750002__0[2U];
        __Vtemp_hd554a766__0[3U] = __Vtemp_hdf750002__0[3U];
    } else {
        __Vtemp_hd554a766__0[0U] = 0U;
        __Vtemp_hd554a766__0[1U] = 0U;
        __Vtemp_hd554a766__0[2U] = 0U;
        __Vtemp_hd554a766__0[3U] = 0U;
    }
    bufp->fullWData(oldp+14278,(__Vtemp_hd554a766__0),128);
    bufp->fullCData(oldp+14282,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                          & vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                         >> 1U))),4);
    VL_SHIFTR_WWI(1024,1024,10, __Vtemp_h0fb3f0ab__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    bufp->fullCData(oldp+14283,((0xffU & ((VysyxSoCFull__ConstPool__CONST_h7bd5304c_0[0U] 
                                           & __Vtemp_h0fb3f0ab__0[0U]) 
                                          >> 1U))),8);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h18d8ca2c__0, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
        __Vtemp_h40f892f0__0[0U] = __Vtemp_h18d8ca2c__0[0U];
        __Vtemp_h40f892f0__0[1U] = __Vtemp_h18d8ca2c__0[1U];
        __Vtemp_h40f892f0__0[2U] = __Vtemp_h18d8ca2c__0[2U];
        __Vtemp_h40f892f0__0[3U] = __Vtemp_h18d8ca2c__0[3U];
        __Vtemp_h40f892f0__0[4U] = __Vtemp_h18d8ca2c__0[4U];
        __Vtemp_h40f892f0__0[5U] = __Vtemp_h18d8ca2c__0[5U];
        __Vtemp_h40f892f0__0[6U] = __Vtemp_h18d8ca2c__0[6U];
        __Vtemp_h40f892f0__0[7U] = __Vtemp_h18d8ca2c__0[7U];
        __Vtemp_h40f892f0__0[8U] = __Vtemp_h18d8ca2c__0[8U];
        __Vtemp_h40f892f0__0[9U] = __Vtemp_h18d8ca2c__0[9U];
        __Vtemp_h40f892f0__0[0xaU] = __Vtemp_h18d8ca2c__0[0xaU];
        __Vtemp_h40f892f0__0[0xbU] = __Vtemp_h18d8ca2c__0[0xbU];
        __Vtemp_h40f892f0__0[0xcU] = __Vtemp_h18d8ca2c__0[0xcU];
        __Vtemp_h40f892f0__0[0xdU] = __Vtemp_h18d8ca2c__0[0xdU];
        __Vtemp_h40f892f0__0[0xeU] = __Vtemp_h18d8ca2c__0[0xeU];
        __Vtemp_h40f892f0__0[0xfU] = __Vtemp_h18d8ca2c__0[0xfU];
    } else {
        __Vtemp_h40f892f0__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h40f892f0__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h40f892f0__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h40f892f0__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h40f892f0__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h40f892f0__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h40f892f0__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h40f892f0__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h40f892f0__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h40f892f0__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h40f892f0__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h40f892f0__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h40f892f0__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h40f892f0__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h40f892f0__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h40f892f0__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+14284,(__Vtemp_h40f892f0__0),512);
    VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h1044627f__0, VysyxSoCFull__ConstPool__CONST_h7bd5304c_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
        __Vtemp_hed59a977__0[0U] = __Vtemp_h1044627f__0[0U];
        __Vtemp_hed59a977__0[1U] = __Vtemp_h1044627f__0[1U];
        __Vtemp_hed59a977__0[2U] = __Vtemp_h1044627f__0[2U];
        __Vtemp_hed59a977__0[3U] = __Vtemp_h1044627f__0[3U];
        __Vtemp_hed59a977__0[4U] = __Vtemp_h1044627f__0[4U];
        __Vtemp_hed59a977__0[5U] = __Vtemp_h1044627f__0[5U];
        __Vtemp_hed59a977__0[6U] = __Vtemp_h1044627f__0[6U];
        __Vtemp_hed59a977__0[7U] = __Vtemp_h1044627f__0[7U];
        __Vtemp_hed59a977__0[8U] = __Vtemp_h1044627f__0[8U];
        __Vtemp_hed59a977__0[9U] = __Vtemp_h1044627f__0[9U];
        __Vtemp_hed59a977__0[0xaU] = __Vtemp_h1044627f__0[0xaU];
        __Vtemp_hed59a977__0[0xbU] = __Vtemp_h1044627f__0[0xbU];
        __Vtemp_hed59a977__0[0xcU] = __Vtemp_h1044627f__0[0xcU];
        __Vtemp_hed59a977__0[0xdU] = __Vtemp_h1044627f__0[0xdU];
        __Vtemp_hed59a977__0[0xeU] = __Vtemp_h1044627f__0[0xeU];
        __Vtemp_hed59a977__0[0xfU] = __Vtemp_h1044627f__0[0xfU];
        __Vtemp_hed59a977__0[0x10U] = __Vtemp_h1044627f__0[0x10U];
        __Vtemp_hed59a977__0[0x11U] = __Vtemp_h1044627f__0[0x11U];
        __Vtemp_hed59a977__0[0x12U] = __Vtemp_h1044627f__0[0x12U];
        __Vtemp_hed59a977__0[0x13U] = __Vtemp_h1044627f__0[0x13U];
        __Vtemp_hed59a977__0[0x14U] = __Vtemp_h1044627f__0[0x14U];
        __Vtemp_hed59a977__0[0x15U] = __Vtemp_h1044627f__0[0x15U];
        __Vtemp_hed59a977__0[0x16U] = __Vtemp_h1044627f__0[0x16U];
        __Vtemp_hed59a977__0[0x17U] = __Vtemp_h1044627f__0[0x17U];
        __Vtemp_hed59a977__0[0x18U] = __Vtemp_h1044627f__0[0x18U];
        __Vtemp_hed59a977__0[0x19U] = __Vtemp_h1044627f__0[0x19U];
        __Vtemp_hed59a977__0[0x1aU] = __Vtemp_h1044627f__0[0x1aU];
        __Vtemp_hed59a977__0[0x1bU] = __Vtemp_h1044627f__0[0x1bU];
        __Vtemp_hed59a977__0[0x1cU] = __Vtemp_h1044627f__0[0x1cU];
        __Vtemp_hed59a977__0[0x1dU] = __Vtemp_h1044627f__0[0x1dU];
        __Vtemp_hed59a977__0[0x1eU] = __Vtemp_h1044627f__0[0x1eU];
        __Vtemp_hed59a977__0[0x1fU] = __Vtemp_h1044627f__0[0x1fU];
    } else {
        __Vtemp_hed59a977__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
        __Vtemp_hed59a977__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
        __Vtemp_hed59a977__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
        __Vtemp_hed59a977__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
        __Vtemp_hed59a977__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
        __Vtemp_hed59a977__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
        __Vtemp_hed59a977__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
        __Vtemp_hed59a977__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
        __Vtemp_hed59a977__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
        __Vtemp_hed59a977__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
        __Vtemp_hed59a977__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
        __Vtemp_hed59a977__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
        __Vtemp_hed59a977__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
        __Vtemp_hed59a977__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
        __Vtemp_hed59a977__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
        __Vtemp_hed59a977__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
        __Vtemp_hed59a977__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
        __Vtemp_hed59a977__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
        __Vtemp_hed59a977__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
        __Vtemp_hed59a977__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
        __Vtemp_hed59a977__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
        __Vtemp_hed59a977__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
        __Vtemp_hed59a977__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
        __Vtemp_hed59a977__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
        __Vtemp_hed59a977__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
        __Vtemp_hed59a977__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
        __Vtemp_hed59a977__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
        __Vtemp_hed59a977__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
        __Vtemp_hed59a977__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
        __Vtemp_hed59a977__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
        __Vtemp_hed59a977__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
        __Vtemp_hed59a977__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
    }
    bufp->fullWData(oldp+14300,(__Vtemp_hed59a977__0),1024);
    bufp->fullIData(oldp+14332,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__watchdog),32);
    bufp->fullWData(oldp+14333,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_1),128);
    bufp->fullWData(oldp+14337,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes_1),1024);
    bufp->fullCData(oldp+14369,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter_1),5);
    bufp->fullCData(oldp+14370,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter_1) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14371,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_first_counter_1))));
    bufp->fullCData(oldp+14372,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2),5);
    bufp->fullCData(oldp+14373,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14374,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_2))));
    __Vtemp_hd2b6c582__6[0U] = 1U;
    __Vtemp_hd2b6c582__6[1U] = 0U;
    __Vtemp_hd2b6c582__6[2U] = 0U;
    __Vtemp_hd2b6c582__6[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h9f0bb8f6__0, __Vtemp_hd2b6c582__6, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
    if (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2621) 
         & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_d_bits_opcode)))) {
        __Vtemp_he8efa572__0[0U] = __Vtemp_h9f0bb8f6__0[0U];
        __Vtemp_he8efa572__0[1U] = __Vtemp_h9f0bb8f6__0[1U];
        __Vtemp_he8efa572__0[2U] = __Vtemp_h9f0bb8f6__0[2U];
        __Vtemp_he8efa572__0[3U] = __Vtemp_h9f0bb8f6__0[3U];
    } else {
        __Vtemp_he8efa572__0[0U] = 0U;
        __Vtemp_he8efa572__0[1U] = 0U;
        __Vtemp_he8efa572__0[2U] = 0U;
        __Vtemp_he8efa572__0[3U] = 0U;
    }
    bufp->fullWData(oldp+14375,(__Vtemp_he8efa572__0),128);
    __Vtemp_hd2b6c582__7[0U] = 1U;
    __Vtemp_hd2b6c582__7[1U] = 0U;
    __Vtemp_hd2b6c582__7[2U] = 0U;
    __Vtemp_hd2b6c582__7[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h0dd8fa68__0, __Vtemp_hd2b6c582__7, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
        __Vtemp_hd62d7d8e__0[0U] = __Vtemp_h0dd8fa68__0[0U];
        __Vtemp_hd62d7d8e__0[1U] = __Vtemp_h0dd8fa68__0[1U];
        __Vtemp_hd62d7d8e__0[2U] = __Vtemp_h0dd8fa68__0[2U];
        __Vtemp_hd62d7d8e__0[3U] = __Vtemp_h0dd8fa68__0[3U];
    } else {
        __Vtemp_hd62d7d8e__0[0U] = 0U;
        __Vtemp_hd62d7d8e__0[1U] = 0U;
        __Vtemp_hd62d7d8e__0[2U] = 0U;
        __Vtemp_hd62d7d8e__0[3U] = 0U;
    }
    bufp->fullWData(oldp+14379,(__Vtemp_hd62d7d8e__0),128);
    VL_SHIFTR_WWI(1024,1024,10, __Vtemp_h012449f6__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_sizes_1, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    bufp->fullCData(oldp+14383,((0xffU & ((VysyxSoCFull__ConstPool__CONST_h7bd5304c_0[0U] 
                                           & __Vtemp_h012449f6__0[0U]) 
                                          >> 1U))),8);
    VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h1044627f__1, VysyxSoCFull__ConstPool__CONST_h7bd5304c_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
        __Vtemp_hda0da138__0[0U] = __Vtemp_h1044627f__1[0U];
        __Vtemp_hda0da138__0[1U] = __Vtemp_h1044627f__1[1U];
        __Vtemp_hda0da138__0[2U] = __Vtemp_h1044627f__1[2U];
        __Vtemp_hda0da138__0[3U] = __Vtemp_h1044627f__1[3U];
        __Vtemp_hda0da138__0[4U] = __Vtemp_h1044627f__1[4U];
        __Vtemp_hda0da138__0[5U] = __Vtemp_h1044627f__1[5U];
        __Vtemp_hda0da138__0[6U] = __Vtemp_h1044627f__1[6U];
        __Vtemp_hda0da138__0[7U] = __Vtemp_h1044627f__1[7U];
        __Vtemp_hda0da138__0[8U] = __Vtemp_h1044627f__1[8U];
        __Vtemp_hda0da138__0[9U] = __Vtemp_h1044627f__1[9U];
        __Vtemp_hda0da138__0[0xaU] = __Vtemp_h1044627f__1[0xaU];
        __Vtemp_hda0da138__0[0xbU] = __Vtemp_h1044627f__1[0xbU];
        __Vtemp_hda0da138__0[0xcU] = __Vtemp_h1044627f__1[0xcU];
        __Vtemp_hda0da138__0[0xdU] = __Vtemp_h1044627f__1[0xdU];
        __Vtemp_hda0da138__0[0xeU] = __Vtemp_h1044627f__1[0xeU];
        __Vtemp_hda0da138__0[0xfU] = __Vtemp_h1044627f__1[0xfU];
        __Vtemp_hda0da138__0[0x10U] = __Vtemp_h1044627f__1[0x10U];
        __Vtemp_hda0da138__0[0x11U] = __Vtemp_h1044627f__1[0x11U];
        __Vtemp_hda0da138__0[0x12U] = __Vtemp_h1044627f__1[0x12U];
        __Vtemp_hda0da138__0[0x13U] = __Vtemp_h1044627f__1[0x13U];
        __Vtemp_hda0da138__0[0x14U] = __Vtemp_h1044627f__1[0x14U];
        __Vtemp_hda0da138__0[0x15U] = __Vtemp_h1044627f__1[0x15U];
        __Vtemp_hda0da138__0[0x16U] = __Vtemp_h1044627f__1[0x16U];
        __Vtemp_hda0da138__0[0x17U] = __Vtemp_h1044627f__1[0x17U];
        __Vtemp_hda0da138__0[0x18U] = __Vtemp_h1044627f__1[0x18U];
        __Vtemp_hda0da138__0[0x19U] = __Vtemp_h1044627f__1[0x19U];
        __Vtemp_hda0da138__0[0x1aU] = __Vtemp_h1044627f__1[0x1aU];
        __Vtemp_hda0da138__0[0x1bU] = __Vtemp_h1044627f__1[0x1bU];
        __Vtemp_hda0da138__0[0x1cU] = __Vtemp_h1044627f__1[0x1cU];
        __Vtemp_hda0da138__0[0x1dU] = __Vtemp_h1044627f__1[0x1dU];
        __Vtemp_hda0da138__0[0x1eU] = __Vtemp_h1044627f__1[0x1eU];
        __Vtemp_hda0da138__0[0x1fU] = __Vtemp_h1044627f__1[0x1fU];
    } else {
        __Vtemp_hda0da138__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
        __Vtemp_hda0da138__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
        __Vtemp_hda0da138__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
        __Vtemp_hda0da138__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
        __Vtemp_hda0da138__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
        __Vtemp_hda0da138__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
        __Vtemp_hda0da138__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
        __Vtemp_hda0da138__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
        __Vtemp_hda0da138__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
        __Vtemp_hda0da138__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
        __Vtemp_hda0da138__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
        __Vtemp_hda0da138__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
        __Vtemp_hda0da138__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
        __Vtemp_hda0da138__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
        __Vtemp_hda0da138__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
        __Vtemp_hda0da138__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
        __Vtemp_hda0da138__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
        __Vtemp_hda0da138__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
        __Vtemp_hda0da138__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
        __Vtemp_hda0da138__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
        __Vtemp_hda0da138__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
        __Vtemp_hda0da138__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
        __Vtemp_hda0da138__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
        __Vtemp_hda0da138__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
        __Vtemp_hda0da138__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
        __Vtemp_hda0da138__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
        __Vtemp_hda0da138__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
        __Vtemp_hda0da138__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
        __Vtemp_hda0da138__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
        __Vtemp_hda0da138__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
        __Vtemp_hda0da138__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
        __Vtemp_hda0da138__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
    }
    bufp->fullWData(oldp+14384,(__Vtemp_hda0da138__0),1024);
    bufp->fullIData(oldp+14416,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullBit(oldp+14417,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__inflight_2));
    bufp->fullCData(oldp+14418,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_3),5);
    bufp->fullCData(oldp+14419,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_3) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14420,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__d_first_counter_3))));
    bufp->fullBit(oldp+14421,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2679));
    bufp->fullBit(oldp+14422,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat));
    bufp->fullBit(oldp+14423,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater__DOT__full));
    bufp->fullCData(oldp+14424,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_deq_bits_source),6);
    bufp->fullBit(oldp+14425,((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_opcode))));
    bufp->fullBit(oldp+14426,(((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_opcode)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT___helpPP_T_10))));
    bufp->fullBit(oldp+14427,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__mapPP));
    bufp->fullCData(oldp+14428,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT____VdfgTmp_h14e6d394__0)
                                  ? 0U : (0x1fU & (~ 
                                                   (0x1fU 
                                                    & (((IData)(0xffU) 
                                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_size)) 
                                                       >> 3U)))))),5);
    bufp->fullCData(oldp+14429,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat_counter),5);
    bufp->fullCData(oldp+14430,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14431,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat_counter))));
    bufp->fullBit(oldp+14432,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater_io_repeat_counter)) 
                               | (0U == ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT____VdfgTmp_h14e6d394__0)
                                          ? 0U : (0x1fU 
                                                  & (~ 
                                                     (0x1fU 
                                                      & (((IData)(0xffU) 
                                                          << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_size)) 
                                                         >> 3U)))))))));
    bufp->fullBit(oldp+14433,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source))));
    bufp->fullCData(oldp+14434,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater__DOT__saved_size),4);
    bufp->fullCData(oldp+14435,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater__DOT__saved_source),6);
    bufp->fullIData(oldp+14436,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__a_repeater__DOT__saved_address),32);
    bufp->fullBit(oldp+14437,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                               | ((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                  | ((2U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                     | ((3U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                        | ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                           | ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                              | ((6U 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)) 
                                                 | (7U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h728c09b0__0)))))))))));
    bufp->fullCData(oldp+14438,((0xffU & (~ ((IData)(0xffU) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size))))),8);
    bufp->fullBit(oldp+14439,((0U == (0xffU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_address 
                                               & (~ 
                                                  ((IData)(0xffU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size))))))));
    bufp->fullCData(oldp+14440,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_sizeOH_shiftAmount),2);
    bufp->fullCData(oldp+14441,((7U & (1U | ((IData)(1U) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_sizeOH_shiftAmount))))),3);
    bufp->fullBit(oldp+14442,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_sizeOH_shiftAmount)) 
                                     >> 2U))));
    bufp->fullBit(oldp+14443,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit));
    bufp->fullBit(oldp+14444,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit)))));
    bufp->fullBit(oldp+14445,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc));
    bufp->fullBit(oldp+14446,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_1));
    bufp->fullBit(oldp+14447,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_sizeOH_shiftAmount)) 
                                     >> 1U))));
    bufp->fullBit(oldp+14448,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1));
    bufp->fullBit(oldp+14449,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1)))));
    bufp->fullBit(oldp+14450,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_2));
    bufp->fullBit(oldp+14451,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_2));
    bufp->fullBit(oldp+14452,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_3));
    bufp->fullBit(oldp+14453,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_3));
    bufp->fullBit(oldp+14454,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_4));
    bufp->fullBit(oldp+14455,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_4));
    bufp->fullBit(oldp+14456,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_5));
    bufp->fullBit(oldp+14457,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_5));
    bufp->fullBit(oldp+14458,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2));
    bufp->fullBit(oldp+14459,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
    bufp->fullBit(oldp+14460,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_2))));
    bufp->fullBit(oldp+14461,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_2) 
                               | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_2)))));
    bufp->fullBit(oldp+14462,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_2) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))));
    bufp->fullBit(oldp+14463,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_2) 
                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_2) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
    bufp->fullBit(oldp+14464,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_3))));
    bufp->fullBit(oldp+14465,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_3) 
                               | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_3)))));
    bufp->fullBit(oldp+14466,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_3) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))));
    bufp->fullBit(oldp+14467,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_3) 
                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_3) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
    bufp->fullBit(oldp+14468,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_4))));
    bufp->fullBit(oldp+14469,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_4) 
                               | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_4)))));
    bufp->fullBit(oldp+14470,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_4) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))));
    bufp->fullBit(oldp+14471,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_4) 
                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_4) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
    bufp->fullBit(oldp+14472,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_5))));
    bufp->fullBit(oldp+14473,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_5) 
                               | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_5)))));
    bufp->fullBit(oldp+14474,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_5) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))));
    bufp->fullBit(oldp+14475,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_acc_5) 
                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_eq_5) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
    bufp->fullCData(oldp+14476,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask),8);
    bufp->fullCData(oldp+14477,((0x1fU & (~ (0x1fU 
                                             & (((IData)(0xffU) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size)) 
                                                >> 3U))))),5);
    bufp->fullCData(oldp+14478,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter),5);
    bufp->fullCData(oldp+14479,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14480,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+14481,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+14482,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__param),3);
    bufp->fullCData(oldp+14483,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__size),4);
    bufp->fullCData(oldp+14484,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__source),6);
    bufp->fullIData(oldp+14485,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__address),32);
    bufp->fullBit(oldp+14486,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_beats1_opdata));
    bufp->fullCData(oldp+14487,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter),5);
    bufp->fullCData(oldp+14488,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14489,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+14490,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+14491,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__param_1),2);
    bufp->fullCData(oldp+14492,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__size_1),4);
    bufp->fullCData(oldp+14493,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__source_1),6);
    bufp->fullBit(oldp+14494,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__denied));
    bufp->fullCData(oldp+14495,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter),5);
    bufp->fullCData(oldp+14496,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14497,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter))));
    bufp->fullCData(oldp+14498,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__opcode_3),3);
    bufp->fullCData(oldp+14499,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__param_3),3);
    bufp->fullCData(oldp+14500,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__size_3),4);
    bufp->fullCData(oldp+14501,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__source_3),6);
    bufp->fullIData(oldp+14502,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__address_2),32);
    bufp->fullQData(oldp+14503,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight),64);
    bufp->fullWData(oldp+14505,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_opcodes),256);
    bufp->fullWData(oldp+14513,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_sizes),512);
    bufp->fullCData(oldp+14529,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter_1),5);
    bufp->fullCData(oldp+14530,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter_1) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14531,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+14532,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_1),5);
    bufp->fullCData(oldp+14533,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_1) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14534,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_1))));
    bufp->fullQData(oldp+14535,((((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor_io_in_d_bits_opcode)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2535))
                                  ? (1ULL << (0x3fU 
                                              & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                 >> 1U)))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+14537,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h6db1549f__0)
                                  ? (1ULL << (0x3fU 
                                              & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                 >> 1U)))
                                  : 0ULL)),64);
    bufp->fullCData(oldp+14539,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h57168600_0[0U] 
                                          & vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                         >> 1U))),4);
    VL_SHIFTR_WWI(512,512,9, __Vtemp_h4104b93b__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_sizes, 
                  (0x1f8U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                             << 2U)));
    bufp->fullCData(oldp+14540,((0xffU & ((VysyxSoCFull__ConstPool__CONST_hffd88623_0[0U] 
                                           & __Vtemp_h4104b93b__0[0U]) 
                                          >> 1U))),8);
    VL_SHIFTL_WWI(256,256,8, __Vtemp_h04ddbd51__0, VysyxSoCFull__ConstPool__CONST_h57168600_0, 
                  (0xfcU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                            << 1U)));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
        __Vtemp_h4b2939fa__0[0U] = __Vtemp_h04ddbd51__0[0U];
        __Vtemp_h4b2939fa__0[1U] = __Vtemp_h04ddbd51__0[1U];
        __Vtemp_h4b2939fa__0[2U] = __Vtemp_h04ddbd51__0[2U];
        __Vtemp_h4b2939fa__0[3U] = __Vtemp_h04ddbd51__0[3U];
        __Vtemp_h4b2939fa__0[4U] = __Vtemp_h04ddbd51__0[4U];
        __Vtemp_h4b2939fa__0[5U] = __Vtemp_h04ddbd51__0[5U];
        __Vtemp_h4b2939fa__0[6U] = __Vtemp_h04ddbd51__0[6U];
        __Vtemp_h4b2939fa__0[7U] = __Vtemp_h04ddbd51__0[7U];
    } else {
        __Vtemp_h4b2939fa__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_h4b2939fa__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_h4b2939fa__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_h4b2939fa__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_h4b2939fa__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_h4b2939fa__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_h4b2939fa__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_h4b2939fa__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+14541,(__Vtemp_h4b2939fa__0),256);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h68fdfb23__0, VysyxSoCFull__ConstPool__CONST_hffd88623_0, 
                  (0x1f8U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                             << 2U)));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
        __Vtemp_h7e286f33__0[0U] = __Vtemp_h68fdfb23__0[0U];
        __Vtemp_h7e286f33__0[1U] = __Vtemp_h68fdfb23__0[1U];
        __Vtemp_h7e286f33__0[2U] = __Vtemp_h68fdfb23__0[2U];
        __Vtemp_h7e286f33__0[3U] = __Vtemp_h68fdfb23__0[3U];
        __Vtemp_h7e286f33__0[4U] = __Vtemp_h68fdfb23__0[4U];
        __Vtemp_h7e286f33__0[5U] = __Vtemp_h68fdfb23__0[5U];
        __Vtemp_h7e286f33__0[6U] = __Vtemp_h68fdfb23__0[6U];
        __Vtemp_h7e286f33__0[7U] = __Vtemp_h68fdfb23__0[7U];
        __Vtemp_h7e286f33__0[8U] = __Vtemp_h68fdfb23__0[8U];
        __Vtemp_h7e286f33__0[9U] = __Vtemp_h68fdfb23__0[9U];
        __Vtemp_h7e286f33__0[0xaU] = __Vtemp_h68fdfb23__0[0xaU];
        __Vtemp_h7e286f33__0[0xbU] = __Vtemp_h68fdfb23__0[0xbU];
        __Vtemp_h7e286f33__0[0xcU] = __Vtemp_h68fdfb23__0[0xcU];
        __Vtemp_h7e286f33__0[0xdU] = __Vtemp_h68fdfb23__0[0xdU];
        __Vtemp_h7e286f33__0[0xeU] = __Vtemp_h68fdfb23__0[0xeU];
        __Vtemp_h7e286f33__0[0xfU] = __Vtemp_h68fdfb23__0[0xfU];
    } else {
        __Vtemp_h7e286f33__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h7e286f33__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h7e286f33__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h7e286f33__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h7e286f33__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h7e286f33__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h7e286f33__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h7e286f33__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h7e286f33__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h7e286f33__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h7e286f33__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h7e286f33__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h7e286f33__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h7e286f33__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h7e286f33__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h7e286f33__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+14549,(__Vtemp_h7e286f33__0),512);
    bufp->fullIData(oldp+14565,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__watchdog),32);
    bufp->fullQData(oldp+14566,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_1),64);
    bufp->fullWData(oldp+14568,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_sizes_1),512);
    bufp->fullCData(oldp+14584,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter_1),5);
    bufp->fullCData(oldp+14585,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter_1) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14586,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_first_counter_1))));
    bufp->fullCData(oldp+14587,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_2),5);
    bufp->fullCData(oldp+14588,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_2) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14589,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_2))));
    bufp->fullQData(oldp+14590,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2624) 
                                  & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor_io_in_d_bits_opcode)))
                                  ? (1ULL << (0x3fU 
                                              & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                 >> 1U)))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+14592,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h32db990d__0)
                                  ? (1ULL << (0x3fU 
                                              & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                                 >> 1U)))
                                  : 0ULL)),64);
    VL_SHIFTR_WWI(512,512,9, __Vtemp_h2bb4ce3c__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_sizes_1, 
                  (0x1f8U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                             << 2U)));
    bufp->fullCData(oldp+14594,((0xffU & ((VysyxSoCFull__ConstPool__CONST_hffd88623_0[0U] 
                                           & __Vtemp_h2bb4ce3c__0[0U]) 
                                          >> 1U))),8);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h68fdfb23__1, VysyxSoCFull__ConstPool__CONST_hffd88623_0, 
                  (0x1f8U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                             << 2U)));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
        __Vtemp_he8639477__0[0U] = __Vtemp_h68fdfb23__1[0U];
        __Vtemp_he8639477__0[1U] = __Vtemp_h68fdfb23__1[1U];
        __Vtemp_he8639477__0[2U] = __Vtemp_h68fdfb23__1[2U];
        __Vtemp_he8639477__0[3U] = __Vtemp_h68fdfb23__1[3U];
        __Vtemp_he8639477__0[4U] = __Vtemp_h68fdfb23__1[4U];
        __Vtemp_he8639477__0[5U] = __Vtemp_h68fdfb23__1[5U];
        __Vtemp_he8639477__0[6U] = __Vtemp_h68fdfb23__1[6U];
        __Vtemp_he8639477__0[7U] = __Vtemp_h68fdfb23__1[7U];
        __Vtemp_he8639477__0[8U] = __Vtemp_h68fdfb23__1[8U];
        __Vtemp_he8639477__0[9U] = __Vtemp_h68fdfb23__1[9U];
        __Vtemp_he8639477__0[0xaU] = __Vtemp_h68fdfb23__1[0xaU];
        __Vtemp_he8639477__0[0xbU] = __Vtemp_h68fdfb23__1[0xbU];
        __Vtemp_he8639477__0[0xcU] = __Vtemp_h68fdfb23__1[0xcU];
        __Vtemp_he8639477__0[0xdU] = __Vtemp_h68fdfb23__1[0xdU];
        __Vtemp_he8639477__0[0xeU] = __Vtemp_h68fdfb23__1[0xeU];
        __Vtemp_he8639477__0[0xfU] = __Vtemp_h68fdfb23__1[0xfU];
    } else {
        __Vtemp_he8639477__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_he8639477__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_he8639477__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_he8639477__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_he8639477__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_he8639477__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_he8639477__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_he8639477__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_he8639477__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_he8639477__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_he8639477__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_he8639477__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_he8639477__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_he8639477__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_he8639477__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_he8639477__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+14595,(__Vtemp_he8639477__0),512);
    bufp->fullIData(oldp+14611,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullBit(oldp+14612,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__inflight_2));
    bufp->fullCData(oldp+14613,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_3),5);
    bufp->fullCData(oldp+14614,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_3) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14615,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__d_first_counter_3))));
    bufp->fullBit(oldp+14616,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2682));
    bufp->fullBit(oldp+14617,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__maybe_full)))));
    bufp->fullBit(oldp+14618,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)))));
    bufp->fullCData(oldp+14619,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_7),5);
    bufp->fullBit(oldp+14620,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_7))));
    bufp->fullBit(oldp+14621,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_6));
    bufp->fullCData(oldp+14622,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_6),5);
    bufp->fullBit(oldp+14623,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_6))));
    bufp->fullBit(oldp+14624,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_5));
    bufp->fullCData(oldp+14625,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_5),5);
    bufp->fullBit(oldp+14626,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_5))));
    bufp->fullBit(oldp+14627,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_4));
    bufp->fullCData(oldp+14628,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_4),5);
    bufp->fullBit(oldp+14629,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_4))));
    bufp->fullBit(oldp+14630,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_3));
    bufp->fullCData(oldp+14631,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_3),5);
    bufp->fullBit(oldp+14632,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_3))));
    bufp->fullBit(oldp+14633,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_2));
    bufp->fullCData(oldp+14634,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_2),5);
    bufp->fullBit(oldp+14635,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_2))));
    bufp->fullBit(oldp+14636,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_1));
    bufp->fullCData(oldp+14637,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_1),5);
    bufp->fullBit(oldp+14638,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_1))));
    bufp->fullBit(oldp+14639,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write));
    bufp->fullBit(oldp+14640,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_23));
    bufp->fullBit(oldp+14641,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_23)))));
    bufp->fullBit(oldp+14642,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_22));
    bufp->fullBit(oldp+14643,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_22)))));
    bufp->fullBit(oldp+14644,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_21));
    bufp->fullBit(oldp+14645,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_21)))));
    bufp->fullBit(oldp+14646,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_20));
    bufp->fullBit(oldp+14647,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_20)))));
    bufp->fullBit(oldp+14648,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_19));
    bufp->fullBit(oldp+14649,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_19)))));
    bufp->fullBit(oldp+14650,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_18));
    bufp->fullBit(oldp+14651,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_18)))));
    bufp->fullBit(oldp+14652,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_17));
    bufp->fullBit(oldp+14653,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_17)))));
    bufp->fullBit(oldp+14654,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_16));
    bufp->fullBit(oldp+14655,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_16)))));
    bufp->fullBit(oldp+14656,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_15));
    bufp->fullBit(oldp+14657,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_15)))));
    bufp->fullBit(oldp+14658,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_14));
    bufp->fullBit(oldp+14659,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_14)))));
    bufp->fullBit(oldp+14660,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_13));
    bufp->fullBit(oldp+14661,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_13)))));
    bufp->fullBit(oldp+14662,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_12));
    bufp->fullBit(oldp+14663,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_12)))));
    bufp->fullBit(oldp+14664,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_11));
    bufp->fullBit(oldp+14665,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_11)))));
    bufp->fullBit(oldp+14666,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_10));
    bufp->fullBit(oldp+14667,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_10)))));
    bufp->fullBit(oldp+14668,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_9));
    bufp->fullBit(oldp+14669,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_9)))));
    bufp->fullBit(oldp+14670,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_8));
    bufp->fullBit(oldp+14671,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__count_8)))));
    bufp->fullCData(oldp+14672,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__counter),3);
    bufp->fullBit(oldp+14673,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__counter))));
    bufp->fullBit(oldp+14674,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__doneAW));
    bufp->fullCData(oldp+14675,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__counter) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+14676,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__r_holds_d));
    bufp->fullCData(oldp+14677,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__b_delay),3);
    bufp->fullBit(oldp+14678,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_beats1_opdata));
    bufp->fullBit(oldp+14679,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__r_first));
    bufp->fullBit(oldp+14680,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__r_denied_r));
    bufp->fullBit(oldp+14681,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rresp))));
    bufp->fullBit(oldp+14682,((0U != ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp_io_deq_bits_MPORT_data) 
                                      | ((0xfU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                          ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_15)
                                          : ((0xeU 
                                              == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                              ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_14)
                                              : ((0xdU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_13)
                                                  : 
                                                 ((0xcU 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                   ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_12)
                                                   : 
                                                  ((0xbU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_11)
                                                    : 
                                                   ((0xaU 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                     ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_10)
                                                     : 
                                                    ((9U 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                      ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_9)
                                                      : 
                                                     ((8U 
                                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                       ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_8)
                                                       : 
                                                      ((7U 
                                                        == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_7)
                                                        : 
                                                       ((6U 
                                                         == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                         ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_6)
                                                         : 
                                                        ((5U 
                                                          == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                          ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_5)
                                                          : 
                                                         ((4U 
                                                           == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                           ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_4)
                                                           : 
                                                          ((3U 
                                                            == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                            ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_3)
                                                            : 
                                                           ((2U 
                                                             == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                             ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_2)
                                                             : 
                                                            ((1U 
                                                              == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                              ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_1)
                                                              : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_0))))))))))))))))))));
    bufp->fullBit(oldp+14683,(((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rresp)) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT___GEN_261))));
    bufp->fullCData(oldp+14684,((7U & ((0xfU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rid))
                                        ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_15__DOT__ram_tl_state_size
                                       [0U] : ((0xeU 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rid))
                                                ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_14__DOT__ram_tl_state_size
                                               [0U]
                                                : (
                                                   (0xdU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rid))
                                                    ? 
                                                   vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_13__DOT__ram_tl_state_size
                                                   [0U]
                                                    : 
                                                   ((0xcU 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rid))
                                                     ? 
                                                    vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_12__DOT__ram_tl_state_size
                                                    [0U]
                                                     : 
                                                    ((0xbU 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rid))
                                                      ? 
                                                     vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_11__DOT__ram_tl_state_size
                                                     [0U]
                                                      : 
                                                     ((0xaU 
                                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rid))
                                                       ? 
                                                      vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_10__DOT__ram_tl_state_size
                                                      [0U]
                                                       : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT___GEN_73))))))))),3);
    bufp->fullCData(oldp+14685,((7U & ((0xfU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                        ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_31__DOT__ram_tl_state_size
                                       [0U] : ((0xeU 
                                                == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_30__DOT__ram_tl_state_size
                                               [0U]
                                                : (
                                                   (0xdU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                    ? 
                                                   vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_29__DOT__ram_tl_state_size
                                                   [0U]
                                                    : 
                                                   ((0xcU 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                     ? 
                                                    vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_28__DOT__ram_tl_state_size
                                                    [0U]
                                                     : 
                                                    ((0xbU 
                                                      == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                      ? 
                                                     vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_27__DOT__ram_tl_state_size
                                                     [0U]
                                                      : 
                                                     ((0xaU 
                                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_bid))
                                                       ? 
                                                      vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT__QueueCompatibility_26__DOT__ram_tl_state_size
                                                      [0U]
                                                       : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT___GEN_153))))))))),3);
    bufp->fullCData(oldp+14686,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount),5);
    bufp->fullBit(oldp+14687,((1U & ((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)))));
    bufp->fullBit(oldp+14688,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 1U))));
    bufp->fullBit(oldp+14689,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 2U))));
    bufp->fullBit(oldp+14690,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 3U))));
    bufp->fullBit(oldp+14691,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 4U))));
    bufp->fullBit(oldp+14692,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 5U))));
    bufp->fullBit(oldp+14693,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 6U))));
    bufp->fullBit(oldp+14694,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 7U))));
    bufp->fullBit(oldp+14695,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 8U))));
    bufp->fullBit(oldp+14696,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 9U))));
    bufp->fullBit(oldp+14697,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0xaU))));
    bufp->fullBit(oldp+14698,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0xbU))));
    bufp->fullBit(oldp+14699,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0xcU))));
    bufp->fullBit(oldp+14700,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0xdU))));
    bufp->fullBit(oldp+14701,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0xeU))));
    bufp->fullBit(oldp+14702,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0xfU))));
    bufp->fullBit(oldp+14703,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0x10U))));
    bufp->fullBit(oldp+14704,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0x11U))));
    bufp->fullBit(oldp+14705,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0x12U))));
    bufp->fullBit(oldp+14706,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0x13U))));
    bufp->fullBit(oldp+14707,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0x14U))));
    bufp->fullBit(oldp+14708,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0x15U))));
    bufp->fullBit(oldp+14709,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                     >> 0x16U))));
    bufp->fullBit(oldp+14710,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_beats1_opdata)) 
                                     | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_auto_in_rlast)))));
    bufp->fullBit(oldp+14711,((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14712,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 1U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14713,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 2U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14714,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 3U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14715,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 4U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14716,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 5U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14717,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 6U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14718,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 7U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14719,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 8U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14720,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 9U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14721,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0xaU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14722,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0xbU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14723,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0xcU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14724,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0xdU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14725,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0xeU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14726,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0xfU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14727,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0x10U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14728,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0x11U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14729,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0x12U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14730,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0x13U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14731,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0x14U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14732,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0x15U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14733,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__d_sel_shiftAmount)) 
                                >> 0x16U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullQData(oldp+14734,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_data[0]),64);
    bufp->fullQData(oldp+14736,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_data
                                [0U]),64);
    bufp->fullCData(oldp+14738,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_strb[0]),8);
    bufp->fullCData(oldp+14739,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_strb
                                [0U]),8);
    bufp->fullBit(oldp+14740,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_last[0]));
    bufp->fullBit(oldp+14741,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__ram_last
                              [0U]));
    bufp->fullBit(oldp+14742,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__maybe_full));
    bufp->fullBit(oldp+14743,(((0U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                             >> 4U))) 
                               | ((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                >> 4U))) 
                                  | ((2U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                   >> 4U))) 
                                     | ((3U == (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                   >> 4U))) 
                                        | ((4U == (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                      >> 4U))) 
                                           | ((5U == 
                                               (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                   >> 4U))) 
                                              | ((6U 
                                                  == 
                                                  (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                      >> 4U))) 
                                                 | (7U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                                                        >> 4U))))))))))));
    bufp->fullCData(oldp+14744,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter),3);
    bufp->fullCData(oldp+14745,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+14746,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+14747,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+14748,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__param),3);
    bufp->fullCData(oldp+14749,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__size),3);
    bufp->fullCData(oldp+14750,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__source),7);
    bufp->fullIData(oldp+14751,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__address),32);
    bufp->fullCData(oldp+14752,((7U & (~ (7U & (((IData)(0x3fU) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_size)) 
                                                >> 3U))))),3);
    bufp->fullCData(oldp+14753,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter),3);
    bufp->fullCData(oldp+14754,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+14755,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+14756,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+14757,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__size_1),3);
    bufp->fullCData(oldp+14758,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__source_1),7);
    bufp->fullBit(oldp+14759,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__denied));
    bufp->fullWData(oldp+14760,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight),128);
    bufp->fullWData(oldp+14764,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_opcodes),512);
    bufp->fullWData(oldp+14780,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_sizes),512);
    bufp->fullCData(oldp+14796,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter_1),3);
    bufp->fullCData(oldp+14797,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter_1) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+14798,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+14799,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_1),3);
    bufp->fullCData(oldp+14800,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_1) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+14801,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_1))));
    __Vtemp_hd2b6c582__8[0U] = 1U;
    __Vtemp_hd2b6c582__8[1U] = 0U;
    __Vtemp_hd2b6c582__8[2U] = 0U;
    __Vtemp_hd2b6c582__8[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h4e238e19__0, __Vtemp_hd2b6c582__8, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source));
    if (((6U != ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_beats1_opdata)
                  ? 1U : 0U)) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___T_1227))) {
        __Vtemp_h93e9d47b__0[0U] = __Vtemp_h4e238e19__0[0U];
        __Vtemp_h93e9d47b__0[1U] = __Vtemp_h4e238e19__0[1U];
        __Vtemp_h93e9d47b__0[2U] = __Vtemp_h4e238e19__0[2U];
        __Vtemp_h93e9d47b__0[3U] = __Vtemp_h4e238e19__0[3U];
    } else {
        __Vtemp_h93e9d47b__0[0U] = 0U;
        __Vtemp_h93e9d47b__0[1U] = 0U;
        __Vtemp_h93e9d47b__0[2U] = 0U;
        __Vtemp_h93e9d47b__0[3U] = 0U;
    }
    bufp->fullWData(oldp+14802,(__Vtemp_h93e9d47b__0),128);
    __Vtemp_hd2b6c582__9[0U] = 1U;
    __Vtemp_hd2b6c582__9[1U] = 0U;
    __Vtemp_hd2b6c582__9[2U] = 0U;
    __Vtemp_hd2b6c582__9[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h220d2e4e__0, __Vtemp_hd2b6c582__9, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT____VdfgTmp_h3e9bf6c5__0) {
        __Vtemp_h52e63396__0[0U] = __Vtemp_h220d2e4e__0[0U];
        __Vtemp_h52e63396__0[1U] = __Vtemp_h220d2e4e__0[1U];
        __Vtemp_h52e63396__0[2U] = __Vtemp_h220d2e4e__0[2U];
        __Vtemp_h52e63396__0[3U] = __Vtemp_h220d2e4e__0[3U];
    } else {
        __Vtemp_h52e63396__0[0U] = 0U;
        __Vtemp_h52e63396__0[1U] = 0U;
        __Vtemp_h52e63396__0[2U] = 0U;
        __Vtemp_h52e63396__0[3U] = 0U;
    }
    bufp->fullWData(oldp+14806,(__Vtemp_h52e63396__0),128);
    bufp->fullCData(oldp+14810,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                          & vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                         >> 1U))),4);
    VL_SHIFTR_WWI(512,512,9, __Vtemp_h7a18a8e8__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_sizes, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    bufp->fullCData(oldp+14811,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                          & __Vtemp_h7a18a8e8__0[0U]) 
                                         >> 1U))),4);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h53631281__0, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT____VdfgTmp_h3e9bf6c5__0) {
        __Vtemp_h3bbdee5c__0[0U] = __Vtemp_h53631281__0[0U];
        __Vtemp_h3bbdee5c__0[1U] = __Vtemp_h53631281__0[1U];
        __Vtemp_h3bbdee5c__0[2U] = __Vtemp_h53631281__0[2U];
        __Vtemp_h3bbdee5c__0[3U] = __Vtemp_h53631281__0[3U];
        __Vtemp_h3bbdee5c__0[4U] = __Vtemp_h53631281__0[4U];
        __Vtemp_h3bbdee5c__0[5U] = __Vtemp_h53631281__0[5U];
        __Vtemp_h3bbdee5c__0[6U] = __Vtemp_h53631281__0[6U];
        __Vtemp_h3bbdee5c__0[7U] = __Vtemp_h53631281__0[7U];
        __Vtemp_h3bbdee5c__0[8U] = __Vtemp_h53631281__0[8U];
        __Vtemp_h3bbdee5c__0[9U] = __Vtemp_h53631281__0[9U];
        __Vtemp_h3bbdee5c__0[0xaU] = __Vtemp_h53631281__0[0xaU];
        __Vtemp_h3bbdee5c__0[0xbU] = __Vtemp_h53631281__0[0xbU];
        __Vtemp_h3bbdee5c__0[0xcU] = __Vtemp_h53631281__0[0xcU];
        __Vtemp_h3bbdee5c__0[0xdU] = __Vtemp_h53631281__0[0xdU];
        __Vtemp_h3bbdee5c__0[0xeU] = __Vtemp_h53631281__0[0xeU];
        __Vtemp_h3bbdee5c__0[0xfU] = __Vtemp_h53631281__0[0xfU];
    } else {
        __Vtemp_h3bbdee5c__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h3bbdee5c__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h3bbdee5c__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h3bbdee5c__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h3bbdee5c__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h3bbdee5c__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h3bbdee5c__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h3bbdee5c__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h3bbdee5c__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h3bbdee5c__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h3bbdee5c__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h3bbdee5c__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h3bbdee5c__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h3bbdee5c__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h3bbdee5c__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h3bbdee5c__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+14812,(__Vtemp_h3bbdee5c__0),512);
    bufp->fullIData(oldp+14828,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__watchdog),32);
    bufp->fullWData(oldp+14829,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_1),128);
    bufp->fullWData(oldp+14833,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_sizes_1),512);
    bufp->fullCData(oldp+14849,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_2),3);
    bufp->fullCData(oldp+14850,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_2) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+14851,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_counter_2))));
    __Vtemp_hd2b6c582__10[0U] = 1U;
    __Vtemp_hd2b6c582__10[1U] = 0U;
    __Vtemp_hd2b6c582__10[2U] = 0U;
    __Vtemp_hd2b6c582__10[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h56b528c2__0, __Vtemp_hd2b6c582__10, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT____VdfgTmp_hc83f17dc__0) {
        __Vtemp_hf60514c2__0[0U] = __Vtemp_h56b528c2__0[0U];
        __Vtemp_hf60514c2__0[1U] = __Vtemp_h56b528c2__0[1U];
        __Vtemp_hf60514c2__0[2U] = __Vtemp_h56b528c2__0[2U];
        __Vtemp_hf60514c2__0[3U] = __Vtemp_h56b528c2__0[3U];
    } else {
        __Vtemp_hf60514c2__0[0U] = 0U;
        __Vtemp_hf60514c2__0[1U] = 0U;
        __Vtemp_hf60514c2__0[2U] = 0U;
        __Vtemp_hf60514c2__0[3U] = 0U;
    }
    bufp->fullWData(oldp+14852,(__Vtemp_hf60514c2__0),128);
    VL_SHIFTR_WWI(512,512,9, __Vtemp_h59d8e643__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__inflight_sizes_1, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    bufp->fullCData(oldp+14856,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                          & __Vtemp_h59d8e643__0[0U]) 
                                         >> 1U))),4);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h53631281__1, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT____VdfgTmp_hc83f17dc__0) {
        __Vtemp_h269c7eda__0[0U] = __Vtemp_h53631281__1[0U];
        __Vtemp_h269c7eda__0[1U] = __Vtemp_h53631281__1[1U];
        __Vtemp_h269c7eda__0[2U] = __Vtemp_h53631281__1[2U];
        __Vtemp_h269c7eda__0[3U] = __Vtemp_h53631281__1[3U];
        __Vtemp_h269c7eda__0[4U] = __Vtemp_h53631281__1[4U];
        __Vtemp_h269c7eda__0[5U] = __Vtemp_h53631281__1[5U];
        __Vtemp_h269c7eda__0[6U] = __Vtemp_h53631281__1[6U];
        __Vtemp_h269c7eda__0[7U] = __Vtemp_h53631281__1[7U];
        __Vtemp_h269c7eda__0[8U] = __Vtemp_h53631281__1[8U];
        __Vtemp_h269c7eda__0[9U] = __Vtemp_h53631281__1[9U];
        __Vtemp_h269c7eda__0[0xaU] = __Vtemp_h53631281__1[0xaU];
        __Vtemp_h269c7eda__0[0xbU] = __Vtemp_h53631281__1[0xbU];
        __Vtemp_h269c7eda__0[0xcU] = __Vtemp_h53631281__1[0xcU];
        __Vtemp_h269c7eda__0[0xdU] = __Vtemp_h53631281__1[0xdU];
        __Vtemp_h269c7eda__0[0xeU] = __Vtemp_h53631281__1[0xeU];
        __Vtemp_h269c7eda__0[0xfU] = __Vtemp_h53631281__1[0xfU];
    } else {
        __Vtemp_h269c7eda__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h269c7eda__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h269c7eda__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h269c7eda__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h269c7eda__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h269c7eda__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h269c7eda__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h269c7eda__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h269c7eda__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h269c7eda__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h269c7eda__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h269c7eda__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h269c7eda__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h269c7eda__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h269c7eda__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h269c7eda__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+14857,(__Vtemp_h269c7eda__0),512);
    bufp->fullIData(oldp+14873,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullCData(oldp+14874,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id[0]),5);
    bufp->fullCData(oldp+14875,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_id
                                [0U]),5);
    bufp->fullIData(oldp+14876,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr[0]),32);
    bufp->fullIData(oldp+14877,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr
                                [0U]),32);
    bufp->fullCData(oldp+14878,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len[0]),8);
    bufp->fullCData(oldp+14879,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len
                                [0U]),8);
    bufp->fullCData(oldp+14880,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size[0]),3);
    bufp->fullCData(oldp+14881,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size
                                [0U]),3);
    bufp->fullCData(oldp+14882,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_burst[0]),2);
    bufp->fullCData(oldp+14883,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_burst
                                [0U]),2);
    bufp->fullCData(oldp+14884,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size[0]),4);
    bufp->fullCData(oldp+14885,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size
                                [0U]),4);
    bufp->fullCData(oldp+14886,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source[0]),7);
    bufp->fullCData(oldp+14887,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source
                                [0U]),7);
    bufp->fullBit(oldp+14888,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen[0]));
    bufp->fullBit(oldp+14889,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen
                              [0U]));
    bufp->fullBit(oldp+14890,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full));
    bufp->fullBit(oldp+14891,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full)))));
    bufp->fullBit(oldp+14892,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__maybe_full)))));
    bufp->fullCData(oldp+14893,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_7),5);
    bufp->fullBit(oldp+14894,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_7))));
    bufp->fullBit(oldp+14895,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_6));
    bufp->fullCData(oldp+14896,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_6),5);
    bufp->fullBit(oldp+14897,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_6))));
    bufp->fullBit(oldp+14898,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_5));
    bufp->fullCData(oldp+14899,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_5),5);
    bufp->fullBit(oldp+14900,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_5))));
    bufp->fullBit(oldp+14901,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_4));
    bufp->fullCData(oldp+14902,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_4),5);
    bufp->fullBit(oldp+14903,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_4))));
    bufp->fullBit(oldp+14904,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_3));
    bufp->fullCData(oldp+14905,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_3),5);
    bufp->fullBit(oldp+14906,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_3))));
    bufp->fullBit(oldp+14907,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_2));
    bufp->fullCData(oldp+14908,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_2),5);
    bufp->fullBit(oldp+14909,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_2))));
    bufp->fullBit(oldp+14910,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_1));
    bufp->fullCData(oldp+14911,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_1),5);
    bufp->fullBit(oldp+14912,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_1))));
    bufp->fullBit(oldp+14913,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write));
    bufp->fullBit(oldp+14914,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_23));
    bufp->fullBit(oldp+14915,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_23)))));
    bufp->fullBit(oldp+14916,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_22));
    bufp->fullBit(oldp+14917,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_22)))));
    bufp->fullBit(oldp+14918,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_21));
    bufp->fullBit(oldp+14919,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_21)))));
    bufp->fullBit(oldp+14920,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_20));
    bufp->fullBit(oldp+14921,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_20)))));
    bufp->fullBit(oldp+14922,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_19));
    bufp->fullBit(oldp+14923,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_19)))));
    bufp->fullBit(oldp+14924,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_18));
    bufp->fullBit(oldp+14925,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_18)))));
    bufp->fullBit(oldp+14926,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_17));
    bufp->fullBit(oldp+14927,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_17)))));
    bufp->fullBit(oldp+14928,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_16));
    bufp->fullBit(oldp+14929,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_16)))));
    bufp->fullBit(oldp+14930,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_15));
    bufp->fullBit(oldp+14931,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_15)))));
    bufp->fullBit(oldp+14932,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_14));
    bufp->fullBit(oldp+14933,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_14)))));
    bufp->fullBit(oldp+14934,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_13));
    bufp->fullBit(oldp+14935,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_13)))));
    bufp->fullBit(oldp+14936,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_12));
    bufp->fullBit(oldp+14937,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_12)))));
    bufp->fullBit(oldp+14938,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_11));
    bufp->fullBit(oldp+14939,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_11)))));
    bufp->fullBit(oldp+14940,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_10));
    bufp->fullBit(oldp+14941,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_10)))));
    bufp->fullBit(oldp+14942,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_9));
    bufp->fullBit(oldp+14943,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_9)))));
    bufp->fullBit(oldp+14944,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_8));
    bufp->fullBit(oldp+14945,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__count_8)))));
    bufp->fullCData(oldp+14946,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__counter),5);
    bufp->fullBit(oldp+14947,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__counter))));
    bufp->fullBit(oldp+14948,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__doneAW));
    bufp->fullCData(oldp+14949,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+14950,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__r_holds_d));
    bufp->fullCData(oldp+14951,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__b_delay),3);
    bufp->fullBit(oldp+14952,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsDO_opdata_1));
    bufp->fullBit(oldp+14953,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__r_first));
    bufp->fullBit(oldp+14954,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__r_denied_r));
    bufp->fullBit(oldp+14955,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4deint_auto_in_rresp))));
    bufp->fullBit(oldp+14956,((0U != vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp
                               [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value_1])));
    bufp->fullBit(oldp+14957,(((0U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4deint_auto_in_rresp)) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT___GEN_261))));
    bufp->fullCData(oldp+14958,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount),5);
    bufp->fullBit(oldp+14959,((1U & ((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)))));
    bufp->fullBit(oldp+14960,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 1U))));
    bufp->fullBit(oldp+14961,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 2U))));
    bufp->fullBit(oldp+14962,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 3U))));
    bufp->fullBit(oldp+14963,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 4U))));
    bufp->fullBit(oldp+14964,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 5U))));
    bufp->fullBit(oldp+14965,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 6U))));
    bufp->fullBit(oldp+14966,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 7U))));
    bufp->fullBit(oldp+14967,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 8U))));
    bufp->fullBit(oldp+14968,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 9U))));
    bufp->fullBit(oldp+14969,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0xaU))));
    bufp->fullBit(oldp+14970,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0xbU))));
    bufp->fullBit(oldp+14971,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0xcU))));
    bufp->fullBit(oldp+14972,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0xdU))));
    bufp->fullBit(oldp+14973,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0xeU))));
    bufp->fullBit(oldp+14974,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0xfU))));
    bufp->fullBit(oldp+14975,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0x10U))));
    bufp->fullBit(oldp+14976,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0x11U))));
    bufp->fullBit(oldp+14977,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0x12U))));
    bufp->fullBit(oldp+14978,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0x13U))));
    bufp->fullBit(oldp+14979,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0x14U))));
    bufp->fullBit(oldp+14980,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0x15U))));
    bufp->fullBit(oldp+14981,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                     >> 0x16U))));
    bufp->fullBit(oldp+14982,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsDO_opdata_1)) 
                                     | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4deint__DOT__bundleIn_0_rlast)))));
    bufp->fullBit(oldp+14983,((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14984,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 1U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14985,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 2U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14986,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 3U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14987,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 4U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14988,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 5U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14989,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 6U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14990,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 7U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14991,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 8U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14992,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 9U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14993,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0xaU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14994,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0xbU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14995,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0xcU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14996,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0xdU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14997,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0xeU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14998,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0xfU) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+14999,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0x10U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+15000,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0x11U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+15001,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0x12U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+15002,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0x13U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+15003,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0x14U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+15004,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0x15U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullBit(oldp+15005,(((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__d_sel_shiftAmount)) 
                                >> 0x16U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_hc0989b25__0))));
    bufp->fullQData(oldp+15006,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data[0]),64);
    bufp->fullQData(oldp+15008,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data
                                [0U]),64);
    bufp->fullCData(oldp+15010,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_strb[0]),8);
    bufp->fullCData(oldp+15011,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_strb
                                [0U]),8);
    bufp->fullBit(oldp+15012,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_last[0]));
    bufp->fullBit(oldp+15013,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_last
                              [0U]));
    bufp->fullBit(oldp+15014,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full));
    bufp->fullBit(oldp+15015,(((0U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                             >> 4U))) 
                               | ((1U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                >> 4U))) 
                                  | ((2U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                   >> 4U))) 
                                     | ((3U == (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                   >> 4U))) 
                                        | ((4U == (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                      >> 4U))) 
                                           | ((5U == 
                                               (7U 
                                                & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                   >> 4U))) 
                                              | ((6U 
                                                  == 
                                                  (7U 
                                                   & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                      >> 4U))) 
                                                 | (7U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                                                        >> 4U))))))))))));
    bufp->fullCData(oldp+15016,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter),5);
    bufp->fullCData(oldp+15017,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+15018,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+15019,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+15020,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__param),3);
    bufp->fullCData(oldp+15021,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__size),4);
    bufp->fullCData(oldp+15022,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__source),7);
    bufp->fullIData(oldp+15023,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__address),31);
    bufp->fullCData(oldp+15024,((0x1fU & (~ (0x1fU 
                                             & (((IData)(0xffU) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_size)) 
                                                >> 3U))))),5);
    bufp->fullCData(oldp+15025,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter),5);
    bufp->fullCData(oldp+15026,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+15027,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+15028,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+15029,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__size_1),4);
    bufp->fullCData(oldp+15030,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__source_1),7);
    bufp->fullBit(oldp+15031,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__denied));
    bufp->fullWData(oldp+15032,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight),128);
    bufp->fullWData(oldp+15036,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_opcodes),512);
    bufp->fullWData(oldp+15052,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_sizes),1024);
    bufp->fullCData(oldp+15084,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter_1),5);
    bufp->fullCData(oldp+15085,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter_1) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+15086,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+15087,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_1),5);
    bufp->fullCData(oldp+15088,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_1) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+15089,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_1))));
    __Vtemp_hd2b6c582__11[0U] = 1U;
    __Vtemp_hd2b6c582__11[1U] = 0U;
    __Vtemp_hd2b6c582__11[2U] = 0U;
    __Vtemp_hd2b6c582__11[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h7b581ccf__0, __Vtemp_hd2b6c582__11, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source));
    if (((6U != ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsDO_opdata_1)
                  ? 1U : 0U)) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___T_1227))) {
        __Vtemp_h4d25a699__0[0U] = __Vtemp_h7b581ccf__0[0U];
        __Vtemp_h4d25a699__0[1U] = __Vtemp_h7b581ccf__0[1U];
        __Vtemp_h4d25a699__0[2U] = __Vtemp_h7b581ccf__0[2U];
        __Vtemp_h4d25a699__0[3U] = __Vtemp_h7b581ccf__0[3U];
    } else {
        __Vtemp_h4d25a699__0[0U] = 0U;
        __Vtemp_h4d25a699__0[1U] = 0U;
        __Vtemp_h4d25a699__0[2U] = 0U;
        __Vtemp_h4d25a699__0[3U] = 0U;
    }
    bufp->fullWData(oldp+15090,(__Vtemp_h4d25a699__0),128);
    __Vtemp_hd2b6c582__12[0U] = 1U;
    __Vtemp_hd2b6c582__12[1U] = 0U;
    __Vtemp_hd2b6c582__12[2U] = 0U;
    __Vtemp_hd2b6c582__12[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hdf1791d2__0, __Vtemp_hd2b6c582__12, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
        __Vtemp_h055d9b1f__0[0U] = __Vtemp_hdf1791d2__0[0U];
        __Vtemp_h055d9b1f__0[1U] = __Vtemp_hdf1791d2__0[1U];
        __Vtemp_h055d9b1f__0[2U] = __Vtemp_hdf1791d2__0[2U];
        __Vtemp_h055d9b1f__0[3U] = __Vtemp_hdf1791d2__0[3U];
    } else {
        __Vtemp_h055d9b1f__0[0U] = 0U;
        __Vtemp_h055d9b1f__0[1U] = 0U;
        __Vtemp_h055d9b1f__0[2U] = 0U;
        __Vtemp_h055d9b1f__0[3U] = 0U;
    }
    bufp->fullWData(oldp+15094,(__Vtemp_h055d9b1f__0),128);
    bufp->fullCData(oldp+15098,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                          & vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                         >> 1U))),4);
    VL_SHIFTR_WWI(1024,1024,10, __Vtemp_hf8e980f8__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_sizes, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    bufp->fullCData(oldp+15099,((0xffU & ((VysyxSoCFull__ConstPool__CONST_h7bd5304c_0[0U] 
                                           & __Vtemp_hf8e980f8__0[0U]) 
                                          >> 1U))),8);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h6231e614__0, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
        __Vtemp_haee95868__0[0U] = __Vtemp_h6231e614__0[0U];
        __Vtemp_haee95868__0[1U] = __Vtemp_h6231e614__0[1U];
        __Vtemp_haee95868__0[2U] = __Vtemp_h6231e614__0[2U];
        __Vtemp_haee95868__0[3U] = __Vtemp_h6231e614__0[3U];
        __Vtemp_haee95868__0[4U] = __Vtemp_h6231e614__0[4U];
        __Vtemp_haee95868__0[5U] = __Vtemp_h6231e614__0[5U];
        __Vtemp_haee95868__0[6U] = __Vtemp_h6231e614__0[6U];
        __Vtemp_haee95868__0[7U] = __Vtemp_h6231e614__0[7U];
        __Vtemp_haee95868__0[8U] = __Vtemp_h6231e614__0[8U];
        __Vtemp_haee95868__0[9U] = __Vtemp_h6231e614__0[9U];
        __Vtemp_haee95868__0[0xaU] = __Vtemp_h6231e614__0[0xaU];
        __Vtemp_haee95868__0[0xbU] = __Vtemp_h6231e614__0[0xbU];
        __Vtemp_haee95868__0[0xcU] = __Vtemp_h6231e614__0[0xcU];
        __Vtemp_haee95868__0[0xdU] = __Vtemp_h6231e614__0[0xdU];
        __Vtemp_haee95868__0[0xeU] = __Vtemp_h6231e614__0[0xeU];
        __Vtemp_haee95868__0[0xfU] = __Vtemp_h6231e614__0[0xfU];
    } else {
        __Vtemp_haee95868__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_haee95868__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_haee95868__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_haee95868__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_haee95868__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_haee95868__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_haee95868__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_haee95868__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_haee95868__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_haee95868__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_haee95868__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_haee95868__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_haee95868__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_haee95868__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_haee95868__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_haee95868__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+15100,(__Vtemp_haee95868__0),512);
    VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h98f13421__0, VysyxSoCFull__ConstPool__CONST_h7bd5304c_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
        __Vtemp_h86c7f4e2__0[0U] = __Vtemp_h98f13421__0[0U];
        __Vtemp_h86c7f4e2__0[1U] = __Vtemp_h98f13421__0[1U];
        __Vtemp_h86c7f4e2__0[2U] = __Vtemp_h98f13421__0[2U];
        __Vtemp_h86c7f4e2__0[3U] = __Vtemp_h98f13421__0[3U];
        __Vtemp_h86c7f4e2__0[4U] = __Vtemp_h98f13421__0[4U];
        __Vtemp_h86c7f4e2__0[5U] = __Vtemp_h98f13421__0[5U];
        __Vtemp_h86c7f4e2__0[6U] = __Vtemp_h98f13421__0[6U];
        __Vtemp_h86c7f4e2__0[7U] = __Vtemp_h98f13421__0[7U];
        __Vtemp_h86c7f4e2__0[8U] = __Vtemp_h98f13421__0[8U];
        __Vtemp_h86c7f4e2__0[9U] = __Vtemp_h98f13421__0[9U];
        __Vtemp_h86c7f4e2__0[0xaU] = __Vtemp_h98f13421__0[0xaU];
        __Vtemp_h86c7f4e2__0[0xbU] = __Vtemp_h98f13421__0[0xbU];
        __Vtemp_h86c7f4e2__0[0xcU] = __Vtemp_h98f13421__0[0xcU];
        __Vtemp_h86c7f4e2__0[0xdU] = __Vtemp_h98f13421__0[0xdU];
        __Vtemp_h86c7f4e2__0[0xeU] = __Vtemp_h98f13421__0[0xeU];
        __Vtemp_h86c7f4e2__0[0xfU] = __Vtemp_h98f13421__0[0xfU];
        __Vtemp_h86c7f4e2__0[0x10U] = __Vtemp_h98f13421__0[0x10U];
        __Vtemp_h86c7f4e2__0[0x11U] = __Vtemp_h98f13421__0[0x11U];
        __Vtemp_h86c7f4e2__0[0x12U] = __Vtemp_h98f13421__0[0x12U];
        __Vtemp_h86c7f4e2__0[0x13U] = __Vtemp_h98f13421__0[0x13U];
        __Vtemp_h86c7f4e2__0[0x14U] = __Vtemp_h98f13421__0[0x14U];
        __Vtemp_h86c7f4e2__0[0x15U] = __Vtemp_h98f13421__0[0x15U];
        __Vtemp_h86c7f4e2__0[0x16U] = __Vtemp_h98f13421__0[0x16U];
        __Vtemp_h86c7f4e2__0[0x17U] = __Vtemp_h98f13421__0[0x17U];
        __Vtemp_h86c7f4e2__0[0x18U] = __Vtemp_h98f13421__0[0x18U];
        __Vtemp_h86c7f4e2__0[0x19U] = __Vtemp_h98f13421__0[0x19U];
        __Vtemp_h86c7f4e2__0[0x1aU] = __Vtemp_h98f13421__0[0x1aU];
        __Vtemp_h86c7f4e2__0[0x1bU] = __Vtemp_h98f13421__0[0x1bU];
        __Vtemp_h86c7f4e2__0[0x1cU] = __Vtemp_h98f13421__0[0x1cU];
        __Vtemp_h86c7f4e2__0[0x1dU] = __Vtemp_h98f13421__0[0x1dU];
        __Vtemp_h86c7f4e2__0[0x1eU] = __Vtemp_h98f13421__0[0x1eU];
        __Vtemp_h86c7f4e2__0[0x1fU] = __Vtemp_h98f13421__0[0x1fU];
    } else {
        __Vtemp_h86c7f4e2__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
        __Vtemp_h86c7f4e2__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
        __Vtemp_h86c7f4e2__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
        __Vtemp_h86c7f4e2__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
        __Vtemp_h86c7f4e2__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
        __Vtemp_h86c7f4e2__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
        __Vtemp_h86c7f4e2__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
        __Vtemp_h86c7f4e2__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
        __Vtemp_h86c7f4e2__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
        __Vtemp_h86c7f4e2__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
        __Vtemp_h86c7f4e2__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
        __Vtemp_h86c7f4e2__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
        __Vtemp_h86c7f4e2__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
        __Vtemp_h86c7f4e2__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
        __Vtemp_h86c7f4e2__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
        __Vtemp_h86c7f4e2__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
        __Vtemp_h86c7f4e2__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
        __Vtemp_h86c7f4e2__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
        __Vtemp_h86c7f4e2__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
        __Vtemp_h86c7f4e2__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
        __Vtemp_h86c7f4e2__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
        __Vtemp_h86c7f4e2__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
        __Vtemp_h86c7f4e2__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
        __Vtemp_h86c7f4e2__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
        __Vtemp_h86c7f4e2__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
        __Vtemp_h86c7f4e2__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
        __Vtemp_h86c7f4e2__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
        __Vtemp_h86c7f4e2__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
        __Vtemp_h86c7f4e2__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
        __Vtemp_h86c7f4e2__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
        __Vtemp_h86c7f4e2__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
        __Vtemp_h86c7f4e2__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
    }
    bufp->fullWData(oldp+15116,(__Vtemp_h86c7f4e2__0),1024);
    bufp->fullIData(oldp+15148,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__watchdog),32);
    bufp->fullWData(oldp+15149,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_1),128);
    bufp->fullWData(oldp+15153,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_sizes_1),1024);
    bufp->fullCData(oldp+15185,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_2),5);
    bufp->fullCData(oldp+15186,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_2) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+15187,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__d_first_counter_2))));
    __Vtemp_hd2b6c582__13[0U] = 1U;
    __Vtemp_hd2b6c582__13[1U] = 0U;
    __Vtemp_hd2b6c582__13[2U] = 0U;
    __Vtemp_hd2b6c582__13[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h7843d6bb__0, __Vtemp_hd2b6c582__13, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
        __Vtemp_h6fc04c2f__0[0U] = __Vtemp_h7843d6bb__0[0U];
        __Vtemp_h6fc04c2f__0[1U] = __Vtemp_h7843d6bb__0[1U];
        __Vtemp_h6fc04c2f__0[2U] = __Vtemp_h7843d6bb__0[2U];
        __Vtemp_h6fc04c2f__0[3U] = __Vtemp_h7843d6bb__0[3U];
    } else {
        __Vtemp_h6fc04c2f__0[0U] = 0U;
        __Vtemp_h6fc04c2f__0[1U] = 0U;
        __Vtemp_h6fc04c2f__0[2U] = 0U;
        __Vtemp_h6fc04c2f__0[3U] = 0U;
    }
    bufp->fullWData(oldp+15188,(__Vtemp_h6fc04c2f__0),128);
    VL_SHIFTR_WWI(1024,1024,10, __Vtemp_h5d74a3d1__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__inflight_sizes_1, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    bufp->fullCData(oldp+15192,((0xffU & ((VysyxSoCFull__ConstPool__CONST_h7bd5304c_0[0U] 
                                           & __Vtemp_h5d74a3d1__0[0U]) 
                                          >> 1U))),8);
    VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h98f13421__1, VysyxSoCFull__ConstPool__CONST_h7bd5304c_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
        __Vtemp_h6cfc4588__0[0U] = __Vtemp_h98f13421__1[0U];
        __Vtemp_h6cfc4588__0[1U] = __Vtemp_h98f13421__1[1U];
        __Vtemp_h6cfc4588__0[2U] = __Vtemp_h98f13421__1[2U];
        __Vtemp_h6cfc4588__0[3U] = __Vtemp_h98f13421__1[3U];
        __Vtemp_h6cfc4588__0[4U] = __Vtemp_h98f13421__1[4U];
        __Vtemp_h6cfc4588__0[5U] = __Vtemp_h98f13421__1[5U];
        __Vtemp_h6cfc4588__0[6U] = __Vtemp_h98f13421__1[6U];
        __Vtemp_h6cfc4588__0[7U] = __Vtemp_h98f13421__1[7U];
        __Vtemp_h6cfc4588__0[8U] = __Vtemp_h98f13421__1[8U];
        __Vtemp_h6cfc4588__0[9U] = __Vtemp_h98f13421__1[9U];
        __Vtemp_h6cfc4588__0[0xaU] = __Vtemp_h98f13421__1[0xaU];
        __Vtemp_h6cfc4588__0[0xbU] = __Vtemp_h98f13421__1[0xbU];
        __Vtemp_h6cfc4588__0[0xcU] = __Vtemp_h98f13421__1[0xcU];
        __Vtemp_h6cfc4588__0[0xdU] = __Vtemp_h98f13421__1[0xdU];
        __Vtemp_h6cfc4588__0[0xeU] = __Vtemp_h98f13421__1[0xeU];
        __Vtemp_h6cfc4588__0[0xfU] = __Vtemp_h98f13421__1[0xfU];
        __Vtemp_h6cfc4588__0[0x10U] = __Vtemp_h98f13421__1[0x10U];
        __Vtemp_h6cfc4588__0[0x11U] = __Vtemp_h98f13421__1[0x11U];
        __Vtemp_h6cfc4588__0[0x12U] = __Vtemp_h98f13421__1[0x12U];
        __Vtemp_h6cfc4588__0[0x13U] = __Vtemp_h98f13421__1[0x13U];
        __Vtemp_h6cfc4588__0[0x14U] = __Vtemp_h98f13421__1[0x14U];
        __Vtemp_h6cfc4588__0[0x15U] = __Vtemp_h98f13421__1[0x15U];
        __Vtemp_h6cfc4588__0[0x16U] = __Vtemp_h98f13421__1[0x16U];
        __Vtemp_h6cfc4588__0[0x17U] = __Vtemp_h98f13421__1[0x17U];
        __Vtemp_h6cfc4588__0[0x18U] = __Vtemp_h98f13421__1[0x18U];
        __Vtemp_h6cfc4588__0[0x19U] = __Vtemp_h98f13421__1[0x19U];
        __Vtemp_h6cfc4588__0[0x1aU] = __Vtemp_h98f13421__1[0x1aU];
        __Vtemp_h6cfc4588__0[0x1bU] = __Vtemp_h98f13421__1[0x1bU];
        __Vtemp_h6cfc4588__0[0x1cU] = __Vtemp_h98f13421__1[0x1cU];
        __Vtemp_h6cfc4588__0[0x1dU] = __Vtemp_h98f13421__1[0x1dU];
        __Vtemp_h6cfc4588__0[0x1eU] = __Vtemp_h98f13421__1[0x1eU];
        __Vtemp_h6cfc4588__0[0x1fU] = __Vtemp_h98f13421__1[0x1fU];
    } else {
        __Vtemp_h6cfc4588__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
        __Vtemp_h6cfc4588__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
        __Vtemp_h6cfc4588__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
        __Vtemp_h6cfc4588__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
        __Vtemp_h6cfc4588__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
        __Vtemp_h6cfc4588__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
        __Vtemp_h6cfc4588__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
        __Vtemp_h6cfc4588__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
        __Vtemp_h6cfc4588__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
        __Vtemp_h6cfc4588__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
        __Vtemp_h6cfc4588__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
        __Vtemp_h6cfc4588__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
        __Vtemp_h6cfc4588__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
        __Vtemp_h6cfc4588__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
        __Vtemp_h6cfc4588__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
        __Vtemp_h6cfc4588__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
        __Vtemp_h6cfc4588__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
        __Vtemp_h6cfc4588__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
        __Vtemp_h6cfc4588__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
        __Vtemp_h6cfc4588__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
        __Vtemp_h6cfc4588__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
        __Vtemp_h6cfc4588__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
        __Vtemp_h6cfc4588__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
        __Vtemp_h6cfc4588__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
        __Vtemp_h6cfc4588__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
        __Vtemp_h6cfc4588__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
        __Vtemp_h6cfc4588__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
        __Vtemp_h6cfc4588__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
        __Vtemp_h6cfc4588__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
        __Vtemp_h6cfc4588__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
        __Vtemp_h6cfc4588__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
        __Vtemp_h6cfc4588__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
    }
    bufp->fullWData(oldp+15193,(__Vtemp_h6cfc4588__0),1024);
    bufp->fullIData(oldp+15225,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullCData(oldp+15226,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_id[0]),5);
    bufp->fullCData(oldp+15227,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_id
                                [0U]),5);
    bufp->fullCData(oldp+15228,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size[0]),4);
    bufp->fullCData(oldp+15229,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size
                                [0U]),4);
    bufp->fullCData(oldp+15230,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source[0]),7);
    bufp->fullCData(oldp+15231,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source
                                [0U]),7);
    bufp->fullBit(oldp+15232,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_wen[0]));
    bufp->fullBit(oldp+15233,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__ram_wen
                              [0U]));
    bufp->fullBit(oldp+15234,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__maybe_full));
    bufp->fullBit(oldp+15235,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeat_last)))));
    bufp->fullCData(oldp+15236,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_mask),8);
    bufp->fullQData(oldp+15237,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_data),64);
    bufp->fullIData(oldp+15239,((IData)((vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_data 
                                         >> 0x20U))),32);
    bufp->fullIData(oldp+15240,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__cated_bits_data_lo),32);
    bufp->fullQData(oldp+15241,((((QData)((IData)((vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_data 
                                                   >> 0x20U))) 
                                  << 0x20U) | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__cated_bits_data_lo)))),64);
    bufp->fullBit(oldp+15243,((1U & (~ (1U & (((IData)(7U) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)) 
                                              >> 2U))))));
    bufp->fullBit(oldp+15244,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeat_count));
    bufp->fullBit(oldp+15245,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeat_last));
    bufp->fullBit(oldp+15246,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address 
                                     >> 2U))));
    bufp->fullBit(oldp+15247,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeat_index));
    bufp->fullCData(oldp+15248,((0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_mask))),4);
    bufp->fullCData(oldp+15249,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater_io_deq_bits_mask) 
                                         >> 4U))),4);
    bufp->fullBit(oldp+15250,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__count));
    bufp->fullBit(oldp+15251,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__corrupt_reg));
    bufp->fullBit(oldp+15252,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__bundleIn_0_d_bits_data_rdata_written_once));
    bufp->fullIData(oldp+15253,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__bundleIn_0_d_bits_data_rdata_0),32);
    bufp->fullCData(oldp+15254,((0x3fU & (~ ((IData)(0x3fU) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size))))),6);
    bufp->fullBit(oldp+15255,((0U == (0x3fU & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address 
                                               & (~ 
                                                  ((IData)(0x3fU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size))))))));
    bufp->fullCData(oldp+15256,((3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size))),2);
    bufp->fullCData(oldp+15257,((7U & (1U | ((IData)(1U) 
                                             << (3U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size)))))),3);
    bufp->fullBit(oldp+15258,((1U & (((IData)(1U) << 
                                      (3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size))) 
                                     >> 2U))));
    bufp->fullBit(oldp+15259,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address 
                                     >> 2U))));
    bufp->fullBit(oldp+15260,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address 
                                        >> 2U)))));
    bufp->fullBit(oldp+15261,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc));
    bufp->fullBit(oldp+15262,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_1));
    bufp->fullBit(oldp+15263,((1U & (((IData)(1U) << 
                                      (3U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size))) 
                                     >> 1U))));
    bufp->fullBit(oldp+15264,((1U & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address 
                                     >> 1U))));
    bufp->fullBit(oldp+15265,((1U & (~ (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address 
                                        >> 1U)))));
    bufp->fullBit(oldp+15266,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_2));
    bufp->fullBit(oldp+15267,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_2));
    bufp->fullBit(oldp+15268,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_3));
    bufp->fullBit(oldp+15269,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_3));
    bufp->fullBit(oldp+15270,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_4));
    bufp->fullBit(oldp+15271,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_4));
    bufp->fullBit(oldp+15272,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_5));
    bufp->fullBit(oldp+15273,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_5));
    bufp->fullBit(oldp+15274,((1U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address)));
    bufp->fullBit(oldp+15275,((1U & (~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address))));
    bufp->fullBit(oldp+15276,(((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_2))));
    bufp->fullBit(oldp+15277,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_2) 
                               | ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_2)))));
    bufp->fullBit(oldp+15278,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_2) 
                               & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address)));
    bufp->fullBit(oldp+15279,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_2) 
                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_2) 
                                  & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address))));
    bufp->fullBit(oldp+15280,(((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_3))));
    bufp->fullBit(oldp+15281,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_3) 
                               | ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_3)))));
    bufp->fullBit(oldp+15282,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_3) 
                               & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address)));
    bufp->fullBit(oldp+15283,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_3) 
                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_3) 
                                  & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address))));
    bufp->fullBit(oldp+15284,(((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_4))));
    bufp->fullBit(oldp+15285,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_4) 
                               | ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_4)))));
    bufp->fullBit(oldp+15286,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_4) 
                               & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address)));
    bufp->fullBit(oldp+15287,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_4) 
                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_4) 
                                  & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address))));
    bufp->fullBit(oldp+15288,(((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_5))));
    bufp->fullBit(oldp+15289,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_5) 
                               | ((~ vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_5)))));
    bufp->fullBit(oldp+15290,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_5) 
                               & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address)));
    bufp->fullBit(oldp+15291,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_acc_5) 
                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask_eq_5) 
                                  & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_address))));
    bufp->fullCData(oldp+15292,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__mask),8);
    bufp->fullCData(oldp+15293,((7U & (~ (7U & (((IData)(0x3fU) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_size)) 
                                                >> 3U))))),3);
    bufp->fullBit(oldp+15294,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_opcode) 
                                        >> 2U)))));
    bufp->fullCData(oldp+15295,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter),3);
    bufp->fullCData(oldp+15296,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15297,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+15298,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+15299,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__size),3);
    bufp->fullCData(oldp+15300,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__source),4);
    bufp->fullIData(oldp+15301,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__address),32);
    bufp->fullCData(oldp+15302,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter),3);
    bufp->fullCData(oldp+15303,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15304,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+15305,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+15306,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__param_1),2);
    bufp->fullCData(oldp+15307,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__size_1),3);
    bufp->fullCData(oldp+15308,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__source_1),4);
    bufp->fullCData(oldp+15309,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__sink),6);
    bufp->fullBit(oldp+15310,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__denied));
    bufp->fullSData(oldp+15311,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight),16);
    bufp->fullQData(oldp+15312,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_opcodes),64);
    bufp->fullQData(oldp+15314,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_sizes),64);
    bufp->fullCData(oldp+15316,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter_1),3);
    bufp->fullCData(oldp+15317,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter_1) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15318,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+15319,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_1),3);
    bufp->fullCData(oldp+15320,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_1) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15321,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_1))));
    bufp->fullIData(oldp+15322,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__watchdog),32);
    bufp->fullSData(oldp+15323,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_1),16);
    bufp->fullQData(oldp+15324,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_sizes_1),64);
    bufp->fullCData(oldp+15326,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_2),3);
    bufp->fullCData(oldp+15327,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_2) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15328,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__d_first_counter_2))));
    bufp->fullIData(oldp+15329,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullBit(oldp+15330,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__full));
    bufp->fullCData(oldp+15331,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_opcode),3);
    bufp->fullCData(oldp+15332,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_size),3);
    bufp->fullCData(oldp+15333,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_source),4);
    bufp->fullIData(oldp+15334,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_address),32);
    bufp->fullCData(oldp+15335,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_mask),8);
    bufp->fullQData(oldp+15336,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__repeated_repeater__DOT__saved_data),64);
    bufp->fullBit(oldp+15338,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_last)))));
    bufp->fullQData(oldp+15339,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_data),64);
    bufp->fullBit(oldp+15341,((1U & (~ (1U & (((IData)(7U) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_a_bits_size)) 
                                              >> 2U))))));
    bufp->fullBit(oldp+15342,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__count));
    bufp->fullBit(oldp+15343,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__last));
    bufp->fullBit(oldp+15344,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__enable_0));
    bufp->fullBit(oldp+15345,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_written_once));
    bufp->fullBit(oldp+15346,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_masked_enable_0));
    bufp->fullIData(oldp+15347,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_0),32);
    bufp->fullIData(oldp+15348,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_masked_enable_0)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_data
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_data_rdata_0)),32);
    bufp->fullBit(oldp+15349,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_written_once));
    bufp->fullBit(oldp+15350,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_masked_enable_0));
    bufp->fullCData(oldp+15351,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_0),4);
    bufp->fullCData(oldp+15352,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_masked_enable_0)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_mask)
                                  : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__bundleOut_0_a_bits_mask_rdata_0))),4);
    bufp->fullIData(oldp+15353,((IData)((vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_data 
                                         >> 0x20U))),32);
    bufp->fullIData(oldp+15354,((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_enq_bits_data)),32);
    bufp->fullQData(oldp+15355,((((QData)((IData)((vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_deq_bits_data 
                                                   >> 0x20U))) 
                                  << 0x20U) | (QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater_io_enq_bits_data)))),64);
    bufp->fullBit(oldp+15357,((1U & (~ (1U & (((IData)(7U) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_size)) 
                                              >> 2U))))));
    bufp->fullBit(oldp+15358,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_count));
    bufp->fullBit(oldp+15359,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_count)))));
    bufp->fullBit(oldp+15360,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_last));
    bufp->fullBit(oldp+15361,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_0));
    bufp->fullBit(oldp+15362,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_1));
    bufp->fullBit(oldp+15363,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_2));
    bufp->fullBit(oldp+15364,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_3));
    bufp->fullBit(oldp+15365,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_4));
    bufp->fullBit(oldp+15366,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_5));
    bufp->fullBit(oldp+15367,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_6));
    bufp->fullBit(oldp+15368,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_7));
    bufp->fullBit(oldp+15369,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_8));
    bufp->fullBit(oldp+15370,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_9));
    bufp->fullBit(oldp+15371,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_10));
    bufp->fullBit(oldp+15372,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_11));
    bufp->fullBit(oldp+15373,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_12));
    bufp->fullBit(oldp+15374,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_13));
    bufp->fullBit(oldp+15375,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_14));
    bufp->fullBit(oldp+15376,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_15));
    bufp->fullBit(oldp+15377,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_16));
    bufp->fullBit(oldp+15378,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_17));
    bufp->fullBit(oldp+15379,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_18));
    bufp->fullBit(oldp+15380,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_19));
    bufp->fullBit(oldp+15381,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_20));
    bufp->fullBit(oldp+15382,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_21));
    bufp->fullBit(oldp+15383,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_22));
    bufp->fullBit(oldp+15384,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_23));
    bufp->fullBit(oldp+15385,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_24));
    bufp->fullBit(oldp+15386,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_25));
    bufp->fullBit(oldp+15387,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_26));
    bufp->fullBit(oldp+15388,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_27));
    bufp->fullBit(oldp+15389,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_28));
    bufp->fullBit(oldp+15390,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_29));
    bufp->fullBit(oldp+15391,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_30));
    bufp->fullBit(oldp+15392,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_31));
    bufp->fullBit(oldp+15393,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_32));
    bufp->fullBit(oldp+15394,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_33));
    bufp->fullBit(oldp+15395,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_34));
    bufp->fullBit(oldp+15396,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_35));
    bufp->fullBit(oldp+15397,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_36));
    bufp->fullBit(oldp+15398,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_37));
    bufp->fullBit(oldp+15399,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_38));
    bufp->fullBit(oldp+15400,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_39));
    bufp->fullBit(oldp+15401,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_40));
    bufp->fullBit(oldp+15402,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_41));
    bufp->fullBit(oldp+15403,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_42));
    bufp->fullBit(oldp+15404,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_43));
    bufp->fullBit(oldp+15405,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_44));
    bufp->fullBit(oldp+15406,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_45));
    bufp->fullBit(oldp+15407,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_46));
    bufp->fullBit(oldp+15408,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_47));
    bufp->fullBit(oldp+15409,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_48));
    bufp->fullBit(oldp+15410,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_49));
    bufp->fullBit(oldp+15411,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_50));
    bufp->fullBit(oldp+15412,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_51));
    bufp->fullBit(oldp+15413,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_52));
    bufp->fullBit(oldp+15414,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_53));
    bufp->fullBit(oldp+15415,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_54));
    bufp->fullBit(oldp+15416,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_55));
    bufp->fullBit(oldp+15417,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_56));
    bufp->fullBit(oldp+15418,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_57));
    bufp->fullBit(oldp+15419,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_58));
    bufp->fullBit(oldp+15420,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_59));
    bufp->fullBit(oldp+15421,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_60));
    bufp->fullBit(oldp+15422,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_61));
    bufp->fullBit(oldp+15423,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_62));
    bufp->fullBit(oldp+15424,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_63));
    bufp->fullBit(oldp+15425,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_hold_r));
    bufp->fullBit(oldp+15426,((1U & ((((IData)(7U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_size)) 
                                      >> 2U) & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_count)
                                                 ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_hold_r)
                                                 : 
                                                ((0x3fU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_63)
                                                  : 
                                                 ((0x3eU 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                                   ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_62)
                                                   : 
                                                  ((0x3dU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_61)
                                                    : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT___GEN_198)))))))));
    bufp->fullBit(oldp+15427,(((1U & ((((IData)(7U) 
                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_size)) 
                                       >> 2U) & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_count)
                                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_hold_r)
                                                  : 
                                                 ((0x3fU 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                                   ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_63)
                                                   : 
                                                  ((0x3eU 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_62)
                                                    : 
                                                   ((0x3dU 
                                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                                     ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_sel_sel_sources_61)
                                                     : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT___GEN_198))))))) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeat_count))));
    bufp->fullBit(oldp+15428,((1U & (~ (1U & (((IData)(7U) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_c_bits_size)) 
                                              >> 2U))))));
    bufp->fullBit(oldp+15429,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__count_1));
    bufp->fullBit(oldp+15430,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__last_1));
    bufp->fullBit(oldp+15431,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_sizeOH_shiftAmount));
    bufp->fullCData(oldp+15432,((3U & (1U | ((IData)(1U) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_sizeOH_shiftAmount))))),2);
    bufp->fullBit(oldp+15433,((1U & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_sizeOH_shiftAmount)) 
                                     >> 1U))));
    bufp->fullBit(oldp+15434,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc));
    bufp->fullBit(oldp+15435,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc_1));
    bufp->fullBit(oldp+15436,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1)) 
                                     & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))))));
    bufp->fullBit(oldp+15437,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc) 
                                     | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1)) 
                                        & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))))));
    bufp->fullBit(oldp+15438,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))));
    bufp->fullBit(oldp+15439,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc) 
                               | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
    bufp->fullBit(oldp+15440,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1))));
    bufp->fullBit(oldp+15441,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc_1) 
                               | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1)))));
    bufp->fullBit(oldp+15442,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2))));
    bufp->fullBit(oldp+15443,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask_acc_1) 
                               | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_1) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__mask_bit_2)))));
    bufp->fullCData(oldp+15444,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__mask),4);
    bufp->fullCData(oldp+15445,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter),6);
    bufp->fullCData(oldp+15446,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+15447,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+15448,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+15449,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__param),3);
    bufp->fullCData(oldp+15450,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__size),4);
    bufp->fullCData(oldp+15451,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__source),6);
    bufp->fullIData(oldp+15452,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__address),32);
    bufp->fullCData(oldp+15453,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter),6);
    bufp->fullCData(oldp+15454,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+15455,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+15456,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+15457,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__param_1),2);
    bufp->fullCData(oldp+15458,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__size_1),4);
    bufp->fullCData(oldp+15459,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__source_1),6);
    bufp->fullBit(oldp+15460,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__denied));
    bufp->fullCData(oldp+15461,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter),6);
    bufp->fullCData(oldp+15462,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+15463,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter))));
    bufp->fullCData(oldp+15464,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__opcode_3),3);
    bufp->fullCData(oldp+15465,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__param_3),3);
    bufp->fullCData(oldp+15466,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__size_3),4);
    bufp->fullCData(oldp+15467,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__source_3),6);
    bufp->fullIData(oldp+15468,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__address_2),32);
    bufp->fullQData(oldp+15469,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight),64);
    bufp->fullWData(oldp+15471,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_opcodes),256);
    bufp->fullWData(oldp+15479,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_sizes),512);
    bufp->fullCData(oldp+15495,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter_1),6);
    bufp->fullCData(oldp+15496,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter_1) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+15497,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+15498,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1),6);
    bufp->fullCData(oldp+15499,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+15500,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_1))));
    bufp->fullQData(oldp+15501,((((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2535))
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+15503,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT____VdfgTmp_h6c2403bb__0)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                  : 0ULL)),64);
    bufp->fullCData(oldp+15505,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h57168600_0[0U] 
                                          & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                         >> 1U))),4);
    VL_SHIFTR_WWI(512,512,9, __Vtemp_h09fbd50a__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_sizes, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                   << 3U));
    bufp->fullCData(oldp+15506,((0xffU & ((VysyxSoCFull__ConstPool__CONST_hffd88623_0[0U] 
                                           & __Vtemp_h09fbd50a__0[0U]) 
                                          >> 1U))),8);
    VL_SHIFTL_WWI(256,256,8, __Vtemp_h0c8c943c__1, VysyxSoCFull__ConstPool__CONST_h57168600_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT____VdfgTmp_h6c2403bb__0) {
        __Vtemp_h19506f3d__0[0U] = __Vtemp_h0c8c943c__1[0U];
        __Vtemp_h19506f3d__0[1U] = __Vtemp_h0c8c943c__1[1U];
        __Vtemp_h19506f3d__0[2U] = __Vtemp_h0c8c943c__1[2U];
        __Vtemp_h19506f3d__0[3U] = __Vtemp_h0c8c943c__1[3U];
        __Vtemp_h19506f3d__0[4U] = __Vtemp_h0c8c943c__1[4U];
        __Vtemp_h19506f3d__0[5U] = __Vtemp_h0c8c943c__1[5U];
        __Vtemp_h19506f3d__0[6U] = __Vtemp_h0c8c943c__1[6U];
        __Vtemp_h19506f3d__0[7U] = __Vtemp_h0c8c943c__1[7U];
    } else {
        __Vtemp_h19506f3d__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_h19506f3d__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_h19506f3d__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_h19506f3d__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_h19506f3d__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_h19506f3d__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_h19506f3d__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_h19506f3d__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+15507,(__Vtemp_h19506f3d__0),256);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h60eb240a__2, VysyxSoCFull__ConstPool__CONST_hffd88623_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT____VdfgTmp_h6c2403bb__0) {
        __Vtemp_h16e984a3__0[0U] = __Vtemp_h60eb240a__2[0U];
        __Vtemp_h16e984a3__0[1U] = __Vtemp_h60eb240a__2[1U];
        __Vtemp_h16e984a3__0[2U] = __Vtemp_h60eb240a__2[2U];
        __Vtemp_h16e984a3__0[3U] = __Vtemp_h60eb240a__2[3U];
        __Vtemp_h16e984a3__0[4U] = __Vtemp_h60eb240a__2[4U];
        __Vtemp_h16e984a3__0[5U] = __Vtemp_h60eb240a__2[5U];
        __Vtemp_h16e984a3__0[6U] = __Vtemp_h60eb240a__2[6U];
        __Vtemp_h16e984a3__0[7U] = __Vtemp_h60eb240a__2[7U];
        __Vtemp_h16e984a3__0[8U] = __Vtemp_h60eb240a__2[8U];
        __Vtemp_h16e984a3__0[9U] = __Vtemp_h60eb240a__2[9U];
        __Vtemp_h16e984a3__0[0xaU] = __Vtemp_h60eb240a__2[0xaU];
        __Vtemp_h16e984a3__0[0xbU] = __Vtemp_h60eb240a__2[0xbU];
        __Vtemp_h16e984a3__0[0xcU] = __Vtemp_h60eb240a__2[0xcU];
        __Vtemp_h16e984a3__0[0xdU] = __Vtemp_h60eb240a__2[0xdU];
        __Vtemp_h16e984a3__0[0xeU] = __Vtemp_h60eb240a__2[0xeU];
        __Vtemp_h16e984a3__0[0xfU] = __Vtemp_h60eb240a__2[0xfU];
    } else {
        __Vtemp_h16e984a3__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h16e984a3__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h16e984a3__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h16e984a3__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h16e984a3__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h16e984a3__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h16e984a3__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h16e984a3__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h16e984a3__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h16e984a3__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h16e984a3__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h16e984a3__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h16e984a3__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h16e984a3__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h16e984a3__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h16e984a3__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+15515,(__Vtemp_h16e984a3__0),512);
    bufp->fullIData(oldp+15531,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__watchdog),32);
    bufp->fullQData(oldp+15532,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_1),64);
    bufp->fullWData(oldp+15534,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_sizes_1),512);
    bufp->fullCData(oldp+15550,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter_1),6);
    bufp->fullCData(oldp+15551,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter_1) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+15552,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_first_counter_1))));
    bufp->fullCData(oldp+15553,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2),6);
    bufp->fullCData(oldp+15554,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+15555,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_2))));
    bufp->fullQData(oldp+15556,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2624) 
                                  & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_io_in_d_bits_opcode)))
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+15558,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT____VdfgTmp_h45b941fa__0)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source))
                                  : 0ULL)),64);
    VL_SHIFTR_WWI(512,512,9, __Vtemp_h67f8fc73__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_sizes_1, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                   << 3U));
    bufp->fullCData(oldp+15560,((0xffU & ((VysyxSoCFull__ConstPool__CONST_hffd88623_0[0U] 
                                           & __Vtemp_h67f8fc73__0[0U]) 
                                          >> 1U))),8);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h60eb240a__3, VysyxSoCFull__ConstPool__CONST_hffd88623_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT____VdfgTmp_h45b941fa__0) {
        __Vtemp_h8a9f11ea__0[0U] = __Vtemp_h60eb240a__3[0U];
        __Vtemp_h8a9f11ea__0[1U] = __Vtemp_h60eb240a__3[1U];
        __Vtemp_h8a9f11ea__0[2U] = __Vtemp_h60eb240a__3[2U];
        __Vtemp_h8a9f11ea__0[3U] = __Vtemp_h60eb240a__3[3U];
        __Vtemp_h8a9f11ea__0[4U] = __Vtemp_h60eb240a__3[4U];
        __Vtemp_h8a9f11ea__0[5U] = __Vtemp_h60eb240a__3[5U];
        __Vtemp_h8a9f11ea__0[6U] = __Vtemp_h60eb240a__3[6U];
        __Vtemp_h8a9f11ea__0[7U] = __Vtemp_h60eb240a__3[7U];
        __Vtemp_h8a9f11ea__0[8U] = __Vtemp_h60eb240a__3[8U];
        __Vtemp_h8a9f11ea__0[9U] = __Vtemp_h60eb240a__3[9U];
        __Vtemp_h8a9f11ea__0[0xaU] = __Vtemp_h60eb240a__3[0xaU];
        __Vtemp_h8a9f11ea__0[0xbU] = __Vtemp_h60eb240a__3[0xbU];
        __Vtemp_h8a9f11ea__0[0xcU] = __Vtemp_h60eb240a__3[0xcU];
        __Vtemp_h8a9f11ea__0[0xdU] = __Vtemp_h60eb240a__3[0xdU];
        __Vtemp_h8a9f11ea__0[0xeU] = __Vtemp_h60eb240a__3[0xeU];
        __Vtemp_h8a9f11ea__0[0xfU] = __Vtemp_h60eb240a__3[0xfU];
    } else {
        __Vtemp_h8a9f11ea__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h8a9f11ea__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h8a9f11ea__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h8a9f11ea__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h8a9f11ea__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h8a9f11ea__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h8a9f11ea__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h8a9f11ea__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h8a9f11ea__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h8a9f11ea__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h8a9f11ea__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h8a9f11ea__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h8a9f11ea__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h8a9f11ea__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h8a9f11ea__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h8a9f11ea__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+15561,(__Vtemp_h8a9f11ea__0),512);
    bufp->fullIData(oldp+15577,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullBit(oldp+15578,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__inflight_2));
    bufp->fullCData(oldp+15579,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_3),6);
    bufp->fullCData(oldp+15580,((0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_3) 
                                          - (IData)(1U)))),6);
    bufp->fullBit(oldp+15581,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__d_first_counter_3))));
    bufp->fullBit(oldp+15582,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2682));
    bufp->fullBit(oldp+15583,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__full));
    bufp->fullCData(oldp+15584,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_opcode),3);
    bufp->fullCData(oldp+15585,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_param),2);
    bufp->fullCData(oldp+15586,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_size),4);
    bufp->fullCData(oldp+15587,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_source),6);
    bufp->fullBit(oldp+15588,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_denied));
    bufp->fullQData(oldp+15589,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_data),64);
    bufp->fullBit(oldp+15591,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__repeated_repeater__DOT__saved_corrupt));
    bufp->fullBit(oldp+15592,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeat_last_1)))));
    bufp->fullBit(oldp+15593,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeat_count));
    bufp->fullBit(oldp+15594,((1U & (~ (1U & (((IData)(7U) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size)) 
                                              >> 2U))))));
    bufp->fullBit(oldp+15595,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__count));
    bufp->fullBit(oldp+15596,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__last));
    bufp->fullBit(oldp+15597,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__corrupt_reg));
    bufp->fullBit(oldp+15598,((1U & (~ (1U & (((IData)(7U) 
                                               << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_size_MPORT_data)) 
                                              >> 2U))))));
    bufp->fullBit(oldp+15599,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeat_count_1));
    bufp->fullBit(oldp+15600,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeat_last_1));
    bufp->fullCData(oldp+15601,((0x3fU & (~ ((IData)(0x3fU) 
                                             << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor_io_in_c_bits_size))))),6);
    bufp->fullBit(oldp+15602,((0U == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor_io_in_c_bits_address) 
                                               & (~ 
                                                  ((IData)(0x3fU) 
                                                   << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor_io_in_c_bits_size))))))));
    bufp->fullCData(oldp+15603,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter),3);
    bufp->fullCData(oldp+15604,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15605,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+15606,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+15607,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__param),3);
    bufp->fullCData(oldp+15608,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__size),3);
    bufp->fullCData(oldp+15609,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__source),7);
    bufp->fullSData(oldp+15610,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__address),13);
    bufp->fullCData(oldp+15611,((7U & (~ (7U & (((IData)(0x3fU) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size)) 
                                                >> 3U))))),3);
    bufp->fullCData(oldp+15612,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter),3);
    bufp->fullCData(oldp+15613,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15614,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+15615,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+15616,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__param_1),2);
    bufp->fullCData(oldp+15617,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__size_1),3);
    bufp->fullCData(oldp+15618,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__source_1),7);
    bufp->fullBit(oldp+15619,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__denied));
    bufp->fullCData(oldp+15620,((7U & (~ (7U & (((IData)(0x3fU) 
                                                 << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor_io_in_c_bits_size)) 
                                                >> 3U))))),3);
    bufp->fullCData(oldp+15621,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter),3);
    bufp->fullCData(oldp+15622,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15623,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter))));
    bufp->fullCData(oldp+15624,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__opcode_3),3);
    bufp->fullCData(oldp+15625,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__param_3),3);
    bufp->fullCData(oldp+15626,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__size_3),3);
    bufp->fullCData(oldp+15627,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__source_3),7);
    bufp->fullSData(oldp+15628,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__address_2),13);
    bufp->fullWData(oldp+15629,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight),128);
    bufp->fullWData(oldp+15633,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_opcodes),512);
    bufp->fullWData(oldp+15649,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_sizes),512);
    bufp->fullCData(oldp+15665,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter_1),3);
    bufp->fullCData(oldp+15666,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter_1) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15667,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+15668,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1),3);
    bufp->fullCData(oldp+15669,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15670,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_1))));
    __Vtemp_hd2b6c582__14[0U] = 1U;
    __Vtemp_hd2b6c582__14[1U] = 0U;
    __Vtemp_hd2b6c582__14[2U] = 0U;
    __Vtemp_hd2b6c582__14[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h59965f33__0, __Vtemp_hd2b6c582__14, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
    if (((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode)) 
         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2260))) {
        __Vtemp_he4bdcf00__0[0U] = __Vtemp_h59965f33__0[0U];
        __Vtemp_he4bdcf00__0[1U] = __Vtemp_h59965f33__0[1U];
        __Vtemp_he4bdcf00__0[2U] = __Vtemp_h59965f33__0[2U];
        __Vtemp_he4bdcf00__0[3U] = __Vtemp_h59965f33__0[3U];
    } else {
        __Vtemp_he4bdcf00__0[0U] = 0U;
        __Vtemp_he4bdcf00__0[1U] = 0U;
        __Vtemp_he4bdcf00__0[2U] = 0U;
        __Vtemp_he4bdcf00__0[3U] = 0U;
    }
    bufp->fullWData(oldp+15671,(__Vtemp_he4bdcf00__0),128);
    __Vtemp_hd2b6c582__15[0U] = 1U;
    __Vtemp_hd2b6c582__15[1U] = 0U;
    __Vtemp_hd2b6c582__15[2U] = 0U;
    __Vtemp_hd2b6c582__15[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hd6eb7712__0, __Vtemp_hd2b6c582__15, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT____VdfgTmp_h3e9bf6c5__0) {
        __Vtemp_hde6497e4__0[0U] = __Vtemp_hd6eb7712__0[0U];
        __Vtemp_hde6497e4__0[1U] = __Vtemp_hd6eb7712__0[1U];
        __Vtemp_hde6497e4__0[2U] = __Vtemp_hd6eb7712__0[2U];
        __Vtemp_hde6497e4__0[3U] = __Vtemp_hd6eb7712__0[3U];
    } else {
        __Vtemp_hde6497e4__0[0U] = 0U;
        __Vtemp_hde6497e4__0[1U] = 0U;
        __Vtemp_hde6497e4__0[2U] = 0U;
        __Vtemp_hde6497e4__0[3U] = 0U;
    }
    bufp->fullWData(oldp+15675,(__Vtemp_hde6497e4__0),128);
    bufp->fullCData(oldp+15679,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                          & vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                         >> 1U))),4);
    VL_SHIFTR_WWI(512,512,9, __Vtemp_hb2150cf0__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_sizes, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    bufp->fullCData(oldp+15680,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                          & __Vtemp_hb2150cf0__0[0U]) 
                                         >> 1U))),4);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_hcd3e0595__2, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT____VdfgTmp_h3e9bf6c5__0) {
        __Vtemp_hd2872cbf__0[0U] = __Vtemp_hcd3e0595__2[0U];
        __Vtemp_hd2872cbf__0[1U] = __Vtemp_hcd3e0595__2[1U];
        __Vtemp_hd2872cbf__0[2U] = __Vtemp_hcd3e0595__2[2U];
        __Vtemp_hd2872cbf__0[3U] = __Vtemp_hcd3e0595__2[3U];
        __Vtemp_hd2872cbf__0[4U] = __Vtemp_hcd3e0595__2[4U];
        __Vtemp_hd2872cbf__0[5U] = __Vtemp_hcd3e0595__2[5U];
        __Vtemp_hd2872cbf__0[6U] = __Vtemp_hcd3e0595__2[6U];
        __Vtemp_hd2872cbf__0[7U] = __Vtemp_hcd3e0595__2[7U];
        __Vtemp_hd2872cbf__0[8U] = __Vtemp_hcd3e0595__2[8U];
        __Vtemp_hd2872cbf__0[9U] = __Vtemp_hcd3e0595__2[9U];
        __Vtemp_hd2872cbf__0[0xaU] = __Vtemp_hcd3e0595__2[0xaU];
        __Vtemp_hd2872cbf__0[0xbU] = __Vtemp_hcd3e0595__2[0xbU];
        __Vtemp_hd2872cbf__0[0xcU] = __Vtemp_hcd3e0595__2[0xcU];
        __Vtemp_hd2872cbf__0[0xdU] = __Vtemp_hcd3e0595__2[0xdU];
        __Vtemp_hd2872cbf__0[0xeU] = __Vtemp_hcd3e0595__2[0xeU];
        __Vtemp_hd2872cbf__0[0xfU] = __Vtemp_hcd3e0595__2[0xfU];
    } else {
        __Vtemp_hd2872cbf__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_hd2872cbf__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_hd2872cbf__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_hd2872cbf__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_hd2872cbf__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_hd2872cbf__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_hd2872cbf__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_hd2872cbf__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_hd2872cbf__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_hd2872cbf__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_hd2872cbf__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_hd2872cbf__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_hd2872cbf__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_hd2872cbf__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_hd2872cbf__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_hd2872cbf__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+15681,(__Vtemp_hd2872cbf__0),512);
    bufp->fullIData(oldp+15697,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__watchdog),32);
    bufp->fullWData(oldp+15698,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_1),128);
    bufp->fullWData(oldp+15702,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_sizes_1),512);
    bufp->fullCData(oldp+15718,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter_1),3);
    bufp->fullCData(oldp+15719,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter_1) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15720,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_first_counter_1))));
    bufp->fullCData(oldp+15721,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2),3);
    bufp->fullCData(oldp+15722,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15723,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_2))));
    __Vtemp_hd2b6c582__16[0U] = 1U;
    __Vtemp_hd2b6c582__16[1U] = 0U;
    __Vtemp_hd2b6c582__16[2U] = 0U;
    __Vtemp_hd2b6c582__16[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hc73bce29__0, __Vtemp_hd2b6c582__16, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
    if (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2349) 
         & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode)))) {
        __Vtemp_h53cccf16__0[0U] = __Vtemp_hc73bce29__0[0U];
        __Vtemp_h53cccf16__0[1U] = __Vtemp_hc73bce29__0[1U];
        __Vtemp_h53cccf16__0[2U] = __Vtemp_hc73bce29__0[2U];
        __Vtemp_h53cccf16__0[3U] = __Vtemp_hc73bce29__0[3U];
    } else {
        __Vtemp_h53cccf16__0[0U] = 0U;
        __Vtemp_h53cccf16__0[1U] = 0U;
        __Vtemp_h53cccf16__0[2U] = 0U;
        __Vtemp_h53cccf16__0[3U] = 0U;
    }
    bufp->fullWData(oldp+15724,(__Vtemp_h53cccf16__0),128);
    __Vtemp_hd2b6c582__17[0U] = 1U;
    __Vtemp_hd2b6c582__17[1U] = 0U;
    __Vtemp_hd2b6c582__17[2U] = 0U;
    __Vtemp_hd2b6c582__17[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h3804401c__0, __Vtemp_hd2b6c582__17, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT____VdfgTmp_hc83f17dc__0) {
        __Vtemp_hea476403__0[0U] = __Vtemp_h3804401c__0[0U];
        __Vtemp_hea476403__0[1U] = __Vtemp_h3804401c__0[1U];
        __Vtemp_hea476403__0[2U] = __Vtemp_h3804401c__0[2U];
        __Vtemp_hea476403__0[3U] = __Vtemp_h3804401c__0[3U];
    } else {
        __Vtemp_hea476403__0[0U] = 0U;
        __Vtemp_hea476403__0[1U] = 0U;
        __Vtemp_hea476403__0[2U] = 0U;
        __Vtemp_hea476403__0[3U] = 0U;
    }
    bufp->fullWData(oldp+15728,(__Vtemp_hea476403__0),128);
    VL_SHIFTR_WWI(512,512,9, __Vtemp_h04312ac7__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_sizes_1, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    bufp->fullCData(oldp+15732,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                          & __Vtemp_h04312ac7__0[0U]) 
                                         >> 1U))),4);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_hcd3e0595__3, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT____VdfgTmp_hc83f17dc__0) {
        __Vtemp_h4ab2599b__0[0U] = __Vtemp_hcd3e0595__3[0U];
        __Vtemp_h4ab2599b__0[1U] = __Vtemp_hcd3e0595__3[1U];
        __Vtemp_h4ab2599b__0[2U] = __Vtemp_hcd3e0595__3[2U];
        __Vtemp_h4ab2599b__0[3U] = __Vtemp_hcd3e0595__3[3U];
        __Vtemp_h4ab2599b__0[4U] = __Vtemp_hcd3e0595__3[4U];
        __Vtemp_h4ab2599b__0[5U] = __Vtemp_hcd3e0595__3[5U];
        __Vtemp_h4ab2599b__0[6U] = __Vtemp_hcd3e0595__3[6U];
        __Vtemp_h4ab2599b__0[7U] = __Vtemp_hcd3e0595__3[7U];
        __Vtemp_h4ab2599b__0[8U] = __Vtemp_hcd3e0595__3[8U];
        __Vtemp_h4ab2599b__0[9U] = __Vtemp_hcd3e0595__3[9U];
        __Vtemp_h4ab2599b__0[0xaU] = __Vtemp_hcd3e0595__3[0xaU];
        __Vtemp_h4ab2599b__0[0xbU] = __Vtemp_hcd3e0595__3[0xbU];
        __Vtemp_h4ab2599b__0[0xcU] = __Vtemp_hcd3e0595__3[0xcU];
        __Vtemp_h4ab2599b__0[0xdU] = __Vtemp_hcd3e0595__3[0xdU];
        __Vtemp_h4ab2599b__0[0xeU] = __Vtemp_hcd3e0595__3[0xeU];
        __Vtemp_h4ab2599b__0[0xfU] = __Vtemp_hcd3e0595__3[0xfU];
    } else {
        __Vtemp_h4ab2599b__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h4ab2599b__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h4ab2599b__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h4ab2599b__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h4ab2599b__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h4ab2599b__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h4ab2599b__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h4ab2599b__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h4ab2599b__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h4ab2599b__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h4ab2599b__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h4ab2599b__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h4ab2599b__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h4ab2599b__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h4ab2599b__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h4ab2599b__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+15733,(__Vtemp_h4ab2599b__0),512);
    bufp->fullIData(oldp+15749,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullBit(oldp+15750,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__inflight_2));
    bufp->fullCData(oldp+15751,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_3),3);
    bufp->fullCData(oldp+15752,((7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_3) 
                                       - (IData)(1U)))),3);
    bufp->fullBit(oldp+15753,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__d_first_counter_3))));
    bufp->fullBit(oldp+15754,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2407));
    bufp->fullBit(oldp+15755,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__full));
    bufp->fullCData(oldp+15756,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_opcode),3);
    bufp->fullCData(oldp+15757,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_param),3);
    bufp->fullCData(oldp+15758,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_size),3);
    bufp->fullCData(oldp+15759,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_source),7);
    bufp->fullSData(oldp+15760,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_address),13);
    bufp->fullCData(oldp+15761,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_mask),8);
    bufp->fullBit(oldp+15762,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_corrupt));
    bufp->fullBit(oldp+15763,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__full));
    bufp->fullCData(oldp+15764,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_opcode),3);
    bufp->fullCData(oldp+15765,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_param),3);
    bufp->fullCData(oldp+15766,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_size),3);
    bufp->fullCData(oldp+15767,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_source),7);
    bufp->fullSData(oldp+15768,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater_1__DOT__saved_address),13);
    bufp->fullCData(oldp+15769,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsLeft),5);
    bufp->fullBit(oldp+15770,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsLeft))));
    bufp->fullCData(oldp+15771,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__readys_filter_lo),3);
    bufp->fullCData(oldp+15772,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__readys_mask),3);
    bufp->fullCData(oldp+15773,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__readys_mask)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__readys_filter_lo))),3);
    bufp->fullCData(oldp+15774,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__readys_filter),6);
    bufp->fullCData(oldp+15775,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__readys_unready),6);
    bufp->fullCData(oldp+15776,((7U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2)))),3);
    bufp->fullBit(oldp+15777,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2)))));
    bufp->fullBit(oldp+15778,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_0));
    bufp->fullBit(oldp+15779,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__state_0));
    bufp->fullBit(oldp+15780,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__muxStateEarly_0));
    bufp->fullBit(oldp+15781,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2) 
                                        >> 1U)))));
    bufp->fullBit(oldp+15782,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_1));
    bufp->fullBit(oldp+15783,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__state_1));
    bufp->fullBit(oldp+15784,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__muxStateEarly_1));
    bufp->fullBit(oldp+15785,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2) 
                                        >> 2U)))));
    bufp->fullBit(oldp+15786,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_2));
    bufp->fullBit(oldp+15787,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__state_2));
    bufp->fullBit(oldp+15788,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__muxStateEarly_2));
    bufp->fullCData(oldp+15789,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_size),4);
    bufp->fullCData(oldp+15790,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_beats1_opdata)
                                  ? (7U & (~ (7U & 
                                              (((IData)(0x3fU) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_size)) 
                                               >> 3U))))
                                  : 0U)),3);
    bufp->fullCData(oldp+15791,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsDO_opdata_1)
                                  ? (0x1fU & (~ (0x1fU 
                                                 & (((IData)(0xffU) 
                                                     << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_size)) 
                                                    >> 3U))))
                                  : 0U)),5);
    bufp->fullCData(oldp+15792,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size),4);
    bufp->fullCData(oldp+15793,(((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode))
                                  ? (7U & (~ (7U & 
                                              (((IData)(0x3fU) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size)) 
                                               >> 3U))))
                                  : 0U)),3);
    bufp->fullBit(oldp+15794,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__latch));
    bufp->fullBit(oldp+15795,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_0) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_1))));
    bufp->fullCData(oldp+15796,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_0)
                                  ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_beats1_opdata)
                                      ? (7U & (~ (7U 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_size)) 
                                                     >> 3U))))
                                      : 0U) : 0U)),3);
    bufp->fullCData(oldp+15797,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_1)
                                  ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsDO_opdata_1)
                                      ? (0x1fU & (~ 
                                                  (0x1fU 
                                                   & (((IData)(0xffU) 
                                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_size)) 
                                                      >> 3U))))
                                      : 0U) : 0U)),5);
    bufp->fullCData(oldp+15798,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_2)
                                  ? ((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode))
                                      ? (7U & (~ (7U 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size)) 
                                                     >> 3U))))
                                      : 0U) : 0U)),3);
    bufp->fullCData(oldp+15799,((0x1fU & ((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_0)
                                             ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT__d_first_beats1_opdata)
                                                 ? 
                                                (7U 
                                                 & (~ 
                                                    (7U 
                                                     & (((IData)(0x3fU) 
                                                         << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_size)) 
                                                        >> 3U))))
                                                 : 0U)
                                             : 0U) 
                                           | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_1)
                                               ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsDO_opdata_1)
                                                   ? 
                                                  (~ 
                                                   (0x1fU 
                                                    & (((IData)(0xffU) 
                                                        << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_size)) 
                                                       >> 3U)))
                                                   : 0U)
                                               : 0U)) 
                                          | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__earlyWinner_2)
                                              ? ((1U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_opcode))
                                                  ? 
                                                 (7U 
                                                  & (~ 
                                                     (7U 
                                                      & (((IData)(0x3fU) 
                                                          << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_size)) 
                                                         >> 3U))))
                                                  : 0U)
                                              : 0U)))),5);
    bufp->fullBit(oldp+15800,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsLeft))
                                      ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__state_0)))));
    bufp->fullBit(oldp+15801,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsLeft))
                                      ? (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2) 
                                            >> 1U))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__state_1)))));
    bufp->fullBit(oldp+15802,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__beatsLeft))
                                      ? (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT___readys_readys_T_2) 
                                            >> 2U))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__state_2)))));
    bufp->fullCData(oldp+15803,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter),5);
    bufp->fullCData(oldp+15804,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+15805,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+15806,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+15807,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__param),3);
    bufp->fullCData(oldp+15808,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__size),4);
    bufp->fullCData(oldp+15809,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__source),7);
    bufp->fullIData(oldp+15810,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__address),32);
    bufp->fullCData(oldp+15811,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter),5);
    bufp->fullCData(oldp+15812,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+15813,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+15814,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+15815,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__param_1),2);
    bufp->fullCData(oldp+15816,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__size_1),4);
    bufp->fullCData(oldp+15817,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__source_1),7);
    bufp->fullBit(oldp+15818,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__denied));
    bufp->fullCData(oldp+15819,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter),5);
    bufp->fullCData(oldp+15820,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+15821,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter))));
    bufp->fullCData(oldp+15822,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__opcode_3),3);
    bufp->fullCData(oldp+15823,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__param_3),3);
    bufp->fullCData(oldp+15824,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__size_3),4);
    bufp->fullCData(oldp+15825,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__source_3),7);
    bufp->fullIData(oldp+15826,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__address_2),32);
    bufp->fullWData(oldp+15827,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight),128);
    bufp->fullWData(oldp+15831,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_opcodes),512);
    bufp->fullWData(oldp+15847,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes),1024);
    bufp->fullCData(oldp+15879,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter_1),5);
    bufp->fullCData(oldp+15880,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter_1) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+15881,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+15882,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1),5);
    bufp->fullCData(oldp+15883,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+15884,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_1))));
    __Vtemp_hd2b6c582__18[0U] = 1U;
    __Vtemp_hd2b6c582__18[1U] = 0U;
    __Vtemp_hd2b6c582__18[2U] = 0U;
    __Vtemp_hd2b6c582__18[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h9897773f__0, __Vtemp_hd2b6c582__18, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
    if (((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)) 
         & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2536))) {
        __Vtemp_h1559c085__0[0U] = __Vtemp_h9897773f__0[0U];
        __Vtemp_h1559c085__0[1U] = __Vtemp_h9897773f__0[1U];
        __Vtemp_h1559c085__0[2U] = __Vtemp_h9897773f__0[2U];
        __Vtemp_h1559c085__0[3U] = __Vtemp_h9897773f__0[3U];
    } else {
        __Vtemp_h1559c085__0[0U] = 0U;
        __Vtemp_h1559c085__0[1U] = 0U;
        __Vtemp_h1559c085__0[2U] = 0U;
        __Vtemp_h1559c085__0[3U] = 0U;
    }
    bufp->fullWData(oldp+15885,(__Vtemp_h1559c085__0),128);
    __Vtemp_hd2b6c582__19[0U] = 1U;
    __Vtemp_hd2b6c582__19[1U] = 0U;
    __Vtemp_hd2b6c582__19[2U] = 0U;
    __Vtemp_hd2b6c582__19[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hd8787cbc__0, __Vtemp_hd2b6c582__19, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
        __Vtemp_h90895651__0[0U] = __Vtemp_hd8787cbc__0[0U];
        __Vtemp_h90895651__0[1U] = __Vtemp_hd8787cbc__0[1U];
        __Vtemp_h90895651__0[2U] = __Vtemp_hd8787cbc__0[2U];
        __Vtemp_h90895651__0[3U] = __Vtemp_hd8787cbc__0[3U];
    } else {
        __Vtemp_h90895651__0[0U] = 0U;
        __Vtemp_h90895651__0[1U] = 0U;
        __Vtemp_h90895651__0[2U] = 0U;
        __Vtemp_h90895651__0[3U] = 0U;
    }
    bufp->fullWData(oldp+15889,(__Vtemp_h90895651__0),128);
    bufp->fullCData(oldp+15893,((0xfU & ((VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0[0U] 
                                          & vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___a_opcode_lookup_T_1[0U]) 
                                         >> 1U))),4);
    VL_SHIFTR_WWI(1024,1024,10, __Vtemp_h710fa215__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    bufp->fullCData(oldp+15894,((0xffU & ((VysyxSoCFull__ConstPool__CONST_h7bd5304c_0[0U] 
                                           & __Vtemp_h710fa215__0[0U]) 
                                          >> 1U))),8);
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h18d8ca2c__1, VysyxSoCFull__ConstPool__CONST_h3ad9c2be_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
        __Vtemp_ha5b10a2c__0[0U] = __Vtemp_h18d8ca2c__1[0U];
        __Vtemp_ha5b10a2c__0[1U] = __Vtemp_h18d8ca2c__1[1U];
        __Vtemp_ha5b10a2c__0[2U] = __Vtemp_h18d8ca2c__1[2U];
        __Vtemp_ha5b10a2c__0[3U] = __Vtemp_h18d8ca2c__1[3U];
        __Vtemp_ha5b10a2c__0[4U] = __Vtemp_h18d8ca2c__1[4U];
        __Vtemp_ha5b10a2c__0[5U] = __Vtemp_h18d8ca2c__1[5U];
        __Vtemp_ha5b10a2c__0[6U] = __Vtemp_h18d8ca2c__1[6U];
        __Vtemp_ha5b10a2c__0[7U] = __Vtemp_h18d8ca2c__1[7U];
        __Vtemp_ha5b10a2c__0[8U] = __Vtemp_h18d8ca2c__1[8U];
        __Vtemp_ha5b10a2c__0[9U] = __Vtemp_h18d8ca2c__1[9U];
        __Vtemp_ha5b10a2c__0[0xaU] = __Vtemp_h18d8ca2c__1[0xaU];
        __Vtemp_ha5b10a2c__0[0xbU] = __Vtemp_h18d8ca2c__1[0xbU];
        __Vtemp_ha5b10a2c__0[0xcU] = __Vtemp_h18d8ca2c__1[0xcU];
        __Vtemp_ha5b10a2c__0[0xdU] = __Vtemp_h18d8ca2c__1[0xdU];
        __Vtemp_ha5b10a2c__0[0xeU] = __Vtemp_h18d8ca2c__1[0xeU];
        __Vtemp_ha5b10a2c__0[0xfU] = __Vtemp_h18d8ca2c__1[0xfU];
    } else {
        __Vtemp_ha5b10a2c__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_ha5b10a2c__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_ha5b10a2c__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_ha5b10a2c__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_ha5b10a2c__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_ha5b10a2c__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_ha5b10a2c__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_ha5b10a2c__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_ha5b10a2c__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_ha5b10a2c__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_ha5b10a2c__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_ha5b10a2c__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_ha5b10a2c__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_ha5b10a2c__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_ha5b10a2c__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_ha5b10a2c__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+15895,(__Vtemp_ha5b10a2c__0),512);
    VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h1044627f__2, VysyxSoCFull__ConstPool__CONST_h7bd5304c_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT____VdfgTmp_h6db1549f__0) {
        __Vtemp_h46396a24__0[0U] = __Vtemp_h1044627f__2[0U];
        __Vtemp_h46396a24__0[1U] = __Vtemp_h1044627f__2[1U];
        __Vtemp_h46396a24__0[2U] = __Vtemp_h1044627f__2[2U];
        __Vtemp_h46396a24__0[3U] = __Vtemp_h1044627f__2[3U];
        __Vtemp_h46396a24__0[4U] = __Vtemp_h1044627f__2[4U];
        __Vtemp_h46396a24__0[5U] = __Vtemp_h1044627f__2[5U];
        __Vtemp_h46396a24__0[6U] = __Vtemp_h1044627f__2[6U];
        __Vtemp_h46396a24__0[7U] = __Vtemp_h1044627f__2[7U];
        __Vtemp_h46396a24__0[8U] = __Vtemp_h1044627f__2[8U];
        __Vtemp_h46396a24__0[9U] = __Vtemp_h1044627f__2[9U];
        __Vtemp_h46396a24__0[0xaU] = __Vtemp_h1044627f__2[0xaU];
        __Vtemp_h46396a24__0[0xbU] = __Vtemp_h1044627f__2[0xbU];
        __Vtemp_h46396a24__0[0xcU] = __Vtemp_h1044627f__2[0xcU];
        __Vtemp_h46396a24__0[0xdU] = __Vtemp_h1044627f__2[0xdU];
        __Vtemp_h46396a24__0[0xeU] = __Vtemp_h1044627f__2[0xeU];
        __Vtemp_h46396a24__0[0xfU] = __Vtemp_h1044627f__2[0xfU];
        __Vtemp_h46396a24__0[0x10U] = __Vtemp_h1044627f__2[0x10U];
        __Vtemp_h46396a24__0[0x11U] = __Vtemp_h1044627f__2[0x11U];
        __Vtemp_h46396a24__0[0x12U] = __Vtemp_h1044627f__2[0x12U];
        __Vtemp_h46396a24__0[0x13U] = __Vtemp_h1044627f__2[0x13U];
        __Vtemp_h46396a24__0[0x14U] = __Vtemp_h1044627f__2[0x14U];
        __Vtemp_h46396a24__0[0x15U] = __Vtemp_h1044627f__2[0x15U];
        __Vtemp_h46396a24__0[0x16U] = __Vtemp_h1044627f__2[0x16U];
        __Vtemp_h46396a24__0[0x17U] = __Vtemp_h1044627f__2[0x17U];
        __Vtemp_h46396a24__0[0x18U] = __Vtemp_h1044627f__2[0x18U];
        __Vtemp_h46396a24__0[0x19U] = __Vtemp_h1044627f__2[0x19U];
        __Vtemp_h46396a24__0[0x1aU] = __Vtemp_h1044627f__2[0x1aU];
        __Vtemp_h46396a24__0[0x1bU] = __Vtemp_h1044627f__2[0x1bU];
        __Vtemp_h46396a24__0[0x1cU] = __Vtemp_h1044627f__2[0x1cU];
        __Vtemp_h46396a24__0[0x1dU] = __Vtemp_h1044627f__2[0x1dU];
        __Vtemp_h46396a24__0[0x1eU] = __Vtemp_h1044627f__2[0x1eU];
        __Vtemp_h46396a24__0[0x1fU] = __Vtemp_h1044627f__2[0x1fU];
    } else {
        __Vtemp_h46396a24__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
        __Vtemp_h46396a24__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
        __Vtemp_h46396a24__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
        __Vtemp_h46396a24__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
        __Vtemp_h46396a24__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
        __Vtemp_h46396a24__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
        __Vtemp_h46396a24__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
        __Vtemp_h46396a24__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
        __Vtemp_h46396a24__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
        __Vtemp_h46396a24__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
        __Vtemp_h46396a24__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
        __Vtemp_h46396a24__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
        __Vtemp_h46396a24__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
        __Vtemp_h46396a24__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
        __Vtemp_h46396a24__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
        __Vtemp_h46396a24__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
        __Vtemp_h46396a24__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
        __Vtemp_h46396a24__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
        __Vtemp_h46396a24__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
        __Vtemp_h46396a24__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
        __Vtemp_h46396a24__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
        __Vtemp_h46396a24__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
        __Vtemp_h46396a24__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
        __Vtemp_h46396a24__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
        __Vtemp_h46396a24__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
        __Vtemp_h46396a24__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
        __Vtemp_h46396a24__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
        __Vtemp_h46396a24__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
        __Vtemp_h46396a24__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
        __Vtemp_h46396a24__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
        __Vtemp_h46396a24__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
        __Vtemp_h46396a24__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
    }
    bufp->fullWData(oldp+15911,(__Vtemp_h46396a24__0),1024);
    bufp->fullIData(oldp+15943,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__watchdog),32);
    bufp->fullWData(oldp+15944,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_1),128);
    bufp->fullWData(oldp+15948,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes_1),1024);
    bufp->fullCData(oldp+15980,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter_1),5);
    bufp->fullCData(oldp+15981,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter_1) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+15982,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_first_counter_1))));
    bufp->fullCData(oldp+15983,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2),5);
    bufp->fullCData(oldp+15984,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+15985,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_2))));
    __Vtemp_hd2b6c582__20[0U] = 1U;
    __Vtemp_hd2b6c582__20[1U] = 0U;
    __Vtemp_hd2b6c582__20[2U] = 0U;
    __Vtemp_hd2b6c582__20[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hb3660270__0, __Vtemp_hd2b6c582__20, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
    if (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2625) 
         & (6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_opcode)))) {
        __Vtemp_hcd44740e__0[0U] = __Vtemp_hb3660270__0[0U];
        __Vtemp_hcd44740e__0[1U] = __Vtemp_hb3660270__0[1U];
        __Vtemp_hcd44740e__0[2U] = __Vtemp_hb3660270__0[2U];
        __Vtemp_hcd44740e__0[3U] = __Vtemp_hb3660270__0[3U];
    } else {
        __Vtemp_hcd44740e__0[0U] = 0U;
        __Vtemp_hcd44740e__0[1U] = 0U;
        __Vtemp_hcd44740e__0[2U] = 0U;
        __Vtemp_hcd44740e__0[3U] = 0U;
    }
    bufp->fullWData(oldp+15986,(__Vtemp_hcd44740e__0),128);
    __Vtemp_hd2b6c582__21[0U] = 1U;
    __Vtemp_hd2b6c582__21[1U] = 0U;
    __Vtemp_hd2b6c582__21[2U] = 0U;
    __Vtemp_hd2b6c582__21[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hdfb369d8__0, __Vtemp_hd2b6c582__21, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
        __Vtemp_h00c60c83__0[0U] = __Vtemp_hdfb369d8__0[0U];
        __Vtemp_h00c60c83__0[1U] = __Vtemp_hdfb369d8__0[1U];
        __Vtemp_h00c60c83__0[2U] = __Vtemp_hdfb369d8__0[2U];
        __Vtemp_h00c60c83__0[3U] = __Vtemp_hdfb369d8__0[3U];
    } else {
        __Vtemp_h00c60c83__0[0U] = 0U;
        __Vtemp_h00c60c83__0[1U] = 0U;
        __Vtemp_h00c60c83__0[2U] = 0U;
        __Vtemp_h00c60c83__0[3U] = 0U;
    }
    bufp->fullWData(oldp+15990,(__Vtemp_h00c60c83__0),128);
    VL_SHIFTR_WWI(1024,1024,10, __Vtemp_hb4509646__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_sizes_1, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    bufp->fullCData(oldp+15994,((0xffU & ((VysyxSoCFull__ConstPool__CONST_h7bd5304c_0[0U] 
                                           & __Vtemp_hb4509646__0[0U]) 
                                          >> 1U))),8);
    VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h1044627f__3, VysyxSoCFull__ConstPool__CONST_h7bd5304c_0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT____VdfgTmp_h32db990d__0) {
        __Vtemp_h6277f23b__0[0U] = __Vtemp_h1044627f__3[0U];
        __Vtemp_h6277f23b__0[1U] = __Vtemp_h1044627f__3[1U];
        __Vtemp_h6277f23b__0[2U] = __Vtemp_h1044627f__3[2U];
        __Vtemp_h6277f23b__0[3U] = __Vtemp_h1044627f__3[3U];
        __Vtemp_h6277f23b__0[4U] = __Vtemp_h1044627f__3[4U];
        __Vtemp_h6277f23b__0[5U] = __Vtemp_h1044627f__3[5U];
        __Vtemp_h6277f23b__0[6U] = __Vtemp_h1044627f__3[6U];
        __Vtemp_h6277f23b__0[7U] = __Vtemp_h1044627f__3[7U];
        __Vtemp_h6277f23b__0[8U] = __Vtemp_h1044627f__3[8U];
        __Vtemp_h6277f23b__0[9U] = __Vtemp_h1044627f__3[9U];
        __Vtemp_h6277f23b__0[0xaU] = __Vtemp_h1044627f__3[0xaU];
        __Vtemp_h6277f23b__0[0xbU] = __Vtemp_h1044627f__3[0xbU];
        __Vtemp_h6277f23b__0[0xcU] = __Vtemp_h1044627f__3[0xcU];
        __Vtemp_h6277f23b__0[0xdU] = __Vtemp_h1044627f__3[0xdU];
        __Vtemp_h6277f23b__0[0xeU] = __Vtemp_h1044627f__3[0xeU];
        __Vtemp_h6277f23b__0[0xfU] = __Vtemp_h1044627f__3[0xfU];
        __Vtemp_h6277f23b__0[0x10U] = __Vtemp_h1044627f__3[0x10U];
        __Vtemp_h6277f23b__0[0x11U] = __Vtemp_h1044627f__3[0x11U];
        __Vtemp_h6277f23b__0[0x12U] = __Vtemp_h1044627f__3[0x12U];
        __Vtemp_h6277f23b__0[0x13U] = __Vtemp_h1044627f__3[0x13U];
        __Vtemp_h6277f23b__0[0x14U] = __Vtemp_h1044627f__3[0x14U];
        __Vtemp_h6277f23b__0[0x15U] = __Vtemp_h1044627f__3[0x15U];
        __Vtemp_h6277f23b__0[0x16U] = __Vtemp_h1044627f__3[0x16U];
        __Vtemp_h6277f23b__0[0x17U] = __Vtemp_h1044627f__3[0x17U];
        __Vtemp_h6277f23b__0[0x18U] = __Vtemp_h1044627f__3[0x18U];
        __Vtemp_h6277f23b__0[0x19U] = __Vtemp_h1044627f__3[0x19U];
        __Vtemp_h6277f23b__0[0x1aU] = __Vtemp_h1044627f__3[0x1aU];
        __Vtemp_h6277f23b__0[0x1bU] = __Vtemp_h1044627f__3[0x1bU];
        __Vtemp_h6277f23b__0[0x1cU] = __Vtemp_h1044627f__3[0x1cU];
        __Vtemp_h6277f23b__0[0x1dU] = __Vtemp_h1044627f__3[0x1dU];
        __Vtemp_h6277f23b__0[0x1eU] = __Vtemp_h1044627f__3[0x1eU];
        __Vtemp_h6277f23b__0[0x1fU] = __Vtemp_h1044627f__3[0x1fU];
    } else {
        __Vtemp_h6277f23b__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
        __Vtemp_h6277f23b__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
        __Vtemp_h6277f23b__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
        __Vtemp_h6277f23b__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
        __Vtemp_h6277f23b__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
        __Vtemp_h6277f23b__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
        __Vtemp_h6277f23b__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
        __Vtemp_h6277f23b__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
        __Vtemp_h6277f23b__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
        __Vtemp_h6277f23b__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
        __Vtemp_h6277f23b__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
        __Vtemp_h6277f23b__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
        __Vtemp_h6277f23b__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
        __Vtemp_h6277f23b__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
        __Vtemp_h6277f23b__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
        __Vtemp_h6277f23b__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
        __Vtemp_h6277f23b__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
        __Vtemp_h6277f23b__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
        __Vtemp_h6277f23b__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
        __Vtemp_h6277f23b__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
        __Vtemp_h6277f23b__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
        __Vtemp_h6277f23b__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
        __Vtemp_h6277f23b__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
        __Vtemp_h6277f23b__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
        __Vtemp_h6277f23b__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
        __Vtemp_h6277f23b__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
        __Vtemp_h6277f23b__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
        __Vtemp_h6277f23b__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
        __Vtemp_h6277f23b__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
        __Vtemp_h6277f23b__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
        __Vtemp_h6277f23b__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
        __Vtemp_h6277f23b__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
    }
    bufp->fullWData(oldp+15995,(__Vtemp_h6277f23b__0),1024);
    bufp->fullIData(oldp+16027,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullBit(oldp+16028,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__inflight_2));
    bufp->fullCData(oldp+16029,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_3),5);
    bufp->fullCData(oldp+16030,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_3) 
                                          - (IData)(1U)))),5);
    bufp->fullBit(oldp+16031,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__d_first_counter_3))));
    bufp->fullBit(oldp+16032,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2683));
    bufp->fullCData(oldp+16033,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsLeft),4);
    bufp->fullBit(oldp+16034,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsLeft))));
    bufp->fullCData(oldp+16035,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__readys_mask),2);
    bufp->fullBit(oldp+16036,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__state_0));
    bufp->fullBit(oldp+16037,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__state_1));
    bufp->fullBit(oldp+16038,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___T_461));
    bufp->fullBit(oldp+16039,((0U == (0xc0000000U & vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_address))));
    bufp->fullCData(oldp+16040,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_opdata_1)
                                  ? (0xfU & (~ (0xfU 
                                                & (((IData)(0x3fU) 
                                                    << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_size)) 
                                                   >> 2U))))
                                  : 0U)),4);
    bufp->fullCData(oldp+16041,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter),4);
    bufp->fullCData(oldp+16042,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+16043,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter))));
    bufp->fullCData(oldp+16044,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__opcode),3);
    bufp->fullCData(oldp+16045,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__size),3);
    bufp->fullCData(oldp+16046,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__source),4);
    bufp->fullIData(oldp+16047,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__address),32);
    bufp->fullCData(oldp+16048,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter),4);
    bufp->fullCData(oldp+16049,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+16050,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter))));
    bufp->fullCData(oldp+16051,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__opcode_1),3);
    bufp->fullCData(oldp+16052,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__param_1),2);
    bufp->fullCData(oldp+16053,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__size_1),3);
    bufp->fullCData(oldp+16054,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__source_1),4);
    bufp->fullCData(oldp+16055,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__sink),6);
    bufp->fullBit(oldp+16056,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__denied));
    bufp->fullSData(oldp+16057,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight),16);
    bufp->fullQData(oldp+16058,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_opcodes),64);
    bufp->fullQData(oldp+16060,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes),64);
    bufp->fullCData(oldp+16062,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1),4);
    bufp->fullCData(oldp+16063,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+16064,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1))));
    bufp->fullCData(oldp+16065,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_1),4);
    bufp->fullCData(oldp+16066,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_1) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+16067,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_1))));
    bufp->fullIData(oldp+16068,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__watchdog),32);
    bufp->fullSData(oldp+16069,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_1),16);
    bufp->fullQData(oldp+16070,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes_1),64);
    bufp->fullCData(oldp+16072,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_2),4);
    bufp->fullCData(oldp+16073,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_2) 
                                         - (IData)(1U)))),4);
    bufp->fullBit(oldp+16074,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__d_first_counter_2))));
    bufp->fullIData(oldp+16075,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__watchdog_1),32);
    bufp->fullBit(oldp+16076,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__empty)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT___bundleIn_0_awready_T_1))));
    bufp->fullBit(oldp+16077,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__empty)))));
    bufp->fullCData(oldp+16078,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_id
                                [vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value_1]),4);
    bufp->fullIData(oldp+16079,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data),32);
    bufp->fullBit(oldp+16080,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_echo_real_last
                              [vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value_1]));
    bufp->fullBit(oldp+16081,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__empty)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT___bundleIn_0_awready_T_1))));
    bufp->fullBit(oldp+16082,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__empty)))));
    bufp->fullQData(oldp+16083,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data),64);
    bufp->fullCData(oldp+16085,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data),8);
    bufp->fullBit(oldp+16086,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__full)))));
    bufp->fullBit(oldp+16087,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__w_full));
    bufp->fullCData(oldp+16088,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__w_id),4);
    bufp->fullCData(oldp+16089,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__w_sel1)
                                  ? 0U : 3U)),2);
    bufp->fullBit(oldp+16090,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__w_echo_real_last));
    bufp->fullBit(oldp+16091,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__in_arready));
    bufp->fullBit(oldp+16092,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__empty)))));
    bufp->fullCData(oldp+16093,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_id
                                [vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value_1]),4);
    bufp->fullIData(oldp+16094,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data),32);
    bufp->fullBit(oldp+16095,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_echo_real_last
                              [vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value_1]));
    bufp->fullBit(oldp+16096,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__full)))));
    bufp->fullBit(oldp+16097,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__r_full));
    bufp->fullCData(oldp+16098,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__r_id),4);
    bufp->fullQData(oldp+16099,((((QData)((IData)((
                                                   (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                      ? (IData)(
                                                                (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                 >> 0x38U))
                                                      : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r7)) 
                                                    << 0x18U) 
                                                   | ((0xff0000U 
                                                       & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                            ? (IData)(
                                                                      (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                       >> 0x30U))
                                                            : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r6)) 
                                                          << 0x10U)) 
                                                      | ((0xff00U 
                                                          & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                               ? (IData)(
                                                                         (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                          >> 0x28U))
                                                               : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r5)) 
                                                             << 8U)) 
                                                         | (0xffU 
                                                            & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                                ? (IData)(
                                                                          (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                           >> 0x20U))
                                                                : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r4)))))))) 
                                  << 0x20U) | (QData)((IData)(
                                                              ((((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                                  ? (IData)(
                                                                            (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                             >> 0x18U))
                                                                  : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r3)) 
                                                                << 0x18U) 
                                                               | ((0xff0000U 
                                                                   & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                                        ? (IData)(
                                                                                (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                                >> 0x10U))
                                                                        : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r2)) 
                                                                      << 0x10U)) 
                                                                  | ((0xff00U 
                                                                      & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                                           ? (IData)(
                                                                                (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                                >> 8U))
                                                                           : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r1)) 
                                                                         << 8U)) 
                                                                     | (0xffU 
                                                                        & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                                            ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data)
                                                                            : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r0)))))))))),64);
    bufp->fullCData(oldp+16101,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__r_sel1)
                                  ? 0U : 3U)),2);
    bufp->fullBit(oldp+16102,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__r_echo_real_last));
    bufp->fullBit(oldp+16103,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__full)))));
    bufp->fullBit(oldp+16104,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__full)))));
    bufp->fullBit(oldp+16105,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last_io_deq_bits_MPORT_data)) 
                                     | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__bundleOut_0_bready)))));
    bufp->fullBit(oldp+16106,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__empty)))));
    bufp->fullCData(oldp+16107,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp_io_deq_bits_MPORT_data),2);
    bufp->fullBit(oldp+16108,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last_io_deq_bits_MPORT_data));
    bufp->fullBit(oldp+16109,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__full)))));
    bufp->fullBit(oldp+16110,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_echo_real_last
                              [vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value_1]));
    bufp->fullBit(oldp+16111,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last
                              [vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value_1]));
    bufp->fullCData(oldp+16112,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id[0]),4);
    bufp->fullCData(oldp+16113,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_id[1]),4);
    bufp->fullBit(oldp+16114,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value_1));
    bufp->fullBit(oldp+16115,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__value));
    bufp->fullBit(oldp+16116,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT___T));
    bufp->fullCData(oldp+16117,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp[0]),2);
    bufp->fullCData(oldp+16118,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_resp[1]),2);
    bufp->fullBit(oldp+16119,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last[0]));
    bufp->fullBit(oldp+16120,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ram_echo_real_last[1]));
    bufp->fullBit(oldp+16121,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__maybe_full));
    bufp->fullBit(oldp+16122,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__ptr_match));
    bufp->fullBit(oldp+16123,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__empty));
    bufp->fullBit(oldp+16124,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__full));
    bufp->fullBit(oldp+16125,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_bdeq__DOT__do_deq));
    bufp->fullCData(oldp+16126,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id[0]),4);
    bufp->fullCData(oldp+16127,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_id[1]),4);
    bufp->fullBit(oldp+16128,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value_1));
    bufp->fullBit(oldp+16129,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__value));
    bufp->fullBit(oldp+16130,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT___T_13));
    bufp->fullQData(oldp+16131,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_data[0]),64);
    bufp->fullQData(oldp+16133,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_data[1]),64);
    bufp->fullCData(oldp+16135,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_resp[0]),2);
    bufp->fullCData(oldp+16136,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_resp[1]),2);
    bufp->fullBit(oldp+16137,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_echo_real_last[0]));
    bufp->fullBit(oldp+16138,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_echo_real_last[1]));
    bufp->fullBit(oldp+16139,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last[0]));
    bufp->fullBit(oldp+16140,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ram_last[1]));
    bufp->fullBit(oldp+16141,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__maybe_full));
    bufp->fullBit(oldp+16142,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__ptr_match));
    bufp->fullBit(oldp+16143,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4xbar__DOT___T_14));
    bufp->fullBit(oldp+16144,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleIn_0_rdeq__DOT__full));
    bufp->fullBit(oldp+16145,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT___T_2));
    bufp->fullCData(oldp+16146,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_id[0]),4);
    bufp->fullCData(oldp+16147,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_id[1]),4);
    bufp->fullBit(oldp+16148,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value_1));
    bufp->fullBit(oldp+16149,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__value));
    bufp->fullIData(oldp+16150,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr[0]),32);
    bufp->fullIData(oldp+16151,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr[1]),32);
    bufp->fullBit(oldp+16152,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_echo_real_last[0]));
    bufp->fullBit(oldp+16153,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_echo_real_last[1]));
    bufp->fullBit(oldp+16154,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__maybe_full));
    bufp->fullBit(oldp+16155,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ptr_match));
    bufp->fullBit(oldp+16156,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__empty));
    bufp->fullBit(oldp+16157,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__full));
    bufp->fullBit(oldp+16158,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem_R0_en));
    bufp->fullCData(oldp+16159,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_id[0]),4);
    bufp->fullCData(oldp+16160,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_id[1]),4);
    bufp->fullBit(oldp+16161,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value_1));
    bufp->fullBit(oldp+16162,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__value));
    bufp->fullIData(oldp+16163,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr[0]),32);
    bufp->fullIData(oldp+16164,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr[1]),32);
    bufp->fullBit(oldp+16165,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_echo_real_last[0]));
    bufp->fullBit(oldp+16166,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_echo_real_last[1]));
    bufp->fullBit(oldp+16167,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__maybe_full));
    bufp->fullBit(oldp+16168,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ptr_match));
    bufp->fullBit(oldp+16169,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__empty));
    bufp->fullBit(oldp+16170,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__full));
    bufp->fullBit(oldp+16171,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT___T_1));
    bufp->fullQData(oldp+16172,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data[0]),64);
    bufp->fullQData(oldp+16174,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data[1]),64);
    bufp->fullBit(oldp+16176,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__value_1));
    bufp->fullBit(oldp+16177,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__value));
    bufp->fullCData(oldp+16178,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb[0]),8);
    bufp->fullCData(oldp+16179,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb[1]),8);
    bufp->fullBit(oldp+16180,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__maybe_full));
    bufp->fullBit(oldp+16181,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ptr_match));
    bufp->fullBit(oldp+16182,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__empty));
    bufp->fullBit(oldp+16183,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__full));
    bufp->fullBit(oldp+16184,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__do_deq));
    bufp->fullCData(oldp+16185,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_bits_burst),2);
    bufp->fullCData(oldp+16186,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_bits_burst),2);
    bufp->fullBit(oldp+16187,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__busy));
    bufp->fullIData(oldp+16188,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__r_addr),32);
    bufp->fullCData(oldp+16189,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__r_len),8);
    bufp->fullBit(oldp+16190,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_bits_burst))));
    bufp->fullBit(oldp+16191,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__busy_1));
    bufp->fullIData(oldp+16192,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__r_addr_1),32);
    bufp->fullCData(oldp+16193,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__r_len_1),8);
    bufp->fullBit(oldp+16194,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_bits_burst))));
    bufp->fullSData(oldp+16195,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__w_counter),9);
    bufp->fullBit(oldp+16196,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__w_counter))));
    bufp->fullBit(oldp+16197,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__wbeats_latched));
    bufp->fullBit(oldp+16198,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_awready));
    bufp->fullCData(oldp+16199,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_0),2);
    bufp->fullCData(oldp+16200,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_1),2);
    bufp->fullCData(oldp+16201,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_2),2);
    bufp->fullCData(oldp+16202,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_3),2);
    bufp->fullCData(oldp+16203,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_4),2);
    bufp->fullCData(oldp+16204,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_5),2);
    bufp->fullCData(oldp+16205,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_6),2);
    bufp->fullCData(oldp+16206,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_7),2);
    bufp->fullCData(oldp+16207,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_8),2);
    bufp->fullCData(oldp+16208,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_9),2);
    bufp->fullCData(oldp+16209,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_10),2);
    bufp->fullCData(oldp+16210,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_11),2);
    bufp->fullCData(oldp+16211,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_12),2);
    bufp->fullCData(oldp+16212,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_13),2);
    bufp->fullCData(oldp+16213,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_14),2);
    bufp->fullCData(oldp+16214,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__error_15),2);
    bufp->fullCData(oldp+16215,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_id[0]),4);
    bufp->fullCData(oldp+16216,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_id
                                [0U]),4);
    bufp->fullIData(oldp+16217,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_addr[0]),32);
    bufp->fullIData(oldp+16218,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_addr
                                [0U]),32);
    bufp->fullCData(oldp+16219,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_len[0]),8);
    bufp->fullCData(oldp+16220,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_len
                                [0U]),8);
    bufp->fullCData(oldp+16221,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_size[0]),3);
    bufp->fullCData(oldp+16222,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_size
                                [0U]),3);
    bufp->fullCData(oldp+16223,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_burst[0]),2);
    bufp->fullCData(oldp+16224,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_burst
                                [0U]),2);
    bufp->fullBit(oldp+16225,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__maybe_full));
    bufp->fullCData(oldp+16226,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_id[0]),4);
    bufp->fullCData(oldp+16227,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_id
                                [0U]),4);
    bufp->fullIData(oldp+16228,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_addr[0]),32);
    bufp->fullIData(oldp+16229,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_addr
                                [0U]),32);
    bufp->fullCData(oldp+16230,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_len[0]),8);
    bufp->fullCData(oldp+16231,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_len
                                [0U]),8);
    bufp->fullCData(oldp+16232,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_size[0]),3);
    bufp->fullCData(oldp+16233,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_size
                                [0U]),3);
    bufp->fullCData(oldp+16234,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_burst[0]),2);
    bufp->fullCData(oldp+16235,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_burst
                                [0U]),2);
    bufp->fullBit(oldp+16236,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__maybe_full));
    bufp->fullQData(oldp+16237,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data[0]),64);
    bufp->fullQData(oldp+16239,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data
                                [0U]),64);
    bufp->fullCData(oldp+16241,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb[0]),8);
    bufp->fullCData(oldp+16242,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb
                                [0U]),8);
    bufp->fullBit(oldp+16243,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last[0]));
    bufp->fullBit(oldp+16244,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last
                              [0U]));
    bufp->fullBit(oldp+16245,(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full));
    bufp->fullIData(oldp+16246,((0xfffffffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                               >> 3U))),28);
    bufp->fullCData(oldp+16247,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data))),8);
    bufp->fullCData(oldp+16248,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                  >> 8U)))),8);
    bufp->fullCData(oldp+16249,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                  >> 0x10U)))),8);
    bufp->fullCData(oldp+16250,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                  >> 0x18U)))),8);
    bufp->fullCData(oldp+16251,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                  >> 0x20U)))),8);
    bufp->fullCData(oldp+16252,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                  >> 0x28U)))),8);
    bufp->fullCData(oldp+16253,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                  >> 0x30U)))),8);
    bufp->fullCData(oldp+16254,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                  >> 0x38U)))),8);
    bufp->fullIData(oldp+16255,((0xfffffffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                               >> 3U))),28);
    bufp->fullBit(oldp+16256,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT___T_1) 
                               & (0U == (0x80000000U 
                                         & (0x80000000U 
                                            ^ vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data))))));
    bufp->fullCData(oldp+16257,((0xffU & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data))),8);
    bufp->fullCData(oldp+16258,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                  >> 8U)))),8);
    bufp->fullCData(oldp+16259,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                  >> 0x10U)))),8);
    bufp->fullCData(oldp+16260,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                  >> 0x18U)))),8);
    bufp->fullCData(oldp+16261,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                  >> 0x20U)))),8);
    bufp->fullCData(oldp+16262,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                  >> 0x28U)))),8);
    bufp->fullCData(oldp+16263,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                  >> 0x30U)))),8);
    bufp->fullCData(oldp+16264,((0xffU & (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_data_io_deq_bits_MPORT_data 
                                                  >> 0x38U)))),8);
    bufp->fullBit(oldp+16265,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data))));
    bufp->fullBit(oldp+16266,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                     >> 1U))));
    bufp->fullBit(oldp+16267,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                     >> 2U))));
    bufp->fullBit(oldp+16268,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                     >> 3U))));
    bufp->fullBit(oldp+16269,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                     >> 4U))));
    bufp->fullBit(oldp+16270,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                     >> 5U))));
    bufp->fullBit(oldp+16271,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                     >> 6U))));
    bufp->fullBit(oldp+16272,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_wdeq__DOT__ram_strb_io_deq_bits_MPORT_data) 
                                     >> 7U))));
    bufp->fullBit(oldp+16273,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 3U))));
    bufp->fullBit(oldp+16274,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 4U))));
    bufp->fullBit(oldp+16275,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 5U))));
    bufp->fullBit(oldp+16276,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 6U))));
    bufp->fullBit(oldp+16277,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 7U))));
    bufp->fullBit(oldp+16278,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 8U))));
    bufp->fullBit(oldp+16279,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 9U))));
    bufp->fullBit(oldp+16280,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0xaU))));
    bufp->fullBit(oldp+16281,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0xbU))));
    bufp->fullBit(oldp+16282,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0xcU))));
    bufp->fullBit(oldp+16283,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0xdU))));
    bufp->fullBit(oldp+16284,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0xeU))));
    bufp->fullBit(oldp+16285,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0xfU))));
    bufp->fullBit(oldp+16286,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x10U))));
    bufp->fullBit(oldp+16287,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x11U))));
    bufp->fullBit(oldp+16288,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x12U))));
    bufp->fullBit(oldp+16289,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x13U))));
    bufp->fullBit(oldp+16290,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x14U))));
    bufp->fullBit(oldp+16291,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x15U))));
    bufp->fullBit(oldp+16292,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x16U))));
    bufp->fullBit(oldp+16293,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x17U))));
    bufp->fullBit(oldp+16294,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x18U))));
    bufp->fullBit(oldp+16295,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x19U))));
    bufp->fullBit(oldp+16296,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x1aU))));
    bufp->fullBit(oldp+16297,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x1bU))));
    bufp->fullBit(oldp+16298,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x1cU))));
    bufp->fullBit(oldp+16299,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x1dU))));
    bufp->fullBit(oldp+16300,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x1eU))));
    bufp->fullCData(oldp+16301,((0x7fU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                          >> 3U))),7);
    bufp->fullSData(oldp+16302,((0x3fffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                            >> 3U))),14);
    bufp->fullCData(oldp+16303,((0x7fU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                          >> 0x11U))),7);
    bufp->fullSData(oldp+16304,((0x3fffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                            >> 0x11U))),14);
    bufp->fullBit(oldp+16305,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 3U))));
    bufp->fullBit(oldp+16306,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 4U))));
    bufp->fullBit(oldp+16307,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 5U))));
    bufp->fullBit(oldp+16308,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 6U))));
    bufp->fullBit(oldp+16309,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 7U))));
    bufp->fullBit(oldp+16310,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 8U))));
    bufp->fullBit(oldp+16311,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 9U))));
    bufp->fullBit(oldp+16312,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0xaU))));
    bufp->fullBit(oldp+16313,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0xbU))));
    bufp->fullBit(oldp+16314,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0xcU))));
    bufp->fullBit(oldp+16315,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0xdU))));
    bufp->fullBit(oldp+16316,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0xeU))));
    bufp->fullBit(oldp+16317,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0xfU))));
    bufp->fullBit(oldp+16318,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x10U))));
    bufp->fullBit(oldp+16319,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x11U))));
    bufp->fullBit(oldp+16320,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x12U))));
    bufp->fullBit(oldp+16321,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x13U))));
    bufp->fullBit(oldp+16322,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x14U))));
    bufp->fullBit(oldp+16323,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x15U))));
    bufp->fullBit(oldp+16324,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x16U))));
    bufp->fullBit(oldp+16325,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x17U))));
    bufp->fullBit(oldp+16326,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x18U))));
    bufp->fullBit(oldp+16327,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x19U))));
    bufp->fullBit(oldp+16328,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x1aU))));
    bufp->fullBit(oldp+16329,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x1bU))));
    bufp->fullBit(oldp+16330,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x1cU))));
    bufp->fullBit(oldp+16331,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x1dU))));
    bufp->fullBit(oldp+16332,((1U & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                     >> 0x1eU))));
    bufp->fullCData(oldp+16333,((0x7fU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                          >> 3U))),7);
    bufp->fullSData(oldp+16334,((0x3fffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                            >> 3U))),14);
    bufp->fullCData(oldp+16335,((0x7fU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                          >> 0x11U))),7);
    bufp->fullSData(oldp+16336,((0x3fffU & (vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data 
                                            >> 0x11U))),14);
    bufp->fullBit(oldp+16337,((0U == (0x80000000U & 
                                      (0x80000000U 
                                       ^ vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__ram_addr_io_deq_bits_MPORT_data)))));
    bufp->fullBit(oldp+16338,((0U == (0x80000000U & 
                                      (0x80000000U 
                                       ^ vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__ram_addr_io_deq_bits_MPORT_data)))));
    bufp->fullBit(oldp+16339,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__r_sel1));
    bufp->fullBit(oldp+16340,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__w_sel1));
    bufp->fullBit(oldp+16341,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG));
    bufp->fullCData(oldp+16342,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r0),8);
    bufp->fullCData(oldp+16343,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r1),8);
    bufp->fullCData(oldp+16344,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r2),8);
    bufp->fullCData(oldp+16345,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r3),8);
    bufp->fullCData(oldp+16346,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r4),8);
    bufp->fullCData(oldp+16347,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r5),8);
    bufp->fullCData(oldp+16348,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r6),8);
    bufp->fullCData(oldp+16349,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r7),8);
    bufp->fullIData(oldp+16350,(((((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                    ? (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                               >> 0x18U))
                                    : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r3)) 
                                  << 0x18U) | ((0xff0000U 
                                                & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                     ? (IData)(
                                                               (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                >> 0x10U))
                                                     : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r2)) 
                                                   << 0x10U)) 
                                               | ((0xff00U 
                                                   & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                        ? (IData)(
                                                                  (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                   >> 8U))
                                                        : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r1)) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                         ? (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data)
                                                         : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r0))))))),32);
    bufp->fullIData(oldp+16351,(((((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                    ? (IData)((vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                               >> 0x38U))
                                    : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r7)) 
                                  << 0x18U) | ((0xff0000U 
                                                & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                     ? (IData)(
                                                               (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                >> 0x30U))
                                                     : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r6)) 
                                                   << 0x10U)) 
                                               | ((0xff00U 
                                                   & (((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                        ? (IData)(
                                                                  (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                   >> 0x28U))
                                                        : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r5)) 
                                                      << 8U)) 
                                                  | (0xffU 
                                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_REG)
                                                         ? (IData)(
                                                                   (vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data 
                                                                    >> 0x20U))
                                                         : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__rdata_r4))))))),32);
    bufp->fullQData(oldp+16352,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext_R0_data),64);
    bufp->fullBit(oldp+16354,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__reg_R0_ren));
    bufp->fullIData(oldp+16355,(vlSelf->ysyxSoCFull__DOT__mem__DOT__srams__DOT__mem__DOT__mem_ext__DOT__reg_R0_addr),28);
    bufp->fullBit(oldp+16356,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__bypass_c)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_e_valid))));
    bufp->fullBit(oldp+16357,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_valid) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB__DOT__xmit))));
    bufp->fullBit(oldp+16358,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__q_release) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__c_first) 
                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__xmit) 
                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_ready) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_valid)))))));
    bufp->fullSData(oldp+16359,(((vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram
                                  [vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__bottom] 
                                  << 3U) | (IData)(vlSelf->__VdfgTmp_ha17ae98a__0))),11);
    bufp->fullCData(oldp+16360,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram
                                [vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__bottom]),8);
    bufp->fullBit(oldp+16361,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__bypass_c)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_e_valid))));
    bufp->fullBit(oldp+16362,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_valid) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB__DOT__xmit))));
    bufp->fullBit(oldp+16363,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__q_release) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__c_first) 
                                  & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__xmit) 
                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_ready) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_valid)))))));
    __Vtemp_hd2b6c582__22[0U] = 1U;
    __Vtemp_hd2b6c582__22[1U] = 0U;
    __Vtemp_hd2b6c582__22[2U] = 0U;
    __Vtemp_hd2b6c582__22[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hc8542707__0, __Vtemp_hd2b6c582__22, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2472) {
        __Vtemp_hceb6e557__0[0U] = __Vtemp_hc8542707__0[0U];
        __Vtemp_hceb6e557__0[1U] = __Vtemp_hc8542707__0[1U];
        __Vtemp_hceb6e557__0[2U] = __Vtemp_hc8542707__0[2U];
        __Vtemp_hceb6e557__0[3U] = __Vtemp_hc8542707__0[3U];
    } else {
        __Vtemp_hceb6e557__0[0U] = 0U;
        __Vtemp_hceb6e557__0[1U] = 0U;
        __Vtemp_hceb6e557__0[2U] = 0U;
        __Vtemp_hceb6e557__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16364,(__Vtemp_hceb6e557__0),128);
    __Vtemp_hd2b6c582__23[0U] = 1U;
    __Vtemp_hd2b6c582__23[1U] = 0U;
    __Vtemp_hd2b6c582__23[2U] = 0U;
    __Vtemp_hd2b6c582__23[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h468bdd37__0, __Vtemp_hd2b6c582__23, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2478) {
        __Vtemp_h930d1655__0[0U] = __Vtemp_h468bdd37__0[0U];
        __Vtemp_h930d1655__0[1U] = __Vtemp_h468bdd37__0[1U];
        __Vtemp_h930d1655__0[2U] = __Vtemp_h468bdd37__0[2U];
        __Vtemp_h930d1655__0[3U] = __Vtemp_h468bdd37__0[3U];
    } else {
        __Vtemp_h930d1655__0[0U] = 0U;
        __Vtemp_h930d1655__0[1U] = 0U;
        __Vtemp_h930d1655__0[2U] = 0U;
        __Vtemp_h930d1655__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16368,(__Vtemp_h930d1655__0),128);
    bufp->fullBit(oldp+16372,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2472) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___same_cycle_resp_T_8))));
    __Vtemp_hf4cd7c01__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_hf4cd7c01__0[1U] = 0U;
    __Vtemp_hf4cd7c01__0[2U] = 0U;
    __Vtemp_hf4cd7c01__0[3U] = 0U;
    __Vtemp_hf4cd7c01__0[4U] = 0U;
    __Vtemp_hf4cd7c01__0[5U] = 0U;
    __Vtemp_hf4cd7c01__0[6U] = 0U;
    __Vtemp_hf4cd7c01__0[7U] = 0U;
    __Vtemp_hf4cd7c01__0[8U] = 0U;
    __Vtemp_hf4cd7c01__0[9U] = 0U;
    __Vtemp_hf4cd7c01__0[0xaU] = 0U;
    __Vtemp_hf4cd7c01__0[0xbU] = 0U;
    __Vtemp_hf4cd7c01__0[0xcU] = 0U;
    __Vtemp_hf4cd7c01__0[0xdU] = 0U;
    __Vtemp_hf4cd7c01__0[0xeU] = 0U;
    __Vtemp_hf4cd7c01__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_hb47bbe68__0, __Vtemp_hf4cd7c01__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2478) {
        __Vtemp_h7e085c1c__0[0U] = __Vtemp_hb47bbe68__0[0U];
        __Vtemp_h7e085c1c__0[1U] = __Vtemp_hb47bbe68__0[1U];
        __Vtemp_h7e085c1c__0[2U] = __Vtemp_hb47bbe68__0[2U];
        __Vtemp_h7e085c1c__0[3U] = __Vtemp_hb47bbe68__0[3U];
        __Vtemp_h7e085c1c__0[4U] = __Vtemp_hb47bbe68__0[4U];
        __Vtemp_h7e085c1c__0[5U] = __Vtemp_hb47bbe68__0[5U];
        __Vtemp_h7e085c1c__0[6U] = __Vtemp_hb47bbe68__0[6U];
        __Vtemp_h7e085c1c__0[7U] = __Vtemp_hb47bbe68__0[7U];
        __Vtemp_h7e085c1c__0[8U] = __Vtemp_hb47bbe68__0[8U];
        __Vtemp_h7e085c1c__0[9U] = __Vtemp_hb47bbe68__0[9U];
        __Vtemp_h7e085c1c__0[0xaU] = __Vtemp_hb47bbe68__0[0xaU];
        __Vtemp_h7e085c1c__0[0xbU] = __Vtemp_hb47bbe68__0[0xbU];
        __Vtemp_h7e085c1c__0[0xcU] = __Vtemp_hb47bbe68__0[0xcU];
        __Vtemp_h7e085c1c__0[0xdU] = __Vtemp_hb47bbe68__0[0xdU];
        __Vtemp_h7e085c1c__0[0xeU] = __Vtemp_hb47bbe68__0[0xeU];
        __Vtemp_h7e085c1c__0[0xfU] = __Vtemp_hb47bbe68__0[0xfU];
    } else {
        __Vtemp_h7e085c1c__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h7e085c1c__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h7e085c1c__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h7e085c1c__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h7e085c1c__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h7e085c1c__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h7e085c1c__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h7e085c1c__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h7e085c1c__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h7e085c1c__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h7e085c1c__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h7e085c1c__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h7e085c1c__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h7e085c1c__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h7e085c1c__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h7e085c1c__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16373,(__Vtemp_h7e085c1c__0),512);
    bufp->fullSData(oldp+16389,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullCData(oldp+16390,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__dec_hi_hi_lo) 
                                  << 3U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT____VdfgTmp_h769f5a89__0))),5);
    bufp->fullQData(oldp+16391,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2383)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source))
                                  : 0ULL)),64);
    bufp->fullBit(oldp+16393,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2383) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
    bufp->fullQData(oldp+16394,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2470)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+16396,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2476)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T))
                                  : 0ULL)),64);
    bufp->fullBit(oldp+16398,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2470) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
    __Vtemp_hcbb4492d__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_sizes_set_interm;
    __Vtemp_hcbb4492d__0[1U] = 0U;
    __Vtemp_hcbb4492d__0[2U] = 0U;
    __Vtemp_hcbb4492d__0[3U] = 0U;
    __Vtemp_hcbb4492d__0[4U] = 0U;
    __Vtemp_hcbb4492d__0[5U] = 0U;
    __Vtemp_hcbb4492d__0[6U] = 0U;
    __Vtemp_hcbb4492d__0[7U] = 0U;
    VL_SHIFTL_WWI(256,256,8, __Vtemp_ha85c2284__0, __Vtemp_hcbb4492d__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2476) {
        __Vtemp_hc1b57636__0[0U] = __Vtemp_ha85c2284__0[0U];
        __Vtemp_hc1b57636__0[1U] = __Vtemp_ha85c2284__0[1U];
        __Vtemp_hc1b57636__0[2U] = __Vtemp_ha85c2284__0[2U];
        __Vtemp_hc1b57636__0[3U] = __Vtemp_ha85c2284__0[3U];
        __Vtemp_hc1b57636__0[4U] = __Vtemp_ha85c2284__0[4U];
        __Vtemp_hc1b57636__0[5U] = __Vtemp_ha85c2284__0[5U];
        __Vtemp_hc1b57636__0[6U] = __Vtemp_ha85c2284__0[6U];
        __Vtemp_hc1b57636__0[7U] = __Vtemp_ha85c2284__0[7U];
    } else {
        __Vtemp_hc1b57636__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_hc1b57636__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_hc1b57636__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_hc1b57636__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_hc1b57636__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_hc1b57636__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_hc1b57636__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_hc1b57636__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+16399,(__Vtemp_hc1b57636__0),256);
    bufp->fullBit(oldp+16407,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2548) 
                               & ((IData)(1U) << (1U 
                                                  & (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                     >> 0x10U))))));
    bufp->fullSData(oldp+16408,((((6U != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_opcode)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__monitor__DOT___T_750))
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source)))
                                  : 0U)),16);
    bufp->fullBit(oldp+16409,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+16410,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel)
                                  : 0U)),9);
    __Vtemp_hd2b6c582__24[0U] = 1U;
    __Vtemp_hd2b6c582__24[1U] = 0U;
    __Vtemp_hd2b6c582__24[2U] = 0U;
    __Vtemp_hd2b6c582__24[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h2b632adb__0, __Vtemp_hd2b6c582__24, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_source_MPORT_data));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2336) {
        __Vtemp_h0f99e0f6__0[0U] = __Vtemp_h2b632adb__0[0U];
        __Vtemp_h0f99e0f6__0[1U] = __Vtemp_h2b632adb__0[1U];
        __Vtemp_h0f99e0f6__0[2U] = __Vtemp_h2b632adb__0[2U];
        __Vtemp_h0f99e0f6__0[3U] = __Vtemp_h2b632adb__0[3U];
    } else {
        __Vtemp_h0f99e0f6__0[0U] = 0U;
        __Vtemp_h0f99e0f6__0[1U] = 0U;
        __Vtemp_h0f99e0f6__0[2U] = 0U;
        __Vtemp_h0f99e0f6__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16411,(__Vtemp_h0f99e0f6__0),128);
    __Vtemp_hd2b6c582__25[0U] = 1U;
    __Vtemp_hd2b6c582__25[1U] = 0U;
    __Vtemp_hd2b6c582__25[2U] = 0U;
    __Vtemp_hd2b6c582__25[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h7f333d01__0, __Vtemp_hd2b6c582__25, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_source_MPORT_data));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2342) {
        __Vtemp_hd4b85638__0[0U] = __Vtemp_h7f333d01__0[0U];
        __Vtemp_hd4b85638__0[1U] = __Vtemp_h7f333d01__0[1U];
        __Vtemp_hd4b85638__0[2U] = __Vtemp_h7f333d01__0[2U];
        __Vtemp_hd4b85638__0[3U] = __Vtemp_h7f333d01__0[3U];
    } else {
        __Vtemp_hd4b85638__0[0U] = 0U;
        __Vtemp_hd4b85638__0[1U] = 0U;
        __Vtemp_hd4b85638__0[2U] = 0U;
        __Vtemp_hd4b85638__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16415,(__Vtemp_hd4b85638__0),128);
    bufp->fullBit(oldp+16419,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2336) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_source)))));
    __Vtemp_he22596d6__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_he22596d6__0[1U] = 0U;
    __Vtemp_he22596d6__0[2U] = 0U;
    __Vtemp_he22596d6__0[3U] = 0U;
    __Vtemp_he22596d6__0[4U] = 0U;
    __Vtemp_he22596d6__0[5U] = 0U;
    __Vtemp_he22596d6__0[6U] = 0U;
    __Vtemp_he22596d6__0[7U] = 0U;
    __Vtemp_he22596d6__0[8U] = 0U;
    __Vtemp_he22596d6__0[9U] = 0U;
    __Vtemp_he22596d6__0[0xaU] = 0U;
    __Vtemp_he22596d6__0[0xbU] = 0U;
    __Vtemp_he22596d6__0[0xcU] = 0U;
    __Vtemp_he22596d6__0[0xdU] = 0U;
    __Vtemp_he22596d6__0[0xeU] = 0U;
    __Vtemp_he22596d6__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_hb36275cc__0, __Vtemp_he22596d6__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2342) {
        __Vtemp_h9a41323f__0[0U] = __Vtemp_hb36275cc__0[0U];
        __Vtemp_h9a41323f__0[1U] = __Vtemp_hb36275cc__0[1U];
        __Vtemp_h9a41323f__0[2U] = __Vtemp_hb36275cc__0[2U];
        __Vtemp_h9a41323f__0[3U] = __Vtemp_hb36275cc__0[3U];
        __Vtemp_h9a41323f__0[4U] = __Vtemp_hb36275cc__0[4U];
        __Vtemp_h9a41323f__0[5U] = __Vtemp_hb36275cc__0[5U];
        __Vtemp_h9a41323f__0[6U] = __Vtemp_hb36275cc__0[6U];
        __Vtemp_h9a41323f__0[7U] = __Vtemp_hb36275cc__0[7U];
        __Vtemp_h9a41323f__0[8U] = __Vtemp_hb36275cc__0[8U];
        __Vtemp_h9a41323f__0[9U] = __Vtemp_hb36275cc__0[9U];
        __Vtemp_h9a41323f__0[0xaU] = __Vtemp_hb36275cc__0[0xaU];
        __Vtemp_h9a41323f__0[0xbU] = __Vtemp_hb36275cc__0[0xbU];
        __Vtemp_h9a41323f__0[0xcU] = __Vtemp_hb36275cc__0[0xcU];
        __Vtemp_h9a41323f__0[0xdU] = __Vtemp_hb36275cc__0[0xdU];
        __Vtemp_h9a41323f__0[0xeU] = __Vtemp_hb36275cc__0[0xeU];
        __Vtemp_h9a41323f__0[0xfU] = __Vtemp_hb36275cc__0[0xfU];
    } else {
        __Vtemp_h9a41323f__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h9a41323f__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h9a41323f__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h9a41323f__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h9a41323f__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h9a41323f__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h9a41323f__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h9a41323f__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h9a41323f__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h9a41323f__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h9a41323f__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h9a41323f__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h9a41323f__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h9a41323f__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h9a41323f__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h9a41323f__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16420,(__Vtemp_h9a41323f__0),512);
    __Vtemp_hd2b6c582__26[0U] = 1U;
    __Vtemp_hd2b6c582__26[1U] = 0U;
    __Vtemp_hd2b6c582__26[2U] = 0U;
    __Vtemp_hd2b6c582__26[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h4f477e27__0, __Vtemp_hd2b6c582__26, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2472) {
        __Vtemp_ha14fb108__0[0U] = __Vtemp_h4f477e27__0[0U];
        __Vtemp_ha14fb108__0[1U] = __Vtemp_h4f477e27__0[1U];
        __Vtemp_ha14fb108__0[2U] = __Vtemp_h4f477e27__0[2U];
        __Vtemp_ha14fb108__0[3U] = __Vtemp_h4f477e27__0[3U];
    } else {
        __Vtemp_ha14fb108__0[0U] = 0U;
        __Vtemp_ha14fb108__0[1U] = 0U;
        __Vtemp_ha14fb108__0[2U] = 0U;
        __Vtemp_ha14fb108__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16436,(__Vtemp_ha14fb108__0),128);
    __Vtemp_hd2b6c582__27[0U] = 1U;
    __Vtemp_hd2b6c582__27[1U] = 0U;
    __Vtemp_hd2b6c582__27[2U] = 0U;
    __Vtemp_hd2b6c582__27[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h6568e75c__0, __Vtemp_hd2b6c582__27, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2478) {
        __Vtemp_h82f6c057__0[0U] = __Vtemp_h6568e75c__0[0U];
        __Vtemp_h82f6c057__0[1U] = __Vtemp_h6568e75c__0[1U];
        __Vtemp_h82f6c057__0[2U] = __Vtemp_h6568e75c__0[2U];
        __Vtemp_h82f6c057__0[3U] = __Vtemp_h6568e75c__0[3U];
    } else {
        __Vtemp_h82f6c057__0[0U] = 0U;
        __Vtemp_h82f6c057__0[1U] = 0U;
        __Vtemp_h82f6c057__0[2U] = 0U;
        __Vtemp_h82f6c057__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16440,(__Vtemp_h82f6c057__0),128);
    bufp->fullBit(oldp+16444,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2472) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___same_cycle_resp_T_8))));
    __Vtemp_h089248f9__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_h089248f9__0[1U] = 0U;
    __Vtemp_h089248f9__0[2U] = 0U;
    __Vtemp_h089248f9__0[3U] = 0U;
    __Vtemp_h089248f9__0[4U] = 0U;
    __Vtemp_h089248f9__0[5U] = 0U;
    __Vtemp_h089248f9__0[6U] = 0U;
    __Vtemp_h089248f9__0[7U] = 0U;
    __Vtemp_h089248f9__0[8U] = 0U;
    __Vtemp_h089248f9__0[9U] = 0U;
    __Vtemp_h089248f9__0[0xaU] = 0U;
    __Vtemp_h089248f9__0[0xbU] = 0U;
    __Vtemp_h089248f9__0[0xcU] = 0U;
    __Vtemp_h089248f9__0[0xdU] = 0U;
    __Vtemp_h089248f9__0[0xeU] = 0U;
    __Vtemp_h089248f9__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h55b07938__0, __Vtemp_h089248f9__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2478) {
        __Vtemp_h84273931__0[0U] = __Vtemp_h55b07938__0[0U];
        __Vtemp_h84273931__0[1U] = __Vtemp_h55b07938__0[1U];
        __Vtemp_h84273931__0[2U] = __Vtemp_h55b07938__0[2U];
        __Vtemp_h84273931__0[3U] = __Vtemp_h55b07938__0[3U];
        __Vtemp_h84273931__0[4U] = __Vtemp_h55b07938__0[4U];
        __Vtemp_h84273931__0[5U] = __Vtemp_h55b07938__0[5U];
        __Vtemp_h84273931__0[6U] = __Vtemp_h55b07938__0[6U];
        __Vtemp_h84273931__0[7U] = __Vtemp_h55b07938__0[7U];
        __Vtemp_h84273931__0[8U] = __Vtemp_h55b07938__0[8U];
        __Vtemp_h84273931__0[9U] = __Vtemp_h55b07938__0[9U];
        __Vtemp_h84273931__0[0xaU] = __Vtemp_h55b07938__0[0xaU];
        __Vtemp_h84273931__0[0xbU] = __Vtemp_h55b07938__0[0xbU];
        __Vtemp_h84273931__0[0xcU] = __Vtemp_h55b07938__0[0xcU];
        __Vtemp_h84273931__0[0xdU] = __Vtemp_h55b07938__0[0xdU];
        __Vtemp_h84273931__0[0xeU] = __Vtemp_h55b07938__0[0xeU];
        __Vtemp_h84273931__0[0xfU] = __Vtemp_h55b07938__0[0xfU];
    } else {
        __Vtemp_h84273931__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h84273931__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h84273931__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h84273931__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h84273931__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h84273931__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h84273931__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h84273931__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h84273931__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h84273931__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h84273931__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h84273931__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h84273931__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h84273931__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h84273931__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h84273931__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16445,(__Vtemp_h84273931__0),512);
    bufp->fullQData(oldp+16461,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2470)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+16463,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2476)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                  : 0ULL)),64);
    bufp->fullBit(oldp+16465,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2470) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                  == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                               >> 1U))))));
    __Vtemp_h132c8ac8__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_h132c8ac8__0[1U] = 0U;
    __Vtemp_h132c8ac8__0[2U] = 0U;
    __Vtemp_h132c8ac8__0[3U] = 0U;
    __Vtemp_h132c8ac8__0[4U] = 0U;
    __Vtemp_h132c8ac8__0[5U] = 0U;
    __Vtemp_h132c8ac8__0[6U] = 0U;
    __Vtemp_h132c8ac8__0[7U] = 0U;
    VL_SHIFTL_WWI(256,256,8, __Vtemp_h16e7d29b__0, __Vtemp_h132c8ac8__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2476) {
        __Vtemp_h45f801a3__0[0U] = __Vtemp_h16e7d29b__0[0U];
        __Vtemp_h45f801a3__0[1U] = __Vtemp_h16e7d29b__0[1U];
        __Vtemp_h45f801a3__0[2U] = __Vtemp_h16e7d29b__0[2U];
        __Vtemp_h45f801a3__0[3U] = __Vtemp_h16e7d29b__0[3U];
        __Vtemp_h45f801a3__0[4U] = __Vtemp_h16e7d29b__0[4U];
        __Vtemp_h45f801a3__0[5U] = __Vtemp_h16e7d29b__0[5U];
        __Vtemp_h45f801a3__0[6U] = __Vtemp_h16e7d29b__0[6U];
        __Vtemp_h45f801a3__0[7U] = __Vtemp_h16e7d29b__0[7U];
    } else {
        __Vtemp_h45f801a3__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_h45f801a3__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_h45f801a3__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_h45f801a3__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_h45f801a3__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_h45f801a3__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_h45f801a3__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_h45f801a3__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+16466,(__Vtemp_h45f801a3__0),256);
    bufp->fullQData(oldp+16474,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2470)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+16476,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2476)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                  : 0ULL)),64);
    bufp->fullBit(oldp+16478,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2470) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
    __Vtemp_h6345fb0f__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_h6345fb0f__0[1U] = 0U;
    __Vtemp_h6345fb0f__0[2U] = 0U;
    __Vtemp_h6345fb0f__0[3U] = 0U;
    __Vtemp_h6345fb0f__0[4U] = 0U;
    __Vtemp_h6345fb0f__0[5U] = 0U;
    __Vtemp_h6345fb0f__0[6U] = 0U;
    __Vtemp_h6345fb0f__0[7U] = 0U;
    VL_SHIFTL_WWI(256,256,8, __Vtemp_h3548a753__0, __Vtemp_h6345fb0f__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2476) {
        __Vtemp_h3ca4acea__0[0U] = __Vtemp_h3548a753__0[0U];
        __Vtemp_h3ca4acea__0[1U] = __Vtemp_h3548a753__0[1U];
        __Vtemp_h3ca4acea__0[2U] = __Vtemp_h3548a753__0[2U];
        __Vtemp_h3ca4acea__0[3U] = __Vtemp_h3548a753__0[3U];
        __Vtemp_h3ca4acea__0[4U] = __Vtemp_h3548a753__0[4U];
        __Vtemp_h3ca4acea__0[5U] = __Vtemp_h3548a753__0[5U];
        __Vtemp_h3ca4acea__0[6U] = __Vtemp_h3548a753__0[6U];
        __Vtemp_h3ca4acea__0[7U] = __Vtemp_h3548a753__0[7U];
    } else {
        __Vtemp_h3ca4acea__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_h3ca4acea__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_h3ca4acea__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_h3ca4acea__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_h3ca4acea__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_h3ca4acea__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_h3ca4acea__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_h3ca4acea__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+16479,(__Vtemp_h3ca4acea__0),256);
    __Vtemp_hd2b6c582__28[0U] = 1U;
    __Vtemp_hd2b6c582__28[1U] = 0U;
    __Vtemp_hd2b6c582__28[2U] = 0U;
    __Vtemp_hd2b6c582__28[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h8faf5e5c__0, __Vtemp_hd2b6c582__28, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2336) {
        __Vtemp_ha4c79e17__0[0U] = __Vtemp_h8faf5e5c__0[0U];
        __Vtemp_ha4c79e17__0[1U] = __Vtemp_h8faf5e5c__0[1U];
        __Vtemp_ha4c79e17__0[2U] = __Vtemp_h8faf5e5c__0[2U];
        __Vtemp_ha4c79e17__0[3U] = __Vtemp_h8faf5e5c__0[3U];
    } else {
        __Vtemp_ha4c79e17__0[0U] = 0U;
        __Vtemp_ha4c79e17__0[1U] = 0U;
        __Vtemp_ha4c79e17__0[2U] = 0U;
        __Vtemp_ha4c79e17__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16487,(__Vtemp_ha4c79e17__0),128);
    __Vtemp_hd2b6c582__29[0U] = 1U;
    __Vtemp_hd2b6c582__29[1U] = 0U;
    __Vtemp_hd2b6c582__29[2U] = 0U;
    __Vtemp_hd2b6c582__29[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h1fc024aa__0, __Vtemp_hd2b6c582__29, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2342) {
        __Vtemp_h44c43396__0[0U] = __Vtemp_h1fc024aa__0[0U];
        __Vtemp_h44c43396__0[1U] = __Vtemp_h1fc024aa__0[1U];
        __Vtemp_h44c43396__0[2U] = __Vtemp_h1fc024aa__0[2U];
        __Vtemp_h44c43396__0[3U] = __Vtemp_h1fc024aa__0[3U];
    } else {
        __Vtemp_h44c43396__0[0U] = 0U;
        __Vtemp_h44c43396__0[1U] = 0U;
        __Vtemp_h44c43396__0[2U] = 0U;
        __Vtemp_h44c43396__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16491,(__Vtemp_h44c43396__0),128);
    bufp->fullBit(oldp+16495,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2336) 
                               & (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                   << 1U) == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_source)))));
    __Vtemp_hecbdfaee__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_hecbdfaee__0[1U] = 0U;
    __Vtemp_hecbdfaee__0[2U] = 0U;
    __Vtemp_hecbdfaee__0[3U] = 0U;
    __Vtemp_hecbdfaee__0[4U] = 0U;
    __Vtemp_hecbdfaee__0[5U] = 0U;
    __Vtemp_hecbdfaee__0[6U] = 0U;
    __Vtemp_hecbdfaee__0[7U] = 0U;
    __Vtemp_hecbdfaee__0[8U] = 0U;
    __Vtemp_hecbdfaee__0[9U] = 0U;
    __Vtemp_hecbdfaee__0[0xaU] = 0U;
    __Vtemp_hecbdfaee__0[0xbU] = 0U;
    __Vtemp_hecbdfaee__0[0xcU] = 0U;
    __Vtemp_hecbdfaee__0[0xdU] = 0U;
    __Vtemp_hecbdfaee__0[0xeU] = 0U;
    __Vtemp_hecbdfaee__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h648dca23__0, __Vtemp_hecbdfaee__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2342) {
        __Vtemp_ha7ff1fc6__0[0U] = __Vtemp_h648dca23__0[0U];
        __Vtemp_ha7ff1fc6__0[1U] = __Vtemp_h648dca23__0[1U];
        __Vtemp_ha7ff1fc6__0[2U] = __Vtemp_h648dca23__0[2U];
        __Vtemp_ha7ff1fc6__0[3U] = __Vtemp_h648dca23__0[3U];
        __Vtemp_ha7ff1fc6__0[4U] = __Vtemp_h648dca23__0[4U];
        __Vtemp_ha7ff1fc6__0[5U] = __Vtemp_h648dca23__0[5U];
        __Vtemp_ha7ff1fc6__0[6U] = __Vtemp_h648dca23__0[6U];
        __Vtemp_ha7ff1fc6__0[7U] = __Vtemp_h648dca23__0[7U];
        __Vtemp_ha7ff1fc6__0[8U] = __Vtemp_h648dca23__0[8U];
        __Vtemp_ha7ff1fc6__0[9U] = __Vtemp_h648dca23__0[9U];
        __Vtemp_ha7ff1fc6__0[0xaU] = __Vtemp_h648dca23__0[0xaU];
        __Vtemp_ha7ff1fc6__0[0xbU] = __Vtemp_h648dca23__0[0xbU];
        __Vtemp_ha7ff1fc6__0[0xcU] = __Vtemp_h648dca23__0[0xcU];
        __Vtemp_ha7ff1fc6__0[0xdU] = __Vtemp_h648dca23__0[0xdU];
        __Vtemp_ha7ff1fc6__0[0xeU] = __Vtemp_h648dca23__0[0xeU];
        __Vtemp_ha7ff1fc6__0[0xfU] = __Vtemp_h648dca23__0[0xfU];
    } else {
        __Vtemp_ha7ff1fc6__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_ha7ff1fc6__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_ha7ff1fc6__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_ha7ff1fc6__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_ha7ff1fc6__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_ha7ff1fc6__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_ha7ff1fc6__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_ha7ff1fc6__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_ha7ff1fc6__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_ha7ff1fc6__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_ha7ff1fc6__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_ha7ff1fc6__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_ha7ff1fc6__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_ha7ff1fc6__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_ha7ff1fc6__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_ha7ff1fc6__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16496,(__Vtemp_ha7ff1fc6__0),512);
    __Vtemp_hd2b6c582__30[0U] = 1U;
    __Vtemp_hd2b6c582__30[1U] = 0U;
    __Vtemp_hd2b6c582__30[2U] = 0U;
    __Vtemp_hd2b6c582__30[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h40d7680f__0, __Vtemp_hd2b6c582__30, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2476) {
        __Vtemp_h7bd593be__0[0U] = __Vtemp_h40d7680f__0[0U];
        __Vtemp_h7bd593be__0[1U] = __Vtemp_h40d7680f__0[1U];
        __Vtemp_h7bd593be__0[2U] = __Vtemp_h40d7680f__0[2U];
        __Vtemp_h7bd593be__0[3U] = __Vtemp_h40d7680f__0[3U];
    } else {
        __Vtemp_h7bd593be__0[0U] = 0U;
        __Vtemp_h7bd593be__0[1U] = 0U;
        __Vtemp_h7bd593be__0[2U] = 0U;
        __Vtemp_h7bd593be__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16512,(__Vtemp_h7bd593be__0),128);
    __Vtemp_hd2b6c582__31[0U] = 1U;
    __Vtemp_hd2b6c582__31[1U] = 0U;
    __Vtemp_hd2b6c582__31[2U] = 0U;
    __Vtemp_hd2b6c582__31[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_he5167908__0, __Vtemp_hd2b6c582__31, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2482) {
        __Vtemp_h42e46311__0[0U] = __Vtemp_he5167908__0[0U];
        __Vtemp_h42e46311__0[1U] = __Vtemp_he5167908__0[1U];
        __Vtemp_h42e46311__0[2U] = __Vtemp_he5167908__0[2U];
        __Vtemp_h42e46311__0[3U] = __Vtemp_he5167908__0[3U];
    } else {
        __Vtemp_h42e46311__0[0U] = 0U;
        __Vtemp_h42e46311__0[1U] = 0U;
        __Vtemp_h42e46311__0[2U] = 0U;
        __Vtemp_h42e46311__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16516,(__Vtemp_h42e46311__0),128);
    bufp->fullBit(oldp+16520,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2476) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___same_cycle_resp_T_8))));
    __Vtemp_h7bcab632__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_h7bcab632__0[1U] = 0U;
    __Vtemp_h7bcab632__0[2U] = 0U;
    __Vtemp_h7bcab632__0[3U] = 0U;
    __Vtemp_h7bcab632__0[4U] = 0U;
    __Vtemp_h7bcab632__0[5U] = 0U;
    __Vtemp_h7bcab632__0[6U] = 0U;
    __Vtemp_h7bcab632__0[7U] = 0U;
    __Vtemp_h7bcab632__0[8U] = 0U;
    __Vtemp_h7bcab632__0[9U] = 0U;
    __Vtemp_h7bcab632__0[0xaU] = 0U;
    __Vtemp_h7bcab632__0[0xbU] = 0U;
    __Vtemp_h7bcab632__0[0xcU] = 0U;
    __Vtemp_h7bcab632__0[0xdU] = 0U;
    __Vtemp_h7bcab632__0[0xeU] = 0U;
    __Vtemp_h7bcab632__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_hbad014cf__0, __Vtemp_h7bcab632__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2482) {
        __Vtemp_h6fa7c2d4__0[0U] = __Vtemp_hbad014cf__0[0U];
        __Vtemp_h6fa7c2d4__0[1U] = __Vtemp_hbad014cf__0[1U];
        __Vtemp_h6fa7c2d4__0[2U] = __Vtemp_hbad014cf__0[2U];
        __Vtemp_h6fa7c2d4__0[3U] = __Vtemp_hbad014cf__0[3U];
        __Vtemp_h6fa7c2d4__0[4U] = __Vtemp_hbad014cf__0[4U];
        __Vtemp_h6fa7c2d4__0[5U] = __Vtemp_hbad014cf__0[5U];
        __Vtemp_h6fa7c2d4__0[6U] = __Vtemp_hbad014cf__0[6U];
        __Vtemp_h6fa7c2d4__0[7U] = __Vtemp_hbad014cf__0[7U];
        __Vtemp_h6fa7c2d4__0[8U] = __Vtemp_hbad014cf__0[8U];
        __Vtemp_h6fa7c2d4__0[9U] = __Vtemp_hbad014cf__0[9U];
        __Vtemp_h6fa7c2d4__0[0xaU] = __Vtemp_hbad014cf__0[0xaU];
        __Vtemp_h6fa7c2d4__0[0xbU] = __Vtemp_hbad014cf__0[0xbU];
        __Vtemp_h6fa7c2d4__0[0xcU] = __Vtemp_hbad014cf__0[0xcU];
        __Vtemp_h6fa7c2d4__0[0xdU] = __Vtemp_hbad014cf__0[0xdU];
        __Vtemp_h6fa7c2d4__0[0xeU] = __Vtemp_hbad014cf__0[0xeU];
        __Vtemp_h6fa7c2d4__0[0xfU] = __Vtemp_hbad014cf__0[0xfU];
    } else {
        __Vtemp_h6fa7c2d4__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h6fa7c2d4__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h6fa7c2d4__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h6fa7c2d4__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h6fa7c2d4__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h6fa7c2d4__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h6fa7c2d4__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h6fa7c2d4__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h6fa7c2d4__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h6fa7c2d4__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h6fa7c2d4__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h6fa7c2d4__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h6fa7c2d4__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h6fa7c2d4__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h6fa7c2d4__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h6fa7c2d4__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16521,(__Vtemp_h6fa7c2d4__0),512);
    __Vtemp_hd2b6c582__32[0U] = 1U;
    __Vtemp_hd2b6c582__32[1U] = 0U;
    __Vtemp_hd2b6c582__32[2U] = 0U;
    __Vtemp_hd2b6c582__32[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h57f8e3ea__0, __Vtemp_hd2b6c582__32, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2608) {
        __Vtemp_hce816a0d__0[0U] = __Vtemp_h57f8e3ea__0[0U];
        __Vtemp_hce816a0d__0[1U] = __Vtemp_h57f8e3ea__0[1U];
        __Vtemp_hce816a0d__0[2U] = __Vtemp_h57f8e3ea__0[2U];
        __Vtemp_hce816a0d__0[3U] = __Vtemp_h57f8e3ea__0[3U];
    } else {
        __Vtemp_hce816a0d__0[0U] = 0U;
        __Vtemp_hce816a0d__0[1U] = 0U;
        __Vtemp_hce816a0d__0[2U] = 0U;
        __Vtemp_hce816a0d__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16537,(__Vtemp_hce816a0d__0),128);
    __Vtemp_hd2b6c582__33[0U] = 1U;
    __Vtemp_hd2b6c582__33[1U] = 0U;
    __Vtemp_hd2b6c582__33[2U] = 0U;
    __Vtemp_hd2b6c582__33[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h872a5f31__0, __Vtemp_hd2b6c582__33, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2614) {
        __Vtemp_hf1b996b9__0[0U] = __Vtemp_h872a5f31__0[0U];
        __Vtemp_hf1b996b9__0[1U] = __Vtemp_h872a5f31__0[1U];
        __Vtemp_hf1b996b9__0[2U] = __Vtemp_h872a5f31__0[2U];
        __Vtemp_hf1b996b9__0[3U] = __Vtemp_h872a5f31__0[3U];
    } else {
        __Vtemp_hf1b996b9__0[0U] = 0U;
        __Vtemp_hf1b996b9__0[1U] = 0U;
        __Vtemp_hf1b996b9__0[2U] = 0U;
        __Vtemp_hf1b996b9__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16541,(__Vtemp_hf1b996b9__0),128);
    bufp->fullBit(oldp+16545,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2608) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___same_cycle_resp_T_8))));
    __Vtemp_h573c882e__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_h573c882e__0[1U] = 0U;
    __Vtemp_h573c882e__0[2U] = 0U;
    __Vtemp_h573c882e__0[3U] = 0U;
    __Vtemp_h573c882e__0[4U] = 0U;
    __Vtemp_h573c882e__0[5U] = 0U;
    __Vtemp_h573c882e__0[6U] = 0U;
    __Vtemp_h573c882e__0[7U] = 0U;
    __Vtemp_h573c882e__0[8U] = 0U;
    __Vtemp_h573c882e__0[9U] = 0U;
    __Vtemp_h573c882e__0[0xaU] = 0U;
    __Vtemp_h573c882e__0[0xbU] = 0U;
    __Vtemp_h573c882e__0[0xcU] = 0U;
    __Vtemp_h573c882e__0[0xdU] = 0U;
    __Vtemp_h573c882e__0[0xeU] = 0U;
    __Vtemp_h573c882e__0[0xfU] = 0U;
    __Vtemp_h573c882e__0[0x10U] = 0U;
    __Vtemp_h573c882e__0[0x11U] = 0U;
    __Vtemp_h573c882e__0[0x12U] = 0U;
    __Vtemp_h573c882e__0[0x13U] = 0U;
    __Vtemp_h573c882e__0[0x14U] = 0U;
    __Vtemp_h573c882e__0[0x15U] = 0U;
    __Vtemp_h573c882e__0[0x16U] = 0U;
    __Vtemp_h573c882e__0[0x17U] = 0U;
    __Vtemp_h573c882e__0[0x18U] = 0U;
    __Vtemp_h573c882e__0[0x19U] = 0U;
    __Vtemp_h573c882e__0[0x1aU] = 0U;
    __Vtemp_h573c882e__0[0x1bU] = 0U;
    __Vtemp_h573c882e__0[0x1cU] = 0U;
    __Vtemp_h573c882e__0[0x1dU] = 0U;
    __Vtemp_h573c882e__0[0x1eU] = 0U;
    __Vtemp_h573c882e__0[0x1fU] = 0U;
    VL_SHIFTL_WWI(1024,1024,10, __Vtemp_ha958f336__0, __Vtemp_h573c882e__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 4U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2614) {
        __Vtemp_h913be801__0[0U] = __Vtemp_ha958f336__0[0U];
        __Vtemp_h913be801__0[1U] = __Vtemp_ha958f336__0[1U];
        __Vtemp_h913be801__0[2U] = __Vtemp_ha958f336__0[2U];
        __Vtemp_h913be801__0[3U] = __Vtemp_ha958f336__0[3U];
        __Vtemp_h913be801__0[4U] = __Vtemp_ha958f336__0[4U];
        __Vtemp_h913be801__0[5U] = __Vtemp_ha958f336__0[5U];
        __Vtemp_h913be801__0[6U] = __Vtemp_ha958f336__0[6U];
        __Vtemp_h913be801__0[7U] = __Vtemp_ha958f336__0[7U];
        __Vtemp_h913be801__0[8U] = __Vtemp_ha958f336__0[8U];
        __Vtemp_h913be801__0[9U] = __Vtemp_ha958f336__0[9U];
        __Vtemp_h913be801__0[0xaU] = __Vtemp_ha958f336__0[0xaU];
        __Vtemp_h913be801__0[0xbU] = __Vtemp_ha958f336__0[0xbU];
        __Vtemp_h913be801__0[0xcU] = __Vtemp_ha958f336__0[0xcU];
        __Vtemp_h913be801__0[0xdU] = __Vtemp_ha958f336__0[0xdU];
        __Vtemp_h913be801__0[0xeU] = __Vtemp_ha958f336__0[0xeU];
        __Vtemp_h913be801__0[0xfU] = __Vtemp_ha958f336__0[0xfU];
        __Vtemp_h913be801__0[0x10U] = __Vtemp_ha958f336__0[0x10U];
        __Vtemp_h913be801__0[0x11U] = __Vtemp_ha958f336__0[0x11U];
        __Vtemp_h913be801__0[0x12U] = __Vtemp_ha958f336__0[0x12U];
        __Vtemp_h913be801__0[0x13U] = __Vtemp_ha958f336__0[0x13U];
        __Vtemp_h913be801__0[0x14U] = __Vtemp_ha958f336__0[0x14U];
        __Vtemp_h913be801__0[0x15U] = __Vtemp_ha958f336__0[0x15U];
        __Vtemp_h913be801__0[0x16U] = __Vtemp_ha958f336__0[0x16U];
        __Vtemp_h913be801__0[0x17U] = __Vtemp_ha958f336__0[0x17U];
        __Vtemp_h913be801__0[0x18U] = __Vtemp_ha958f336__0[0x18U];
        __Vtemp_h913be801__0[0x19U] = __Vtemp_ha958f336__0[0x19U];
        __Vtemp_h913be801__0[0x1aU] = __Vtemp_ha958f336__0[0x1aU];
        __Vtemp_h913be801__0[0x1bU] = __Vtemp_ha958f336__0[0x1bU];
        __Vtemp_h913be801__0[0x1cU] = __Vtemp_ha958f336__0[0x1cU];
        __Vtemp_h913be801__0[0x1dU] = __Vtemp_ha958f336__0[0x1dU];
        __Vtemp_h913be801__0[0x1eU] = __Vtemp_ha958f336__0[0x1eU];
        __Vtemp_h913be801__0[0x1fU] = __Vtemp_ha958f336__0[0x1fU];
    } else {
        __Vtemp_h913be801__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
        __Vtemp_h913be801__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
        __Vtemp_h913be801__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
        __Vtemp_h913be801__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
        __Vtemp_h913be801__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
        __Vtemp_h913be801__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
        __Vtemp_h913be801__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
        __Vtemp_h913be801__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
        __Vtemp_h913be801__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
        __Vtemp_h913be801__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
        __Vtemp_h913be801__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
        __Vtemp_h913be801__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
        __Vtemp_h913be801__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
        __Vtemp_h913be801__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
        __Vtemp_h913be801__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
        __Vtemp_h913be801__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
        __Vtemp_h913be801__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
        __Vtemp_h913be801__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
        __Vtemp_h913be801__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
        __Vtemp_h913be801__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
        __Vtemp_h913be801__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
        __Vtemp_h913be801__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
        __Vtemp_h913be801__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
        __Vtemp_h913be801__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
        __Vtemp_h913be801__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
        __Vtemp_h913be801__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
        __Vtemp_h913be801__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
        __Vtemp_h913be801__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
        __Vtemp_h913be801__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
        __Vtemp_h913be801__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
        __Vtemp_h913be801__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
        __Vtemp_h913be801__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
    }
    bufp->fullWData(oldp+16546,(__Vtemp_h913be801__0),1024);
    bufp->fullSData(oldp+16578,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullCData(oldp+16579,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__dec_hi_hi_lo) 
                                  << 3U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT____VdfgTmp_h689b7916__0))),5);
    bufp->fullQData(oldp+16580,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2524)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source))
                                  : 0ULL)),64);
    bufp->fullBit(oldp+16582,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2524) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
    bufp->fullQData(oldp+16583,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2611)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+16585,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2617)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T))
                                  : 0ULL)),64);
    bufp->fullBit(oldp+16587,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2611) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
    __Vtemp_heefaeec6__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_sizes_set_interm;
    __Vtemp_heefaeec6__0[1U] = 0U;
    __Vtemp_heefaeec6__0[2U] = 0U;
    __Vtemp_heefaeec6__0[3U] = 0U;
    __Vtemp_heefaeec6__0[4U] = 0U;
    __Vtemp_heefaeec6__0[5U] = 0U;
    __Vtemp_heefaeec6__0[6U] = 0U;
    __Vtemp_heefaeec6__0[7U] = 0U;
    __Vtemp_heefaeec6__0[8U] = 0U;
    __Vtemp_heefaeec6__0[9U] = 0U;
    __Vtemp_heefaeec6__0[0xaU] = 0U;
    __Vtemp_heefaeec6__0[0xbU] = 0U;
    __Vtemp_heefaeec6__0[0xcU] = 0U;
    __Vtemp_heefaeec6__0[0xdU] = 0U;
    __Vtemp_heefaeec6__0[0xeU] = 0U;
    __Vtemp_heefaeec6__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h3f0b4583__0, __Vtemp_heefaeec6__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT___io_c_bits_source_T) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2617) {
        __Vtemp_h827891ff__0[0U] = __Vtemp_h3f0b4583__0[0U];
        __Vtemp_h827891ff__0[1U] = __Vtemp_h3f0b4583__0[1U];
        __Vtemp_h827891ff__0[2U] = __Vtemp_h3f0b4583__0[2U];
        __Vtemp_h827891ff__0[3U] = __Vtemp_h3f0b4583__0[3U];
        __Vtemp_h827891ff__0[4U] = __Vtemp_h3f0b4583__0[4U];
        __Vtemp_h827891ff__0[5U] = __Vtemp_h3f0b4583__0[5U];
        __Vtemp_h827891ff__0[6U] = __Vtemp_h3f0b4583__0[6U];
        __Vtemp_h827891ff__0[7U] = __Vtemp_h3f0b4583__0[7U];
        __Vtemp_h827891ff__0[8U] = __Vtemp_h3f0b4583__0[8U];
        __Vtemp_h827891ff__0[9U] = __Vtemp_h3f0b4583__0[9U];
        __Vtemp_h827891ff__0[0xaU] = __Vtemp_h3f0b4583__0[0xaU];
        __Vtemp_h827891ff__0[0xbU] = __Vtemp_h3f0b4583__0[0xbU];
        __Vtemp_h827891ff__0[0xcU] = __Vtemp_h3f0b4583__0[0xcU];
        __Vtemp_h827891ff__0[0xdU] = __Vtemp_h3f0b4583__0[0xdU];
        __Vtemp_h827891ff__0[0xeU] = __Vtemp_h3f0b4583__0[0xeU];
        __Vtemp_h827891ff__0[0xfU] = __Vtemp_h3f0b4583__0[0xfU];
    } else {
        __Vtemp_h827891ff__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h827891ff__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h827891ff__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h827891ff__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h827891ff__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h827891ff__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h827891ff__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h827891ff__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h827891ff__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h827891ff__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h827891ff__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h827891ff__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h827891ff__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h827891ff__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h827891ff__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h827891ff__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16588,(__Vtemp_h827891ff__0),512);
    bufp->fullBit(oldp+16604,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT___ridx_T_1) 
                               & ((IData)(1U) << (1U 
                                                  & (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg 
                                                     >> 0x10U))))));
    bufp->fullSData(oldp+16605,((((6U != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_opcode)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_750))
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source)))
                                  : 0U)),16);
    bufp->fullBit(oldp+16606,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+16607,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__free_sel)
                                  : 0U)),9);
    __Vtemp_hd2b6c582__34[0U] = 1U;
    __Vtemp_hd2b6c582__34[1U] = 0U;
    __Vtemp_hd2b6c582__34[2U] = 0U;
    __Vtemp_hd2b6c582__34[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h50bb761e__0, __Vtemp_hd2b6c582__34, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2336) {
        __Vtemp_h9889196e__0[0U] = __Vtemp_h50bb761e__0[0U];
        __Vtemp_h9889196e__0[1U] = __Vtemp_h50bb761e__0[1U];
        __Vtemp_h9889196e__0[2U] = __Vtemp_h50bb761e__0[2U];
        __Vtemp_h9889196e__0[3U] = __Vtemp_h50bb761e__0[3U];
    } else {
        __Vtemp_h9889196e__0[0U] = 0U;
        __Vtemp_h9889196e__0[1U] = 0U;
        __Vtemp_h9889196e__0[2U] = 0U;
        __Vtemp_h9889196e__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16608,(__Vtemp_h9889196e__0),128);
    __Vtemp_hd2b6c582__35[0U] = 1U;
    __Vtemp_hd2b6c582__35[1U] = 0U;
    __Vtemp_hd2b6c582__35[2U] = 0U;
    __Vtemp_hd2b6c582__35[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hcf85d53d__0, __Vtemp_hd2b6c582__35, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2342) {
        __Vtemp_hc611caff__0[0U] = __Vtemp_hcf85d53d__0[0U];
        __Vtemp_hc611caff__0[1U] = __Vtemp_hcf85d53d__0[1U];
        __Vtemp_hc611caff__0[2U] = __Vtemp_hcf85d53d__0[2U];
        __Vtemp_hc611caff__0[3U] = __Vtemp_hcf85d53d__0[3U];
    } else {
        __Vtemp_hc611caff__0[0U] = 0U;
        __Vtemp_hc611caff__0[1U] = 0U;
        __Vtemp_hc611caff__0[2U] = 0U;
        __Vtemp_hc611caff__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16612,(__Vtemp_hc611caff__0),128);
    bufp->fullBit(oldp+16616,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2336) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source)))));
    __Vtemp_h5ff39152__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_h5ff39152__0[1U] = 0U;
    __Vtemp_h5ff39152__0[2U] = 0U;
    __Vtemp_h5ff39152__0[3U] = 0U;
    __Vtemp_h5ff39152__0[4U] = 0U;
    __Vtemp_h5ff39152__0[5U] = 0U;
    __Vtemp_h5ff39152__0[6U] = 0U;
    __Vtemp_h5ff39152__0[7U] = 0U;
    __Vtemp_h5ff39152__0[8U] = 0U;
    __Vtemp_h5ff39152__0[9U] = 0U;
    __Vtemp_h5ff39152__0[0xaU] = 0U;
    __Vtemp_h5ff39152__0[0xbU] = 0U;
    __Vtemp_h5ff39152__0[0xcU] = 0U;
    __Vtemp_h5ff39152__0[0xdU] = 0U;
    __Vtemp_h5ff39152__0[0xeU] = 0U;
    __Vtemp_h5ff39152__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_hb3630b24__0, __Vtemp_h5ff39152__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_source_MPORT_data) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2342) {
        __Vtemp_hc0b1f8cf__0[0U] = __Vtemp_hb3630b24__0[0U];
        __Vtemp_hc0b1f8cf__0[1U] = __Vtemp_hb3630b24__0[1U];
        __Vtemp_hc0b1f8cf__0[2U] = __Vtemp_hb3630b24__0[2U];
        __Vtemp_hc0b1f8cf__0[3U] = __Vtemp_hb3630b24__0[3U];
        __Vtemp_hc0b1f8cf__0[4U] = __Vtemp_hb3630b24__0[4U];
        __Vtemp_hc0b1f8cf__0[5U] = __Vtemp_hb3630b24__0[5U];
        __Vtemp_hc0b1f8cf__0[6U] = __Vtemp_hb3630b24__0[6U];
        __Vtemp_hc0b1f8cf__0[7U] = __Vtemp_hb3630b24__0[7U];
        __Vtemp_hc0b1f8cf__0[8U] = __Vtemp_hb3630b24__0[8U];
        __Vtemp_hc0b1f8cf__0[9U] = __Vtemp_hb3630b24__0[9U];
        __Vtemp_hc0b1f8cf__0[0xaU] = __Vtemp_hb3630b24__0[0xaU];
        __Vtemp_hc0b1f8cf__0[0xbU] = __Vtemp_hb3630b24__0[0xbU];
        __Vtemp_hc0b1f8cf__0[0xcU] = __Vtemp_hb3630b24__0[0xcU];
        __Vtemp_hc0b1f8cf__0[0xdU] = __Vtemp_hb3630b24__0[0xdU];
        __Vtemp_hc0b1f8cf__0[0xeU] = __Vtemp_hb3630b24__0[0xeU];
        __Vtemp_hc0b1f8cf__0[0xfU] = __Vtemp_hb3630b24__0[0xfU];
    } else {
        __Vtemp_hc0b1f8cf__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_hc0b1f8cf__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_hc0b1f8cf__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_hc0b1f8cf__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_hc0b1f8cf__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_hc0b1f8cf__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_hc0b1f8cf__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_hc0b1f8cf__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_hc0b1f8cf__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_hc0b1f8cf__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_hc0b1f8cf__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_hc0b1f8cf__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_hc0b1f8cf__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_hc0b1f8cf__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_hc0b1f8cf__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_hc0b1f8cf__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16617,(__Vtemp_hc0b1f8cf__0),512);
    __Vtemp_hd2b6c582__36[0U] = 1U;
    __Vtemp_hd2b6c582__36[1U] = 0U;
    __Vtemp_hd2b6c582__36[2U] = 0U;
    __Vtemp_hd2b6c582__36[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hb89f136e__0, __Vtemp_hd2b6c582__36, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2608) {
        __Vtemp_h23f039b9__0[0U] = __Vtemp_hb89f136e__0[0U];
        __Vtemp_h23f039b9__0[1U] = __Vtemp_hb89f136e__0[1U];
        __Vtemp_h23f039b9__0[2U] = __Vtemp_hb89f136e__0[2U];
        __Vtemp_h23f039b9__0[3U] = __Vtemp_hb89f136e__0[3U];
    } else {
        __Vtemp_h23f039b9__0[0U] = 0U;
        __Vtemp_h23f039b9__0[1U] = 0U;
        __Vtemp_h23f039b9__0[2U] = 0U;
        __Vtemp_h23f039b9__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16633,(__Vtemp_h23f039b9__0),128);
    __Vtemp_hd2b6c582__37[0U] = 1U;
    __Vtemp_hd2b6c582__37[1U] = 0U;
    __Vtemp_hd2b6c582__37[2U] = 0U;
    __Vtemp_hd2b6c582__37[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hf363bd78__0, __Vtemp_hd2b6c582__37, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2614) {
        __Vtemp_hf20d8365__0[0U] = __Vtemp_hf363bd78__0[0U];
        __Vtemp_hf20d8365__0[1U] = __Vtemp_hf363bd78__0[1U];
        __Vtemp_hf20d8365__0[2U] = __Vtemp_hf363bd78__0[2U];
        __Vtemp_hf20d8365__0[3U] = __Vtemp_hf363bd78__0[3U];
    } else {
        __Vtemp_hf20d8365__0[0U] = 0U;
        __Vtemp_hf20d8365__0[1U] = 0U;
        __Vtemp_hf20d8365__0[2U] = 0U;
        __Vtemp_hf20d8365__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16637,(__Vtemp_hf20d8365__0),128);
    bufp->fullBit(oldp+16641,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2608) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___same_cycle_resp_T_8))));
    __Vtemp_h99a08fe7__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_h99a08fe7__0[1U] = 0U;
    __Vtemp_h99a08fe7__0[2U] = 0U;
    __Vtemp_h99a08fe7__0[3U] = 0U;
    __Vtemp_h99a08fe7__0[4U] = 0U;
    __Vtemp_h99a08fe7__0[5U] = 0U;
    __Vtemp_h99a08fe7__0[6U] = 0U;
    __Vtemp_h99a08fe7__0[7U] = 0U;
    __Vtemp_h99a08fe7__0[8U] = 0U;
    __Vtemp_h99a08fe7__0[9U] = 0U;
    __Vtemp_h99a08fe7__0[0xaU] = 0U;
    __Vtemp_h99a08fe7__0[0xbU] = 0U;
    __Vtemp_h99a08fe7__0[0xcU] = 0U;
    __Vtemp_h99a08fe7__0[0xdU] = 0U;
    __Vtemp_h99a08fe7__0[0xeU] = 0U;
    __Vtemp_h99a08fe7__0[0xfU] = 0U;
    __Vtemp_h99a08fe7__0[0x10U] = 0U;
    __Vtemp_h99a08fe7__0[0x11U] = 0U;
    __Vtemp_h99a08fe7__0[0x12U] = 0U;
    __Vtemp_h99a08fe7__0[0x13U] = 0U;
    __Vtemp_h99a08fe7__0[0x14U] = 0U;
    __Vtemp_h99a08fe7__0[0x15U] = 0U;
    __Vtemp_h99a08fe7__0[0x16U] = 0U;
    __Vtemp_h99a08fe7__0[0x17U] = 0U;
    __Vtemp_h99a08fe7__0[0x18U] = 0U;
    __Vtemp_h99a08fe7__0[0x19U] = 0U;
    __Vtemp_h99a08fe7__0[0x1aU] = 0U;
    __Vtemp_h99a08fe7__0[0x1bU] = 0U;
    __Vtemp_h99a08fe7__0[0x1cU] = 0U;
    __Vtemp_h99a08fe7__0[0x1dU] = 0U;
    __Vtemp_h99a08fe7__0[0x1eU] = 0U;
    __Vtemp_h99a08fe7__0[0x1fU] = 0U;
    VL_SHIFTL_WWI(1024,1024,10, __Vtemp_hcd780bb8__0, __Vtemp_h99a08fe7__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 4U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2614) {
        __Vtemp_hc8f623c5__0[0U] = __Vtemp_hcd780bb8__0[0U];
        __Vtemp_hc8f623c5__0[1U] = __Vtemp_hcd780bb8__0[1U];
        __Vtemp_hc8f623c5__0[2U] = __Vtemp_hcd780bb8__0[2U];
        __Vtemp_hc8f623c5__0[3U] = __Vtemp_hcd780bb8__0[3U];
        __Vtemp_hc8f623c5__0[4U] = __Vtemp_hcd780bb8__0[4U];
        __Vtemp_hc8f623c5__0[5U] = __Vtemp_hcd780bb8__0[5U];
        __Vtemp_hc8f623c5__0[6U] = __Vtemp_hcd780bb8__0[6U];
        __Vtemp_hc8f623c5__0[7U] = __Vtemp_hcd780bb8__0[7U];
        __Vtemp_hc8f623c5__0[8U] = __Vtemp_hcd780bb8__0[8U];
        __Vtemp_hc8f623c5__0[9U] = __Vtemp_hcd780bb8__0[9U];
        __Vtemp_hc8f623c5__0[0xaU] = __Vtemp_hcd780bb8__0[0xaU];
        __Vtemp_hc8f623c5__0[0xbU] = __Vtemp_hcd780bb8__0[0xbU];
        __Vtemp_hc8f623c5__0[0xcU] = __Vtemp_hcd780bb8__0[0xcU];
        __Vtemp_hc8f623c5__0[0xdU] = __Vtemp_hcd780bb8__0[0xdU];
        __Vtemp_hc8f623c5__0[0xeU] = __Vtemp_hcd780bb8__0[0xeU];
        __Vtemp_hc8f623c5__0[0xfU] = __Vtemp_hcd780bb8__0[0xfU];
        __Vtemp_hc8f623c5__0[0x10U] = __Vtemp_hcd780bb8__0[0x10U];
        __Vtemp_hc8f623c5__0[0x11U] = __Vtemp_hcd780bb8__0[0x11U];
        __Vtemp_hc8f623c5__0[0x12U] = __Vtemp_hcd780bb8__0[0x12U];
        __Vtemp_hc8f623c5__0[0x13U] = __Vtemp_hcd780bb8__0[0x13U];
        __Vtemp_hc8f623c5__0[0x14U] = __Vtemp_hcd780bb8__0[0x14U];
        __Vtemp_hc8f623c5__0[0x15U] = __Vtemp_hcd780bb8__0[0x15U];
        __Vtemp_hc8f623c5__0[0x16U] = __Vtemp_hcd780bb8__0[0x16U];
        __Vtemp_hc8f623c5__0[0x17U] = __Vtemp_hcd780bb8__0[0x17U];
        __Vtemp_hc8f623c5__0[0x18U] = __Vtemp_hcd780bb8__0[0x18U];
        __Vtemp_hc8f623c5__0[0x19U] = __Vtemp_hcd780bb8__0[0x19U];
        __Vtemp_hc8f623c5__0[0x1aU] = __Vtemp_hcd780bb8__0[0x1aU];
        __Vtemp_hc8f623c5__0[0x1bU] = __Vtemp_hcd780bb8__0[0x1bU];
        __Vtemp_hc8f623c5__0[0x1cU] = __Vtemp_hcd780bb8__0[0x1cU];
        __Vtemp_hc8f623c5__0[0x1dU] = __Vtemp_hcd780bb8__0[0x1dU];
        __Vtemp_hc8f623c5__0[0x1eU] = __Vtemp_hcd780bb8__0[0x1eU];
        __Vtemp_hc8f623c5__0[0x1fU] = __Vtemp_hcd780bb8__0[0x1fU];
    } else {
        __Vtemp_hc8f623c5__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
        __Vtemp_hc8f623c5__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
        __Vtemp_hc8f623c5__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
        __Vtemp_hc8f623c5__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
        __Vtemp_hc8f623c5__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
        __Vtemp_hc8f623c5__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
        __Vtemp_hc8f623c5__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
        __Vtemp_hc8f623c5__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
        __Vtemp_hc8f623c5__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
        __Vtemp_hc8f623c5__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
        __Vtemp_hc8f623c5__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
        __Vtemp_hc8f623c5__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
        __Vtemp_hc8f623c5__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
        __Vtemp_hc8f623c5__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
        __Vtemp_hc8f623c5__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
        __Vtemp_hc8f623c5__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
        __Vtemp_hc8f623c5__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
        __Vtemp_hc8f623c5__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
        __Vtemp_hc8f623c5__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
        __Vtemp_hc8f623c5__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
        __Vtemp_hc8f623c5__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
        __Vtemp_hc8f623c5__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
        __Vtemp_hc8f623c5__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
        __Vtemp_hc8f623c5__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
        __Vtemp_hc8f623c5__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
        __Vtemp_hc8f623c5__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
        __Vtemp_hc8f623c5__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
        __Vtemp_hc8f623c5__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
        __Vtemp_hc8f623c5__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
        __Vtemp_hc8f623c5__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
        __Vtemp_hc8f623c5__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
        __Vtemp_hc8f623c5__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
    }
    bufp->fullWData(oldp+16642,(__Vtemp_hc8f623c5__0),1024);
    bufp->fullQData(oldp+16674,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2611)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+16676,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2617)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                  : 0ULL)),64);
    bufp->fullBit(oldp+16678,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2611) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                  == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                               >> 1U))))));
    __Vtemp_h1c13dfc3__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_h1c13dfc3__0[1U] = 0U;
    __Vtemp_h1c13dfc3__0[2U] = 0U;
    __Vtemp_h1c13dfc3__0[3U] = 0U;
    __Vtemp_h1c13dfc3__0[4U] = 0U;
    __Vtemp_h1c13dfc3__0[5U] = 0U;
    __Vtemp_h1c13dfc3__0[6U] = 0U;
    __Vtemp_h1c13dfc3__0[7U] = 0U;
    __Vtemp_h1c13dfc3__0[8U] = 0U;
    __Vtemp_h1c13dfc3__0[9U] = 0U;
    __Vtemp_h1c13dfc3__0[0xaU] = 0U;
    __Vtemp_h1c13dfc3__0[0xbU] = 0U;
    __Vtemp_h1c13dfc3__0[0xcU] = 0U;
    __Vtemp_h1c13dfc3__0[0xdU] = 0U;
    __Vtemp_h1c13dfc3__0[0xeU] = 0U;
    __Vtemp_h1c13dfc3__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_hae827845__0, __Vtemp_h1c13dfc3__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2617) {
        __Vtemp_h5c284d9d__0[0U] = __Vtemp_hae827845__0[0U];
        __Vtemp_h5c284d9d__0[1U] = __Vtemp_hae827845__0[1U];
        __Vtemp_h5c284d9d__0[2U] = __Vtemp_hae827845__0[2U];
        __Vtemp_h5c284d9d__0[3U] = __Vtemp_hae827845__0[3U];
        __Vtemp_h5c284d9d__0[4U] = __Vtemp_hae827845__0[4U];
        __Vtemp_h5c284d9d__0[5U] = __Vtemp_hae827845__0[5U];
        __Vtemp_h5c284d9d__0[6U] = __Vtemp_hae827845__0[6U];
        __Vtemp_h5c284d9d__0[7U] = __Vtemp_hae827845__0[7U];
        __Vtemp_h5c284d9d__0[8U] = __Vtemp_hae827845__0[8U];
        __Vtemp_h5c284d9d__0[9U] = __Vtemp_hae827845__0[9U];
        __Vtemp_h5c284d9d__0[0xaU] = __Vtemp_hae827845__0[0xaU];
        __Vtemp_h5c284d9d__0[0xbU] = __Vtemp_hae827845__0[0xbU];
        __Vtemp_h5c284d9d__0[0xcU] = __Vtemp_hae827845__0[0xcU];
        __Vtemp_h5c284d9d__0[0xdU] = __Vtemp_hae827845__0[0xdU];
        __Vtemp_h5c284d9d__0[0xeU] = __Vtemp_hae827845__0[0xeU];
        __Vtemp_h5c284d9d__0[0xfU] = __Vtemp_hae827845__0[0xfU];
    } else {
        __Vtemp_h5c284d9d__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h5c284d9d__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h5c284d9d__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h5c284d9d__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h5c284d9d__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h5c284d9d__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h5c284d9d__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h5c284d9d__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h5c284d9d__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h5c284d9d__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h5c284d9d__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h5c284d9d__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h5c284d9d__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h5c284d9d__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h5c284d9d__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h5c284d9d__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16679,(__Vtemp_h5c284d9d__0),512);
    bufp->fullQData(oldp+16695,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2611)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+16697,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2617)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source))
                                  : 0ULL)),64);
    bufp->fullBit(oldp+16699,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2611) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
    __Vtemp_h18fc88e8__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_h18fc88e8__0[1U] = 0U;
    __Vtemp_h18fc88e8__0[2U] = 0U;
    __Vtemp_h18fc88e8__0[3U] = 0U;
    __Vtemp_h18fc88e8__0[4U] = 0U;
    __Vtemp_h18fc88e8__0[5U] = 0U;
    __Vtemp_h18fc88e8__0[6U] = 0U;
    __Vtemp_h18fc88e8__0[7U] = 0U;
    __Vtemp_h18fc88e8__0[8U] = 0U;
    __Vtemp_h18fc88e8__0[9U] = 0U;
    __Vtemp_h18fc88e8__0[0xaU] = 0U;
    __Vtemp_h18fc88e8__0[0xbU] = 0U;
    __Vtemp_h18fc88e8__0[0xcU] = 0U;
    __Vtemp_h18fc88e8__0[0xdU] = 0U;
    __Vtemp_h18fc88e8__0[0xeU] = 0U;
    __Vtemp_h18fc88e8__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h28d0e98f__0, __Vtemp_h18fc88e8__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2617) {
        __Vtemp_h31a87b0c__0[0U] = __Vtemp_h28d0e98f__0[0U];
        __Vtemp_h31a87b0c__0[1U] = __Vtemp_h28d0e98f__0[1U];
        __Vtemp_h31a87b0c__0[2U] = __Vtemp_h28d0e98f__0[2U];
        __Vtemp_h31a87b0c__0[3U] = __Vtemp_h28d0e98f__0[3U];
        __Vtemp_h31a87b0c__0[4U] = __Vtemp_h28d0e98f__0[4U];
        __Vtemp_h31a87b0c__0[5U] = __Vtemp_h28d0e98f__0[5U];
        __Vtemp_h31a87b0c__0[6U] = __Vtemp_h28d0e98f__0[6U];
        __Vtemp_h31a87b0c__0[7U] = __Vtemp_h28d0e98f__0[7U];
        __Vtemp_h31a87b0c__0[8U] = __Vtemp_h28d0e98f__0[8U];
        __Vtemp_h31a87b0c__0[9U] = __Vtemp_h28d0e98f__0[9U];
        __Vtemp_h31a87b0c__0[0xaU] = __Vtemp_h28d0e98f__0[0xaU];
        __Vtemp_h31a87b0c__0[0xbU] = __Vtemp_h28d0e98f__0[0xbU];
        __Vtemp_h31a87b0c__0[0xcU] = __Vtemp_h28d0e98f__0[0xcU];
        __Vtemp_h31a87b0c__0[0xdU] = __Vtemp_h28d0e98f__0[0xdU];
        __Vtemp_h31a87b0c__0[0xeU] = __Vtemp_h28d0e98f__0[0xeU];
        __Vtemp_h31a87b0c__0[0xfU] = __Vtemp_h28d0e98f__0[0xfU];
    } else {
        __Vtemp_h31a87b0c__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h31a87b0c__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h31a87b0c__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h31a87b0c__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h31a87b0c__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h31a87b0c__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h31a87b0c__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h31a87b0c__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h31a87b0c__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h31a87b0c__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h31a87b0c__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h31a87b0c__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h31a87b0c__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h31a87b0c__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h31a87b0c__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h31a87b0c__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16700,(__Vtemp_h31a87b0c__0),512);
    __Vtemp_hd2b6c582__38[0U] = 1U;
    __Vtemp_hd2b6c582__38[1U] = 0U;
    __Vtemp_hd2b6c582__38[2U] = 0U;
    __Vtemp_hd2b6c582__38[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hd6dfee6d__0, __Vtemp_hd2b6c582__38, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2336) {
        __Vtemp_heab1c766__0[0U] = __Vtemp_hd6dfee6d__0[0U];
        __Vtemp_heab1c766__0[1U] = __Vtemp_hd6dfee6d__0[1U];
        __Vtemp_heab1c766__0[2U] = __Vtemp_hd6dfee6d__0[2U];
        __Vtemp_heab1c766__0[3U] = __Vtemp_hd6dfee6d__0[3U];
    } else {
        __Vtemp_heab1c766__0[0U] = 0U;
        __Vtemp_heab1c766__0[1U] = 0U;
        __Vtemp_heab1c766__0[2U] = 0U;
        __Vtemp_heab1c766__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16716,(__Vtemp_heab1c766__0),128);
    __Vtemp_hd2b6c582__39[0U] = 1U;
    __Vtemp_hd2b6c582__39[1U] = 0U;
    __Vtemp_hd2b6c582__39[2U] = 0U;
    __Vtemp_hd2b6c582__39[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hadf9061b__0, __Vtemp_hd2b6c582__39, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2342) {
        __Vtemp_h2080aae1__0[0U] = __Vtemp_hadf9061b__0[0U];
        __Vtemp_h2080aae1__0[1U] = __Vtemp_hadf9061b__0[1U];
        __Vtemp_h2080aae1__0[2U] = __Vtemp_hadf9061b__0[2U];
        __Vtemp_h2080aae1__0[3U] = __Vtemp_hadf9061b__0[3U];
    } else {
        __Vtemp_h2080aae1__0[0U] = 0U;
        __Vtemp_h2080aae1__0[1U] = 0U;
        __Vtemp_h2080aae1__0[2U] = 0U;
        __Vtemp_h2080aae1__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16720,(__Vtemp_h2080aae1__0),128);
    bufp->fullBit(oldp+16724,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2336) 
                               & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                                   << 1U) == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source)))));
    __Vtemp_h6c69caa1__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_h6c69caa1__0[1U] = 0U;
    __Vtemp_h6c69caa1__0[2U] = 0U;
    __Vtemp_h6c69caa1__0[3U] = 0U;
    __Vtemp_h6c69caa1__0[4U] = 0U;
    __Vtemp_h6c69caa1__0[5U] = 0U;
    __Vtemp_h6c69caa1__0[6U] = 0U;
    __Vtemp_h6c69caa1__0[7U] = 0U;
    __Vtemp_h6c69caa1__0[8U] = 0U;
    __Vtemp_h6c69caa1__0[9U] = 0U;
    __Vtemp_h6c69caa1__0[0xaU] = 0U;
    __Vtemp_h6c69caa1__0[0xbU] = 0U;
    __Vtemp_h6c69caa1__0[0xcU] = 0U;
    __Vtemp_h6c69caa1__0[0xdU] = 0U;
    __Vtemp_h6c69caa1__0[0xeU] = 0U;
    __Vtemp_h6c69caa1__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h5aff5c72__0, __Vtemp_h6c69caa1__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2342) {
        __Vtemp_h188e8997__0[0U] = __Vtemp_h5aff5c72__0[0U];
        __Vtemp_h188e8997__0[1U] = __Vtemp_h5aff5c72__0[1U];
        __Vtemp_h188e8997__0[2U] = __Vtemp_h5aff5c72__0[2U];
        __Vtemp_h188e8997__0[3U] = __Vtemp_h5aff5c72__0[3U];
        __Vtemp_h188e8997__0[4U] = __Vtemp_h5aff5c72__0[4U];
        __Vtemp_h188e8997__0[5U] = __Vtemp_h5aff5c72__0[5U];
        __Vtemp_h188e8997__0[6U] = __Vtemp_h5aff5c72__0[6U];
        __Vtemp_h188e8997__0[7U] = __Vtemp_h5aff5c72__0[7U];
        __Vtemp_h188e8997__0[8U] = __Vtemp_h5aff5c72__0[8U];
        __Vtemp_h188e8997__0[9U] = __Vtemp_h5aff5c72__0[9U];
        __Vtemp_h188e8997__0[0xaU] = __Vtemp_h5aff5c72__0[0xaU];
        __Vtemp_h188e8997__0[0xbU] = __Vtemp_h5aff5c72__0[0xbU];
        __Vtemp_h188e8997__0[0xcU] = __Vtemp_h5aff5c72__0[0xcU];
        __Vtemp_h188e8997__0[0xdU] = __Vtemp_h5aff5c72__0[0xdU];
        __Vtemp_h188e8997__0[0xeU] = __Vtemp_h5aff5c72__0[0xeU];
        __Vtemp_h188e8997__0[0xfU] = __Vtemp_h5aff5c72__0[0xfU];
    } else {
        __Vtemp_h188e8997__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h188e8997__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h188e8997__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h188e8997__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h188e8997__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h188e8997__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h188e8997__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h188e8997__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h188e8997__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h188e8997__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h188e8997__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h188e8997__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h188e8997__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h188e8997__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h188e8997__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h188e8997__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16725,(__Vtemp_h188e8997__0),512);
    __Vtemp_hd2b6c582__40[0U] = 1U;
    __Vtemp_hd2b6c582__40[1U] = 0U;
    __Vtemp_hd2b6c582__40[2U] = 0U;
    __Vtemp_hd2b6c582__40[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h24eef674__0, __Vtemp_hd2b6c582__40, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2612) {
        __Vtemp_hdcaf4d27__0[0U] = __Vtemp_h24eef674__0[0U];
        __Vtemp_hdcaf4d27__0[1U] = __Vtemp_h24eef674__0[1U];
        __Vtemp_hdcaf4d27__0[2U] = __Vtemp_h24eef674__0[2U];
        __Vtemp_hdcaf4d27__0[3U] = __Vtemp_h24eef674__0[3U];
    } else {
        __Vtemp_hdcaf4d27__0[0U] = 0U;
        __Vtemp_hdcaf4d27__0[1U] = 0U;
        __Vtemp_hdcaf4d27__0[2U] = 0U;
        __Vtemp_hdcaf4d27__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16741,(__Vtemp_hdcaf4d27__0),128);
    __Vtemp_hd2b6c582__41[0U] = 1U;
    __Vtemp_hd2b6c582__41[1U] = 0U;
    __Vtemp_hd2b6c582__41[2U] = 0U;
    __Vtemp_hd2b6c582__41[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h7d913924__0, __Vtemp_hd2b6c582__41, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 1U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2618) {
        __Vtemp_h042381c0__0[0U] = __Vtemp_h7d913924__0[0U];
        __Vtemp_h042381c0__0[1U] = __Vtemp_h7d913924__0[1U];
        __Vtemp_h042381c0__0[2U] = __Vtemp_h7d913924__0[2U];
        __Vtemp_h042381c0__0[3U] = __Vtemp_h7d913924__0[3U];
    } else {
        __Vtemp_h042381c0__0[0U] = 0U;
        __Vtemp_h042381c0__0[1U] = 0U;
        __Vtemp_h042381c0__0[2U] = 0U;
        __Vtemp_h042381c0__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16745,(__Vtemp_h042381c0__0),128);
    bufp->fullBit(oldp+16749,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2612) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___same_cycle_resp_T_8))));
    __Vtemp_h0a647d74__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_sizes_set_interm;
    __Vtemp_h0a647d74__0[1U] = 0U;
    __Vtemp_h0a647d74__0[2U] = 0U;
    __Vtemp_h0a647d74__0[3U] = 0U;
    __Vtemp_h0a647d74__0[4U] = 0U;
    __Vtemp_h0a647d74__0[5U] = 0U;
    __Vtemp_h0a647d74__0[6U] = 0U;
    __Vtemp_h0a647d74__0[7U] = 0U;
    __Vtemp_h0a647d74__0[8U] = 0U;
    __Vtemp_h0a647d74__0[9U] = 0U;
    __Vtemp_h0a647d74__0[0xaU] = 0U;
    __Vtemp_h0a647d74__0[0xbU] = 0U;
    __Vtemp_h0a647d74__0[0xcU] = 0U;
    __Vtemp_h0a647d74__0[0xdU] = 0U;
    __Vtemp_h0a647d74__0[0xeU] = 0U;
    __Vtemp_h0a647d74__0[0xfU] = 0U;
    __Vtemp_h0a647d74__0[0x10U] = 0U;
    __Vtemp_h0a647d74__0[0x11U] = 0U;
    __Vtemp_h0a647d74__0[0x12U] = 0U;
    __Vtemp_h0a647d74__0[0x13U] = 0U;
    __Vtemp_h0a647d74__0[0x14U] = 0U;
    __Vtemp_h0a647d74__0[0x15U] = 0U;
    __Vtemp_h0a647d74__0[0x16U] = 0U;
    __Vtemp_h0a647d74__0[0x17U] = 0U;
    __Vtemp_h0a647d74__0[0x18U] = 0U;
    __Vtemp_h0a647d74__0[0x19U] = 0U;
    __Vtemp_h0a647d74__0[0x1aU] = 0U;
    __Vtemp_h0a647d74__0[0x1bU] = 0U;
    __Vtemp_h0a647d74__0[0x1cU] = 0U;
    __Vtemp_h0a647d74__0[0x1dU] = 0U;
    __Vtemp_h0a647d74__0[0x1eU] = 0U;
    __Vtemp_h0a647d74__0[0x1fU] = 0U;
    VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h2dd64540__0, __Vtemp_h0a647d74__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_c_bits_source) 
                   << 4U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2618) {
        __Vtemp_h9c438eea__0[0U] = __Vtemp_h2dd64540__0[0U];
        __Vtemp_h9c438eea__0[1U] = __Vtemp_h2dd64540__0[1U];
        __Vtemp_h9c438eea__0[2U] = __Vtemp_h2dd64540__0[2U];
        __Vtemp_h9c438eea__0[3U] = __Vtemp_h2dd64540__0[3U];
        __Vtemp_h9c438eea__0[4U] = __Vtemp_h2dd64540__0[4U];
        __Vtemp_h9c438eea__0[5U] = __Vtemp_h2dd64540__0[5U];
        __Vtemp_h9c438eea__0[6U] = __Vtemp_h2dd64540__0[6U];
        __Vtemp_h9c438eea__0[7U] = __Vtemp_h2dd64540__0[7U];
        __Vtemp_h9c438eea__0[8U] = __Vtemp_h2dd64540__0[8U];
        __Vtemp_h9c438eea__0[9U] = __Vtemp_h2dd64540__0[9U];
        __Vtemp_h9c438eea__0[0xaU] = __Vtemp_h2dd64540__0[0xaU];
        __Vtemp_h9c438eea__0[0xbU] = __Vtemp_h2dd64540__0[0xbU];
        __Vtemp_h9c438eea__0[0xcU] = __Vtemp_h2dd64540__0[0xcU];
        __Vtemp_h9c438eea__0[0xdU] = __Vtemp_h2dd64540__0[0xdU];
        __Vtemp_h9c438eea__0[0xeU] = __Vtemp_h2dd64540__0[0xeU];
        __Vtemp_h9c438eea__0[0xfU] = __Vtemp_h2dd64540__0[0xfU];
        __Vtemp_h9c438eea__0[0x10U] = __Vtemp_h2dd64540__0[0x10U];
        __Vtemp_h9c438eea__0[0x11U] = __Vtemp_h2dd64540__0[0x11U];
        __Vtemp_h9c438eea__0[0x12U] = __Vtemp_h2dd64540__0[0x12U];
        __Vtemp_h9c438eea__0[0x13U] = __Vtemp_h2dd64540__0[0x13U];
        __Vtemp_h9c438eea__0[0x14U] = __Vtemp_h2dd64540__0[0x14U];
        __Vtemp_h9c438eea__0[0x15U] = __Vtemp_h2dd64540__0[0x15U];
        __Vtemp_h9c438eea__0[0x16U] = __Vtemp_h2dd64540__0[0x16U];
        __Vtemp_h9c438eea__0[0x17U] = __Vtemp_h2dd64540__0[0x17U];
        __Vtemp_h9c438eea__0[0x18U] = __Vtemp_h2dd64540__0[0x18U];
        __Vtemp_h9c438eea__0[0x19U] = __Vtemp_h2dd64540__0[0x19U];
        __Vtemp_h9c438eea__0[0x1aU] = __Vtemp_h2dd64540__0[0x1aU];
        __Vtemp_h9c438eea__0[0x1bU] = __Vtemp_h2dd64540__0[0x1bU];
        __Vtemp_h9c438eea__0[0x1cU] = __Vtemp_h2dd64540__0[0x1cU];
        __Vtemp_h9c438eea__0[0x1dU] = __Vtemp_h2dd64540__0[0x1dU];
        __Vtemp_h9c438eea__0[0x1eU] = __Vtemp_h2dd64540__0[0x1eU];
        __Vtemp_h9c438eea__0[0x1fU] = __Vtemp_h2dd64540__0[0x1fU];
    } else {
        __Vtemp_h9c438eea__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
        __Vtemp_h9c438eea__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
        __Vtemp_h9c438eea__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
        __Vtemp_h9c438eea__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
        __Vtemp_h9c438eea__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
        __Vtemp_h9c438eea__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
        __Vtemp_h9c438eea__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
        __Vtemp_h9c438eea__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
        __Vtemp_h9c438eea__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
        __Vtemp_h9c438eea__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
        __Vtemp_h9c438eea__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
        __Vtemp_h9c438eea__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
        __Vtemp_h9c438eea__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
        __Vtemp_h9c438eea__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
        __Vtemp_h9c438eea__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
        __Vtemp_h9c438eea__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
        __Vtemp_h9c438eea__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
        __Vtemp_h9c438eea__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
        __Vtemp_h9c438eea__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
        __Vtemp_h9c438eea__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
        __Vtemp_h9c438eea__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
        __Vtemp_h9c438eea__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
        __Vtemp_h9c438eea__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
        __Vtemp_h9c438eea__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
        __Vtemp_h9c438eea__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
        __Vtemp_h9c438eea__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
        __Vtemp_h9c438eea__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
        __Vtemp_h9c438eea__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
        __Vtemp_h9c438eea__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
        __Vtemp_h9c438eea__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
        __Vtemp_h9c438eea__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
        __Vtemp_h9c438eea__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
    }
    bufp->fullWData(oldp+16750,(__Vtemp_h9c438eea__0),1024);
    bufp->fullCData(oldp+16782,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_deq_valid)
                                           ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_deq) 
                                               & (0x1fU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))
                                               ? 0U
                                               : ((IData)(1U) 
                                                  + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))
                                           : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))),5);
    bufp->fullBit(oldp+16783,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_deq) 
                               & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))));
    bufp->fullCData(oldp+16784,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_deq_valid)
                                           ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_deq) 
                                               & (0x1fU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))
                                               ? 0U
                                               : ((IData)(1U) 
                                                  + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))
                                           : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))),5);
    bufp->fullBit(oldp+16785,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_deq) 
                               & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))));
    bufp->fullCData(oldp+16786,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_deq_valid)
                                           ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_deq) 
                                               & (0x1fU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))
                                               ? 0U
                                               : ((IData)(1U) 
                                                  + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))
                                           : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))),5);
    bufp->fullBit(oldp+16787,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_deq) 
                               & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))));
    bufp->fullCData(oldp+16788,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_deq_valid)
                                           ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_deq) 
                                               & (0x1fU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))
                                               ? 0U
                                               : ((IData)(1U) 
                                                  + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))
                                           : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))),5);
    bufp->fullBit(oldp+16789,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_deq) 
                               & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))));
    bufp->fullCData(oldp+16790,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_deq_valid)
                                           ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_deq) 
                                               & (0x1fU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))
                                               ? 0U
                                               : ((IData)(1U) 
                                                  + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))
                                           : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))),5);
    bufp->fullBit(oldp+16791,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_deq) 
                               & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))));
    bufp->fullCData(oldp+16792,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq_io_deq_valid)
                                           ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_deq) 
                                               & (0x1fU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))
                                               ? 0U
                                               : ((IData)(1U) 
                                                  + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))
                                           : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))),5);
    bufp->fullBit(oldp+16793,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__do_deq) 
                               & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__fq__DOT__deq_ptr)))));
    bufp->fullCData(oldp+16794,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq_io_deq_valid)
                                           ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_deq) 
                                               & (0x1fU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))
                                               ? 0U
                                               : ((IData)(1U) 
                                                  + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))
                                           : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))),5);
    bufp->fullBit(oldp+16795,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__do_deq) 
                               & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__fq__DOT__deq_ptr)))));
    bufp->fullCData(oldp+16796,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq_io_deq_valid)
                                           ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_deq) 
                                               & (0x1fU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))
                                               ? 0U
                                               : ((IData)(1U) 
                                                  + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))
                                           : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))),5);
    bufp->fullBit(oldp+16797,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__do_deq) 
                               & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__fq__DOT__deq_ptr)))));
    bufp->fullCData(oldp+16798,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq_io_deq_valid)
                                           ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_deq) 
                                               & (0x1fU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))
                                               ? 0U
                                               : ((IData)(1U) 
                                                  + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))
                                           : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))),5);
    bufp->fullBit(oldp+16799,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__do_deq) 
                               & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__fq__DOT__deq_ptr)))));
    bufp->fullCData(oldp+16800,((0x1fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq_io_deq_valid)
                                           ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_deq) 
                                               & (0x1fU 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))
                                               ? 0U
                                               : ((IData)(1U) 
                                                  + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))
                                           : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))),5);
    bufp->fullBit(oldp+16801,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__do_deq) 
                               & (0x1fU == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__fq__DOT__deq_ptr)))));
    bufp->fullIData(oldp+16802,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_7
                                  : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                      ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_6
                                      : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                          ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_5
                                          : ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                              ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_4
                                              : ((3U 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_3
                                                  : 
                                                 ((2U 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                   ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_2
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_1
                                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_0)))))))),32);
    bufp->fullIData(oldp+16803,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_7
                                  : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                      ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_6
                                      : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                          ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_5
                                          : ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                              ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_4
                                              : ((3U 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_3
                                                  : 
                                                 ((2U 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                   ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_2
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_1
                                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_0)))))))),32);
    bufp->fullIData(oldp+16804,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_7
                                  : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                      ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_6
                                      : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                          ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_5
                                          : ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                              ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_4
                                              : ((3U 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_3
                                                  : 
                                                 ((2U 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                   ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_2
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_1
                                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_0)))))))),32);
    bufp->fullIData(oldp+16805,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_7
                                  : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                      ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_6
                                      : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                          ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_5
                                          : ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                              ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_4
                                              : ((3U 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_3
                                                  : 
                                                 ((2U 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                   ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_2
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_1
                                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__mem_0)))))))),32);
    bufp->fullIData(oldp+16806,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_7
                                  : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                      ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_6
                                      : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                          ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_5
                                          : ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                              ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_4
                                              : ((3U 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_3
                                                  : 
                                                 ((2U 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                   ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_2
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_1
                                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__mem_0)))))))),32);
    bufp->fullIData(oldp+16807,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_7
                                  : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                      ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_6
                                      : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                          ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_5
                                          : ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                              ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_4
                                              : ((3U 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_3
                                                  : 
                                                 ((2U 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                   ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_2
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_1
                                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__mem_0)))))))),32);
    bufp->fullIData(oldp+16808,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass)
                                  ? 0U : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg)),32);
    bufp->fullBit(oldp+16809,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                 ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen
                                [0U] : (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid) 
                                  | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)))));
    bufp->fullIData(oldp+16810,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_addr
                                 [0U] : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_address)),32);
    bufp->fullCData(oldp+16811,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                           ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_len
                                          [0U] : (~ 
                                                  (0xffU 
                                                   & (((IData)(0x7ffU) 
                                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size)) 
                                                      >> 3U)))))),8);
    bufp->fullCData(oldp+16812,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_size
                                 [0U] : ((3U <= (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size))
                                          ? 3U : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size)))),3);
    bufp->fullCData(oldp+16813,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_size
                                 [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_size))),4);
    bufp->fullCData(oldp+16814,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source
                                 [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source))),7);
    bufp->fullBit(oldp+16815,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___out_arw_valid_T_1) 
                                & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0)) 
                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___bundleIn_0_a_ready_T_1))) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__maybe_full))));
    bufp->fullQData(oldp+16816,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_data
                                 [0U] : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_data_MPORT_data)),64);
    bufp->fullCData(oldp+16818,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_strb
                                 [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_mask))),8);
    bufp->fullBit(oldp+16819,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__maybe_full)
                                ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_last
                               [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__deq__DOT__ram_last_MPORT_data))));
    bufp->fullBit(oldp+16820,(((~ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen
                                   [0U] : (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0)))) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid) 
                                  | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)))));
    bufp->fullBit(oldp+16821,(((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen
                                 [0U] : (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))) 
                                & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid) 
                                   | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full))) 
                               & ((0xfU == (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                   ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_31__DOT__maybe_full))
                                   : ((0xeU == (0xfU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                       ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_30__DOT__maybe_full))
                                       : ((0xdU == 
                                           (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                           ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_29__DOT__maybe_full))
                                           : ((0xcU 
                                               == (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                               ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_28__DOT__maybe_full))
                                               : ((0xbU 
                                                   == 
                                                   (0xfU 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                                   ? 
                                                  (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_27__DOT__maybe_full))
                                                   : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT___GEN_90)))))))));
    bufp->fullBit(oldp+16822,((((~ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                     ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen
                                    [0U] : (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0)))) 
                                & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid) 
                                   | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full))) 
                               & ((0xfU == (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                   ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_15__DOT__maybe_full))
                                   : ((0xeU == (0xfU 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                       ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_14__DOT__maybe_full))
                                       : ((0xdU == 
                                           (0xfU & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                           ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_13__DOT__maybe_full))
                                           : ((0xcU 
                                               == (0xfU 
                                                   & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                               ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_12__DOT__maybe_full))
                                               : ((0xbU 
                                                   == 
                                                   (0xfU 
                                                    & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))
                                                   ? 
                                                  (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT__QueueCompatibility_11__DOT__maybe_full))
                                                   : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__axi4yank_1__DOT___GEN_10)))))))));
    bufp->fullBit(oldp+16823,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__full)
                                ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeated_repeater__DOT__saved_corrupt)
                                : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_corrupt))));
    bufp->fullBit(oldp+16824,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__beatsLeft))
                                      ? (~ (1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___readys_T_3)))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__state_1)))));
    bufp->fullBit(oldp+16825,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__beatsLeft)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_ready))));
    bufp->fullBit(oldp+16826,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__beatsLeft))
                                      ? (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___readys_T_3) 
                                                  << 1U)))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__state_0)))));
    bufp->fullBit(oldp+16827,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_ready) 
                               & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__beatsLeft))
                                   ? (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT___readys_T_3) 
                                               << 1U)))
                                   : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__state_0)))));
    __Vtemp_hd2b6c582__42[0U] = 1U;
    __Vtemp_hd2b6c582__42[1U] = 0U;
    __Vtemp_hd2b6c582__42[2U] = 0U;
    __Vtemp_hd2b6c582__42[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h8796a3fc__0, __Vtemp_hd2b6c582__42, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2385) {
        __Vtemp_h17c141c2__0[0U] = __Vtemp_h8796a3fc__0[0U];
        __Vtemp_h17c141c2__0[1U] = __Vtemp_h8796a3fc__0[1U];
        __Vtemp_h17c141c2__0[2U] = __Vtemp_h8796a3fc__0[2U];
        __Vtemp_h17c141c2__0[3U] = __Vtemp_h8796a3fc__0[3U];
    } else {
        __Vtemp_h17c141c2__0[0U] = 0U;
        __Vtemp_h17c141c2__0[1U] = 0U;
        __Vtemp_h17c141c2__0[2U] = 0U;
        __Vtemp_h17c141c2__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16828,(__Vtemp_h17c141c2__0),128);
    __Vtemp_hd2b6c582__43[0U] = 1U;
    __Vtemp_hd2b6c582__43[1U] = 0U;
    __Vtemp_hd2b6c582__43[2U] = 0U;
    __Vtemp_hd2b6c582__43[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h0ad017e8__0, __Vtemp_hd2b6c582__43, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2388) {
        __Vtemp_he3a31f6f__0[0U] = __Vtemp_h0ad017e8__0[0U];
        __Vtemp_he3a31f6f__0[1U] = __Vtemp_h0ad017e8__0[1U];
        __Vtemp_he3a31f6f__0[2U] = __Vtemp_h0ad017e8__0[2U];
        __Vtemp_he3a31f6f__0[3U] = __Vtemp_h0ad017e8__0[3U];
    } else {
        __Vtemp_he3a31f6f__0[0U] = 0U;
        __Vtemp_he3a31f6f__0[1U] = 0U;
        __Vtemp_he3a31f6f__0[2U] = 0U;
        __Vtemp_he3a31f6f__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16832,(__Vtemp_he3a31f6f__0),128);
    bufp->fullBit(oldp+16836,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2385) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___same_cycle_resp_T_2))));
    __Vtemp_h15bb005e__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_opcodes_set_interm;
    __Vtemp_h15bb005e__0[1U] = 0U;
    __Vtemp_h15bb005e__0[2U] = 0U;
    __Vtemp_h15bb005e__0[3U] = 0U;
    __Vtemp_h15bb005e__0[4U] = 0U;
    __Vtemp_h15bb005e__0[5U] = 0U;
    __Vtemp_h15bb005e__0[6U] = 0U;
    __Vtemp_h15bb005e__0[7U] = 0U;
    __Vtemp_h15bb005e__0[8U] = 0U;
    __Vtemp_h15bb005e__0[9U] = 0U;
    __Vtemp_h15bb005e__0[0xaU] = 0U;
    __Vtemp_h15bb005e__0[0xbU] = 0U;
    __Vtemp_h15bb005e__0[0xcU] = 0U;
    __Vtemp_h15bb005e__0[0xdU] = 0U;
    __Vtemp_h15bb005e__0[0xeU] = 0U;
    __Vtemp_h15bb005e__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_hacdb5011__0, __Vtemp_h15bb005e__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2388) {
        __Vtemp_h60c82c65__0[0U] = __Vtemp_hacdb5011__0[0U];
        __Vtemp_h60c82c65__0[1U] = __Vtemp_hacdb5011__0[1U];
        __Vtemp_h60c82c65__0[2U] = __Vtemp_hacdb5011__0[2U];
        __Vtemp_h60c82c65__0[3U] = __Vtemp_hacdb5011__0[3U];
        __Vtemp_h60c82c65__0[4U] = __Vtemp_hacdb5011__0[4U];
        __Vtemp_h60c82c65__0[5U] = __Vtemp_hacdb5011__0[5U];
        __Vtemp_h60c82c65__0[6U] = __Vtemp_hacdb5011__0[6U];
        __Vtemp_h60c82c65__0[7U] = __Vtemp_hacdb5011__0[7U];
        __Vtemp_h60c82c65__0[8U] = __Vtemp_hacdb5011__0[8U];
        __Vtemp_h60c82c65__0[9U] = __Vtemp_hacdb5011__0[9U];
        __Vtemp_h60c82c65__0[0xaU] = __Vtemp_hacdb5011__0[0xaU];
        __Vtemp_h60c82c65__0[0xbU] = __Vtemp_hacdb5011__0[0xbU];
        __Vtemp_h60c82c65__0[0xcU] = __Vtemp_hacdb5011__0[0xcU];
        __Vtemp_h60c82c65__0[0xdU] = __Vtemp_hacdb5011__0[0xdU];
        __Vtemp_h60c82c65__0[0xeU] = __Vtemp_hacdb5011__0[0xeU];
        __Vtemp_h60c82c65__0[0xfU] = __Vtemp_hacdb5011__0[0xfU];
    } else {
        __Vtemp_h60c82c65__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h60c82c65__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h60c82c65__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h60c82c65__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h60c82c65__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h60c82c65__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h60c82c65__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h60c82c65__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h60c82c65__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h60c82c65__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h60c82c65__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h60c82c65__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h60c82c65__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h60c82c65__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h60c82c65__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h60c82c65__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16837,(__Vtemp_h60c82c65__0),512);
    __Vtemp_h0a94b854__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__a_sizes_set_interm;
    __Vtemp_h0a94b854__0[1U] = 0U;
    __Vtemp_h0a94b854__0[2U] = 0U;
    __Vtemp_h0a94b854__0[3U] = 0U;
    __Vtemp_h0a94b854__0[4U] = 0U;
    __Vtemp_h0a94b854__0[5U] = 0U;
    __Vtemp_h0a94b854__0[6U] = 0U;
    __Vtemp_h0a94b854__0[7U] = 0U;
    __Vtemp_h0a94b854__0[8U] = 0U;
    __Vtemp_h0a94b854__0[9U] = 0U;
    __Vtemp_h0a94b854__0[0xaU] = 0U;
    __Vtemp_h0a94b854__0[0xbU] = 0U;
    __Vtemp_h0a94b854__0[0xcU] = 0U;
    __Vtemp_h0a94b854__0[0xdU] = 0U;
    __Vtemp_h0a94b854__0[0xeU] = 0U;
    __Vtemp_h0a94b854__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h43a7b3e6__0, __Vtemp_h0a94b854__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___T_2388) {
        __Vtemp_h5f7db45c__0[0U] = __Vtemp_h43a7b3e6__0[0U];
        __Vtemp_h5f7db45c__0[1U] = __Vtemp_h43a7b3e6__0[1U];
        __Vtemp_h5f7db45c__0[2U] = __Vtemp_h43a7b3e6__0[2U];
        __Vtemp_h5f7db45c__0[3U] = __Vtemp_h43a7b3e6__0[3U];
        __Vtemp_h5f7db45c__0[4U] = __Vtemp_h43a7b3e6__0[4U];
        __Vtemp_h5f7db45c__0[5U] = __Vtemp_h43a7b3e6__0[5U];
        __Vtemp_h5f7db45c__0[6U] = __Vtemp_h43a7b3e6__0[6U];
        __Vtemp_h5f7db45c__0[7U] = __Vtemp_h43a7b3e6__0[7U];
        __Vtemp_h5f7db45c__0[8U] = __Vtemp_h43a7b3e6__0[8U];
        __Vtemp_h5f7db45c__0[9U] = __Vtemp_h43a7b3e6__0[9U];
        __Vtemp_h5f7db45c__0[0xaU] = __Vtemp_h43a7b3e6__0[0xaU];
        __Vtemp_h5f7db45c__0[0xbU] = __Vtemp_h43a7b3e6__0[0xbU];
        __Vtemp_h5f7db45c__0[0xcU] = __Vtemp_h43a7b3e6__0[0xcU];
        __Vtemp_h5f7db45c__0[0xdU] = __Vtemp_h43a7b3e6__0[0xdU];
        __Vtemp_h5f7db45c__0[0xeU] = __Vtemp_h43a7b3e6__0[0xeU];
        __Vtemp_h5f7db45c__0[0xfU] = __Vtemp_h43a7b3e6__0[0xfU];
    } else {
        __Vtemp_h5f7db45c__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h5f7db45c__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h5f7db45c__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h5f7db45c__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h5f7db45c__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h5f7db45c__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h5f7db45c__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h5f7db45c__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h5f7db45c__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h5f7db45c__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h5f7db45c__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h5f7db45c__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h5f7db45c__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h5f7db45c__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h5f7db45c__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h5f7db45c__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16853,(__Vtemp_h5f7db45c__0),512);
    bufp->fullSData(oldp+16869,(((7U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                               >> 3U)))
                                  ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                      & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                         == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))
                                      ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                      : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                     [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                  : ((6U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                   >> 3U)))
                                      ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                          & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                             == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))
                                          ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                          : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                         [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                      : ((5U == (7U 
                                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                    >> 3U)))
                                          ? (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                              & ((7U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                                 == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))
                                              ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                              : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                             [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                          : (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT___GEN_36))))),16);
    bufp->fullBit(oldp+16870,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__xmit)) 
                                     | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__stall)) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_ready))))));
    bufp->fullQData(oldp+16871,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2386)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source))
                                  : 0ULL)),64);
    __Vtemp_h34e40acb__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_opcodes_set_interm;
    __Vtemp_h34e40acb__0[1U] = 0U;
    __Vtemp_h34e40acb__0[2U] = 0U;
    __Vtemp_h34e40acb__0[3U] = 0U;
    __Vtemp_h34e40acb__0[4U] = 0U;
    __Vtemp_h34e40acb__0[5U] = 0U;
    __Vtemp_h34e40acb__0[6U] = 0U;
    __Vtemp_h34e40acb__0[7U] = 0U;
    VL_SHIFTL_WWI(256,256,8, __Vtemp_h075d223d__0, __Vtemp_h34e40acb__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2386) {
        __Vtemp_h0f40c1ff__0[0U] = __Vtemp_h075d223d__0[0U];
        __Vtemp_h0f40c1ff__0[1U] = __Vtemp_h075d223d__0[1U];
        __Vtemp_h0f40c1ff__0[2U] = __Vtemp_h075d223d__0[2U];
        __Vtemp_h0f40c1ff__0[3U] = __Vtemp_h075d223d__0[3U];
        __Vtemp_h0f40c1ff__0[4U] = __Vtemp_h075d223d__0[4U];
        __Vtemp_h0f40c1ff__0[5U] = __Vtemp_h075d223d__0[5U];
        __Vtemp_h0f40c1ff__0[6U] = __Vtemp_h075d223d__0[6U];
        __Vtemp_h0f40c1ff__0[7U] = __Vtemp_h075d223d__0[7U];
    } else {
        __Vtemp_h0f40c1ff__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_h0f40c1ff__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_h0f40c1ff__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_h0f40c1ff__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_h0f40c1ff__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_h0f40c1ff__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_h0f40c1ff__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_h0f40c1ff__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+16873,(__Vtemp_h0f40c1ff__0),256);
    __Vtemp_h7380af1b__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_sizes_set_interm;
    __Vtemp_h7380af1b__0[1U] = 0U;
    __Vtemp_h7380af1b__0[2U] = 0U;
    __Vtemp_h7380af1b__0[3U] = 0U;
    __Vtemp_h7380af1b__0[4U] = 0U;
    __Vtemp_h7380af1b__0[5U] = 0U;
    __Vtemp_h7380af1b__0[6U] = 0U;
    __Vtemp_h7380af1b__0[7U] = 0U;
    VL_SHIFTL_WWI(256,256,8, __Vtemp_h8c4cd9a1__0, __Vtemp_h7380af1b__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2386) {
        __Vtemp_hbe75ce94__0[0U] = __Vtemp_h8c4cd9a1__0[0U];
        __Vtemp_hbe75ce94__0[1U] = __Vtemp_h8c4cd9a1__0[1U];
        __Vtemp_hbe75ce94__0[2U] = __Vtemp_h8c4cd9a1__0[2U];
        __Vtemp_hbe75ce94__0[3U] = __Vtemp_h8c4cd9a1__0[3U];
        __Vtemp_hbe75ce94__0[4U] = __Vtemp_h8c4cd9a1__0[4U];
        __Vtemp_hbe75ce94__0[5U] = __Vtemp_h8c4cd9a1__0[5U];
        __Vtemp_hbe75ce94__0[6U] = __Vtemp_h8c4cd9a1__0[6U];
        __Vtemp_hbe75ce94__0[7U] = __Vtemp_h8c4cd9a1__0[7U];
    } else {
        __Vtemp_hbe75ce94__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_hbe75ce94__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_hbe75ce94__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_hbe75ce94__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_hbe75ce94__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_hbe75ce94__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_hbe75ce94__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_hbe75ce94__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+16881,(__Vtemp_hbe75ce94__0),256);
    bufp->fullBit(oldp+16889,((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0))));
    bufp->fullSData(oldp+16890,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+16891,((0x7fU & ((((IData)(1U) 
                                          << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                         >> 1U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
    bufp->fullSData(oldp+16892,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+16893,((0x3fU & ((((IData)(1U) 
                                          << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                         >> 2U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
    bufp->fullSData(oldp+16894,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+16895,((0x1fU & ((((IData)(1U) 
                                          << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                         >> 3U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
    bufp->fullSData(oldp+16896,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+16897,((0xfU & ((((IData)(1U) 
                                         << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                        >> 4U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
    bufp->fullSData(oldp+16898,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+16899,((7U & ((((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                      >> 5U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
    bufp->fullSData(oldp+16900,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+16901,((3U & ((((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                      >> 6U) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
    bufp->fullSData(oldp+16902,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+16903,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0) 
                               & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                  >> 7U))));
    bufp->fullSData(oldp+16904,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+16905,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+16906,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+16907,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+16908,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+16909,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+16910,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+16911,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+16912,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+16913,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+16914,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+16915,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+16916,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+16917,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+16918,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+16919,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+16920,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullIData(oldp+16921,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_7
                                  : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                      ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_6
                                      : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                          ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_5
                                          : ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                              ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_4
                                              : ((3U 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                  ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_3
                                                  : 
                                                 ((2U 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                   ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_2
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_1
                                                    : vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_0)))))))),32);
    bufp->fullBit(oldp+16922,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___T_2249) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_source)))));
    __Vtemp_hd2b6c582__44[0U] = 1U;
    __Vtemp_hd2b6c582__44[1U] = 0U;
    __Vtemp_hd2b6c582__44[2U] = 0U;
    __Vtemp_hd2b6c582__44[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h68cc3f7a__0, __Vtemp_hd2b6c582__44, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2385) {
        __Vtemp_h00d6350a__0[0U] = __Vtemp_h68cc3f7a__0[0U];
        __Vtemp_h00d6350a__0[1U] = __Vtemp_h68cc3f7a__0[1U];
        __Vtemp_h00d6350a__0[2U] = __Vtemp_h68cc3f7a__0[2U];
        __Vtemp_h00d6350a__0[3U] = __Vtemp_h68cc3f7a__0[3U];
    } else {
        __Vtemp_h00d6350a__0[0U] = 0U;
        __Vtemp_h00d6350a__0[1U] = 0U;
        __Vtemp_h00d6350a__0[2U] = 0U;
        __Vtemp_h00d6350a__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16923,(__Vtemp_h00d6350a__0),128);
    __Vtemp_hd2b6c582__45[0U] = 1U;
    __Vtemp_hd2b6c582__45[1U] = 0U;
    __Vtemp_hd2b6c582__45[2U] = 0U;
    __Vtemp_hd2b6c582__45[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h3421f697__0, __Vtemp_hd2b6c582__45, (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2388) {
        __Vtemp_h8d52773b__0[0U] = __Vtemp_h3421f697__0[0U];
        __Vtemp_h8d52773b__0[1U] = __Vtemp_h3421f697__0[1U];
        __Vtemp_h8d52773b__0[2U] = __Vtemp_h3421f697__0[2U];
        __Vtemp_h8d52773b__0[3U] = __Vtemp_h3421f697__0[3U];
    } else {
        __Vtemp_h8d52773b__0[0U] = 0U;
        __Vtemp_h8d52773b__0[1U] = 0U;
        __Vtemp_h8d52773b__0[2U] = 0U;
        __Vtemp_h8d52773b__0[3U] = 0U;
    }
    bufp->fullWData(oldp+16927,(__Vtemp_h8d52773b__0),128);
    bufp->fullBit(oldp+16931,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2385) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT___same_cycle_resp_T_2))));
    __Vtemp_h4a3a99dc__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_opcodes_set_interm;
    __Vtemp_h4a3a99dc__0[1U] = 0U;
    __Vtemp_h4a3a99dc__0[2U] = 0U;
    __Vtemp_h4a3a99dc__0[3U] = 0U;
    __Vtemp_h4a3a99dc__0[4U] = 0U;
    __Vtemp_h4a3a99dc__0[5U] = 0U;
    __Vtemp_h4a3a99dc__0[6U] = 0U;
    __Vtemp_h4a3a99dc__0[7U] = 0U;
    __Vtemp_h4a3a99dc__0[8U] = 0U;
    __Vtemp_h4a3a99dc__0[9U] = 0U;
    __Vtemp_h4a3a99dc__0[0xaU] = 0U;
    __Vtemp_h4a3a99dc__0[0xbU] = 0U;
    __Vtemp_h4a3a99dc__0[0xcU] = 0U;
    __Vtemp_h4a3a99dc__0[0xdU] = 0U;
    __Vtemp_h4a3a99dc__0[0xeU] = 0U;
    __Vtemp_h4a3a99dc__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h30bed16f__0, __Vtemp_h4a3a99dc__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2388) {
        __Vtemp_h8632a413__0[0U] = __Vtemp_h30bed16f__0[0U];
        __Vtemp_h8632a413__0[1U] = __Vtemp_h30bed16f__0[1U];
        __Vtemp_h8632a413__0[2U] = __Vtemp_h30bed16f__0[2U];
        __Vtemp_h8632a413__0[3U] = __Vtemp_h30bed16f__0[3U];
        __Vtemp_h8632a413__0[4U] = __Vtemp_h30bed16f__0[4U];
        __Vtemp_h8632a413__0[5U] = __Vtemp_h30bed16f__0[5U];
        __Vtemp_h8632a413__0[6U] = __Vtemp_h30bed16f__0[6U];
        __Vtemp_h8632a413__0[7U] = __Vtemp_h30bed16f__0[7U];
        __Vtemp_h8632a413__0[8U] = __Vtemp_h30bed16f__0[8U];
        __Vtemp_h8632a413__0[9U] = __Vtemp_h30bed16f__0[9U];
        __Vtemp_h8632a413__0[0xaU] = __Vtemp_h30bed16f__0[0xaU];
        __Vtemp_h8632a413__0[0xbU] = __Vtemp_h30bed16f__0[0xbU];
        __Vtemp_h8632a413__0[0xcU] = __Vtemp_h30bed16f__0[0xcU];
        __Vtemp_h8632a413__0[0xdU] = __Vtemp_h30bed16f__0[0xdU];
        __Vtemp_h8632a413__0[0xeU] = __Vtemp_h30bed16f__0[0xeU];
        __Vtemp_h8632a413__0[0xfU] = __Vtemp_h30bed16f__0[0xfU];
    } else {
        __Vtemp_h8632a413__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h8632a413__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h8632a413__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h8632a413__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h8632a413__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h8632a413__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h8632a413__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h8632a413__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h8632a413__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h8632a413__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h8632a413__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h8632a413__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h8632a413__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h8632a413__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h8632a413__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h8632a413__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16932,(__Vtemp_h8632a413__0),512);
    __Vtemp_h0af14a00__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__a_sizes_set_interm;
    __Vtemp_h0af14a00__0[1U] = 0U;
    __Vtemp_h0af14a00__0[2U] = 0U;
    __Vtemp_h0af14a00__0[3U] = 0U;
    __Vtemp_h0af14a00__0[4U] = 0U;
    __Vtemp_h0af14a00__0[5U] = 0U;
    __Vtemp_h0af14a00__0[6U] = 0U;
    __Vtemp_h0af14a00__0[7U] = 0U;
    __Vtemp_h0af14a00__0[8U] = 0U;
    __Vtemp_h0af14a00__0[9U] = 0U;
    __Vtemp_h0af14a00__0[0xaU] = 0U;
    __Vtemp_h0af14a00__0[0xbU] = 0U;
    __Vtemp_h0af14a00__0[0xcU] = 0U;
    __Vtemp_h0af14a00__0[0xdU] = 0U;
    __Vtemp_h0af14a00__0[0xeU] = 0U;
    __Vtemp_h0af14a00__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h26efe72f__0, __Vtemp_h0af14a00__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT___T_2388) {
        __Vtemp_hd2d68312__0[0U] = __Vtemp_h26efe72f__0[0U];
        __Vtemp_hd2d68312__0[1U] = __Vtemp_h26efe72f__0[1U];
        __Vtemp_hd2d68312__0[2U] = __Vtemp_h26efe72f__0[2U];
        __Vtemp_hd2d68312__0[3U] = __Vtemp_h26efe72f__0[3U];
        __Vtemp_hd2d68312__0[4U] = __Vtemp_h26efe72f__0[4U];
        __Vtemp_hd2d68312__0[5U] = __Vtemp_h26efe72f__0[5U];
        __Vtemp_hd2d68312__0[6U] = __Vtemp_h26efe72f__0[6U];
        __Vtemp_hd2d68312__0[7U] = __Vtemp_h26efe72f__0[7U];
        __Vtemp_hd2d68312__0[8U] = __Vtemp_h26efe72f__0[8U];
        __Vtemp_hd2d68312__0[9U] = __Vtemp_h26efe72f__0[9U];
        __Vtemp_hd2d68312__0[0xaU] = __Vtemp_h26efe72f__0[0xaU];
        __Vtemp_hd2d68312__0[0xbU] = __Vtemp_h26efe72f__0[0xbU];
        __Vtemp_hd2d68312__0[0xcU] = __Vtemp_h26efe72f__0[0xcU];
        __Vtemp_hd2d68312__0[0xdU] = __Vtemp_h26efe72f__0[0xdU];
        __Vtemp_hd2d68312__0[0xeU] = __Vtemp_h26efe72f__0[0xeU];
        __Vtemp_hd2d68312__0[0xfU] = __Vtemp_h26efe72f__0[0xfU];
    } else {
        __Vtemp_hd2d68312__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_hd2d68312__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_hd2d68312__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_hd2d68312__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_hd2d68312__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_hd2d68312__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_hd2d68312__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_hd2d68312__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_hd2d68312__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_hd2d68312__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_hd2d68312__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_hd2d68312__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_hd2d68312__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_hd2d68312__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_hd2d68312__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_hd2d68312__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+16948,(__Vtemp_hd2d68312__0),512);
    bufp->fullQData(oldp+16964,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2383)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+16966,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2386)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                  : 0ULL)),64);
    bufp->fullBit(oldp+16968,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2383) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                                  == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                               >> 1U))))));
    __Vtemp_hcf50e77f__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_opcodes_set_interm;
    __Vtemp_hcf50e77f__0[1U] = 0U;
    __Vtemp_hcf50e77f__0[2U] = 0U;
    __Vtemp_hcf50e77f__0[3U] = 0U;
    __Vtemp_hcf50e77f__0[4U] = 0U;
    __Vtemp_hcf50e77f__0[5U] = 0U;
    __Vtemp_hcf50e77f__0[6U] = 0U;
    __Vtemp_hcf50e77f__0[7U] = 0U;
    VL_SHIFTL_WWI(256,256,8, __Vtemp_h9385a95a__0, __Vtemp_hcf50e77f__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2386) {
        __Vtemp_habf4076f__0[0U] = __Vtemp_h9385a95a__0[0U];
        __Vtemp_habf4076f__0[1U] = __Vtemp_h9385a95a__0[1U];
        __Vtemp_habf4076f__0[2U] = __Vtemp_h9385a95a__0[2U];
        __Vtemp_habf4076f__0[3U] = __Vtemp_h9385a95a__0[3U];
        __Vtemp_habf4076f__0[4U] = __Vtemp_h9385a95a__0[4U];
        __Vtemp_habf4076f__0[5U] = __Vtemp_h9385a95a__0[5U];
        __Vtemp_habf4076f__0[6U] = __Vtemp_h9385a95a__0[6U];
        __Vtemp_habf4076f__0[7U] = __Vtemp_h9385a95a__0[7U];
    } else {
        __Vtemp_habf4076f__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_habf4076f__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_habf4076f__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_habf4076f__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_habf4076f__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_habf4076f__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_habf4076f__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_habf4076f__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+16969,(__Vtemp_habf4076f__0),256);
    __Vtemp_h8dee8eb1__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__a_sizes_set_interm;
    __Vtemp_h8dee8eb1__0[1U] = 0U;
    __Vtemp_h8dee8eb1__0[2U] = 0U;
    __Vtemp_h8dee8eb1__0[3U] = 0U;
    __Vtemp_h8dee8eb1__0[4U] = 0U;
    __Vtemp_h8dee8eb1__0[5U] = 0U;
    __Vtemp_h8dee8eb1__0[6U] = 0U;
    __Vtemp_h8dee8eb1__0[7U] = 0U;
    VL_SHIFTL_WWI(256,256,8, __Vtemp_h17f4c518__0, __Vtemp_h8dee8eb1__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT___T_2386) {
        __Vtemp_h5b0f9740__0[0U] = __Vtemp_h17f4c518__0[0U];
        __Vtemp_h5b0f9740__0[1U] = __Vtemp_h17f4c518__0[1U];
        __Vtemp_h5b0f9740__0[2U] = __Vtemp_h17f4c518__0[2U];
        __Vtemp_h5b0f9740__0[3U] = __Vtemp_h17f4c518__0[3U];
        __Vtemp_h5b0f9740__0[4U] = __Vtemp_h17f4c518__0[4U];
        __Vtemp_h5b0f9740__0[5U] = __Vtemp_h17f4c518__0[5U];
        __Vtemp_h5b0f9740__0[6U] = __Vtemp_h17f4c518__0[6U];
        __Vtemp_h5b0f9740__0[7U] = __Vtemp_h17f4c518__0[7U];
    } else {
        __Vtemp_h5b0f9740__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_h5b0f9740__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_h5b0f9740__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_h5b0f9740__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_h5b0f9740__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_h5b0f9740__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_h5b0f9740__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_h5b0f9740__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+16977,(__Vtemp_h5b0f9740__0),256);
    bufp->fullBit(oldp+16985,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___out_arw_valid_T_1) 
                               & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0)) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT___bundleIn_0_a_ready_T_1)))));
    bufp->fullBit(oldp+16986,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq_io_enq_valid) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full))));
    bufp->fullBit(oldp+16987,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)
                                      ? vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_wen
                                     [0U] : (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+16988,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_6) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+16989,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_5) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+16990,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_4) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+16991,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_3) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+16992,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_2) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+16993,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write_1) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+16994,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__write) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+16995,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor__DOT___T_1216) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source)))));
    bufp->fullQData(oldp+16996,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2383)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+16998,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2386)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                  : 0ULL)),64);
    bufp->fullBit(oldp+17000,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2383) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
    __Vtemp_h0793fd36__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_opcodes_set_interm;
    __Vtemp_h0793fd36__0[1U] = 0U;
    __Vtemp_h0793fd36__0[2U] = 0U;
    __Vtemp_h0793fd36__0[3U] = 0U;
    __Vtemp_h0793fd36__0[4U] = 0U;
    __Vtemp_h0793fd36__0[5U] = 0U;
    __Vtemp_h0793fd36__0[6U] = 0U;
    __Vtemp_h0793fd36__0[7U] = 0U;
    VL_SHIFTL_WWI(256,256,8, __Vtemp_hc122770d__0, __Vtemp_h0793fd36__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2386) {
        __Vtemp_ha47afeed__0[0U] = __Vtemp_hc122770d__0[0U];
        __Vtemp_ha47afeed__0[1U] = __Vtemp_hc122770d__0[1U];
        __Vtemp_ha47afeed__0[2U] = __Vtemp_hc122770d__0[2U];
        __Vtemp_ha47afeed__0[3U] = __Vtemp_hc122770d__0[3U];
        __Vtemp_ha47afeed__0[4U] = __Vtemp_hc122770d__0[4U];
        __Vtemp_ha47afeed__0[5U] = __Vtemp_hc122770d__0[5U];
        __Vtemp_ha47afeed__0[6U] = __Vtemp_hc122770d__0[6U];
        __Vtemp_ha47afeed__0[7U] = __Vtemp_hc122770d__0[7U];
    } else {
        __Vtemp_ha47afeed__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_ha47afeed__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_ha47afeed__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_ha47afeed__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_ha47afeed__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_ha47afeed__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_ha47afeed__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_ha47afeed__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+17001,(__Vtemp_ha47afeed__0),256);
    __Vtemp_h64c8f14b__0[0U] = vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__a_sizes_set_interm;
    __Vtemp_h64c8f14b__0[1U] = 0U;
    __Vtemp_h64c8f14b__0[2U] = 0U;
    __Vtemp_h64c8f14b__0[3U] = 0U;
    __Vtemp_h64c8f14b__0[4U] = 0U;
    __Vtemp_h64c8f14b__0[5U] = 0U;
    __Vtemp_h64c8f14b__0[6U] = 0U;
    __Vtemp_h64c8f14b__0[7U] = 0U;
    VL_SHIFTL_WWI(256,256,8, __Vtemp_hb16dd826__0, __Vtemp_h64c8f14b__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT___T_2386) {
        __Vtemp_h78ff577a__0[0U] = __Vtemp_hb16dd826__0[0U];
        __Vtemp_h78ff577a__0[1U] = __Vtemp_hb16dd826__0[1U];
        __Vtemp_h78ff577a__0[2U] = __Vtemp_hb16dd826__0[2U];
        __Vtemp_h78ff577a__0[3U] = __Vtemp_hb16dd826__0[3U];
        __Vtemp_h78ff577a__0[4U] = __Vtemp_hb16dd826__0[4U];
        __Vtemp_h78ff577a__0[5U] = __Vtemp_hb16dd826__0[5U];
        __Vtemp_h78ff577a__0[6U] = __Vtemp_hb16dd826__0[6U];
        __Vtemp_h78ff577a__0[7U] = __Vtemp_hb16dd826__0[7U];
    } else {
        __Vtemp_h78ff577a__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_h78ff577a__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_h78ff577a__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_h78ff577a__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_h78ff577a__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_h78ff577a__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_h78ff577a__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_h78ff577a__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+17009,(__Vtemp_h78ff577a__0),256);
    bufp->fullBit(oldp+17017,((1U & (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                      >> 2U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__repeat_count)))));
    bufp->fullBit(oldp+17018,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT___T_2249) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_d_bits_source)))));
    bufp->fullBit(oldp+17019,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2389) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_a_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_d_bits_source)))));
    bufp->fullIData(oldp+17020,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__bypass)
                                  ? 0U : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__io_deq_bits_deq_bits_reg__DOT__cdc_reg)),32);
    bufp->fullBit(oldp+17021,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__maybe_full)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT___GEN_95))));
    bufp->fullBit(oldp+17022,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__maybe_full)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank__DOT___GEN_15))));
    bufp->fullBit(oldp+17023,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq_io_enq_valid) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full))));
    bufp->fullQData(oldp+17024,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data
                                 [0U] : vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_data_MPORT_data)),64);
    bufp->fullCData(oldp+17026,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_strb
                                 [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_strb_MPORT_data))),8);
    bufp->fullBit(oldp+17027,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_awdeq__DOT__full)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT___GEN_95))));
    bufp->fullBit(oldp+17028,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4buf__DOT__bundleOut_0_ardeq__DOT__full)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_1__DOT___GEN_15))));
    bufp->fullBit(oldp+17029,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_d_valid) 
                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_opcode)) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__maybe_full))));
    bufp->fullQData(oldp+17030,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_data
                                 [0U] : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_data_MPORT_data)),64);
    bufp->fullCData(oldp+17032,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_resp
                                 [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_resp_MPORT_data))),2);
    bufp->fullBit(oldp+17033,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__maybe_full)
                                ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_last
                               [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_last_MPORT_data))));
    bufp->fullCData(oldp+17034,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id)
                                  ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__empty)
                                      ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_data)
                                      : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id
                                     [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value])
                                  : ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__empty)
                                      ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_data)
                                      : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id
                                     [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value]))),3);
    bufp->fullCData(oldp+17035,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id)
                                  ? (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                      & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                         == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))
                                      ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id_MPORT_data)
                                      : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id
                                     [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value])
                                  : (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                      & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                         == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))
                                      ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id_MPORT_data)
                                      : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id
                                     [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value]))),3);
    bufp->fullBit(oldp+17036,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id)
                                ? (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                    & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last
                                   [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value])
                                : (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                    & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                       == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))
                                    ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data)
                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last
                                   [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value]))));
    bufp->fullCData(oldp+17037,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_resp) 
                                 | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id)
                                     ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__error_1)
                                     : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__error_0)))),2);
    bufp->fullBit(oldp+17038,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id)
                                 ? (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                        == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))
                                     ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data)
                                     : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last
                                    [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value])
                                 : (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                     & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                        == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))
                                     ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data)
                                     : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_real_last
                                    [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value])) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__maybe_full)
                                   ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_last
                                  [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq__DOT__ram_last_MPORT_data)))));
    bufp->fullCData(oldp+17039,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id)
                                    ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__empty)
                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_data)
                                        : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__ram_extra_id
                                       [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_3__DOT__deq_ptr_value])
                                    : ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__empty)
                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id_MPORT_data)
                                        : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_extra_id
                                       [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__deq_ptr_value])) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_bits_id))),4);
    bufp->fullCData(oldp+17040,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id)
                                    ? (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                        & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                           == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))
                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id_MPORT_data)
                                        : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id
                                       [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value])
                                    : (((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                        & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                           == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))
                                        ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_extra_id_MPORT_data)
                                        : vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__ram_extra_id
                                       [vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value])) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__deq_io_deq_bits_id))),4);
    bufp->fullBit(oldp+17041,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__full)
                                ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeated_repeater__DOT__saved_corrupt)
                                : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_a_bits_corrupt))));
    bufp->fullBit(oldp+17042,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__beatsLeft))
                                      ? (~ (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT___readys_T_3)))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__state_1)))));
    bufp->fullBit(oldp+17043,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__beatsLeft)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_ready))));
    bufp->fullBit(oldp+17044,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__beatsLeft))
                                      ? (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT___readys_T_3) 
                                                  << 1U)))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__state_0)))));
    bufp->fullBit(oldp+17045,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_a_ready) 
                               & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__beatsLeft))
                                   ? (~ (3U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT___readys_T_3) 
                                               << 1U)))
                                   : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__state_0)))));
    __Vtemp_hd2b6c582__46[0U] = 1U;
    __Vtemp_hd2b6c582__46[1U] = 0U;
    __Vtemp_hd2b6c582__46[2U] = 0U;
    __Vtemp_hd2b6c582__46[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hbc28b1fd__0, __Vtemp_hd2b6c582__46, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2521) {
        __Vtemp_h4060f2ce__0[0U] = __Vtemp_hbc28b1fd__0[0U];
        __Vtemp_h4060f2ce__0[1U] = __Vtemp_hbc28b1fd__0[1U];
        __Vtemp_h4060f2ce__0[2U] = __Vtemp_hbc28b1fd__0[2U];
        __Vtemp_h4060f2ce__0[3U] = __Vtemp_hbc28b1fd__0[3U];
    } else {
        __Vtemp_h4060f2ce__0[0U] = 0U;
        __Vtemp_h4060f2ce__0[1U] = 0U;
        __Vtemp_h4060f2ce__0[2U] = 0U;
        __Vtemp_h4060f2ce__0[3U] = 0U;
    }
    bufp->fullWData(oldp+17046,(__Vtemp_h4060f2ce__0),128);
    __Vtemp_hd2b6c582__47[0U] = 1U;
    __Vtemp_hd2b6c582__47[1U] = 0U;
    __Vtemp_hd2b6c582__47[2U] = 0U;
    __Vtemp_hd2b6c582__47[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_hee6ca5b8__0, __Vtemp_hd2b6c582__47, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2524) {
        __Vtemp_h173e626b__0[0U] = __Vtemp_hee6ca5b8__0[0U];
        __Vtemp_h173e626b__0[1U] = __Vtemp_hee6ca5b8__0[1U];
        __Vtemp_h173e626b__0[2U] = __Vtemp_hee6ca5b8__0[2U];
        __Vtemp_h173e626b__0[3U] = __Vtemp_hee6ca5b8__0[3U];
    } else {
        __Vtemp_h173e626b__0[0U] = 0U;
        __Vtemp_h173e626b__0[1U] = 0U;
        __Vtemp_h173e626b__0[2U] = 0U;
        __Vtemp_h173e626b__0[3U] = 0U;
    }
    bufp->fullWData(oldp+17050,(__Vtemp_h173e626b__0),128);
    bufp->fullBit(oldp+17054,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2521) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___same_cycle_resp_T_2))));
    __Vtemp_hda10d62d__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_opcodes_set_interm;
    __Vtemp_hda10d62d__0[1U] = 0U;
    __Vtemp_hda10d62d__0[2U] = 0U;
    __Vtemp_hda10d62d__0[3U] = 0U;
    __Vtemp_hda10d62d__0[4U] = 0U;
    __Vtemp_hda10d62d__0[5U] = 0U;
    __Vtemp_hda10d62d__0[6U] = 0U;
    __Vtemp_hda10d62d__0[7U] = 0U;
    __Vtemp_hda10d62d__0[8U] = 0U;
    __Vtemp_hda10d62d__0[9U] = 0U;
    __Vtemp_hda10d62d__0[0xaU] = 0U;
    __Vtemp_hda10d62d__0[0xbU] = 0U;
    __Vtemp_hda10d62d__0[0xcU] = 0U;
    __Vtemp_hda10d62d__0[0xdU] = 0U;
    __Vtemp_hda10d62d__0[0xeU] = 0U;
    __Vtemp_hda10d62d__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h9b9dbf35__0, __Vtemp_hda10d62d__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2524) {
        __Vtemp_h3b347fb7__0[0U] = __Vtemp_h9b9dbf35__0[0U];
        __Vtemp_h3b347fb7__0[1U] = __Vtemp_h9b9dbf35__0[1U];
        __Vtemp_h3b347fb7__0[2U] = __Vtemp_h9b9dbf35__0[2U];
        __Vtemp_h3b347fb7__0[3U] = __Vtemp_h9b9dbf35__0[3U];
        __Vtemp_h3b347fb7__0[4U] = __Vtemp_h9b9dbf35__0[4U];
        __Vtemp_h3b347fb7__0[5U] = __Vtemp_h9b9dbf35__0[5U];
        __Vtemp_h3b347fb7__0[6U] = __Vtemp_h9b9dbf35__0[6U];
        __Vtemp_h3b347fb7__0[7U] = __Vtemp_h9b9dbf35__0[7U];
        __Vtemp_h3b347fb7__0[8U] = __Vtemp_h9b9dbf35__0[8U];
        __Vtemp_h3b347fb7__0[9U] = __Vtemp_h9b9dbf35__0[9U];
        __Vtemp_h3b347fb7__0[0xaU] = __Vtemp_h9b9dbf35__0[0xaU];
        __Vtemp_h3b347fb7__0[0xbU] = __Vtemp_h9b9dbf35__0[0xbU];
        __Vtemp_h3b347fb7__0[0xcU] = __Vtemp_h9b9dbf35__0[0xcU];
        __Vtemp_h3b347fb7__0[0xdU] = __Vtemp_h9b9dbf35__0[0xdU];
        __Vtemp_h3b347fb7__0[0xeU] = __Vtemp_h9b9dbf35__0[0xeU];
        __Vtemp_h3b347fb7__0[0xfU] = __Vtemp_h9b9dbf35__0[0xfU];
    } else {
        __Vtemp_h3b347fb7__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h3b347fb7__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h3b347fb7__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h3b347fb7__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h3b347fb7__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h3b347fb7__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h3b347fb7__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h3b347fb7__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h3b347fb7__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h3b347fb7__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h3b347fb7__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h3b347fb7__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h3b347fb7__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h3b347fb7__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h3b347fb7__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h3b347fb7__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+17055,(__Vtemp_h3b347fb7__0),512);
    __Vtemp_hea10cb78__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT__a_sizes_set_interm;
    __Vtemp_hea10cb78__0[1U] = 0U;
    __Vtemp_hea10cb78__0[2U] = 0U;
    __Vtemp_hea10cb78__0[3U] = 0U;
    __Vtemp_hea10cb78__0[4U] = 0U;
    __Vtemp_hea10cb78__0[5U] = 0U;
    __Vtemp_hea10cb78__0[6U] = 0U;
    __Vtemp_hea10cb78__0[7U] = 0U;
    __Vtemp_hea10cb78__0[8U] = 0U;
    __Vtemp_hea10cb78__0[9U] = 0U;
    __Vtemp_hea10cb78__0[0xaU] = 0U;
    __Vtemp_hea10cb78__0[0xbU] = 0U;
    __Vtemp_hea10cb78__0[0xcU] = 0U;
    __Vtemp_hea10cb78__0[0xdU] = 0U;
    __Vtemp_hea10cb78__0[0xeU] = 0U;
    __Vtemp_hea10cb78__0[0xfU] = 0U;
    __Vtemp_hea10cb78__0[0x10U] = 0U;
    __Vtemp_hea10cb78__0[0x11U] = 0U;
    __Vtemp_hea10cb78__0[0x12U] = 0U;
    __Vtemp_hea10cb78__0[0x13U] = 0U;
    __Vtemp_hea10cb78__0[0x14U] = 0U;
    __Vtemp_hea10cb78__0[0x15U] = 0U;
    __Vtemp_hea10cb78__0[0x16U] = 0U;
    __Vtemp_hea10cb78__0[0x17U] = 0U;
    __Vtemp_hea10cb78__0[0x18U] = 0U;
    __Vtemp_hea10cb78__0[0x19U] = 0U;
    __Vtemp_hea10cb78__0[0x1aU] = 0U;
    __Vtemp_hea10cb78__0[0x1bU] = 0U;
    __Vtemp_hea10cb78__0[0x1cU] = 0U;
    __Vtemp_hea10cb78__0[0x1dU] = 0U;
    __Vtemp_hea10cb78__0[0x1eU] = 0U;
    __Vtemp_hea10cb78__0[0x1fU] = 0U;
    VL_SHIFTL_WWI(1024,1024,10, __Vtemp_h8beaa0e4__0, __Vtemp_hea10cb78__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___T_2524) {
        __Vtemp_he31d0654__0[0U] = __Vtemp_h8beaa0e4__0[0U];
        __Vtemp_he31d0654__0[1U] = __Vtemp_h8beaa0e4__0[1U];
        __Vtemp_he31d0654__0[2U] = __Vtemp_h8beaa0e4__0[2U];
        __Vtemp_he31d0654__0[3U] = __Vtemp_h8beaa0e4__0[3U];
        __Vtemp_he31d0654__0[4U] = __Vtemp_h8beaa0e4__0[4U];
        __Vtemp_he31d0654__0[5U] = __Vtemp_h8beaa0e4__0[5U];
        __Vtemp_he31d0654__0[6U] = __Vtemp_h8beaa0e4__0[6U];
        __Vtemp_he31d0654__0[7U] = __Vtemp_h8beaa0e4__0[7U];
        __Vtemp_he31d0654__0[8U] = __Vtemp_h8beaa0e4__0[8U];
        __Vtemp_he31d0654__0[9U] = __Vtemp_h8beaa0e4__0[9U];
        __Vtemp_he31d0654__0[0xaU] = __Vtemp_h8beaa0e4__0[0xaU];
        __Vtemp_he31d0654__0[0xbU] = __Vtemp_h8beaa0e4__0[0xbU];
        __Vtemp_he31d0654__0[0xcU] = __Vtemp_h8beaa0e4__0[0xcU];
        __Vtemp_he31d0654__0[0xdU] = __Vtemp_h8beaa0e4__0[0xdU];
        __Vtemp_he31d0654__0[0xeU] = __Vtemp_h8beaa0e4__0[0xeU];
        __Vtemp_he31d0654__0[0xfU] = __Vtemp_h8beaa0e4__0[0xfU];
        __Vtemp_he31d0654__0[0x10U] = __Vtemp_h8beaa0e4__0[0x10U];
        __Vtemp_he31d0654__0[0x11U] = __Vtemp_h8beaa0e4__0[0x11U];
        __Vtemp_he31d0654__0[0x12U] = __Vtemp_h8beaa0e4__0[0x12U];
        __Vtemp_he31d0654__0[0x13U] = __Vtemp_h8beaa0e4__0[0x13U];
        __Vtemp_he31d0654__0[0x14U] = __Vtemp_h8beaa0e4__0[0x14U];
        __Vtemp_he31d0654__0[0x15U] = __Vtemp_h8beaa0e4__0[0x15U];
        __Vtemp_he31d0654__0[0x16U] = __Vtemp_h8beaa0e4__0[0x16U];
        __Vtemp_he31d0654__0[0x17U] = __Vtemp_h8beaa0e4__0[0x17U];
        __Vtemp_he31d0654__0[0x18U] = __Vtemp_h8beaa0e4__0[0x18U];
        __Vtemp_he31d0654__0[0x19U] = __Vtemp_h8beaa0e4__0[0x19U];
        __Vtemp_he31d0654__0[0x1aU] = __Vtemp_h8beaa0e4__0[0x1aU];
        __Vtemp_he31d0654__0[0x1bU] = __Vtemp_h8beaa0e4__0[0x1bU];
        __Vtemp_he31d0654__0[0x1cU] = __Vtemp_h8beaa0e4__0[0x1cU];
        __Vtemp_he31d0654__0[0x1dU] = __Vtemp_h8beaa0e4__0[0x1dU];
        __Vtemp_he31d0654__0[0x1eU] = __Vtemp_h8beaa0e4__0[0x1eU];
        __Vtemp_he31d0654__0[0x1fU] = __Vtemp_h8beaa0e4__0[0x1fU];
    } else {
        __Vtemp_he31d0654__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
        __Vtemp_he31d0654__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
        __Vtemp_he31d0654__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
        __Vtemp_he31d0654__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
        __Vtemp_he31d0654__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
        __Vtemp_he31d0654__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
        __Vtemp_he31d0654__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
        __Vtemp_he31d0654__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
        __Vtemp_he31d0654__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
        __Vtemp_he31d0654__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
        __Vtemp_he31d0654__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
        __Vtemp_he31d0654__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
        __Vtemp_he31d0654__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
        __Vtemp_he31d0654__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
        __Vtemp_he31d0654__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
        __Vtemp_he31d0654__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
        __Vtemp_he31d0654__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
        __Vtemp_he31d0654__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
        __Vtemp_he31d0654__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
        __Vtemp_he31d0654__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
        __Vtemp_he31d0654__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
        __Vtemp_he31d0654__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
        __Vtemp_he31d0654__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
        __Vtemp_he31d0654__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
        __Vtemp_he31d0654__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
        __Vtemp_he31d0654__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
        __Vtemp_he31d0654__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
        __Vtemp_he31d0654__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
        __Vtemp_he31d0654__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
        __Vtemp_he31d0654__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
        __Vtemp_he31d0654__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
        __Vtemp_he31d0654__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
    }
    bufp->fullWData(oldp+17071,(__Vtemp_he31d0654__0),1024);
    bufp->fullBit(oldp+17103,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq__DOT__maybe_full) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_ready) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl__DOT__q_bdeq_io_deq_valid)))));
    bufp->fullBit(oldp+17104,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2_auto_in_arready) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data))));
    bufp->fullBit(oldp+17105,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__in_awready) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last_MPORT_data))));
    bufp->fullBit(oldp+17106,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl_auto_in_wready) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT___bundleOut_0_wvalid_T_1))));
    bufp->fullBit(oldp+17107,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__deq__DOT__maybe_full) 
                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2_auto_in_arready)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__ram_real_last_MPORT_data))));
    bufp->fullBit(oldp+17108,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__deq_1__DOT__maybe_full) 
                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__in_awready)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_2__DOT__ram_real_last_MPORT_data))));
    bufp->fullBit(oldp+17109,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full) 
                                & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi42tl_auto_in_wready)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4frag__DOT___bundleOut_0_wvalid_T_1))));
    bufp->fullBit(oldp+17110,((1U & ((~ ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__maybe_full)) 
                                         & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__deq_ptr_value) 
                                            == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility__DOT__enq_ptr_value)))) 
                                     | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_io_enq_valid)))));
    bufp->fullBit(oldp+17111,((1U & ((~ ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__maybe_full)) 
                                         & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__deq_ptr_value) 
                                            == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1__DOT__enq_ptr_value)))) 
                                     | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__axi4yank_2__DOT__QueueCompatibility_1_io_enq_valid)))));
    bufp->fullSData(oldp+17112,(((7U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                               >> 3U)))
                                  ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                      & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                         == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))
                                      ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                      : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                     [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                  : ((6U == (7U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                   >> 3U)))
                                      ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                          & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                             == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))
                                          ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                          : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                         [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                      : ((5U == (7U 
                                                 & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source) 
                                                    >> 3U)))
                                          ? (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                              & ((7U 
                                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                                 == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))
                                              ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                              : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                             [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])
                                          : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT___GEN_36))))),16);
    bufp->fullIData(oldp+17113,((4U | ((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_en) 
                                         & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_addr)))
                                         ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_data)
                                         : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data
                                        [0U]) << 0x10U))),32);
    bufp->fullSData(oldp+17114,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_en) 
                                  & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data
                                 [0U])),16);
    bufp->fullBit(oldp+17115,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__xmit)) 
                                     | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__stall)) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_ready))))));
    bufp->fullBit(oldp+17116,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__xmit)) 
                                     | ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__stall)) 
                                        & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_ready))))));
    bufp->fullQData(oldp+17117,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2527)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source))
                                  : 0ULL)),64);
    __Vtemp_h95bd946a__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_opcodes_set_interm;
    __Vtemp_h95bd946a__0[1U] = 0U;
    __Vtemp_h95bd946a__0[2U] = 0U;
    __Vtemp_h95bd946a__0[3U] = 0U;
    __Vtemp_h95bd946a__0[4U] = 0U;
    __Vtemp_h95bd946a__0[5U] = 0U;
    __Vtemp_h95bd946a__0[6U] = 0U;
    __Vtemp_h95bd946a__0[7U] = 0U;
    VL_SHIFTL_WWI(256,256,8, __Vtemp_h174b4313__0, __Vtemp_h95bd946a__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2527) {
        __Vtemp_hba0e1bc4__0[0U] = __Vtemp_h174b4313__0[0U];
        __Vtemp_hba0e1bc4__0[1U] = __Vtemp_h174b4313__0[1U];
        __Vtemp_hba0e1bc4__0[2U] = __Vtemp_h174b4313__0[2U];
        __Vtemp_hba0e1bc4__0[3U] = __Vtemp_h174b4313__0[3U];
        __Vtemp_hba0e1bc4__0[4U] = __Vtemp_h174b4313__0[4U];
        __Vtemp_hba0e1bc4__0[5U] = __Vtemp_h174b4313__0[5U];
        __Vtemp_hba0e1bc4__0[6U] = __Vtemp_h174b4313__0[6U];
        __Vtemp_hba0e1bc4__0[7U] = __Vtemp_h174b4313__0[7U];
    } else {
        __Vtemp_hba0e1bc4__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_hba0e1bc4__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_hba0e1bc4__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_hba0e1bc4__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_hba0e1bc4__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_hba0e1bc4__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_hba0e1bc4__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_hba0e1bc4__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+17119,(__Vtemp_hba0e1bc4__0),256);
    __Vtemp_h6c721338__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__a_sizes_set_interm;
    __Vtemp_h6c721338__0[1U] = 0U;
    __Vtemp_h6c721338__0[2U] = 0U;
    __Vtemp_h6c721338__0[3U] = 0U;
    __Vtemp_h6c721338__0[4U] = 0U;
    __Vtemp_h6c721338__0[5U] = 0U;
    __Vtemp_h6c721338__0[6U] = 0U;
    __Vtemp_h6c721338__0[7U] = 0U;
    __Vtemp_h6c721338__0[8U] = 0U;
    __Vtemp_h6c721338__0[9U] = 0U;
    __Vtemp_h6c721338__0[0xaU] = 0U;
    __Vtemp_h6c721338__0[0xbU] = 0U;
    __Vtemp_h6c721338__0[0xcU] = 0U;
    __Vtemp_h6c721338__0[0xdU] = 0U;
    __Vtemp_h6c721338__0[0xeU] = 0U;
    __Vtemp_h6c721338__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h73d251f8__0, __Vtemp_h6c721338__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT___T_2527) {
        __Vtemp_hca5da7f2__0[0U] = __Vtemp_h73d251f8__0[0U];
        __Vtemp_hca5da7f2__0[1U] = __Vtemp_h73d251f8__0[1U];
        __Vtemp_hca5da7f2__0[2U] = __Vtemp_h73d251f8__0[2U];
        __Vtemp_hca5da7f2__0[3U] = __Vtemp_h73d251f8__0[3U];
        __Vtemp_hca5da7f2__0[4U] = __Vtemp_h73d251f8__0[4U];
        __Vtemp_hca5da7f2__0[5U] = __Vtemp_h73d251f8__0[5U];
        __Vtemp_hca5da7f2__0[6U] = __Vtemp_h73d251f8__0[6U];
        __Vtemp_hca5da7f2__0[7U] = __Vtemp_h73d251f8__0[7U];
        __Vtemp_hca5da7f2__0[8U] = __Vtemp_h73d251f8__0[8U];
        __Vtemp_hca5da7f2__0[9U] = __Vtemp_h73d251f8__0[9U];
        __Vtemp_hca5da7f2__0[0xaU] = __Vtemp_h73d251f8__0[0xaU];
        __Vtemp_hca5da7f2__0[0xbU] = __Vtemp_h73d251f8__0[0xbU];
        __Vtemp_hca5da7f2__0[0xcU] = __Vtemp_h73d251f8__0[0xcU];
        __Vtemp_hca5da7f2__0[0xdU] = __Vtemp_h73d251f8__0[0xdU];
        __Vtemp_hca5da7f2__0[0xeU] = __Vtemp_h73d251f8__0[0xeU];
        __Vtemp_hca5da7f2__0[0xfU] = __Vtemp_h73d251f8__0[0xfU];
    } else {
        __Vtemp_hca5da7f2__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_hca5da7f2__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_hca5da7f2__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_hca5da7f2__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_hca5da7f2__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_hca5da7f2__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_hca5da7f2__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_hca5da7f2__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_hca5da7f2__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_hca5da7f2__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_hca5da7f2__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_hca5da7f2__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_hca5da7f2__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_hca5da7f2__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_hca5da7f2__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_hca5da7f2__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+17127,(__Vtemp_hca5da7f2__0),512);
    bufp->fullSData(oldp+17143,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_739)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                  : 0U)),16);
    bufp->fullSData(oldp+17144,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_742)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                  : 0U)),16);
    bufp->fullSData(oldp+17145,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source)))
                                  : 0U)),16);
    bufp->fullBit(oldp+17146,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_739) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source)))));
    bufp->fullQData(oldp+17147,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_742)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    bufp->fullQData(oldp+17149,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                  ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source) 
                                                << 2U))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+17151,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT___T_742)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT__a_sizes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    bufp->fullSData(oldp+17153,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source)))
                                  : 0U)),16);
    bufp->fullQData(oldp+17154,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                  ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_bits_source) 
                                                << 2U))
                                  : 0ULL)),64);
    bufp->fullCData(oldp+17156,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_denied)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_size)
                                  : 0U)),3);
    bufp->fullBit(oldp+17157,(((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3)) 
                               | (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_0)))));
    bufp->fullBit(oldp+17158,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___a_first_T) 
                               & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter)))));
    bufp->fullCData(oldp+17159,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___a_first_T) 
                                   & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter))) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__inc_lo))),2);
    bufp->fullBit(oldp+17160,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___d_first_T) 
                               & ((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3)) 
                                  | (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_0))))));
    bufp->fullCData(oldp+17161,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___d_first_T) 
                                 & ((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__counter_3)) 
                                    | (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_0))))),2);
    bufp->fullSData(oldp+17162,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___T_742)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                  : 0U)),16);
    bufp->fullBit(oldp+17163,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_a_valid) 
                                & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_first_counter_1))) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source)))));
    bufp->fullCData(oldp+17164,((0xfU & (IData)((7ULL 
                                                 & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes 
                                                     >> 
                                                     ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source) 
                                                      << 2U)) 
                                                    >> 1U))))),4);
    bufp->fullQData(oldp+17165,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___T_742)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    bufp->fullQData(oldp+17167,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT___T_742)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__a_sizes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    bufp->fullCData(oldp+17169,((0xfU & (IData)((7ULL 
                                                 & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor__DOT__inflight_sizes_1 
                                                     >> 
                                                     ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar__DOT__monitor_io_in_d_bits_source) 
                                                      << 2U)) 
                                                    >> 1U))))),4);
    bufp->fullBit(oldp+17170,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft))
                                ? 1U : (1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__state_1)))));
    bufp->fullBit(oldp+17171,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__beatsLeft)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_ready))));
    bufp->fullSData(oldp+17172,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___T_682)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                  : 0U)),16);
    bufp->fullBit(oldp+17173,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_a_valid) 
                                & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_first_counter_1))) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source)))));
    VL_SHIFTR_WWI(128,128,7, __Vtemp_h65e0e576__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    bufp->fullCData(oldp+17174,((0x7fU & (__Vtemp_h65e0e576__0[0U] 
                                          >> 1U))),8);
    bufp->fullQData(oldp+17175,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___T_682)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    __Vtemp_ha68bae87__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__a_sizes_set_interm;
    __Vtemp_ha68bae87__0[1U] = 0U;
    __Vtemp_ha68bae87__0[2U] = 0U;
    __Vtemp_ha68bae87__0[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_he90fbcab__0, __Vtemp_ha68bae87__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT___T_682) {
        __Vtemp_h36cc4b7e__0[0U] = __Vtemp_he90fbcab__0[0U];
        __Vtemp_h36cc4b7e__0[1U] = __Vtemp_he90fbcab__0[1U];
        __Vtemp_h36cc4b7e__0[2U] = __Vtemp_he90fbcab__0[2U];
        __Vtemp_h36cc4b7e__0[3U] = __Vtemp_he90fbcab__0[3U];
    } else {
        __Vtemp_h36cc4b7e__0[0U] = 0U;
        __Vtemp_h36cc4b7e__0[1U] = 0U;
        __Vtemp_h36cc4b7e__0[2U] = 0U;
        __Vtemp_h36cc4b7e__0[3U] = 0U;
    }
    bufp->fullWData(oldp+17177,(__Vtemp_h36cc4b7e__0),128);
    VL_SHIFTR_WWI(128,128,7, __Vtemp_ha5567f31__0, vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor__DOT__inflight_sizes_1, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__error__DOT__monitor_io_in_d_bits_source) 
                   << 3U));
    bufp->fullCData(oldp+17181,((0x7fU & (__Vtemp_ha5567f31__0[0U] 
                                          >> 1U))),8);
    bufp->fullBit(oldp+17182,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_q__DOT__maybe_full) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_ready) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkA__DOT__inject_io_i_valid)))));
    bufp->fullIData(oldp+17183,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_en) 
                                   & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_addr)))
                                   ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_data)
                                   : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data
                                  [0U]) << 7U)),23);
    bufp->fullBit(oldp+17184,((((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0))));
    bufp->fullSData(oldp+17185,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+17186,((0x7fU & ((((IData)(1U) 
                                          << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                         >> 1U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
    bufp->fullSData(oldp+17187,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+17188,((0x3fU & ((((IData)(1U) 
                                          << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                         >> 2U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
    bufp->fullSData(oldp+17189,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+17190,((0x1fU & ((((IData)(1U) 
                                          << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                         >> 3U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
    bufp->fullSData(oldp+17191,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+17192,((0xfU & ((((IData)(1U) 
                                         << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                        >> 4U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
    bufp->fullSData(oldp+17193,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+17194,((7U & ((((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                      >> 5U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
    bufp->fullSData(oldp+17195,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+17196,((3U & ((((IData)(1U) 
                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                      >> 6U) & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0)))));
    bufp->fullSData(oldp+17197,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+17198,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT____VdfgTmp_ha6b08d04__0) 
                               & (((IData)(1U) << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT____VdfgTmp_h728c09b0__0)) 
                                  >> 7U))));
    bufp->fullSData(oldp+17199,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                                  & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                     == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_data)
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data
                                 [(7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source))])),16);
    bufp->fullBit(oldp+17200,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+17201,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_0__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+17202,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+17203,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_1__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+17204,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+17205,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_2__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+17206,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+17207,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_3__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+17208,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+17209,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_4__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+17210,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+17211,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_5__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+17212,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+17213,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_6__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullBit(oldp+17214,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en) 
                               & ((7U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sinkD__DOT__d_io_deq_bits_source)) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_addr)))));
    bufp->fullSData(oldp+17215,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__data_MPORT_en)
                                  ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__cams_7__DOT__free_sel)
                                  : 0U)),9);
    bufp->fullIData(oldp+17216,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_7
                                  : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                      ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_6
                                      : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                          ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_5
                                          : ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                              ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_4
                                              : ((3U 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_3
                                                  : 
                                                 ((2U 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                   ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_2
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_1
                                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__mem_0)))))))),32);
    bufp->fullBit(oldp+17217,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_en) 
                               & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_addr)))));
    bufp->fullQData(oldp+17218,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__data_MPORT_en)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD__DOT__cam__DOT__free_sel
                                  : 0ULL)),33);
    bufp->fullIData(oldp+17220,(((7U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_7
                                  : ((6U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                      ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_6
                                      : ((5U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                          ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_5
                                          : ((4U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                              ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_4
                                              : ((3U 
                                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_3
                                                  : 
                                                 ((2U 
                                                   == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                                   ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_2
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__index))
                                                    ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_1
                                                    : vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__mem_0)))))))),32);
    bufp->fullBit(oldp+17221,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT___T_2249) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__a__DOT__ram_source_MPORT_data) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source)))));
    bufp->fullBit(oldp+17222,((1U & ((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a_last)) 
                                     | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__out_1_ready) 
                                        & (((1U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__counter)) 
                                            | (0U == 
                                               ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beats1_opdata)
                                                 ? 
                                                (0xfU 
                                                 & (~ 
                                                    (0xfU 
                                                     & (((IData)(0x3fU) 
                                                         << 
                                                         vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__a__DOT__ram_size
                                                         [0U]) 
                                                        >> 2U))))
                                                 : 0U))) 
                                           & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__idle)))))));
    bufp->fullBit(oldp+17223,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__beatsLeft)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_ready))));
    bufp->fullSData(oldp+17224,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source)))
                                  : 0U)),16);
    bufp->fullQData(oldp+17225,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT____VdfgTmp_h68723d34__0)
                                  ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source) 
                                                << 2U))
                                  : 0ULL)),64);
    bufp->fullSData(oldp+17227,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source)))
                                  : 0U)),16);
    bufp->fullQData(oldp+17228,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor__DOT____VdfgTmp_hbf6a8095__0)
                                  ? (0xfULL << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_source) 
                                                << 2U))
                                  : 0ULL)),64);
    bufp->fullSData(oldp+17230,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT___T_822)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                  : 0U)),16);
    bufp->fullBit(oldp+17231,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor_io_in_a_valid) 
                                & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_first_counter_1))) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___same_cycle_resp_T_2))));
    bufp->fullCData(oldp+17232,((0xfU & (IData)((7ULL 
                                                 & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_sizes 
                                                     >> 
                                                     ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                      << 2U)) 
                                                    >> 1U))))),4);
    bufp->fullQData(oldp+17233,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT___T_822)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    bufp->fullQData(oldp+17235,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT___T_822)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__a_sizes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    bufp->fullCData(oldp+17237,((0xfU & (IData)((7ULL 
                                                 & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer__DOT__monitor__DOT__inflight_sizes_1 
                                                     >> 
                                                     ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                      << 2U)) 
                                                    >> 1U))))),4);
    __Vtemp_hd2b6c582__48[0U] = 1U;
    __Vtemp_hd2b6c582__48[1U] = 0U;
    __Vtemp_hd2b6c582__48[2U] = 0U;
    __Vtemp_hd2b6c582__48[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h8713611e__0, __Vtemp_hd2b6c582__48, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2521) {
        __Vtemp_he5a2c2f6__0[0U] = __Vtemp_h8713611e__0[0U];
        __Vtemp_he5a2c2f6__0[1U] = __Vtemp_h8713611e__0[1U];
        __Vtemp_he5a2c2f6__0[2U] = __Vtemp_h8713611e__0[2U];
        __Vtemp_he5a2c2f6__0[3U] = __Vtemp_h8713611e__0[3U];
    } else {
        __Vtemp_he5a2c2f6__0[0U] = 0U;
        __Vtemp_he5a2c2f6__0[1U] = 0U;
        __Vtemp_he5a2c2f6__0[2U] = 0U;
        __Vtemp_he5a2c2f6__0[3U] = 0U;
    }
    bufp->fullWData(oldp+17238,(__Vtemp_he5a2c2f6__0),128);
    __Vtemp_hd2b6c582__49[0U] = 1U;
    __Vtemp_hd2b6c582__49[1U] = 0U;
    __Vtemp_hd2b6c582__49[2U] = 0U;
    __Vtemp_hd2b6c582__49[3U] = 0U;
    VL_SHIFTL_WWI(128,128,7, __Vtemp_h91d2575f__0, __Vtemp_hd2b6c582__49, (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2524) {
        __Vtemp_ha73f49ce__0[0U] = __Vtemp_h91d2575f__0[0U];
        __Vtemp_ha73f49ce__0[1U] = __Vtemp_h91d2575f__0[1U];
        __Vtemp_ha73f49ce__0[2U] = __Vtemp_h91d2575f__0[2U];
        __Vtemp_ha73f49ce__0[3U] = __Vtemp_h91d2575f__0[3U];
    } else {
        __Vtemp_ha73f49ce__0[0U] = 0U;
        __Vtemp_ha73f49ce__0[1U] = 0U;
        __Vtemp_ha73f49ce__0[2U] = 0U;
        __Vtemp_ha73f49ce__0[3U] = 0U;
    }
    bufp->fullWData(oldp+17242,(__Vtemp_ha73f49ce__0),128);
    bufp->fullBit(oldp+17246,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2521) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT___same_cycle_resp_T_2))));
    __Vtemp_h9f2e61d5__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_opcodes_set_interm;
    __Vtemp_h9f2e61d5__0[1U] = 0U;
    __Vtemp_h9f2e61d5__0[2U] = 0U;
    __Vtemp_h9f2e61d5__0[3U] = 0U;
    __Vtemp_h9f2e61d5__0[4U] = 0U;
    __Vtemp_h9f2e61d5__0[5U] = 0U;
    __Vtemp_h9f2e61d5__0[6U] = 0U;
    __Vtemp_h9f2e61d5__0[7U] = 0U;
    __Vtemp_h9f2e61d5__0[8U] = 0U;
    __Vtemp_h9f2e61d5__0[9U] = 0U;
    __Vtemp_h9f2e61d5__0[0xaU] = 0U;
    __Vtemp_h9f2e61d5__0[0xbU] = 0U;
    __Vtemp_h9f2e61d5__0[0xcU] = 0U;
    __Vtemp_h9f2e61d5__0[0xdU] = 0U;
    __Vtemp_h9f2e61d5__0[0xeU] = 0U;
    __Vtemp_h9f2e61d5__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_hfce6d997__0, __Vtemp_h9f2e61d5__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2524) {
        __Vtemp_ha30ba96f__0[0U] = __Vtemp_hfce6d997__0[0U];
        __Vtemp_ha30ba96f__0[1U] = __Vtemp_hfce6d997__0[1U];
        __Vtemp_ha30ba96f__0[2U] = __Vtemp_hfce6d997__0[2U];
        __Vtemp_ha30ba96f__0[3U] = __Vtemp_hfce6d997__0[3U];
        __Vtemp_ha30ba96f__0[4U] = __Vtemp_hfce6d997__0[4U];
        __Vtemp_ha30ba96f__0[5U] = __Vtemp_hfce6d997__0[5U];
        __Vtemp_ha30ba96f__0[6U] = __Vtemp_hfce6d997__0[6U];
        __Vtemp_ha30ba96f__0[7U] = __Vtemp_hfce6d997__0[7U];
        __Vtemp_ha30ba96f__0[8U] = __Vtemp_hfce6d997__0[8U];
        __Vtemp_ha30ba96f__0[9U] = __Vtemp_hfce6d997__0[9U];
        __Vtemp_ha30ba96f__0[0xaU] = __Vtemp_hfce6d997__0[0xaU];
        __Vtemp_ha30ba96f__0[0xbU] = __Vtemp_hfce6d997__0[0xbU];
        __Vtemp_ha30ba96f__0[0xcU] = __Vtemp_hfce6d997__0[0xcU];
        __Vtemp_ha30ba96f__0[0xdU] = __Vtemp_hfce6d997__0[0xdU];
        __Vtemp_ha30ba96f__0[0xeU] = __Vtemp_hfce6d997__0[0xeU];
        __Vtemp_ha30ba96f__0[0xfU] = __Vtemp_hfce6d997__0[0xfU];
    } else {
        __Vtemp_ha30ba96f__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_ha30ba96f__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_ha30ba96f__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_ha30ba96f__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_ha30ba96f__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_ha30ba96f__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_ha30ba96f__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_ha30ba96f__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_ha30ba96f__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_ha30ba96f__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_ha30ba96f__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_ha30ba96f__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_ha30ba96f__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_ha30ba96f__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_ha30ba96f__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_ha30ba96f__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+17247,(__Vtemp_ha30ba96f__0),512);
    __Vtemp_h240ca687__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__a_sizes_set_interm;
    __Vtemp_h240ca687__0[1U] = 0U;
    __Vtemp_h240ca687__0[2U] = 0U;
    __Vtemp_h240ca687__0[3U] = 0U;
    __Vtemp_h240ca687__0[4U] = 0U;
    __Vtemp_h240ca687__0[5U] = 0U;
    __Vtemp_h240ca687__0[6U] = 0U;
    __Vtemp_h240ca687__0[7U] = 0U;
    __Vtemp_h240ca687__0[8U] = 0U;
    __Vtemp_h240ca687__0[9U] = 0U;
    __Vtemp_h240ca687__0[0xaU] = 0U;
    __Vtemp_h240ca687__0[0xbU] = 0U;
    __Vtemp_h240ca687__0[0xcU] = 0U;
    __Vtemp_h240ca687__0[0xdU] = 0U;
    __Vtemp_h240ca687__0[0xeU] = 0U;
    __Vtemp_h240ca687__0[0xfU] = 0U;
    __Vtemp_h240ca687__0[0x10U] = 0U;
    __Vtemp_h240ca687__0[0x11U] = 0U;
    __Vtemp_h240ca687__0[0x12U] = 0U;
    __Vtemp_h240ca687__0[0x13U] = 0U;
    __Vtemp_h240ca687__0[0x14U] = 0U;
    __Vtemp_h240ca687__0[0x15U] = 0U;
    __Vtemp_h240ca687__0[0x16U] = 0U;
    __Vtemp_h240ca687__0[0x17U] = 0U;
    __Vtemp_h240ca687__0[0x18U] = 0U;
    __Vtemp_h240ca687__0[0x19U] = 0U;
    __Vtemp_h240ca687__0[0x1aU] = 0U;
    __Vtemp_h240ca687__0[0x1bU] = 0U;
    __Vtemp_h240ca687__0[0x1cU] = 0U;
    __Vtemp_h240ca687__0[0x1dU] = 0U;
    __Vtemp_h240ca687__0[0x1eU] = 0U;
    __Vtemp_h240ca687__0[0x1fU] = 0U;
    VL_SHIFTL_WWI(1024,1024,10, __Vtemp_hf71ec090__0, __Vtemp_h240ca687__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor_io_in_a_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT___T_2524) {
        __Vtemp_h01b038d4__0[0U] = __Vtemp_hf71ec090__0[0U];
        __Vtemp_h01b038d4__0[1U] = __Vtemp_hf71ec090__0[1U];
        __Vtemp_h01b038d4__0[2U] = __Vtemp_hf71ec090__0[2U];
        __Vtemp_h01b038d4__0[3U] = __Vtemp_hf71ec090__0[3U];
        __Vtemp_h01b038d4__0[4U] = __Vtemp_hf71ec090__0[4U];
        __Vtemp_h01b038d4__0[5U] = __Vtemp_hf71ec090__0[5U];
        __Vtemp_h01b038d4__0[6U] = __Vtemp_hf71ec090__0[6U];
        __Vtemp_h01b038d4__0[7U] = __Vtemp_hf71ec090__0[7U];
        __Vtemp_h01b038d4__0[8U] = __Vtemp_hf71ec090__0[8U];
        __Vtemp_h01b038d4__0[9U] = __Vtemp_hf71ec090__0[9U];
        __Vtemp_h01b038d4__0[0xaU] = __Vtemp_hf71ec090__0[0xaU];
        __Vtemp_h01b038d4__0[0xbU] = __Vtemp_hf71ec090__0[0xbU];
        __Vtemp_h01b038d4__0[0xcU] = __Vtemp_hf71ec090__0[0xcU];
        __Vtemp_h01b038d4__0[0xdU] = __Vtemp_hf71ec090__0[0xdU];
        __Vtemp_h01b038d4__0[0xeU] = __Vtemp_hf71ec090__0[0xeU];
        __Vtemp_h01b038d4__0[0xfU] = __Vtemp_hf71ec090__0[0xfU];
        __Vtemp_h01b038d4__0[0x10U] = __Vtemp_hf71ec090__0[0x10U];
        __Vtemp_h01b038d4__0[0x11U] = __Vtemp_hf71ec090__0[0x11U];
        __Vtemp_h01b038d4__0[0x12U] = __Vtemp_hf71ec090__0[0x12U];
        __Vtemp_h01b038d4__0[0x13U] = __Vtemp_hf71ec090__0[0x13U];
        __Vtemp_h01b038d4__0[0x14U] = __Vtemp_hf71ec090__0[0x14U];
        __Vtemp_h01b038d4__0[0x15U] = __Vtemp_hf71ec090__0[0x15U];
        __Vtemp_h01b038d4__0[0x16U] = __Vtemp_hf71ec090__0[0x16U];
        __Vtemp_h01b038d4__0[0x17U] = __Vtemp_hf71ec090__0[0x17U];
        __Vtemp_h01b038d4__0[0x18U] = __Vtemp_hf71ec090__0[0x18U];
        __Vtemp_h01b038d4__0[0x19U] = __Vtemp_hf71ec090__0[0x19U];
        __Vtemp_h01b038d4__0[0x1aU] = __Vtemp_hf71ec090__0[0x1aU];
        __Vtemp_h01b038d4__0[0x1bU] = __Vtemp_hf71ec090__0[0x1bU];
        __Vtemp_h01b038d4__0[0x1cU] = __Vtemp_hf71ec090__0[0x1cU];
        __Vtemp_h01b038d4__0[0x1dU] = __Vtemp_hf71ec090__0[0x1dU];
        __Vtemp_h01b038d4__0[0x1eU] = __Vtemp_hf71ec090__0[0x1eU];
        __Vtemp_h01b038d4__0[0x1fU] = __Vtemp_hf71ec090__0[0x1fU];
    } else {
        __Vtemp_h01b038d4__0[0U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0U];
        __Vtemp_h01b038d4__0[1U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[1U];
        __Vtemp_h01b038d4__0[2U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[2U];
        __Vtemp_h01b038d4__0[3U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[3U];
        __Vtemp_h01b038d4__0[4U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[4U];
        __Vtemp_h01b038d4__0[5U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[5U];
        __Vtemp_h01b038d4__0[6U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[6U];
        __Vtemp_h01b038d4__0[7U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[7U];
        __Vtemp_h01b038d4__0[8U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[8U];
        __Vtemp_h01b038d4__0[9U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[9U];
        __Vtemp_h01b038d4__0[0xaU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xaU];
        __Vtemp_h01b038d4__0[0xbU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xbU];
        __Vtemp_h01b038d4__0[0xcU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xcU];
        __Vtemp_h01b038d4__0[0xdU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xdU];
        __Vtemp_h01b038d4__0[0xeU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xeU];
        __Vtemp_h01b038d4__0[0xfU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0xfU];
        __Vtemp_h01b038d4__0[0x10U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x10U];
        __Vtemp_h01b038d4__0[0x11U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x11U];
        __Vtemp_h01b038d4__0[0x12U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x12U];
        __Vtemp_h01b038d4__0[0x13U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x13U];
        __Vtemp_h01b038d4__0[0x14U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x14U];
        __Vtemp_h01b038d4__0[0x15U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x15U];
        __Vtemp_h01b038d4__0[0x16U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x16U];
        __Vtemp_h01b038d4__0[0x17U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x17U];
        __Vtemp_h01b038d4__0[0x18U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x18U];
        __Vtemp_h01b038d4__0[0x19U] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x19U];
        __Vtemp_h01b038d4__0[0x1aU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1aU];
        __Vtemp_h01b038d4__0[0x1bU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1bU];
        __Vtemp_h01b038d4__0[0x1cU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1cU];
        __Vtemp_h01b038d4__0[0x1dU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1dU];
        __Vtemp_h01b038d4__0[0x1eU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1eU];
        __Vtemp_h01b038d4__0[0x1fU] = VysyxSoCFull__ConstPool__CONST_hd6b7ba52_0[0x1fU];
    }
    bufp->fullWData(oldp+17263,(__Vtemp_h01b038d4__0),1024);
    bufp->fullQData(oldp+17295,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2524)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+17297,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2527)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                  : 0ULL)),64);
    bufp->fullBit(oldp+17299,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2524) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                                  == (0x3fU & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source) 
                                               >> 1U))))));
    __Vtemp_ha134a33e__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_opcodes_set_interm;
    __Vtemp_ha134a33e__0[1U] = 0U;
    __Vtemp_ha134a33e__0[2U] = 0U;
    __Vtemp_ha134a33e__0[3U] = 0U;
    __Vtemp_ha134a33e__0[4U] = 0U;
    __Vtemp_ha134a33e__0[5U] = 0U;
    __Vtemp_ha134a33e__0[6U] = 0U;
    __Vtemp_ha134a33e__0[7U] = 0U;
    VL_SHIFTL_WWI(256,256,8, __Vtemp_he1718b0e__0, __Vtemp_ha134a33e__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2527) {
        __Vtemp_hafccb777__0[0U] = __Vtemp_he1718b0e__0[0U];
        __Vtemp_hafccb777__0[1U] = __Vtemp_he1718b0e__0[1U];
        __Vtemp_hafccb777__0[2U] = __Vtemp_he1718b0e__0[2U];
        __Vtemp_hafccb777__0[3U] = __Vtemp_he1718b0e__0[3U];
        __Vtemp_hafccb777__0[4U] = __Vtemp_he1718b0e__0[4U];
        __Vtemp_hafccb777__0[5U] = __Vtemp_he1718b0e__0[5U];
        __Vtemp_hafccb777__0[6U] = __Vtemp_he1718b0e__0[6U];
        __Vtemp_hafccb777__0[7U] = __Vtemp_he1718b0e__0[7U];
    } else {
        __Vtemp_hafccb777__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_hafccb777__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_hafccb777__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_hafccb777__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_hafccb777__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_hafccb777__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_hafccb777__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_hafccb777__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+17300,(__Vtemp_hafccb777__0),256);
    __Vtemp_h90676411__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__a_sizes_set_interm;
    __Vtemp_h90676411__0[1U] = 0U;
    __Vtemp_h90676411__0[2U] = 0U;
    __Vtemp_h90676411__0[3U] = 0U;
    __Vtemp_h90676411__0[4U] = 0U;
    __Vtemp_h90676411__0[5U] = 0U;
    __Vtemp_h90676411__0[6U] = 0U;
    __Vtemp_h90676411__0[7U] = 0U;
    __Vtemp_h90676411__0[8U] = 0U;
    __Vtemp_h90676411__0[9U] = 0U;
    __Vtemp_h90676411__0[0xaU] = 0U;
    __Vtemp_h90676411__0[0xbU] = 0U;
    __Vtemp_h90676411__0[0xcU] = 0U;
    __Vtemp_h90676411__0[0xdU] = 0U;
    __Vtemp_h90676411__0[0xeU] = 0U;
    __Vtemp_h90676411__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_h08213693__0, __Vtemp_h90676411__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT___T_2527) {
        __Vtemp_h25e26205__0[0U] = __Vtemp_h08213693__0[0U];
        __Vtemp_h25e26205__0[1U] = __Vtemp_h08213693__0[1U];
        __Vtemp_h25e26205__0[2U] = __Vtemp_h08213693__0[2U];
        __Vtemp_h25e26205__0[3U] = __Vtemp_h08213693__0[3U];
        __Vtemp_h25e26205__0[4U] = __Vtemp_h08213693__0[4U];
        __Vtemp_h25e26205__0[5U] = __Vtemp_h08213693__0[5U];
        __Vtemp_h25e26205__0[6U] = __Vtemp_h08213693__0[6U];
        __Vtemp_h25e26205__0[7U] = __Vtemp_h08213693__0[7U];
        __Vtemp_h25e26205__0[8U] = __Vtemp_h08213693__0[8U];
        __Vtemp_h25e26205__0[9U] = __Vtemp_h08213693__0[9U];
        __Vtemp_h25e26205__0[0xaU] = __Vtemp_h08213693__0[0xaU];
        __Vtemp_h25e26205__0[0xbU] = __Vtemp_h08213693__0[0xbU];
        __Vtemp_h25e26205__0[0xcU] = __Vtemp_h08213693__0[0xcU];
        __Vtemp_h25e26205__0[0xdU] = __Vtemp_h08213693__0[0xdU];
        __Vtemp_h25e26205__0[0xeU] = __Vtemp_h08213693__0[0xeU];
        __Vtemp_h25e26205__0[0xfU] = __Vtemp_h08213693__0[0xfU];
    } else {
        __Vtemp_h25e26205__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h25e26205__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h25e26205__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h25e26205__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h25e26205__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h25e26205__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h25e26205__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h25e26205__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h25e26205__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h25e26205__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h25e26205__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h25e26205__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h25e26205__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h25e26205__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h25e26205__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h25e26205__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+17308,(__Vtemp_h25e26205__0),512);
    bufp->fullBit(oldp+17324,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_6) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17325,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_5) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17326,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_4) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17327,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_3) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17328,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_2) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17329,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write_1) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17330,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__write) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17331,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__deq__DOT__maybe_full) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT___do_enq_T))));
    bufp->fullBit(oldp+17332,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor__DOT___T_1216) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__monitor_io_in_d_bits_source)))));
    bufp->fullBit(oldp+17333,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_ready) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_valid)))));
    bufp->fullBit(oldp+17334,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full)
                                ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_last
                               [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__ram_last_MPORT_data))));
    bufp->fullBit(oldp+17335,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_6) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17336,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_5) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17337,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_4) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17338,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_3) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17339,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_2) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17340,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write_1) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17341,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__write) 
                               != (1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT____VdfgTmp_he7c815ba__0))))));
    bufp->fullBit(oldp+17342,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT__maybe_full) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__deq__DOT___do_deq_T))));
    bufp->fullBit(oldp+17343,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor__DOT___T_1216) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__monitor_io_in_d_bits_source)))));
    bufp->fullBit(oldp+17344,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq__DOT__maybe_full) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_ready) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4_1__DOT__queue_arw_deq_io_deq_valid)))));
    bufp->fullBit(oldp+17345,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__count) 
                                        & (~ (1U & 
                                              (((IData)(7U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_size)) 
                                               >> 2U))))))));
    bufp->fullIData(oldp+17346,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__bundleIn_0_d_bits_data_masked_enable_0)
                                  ? vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1_auto_in_d_bits_data
                                  : vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__bundleIn_0_d_bits_data_rdata_0)),32);
    bufp->fullSData(oldp+17347,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT___T_822)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_source)))
                                  : 0U)),16);
    bufp->fullBit(oldp+17348,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_valid) 
                                & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_first_counter_1))) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source)))));
    bufp->fullCData(oldp+17349,((0xfU & (IData)((7ULL 
                                                 & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_sizes 
                                                     >> 
                                                     ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                      << 2U)) 
                                                    >> 1U))))),4);
    bufp->fullQData(oldp+17350,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT___T_822)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    bufp->fullQData(oldp+17352,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT___T_822)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__a_sizes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    bufp->fullCData(oldp+17354,((0xfU & (IData)((7ULL 
                                                 & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget__DOT__monitor__DOT__inflight_sizes_1 
                                                     >> 
                                                     ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                      << 2U)) 
                                                    >> 1U))))),4);
    bufp->fullQData(oldp+17355,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2524)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                  : 0ULL)),64);
    bufp->fullQData(oldp+17357,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2527)
                                  ? (1ULL << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source))
                                  : 0ULL)),64);
    bufp->fullBit(oldp+17359,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2524) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_d_bits_source)))));
    __Vtemp_h294c62e4__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_opcodes_set_interm;
    __Vtemp_h294c62e4__0[1U] = 0U;
    __Vtemp_h294c62e4__0[2U] = 0U;
    __Vtemp_h294c62e4__0[3U] = 0U;
    __Vtemp_h294c62e4__0[4U] = 0U;
    __Vtemp_h294c62e4__0[5U] = 0U;
    __Vtemp_h294c62e4__0[6U] = 0U;
    __Vtemp_h294c62e4__0[7U] = 0U;
    VL_SHIFTL_WWI(256,256,8, __Vtemp_h18cec2ad__0, __Vtemp_h294c62e4__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                   << 2U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2527) {
        __Vtemp_hbef894ad__0[0U] = __Vtemp_h18cec2ad__0[0U];
        __Vtemp_hbef894ad__0[1U] = __Vtemp_h18cec2ad__0[1U];
        __Vtemp_hbef894ad__0[2U] = __Vtemp_h18cec2ad__0[2U];
        __Vtemp_hbef894ad__0[3U] = __Vtemp_h18cec2ad__0[3U];
        __Vtemp_hbef894ad__0[4U] = __Vtemp_h18cec2ad__0[4U];
        __Vtemp_hbef894ad__0[5U] = __Vtemp_h18cec2ad__0[5U];
        __Vtemp_hbef894ad__0[6U] = __Vtemp_h18cec2ad__0[6U];
        __Vtemp_hbef894ad__0[7U] = __Vtemp_h18cec2ad__0[7U];
    } else {
        __Vtemp_hbef894ad__0[0U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[0U];
        __Vtemp_hbef894ad__0[1U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[1U];
        __Vtemp_hbef894ad__0[2U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[2U];
        __Vtemp_hbef894ad__0[3U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[3U];
        __Vtemp_hbef894ad__0[4U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[4U];
        __Vtemp_hbef894ad__0[5U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[5U];
        __Vtemp_hbef894ad__0[6U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[6U];
        __Vtemp_hbef894ad__0[7U] = VysyxSoCFull__ConstPool__CONST_h9e67c271_0[7U];
    }
    bufp->fullWData(oldp+17360,(__Vtemp_hbef894ad__0),256);
    __Vtemp_hd7220b3f__0[0U] = vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__a_sizes_set_interm;
    __Vtemp_hd7220b3f__0[1U] = 0U;
    __Vtemp_hd7220b3f__0[2U] = 0U;
    __Vtemp_hd7220b3f__0[3U] = 0U;
    __Vtemp_hd7220b3f__0[4U] = 0U;
    __Vtemp_hd7220b3f__0[5U] = 0U;
    __Vtemp_hd7220b3f__0[6U] = 0U;
    __Vtemp_hd7220b3f__0[7U] = 0U;
    __Vtemp_hd7220b3f__0[8U] = 0U;
    __Vtemp_hd7220b3f__0[9U] = 0U;
    __Vtemp_hd7220b3f__0[0xaU] = 0U;
    __Vtemp_hd7220b3f__0[0xbU] = 0U;
    __Vtemp_hd7220b3f__0[0xcU] = 0U;
    __Vtemp_hd7220b3f__0[0xdU] = 0U;
    __Vtemp_hd7220b3f__0[0xeU] = 0U;
    __Vtemp_hd7220b3f__0[0xfU] = 0U;
    VL_SHIFTL_WWI(512,512,9, __Vtemp_hbc977ad0__0, __Vtemp_hd7220b3f__0, 
                  ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass_auto_out_a_bits_source) 
                   << 3U));
    if (vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT___T_2527) {
        __Vtemp_h7c6e251d__0[0U] = __Vtemp_hbc977ad0__0[0U];
        __Vtemp_h7c6e251d__0[1U] = __Vtemp_hbc977ad0__0[1U];
        __Vtemp_h7c6e251d__0[2U] = __Vtemp_hbc977ad0__0[2U];
        __Vtemp_h7c6e251d__0[3U] = __Vtemp_hbc977ad0__0[3U];
        __Vtemp_h7c6e251d__0[4U] = __Vtemp_hbc977ad0__0[4U];
        __Vtemp_h7c6e251d__0[5U] = __Vtemp_hbc977ad0__0[5U];
        __Vtemp_h7c6e251d__0[6U] = __Vtemp_hbc977ad0__0[6U];
        __Vtemp_h7c6e251d__0[7U] = __Vtemp_hbc977ad0__0[7U];
        __Vtemp_h7c6e251d__0[8U] = __Vtemp_hbc977ad0__0[8U];
        __Vtemp_h7c6e251d__0[9U] = __Vtemp_hbc977ad0__0[9U];
        __Vtemp_h7c6e251d__0[0xaU] = __Vtemp_hbc977ad0__0[0xaU];
        __Vtemp_h7c6e251d__0[0xbU] = __Vtemp_hbc977ad0__0[0xbU];
        __Vtemp_h7c6e251d__0[0xcU] = __Vtemp_hbc977ad0__0[0xcU];
        __Vtemp_h7c6e251d__0[0xdU] = __Vtemp_hbc977ad0__0[0xdU];
        __Vtemp_h7c6e251d__0[0xeU] = __Vtemp_hbc977ad0__0[0xeU];
        __Vtemp_h7c6e251d__0[0xfU] = __Vtemp_hbc977ad0__0[0xfU];
    } else {
        __Vtemp_h7c6e251d__0[0U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0U];
        __Vtemp_h7c6e251d__0[1U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[1U];
        __Vtemp_h7c6e251d__0[2U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[2U];
        __Vtemp_h7c6e251d__0[3U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[3U];
        __Vtemp_h7c6e251d__0[4U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[4U];
        __Vtemp_h7c6e251d__0[5U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[5U];
        __Vtemp_h7c6e251d__0[6U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[6U];
        __Vtemp_h7c6e251d__0[7U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[7U];
        __Vtemp_h7c6e251d__0[8U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[8U];
        __Vtemp_h7c6e251d__0[9U] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[9U];
        __Vtemp_h7c6e251d__0[0xaU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xaU];
        __Vtemp_h7c6e251d__0[0xbU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xbU];
        __Vtemp_h7c6e251d__0[0xcU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xcU];
        __Vtemp_h7c6e251d__0[0xdU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xdU];
        __Vtemp_h7c6e251d__0[0xeU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xeU];
        __Vtemp_h7c6e251d__0[0xfU] = VysyxSoCFull__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    bufp->fullWData(oldp+17368,(__Vtemp_h7c6e251d__0),512);
    bufp->fullBit(oldp+17384,((1U & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_a_bits_address) 
                                      >> 2U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__repeat_count)))));
    bufp->fullBit(oldp+17385,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT___T_2249) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_d_bits_source)))));
    bufp->fullBit(oldp+17386,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2525) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_echo_tl_state_source_MPORT_data) 
                                  == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_d_bits_source)))));
    bufp->fullCData(oldp+17387,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__readys_mask)) 
                                 & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__readys_filter_lo))),2);
    bufp->fullCData(oldp+17388,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__earlyWinner_1)
                                  ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_opdata_1)
                                      ? (0xfU & (~ 
                                                 (0xfU 
                                                  & (((IData)(0x3fU) 
                                                      << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_size)) 
                                                     >> 2U))))
                                      : 0U) : 0U)),4);
    bufp->fullCData(oldp+17389,((0xfU & (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__earlyWinner_0)
                                           ? (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_0)
                                           : 0U) | 
                                         ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__earlyWinner_1)
                                           ? ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsDO_opdata_1)
                                               ? (~ 
                                                  (0xfU 
                                                   & (((IData)(0x3fU) 
                                                       << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__ferr__DOT__monitor_io_in_d_bits_size)) 
                                                      >> 2U)))
                                               : 0U)
                                           : 0U)))),4);
    bufp->fullBit(oldp+17390,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsLeft))
                                      ? (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT___readys_readys_T_2))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__state_0)))));
    bufp->fullBit(oldp+17391,((1U & ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__beatsLeft))
                                      ? (~ ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT___readys_readys_T_2) 
                                            >> 1U))
                                      : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__state_1)))));
    bufp->fullSData(oldp+17392,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___T_822)
                                  ? (0xffffU & ((IData)(1U) 
                                                << (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source)))
                                  : 0U)),16);
    bufp->fullBit(oldp+17393,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_valid) 
                                & (0U == (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_first_counter_1))) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___same_cycle_resp_T_2))));
    bufp->fullCData(oldp+17394,((0xfU & (IData)((7ULL 
                                                 & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes 
                                                     >> 
                                                     ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                      << 2U)) 
                                                    >> 1U))))),4);
    bufp->fullQData(oldp+17395,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___T_822)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_opcodes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    bufp->fullQData(oldp+17397,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT___T_822)
                                  ? ((QData)((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__a_sizes_set_interm)) 
                                     << ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_a_bits_source) 
                                         << 2U)) : 0ULL)),64);
    bufp->fullCData(oldp+17399,((0xfU & (IData)((7ULL 
                                                 & ((vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor__DOT__inflight_sizes_1 
                                                     >> 
                                                     ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar_1__DOT__monitor_io_in_d_bits_source) 
                                                      << 2U)) 
                                                    >> 1U))))),4);
    bufp->fullBit(oldp+17400,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_valid) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT___in_awready_T))));
    bufp->fullCData(oldp+17401,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__maybe_full)
                                          ? vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__ram_id
                                         [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))),4);
    bufp->fullQData(oldp+17402,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data
                                 [0U] : vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_data_MPORT_data)),64);
    bufp->fullCData(oldp+17404,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full)
                                  ? vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb
                                 [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_strb_MPORT_data))),8);
    bufp->fullCData(oldp+17405,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__maybe_full)
                                          ? vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__ram_id
                                         [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__tl2axi4__DOT__queue_arw_deq_io_deq_bits_id)))),4);
    bufp->fullBit(oldp+17406,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full)
                                ? vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last
                               [0U] : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__ram_last_MPORT_data))));
    bufp->fullSData(oldp+17407,(((0U == (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__w_counter))
                                  ? ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__wbeats_valid)
                                      ? 1U : 0U) : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__w_counter))),9);
    bufp->fullBit(oldp+17408,((1U == ((0U == (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__w_counter))
                                       ? ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__wbeats_valid)
                                           ? 1U : 0U)
                                       : (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__w_counter)))));
    bufp->fullBit(oldp+17409,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq__DOT__maybe_full) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_io_deq_ready) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4buf__DOT__bundleOut_0_ardeq_io_enq_valid)))));
    bufp->fullBit(oldp+17410,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1__DOT__maybe_full) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_ready) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__deq_1_io_deq_valid)))));
    bufp->fullBit(oldp+17411,(((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq__DOT__maybe_full) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq_io_deq_ready) 
                                  & (IData)(vlSelf->ysyxSoCFull__DOT__mem__DOT__axi4frag__DOT__in_wdeq_io_deq_valid)))));
    bufp->fullBit(oldp+17412,((1U & (IData)((vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__data 
                                             >> 0x3fU)))));
    bufp->fullCData(oldp+17413,(vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__cmd),8);
    bufp->fullQData(oldp+17414,(vlSelf->ysyxSoCFull__DOT__spiFlash__DOT__data),64);
    bufp->fullBit(oldp+17416,((1U & (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr) 
                                      >> 4U) | ((~ 
                                                 ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lcr) 
                                                  >> 6U)) 
                                                & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__stx_o_tmp))))));
    bufp->fullBit(oldp+17417,(((1U != (IData)(vlSelf->ysyxSoCFull__DOT__kdb__DOT__state)) 
                               | (IData)(vlSelf->ysyxSoCFull__DOT__kdb__DOT__clk_div))));
    bufp->fullBit(oldp+17418,(vlSelf->ysyxSoCFull__DOT__asic__DOT__lps2__DOT__mps2_ps2_dat));
    bufp->fullBit(oldp+17419,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_e_valid));
    bufp->fullBit(oldp+17420,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_valid));
    bufp->fullBit(oldp+17421,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_valid));
    bufp->fullBit(oldp+17422,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_valid));
    bufp->fullBit(oldp+17423,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_valid));
    bufp->fullBit(oldp+17424,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0)))));
    bufp->fullBit(oldp+17425,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17426,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17427,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_2));
    bufp->fullCData(oldp+17428,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray_io_q),4);
    bufp->fullBit(oldp+17429,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17430,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_ridx_bin),4);
    bufp->fullBit(oldp+17431,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17432,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17433,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17434,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17435,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17436,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17437,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17438,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17439,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17440,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17441,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17442,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17443,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17444,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17445,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17446,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17447,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullCData(oldp+17448,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray_io_q),4);
    bufp->fullBit(oldp+17449,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17450,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_ridx_bin),4);
    bufp->fullBit(oldp+17451,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17452,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17453,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17454,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17455,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17456,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17457,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17458,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17459,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17460,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17461,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17462,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17463,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17464,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17465,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17466,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17467,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullCData(oldp+17468,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray_io_q),4);
    bufp->fullBit(oldp+17469,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17470,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_ridx_bin),4);
    bufp->fullBit(oldp+17471,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17472,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17473,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17474,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17475,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17476,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17477,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17478,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17479,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17480,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17481,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17482,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17483,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17484,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17485,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17486,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17487,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullCData(oldp+17488,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray_io_q),4);
    bufp->fullBit(oldp+17489,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17490,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_ridx_bin),4);
    bufp->fullBit(oldp+17491,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17492,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17493,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17494,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17495,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17496,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17497,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17498,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17499,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17500,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17501,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17502,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17503,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17504,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17505,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17506,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17507,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullCData(oldp+17508,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray_io_q),4);
    bufp->fullBit(oldp+17509,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17510,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_ridx_bin),4);
    bufp->fullBit(oldp+17511,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17512,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17513,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17514,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17515,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17516,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17517,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17518,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17519,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17520,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17521,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17522,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17523,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17524,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17525,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17526,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17527,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullBit(oldp+17528,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17529,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17530,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17531,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17532,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17533,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17534,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17535,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17536,((1U & (~ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr) 
                                        >> 1U)))));
    bufp->fullBit(oldp+17537,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr))));
    bufp->fullBit(oldp+17538,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__interrupt));
    bufp->fullBit(oldp+17539,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr) 
                                     >> 1U))));
    bufp->fullBit(oldp+17540,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__enable));
    bufp->fullBit(oldp+17541,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__srx_pad));
    bufp->fullCData(oldp+17542,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ier),4);
    bufp->fullCData(oldp+17543,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__iir),4);
    bufp->fullCData(oldp+17544,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__fcr),2);
    bufp->fullCData(oldp+17545,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr),5);
    bufp->fullCData(oldp+17546,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lcr),8);
    bufp->fullCData(oldp+17547,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msr),8);
    bufp->fullSData(oldp+17548,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__dl),16);
    bufp->fullCData(oldp+17549,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__scratch),8);
    bufp->fullBit(oldp+17550,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__start_dlc));
    bufp->fullBit(oldp+17551,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr_mask_d));
    bufp->fullBit(oldp+17552,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__msi_reset));
    bufp->fullSData(oldp+17553,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__dlc),16);
    bufp->fullCData(oldp+17554,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__trigger_level),4);
    bufp->fullBit(oldp+17555,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rx_reset));
    bufp->fullBit(oldp+17556,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tx_reset));
    bufp->fullBit(oldp+17557,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lcr) 
                                     >> 7U))));
    bufp->fullBit(oldp+17558,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr) 
                                     >> 4U))));
    bufp->fullBit(oldp+17559,((IData)((0x10U != (0x12U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr))))));
    bufp->fullBit(oldp+17560,((IData)((0x11U == (0x11U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr))))));
    bufp->fullBit(oldp+17561,((IData)((0x14U == (0x14U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr))))));
    bufp->fullBit(oldp+17562,((IData)((0x18U == (0x18U 
                                                 & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__mcr))))));
    bufp->fullCData(oldp+17563,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7r) 
                                  << 7U) | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6r) 
                                             << 6U) 
                                            | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5r) 
                                                << 5U) 
                                               | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr4r) 
                                                   << 4U) 
                                                  | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr3r) 
                                                      << 3U) 
                                                     | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr2r) 
                                                         << 2U) 
                                                        | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr1r) 
                                                            << 1U) 
                                                           | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0r))))))))),8);
    bufp->fullBit(oldp+17564,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0));
    bufp->fullBit(oldp+17565,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_overrun));
    bufp->fullBit(oldp+17566,((1U & ((IData)(vlSelf->__VdfgTmp_ha17ae98a__0) 
                                     >> 1U))));
    bufp->fullBit(oldp+17567,((1U & (IData)(vlSelf->__VdfgTmp_ha17ae98a__0))));
    bufp->fullBit(oldp+17568,((1U & ((IData)(vlSelf->__VdfgTmp_ha17ae98a__0) 
                                     >> 2U))));
    bufp->fullBit(oldp+17569,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5));
    bufp->fullBit(oldp+17570,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6));
    bufp->fullBit(oldp+17571,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7));
    bufp->fullBit(oldp+17572,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0r));
    bufp->fullBit(oldp+17573,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr1r));
    bufp->fullBit(oldp+17574,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr2r));
    bufp->fullBit(oldp+17575,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr3r));
    bufp->fullBit(oldp+17576,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr4r));
    bufp->fullBit(oldp+17577,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5r));
    bufp->fullBit(oldp+17578,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6r));
    bufp->fullBit(oldp+17579,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7r));
    bufp->fullBit(oldp+17580,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int));
    bufp->fullBit(oldp+17581,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int));
    bufp->fullBit(oldp+17582,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int));
    bufp->fullBit(oldp+17583,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int));
    bufp->fullBit(oldp+17584,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int));
    bufp->fullBit(oldp+17585,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tf_push));
    bufp->fullBit(oldp+17586,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_pop));
    bufp->fullBit(oldp+17587,((0U != (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                      [0U] | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                              [1U] 
                                              | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                 [2U] 
                                                 | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                    [3U] 
                                                    | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                       [4U] 
                                                       | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                          [5U] 
                                                          | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                             [6U] 
                                                             | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                [7U] 
                                                                | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                   [8U] 
                                                                   | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                      [9U] 
                                                                      | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                         [0xaU] 
                                                                         | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                            [0xbU] 
                                                                            | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                               [0xcU] 
                                                                               | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                                [0xdU] 
                                                                                | (vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                                [0xeU] 
                                                                                | vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                                                                [0xfU]))))))))))))))))));
    bufp->fullBit(oldp+17588,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_push_pulse));
    bufp->fullCData(oldp+17589,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rf_count),5);
    bufp->fullCData(oldp+17590,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tf_count),5);
    bufp->fullCData(oldp+17591,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__tstate),3);
    bufp->fullCData(oldp+17592,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rstate),4);
    bufp->fullSData(oldp+17593,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__counter_t),10);
    bufp->fullBit(oldp+17594,((1U & (~ (IData)((0U 
                                                != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_cnt)))))));
    bufp->fullCData(oldp+17595,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_cnt),8);
    bufp->fullCData(oldp+17596,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__block_value),8);
    bufp->fullBit(oldp+17597,(((~ ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lcr) 
                                   >> 6U)) & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__stx_o_tmp))));
    bufp->fullBit(oldp+17598,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__serial_in));
    bufp->fullCData(oldp+17599,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__delayed_modem_signals),4);
    bufp->fullBit(oldp+17600,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr0_d));
    bufp->fullBit(oldp+17601,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr1_d));
    bufp->fullBit(oldp+17602,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr2_d));
    bufp->fullBit(oldp+17603,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr3_d));
    bufp->fullBit(oldp+17604,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr4_d));
    bufp->fullBit(oldp+17605,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr5_d));
    bufp->fullBit(oldp+17606,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr6_d));
    bufp->fullBit(oldp+17607,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__lsr7_d));
    bufp->fullBit(oldp+17608,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int_d));
    bufp->fullBit(oldp+17609,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int_d));
    bufp->fullBit(oldp+17610,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int_d));
    bufp->fullBit(oldp+17611,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int_d));
    bufp->fullBit(oldp+17612,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int_d));
    bufp->fullBit(oldp+17613,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int_d)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int))));
    bufp->fullBit(oldp+17614,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int_d)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int))));
    bufp->fullBit(oldp+17615,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int_d)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int))));
    bufp->fullBit(oldp+17616,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int_d)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int))));
    bufp->fullBit(oldp+17617,(((~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int_d)) 
                               & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int))));
    bufp->fullBit(oldp+17618,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rls_int_pnd));
    bufp->fullBit(oldp+17619,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__rda_int_pnd));
    bufp->fullBit(oldp+17620,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__thre_int_pnd));
    bufp->fullBit(oldp+17621,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ms_int_pnd));
    bufp->fullBit(oldp+17622,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__ti_int_pnd));
    bufp->fullBit(oldp+17623,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__i_uart_sync_flops__DOT__flop_0));
    bufp->fullCData(oldp+17624,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16),4);
    bufp->fullCData(oldp+17625,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rbit_counter),3);
    bufp->fullCData(oldp+17626,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rshift),8);
    bufp->fullBit(oldp+17627,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity));
    bufp->fullBit(oldp+17628,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity_error));
    bufp->fullBit(oldp+17629,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rframing_error));
    bufp->fullBit(oldp+17630,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rbit_in));
    bufp->fullBit(oldp+17631,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rparity_xor));
    bufp->fullCData(oldp+17632,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__counter_b),8);
    bufp->fullBit(oldp+17633,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_push_q));
    bufp->fullSData(oldp+17634,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_data_in),11);
    bufp->fullBit(oldp+17635,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_push));
    bufp->fullBit(oldp+17636,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__counter_b))));
    bufp->fullBit(oldp+17637,((7U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16))));
    bufp->fullBit(oldp+17638,((0U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16))));
    bufp->fullBit(oldp+17639,((1U == (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16))));
    bufp->fullCData(oldp+17640,((0xfU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rcounter16) 
                                         - (IData)(1U)))),4);
    bufp->fullSData(oldp+17641,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value),10);
    bufp->fullCData(oldp+17642,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__toc_value) 
                                          >> 2U))),8);
    bufp->fullCData(oldp+17643,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[0]),3);
    bufp->fullCData(oldp+17644,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[1]),3);
    bufp->fullCData(oldp+17645,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[2]),3);
    bufp->fullCData(oldp+17646,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[3]),3);
    bufp->fullCData(oldp+17647,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[4]),3);
    bufp->fullCData(oldp+17648,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[5]),3);
    bufp->fullCData(oldp+17649,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[6]),3);
    bufp->fullCData(oldp+17650,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[7]),3);
    bufp->fullCData(oldp+17651,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[8]),3);
    bufp->fullCData(oldp+17652,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[9]),3);
    bufp->fullCData(oldp+17653,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[10]),3);
    bufp->fullCData(oldp+17654,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[11]),3);
    bufp->fullCData(oldp+17655,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[12]),3);
    bufp->fullCData(oldp+17656,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[13]),3);
    bufp->fullCData(oldp+17657,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[14]),3);
    bufp->fullCData(oldp+17658,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo[15]),3);
    bufp->fullCData(oldp+17659,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__top),4);
    bufp->fullCData(oldp+17660,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__bottom),4);
    bufp->fullCData(oldp+17661,((0xfU & ((IData)(1U) 
                                         + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__top)))),4);
    bufp->fullCData(oldp+17662,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [0U]),3);
    bufp->fullCData(oldp+17663,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [1U]),3);
    bufp->fullCData(oldp+17664,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [2U]),3);
    bufp->fullCData(oldp+17665,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [3U]),3);
    bufp->fullCData(oldp+17666,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [4U]),3);
    bufp->fullCData(oldp+17667,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [5U]),3);
    bufp->fullCData(oldp+17668,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [6U]),3);
    bufp->fullCData(oldp+17669,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [7U]),3);
    bufp->fullCData(oldp+17670,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [8U]),3);
    bufp->fullCData(oldp+17671,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [9U]),3);
    bufp->fullCData(oldp+17672,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [0xaU]),3);
    bufp->fullCData(oldp+17673,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [0xbU]),3);
    bufp->fullCData(oldp+17674,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [0xcU]),3);
    bufp->fullCData(oldp+17675,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [0xdU]),3);
    bufp->fullCData(oldp+17676,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [0xeU]),3);
    bufp->fullCData(oldp+17677,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__fifo_rx__DOT__fifo
                                [0xfU]),3);
    bufp->fullCData(oldp+17678,((0xffU & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__receiver__DOT__rf_data_in) 
                                          >> 3U))),8);
    bufp->fullCData(oldp+17679,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__counter),5);
    bufp->fullCData(oldp+17680,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__bit_counter),3);
    bufp->fullCData(oldp+17681,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__shift_out),7);
    bufp->fullBit(oldp+17682,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__stx_o_tmp));
    bufp->fullBit(oldp+17683,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__parity_xor));
    bufp->fullBit(oldp+17684,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_pop));
    bufp->fullBit(oldp+17685,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__bit_out));
    bufp->fullBit(oldp+17686,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_overrun));
    bufp->fullCData(oldp+17687,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__top),4);
    bufp->fullCData(oldp+17688,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__bottom),4);
    bufp->fullCData(oldp+17689,((0xfU & ((IData)(1U) 
                                         + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__fifo_tx__DOT__top)))),4);
    bufp->fullBit(oldp+17690,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_e_valid));
    bufp->fullBit(oldp+17691,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_valid));
    bufp->fullBit(oldp+17692,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_valid));
    bufp->fullBit(oldp+17693,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_valid));
    bufp->fullBit(oldp+17694,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_valid));
    bufp->fullBit(oldp+17695,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0)))));
    bufp->fullBit(oldp+17696,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17697,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17698,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher_1__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_2));
    bufp->fullCData(oldp+17699,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray_io_q),4);
    bufp->fullBit(oldp+17700,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17701,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__ridx_ridx_bin),4);
    bufp->fullBit(oldp+17702,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17703,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17704,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17705,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17706,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17707,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17708,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17709,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17710,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17711,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17712,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17713,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17714,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17715,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17716,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17717,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17718,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullCData(oldp+17719,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray_io_q),4);
    bufp->fullBit(oldp+17720,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17721,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx_ridx_bin),4);
    bufp->fullBit(oldp+17722,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17723,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17724,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17725,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17726,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17727,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17728,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17729,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17730,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17731,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17732,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17733,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17734,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17735,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17736,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17737,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17738,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullCData(oldp+17739,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray_io_q),4);
    bufp->fullBit(oldp+17740,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17741,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx_ridx_bin),4);
    bufp->fullBit(oldp+17742,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17743,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17744,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17745,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17746,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17747,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17748,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17749,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17750,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17751,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17752,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17753,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17754,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17755,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17756,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17757,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17758,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullCData(oldp+17759,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray_io_q),4);
    bufp->fullBit(oldp+17760,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17761,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__ridx_ridx_bin),4);
    bufp->fullBit(oldp+17762,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17763,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17764,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17765,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17766,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17767,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17768,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17769,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17770,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17771,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17772,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17773,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17774,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17775,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17776,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17777,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17778,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullCData(oldp+17779,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray_io_q),4);
    bufp->fullBit(oldp+17780,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17781,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx_ridx_bin),4);
    bufp->fullBit(oldp+17782,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17783,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17784,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17785,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17786,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17787,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17788,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17789,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17790,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17791,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17792,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17793,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17794,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17795,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17796,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17797,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17798,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullBit(oldp+17799,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17800,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17801,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17802,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17803,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17804,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__valid_reg));
    bufp->fullBit(oldp+17805,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17806,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__widx_widx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullSData(oldp+17807,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__cnt),13);
    bufp->fullBit(oldp+17808,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__clk_div));
    bufp->fullCData(oldp+17809,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__state),2);
    bufp->fullCData(oldp+17810,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__dat),8);
    bufp->fullCData(oldp+17811,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__rec_dat),8);
    bufp->fullBit(oldp+17812,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__send_val));
    bufp->fullCData(oldp+17813,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__send_cnt),4);
    bufp->fullBit(oldp+17814,((0U != (IData)(vlSelf->ysyxSoCFull__DOT__kdb__DOT__dat))));
    bufp->fullCData(oldp+17815,(vlSelf->ysyxSoCFull__DOT__kdb__DOT__kdb_clk_sync),2);
    bufp->fullBit(oldp+17816,((IData)((2U == (IData)(vlSelf->ysyxSoCFull__DOT__kdb__DOT__kdb_clk_sync)))));
    bufp->fullBit(oldp+17817,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx) 
                                  != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray_io_q)))));
    bufp->fullBit(oldp+17818,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx) 
                                  != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray_io_q)))));
    bufp->fullBit(oldp+17819,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx) 
                                  != (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray_io_q)))));
    bufp->fullBit(oldp+17820,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__ridx) 
                                  != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__widx_widx_gray_io_q)))));
    bufp->fullBit(oldp+17821,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__ridx) 
                                  != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__widx_widx_gray_io_q)))));
    bufp->fullBit(oldp+17822,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__source_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__ridx) 
                                  != (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__widx_widx_gray_io_q)))));
    bufp->fullCData(oldp+17823,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray),4);
    bufp->fullCData(oldp+17824,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray),4);
    bufp->fullCData(oldp+17825,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray),4);
    bufp->fullCData(oldp+17826,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray),4);
    bufp->fullCData(oldp+17827,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray),4);
    bufp->fullBit(oldp+17828,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_gray));
    bufp->fullBit(oldp+17829,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_gray));
    bufp->fullBit(oldp+17830,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0)))));
    bufp->fullBit(oldp+17831,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17832,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17833,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17834,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q_io_deq_ready));
    bufp->fullBit(oldp+17835,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q_io_deq_ready));
    bufp->fullBit(oldp+17836,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q_io_deq_ready));
    bufp->fullBit(oldp+17837,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q_io_deq_ready));
    bufp->fullBit(oldp+17838,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q_io_deq_ready));
    bufp->fullBit(oldp+17839,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source_io_enq_ready));
    bufp->fullBit(oldp+17840,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source_io_enq_ready));
    bufp->fullCData(oldp+17841,(((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                   << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                             << 2U)) 
                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                     << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
    bufp->fullBit(oldp+17842,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17843,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_widx_bin),4);
    bufp->fullCData(oldp+17844,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__index),3);
    bufp->fullBit(oldp+17845,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ready_reg));
    bufp->fullBit(oldp+17846,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17847,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17848,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17849,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17850,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17851,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17852,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17853,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17854,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17855,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17856,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17857,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17858,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17859,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullBit(oldp+17860,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17861,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullCData(oldp+17862,(((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                   << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                             << 2U)) 
                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                     << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
    bufp->fullBit(oldp+17863,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17864,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_widx_bin),4);
    bufp->fullCData(oldp+17865,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__index),3);
    bufp->fullBit(oldp+17866,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ready_reg));
    bufp->fullBit(oldp+17867,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17868,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17869,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17870,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17871,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17872,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17873,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17874,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17875,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17876,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17877,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17878,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17879,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17880,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullBit(oldp+17881,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17882,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullCData(oldp+17883,(((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                   << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                             << 2U)) 
                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                     << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
    bufp->fullBit(oldp+17884,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17885,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_widx_bin),4);
    bufp->fullCData(oldp+17886,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__index),3);
    bufp->fullBit(oldp+17887,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ready_reg));
    bufp->fullBit(oldp+17888,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17889,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17890,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17891,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17892,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17893,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17894,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17895,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17896,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17897,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17898,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17899,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17900,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17901,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullBit(oldp+17902,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17903,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullCData(oldp+17904,(((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                   << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                             << 2U)) 
                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                     << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
    bufp->fullBit(oldp+17905,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17906,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_widx_bin),4);
    bufp->fullCData(oldp+17907,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__index),3);
    bufp->fullBit(oldp+17908,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ready_reg));
    bufp->fullBit(oldp+17909,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17910,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17911,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17912,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17913,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17914,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17915,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17916,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17917,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17918,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17919,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17920,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17921,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17922,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullBit(oldp+17923,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17924,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullCData(oldp+17925,(((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                   << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                             << 2U)) 
                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                     << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
    bufp->fullBit(oldp+17926,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+17927,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_widx_bin),4);
    bufp->fullCData(oldp+17928,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__index),3);
    bufp->fullBit(oldp+17929,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ready_reg));
    bufp->fullBit(oldp+17930,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17931,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+17932,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+17933,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+17934,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+17935,((((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+17936,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17937,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17938,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+17939,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+17940,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+17941,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+17942,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+17943,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullBit(oldp+17944,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17945,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17946,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17947,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17948,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_widx_bin));
    bufp->fullBit(oldp+17949,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_widx_bin) 
                                  + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source_io_enq_ready)))));
    bufp->fullBit(oldp+17950,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ready_reg));
    bufp->fullBit(oldp+17951,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17952,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17953,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17954,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17955,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17956,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17957,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_widx_bin));
    bufp->fullBit(oldp+17958,(((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_widx_bin) 
                                  + (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source_io_enq_ready)))));
    bufp->fullBit(oldp+17959,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ready_reg));
    bufp->fullBit(oldp+17960,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17961,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17962,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17963,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17964,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray))));
    bufp->fullBit(oldp+17965,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray) 
                                     >> 1U))));
    bufp->fullBit(oldp+17966,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray) 
                                     >> 2U))));
    bufp->fullBit(oldp+17967,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray) 
                                     >> 3U))));
    bufp->fullBit(oldp+17968,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray))));
    bufp->fullBit(oldp+17969,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray) 
                                     >> 1U))));
    bufp->fullBit(oldp+17970,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray) 
                                     >> 2U))));
    bufp->fullBit(oldp+17971,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray) 
                                     >> 3U))));
    bufp->fullBit(oldp+17972,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray))));
    bufp->fullBit(oldp+17973,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray) 
                                     >> 1U))));
    bufp->fullBit(oldp+17974,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray) 
                                     >> 2U))));
    bufp->fullBit(oldp+17975,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray) 
                                     >> 3U))));
    bufp->fullBit(oldp+17976,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray))));
    bufp->fullBit(oldp+17977,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray) 
                                     >> 1U))));
    bufp->fullBit(oldp+17978,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray) 
                                     >> 2U))));
    bufp->fullBit(oldp+17979,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray) 
                                     >> 3U))));
    bufp->fullBit(oldp+17980,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray))));
    bufp->fullBit(oldp+17981,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray) 
                                     >> 1U))));
    bufp->fullBit(oldp+17982,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray) 
                                     >> 2U))));
    bufp->fullBit(oldp+17983,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray) 
                                     >> 3U))));
    bufp->fullCData(oldp+17984,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray),4);
    bufp->fullCData(oldp+17985,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray),4);
    bufp->fullCData(oldp+17986,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray),4);
    bufp->fullCData(oldp+17987,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray),4);
    bufp->fullCData(oldp+17988,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray),4);
    bufp->fullBit(oldp+17989,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_gray));
    bufp->fullBit(oldp+17990,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_gray));
    bufp->fullBit(oldp+17991,((1U & (~ (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0)))));
    bufp->fullBit(oldp+17992,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+17993,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+17994,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__do_bypass_catcher__DOT__io_sync_reset_chain__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+17995,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqa__DOT__io_deq_q_io_deq_ready));
    bufp->fullBit(oldp+17996,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqb__DOT__io_deq_q_io_deq_ready));
    bufp->fullBit(oldp+17997,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqc__DOT__io_deq_q_io_deq_ready));
    bufp->fullBit(oldp+17998,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqd__DOT__io_deq_q_io_deq_ready));
    bufp->fullBit(oldp+17999,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__hqe__DOT__io_deq_q_io_deq_ready));
    bufp->fullBit(oldp+18000,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source_io_enq_ready));
    bufp->fullBit(oldp+18001,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source_io_enq_ready));
    bufp->fullCData(oldp+18002,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                   << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                             << 2U)) 
                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                     << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
    bufp->fullBit(oldp+18003,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+18004,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_widx_bin),4);
    bufp->fullCData(oldp+18005,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__index),3);
    bufp->fullBit(oldp+18006,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ready_reg));
    bufp->fullBit(oldp+18007,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18008,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+18009,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+18010,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+18011,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+18012,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+18013,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18014,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18015,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+18016,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+18017,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+18018,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+18019,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+18020,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullBit(oldp+18021,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18022,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullCData(oldp+18023,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                   << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                             << 2U)) 
                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                     << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
    bufp->fullBit(oldp+18024,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+18025,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_widx_bin),4);
    bufp->fullCData(oldp+18026,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__index),3);
    bufp->fullBit(oldp+18027,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ready_reg));
    bufp->fullBit(oldp+18028,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18029,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+18030,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+18031,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+18032,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+18033,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+18034,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18035,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18036,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+18037,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+18038,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+18039,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+18040,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+18041,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullBit(oldp+18042,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18043,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullCData(oldp+18044,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                   << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                             << 2U)) 
                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                     << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
    bufp->fullBit(oldp+18045,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+18046,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_widx_bin),4);
    bufp->fullCData(oldp+18047,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__index),3);
    bufp->fullBit(oldp+18048,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ready_reg));
    bufp->fullBit(oldp+18049,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18050,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+18051,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+18052,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+18053,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+18054,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+18055,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18056,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18057,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+18058,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+18059,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+18060,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+18061,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+18062,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullBit(oldp+18063,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18064,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullCData(oldp+18065,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                   << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                             << 2U)) 
                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                     << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
    bufp->fullBit(oldp+18066,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+18067,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_widx_bin),4);
    bufp->fullCData(oldp+18068,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__index),3);
    bufp->fullBit(oldp+18069,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ready_reg));
    bufp->fullBit(oldp+18070,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18071,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+18072,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+18073,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+18074,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+18075,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+18076,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18077,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18078,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+18079,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+18080,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+18081,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+18082,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+18083,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullBit(oldp+18084,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18085,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullCData(oldp+18086,(((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                   << 3U) | ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0) 
                                             << 2U)) 
                                 | (((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                     << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0)))),4);
    bufp->fullBit(oldp+18087,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullCData(oldp+18088,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_widx_bin),4);
    bufp->fullCData(oldp+18089,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__index),3);
    bufp->fullBit(oldp+18090,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ready_reg));
    bufp->fullBit(oldp+18091,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18092,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0));
    bufp->fullBit(oldp+18093,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0));
    bufp->fullBit(oldp+18094,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0));
    bufp->fullCData(oldp+18095,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0))),2);
    bufp->fullCData(oldp+18096,((((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_0) 
                                  << 1U) | (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_0))),2);
    bufp->fullBit(oldp+18097,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18098,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18099,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_1));
    bufp->fullBit(oldp+18100,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_1__DOT__sync_2));
    bufp->fullBit(oldp+18101,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_1));
    bufp->fullBit(oldp+18102,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_2__DOT__sync_2));
    bufp->fullBit(oldp+18103,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_1));
    bufp->fullBit(oldp+18104,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__ridx_ridx_gray__DOT__output_chain_3__DOT__sync_2));
    bufp->fullBit(oldp+18105,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18106,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18107,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18108,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18109,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_widx_bin));
    bufp->fullBit(oldp+18110,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__widx_widx_bin) 
                                  + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source_io_enq_ready)))));
    bufp->fullBit(oldp+18111,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ready_reg));
    bufp->fullBit(oldp+18112,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18113,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18114,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18115,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_rxc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18116,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18117,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18118,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_widx_bin));
    bufp->fullBit(oldp+18119,(((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0) 
                               & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__widx_widx_bin) 
                                  + (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source_io_enq_ready)))));
    bufp->fullBit(oldp+18120,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ready_reg));
    bufp->fullBit(oldp+18121,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18122,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__ridx_ridx_gray__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18123,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18124,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_txc_source__DOT__sink_valid__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18125,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray))));
    bufp->fullBit(oldp+18126,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray) 
                                     >> 1U))));
    bufp->fullBit(oldp+18127,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray) 
                                     >> 2U))));
    bufp->fullBit(oldp+18128,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__widx_gray) 
                                     >> 3U))));
    bufp->fullBit(oldp+18129,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray))));
    bufp->fullBit(oldp+18130,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray) 
                                     >> 1U))));
    bufp->fullBit(oldp+18131,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray) 
                                     >> 2U))));
    bufp->fullBit(oldp+18132,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__widx_gray) 
                                     >> 3U))));
    bufp->fullBit(oldp+18133,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray))));
    bufp->fullBit(oldp+18134,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray) 
                                     >> 1U))));
    bufp->fullBit(oldp+18135,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray) 
                                     >> 2U))));
    bufp->fullBit(oldp+18136,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__widx_gray) 
                                     >> 3U))));
    bufp->fullBit(oldp+18137,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray))));
    bufp->fullBit(oldp+18138,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray) 
                                     >> 1U))));
    bufp->fullBit(oldp+18139,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray) 
                                     >> 2U))));
    bufp->fullBit(oldp+18140,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__widx_gray) 
                                     >> 3U))));
    bufp->fullBit(oldp+18141,((1U & (IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray))));
    bufp->fullBit(oldp+18142,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray) 
                                     >> 1U))));
    bufp->fullBit(oldp+18143,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray) 
                                     >> 2U))));
    bufp->fullBit(oldp+18144,((1U & ((IData)(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__widx_gray) 
                                     >> 3U))));
    bufp->fullBit(oldp+18145,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor_io_in_c_valid));
    bufp->fullBit(oldp+18146,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT___T_2554));
    bufp->fullBit(oldp+18147,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__out_c_valid));
    bufp->fullBit(oldp+18148,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor_io_in_c_valid));
    bufp->fullCData(oldp+18149,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__atomics__DOT__monitor__DOT__c_sizes_set_interm),4);
    bufp->fullBit(oldp+18150,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__e_clr));
    bufp->fullBit(oldp+18151,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_valid));
    bufp->fullBit(oldp+18152,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_valid));
    bufp->fullBit(oldp+18153,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_valid));
    bufp->fullBit(oldp+18154,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__inc_lo_hi));
    bufp->fullBit(oldp+18155,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__dec_lo_hi));
    bufp->fullCData(oldp+18156,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_sizes_set_interm),4);
    bufp->fullBit(oldp+18157,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_valid));
    bufp->fullBit(oldp+18158,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en));
    bufp->fullBit(oldp+18159,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT___c_first_T));
    bufp->fullCData(oldp+18160,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__err__DOT__monitor__DOT__c_sizes_set_interm),4);
    bufp->fullCData(oldp+18161,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__fixer_1__DOT__monitor__DOT__c_sizes_set_interm),4);
    bufp->fullCData(oldp+18162,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__hints__DOT__monitor__DOT__c_sizes_set_interm),4);
    bufp->fullCData(oldp+18163,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_1__DOT__monitor__DOT__c_sizes_set_interm),4);
    bufp->fullCData(oldp+18164,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__widget_2__DOT__monitor__DOT__c_sizes_set_interm),4);
    bufp->fullCData(oldp+18165,(vlSelf->ysyxSoCFull__DOT__asic__DOT__chipMaster__DOT__xbar__DOT__monitor__DOT__c_sizes_set_interm),4);
    bufp->fullCData(oldp+18166,(vlSelf->ysyxSoCFull__DOT__asic__DOT__luart__DOT__muart__DOT__Uregs__DOT__transmitter__DOT__tf_data_out),8);
    bufp->fullBit(oldp+18167,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor_io_in_c_valid));
    bufp->fullBit(oldp+18168,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT___T_2690));
    bufp->fullBit(oldp+18169,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__out_c_valid));
    bufp->fullBit(oldp+18170,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor_io_in_c_valid));
    bufp->fullCData(oldp+18171,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__atomics__DOT__monitor__DOT__c_sizes_set_interm),5);
    bufp->fullBit(oldp+18172,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__e_clr));
    bufp->fullBit(oldp+18173,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sbypass__DOT__bar_auto_out_1_d_valid));
    bufp->fullBit(oldp+18174,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_a_valid));
    bufp->fullBit(oldp+18175,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1_io_in_c_valid));
    bufp->fullBit(oldp+18176,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__inc_lo_hi));
    bufp->fullBit(oldp+18177,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__dec_lo_hi));
    bufp->fullCData(oldp+18178,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__mbypass__DOT__monitor_1__DOT__c_sizes_set_interm),5);
    bufp->fullBit(oldp+18179,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA__DOT__extract_io_i_valid));
    bufp->fullBit(oldp+18180,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC__DOT__cam__DOT__data_MPORT_en));
    bufp->fullBit(oldp+18181,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__c__DOT__ram_opcode_MPORT_en));
    bufp->fullCData(oldp+18182,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__err__DOT__monitor__DOT__c_sizes_set_interm),4);
    bufp->fullCData(oldp+18183,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__fixer_1__DOT__monitor__DOT__c_sizes_set_interm),5);
    bufp->fullCData(oldp+18184,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__hints__DOT__monitor__DOT__c_sizes_set_interm),5);
    bufp->fullCData(oldp+18185,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_1__DOT__monitor__DOT__c_sizes_set_interm),5);
    bufp->fullCData(oldp+18186,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__widget_2__DOT__monitor__DOT__c_sizes_set_interm),4);
    bufp->fullCData(oldp+18187,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__xbar__DOT__monitor__DOT__c_sizes_set_interm),5);
    bufp->fullBit(oldp+18188,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceA_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18189,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18190,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceB_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18191,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18192,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceC_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18193,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18194,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceD_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18195,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_d_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18196,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__sourceE_io_q_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18197,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_e_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18198,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__rxInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18199,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__tx__DOT__txInc_sink__DOT__sink_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18200,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18201,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18202,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18203,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18204,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18205,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18206,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18207,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_a_source__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18208,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18209,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
    bufp->fullBit(oldp+18210,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18211,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__sink_extend__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18212,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18213,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18214,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_1));
    bufp->fullBit(oldp+18215,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_bsource__DOT__source_valid_1__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_2));
    bufp->fullBit(oldp+18216,(vlSelf->ysyxSoCFull__DOT__fpga__DOT__chiplink__DOT__rx__DOT__io_c_source__DOT__source_valid_0__DOT__io_out_source_valid_0__DOT__output_chain__DOT__sync_0));
}
