// Seed: 4199527733
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  reg id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  always @(posedge 1 or negedge id_10) if (id_13) id_6 <= id_6;
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1 - "" ? id_1 : 1;
  module_0(
      id_3, id_2, id_1, id_2
  );
  integer id_4;
endmodule
