
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+121 (git sha1 98b4affc4, x86_64-w64-mingw32-g++ 13.2.1 -O3)

-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: counter.v
Parsing formal SystemVerilog input from `counter.v' to AST representation.
counter.v:7: ERROR: syntax error, unexpected TOK_PROPERTY
