{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 14:17:10 2018 " "Info: Processing started: Sat Apr 14 14:17:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processador-Infra-Hardware -c Processador-Infra-Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processador-Infra-Hardware -c Processador-Infra-Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "processador.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/processador.sv" 1 -1 0 } } { "c:/users/rose/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rose/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Registrador:PCRegister\|Saida\[3\] register Registrador:PCRegister\|Saida\[28\] 181.82 MHz 5.5 ns Internal " "Info: Clock \"clock\" has Internal fmax of 181.82 MHz between source register \"Registrador:PCRegister\|Saida\[3\]\" and destination register \"Registrador:PCRegister\|Saida\[28\]\" (period= 5.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.261 ns + Longest register register " "Info: + Longest register to register delay is 5.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PCRegister\|Saida\[3\] 1 REG LCFF_X42_Y28_N11 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y28_N11; Fanout = 9; REG Node = 'Registrador:PCRegister\|Saida\[3\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PCRegister|Saida[3] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.512 ns) 0.900 ns Ula32:Ula\|carry_temp~0 2 COMB LCCOMB_X42_Y28_N4 5 " "Info: 2: + IC(0.388 ns) + CELL(0.512 ns) = 0.900 ns; Loc. = LCCOMB_X42_Y28_N4; Fanout = 5; COMB Node = 'Ula32:Ula\|carry_temp~0'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Registrador:PCRegister|Saida[3] Ula32:Ula|carry_temp~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.322 ns) 1.536 ns Ula32:Ula\|carry_temp~3 3 COMB LCCOMB_X42_Y28_N30 4 " "Info: 3: + IC(0.314 ns) + CELL(0.322 ns) = 1.536 ns; Loc. = LCCOMB_X42_Y28_N30; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp~3'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { Ula32:Ula|carry_temp~0 Ula32:Ula|carry_temp~3 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 2.021 ns Ula32:Ula\|carry_temp~4 4 COMB LCCOMB_X42_Y28_N24 4 " "Info: 4: + IC(0.307 ns) + CELL(0.178 ns) = 2.021 ns; Loc. = LCCOMB_X42_Y28_N24; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp~4'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { Ula32:Ula|carry_temp~3 Ula32:Ula|carry_temp~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 2.651 ns Ula32:Ula\|carry_temp~5 5 COMB LCCOMB_X42_Y28_N18 4 " "Info: 5: + IC(0.308 ns) + CELL(0.322 ns) = 2.651 ns; Loc. = LCCOMB_X42_Y28_N18; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp~5'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { Ula32:Ula|carry_temp~4 Ula32:Ula|carry_temp~5 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 3.133 ns Ula32:Ula\|carry_temp~6 6 COMB LCCOMB_X42_Y28_N12 4 " "Info: 6: + IC(0.304 ns) + CELL(0.178 ns) = 3.133 ns; Loc. = LCCOMB_X42_Y28_N12; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp~6'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { Ula32:Ula|carry_temp~5 Ula32:Ula|carry_temp~6 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 3.613 ns Ula32:Ula\|carry_temp~7 7 COMB LCCOMB_X42_Y28_N6 4 " "Info: 7: + IC(0.302 ns) + CELL(0.178 ns) = 3.613 ns; Loc. = LCCOMB_X42_Y28_N6; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp~7'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { Ula32:Ula|carry_temp~6 Ula32:Ula|carry_temp~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 4.092 ns Ula32:Ula\|carry_temp~8 8 COMB LCCOMB_X42_Y28_N0 4 " "Info: 8: + IC(0.301 ns) + CELL(0.178 ns) = 4.092 ns; Loc. = LCCOMB_X42_Y28_N0; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp~8'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Ula32:Ula|carry_temp~7 Ula32:Ula|carry_temp~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.521 ns) 5.165 ns Ula32:Ula\|soma_temp\[28\] 9 COMB LCCOMB_X41_Y28_N10 2 " "Info: 9: + IC(0.552 ns) + CELL(0.521 ns) = 5.165 ns; Loc. = LCCOMB_X41_Y28_N10; Fanout = 2; COMB Node = 'Ula32:Ula\|soma_temp\[28\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { Ula32:Ula|carry_temp~8 Ula32:Ula|soma_temp[28] } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.261 ns Registrador:PCRegister\|Saida\[28\] 10 REG LCFF_X41_Y28_N11 4 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 5.261 ns; Loc. = LCFF_X41_Y28_N11; Fanout = 4; REG Node = 'Registrador:PCRegister\|Saida\[28\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Ula32:Ula|soma_temp[28] Registrador:PCRegister|Saida[28] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.485 ns ( 47.23 % ) " "Info: Total cell delay = 2.485 ns ( 47.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.776 ns ( 52.77 % ) " "Info: Total interconnect delay = 2.776 ns ( 52.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.261 ns" { Registrador:PCRegister|Saida[3] Ula32:Ula|carry_temp~0 Ula32:Ula|carry_temp~3 Ula32:Ula|carry_temp~4 Ula32:Ula|carry_temp~5 Ula32:Ula|carry_temp~6 Ula32:Ula|carry_temp~7 Ula32:Ula|carry_temp~8 Ula32:Ula|soma_temp[28] Registrador:PCRegister|Saida[28] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "5.261 ns" { Registrador:PCRegister|Saida[3] {} Ula32:Ula|carry_temp~0 {} Ula32:Ula|carry_temp~3 {} Ula32:Ula|carry_temp~4 {} Ula32:Ula|carry_temp~5 {} Ula32:Ula|carry_temp~6 {} Ula32:Ula|carry_temp~7 {} Ula32:Ula|carry_temp~8 {} Ula32:Ula|soma_temp[28] {} Registrador:PCRegister|Saida[28] {} } { 0.000ns 0.388ns 0.314ns 0.307ns 0.308ns 0.304ns 0.302ns 0.301ns 0.552ns 0.000ns } { 0.000ns 0.512ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.100 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processador.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/processador.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 186 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 186; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "processador.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/processador.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.602 ns) 3.100 ns Registrador:PCRegister\|Saida\[28\] 3 REG LCFF_X41_Y28_N11 4 " "Info: 3: + IC(1.348 ns) + CELL(0.602 ns) = 3.100 ns; Loc. = LCFF_X41_Y28_N11; Fanout = 4; REG Node = 'Registrador:PCRegister\|Saida\[28\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { clock~clkctrl Registrador:PCRegister|Saida[28] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.52 % ) " "Info: Total cell delay = 1.628 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.472 ns ( 47.48 % ) " "Info: Total interconnect delay = 1.472 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { clock clock~clkctrl Registrador:PCRegister|Saida[28] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PCRegister|Saida[28] {} } { 0.000ns 0.000ns 0.124ns 1.348ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.100 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processador.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/processador.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 186 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 186; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "processador.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/processador.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.602 ns) 3.100 ns Registrador:PCRegister\|Saida\[3\] 3 REG LCFF_X42_Y28_N11 9 " "Info: 3: + IC(1.348 ns) + CELL(0.602 ns) = 3.100 ns; Loc. = LCFF_X42_Y28_N11; Fanout = 9; REG Node = 'Registrador:PCRegister\|Saida\[3\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { clock~clkctrl Registrador:PCRegister|Saida[3] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.52 % ) " "Info: Total cell delay = 1.628 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.472 ns ( 47.48 % ) " "Info: Total interconnect delay = 1.472 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { clock clock~clkctrl Registrador:PCRegister|Saida[3] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PCRegister|Saida[3] {} } { 0.000ns 0.000ns 0.124ns 1.348ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { clock clock~clkctrl Registrador:PCRegister|Saida[28] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PCRegister|Saida[28] {} } { 0.000ns 0.000ns 0.124ns 1.348ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { clock clock~clkctrl Registrador:PCRegister|Saida[3] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PCRegister|Saida[3] {} } { 0.000ns 0.000ns 0.124ns 1.348ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.261 ns" { Registrador:PCRegister|Saida[3] Ula32:Ula|carry_temp~0 Ula32:Ula|carry_temp~3 Ula32:Ula|carry_temp~4 Ula32:Ula|carry_temp~5 Ula32:Ula|carry_temp~6 Ula32:Ula|carry_temp~7 Ula32:Ula|carry_temp~8 Ula32:Ula|soma_temp[28] Registrador:PCRegister|Saida[28] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "5.261 ns" { Registrador:PCRegister|Saida[3] {} Ula32:Ula|carry_temp~0 {} Ula32:Ula|carry_temp~3 {} Ula32:Ula|carry_temp~4 {} Ula32:Ula|carry_temp~5 {} Ula32:Ula|carry_temp~6 {} Ula32:Ula|carry_temp~7 {} Ula32:Ula|carry_temp~8 {} Ula32:Ula|soma_temp[28] {} Registrador:PCRegister|Saida[28] {} } { 0.000ns 0.388ns 0.314ns 0.307ns 0.308ns 0.304ns 0.302ns 0.301ns 0.552ns 0.000ns } { 0.000ns 0.512ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.521ns 0.096ns } "" } } { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { clock clock~clkctrl Registrador:PCRegister|Saida[28] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PCRegister|Saida[28] {} } { 0.000ns 0.000ns 0.124ns 1.348ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { clock clock~clkctrl Registrador:PCRegister|Saida[3] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PCRegister|Saida[3] {} } { 0.000ns 0.000ns 0.124ns 1.348ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluOut\[31\] Registrador:PCRegister\|Saida\[3\] 15.522 ns register " "Info: tco from clock \"clock\" to destination pin \"AluOut\[31\]\" through register \"Registrador:PCRegister\|Saida\[3\]\" is 15.522 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.100 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processador.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/processador.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 186 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 186; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "processador.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/processador.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.602 ns) 3.100 ns Registrador:PCRegister\|Saida\[3\] 3 REG LCFF_X42_Y28_N11 9 " "Info: 3: + IC(1.348 ns) + CELL(0.602 ns) = 3.100 ns; Loc. = LCFF_X42_Y28_N11; Fanout = 9; REG Node = 'Registrador:PCRegister\|Saida\[3\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { clock~clkctrl Registrador:PCRegister|Saida[3] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.52 % ) " "Info: Total cell delay = 1.628 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.472 ns ( 47.48 % ) " "Info: Total interconnect delay = 1.472 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { clock clock~clkctrl Registrador:PCRegister|Saida[3] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PCRegister|Saida[3] {} } { 0.000ns 0.000ns 0.124ns 1.348ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.145 ns + Longest register pin " "Info: + Longest register to pin delay is 12.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PCRegister\|Saida\[3\] 1 REG LCFF_X42_Y28_N11 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y28_N11; Fanout = 9; REG Node = 'Registrador:PCRegister\|Saida\[3\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PCRegister|Saida[3] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.512 ns) 0.900 ns Ula32:Ula\|carry_temp~0 2 COMB LCCOMB_X42_Y28_N4 5 " "Info: 2: + IC(0.388 ns) + CELL(0.512 ns) = 0.900 ns; Loc. = LCCOMB_X42_Y28_N4; Fanout = 5; COMB Node = 'Ula32:Ula\|carry_temp~0'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Registrador:PCRegister|Saida[3] Ula32:Ula|carry_temp~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.322 ns) 1.536 ns Ula32:Ula\|carry_temp~3 3 COMB LCCOMB_X42_Y28_N30 4 " "Info: 3: + IC(0.314 ns) + CELL(0.322 ns) = 1.536 ns; Loc. = LCCOMB_X42_Y28_N30; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp~3'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { Ula32:Ula|carry_temp~0 Ula32:Ula|carry_temp~3 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 2.021 ns Ula32:Ula\|carry_temp~4 4 COMB LCCOMB_X42_Y28_N24 4 " "Info: 4: + IC(0.307 ns) + CELL(0.178 ns) = 2.021 ns; Loc. = LCCOMB_X42_Y28_N24; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp~4'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { Ula32:Ula|carry_temp~3 Ula32:Ula|carry_temp~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 2.651 ns Ula32:Ula\|carry_temp~5 5 COMB LCCOMB_X42_Y28_N18 4 " "Info: 5: + IC(0.308 ns) + CELL(0.322 ns) = 2.651 ns; Loc. = LCCOMB_X42_Y28_N18; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp~5'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { Ula32:Ula|carry_temp~4 Ula32:Ula|carry_temp~5 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 3.133 ns Ula32:Ula\|carry_temp~6 6 COMB LCCOMB_X42_Y28_N12 4 " "Info: 6: + IC(0.304 ns) + CELL(0.178 ns) = 3.133 ns; Loc. = LCCOMB_X42_Y28_N12; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp~6'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { Ula32:Ula|carry_temp~5 Ula32:Ula|carry_temp~6 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 3.613 ns Ula32:Ula\|carry_temp~7 7 COMB LCCOMB_X42_Y28_N6 4 " "Info: 7: + IC(0.302 ns) + CELL(0.178 ns) = 3.613 ns; Loc. = LCCOMB_X42_Y28_N6; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp~7'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { Ula32:Ula|carry_temp~6 Ula32:Ula|carry_temp~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 4.092 ns Ula32:Ula\|carry_temp~8 8 COMB LCCOMB_X42_Y28_N0 4 " "Info: 8: + IC(0.301 ns) + CELL(0.178 ns) = 4.092 ns; Loc. = LCCOMB_X42_Y28_N0; Fanout = 4; COMB Node = 'Ula32:Ula\|carry_temp~8'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Ula32:Ula|carry_temp~7 Ula32:Ula|carry_temp~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 4.579 ns Ula32:Ula\|carry_temp~9 9 COMB LCCOMB_X42_Y28_N26 2 " "Info: 9: + IC(0.309 ns) + CELL(0.178 ns) = 4.579 ns; Loc. = LCCOMB_X42_Y28_N26; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp~9'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { Ula32:Ula|carry_temp~8 Ula32:Ula|carry_temp~9 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 5.059 ns Ula32:Ula\|soma_temp\[31\] 10 COMB LCCOMB_X42_Y28_N14 2 " "Info: 10: + IC(0.302 ns) + CELL(0.178 ns) = 5.059 ns; Loc. = LCCOMB_X42_Y28_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|soma_temp\[31\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { Ula32:Ula|carry_temp~9 Ula32:Ula|soma_temp[31] } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.256 ns) + CELL(2.830 ns) 12.145 ns AluOut\[31\] 11 PIN PIN_T5 0 " "Info: 11: + IC(4.256 ns) + CELL(2.830 ns) = 12.145 ns; Loc. = PIN_T5; Fanout = 0; PIN Node = 'AluOut\[31\]'" {  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.086 ns" { Ula32:Ula|soma_temp[31] AluOut[31] } "NODE_NAME" } } { "processador.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/processador.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.054 ns ( 41.61 % ) " "Info: Total cell delay = 5.054 ns ( 41.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.091 ns ( 58.39 % ) " "Info: Total interconnect delay = 7.091 ns ( 58.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.145 ns" { Registrador:PCRegister|Saida[3] Ula32:Ula|carry_temp~0 Ula32:Ula|carry_temp~3 Ula32:Ula|carry_temp~4 Ula32:Ula|carry_temp~5 Ula32:Ula|carry_temp~6 Ula32:Ula|carry_temp~7 Ula32:Ula|carry_temp~8 Ula32:Ula|carry_temp~9 Ula32:Ula|soma_temp[31] AluOut[31] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "12.145 ns" { Registrador:PCRegister|Saida[3] {} Ula32:Ula|carry_temp~0 {} Ula32:Ula|carry_temp~3 {} Ula32:Ula|carry_temp~4 {} Ula32:Ula|carry_temp~5 {} Ula32:Ula|carry_temp~6 {} Ula32:Ula|carry_temp~7 {} Ula32:Ula|carry_temp~8 {} Ula32:Ula|carry_temp~9 {} Ula32:Ula|soma_temp[31] {} AluOut[31] {} } { 0.000ns 0.388ns 0.314ns 0.307ns 0.308ns 0.304ns 0.302ns 0.301ns 0.309ns 0.302ns 4.256ns } { 0.000ns 0.512ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { clock clock~clkctrl Registrador:PCRegister|Saida[3] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PCRegister|Saida[3] {} } { 0.000ns 0.000ns 0.124ns 1.348ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rose/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.145 ns" { Registrador:PCRegister|Saida[3] Ula32:Ula|carry_temp~0 Ula32:Ula|carry_temp~3 Ula32:Ula|carry_temp~4 Ula32:Ula|carry_temp~5 Ula32:Ula|carry_temp~6 Ula32:Ula|carry_temp~7 Ula32:Ula|carry_temp~8 Ula32:Ula|carry_temp~9 Ula32:Ula|soma_temp[31] AluOut[31] } "NODE_NAME" } } { "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rose/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "12.145 ns" { Registrador:PCRegister|Saida[3] {} Ula32:Ula|carry_temp~0 {} Ula32:Ula|carry_temp~3 {} Ula32:Ula|carry_temp~4 {} Ula32:Ula|carry_temp~5 {} Ula32:Ula|carry_temp~6 {} Ula32:Ula|carry_temp~7 {} Ula32:Ula|carry_temp~8 {} Ula32:Ula|carry_temp~9 {} Ula32:Ula|soma_temp[31] {} AluOut[31] {} } { 0.000ns 0.388ns 0.314ns 0.307ns 0.308ns 0.304ns 0.302ns 0.301ns 0.309ns 0.302ns 4.256ns } { 0.000ns 0.512ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 14:17:10 2018 " "Info: Processing ended: Sat Apr 14 14:17:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
