<dec f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='149' type='bool llvm::mca::Scheduler::promoteToReadySet(SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; Ready)'/>
<doc f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='146'>// Try to promote instructions from the PendingSet to the ReadySet.
  // Add promoted instructions to the &apos;Ready&apos; vector in input.
  // Returns true if at least one instruction was promoted.</doc>
<use f='llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp' l='116' u='c' c='_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_'/>
<def f='llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp' l='119' ll='153' type='bool llvm::mca::Scheduler::promoteToReadySet(SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; Ready)'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp' l='284' u='c' c='_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_'/>
