<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Memory Channel Parameters</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part42.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part44.htm">Next &gt;</a></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark44">&zwnj;</a>Memory Channel Parameters</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The NAP and DC interface channels can support up to 16-beat maximum and 64-beat maximum bursts,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="112" height="21" alt="image" src="Image_356.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">MAX_BURST_LEN</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">MAX_BURST_LEN</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">MAX_BURST_LEN</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;line-height: 117%;text-align: left;">respectively. Therefore, when instantiating the memory channel, the declared accordingly.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part42.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part44.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
