

================================================================
== Vivado HLS Report for 'QIO_accel'
================================================================
* Date:           Wed Jan 27 11:20:27 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4542|     4542| 45.420 us | 45.420 us |  4542|  4542|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_QIO_accel_hw_int_s_fu_164  |QIO_accel_hw_int_s  |      310|      310| 3.100 us | 3.100 us |  310|  310|   none  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- axis2type_loop1                  |       64|       64|         1|          1|          1|    64|    yes   |
        |- axis2type_loop2_axis2type_loop3  |     4096|     4096|         1|          1|          1|  4096|    yes   |
        |- type2axis_loop1                  |       65|       65|         3|          1|          1|    64|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_data_V), !map !105"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last_V), !map !111"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_data_V), !map !115"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last_V), !map !121"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @QIO_accel_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%init_val = alloca [64 x i32], align 16" [QIO/QIO_accel.cpp:10]   --->   Operation 16 'alloca' 'init_val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%final_val = alloca [64 x i32], align 16"   --->   Operation 17 'alloca' 'final_val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V, i1* %output_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [QIO/QIO_accel.cpp:4]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_data_V, i1* %input_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [QIO/QIO_accel.cpp:5]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [QIO/QIO_accel.cpp:6]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0_i = phi i7 [ 0, %0 ], [ %i, %axis2type_loop1 ]"   --->   Operation 22 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.48ns)   --->   "%icmp_ln105 = icmp eq i7 %i_0_i, -64" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 23 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%i = add i7 %i_0_i, 1" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %.preheader.i.preheader.preheader, label %axis2type_loop1" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str11) nounwind" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str11)" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 28 'specregionbegin' 'tmp' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:106->QIO/QIO_accel.cpp:12]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i7 %i_0_i to i64" [QIO/QIO.h:107->QIO/QIO_accel.cpp:12]   --->   Operation 30 'zext' 'zext_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_9 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)" [QIO/QIO_accel.cpp:3]   --->   Operation 31 'read' 'empty_9' <Predicate = (!icmp_ln105)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%input_data_V_val = extractvalue { i32, i1 } %empty_9, 0" [QIO/QIO_accel.cpp:3]   --->   Operation 32 'extractvalue' 'input_data_V_val' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%init_val_addr = getelementptr inbounds [64 x i32]* %init_val, i64 0, i64 %zext_ln107" [QIO/QIO.h:108->QIO/QIO_accel.cpp:12]   --->   Operation 33 'getelementptr' 'init_val_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.25ns)   --->   "store i32 %input_data_V_val, i32* %init_val_addr, align 4" [QIO/QIO.h:108->QIO/QIO_accel.cpp:12]   --->   Operation 34 'store' <Predicate = (!icmp_ln105)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str11, i32 %tmp)" [QIO/QIO.h:109->QIO/QIO_accel.cpp:12]   --->   Operation 35 'specregionend' 'empty_10' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [QIO/QIO.h:105->QIO/QIO_accel.cpp:12]   --->   Operation 36 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader.i.preheader" [QIO/QIO.h:111->QIO/QIO_accel.cpp:12]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ %add_ln111, %axis2type_loop3 ], [ 0, %.preheader.i.preheader.preheader ]" [QIO/QIO.h:111->QIO/QIO_accel.cpp:12]   --->   Operation 38 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.09ns)   --->   "%icmp_ln111 = icmp eq i13 %indvar_flatten, -4096" [QIO/QIO.h:111->QIO/QIO_accel.cpp:12]   --->   Operation 39 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.67ns)   --->   "%add_ln111 = add i13 %indvar_flatten, 1" [QIO/QIO.h:111->QIO/QIO_accel.cpp:12]   --->   Operation 40 'add' 'add_ln111' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %"axis2type<int>.exit", label %axis2type_loop3" [QIO/QIO.h:111->QIO/QIO_accel.cpp:12]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @axis2type_loop2_axis)"   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 43 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str13) nounwind" [QIO/QIO.h:113->QIO/QIO_accel.cpp:12]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str13)" [QIO/QIO.h:113->QIO/QIO_accel.cpp:12]   --->   Operation 45 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:114->QIO/QIO_accel.cpp:12]   --->   Operation 46 'specpipeline' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_12 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)" [QIO/QIO_accel.cpp:3]   --->   Operation 47 'read' 'empty_12' <Predicate = (!icmp_ln111)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str13, i32 %tmp_3)" [QIO/QIO.h:118->QIO/QIO_accel.cpp:12]   --->   Operation 48 'specregionend' 'empty_13' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader.i.preheader"   --->   Operation 49 'br' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @"QIO_accel_hw<int>"([64 x i32]* %init_val, [64 x i32]* %final_val)" [QIO/QIO_accel.cpp:13]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @"QIO_accel_hw<int>"([64 x i32]* %init_val, [64 x i32]* %final_val)" [QIO/QIO_accel.cpp:13]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 52 [1/1] (1.76ns)   --->   "br label %2" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i7 [ 0, %"axis2type<int>.exit" ], [ %i_3, %type2axis_loop1 ]"   --->   Operation 53 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (1.48ns)   --->   "%icmp_ln129 = icmp eq i7 %i_0_i1, -64" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 54 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 55 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i_0_i1, 1" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 56 'add' 'i_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %"type2axis<int>.exit", label %type2axis_loop1" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.48ns)   --->   "%icmp_ln133 = icmp eq i7 %i_0_i1, 63" [QIO/QIO.h:133->QIO/QIO_accel.cpp:14]   --->   Operation 58 'icmp' 'icmp_ln133' <Predicate = (!icmp_ln129)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i7 %i_0_i1 to i64" [QIO/QIO.h:136->QIO/QIO_accel.cpp:14]   --->   Operation 59 'zext' 'zext_ln136' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%final_val_addr = getelementptr inbounds [64 x i32]* %final_val, i64 0, i64 %zext_ln136" [QIO/QIO.h:137->QIO/QIO_accel.cpp:14]   --->   Operation 60 'getelementptr' 'final_val_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%final_val_load = load i32* %final_val_addr, align 4" [QIO/QIO.h:137->QIO/QIO_accel.cpp:14]   --->   Operation 61 'load' 'final_val_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 62 [1/2] (3.25ns)   --->   "%final_val_load = load i32* %final_val_addr, align 4" [QIO/QIO.h:137->QIO/QIO_accel.cpp:14]   --->   Operation 62 'load' 'final_val_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 63 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln133)" [QIO/QIO_accel.cpp:3]   --->   Operation 63 'write' <Predicate = (!icmp_ln129)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 65 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:130->QIO/QIO_accel.cpp:14]   --->   Operation 66 'specpipeline' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_9 : Operation 67 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln133)" [QIO/QIO_accel.cpp:3]   --->   Operation 67 'write' <Predicate = (!icmp_ln129)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_2)" [QIO/QIO.h:139->QIO/QIO_accel.cpp:14]   --->   Operation 68 'specregionend' 'empty_15' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [QIO/QIO.h:129->QIO/QIO_accel.cpp:14]   --->   Operation 69 'br' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [QIO/QIO_accel.cpp:15]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ guard_variable_for_G]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ lfsr33_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000]
init_val           (alloca           ) [ 00111110000]
final_val          (alloca           ) [ 00111111110]
specinterface_ln4  (specinterface    ) [ 00000000000]
specinterface_ln5  (specinterface    ) [ 00000000000]
specinterface_ln6  (specinterface    ) [ 00000000000]
br_ln105           (br               ) [ 01100000000]
i_0_i              (phi              ) [ 00100000000]
icmp_ln105         (icmp             ) [ 00100000000]
empty              (speclooptripcount) [ 00000000000]
i                  (add              ) [ 01100000000]
br_ln105           (br               ) [ 00000000000]
specloopname_ln105 (specloopname     ) [ 00000000000]
tmp                (specregionbegin  ) [ 00000000000]
specpipeline_ln106 (specpipeline     ) [ 00000000000]
zext_ln107         (zext             ) [ 00000000000]
empty_9            (read             ) [ 00000000000]
input_data_V_val   (extractvalue     ) [ 00000000000]
init_val_addr      (getelementptr    ) [ 00000000000]
store_ln108        (store            ) [ 00000000000]
empty_10           (specregionend    ) [ 00000000000]
br_ln105           (br               ) [ 01100000000]
br_ln111           (br               ) [ 00011000000]
indvar_flatten     (phi              ) [ 00001000000]
icmp_ln111         (icmp             ) [ 00001000000]
add_ln111          (add              ) [ 00011000000]
br_ln111           (br               ) [ 00000000000]
specloopname_ln0   (specloopname     ) [ 00000000000]
empty_11           (speclooptripcount) [ 00000000000]
specloopname_ln113 (specloopname     ) [ 00000000000]
tmp_3              (specregionbegin  ) [ 00000000000]
specpipeline_ln114 (specpipeline     ) [ 00000000000]
empty_12           (read             ) [ 00000000000]
empty_13           (specregionend    ) [ 00000000000]
br_ln0             (br               ) [ 00011000000]
call_ln13          (call             ) [ 00000000000]
br_ln129           (br               ) [ 00000011110]
i_0_i1             (phi              ) [ 00000001000]
icmp_ln129         (icmp             ) [ 00000001110]
empty_14           (speclooptripcount) [ 00000000000]
i_3                (add              ) [ 00000011110]
br_ln129           (br               ) [ 00000000000]
icmp_ln133         (icmp             ) [ 00000001110]
zext_ln136         (zext             ) [ 00000000000]
final_val_addr     (getelementptr    ) [ 00000001100]
final_val_load     (load             ) [ 00000001010]
specloopname_ln129 (specloopname     ) [ 00000000000]
tmp_2              (specregionbegin  ) [ 00000000000]
specpipeline_ln130 (specpipeline     ) [ 00000000000]
write_ln3          (write            ) [ 00000000000]
empty_15           (specregionend    ) [ 00000000000]
br_ln129           (br               ) [ 00000011110]
ret_ln15           (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="guard_variable_for_G">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_G"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lfsr33_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr33_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="QIO_accel_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis2type_loop2_axis"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QIO_accel_hw<int>"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="init_val_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_val/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="final_val_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_val/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="33" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_9/2 empty_12/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="0" index="3" bw="32" slack="0"/>
<pin id="101" dir="0" index="4" bw="1" slack="1"/>
<pin id="102" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln3/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="init_val_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_val_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln108_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="final_val_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="final_val_addr/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_val_load/7 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_0_i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="1"/>
<pin id="133" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_0_i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="indvar_flatten_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="13" slack="1"/>
<pin id="144" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_0_i1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="1"/>
<pin id="155" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_0_i1_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_QIO_accel_hw_int_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="3" bw="1" slack="0"/>
<pin id="169" dir="0" index="4" bw="33" slack="0"/>
<pin id="170" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln105_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="7" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln107_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="input_data_V_val_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="33" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_V_val/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln111_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="0"/>
<pin id="198" dir="0" index="1" bw="13" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln111_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="13" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln129_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="0" index="1" bw="7" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln133_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln136_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/7 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="242" class="1005" name="add_ln111_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="247" class="1005" name="icmp_ln129_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_3_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln133_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln133 "/>
</bind>
</comp>

<comp id="261" class="1005" name="final_val_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="1"/>
<pin id="263" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="final_val_addr "/>
</bind>
</comp>

<comp id="266" class="1005" name="final_val_load_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="final_val_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="54" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="103"><net_src comp="76" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="56" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="124" pin="3"/><net_sink comp="96" pin=3"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="178"><net_src comp="135" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="135" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="135" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="194"><net_src comp="88" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="200"><net_src comp="146" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="62" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="146" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="64" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="157" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="157" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="157" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="74" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="157" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="237"><net_src comp="180" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="245"><net_src comp="202" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="250"><net_src comp="208" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="214" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="259"><net_src comp="220" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="264"><net_src comp="118" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="269"><net_src comp="124" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="96" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V | {9 }
	Port: output_last_V | {9 }
	Port: lfsr33_V | {5 6 }
 - Input state : 
	Port: QIO_accel : input_data_V | {2 4 }
	Port: QIO_accel : input_last_V | {2 4 }
	Port: QIO_accel : guard_variable_for_G | {5 6 }
	Port: QIO_accel : lfsr33_V | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln105 : 1
		i : 1
		br_ln105 : 2
		zext_ln107 : 1
		init_val_addr : 2
		store_ln108 : 3
		empty_10 : 1
	State 3
	State 4
		icmp_ln111 : 1
		add_ln111 : 1
		br_ln111 : 2
		empty_13 : 1
	State 5
	State 6
	State 7
		icmp_ln129 : 1
		i_3 : 1
		br_ln129 : 2
		icmp_ln133 : 1
		zext_ln136 : 1
		final_val_addr : 2
		final_val_load : 3
	State 8
		write_ln3 : 1
	State 9
		empty_15 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_QIO_accel_hw_int_s_fu_164 |    2    | 7.21325 |   220   |   226   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |            i_fu_180           |    0    |    0    |    0    |    15   |    0    |
|    add   |        add_ln111_fu_202       |    0    |    0    |    0    |    17   |    0    |
|          |           i_3_fu_214          |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |       icmp_ln105_fu_174       |    0    |    0    |    0    |    11   |    0    |
|   icmp   |       icmp_ln111_fu_196       |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln129_fu_208       |    0    |    0    |    0    |    11   |    0    |
|          |       icmp_ln133_fu_220       |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   read   |         grp_read_fu_88        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   write  |        grp_write_fu_96        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   zext   |       zext_ln107_fu_186       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln136_fu_226       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|extractvalue|    input_data_V_val_fu_191    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    2    | 7.21325 |   220   |   319   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|final_val|    1   |    0   |    0   |    0   |
| init_val|    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln111_reg_242  |   13   |
|final_val_addr_reg_261|    6   |
|final_val_load_reg_266|   32   |
|    i_0_i1_reg_153    |    7   |
|     i_0_i_reg_131    |    7   |
|      i_3_reg_251     |    7   |
|       i_reg_234      |    7   |
|  icmp_ln129_reg_247  |    1   |
|  icmp_ln133_reg_256  |    1   |
|indvar_flatten_reg_142|   13   |
+----------------------+--------+
|         Total        |   94   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_96  |  p3  |   2  |  32  |   64   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    7   |   220  |   319  |    0   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |   94   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   10   |   314  |   337  |    0   |
+-----------+--------+--------+--------+--------+--------+
