<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › cx18 › cx18-firmware.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cx18-firmware.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  cx18 firmware functions</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2007  Hans Verkuil &lt;hverkuil@xs4all.nl&gt;</span>
<span class="cm"> *  Copyright (C) 2008  Andy Walls &lt;awalls@md.metrocast.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA</span>
<span class="cm"> *  02111-1307  USA</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;cx18-driver.h&quot;</span>
<span class="cp">#include &quot;cx18-io.h&quot;</span>
<span class="cp">#include &quot;cx18-scb.h&quot;</span>
<span class="cp">#include &quot;cx18-irq.h&quot;</span>
<span class="cp">#include &quot;cx18-firmware.h&quot;</span>
<span class="cp">#include &quot;cx18-cards.h&quot;</span>
<span class="cp">#include &lt;linux/firmware.h&gt;</span>

<span class="cp">#define CX18_PROC_SOFT_RESET 		0xc70010</span>
<span class="cp">#define CX18_DDR_SOFT_RESET          	0xc70014</span>
<span class="cp">#define CX18_CLOCK_SELECT1           	0xc71000</span>
<span class="cp">#define CX18_CLOCK_SELECT2           	0xc71004</span>
<span class="cp">#define CX18_HALF_CLOCK_SELECT1      	0xc71008</span>
<span class="cp">#define CX18_HALF_CLOCK_SELECT2      	0xc7100C</span>
<span class="cp">#define CX18_CLOCK_POLARITY1         	0xc71010</span>
<span class="cp">#define CX18_CLOCK_POLARITY2         	0xc71014</span>
<span class="cp">#define CX18_ADD_DELAY_ENABLE1       	0xc71018</span>
<span class="cp">#define CX18_ADD_DELAY_ENABLE2       	0xc7101C</span>
<span class="cp">#define CX18_CLOCK_ENABLE1           	0xc71020</span>
<span class="cp">#define CX18_CLOCK_ENABLE2           	0xc71024</span>

<span class="cp">#define CX18_REG_BUS_TIMEOUT_EN      	0xc72024</span>

<span class="cp">#define CX18_FAST_CLOCK_PLL_INT      	0xc78000</span>
<span class="cp">#define CX18_FAST_CLOCK_PLL_FRAC     	0xc78004</span>
<span class="cp">#define CX18_FAST_CLOCK_PLL_POST     	0xc78008</span>
<span class="cp">#define CX18_FAST_CLOCK_PLL_PRESCALE 	0xc7800C</span>
<span class="cp">#define CX18_FAST_CLOCK_PLL_ADJUST_BANDWIDTH 0xc78010</span>

<span class="cp">#define CX18_SLOW_CLOCK_PLL_INT      	0xc78014</span>
<span class="cp">#define CX18_SLOW_CLOCK_PLL_FRAC     	0xc78018</span>
<span class="cp">#define CX18_SLOW_CLOCK_PLL_POST     	0xc7801C</span>
<span class="cp">#define CX18_MPEG_CLOCK_PLL_INT		0xc78040</span>
<span class="cp">#define CX18_MPEG_CLOCK_PLL_FRAC	0xc78044</span>
<span class="cp">#define CX18_MPEG_CLOCK_PLL_POST	0xc78048</span>
<span class="cp">#define CX18_PLL_POWER_DOWN          	0xc78088</span>
<span class="cp">#define CX18_SW1_INT_STATUS             0xc73104</span>
<span class="cp">#define CX18_SW1_INT_ENABLE_PCI         0xc7311C</span>
<span class="cp">#define CX18_SW2_INT_SET                0xc73140</span>
<span class="cp">#define CX18_SW2_INT_STATUS             0xc73144</span>
<span class="cp">#define CX18_ADEC_CONTROL            	0xc78120</span>

<span class="cp">#define CX18_DDR_REQUEST_ENABLE      	0xc80000</span>
<span class="cp">#define CX18_DDR_CHIP_CONFIG         	0xc80004</span>
<span class="cp">#define CX18_DDR_REFRESH            	0xc80008</span>
<span class="cp">#define CX18_DDR_TIMING1             	0xc8000C</span>
<span class="cp">#define CX18_DDR_TIMING2             	0xc80010</span>
<span class="cp">#define CX18_DDR_POWER_REG		0xc8001C</span>

<span class="cp">#define CX18_DDR_TUNE_LANE           	0xc80048</span>
<span class="cp">#define CX18_DDR_INITIAL_EMRS        	0xc80054</span>
<span class="cp">#define CX18_DDR_MB_PER_ROW_7        	0xc8009C</span>
<span class="cp">#define CX18_DDR_BASE_63_ADDR        	0xc804FC</span>

<span class="cp">#define CX18_WMB_CLIENT02            	0xc90108</span>
<span class="cp">#define CX18_WMB_CLIENT05            	0xc90114</span>
<span class="cp">#define CX18_WMB_CLIENT06            	0xc90118</span>
<span class="cp">#define CX18_WMB_CLIENT07            	0xc9011C</span>
<span class="cp">#define CX18_WMB_CLIENT08            	0xc90120</span>
<span class="cp">#define CX18_WMB_CLIENT09            	0xc90124</span>
<span class="cp">#define CX18_WMB_CLIENT10            	0xc90128</span>
<span class="cp">#define CX18_WMB_CLIENT11            	0xc9012C</span>
<span class="cp">#define CX18_WMB_CLIENT12            	0xc90130</span>
<span class="cp">#define CX18_WMB_CLIENT13            	0xc90134</span>
<span class="cp">#define CX18_WMB_CLIENT14            	0xc90138</span>

<span class="cp">#define CX18_DSP0_INTERRUPT_MASK     	0xd0004C</span>

<span class="cp">#define APU_ROM_SYNC1 0x6D676553 </span><span class="cm">/* &quot;mgeS&quot; */</span><span class="cp"></span>
<span class="cp">#define APU_ROM_SYNC2 0x72646548 </span><span class="cm">/* &quot;rdeH&quot; */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">cx18_apu_rom_seghdr</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">sync1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sync2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">size</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">load_cpu_fw_direct</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">fn</span><span class="p">,</span> <span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mem</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cx18</span> <span class="o">*</span><span class="n">cx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dst</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">mem</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">src</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fw</span><span class="p">,</span> <span class="n">fn</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">pci_dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">CX18_ERR</span><span class="p">(</span><span class="s">&quot;Unable to open firmware %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fn</span><span class="p">);</span>
		<span class="n">CX18_ERR</span><span class="p">(</span><span class="s">&quot;Did you put the firmware in the hotplug firmware directory?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4096</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx18_setup_page</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">&amp;&amp;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">4096</span><span class="p">;</span> <span class="n">j</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* no need for endianness conversion on the ppc */</span>
			<span class="n">cx18_raw_writel</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span> <span class="n">dst</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cx18_raw_readl</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">dst</span><span class="p">)</span> <span class="o">!=</span> <span class="o">*</span><span class="n">src</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">CX18_ERR</span><span class="p">(</span><span class="s">&quot;Mismatch at offset %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
				<span class="n">release_firmware</span><span class="p">(</span><span class="n">fw</span><span class="p">);</span>
				<span class="n">cx18_setup_page</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">dst</span><span class="o">++</span><span class="p">;</span>
			<span class="n">src</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">CX18_F_I_LOADED_FW</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">i_flags</span><span class="p">))</span>
		<span class="n">CX18_INFO</span><span class="p">(</span><span class="s">&quot;loaded %s firmware (%zd bytes)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fn</span><span class="p">,</span> <span class="n">fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">);</span>
	<span class="n">size</span> <span class="o">=</span> <span class="n">fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span>
	<span class="n">release_firmware</span><span class="p">(</span><span class="n">fw</span><span class="p">);</span>
	<span class="n">cx18_setup_page</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">SCB_OFFSET</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">size</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">load_apu_fw_direct</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">fn</span><span class="p">,</span> <span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dst</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cx18</span> <span class="o">*</span><span class="n">cx</span><span class="p">,</span>
				<span class="n">u32</span> <span class="o">*</span><span class="n">entry_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">size</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">src</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx18_apu_rom_seghdr</span> <span class="n">seghdr</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">vers</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">apu_version</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sz</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fw</span><span class="p">,</span> <span class="n">fn</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">pci_dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">CX18_ERR</span><span class="p">(</span><span class="s">&quot;unable to open firmware %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fn</span><span class="p">);</span>
		<span class="n">CX18_ERR</span><span class="p">(</span><span class="s">&quot;did you put the firmware in the hotplug firmware directory?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cx18_setup_page</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">entry_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">vers</span> <span class="o">=</span> <span class="n">fw</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">seghdr</span><span class="p">);</span>
	<span class="n">sz</span> <span class="o">=</span> <span class="n">fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span>

	<span class="n">apu_version</span> <span class="o">=</span> <span class="p">(</span><span class="n">vers</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">vers</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">vers</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">offset</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">seghdr</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">shptr</span> <span class="o">=</span> <span class="n">src</span> <span class="o">+</span> <span class="n">offset</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>

		<span class="n">seghdr</span><span class="p">.</span><span class="n">sync1</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">shptr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">seghdr</span><span class="p">.</span><span class="n">sync2</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">shptr</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">seghdr</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">shptr</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="n">seghdr</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">shptr</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>

		<span class="n">offset</span> <span class="o">+=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">seghdr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">seghdr</span><span class="p">.</span><span class="n">sync1</span> <span class="o">!=</span> <span class="n">APU_ROM_SYNC1</span> <span class="o">||</span>
		    <span class="n">seghdr</span><span class="p">.</span><span class="n">sync2</span> <span class="o">!=</span> <span class="n">APU_ROM_SYNC2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">offset</span> <span class="o">+=</span> <span class="n">seghdr</span><span class="p">.</span><span class="n">size</span><span class="p">;</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">CX18_DEBUG_INFO</span><span class="p">(</span><span class="s">&quot;load segment %x-%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">seghdr</span><span class="p">.</span><span class="n">addr</span><span class="p">,</span>
				<span class="n">seghdr</span><span class="p">.</span><span class="n">addr</span> <span class="o">+</span> <span class="n">seghdr</span><span class="p">.</span><span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">entry_addr</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="o">*</span><span class="n">entry_addr</span> <span class="o">=</span> <span class="n">seghdr</span><span class="p">.</span><span class="n">addr</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">+</span> <span class="n">seghdr</span><span class="p">.</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">sz</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">seghdr</span><span class="p">.</span><span class="n">size</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4096</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cx18_setup_page</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">seghdr</span><span class="p">.</span><span class="n">addr</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">seghdr</span><span class="p">.</span><span class="n">size</span> <span class="o">&amp;&amp;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">4096</span><span class="p">;</span> <span class="n">j</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* no need for endianness conversion on the ppc */</span>
				<span class="n">cx18_raw_writel</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">src</span><span class="p">[(</span><span class="n">offset</span> <span class="o">+</span> <span class="n">j</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">],</span>
						<span class="n">dst</span> <span class="o">+</span> <span class="n">seghdr</span><span class="p">.</span><span class="n">addr</span> <span class="o">+</span> <span class="n">j</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cx18_raw_readl</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">dst</span> <span class="o">+</span> <span class="n">seghdr</span><span class="p">.</span><span class="n">addr</span> <span class="o">+</span> <span class="n">j</span><span class="p">)</span>
				    <span class="o">!=</span> <span class="n">src</span><span class="p">[(</span><span class="n">offset</span> <span class="o">+</span> <span class="n">j</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">])</span> <span class="p">{</span>
					<span class="n">CX18_ERR</span><span class="p">(</span><span class="s">&quot;Mismatch at offset %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
						 <span class="n">offset</span> <span class="o">+</span> <span class="n">j</span><span class="p">);</span>
					<span class="n">release_firmware</span><span class="p">(</span><span class="n">fw</span><span class="p">);</span>
					<span class="n">cx18_setup_page</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
					<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">offset</span> <span class="o">+=</span> <span class="n">seghdr</span><span class="p">.</span><span class="n">size</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">CX18_F_I_LOADED_FW</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cx</span><span class="o">-&gt;</span><span class="n">i_flags</span><span class="p">))</span>
		<span class="n">CX18_INFO</span><span class="p">(</span><span class="s">&quot;loaded %s firmware V%08x (%zd bytes)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">fn</span><span class="p">,</span> <span class="n">apu_version</span><span class="p">,</span> <span class="n">fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">);</span>
	<span class="n">size</span> <span class="o">=</span> <span class="n">fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span>
	<span class="n">release_firmware</span><span class="p">(</span><span class="n">fw</span><span class="p">);</span>
	<span class="n">cx18_setup_page</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">size</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx18_halt_firmware</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx18</span> <span class="o">*</span><span class="n">cx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">CX18_DEBUG_INFO</span><span class="p">(</span><span class="s">&quot;Preparing for firmware halt.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x000F000F</span><span class="p">,</span> <span class="n">CX18_PROC_SOFT_RESET</span><span class="p">,</span>
				  <span class="mh">0x0000000F</span><span class="p">,</span> <span class="mh">0x000F000F</span><span class="p">);</span>
	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00020002</span><span class="p">,</span> <span class="n">CX18_ADEC_CONTROL</span><span class="p">,</span>
				  <span class="mh">0x00000002</span><span class="p">,</span> <span class="mh">0x00020002</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx18_init_power</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx18</span> <span class="o">*</span><span class="n">cx</span><span class="p">,</span> <span class="kt">int</span> <span class="n">lowpwr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* power-down Spare and AOM PLLs */</span>
	<span class="cm">/* power-up fast, slow and mpeg PLLs */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">,</span> <span class="n">CX18_PLL_POWER_DOWN</span><span class="p">);</span>

	<span class="cm">/* ADEC out of sleep */</span>
	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00020000</span><span class="p">,</span> <span class="n">CX18_ADEC_CONTROL</span><span class="p">,</span>
				  <span class="mh">0x00000000</span><span class="p">,</span> <span class="mh">0x00020002</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * The PLL parameters are based on the external crystal frequency that</span>
<span class="cm">	 * would ideally be:</span>
<span class="cm">	 *</span>
<span class="cm">	 * NTSC Color subcarrier freq * 8 =</span>
<span class="cm">	 * 	4.5 MHz/286 * 455/2 * 8 = 28.63636363... MHz</span>
<span class="cm">	 *</span>
<span class="cm">	 * The accidents of history and rationale that explain from where this</span>
<span class="cm">	 * combination of magic numbers originate can be found in:</span>
<span class="cm">	 *</span>
<span class="cm">	 * [1] Abrahams, I. C., &quot;Choice of Chrominance Subcarrier Frequency in</span>
<span class="cm">	 * the NTSC Standards&quot;, Proceedings of the I-R-E, January 1954, pp 79-80</span>
<span class="cm">	 *</span>
<span class="cm">	 * [2] Abrahams, I. C., &quot;The &#39;Frequency Interleaving&#39; Principle in the</span>
<span class="cm">	 * NTSC Standards&quot;, Proceedings of the I-R-E, January 1954, pp 81-83</span>
<span class="cm">	 *</span>
<span class="cm">	 * As Mike Bradley has rightly pointed out, it&#39;s not the exact crystal</span>
<span class="cm">	 * frequency that matters, only that all parts of the driver and</span>
<span class="cm">	 * firmware are using the same value (close to the ideal value).</span>
<span class="cm">	 *</span>
<span class="cm">	 * Since I have a strong suspicion that, if the firmware ever assumes a</span>
<span class="cm">	 * crystal value at all, it will assume 28.636360 MHz, the crystal</span>
<span class="cm">	 * freq used in calculations in this driver will be:</span>
<span class="cm">	 *</span>
<span class="cm">	 *	xtal_freq = 28.636360 MHz</span>
<span class="cm">	 *</span>
<span class="cm">	 * an error of less than 0.13 ppm which is way, way better than any off</span>
<span class="cm">	 * the shelf crystal will have for accuracy anyway.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Below I aim to run the PLLs&#39; VCOs near 400 MHz to minimze errors.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Many thanks to Jeff Campbell and Mike Bradley for their extensive</span>
<span class="cm">	 * investigation, experimentation, testing, and suggested solutions of</span>
<span class="cm">	 * of audio/video sync problems with SVideo and CVBS captures.</span>
<span class="cm">	 */</span>

	<span class="cm">/* the fast clock is at 200/245 MHz */</span>
	<span class="cm">/* 1 * xtal_freq * 0x0d.f7df9b8 / 2 = 200 MHz: 400 MHz pre post-divide*/</span>
	<span class="cm">/* 1 * xtal_freq * 0x11.1c71eb8 / 2 = 245 MHz: 490 MHz pre post-divide*/</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">lowpwr</span> <span class="o">?</span> <span class="mh">0xD</span> <span class="o">:</span> <span class="mh">0x11</span><span class="p">,</span> <span class="n">CX18_FAST_CLOCK_PLL_INT</span><span class="p">);</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">lowpwr</span> <span class="o">?</span> <span class="mh">0x1EFBF37</span> <span class="o">:</span> <span class="mh">0x038E3D7</span><span class="p">,</span>
						<span class="n">CX18_FAST_CLOCK_PLL_FRAC</span><span class="p">);</span>

	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">CX18_FAST_CLOCK_PLL_POST</span><span class="p">);</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">CX18_FAST_CLOCK_PLL_PRESCALE</span><span class="p">);</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">CX18_FAST_CLOCK_PLL_ADJUST_BANDWIDTH</span><span class="p">);</span>

	<span class="cm">/* set slow clock to 125/120 MHz */</span>
	<span class="cm">/* xtal_freq * 0x0d.1861a20 / 3 = 125 MHz: 375 MHz before post-divide */</span>
	<span class="cm">/* xtal_freq * 0x0c.92493f8 / 3 = 120 MHz: 360 MHz before post-divide */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">lowpwr</span> <span class="o">?</span> <span class="mh">0xD</span> <span class="o">:</span> <span class="mh">0xC</span><span class="p">,</span> <span class="n">CX18_SLOW_CLOCK_PLL_INT</span><span class="p">);</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">lowpwr</span> <span class="o">?</span> <span class="mh">0x30C344</span> <span class="o">:</span> <span class="mh">0x124927F</span><span class="p">,</span>
						<span class="n">CX18_SLOW_CLOCK_PLL_FRAC</span><span class="p">);</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">CX18_SLOW_CLOCK_PLL_POST</span><span class="p">);</span>

	<span class="cm">/* mpeg clock pll 54MHz */</span>
	<span class="cm">/* xtal_freq * 0xf.15f17f0 / 8 = 54 MHz: 432 MHz before post-divide */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0xF</span><span class="p">,</span> <span class="n">CX18_MPEG_CLOCK_PLL_INT</span><span class="p">);</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x2BE2FE</span><span class="p">,</span> <span class="n">CX18_MPEG_CLOCK_PLL_FRAC</span><span class="p">);</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="n">CX18_MPEG_CLOCK_PLL_POST</span><span class="p">);</span>

	<span class="cm">/* Defaults */</span>
	<span class="cm">/* APU = SC or SC/2 = 125/62.5 */</span>
	<span class="cm">/* EPU = SC = 125 */</span>
	<span class="cm">/* DDR = FC = 180 */</span>
	<span class="cm">/* ENC = SC = 125 */</span>
	<span class="cm">/* AI1 = SC = 125 */</span>
	<span class="cm">/* VIM2 = disabled */</span>
	<span class="cm">/* PCI = FC/2 = 90 */</span>
	<span class="cm">/* AI2 = disabled */</span>
	<span class="cm">/* DEMUX = disabled */</span>
	<span class="cm">/* AO = SC/2 = 62.5 */</span>
	<span class="cm">/* SER = 54MHz */</span>
	<span class="cm">/* VFC = disabled */</span>
	<span class="cm">/* USB = disabled */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lowpwr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0xFFFF0020</span><span class="p">,</span> <span class="n">CX18_CLOCK_SELECT1</span><span class="p">,</span>
					  <span class="mh">0x00000020</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
		<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0xFFFF0004</span><span class="p">,</span> <span class="n">CX18_CLOCK_SELECT2</span><span class="p">,</span>
					  <span class="mh">0x00000004</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* This doesn&#39;t explicitly set every clock select */</span>
		<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00060004</span><span class="p">,</span> <span class="n">CX18_CLOCK_SELECT1</span><span class="p">,</span>
					  <span class="mh">0x00000004</span><span class="p">,</span> <span class="mh">0x00060006</span><span class="p">);</span>
		<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00060006</span><span class="p">,</span> <span class="n">CX18_CLOCK_SELECT2</span><span class="p">,</span>
					  <span class="mh">0x00000006</span><span class="p">,</span> <span class="mh">0x00060006</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0xFFFF0002</span><span class="p">,</span> <span class="n">CX18_HALF_CLOCK_SELECT1</span><span class="p">,</span>
				  <span class="mh">0x00000002</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0xFFFF0104</span><span class="p">,</span> <span class="n">CX18_HALF_CLOCK_SELECT2</span><span class="p">,</span>
				  <span class="mh">0x00000104</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0xFFFF9026</span><span class="p">,</span> <span class="n">CX18_CLOCK_ENABLE1</span><span class="p">,</span>
				  <span class="mh">0x00009026</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0xFFFF3105</span><span class="p">,</span> <span class="n">CX18_CLOCK_ENABLE2</span><span class="p">,</span>
				  <span class="mh">0x00003105</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx18_init_memory</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx18</span> <span class="o">*</span><span class="n">cx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx18_msleep_timeout</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">,</span> <span class="n">CX18_DDR_SOFT_RESET</span><span class="p">,</span>
				  <span class="mh">0x00000000</span><span class="p">,</span> <span class="mh">0x00010001</span><span class="p">);</span>
	<span class="n">cx18_msleep_timeout</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">cx</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">ddr</span><span class="p">.</span><span class="n">chip_config</span><span class="p">,</span> <span class="n">CX18_DDR_CHIP_CONFIG</span><span class="p">);</span>

	<span class="n">cx18_msleep_timeout</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">cx</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">ddr</span><span class="p">.</span><span class="n">refresh</span><span class="p">,</span> <span class="n">CX18_DDR_REFRESH</span><span class="p">);</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">cx</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">ddr</span><span class="p">.</span><span class="n">timing1</span><span class="p">,</span> <span class="n">CX18_DDR_TIMING1</span><span class="p">);</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">cx</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">ddr</span><span class="p">.</span><span class="n">timing2</span><span class="p">,</span> <span class="n">CX18_DDR_TIMING2</span><span class="p">);</span>

	<span class="n">cx18_msleep_timeout</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Initialize DQS pad time */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">cx</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">ddr</span><span class="p">.</span><span class="n">tune_lane</span><span class="p">,</span> <span class="n">CX18_DDR_TUNE_LANE</span><span class="p">);</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">cx</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">ddr</span><span class="p">.</span><span class="n">initial_emrs</span><span class="p">,</span> <span class="n">CX18_DDR_INITIAL_EMRS</span><span class="p">);</span>

	<span class="n">cx18_msleep_timeout</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00020000</span><span class="p">,</span> <span class="n">CX18_DDR_SOFT_RESET</span><span class="p">,</span>
				  <span class="mh">0x00000000</span><span class="p">,</span> <span class="mh">0x00020002</span><span class="p">);</span>
	<span class="n">cx18_msleep_timeout</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* use power-down mode when idle */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">,</span> <span class="n">CX18_DDR_POWER_REG</span><span class="p">);</span>

	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00010001</span><span class="p">,</span> <span class="n">CX18_REG_BUS_TIMEOUT_EN</span><span class="p">,</span>
				  <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00010001</span><span class="p">);</span>

	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="n">CX18_DDR_MB_PER_ROW_7</span><span class="p">);</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0xE0000</span><span class="p">,</span> <span class="n">CX18_DDR_BASE_63_ADDR</span><span class="p">);</span>

	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="n">CX18_WMB_CLIENT02</span><span class="p">);</span>  <span class="cm">/* AO */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="n">CX18_WMB_CLIENT09</span><span class="p">);</span>  <span class="cm">/* AI2 */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="n">CX18_WMB_CLIENT05</span><span class="p">);</span>  <span class="cm">/* VIM1 */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="n">CX18_WMB_CLIENT06</span><span class="p">);</span>  <span class="cm">/* AI1 */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="n">CX18_WMB_CLIENT07</span><span class="p">);</span>  <span class="cm">/* 3D comb */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="n">CX18_WMB_CLIENT10</span><span class="p">);</span>  <span class="cm">/* ME */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="n">CX18_WMB_CLIENT12</span><span class="p">);</span>  <span class="cm">/* ENC */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="n">CX18_WMB_CLIENT13</span><span class="p">);</span>  <span class="cm">/* PK */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="n">CX18_WMB_CLIENT11</span><span class="p">);</span>  <span class="cm">/* RC */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00000101</span><span class="p">,</span> <span class="n">CX18_WMB_CLIENT14</span><span class="p">);</span>  <span class="cm">/* AVO */</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cx18_firmware_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx18</span> <span class="o">*</span><span class="n">cx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">fw_entry_addr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sz</span><span class="p">,</span> <span class="n">retries</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">api_args</span><span class="p">[</span><span class="n">MAX_MB_ARGUMENTS</span><span class="p">];</span>

	<span class="cm">/* Allow chip to control CLKRUN */</span>
	<span class="n">cx18_write_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x5</span><span class="p">,</span> <span class="n">CX18_DSP0_INTERRUPT_MASK</span><span class="p">);</span>

	<span class="cm">/* Stop the firmware */</span>
	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x000F000F</span><span class="p">,</span> <span class="n">CX18_PROC_SOFT_RESET</span><span class="p">,</span>
				  <span class="mh">0x0000000F</span><span class="p">,</span> <span class="mh">0x000F000F</span><span class="p">);</span>

	<span class="n">cx18_msleep_timeout</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* If the CPU is still running */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">cx18_read_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">CX18_PROC_SOFT_RESET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">CX18_ERR</span><span class="p">(</span><span class="s">&quot;%s: couldn&#39;t stop CPU to load firmware</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cx18_sw1_irq_enable</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">IRQ_CPU_TO_EPU</span> <span class="o">|</span> <span class="n">IRQ_APU_TO_EPU</span><span class="p">);</span>
	<span class="n">cx18_sw2_irq_enable</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">IRQ_CPU_TO_EPU_ACK</span> <span class="o">|</span> <span class="n">IRQ_APU_TO_EPU_ACK</span><span class="p">);</span>

	<span class="n">sz</span> <span class="o">=</span> <span class="n">load_cpu_fw_direct</span><span class="p">(</span><span class="s">&quot;v4l-cx23418-cpu.fw&quot;</span><span class="p">,</span> <span class="n">cx</span><span class="o">-&gt;</span><span class="n">enc_mem</span><span class="p">,</span> <span class="n">cx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sz</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">sz</span><span class="p">;</span>

	<span class="cm">/* The SCB &amp; IPC area *must* be correct before starting the firmwares */</span>
	<span class="n">cx18_init_scb</span><span class="p">(</span><span class="n">cx</span><span class="p">);</span>

	<span class="n">fw_entry_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">sz</span> <span class="o">=</span> <span class="n">load_apu_fw_direct</span><span class="p">(</span><span class="s">&quot;v4l-cx23418-apu.fw&quot;</span><span class="p">,</span> <span class="n">cx</span><span class="o">-&gt;</span><span class="n">enc_mem</span><span class="p">,</span> <span class="n">cx</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">fw_entry_addr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sz</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">sz</span><span class="p">;</span>

	<span class="cm">/* Start the CPU. The CPU will take care of the APU for us. */</span>
	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x00080000</span><span class="p">,</span> <span class="n">CX18_PROC_SOFT_RESET</span><span class="p">,</span>
				  <span class="mh">0x00000000</span><span class="p">,</span> <span class="mh">0x00080008</span><span class="p">);</span>

	<span class="cm">/* Wait up to 500 ms for the APU to come out of reset */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">retries</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	     <span class="n">retries</span> <span class="o">&lt;</span> <span class="mi">50</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">cx18_read_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">CX18_PROC_SOFT_RESET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">;</span>
	     <span class="n">retries</span><span class="o">++</span><span class="p">)</span>
		<span class="n">cx18_msleep_timeout</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">cx18_msleep_timeout</span><span class="p">(</span><span class="mi">200</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">retries</span> <span class="o">==</span> <span class="mi">50</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">cx18_read_reg</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">CX18_PROC_SOFT_RESET</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">CX18_ERR</span><span class="p">(</span><span class="s">&quot;Could not start the CPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * The CPU had once before set up to receive an interrupt for it&#39;s</span>
<span class="cm">	 * outgoing IRQ_CPU_TO_EPU_ACK to us.  If it ever does this, we get an</span>
<span class="cm">	 * interrupt when it sends us an ack, but by the time we process it,</span>
<span class="cm">	 * that flag in the SW2 status register has been cleared by the CPU</span>
<span class="cm">	 * firmware.  We&#39;ll prevent that not so useful condition from happening</span>
<span class="cm">	 * by clearing the CPU&#39;s interrupt enables for Ack IRQ&#39;s we want to</span>
<span class="cm">	 * process.</span>
<span class="cm">	 */</span>
	<span class="n">cx18_sw2_irq_disable_cpu</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">IRQ_CPU_TO_EPU_ACK</span> <span class="o">|</span> <span class="n">IRQ_APU_TO_EPU_ACK</span><span class="p">);</span>

	<span class="cm">/* Try a benign command to see if the CPU is alive and well */</span>
	<span class="n">sz</span> <span class="o">=</span> <span class="n">cx18_vapi_result</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="n">api_args</span><span class="p">,</span> <span class="n">CX18_CPU_DEBUG_PEEK32</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sz</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">sz</span><span class="p">;</span>

	<span class="cm">/* initialize GPIO */</span>
	<span class="n">cx18_write_reg_expect</span><span class="p">(</span><span class="n">cx</span><span class="p">,</span> <span class="mh">0x14001400</span><span class="p">,</span> <span class="mh">0xc78110</span><span class="p">,</span> <span class="mh">0x00001400</span><span class="p">,</span> <span class="mh">0x14001400</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
