
L432KC_DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c44  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08006dd4  08006dd4  00007dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006efc  08006efc  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006efc  08006efc  00007efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f04  08006f04  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f04  08006f04  00007f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f08  08006f08  00007f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006f0c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000778  20000068  08006f74  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007e0  08006f74  000087e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000131d5  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ad7  00000000  00000000  0001b26d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  0001dd48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c28  00000000  00000000  0001ed38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002367f  00000000  00000000  0001f960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012e1f  00000000  00000000  00042fdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d592c  00000000  00000000  00055dfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012b72a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049a4  00000000  00000000  0012b770  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00130114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006dbc 	.word	0x08006dbc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08006dbc 	.word	0x08006dbc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <app_init>:
static ADC_HandleTypeDef* h_adc;
static DAC_HandleTypeDef* h_dac;

void app_init(SPI_HandleTypeDef* spi, UART_HandleTypeDef* uart,
		ADC_HandleTypeDef* adc, DAC_HandleTypeDef* dac)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
 80005a8:	603b      	str	r3, [r7, #0]
	h_spi = spi;
 80005aa:	4a0f      	ldr	r2, [pc, #60]	@ (80005e8 <app_init+0x4c>)
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	6013      	str	r3, [r2, #0]
	h_uart = uart;
 80005b0:	4a0e      	ldr	r2, [pc, #56]	@ (80005ec <app_init+0x50>)
 80005b2:	68bb      	ldr	r3, [r7, #8]
 80005b4:	6013      	str	r3, [r2, #0]
	h_adc = adc;
 80005b6:	4a0e      	ldr	r2, [pc, #56]	@ (80005f0 <app_init+0x54>)
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	6013      	str	r3, [r2, #0]
	h_dac = dac;
 80005bc:	4a0d      	ldr	r2, [pc, #52]	@ (80005f4 <app_init+0x58>)
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	6013      	str	r3, [r2, #0]

	// disable printf buffering
	setvbuf(stdout, NULL, _IONBF, 0);
 80005c2:	4b0d      	ldr	r3, [pc, #52]	@ (80005f8 <app_init+0x5c>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	6898      	ldr	r0, [r3, #8]
 80005c8:	2300      	movs	r3, #0
 80005ca:	2202      	movs	r2, #2
 80005cc:	2100      	movs	r1, #0
 80005ce:	f005 fcdf 	bl	8005f90 <setvbuf>

	link_init(h_spi);
 80005d2:	4b05      	ldr	r3, [pc, #20]	@ (80005e8 <app_init+0x4c>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 fa9c 	bl	8000b14 <link_init>
	app_main();
 80005dc:	f000 f80e 	bl	80005fc <app_main>
}
 80005e0:	bf00      	nop
 80005e2:	3710      	adds	r7, #16
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000084 	.word	0x20000084
 80005ec:	20000088 	.word	0x20000088
 80005f0:	2000008c 	.word	0x2000008c
 80005f4:	20000090 	.word	0x20000090
 80005f8:	20000018 	.word	0x20000018

080005fc <app_main>:
void app_main()
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
//	char* message = "Hello!!!!";
//	send_packet_to_pi(LOG_MESSAGE, (uint8_t*)message, strlen(message));
	while (1)
 8000600:	bf00      	nop
 8000602:	e7fd      	b.n	8000600 <app_main+0x4>

08000604 <_write>:

	}
}

int _write(int file, char *ptr, int len)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	60b9      	str	r1, [r7, #8]
 800060e:	607a      	str	r2, [r7, #4]
	if (h_uart->gState != HAL_UART_STATE_RESET)
 8000610:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <_write+0x30>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000616:	2b00      	cmp	r3, #0
 8000618:	d007      	beq.n	800062a <_write+0x26>
	{
		HAL_UART_Transmit(h_uart, (uint8_t*) ptr, (uint16_t) len, 50);
 800061a:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <_write+0x30>)
 800061c:	6818      	ldr	r0, [r3, #0]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	b29a      	uxth	r2, r3
 8000622:	2332      	movs	r3, #50	@ 0x32
 8000624:	68b9      	ldr	r1, [r7, #8]
 8000626:	f004 feaf 	bl	8005388 <HAL_UART_Transmit>
	}
	return len;
 800062a:	687b      	ldr	r3, [r7, #4]
}
 800062c:	4618      	mov	r0, r3
 800062e:	3710      	adds	r7, #16
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20000088 	.word	0x20000088

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063c:	f000 fdbd 	bl	80011ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000640:	f000 f81c 	bl	800067c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000644:	f000 f9ac 	bl	80009a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000648:	f000 f984 	bl	8000954 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800064c:	f000 f952 	bl	80008f4 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000650:	f000 f918 	bl	8000884 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000654:	f000 f876 	bl	8000744 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000658:	f000 f8d8 	bl	800080c <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */
  app_init(&hspi1, &huart2, &hadc1, &hdac1);
 800065c:	4b03      	ldr	r3, [pc, #12]	@ (800066c <main+0x34>)
 800065e:	4a04      	ldr	r2, [pc, #16]	@ (8000670 <main+0x38>)
 8000660:	4904      	ldr	r1, [pc, #16]	@ (8000674 <main+0x3c>)
 8000662:	4805      	ldr	r0, [pc, #20]	@ (8000678 <main+0x40>)
 8000664:	f7ff ff9a 	bl	800059c <app_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000668:	bf00      	nop
 800066a:	e7fd      	b.n	8000668 <main+0x30>
 800066c:	200000f8 	.word	0x200000f8
 8000670:	20000094 	.word	0x20000094
 8000674:	20000200 	.word	0x20000200
 8000678:	2000010c 	.word	0x2000010c

0800067c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b096      	sub	sp, #88	@ 0x58
 8000680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	2244      	movs	r2, #68	@ 0x44
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f005 fe0c 	bl	80062a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000690:	463b      	mov	r3, r7
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
 800069a:	60da      	str	r2, [r3, #12]
 800069c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800069e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006a2:	f002 fb5d 	bl	8002d60 <HAL_PWREx_ControlVoltageScaling>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006ac:	f000 f9da 	bl	8000a64 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006b0:	f002 fb38 	bl	8002d24 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006b4:	4b22      	ldr	r3, [pc, #136]	@ (8000740 <SystemClock_Config+0xc4>)
 80006b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80006ba:	4a21      	ldr	r2, [pc, #132]	@ (8000740 <SystemClock_Config+0xc4>)
 80006bc:	f023 0318 	bic.w	r3, r3, #24
 80006c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80006c4:	2314      	movs	r3, #20
 80006c6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006c8:	2301      	movs	r3, #1
 80006ca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006cc:	2301      	movs	r3, #1
 80006ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006d0:	2300      	movs	r3, #0
 80006d2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006d4:	2360      	movs	r3, #96	@ 0x60
 80006d6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d8:	2302      	movs	r3, #2
 80006da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006dc:	2301      	movs	r3, #1
 80006de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006e0:	2301      	movs	r3, #1
 80006e2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80006e4:	2310      	movs	r3, #16
 80006e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006e8:	2307      	movs	r3, #7
 80006ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ec:	2302      	movs	r3, #2
 80006ee:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006f0:	2302      	movs	r3, #2
 80006f2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f4:	f107 0314 	add.w	r3, r7, #20
 80006f8:	4618      	mov	r0, r3
 80006fa:	f002 fb87 	bl	8002e0c <HAL_RCC_OscConfig>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000704:	f000 f9ae 	bl	8000a64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000708:	230f      	movs	r3, #15
 800070a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800070c:	2303      	movs	r3, #3
 800070e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000710:	2300      	movs	r3, #0
 8000712:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8000714:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000718:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 800071a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800071e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000720:	463b      	mov	r3, r7
 8000722:	2101      	movs	r1, #1
 8000724:	4618      	mov	r0, r3
 8000726:	f002 ff85 	bl	8003634 <HAL_RCC_ClockConfig>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000730:	f000 f998 	bl	8000a64 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000734:	f003 fb98 	bl	8003e68 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000738:	bf00      	nop
 800073a:	3758      	adds	r7, #88	@ 0x58
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40021000 	.word	0x40021000

08000744 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800074a:	463b      	mov	r3, r7
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	605a      	str	r2, [r3, #4]
 8000752:	609a      	str	r2, [r3, #8]
 8000754:	60da      	str	r2, [r3, #12]
 8000756:	611a      	str	r2, [r3, #16]
 8000758:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800075a:	4b29      	ldr	r3, [pc, #164]	@ (8000800 <MX_ADC1_Init+0xbc>)
 800075c:	4a29      	ldr	r2, [pc, #164]	@ (8000804 <MX_ADC1_Init+0xc0>)
 800075e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000760:	4b27      	ldr	r3, [pc, #156]	@ (8000800 <MX_ADC1_Init+0xbc>)
 8000762:	2200      	movs	r2, #0
 8000764:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000766:	4b26      	ldr	r3, [pc, #152]	@ (8000800 <MX_ADC1_Init+0xbc>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800076c:	4b24      	ldr	r3, [pc, #144]	@ (8000800 <MX_ADC1_Init+0xbc>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000772:	4b23      	ldr	r3, [pc, #140]	@ (8000800 <MX_ADC1_Init+0xbc>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000778:	4b21      	ldr	r3, [pc, #132]	@ (8000800 <MX_ADC1_Init+0xbc>)
 800077a:	2204      	movs	r2, #4
 800077c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800077e:	4b20      	ldr	r3, [pc, #128]	@ (8000800 <MX_ADC1_Init+0xbc>)
 8000780:	2200      	movs	r2, #0
 8000782:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000784:	4b1e      	ldr	r3, [pc, #120]	@ (8000800 <MX_ADC1_Init+0xbc>)
 8000786:	2200      	movs	r2, #0
 8000788:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800078a:	4b1d      	ldr	r3, [pc, #116]	@ (8000800 <MX_ADC1_Init+0xbc>)
 800078c:	2201      	movs	r2, #1
 800078e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <MX_ADC1_Init+0xbc>)
 8000792:	2200      	movs	r2, #0
 8000794:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000798:	4b19      	ldr	r3, [pc, #100]	@ (8000800 <MX_ADC1_Init+0xbc>)
 800079a:	2200      	movs	r2, #0
 800079c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800079e:	4b18      	ldr	r3, [pc, #96]	@ (8000800 <MX_ADC1_Init+0xbc>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007a4:	4b16      	ldr	r3, [pc, #88]	@ (8000800 <MX_ADC1_Init+0xbc>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007ac:	4b14      	ldr	r3, [pc, #80]	@ (8000800 <MX_ADC1_Init+0xbc>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80007b2:	4b13      	ldr	r3, [pc, #76]	@ (8000800 <MX_ADC1_Init+0xbc>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007ba:	4811      	ldr	r0, [pc, #68]	@ (8000800 <MX_ADC1_Init+0xbc>)
 80007bc:	f000 ff22 	bl	8001604 <HAL_ADC_Init>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80007c6:	f000 f94d 	bl	8000a64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_DAC1CH1;
 80007ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000808 <MX_ADC1_Init+0xc4>)
 80007cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ce:	2306      	movs	r3, #6
 80007d0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007d6:	237f      	movs	r3, #127	@ 0x7f
 80007d8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007da:	2304      	movs	r3, #4
 80007dc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007de:	2300      	movs	r3, #0
 80007e0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007e2:	463b      	mov	r3, r7
 80007e4:	4619      	mov	r1, r3
 80007e6:	4806      	ldr	r0, [pc, #24]	@ (8000800 <MX_ADC1_Init+0xbc>)
 80007e8:	f001 f84e 	bl	8001888 <HAL_ADC_ConfigChannel>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80007f2:	f000 f937 	bl	8000a64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007f6:	bf00      	nop
 80007f8:	3718      	adds	r7, #24
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	20000094 	.word	0x20000094
 8000804:	50040000 	.word	0x50040000
 8000808:	c75a0000 	.word	0xc75a0000

0800080c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b08a      	sub	sp, #40	@ 0x28
 8000810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	2224      	movs	r2, #36	@ 0x24
 8000816:	2100      	movs	r1, #0
 8000818:	4618      	mov	r0, r3
 800081a:	f005 fd45 	bl	80062a8 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800081e:	4b17      	ldr	r3, [pc, #92]	@ (800087c <MX_DAC1_Init+0x70>)
 8000820:	4a17      	ldr	r2, [pc, #92]	@ (8000880 <MX_DAC1_Init+0x74>)
 8000822:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000824:	4815      	ldr	r0, [pc, #84]	@ (800087c <MX_DAC1_Init+0x70>)
 8000826:	f001 fd22 	bl	800226e <HAL_DAC_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000830:	f000 f918 	bl	8000a64 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000834:	2300      	movs	r3, #0
 8000836:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000838:	2300      	movs	r3, #0
 800083a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800083c:	2302      	movs	r3, #2
 800083e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8000840:	2301      	movs	r3, #1
 8000842:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000848:	1d3b      	adds	r3, r7, #4
 800084a:	2200      	movs	r2, #0
 800084c:	4619      	mov	r1, r3
 800084e:	480b      	ldr	r0, [pc, #44]	@ (800087c <MX_DAC1_Init+0x70>)
 8000850:	f001 fd2f 	bl	80022b2 <HAL_DAC_ConfigChannel>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 800085a:	f000 f903 	bl	8000a64 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800085e:	1d3b      	adds	r3, r7, #4
 8000860:	2210      	movs	r2, #16
 8000862:	4619      	mov	r1, r3
 8000864:	4805      	ldr	r0, [pc, #20]	@ (800087c <MX_DAC1_Init+0x70>)
 8000866:	f001 fd24 	bl	80022b2 <HAL_DAC_ConfigChannel>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 8000870:	f000 f8f8 	bl	8000a64 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000874:	bf00      	nop
 8000876:	3728      	adds	r7, #40	@ 0x28
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	200000f8 	.word	0x200000f8
 8000880:	40007400 	.word	0x40007400

08000884 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000888:	4b18      	ldr	r3, [pc, #96]	@ (80008ec <MX_SPI1_Init+0x68>)
 800088a:	4a19      	ldr	r2, [pc, #100]	@ (80008f0 <MX_SPI1_Init+0x6c>)
 800088c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800088e:	4b17      	ldr	r3, [pc, #92]	@ (80008ec <MX_SPI1_Init+0x68>)
 8000890:	2200      	movs	r2, #0
 8000892:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000894:	4b15      	ldr	r3, [pc, #84]	@ (80008ec <MX_SPI1_Init+0x68>)
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800089a:	4b14      	ldr	r3, [pc, #80]	@ (80008ec <MX_SPI1_Init+0x68>)
 800089c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80008a0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008a2:	4b12      	ldr	r3, [pc, #72]	@ (80008ec <MX_SPI1_Init+0x68>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008a8:	4b10      	ldr	r3, [pc, #64]	@ (80008ec <MX_SPI1_Init+0x68>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80008ae:	4b0f      	ldr	r3, [pc, #60]	@ (80008ec <MX_SPI1_Init+0x68>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008b4:	4b0d      	ldr	r3, [pc, #52]	@ (80008ec <MX_SPI1_Init+0x68>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008ba:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <MX_SPI1_Init+0x68>)
 80008bc:	2200      	movs	r2, #0
 80008be:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008c0:	4b0a      	ldr	r3, [pc, #40]	@ (80008ec <MX_SPI1_Init+0x68>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008c6:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <MX_SPI1_Init+0x68>)
 80008c8:	2207      	movs	r2, #7
 80008ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008cc:	4b07      	ldr	r3, [pc, #28]	@ (80008ec <MX_SPI1_Init+0x68>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80008d2:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <MX_SPI1_Init+0x68>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008d8:	4804      	ldr	r0, [pc, #16]	@ (80008ec <MX_SPI1_Init+0x68>)
 80008da:	f003 fbc7 	bl	800406c <HAL_SPI_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80008e4:	f000 f8be 	bl	8000a64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008e8:	bf00      	nop
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	2000010c 	.word	0x2000010c
 80008f0:	40013000 	.word	0x40013000

080008f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008f8:	4b14      	ldr	r3, [pc, #80]	@ (800094c <MX_USART2_UART_Init+0x58>)
 80008fa:	4a15      	ldr	r2, [pc, #84]	@ (8000950 <MX_USART2_UART_Init+0x5c>)
 80008fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008fe:	4b13      	ldr	r3, [pc, #76]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000900:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000904:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000906:	4b11      	ldr	r3, [pc, #68]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800090c:	4b0f      	ldr	r3, [pc, #60]	@ (800094c <MX_USART2_UART_Init+0x58>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000912:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000918:	4b0c      	ldr	r3, [pc, #48]	@ (800094c <MX_USART2_UART_Init+0x58>)
 800091a:	220c      	movs	r2, #12
 800091c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091e:	4b0b      	ldr	r3, [pc, #44]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000924:	4b09      	ldr	r3, [pc, #36]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000926:	2200      	movs	r2, #0
 8000928:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800092a:	4b08      	ldr	r3, [pc, #32]	@ (800094c <MX_USART2_UART_Init+0x58>)
 800092c:	2200      	movs	r2, #0
 800092e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000930:	4b06      	ldr	r3, [pc, #24]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000932:	2200      	movs	r2, #0
 8000934:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000936:	4805      	ldr	r0, [pc, #20]	@ (800094c <MX_USART2_UART_Init+0x58>)
 8000938:	f004 fcd8 	bl	80052ec <HAL_UART_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000942:	f000 f88f 	bl	8000a64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	20000200 	.word	0x20000200
 8000950:	40004400 	.word	0x40004400

08000954 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800095a:	4b10      	ldr	r3, [pc, #64]	@ (800099c <MX_DMA_Init+0x48>)
 800095c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800095e:	4a0f      	ldr	r2, [pc, #60]	@ (800099c <MX_DMA_Init+0x48>)
 8000960:	f043 0301 	orr.w	r3, r3, #1
 8000964:	6493      	str	r3, [r2, #72]	@ 0x48
 8000966:	4b0d      	ldr	r3, [pc, #52]	@ (800099c <MX_DMA_Init+0x48>)
 8000968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800096a:	f003 0301 	and.w	r3, r3, #1
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000972:	2200      	movs	r2, #0
 8000974:	2100      	movs	r1, #0
 8000976:	200c      	movs	r0, #12
 8000978:	f001 fc43 	bl	8002202 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800097c:	200c      	movs	r0, #12
 800097e:	f001 fc5c 	bl	800223a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000982:	2200      	movs	r2, #0
 8000984:	2100      	movs	r1, #0
 8000986:	200d      	movs	r0, #13
 8000988:	f001 fc3b 	bl	8002202 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800098c:	200d      	movs	r0, #13
 800098e:	f001 fc54 	bl	800223a <HAL_NVIC_EnableIRQ>

}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40021000 	.word	0x40021000

080009a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b088      	sub	sp, #32
 80009a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a6:	f107 030c 	add.w	r3, r7, #12
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	605a      	str	r2, [r3, #4]
 80009b0:	609a      	str	r2, [r3, #8]
 80009b2:	60da      	str	r2, [r3, #12]
 80009b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b6:	4b29      	ldr	r3, [pc, #164]	@ (8000a5c <MX_GPIO_Init+0xbc>)
 80009b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ba:	4a28      	ldr	r2, [pc, #160]	@ (8000a5c <MX_GPIO_Init+0xbc>)
 80009bc:	f043 0304 	orr.w	r3, r3, #4
 80009c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009c2:	4b26      	ldr	r3, [pc, #152]	@ (8000a5c <MX_GPIO_Init+0xbc>)
 80009c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c6:	f003 0304 	and.w	r3, r3, #4
 80009ca:	60bb      	str	r3, [r7, #8]
 80009cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	4b23      	ldr	r3, [pc, #140]	@ (8000a5c <MX_GPIO_Init+0xbc>)
 80009d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d2:	4a22      	ldr	r2, [pc, #136]	@ (8000a5c <MX_GPIO_Init+0xbc>)
 80009d4:	f043 0301 	orr.w	r3, r3, #1
 80009d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009da:	4b20      	ldr	r3, [pc, #128]	@ (8000a5c <MX_GPIO_Init+0xbc>)
 80009dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009de:	f003 0301 	and.w	r3, r3, #1
 80009e2:	607b      	str	r3, [r7, #4]
 80009e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a5c <MX_GPIO_Init+0xbc>)
 80009e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ea:	4a1c      	ldr	r2, [pc, #112]	@ (8000a5c <MX_GPIO_Init+0xbc>)
 80009ec:	f043 0302 	orr.w	r3, r3, #2
 80009f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009f2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a5c <MX_GPIO_Init+0xbc>)
 80009f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f6:	f003 0302 	and.w	r3, r3, #2
 80009fa:	603b      	str	r3, [r7, #0]
 80009fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a08:	f002 f95a 	bl	8002cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	2108      	movs	r1, #8
 8000a10:	4813      	ldr	r0, [pc, #76]	@ (8000a60 <MX_GPIO_Init+0xc0>)
 8000a12:	f002 f955 	bl	8002cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_INT_Pin */
  GPIO_InitStruct.Pin = SPI_INT_Pin;
 8000a16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a24:	2301      	movs	r3, #1
 8000a26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_INT_GPIO_Port, &GPIO_InitStruct);
 8000a28:	f107 030c 	add.w	r3, r7, #12
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a32:	f001 ffdb 	bl	80029ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000a36:	2308      	movs	r3, #8
 8000a38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000a46:	f107 030c 	add.w	r3, r7, #12
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4804      	ldr	r0, [pc, #16]	@ (8000a60 <MX_GPIO_Init+0xc0>)
 8000a4e:	f001 ffcd 	bl	80029ec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a52:	bf00      	nop
 8000a54:	3720      	adds	r7, #32
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	40021000 	.word	0x40021000
 8000a60:	48000400 	.word	0x48000400

08000a64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a68:	b672      	cpsid	i
}
 8000a6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  printf("Error\r\n");
 8000a6c:	4801      	ldr	r0, [pc, #4]	@ (8000a74 <Error_Handler+0x10>)
 8000a6e:	f005 fa87 	bl	8005f80 <puts>
 8000a72:	e7fb      	b.n	8000a6c <Error_Handler+0x8>
 8000a74:	08006dd4 	.word	0x08006dd4

08000a78 <spi_int_deassert>:
static void spi_int_assert(void) {
	printf("assert\r\n");
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_SET);
}

static void spi_int_deassert(void) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
	printf("deassert\r\n");
 8000a7c:	4805      	ldr	r0, [pc, #20]	@ (8000a94 <spi_int_deassert+0x1c>)
 8000a7e:	f005 fa7f 	bl	8005f80 <puts>
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 8000a82:	2200      	movs	r2, #0
 8000a84:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a8c:	f002 f918 	bl	8002cc0 <HAL_GPIO_WritePin>
}
 8000a90:	bf00      	nop
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	08006de4 	.word	0x08006de4

08000a98 <process_packet>:

/**
 * @brief This function contains the application logic to process a fully received packet.
 * @note It should be called AFTER the full packet is received via DMA.
 */
static void process_packet(const uint8_t* buffer, uint16_t total_len) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	460b      	mov	r3, r1
 8000aa2:	807b      	strh	r3, [r7, #2]
	printf("process_packet\r\n");
 8000aa4:	4819      	ldr	r0, [pc, #100]	@ (8000b0c <process_packet+0x74>)
 8000aa6:	f005 fa6b 	bl	8005f80 <puts>
    Commands_t command = buffer[0];
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	75fb      	strb	r3, [r7, #23]
    uint16_t payload_len = (buffer[1] << 8) | buffer[2];
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	b21b      	sxth	r3, r3
 8000ab8:	021b      	lsls	r3, r3, #8
 8000aba:	b21a      	sxth	r2, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	3302      	adds	r3, #2
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	b21b      	sxth	r3, r3
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	b21b      	sxth	r3, r3
 8000ac8:	82bb      	strh	r3, [r7, #20]

    // Check if the received length matches the header length
    if (payload_len != total_len - 3) {
 8000aca:	8aba      	ldrh	r2, [r7, #20]
 8000acc:	887b      	ldrh	r3, [r7, #2]
 8000ace:	3b03      	subs	r3, #3
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d115      	bne.n	8000b00 <process_packet+0x68>
        // Handle length mismatch error
        return;
    }

    // Point to the payload, which starts after the 3-byte header
    const uint8_t* payload = &buffer[3];
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	3303      	adds	r3, #3
 8000ad8:	613b      	str	r3, [r7, #16]

    switch (command) {
 8000ada:	7dfb      	ldrb	r3, [r7, #23]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d002      	beq.n	8000ae6 <process_packet+0x4e>
 8000ae0:	2b02      	cmp	r3, #2
 8000ae2:	d006      	beq.n	8000af2 <process_packet+0x5a>
            printf("Received Text: %.*s\r\n", payload_len, (char*)payload);
            break;

        default:
            // Handle unknown command
            break;
 8000ae4:	e00f      	b.n	8000b06 <process_packet+0x6e>
            if (payload_len == sizeof(MeasConfig_t)) {
 8000ae6:	8abb      	ldrh	r3, [r7, #20]
 8000ae8:	2b10      	cmp	r3, #16
 8000aea:	d10b      	bne.n	8000b04 <process_packet+0x6c>
                MeasConfig_t* received_config = (MeasConfig_t*)payload;
 8000aec:	693b      	ldr	r3, [r7, #16]
 8000aee:	60fb      	str	r3, [r7, #12]
            break;
 8000af0:	e008      	b.n	8000b04 <process_packet+0x6c>
            printf("Received Text: %.*s\r\n", payload_len, (char*)payload);
 8000af2:	8abb      	ldrh	r3, [r7, #20]
 8000af4:	693a      	ldr	r2, [r7, #16]
 8000af6:	4619      	mov	r1, r3
 8000af8:	4805      	ldr	r0, [pc, #20]	@ (8000b10 <process_packet+0x78>)
 8000afa:	f005 f9d9 	bl	8005eb0 <iprintf>
            break;
 8000afe:	e002      	b.n	8000b06 <process_packet+0x6e>
        return;
 8000b00:	bf00      	nop
 8000b02:	e000      	b.n	8000b06 <process_packet+0x6e>
            break;
 8000b04:	bf00      	nop
    }
}
 8000b06:	3718      	adds	r7, #24
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	08006df0 	.word	0x08006df0
 8000b10:	08006e00 	.word	0x08006e00

08000b14 <link_init>:

void link_init(SPI_HandleTypeDef *spi) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
    h_spi = spi;
 8000b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b48 <link_init+0x34>)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	6013      	str	r3, [r2, #0]
    spi_int_deassert();
 8000b22:	f7ff ffa9 	bl	8000a78 <spi_int_deassert>

    // Start listening for a packet from the Pi.
    if (HAL_SPI_Receive_DMA(h_spi, spi_rx_buf, BUFFER_SIZE) != HAL_OK) {
 8000b26:	4b08      	ldr	r3, [pc, #32]	@ (8000b48 <link_init+0x34>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b2e:	4907      	ldr	r1, [pc, #28]	@ (8000b4c <link_init+0x38>)
 8000b30:	4618      	mov	r0, r3
 8000b32:	f003 fb3f 	bl	80041b4 <HAL_SPI_Receive_DMA>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <link_init+0x2c>
        Error_Handler();
 8000b3c:	f7ff ff92 	bl	8000a64 <Error_Handler>
    }
}
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	20000688 	.word	0x20000688
 8000b4c:	20000288 	.word	0x20000288

08000b50 <HAL_SPI_RxCpltCallback>:

/**
 * @brief Callback for when a reception from the Pi (Master) is complete.
 * @note This is triggered when the Pi raises the Chip Select (CS) line.
 */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *spi) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000b58:	2108      	movs	r1, #8
 8000b5a:	480f      	ldr	r0, [pc, #60]	@ (8000b98 <HAL_SPI_RxCpltCallback+0x48>)
 8000b5c:	f002 f8c8 	bl	8002cf0 <HAL_GPIO_TogglePin>

	uint16_t bytes_received = BUFFER_SIZE - __HAL_DMA_GET_COUNTER(spi->hdmarx);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	b29b      	uxth	r3, r3
 8000b6a:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8000b6e:	81fb      	strh	r3, [r7, #14]

	if (bytes_received >= 3) {
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	2b02      	cmp	r3, #2
 8000b74:	d904      	bls.n	8000b80 <HAL_SPI_RxCpltCallback+0x30>
		process_packet(spi_rx_buf, bytes_received);
 8000b76:	89fb      	ldrh	r3, [r7, #14]
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4808      	ldr	r0, [pc, #32]	@ (8000b9c <HAL_SPI_RxCpltCallback+0x4c>)
 8000b7c:	f7ff ff8c 	bl	8000a98 <process_packet>
	}

	// Re-arm the DMA to be ready for the next packet from the Pi
	HAL_SPI_Receive_DMA(h_spi, spi_rx_buf, BUFFER_SIZE);
 8000b80:	4b07      	ldr	r3, [pc, #28]	@ (8000ba0 <HAL_SPI_RxCpltCallback+0x50>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b88:	4904      	ldr	r1, [pc, #16]	@ (8000b9c <HAL_SPI_RxCpltCallback+0x4c>)
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f003 fb12 	bl	80041b4 <HAL_SPI_Receive_DMA>

}
 8000b90:	bf00      	nop
 8000b92:	3710      	adds	r7, #16
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	48000400 	.word	0x48000400
 8000b9c:	20000288 	.word	0x20000288
 8000ba0:	20000688 	.word	0x20000688

08000ba4 <HAL_SPI_ErrorCallback>:
/**
 * @brief  SPI error callback.
 * @param  hspi: SPI handle
 * @note   This function is executed when a communication error is detected.
 */
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
	uint32_t error_code = HAL_SPI_GetError(hspi);
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	f003 ffe5 	bl	8004b7c <HAL_SPI_GetError>
 8000bb2:	60f8      	str	r0, [r7, #12]

	printf("--- SPI ERROR! ---\r\n");
 8000bb4:	4817      	ldr	r0, [pc, #92]	@ (8000c14 <HAL_SPI_ErrorCallback+0x70>)
 8000bb6:	f005 f9e3 	bl	8005f80 <puts>

	if (error_code & HAL_SPI_ERROR_OVR) {
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	f003 0304 	and.w	r3, r3, #4
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d002      	beq.n	8000bca <HAL_SPI_ErrorCallback+0x26>
		printf("Error Type: Overrun (OVR)\r\n");
 8000bc4:	4814      	ldr	r0, [pc, #80]	@ (8000c18 <HAL_SPI_ErrorCallback+0x74>)
 8000bc6:	f005 f9db 	bl	8005f80 <puts>
	}
	if (error_code & HAL_SPI_ERROR_MODF) {
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	f003 0301 	and.w	r3, r3, #1
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d002      	beq.n	8000bda <HAL_SPI_ErrorCallback+0x36>
		printf("Error Type: Mode Fault (MODF)\r\n");
 8000bd4:	4811      	ldr	r0, [pc, #68]	@ (8000c1c <HAL_SPI_ErrorCallback+0x78>)
 8000bd6:	f005 f9d3 	bl	8005f80 <puts>
	}
	if (error_code & HAL_SPI_ERROR_CRC) {
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	f003 0302 	and.w	r3, r3, #2
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d002      	beq.n	8000bea <HAL_SPI_ErrorCallback+0x46>
		printf("Error Type: CRC Error\r\n");
 8000be4:	480e      	ldr	r0, [pc, #56]	@ (8000c20 <HAL_SPI_ErrorCallback+0x7c>)
 8000be6:	f005 f9cb 	bl	8005f80 <puts>
	}

	// IMPORTANT: You MUST clear the error flags and re-start the reception,
	// otherwise the SPI peripheral will be stuck.
	HAL_SPI_Abort(hspi); // Abort current operations
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f003 fd88 	bl	8004700 <HAL_SPI_Abort>
	if (HAL_SPI_Receive_DMA(h_spi, spi_rx_buf, BUFFER_SIZE) != HAL_OK) {
 8000bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c24 <HAL_SPI_ErrorCallback+0x80>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bf8:	490b      	ldr	r1, [pc, #44]	@ (8000c28 <HAL_SPI_ErrorCallback+0x84>)
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f003 fada 	bl	80041b4 <HAL_SPI_Receive_DMA>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <HAL_SPI_ErrorCallback+0x66>
		Error_Handler(); // Failed to re-arm
 8000c06:	f7ff ff2d 	bl	8000a64 <Error_Handler>
	}
}
 8000c0a:	bf00      	nop
 8000c0c:	3710      	adds	r7, #16
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	08006e18 	.word	0x08006e18
 8000c18:	08006e2c 	.word	0x08006e2c
 8000c1c:	08006e48 	.word	0x08006e48
 8000c20:	08006e68 	.word	0x08006e68
 8000c24:	20000688 	.word	0x20000688
 8000c28:	20000288 	.word	0x20000288

08000c2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c32:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <HAL_MspInit+0x44>)
 8000c34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c36:	4a0e      	ldr	r2, [pc, #56]	@ (8000c70 <HAL_MspInit+0x44>)
 8000c38:	f043 0301 	orr.w	r3, r3, #1
 8000c3c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c70 <HAL_MspInit+0x44>)
 8000c40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c42:	f003 0301 	and.w	r3, r3, #1
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c4a:	4b09      	ldr	r3, [pc, #36]	@ (8000c70 <HAL_MspInit+0x44>)
 8000c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c4e:	4a08      	ldr	r2, [pc, #32]	@ (8000c70 <HAL_MspInit+0x44>)
 8000c50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c54:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c56:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <HAL_MspInit+0x44>)
 8000c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c5e:	603b      	str	r3, [r7, #0]
 8000c60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c62:	bf00      	nop
 8000c64:	370c      	adds	r7, #12
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	40021000 	.word	0x40021000

08000c74 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b098      	sub	sp, #96	@ 0x60
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c7c:	f107 030c 	add.w	r3, r7, #12
 8000c80:	2254      	movs	r2, #84	@ 0x54
 8000c82:	2100      	movs	r1, #0
 8000c84:	4618      	mov	r0, r3
 8000c86:	f005 fb0f 	bl	80062a8 <memset>
  if(hadc->Instance==ADC1)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a19      	ldr	r2, [pc, #100]	@ (8000cf4 <HAL_ADC_MspInit+0x80>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d12a      	bne.n	8000cea <HAL_ADC_MspInit+0x76>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000c94:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c98:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000c9a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000c9e:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000ca8:	2310      	movs	r3, #16
 8000caa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000cac:	2307      	movs	r3, #7
 8000cae:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000cb8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cbe:	f107 030c 	add.w	r3, r7, #12
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f002 feda 	bl	8003a7c <HAL_RCCEx_PeriphCLKConfig>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <HAL_ADC_MspInit+0x5e>
    {
      Error_Handler();
 8000cce:	f7ff fec9 	bl	8000a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000cd2:	4b09      	ldr	r3, [pc, #36]	@ (8000cf8 <HAL_ADC_MspInit+0x84>)
 8000cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cd6:	4a08      	ldr	r2, [pc, #32]	@ (8000cf8 <HAL_ADC_MspInit+0x84>)
 8000cd8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000cdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cde:	4b06      	ldr	r3, [pc, #24]	@ (8000cf8 <HAL_ADC_MspInit+0x84>)
 8000ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ce2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000cea:	bf00      	nop
 8000cec:	3760      	adds	r7, #96	@ 0x60
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	50040000 	.word	0x50040000
 8000cf8:	40021000 	.word	0x40021000

08000cfc <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a0a      	ldr	r2, [pc, #40]	@ (8000d34 <HAL_DAC_MspInit+0x38>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d10b      	bne.n	8000d26 <HAL_DAC_MspInit+0x2a>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d38 <HAL_DAC_MspInit+0x3c>)
 8000d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d12:	4a09      	ldr	r2, [pc, #36]	@ (8000d38 <HAL_DAC_MspInit+0x3c>)
 8000d14:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000d18:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d1a:	4b07      	ldr	r3, [pc, #28]	@ (8000d38 <HAL_DAC_MspInit+0x3c>)
 8000d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000d22:	60fb      	str	r3, [r7, #12]
 8000d24:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000d26:	bf00      	nop
 8000d28:	3714      	adds	r7, #20
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	40007400 	.word	0x40007400
 8000d38:	40021000 	.word	0x40021000

08000d3c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b08a      	sub	sp, #40	@ 0x28
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d44:	f107 0314 	add.w	r3, r7, #20
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	605a      	str	r2, [r3, #4]
 8000d4e:	609a      	str	r2, [r3, #8]
 8000d50:	60da      	str	r2, [r3, #12]
 8000d52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a53      	ldr	r2, [pc, #332]	@ (8000ea8 <HAL_SPI_MspInit+0x16c>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	f040 809f 	bne.w	8000e9e <HAL_SPI_MspInit+0x162>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d60:	4b52      	ldr	r3, [pc, #328]	@ (8000eac <HAL_SPI_MspInit+0x170>)
 8000d62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d64:	4a51      	ldr	r2, [pc, #324]	@ (8000eac <HAL_SPI_MspInit+0x170>)
 8000d66:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d6a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d6c:	4b4f      	ldr	r3, [pc, #316]	@ (8000eac <HAL_SPI_MspInit+0x170>)
 8000d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d74:	613b      	str	r3, [r7, #16]
 8000d76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d78:	4b4c      	ldr	r3, [pc, #304]	@ (8000eac <HAL_SPI_MspInit+0x170>)
 8000d7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d7c:	4a4b      	ldr	r2, [pc, #300]	@ (8000eac <HAL_SPI_MspInit+0x170>)
 8000d7e:	f043 0301 	orr.w	r3, r3, #1
 8000d82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d84:	4b49      	ldr	r3, [pc, #292]	@ (8000eac <HAL_SPI_MspInit+0x170>)
 8000d86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d88:	f003 0301 	and.w	r3, r3, #1
 8000d8c:	60fb      	str	r3, [r7, #12]
 8000d8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d90:	4b46      	ldr	r3, [pc, #280]	@ (8000eac <HAL_SPI_MspInit+0x170>)
 8000d92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d94:	4a45      	ldr	r2, [pc, #276]	@ (8000eac <HAL_SPI_MspInit+0x170>)
 8000d96:	f043 0302 	orr.w	r3, r3, #2
 8000d9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d9c:	4b43      	ldr	r3, [pc, #268]	@ (8000eac <HAL_SPI_MspInit+0x170>)
 8000d9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da0:	f003 0302 	and.w	r3, r3, #2
 8000da4:	60bb      	str	r3, [r7, #8]
 8000da6:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB0     ------> SPI1_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8000da8:	23c2      	movs	r3, #194	@ 0xc2
 8000daa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dac:	2302      	movs	r3, #2
 8000dae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db4:	2303      	movs	r3, #3
 8000db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000db8:	2305      	movs	r3, #5
 8000dba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dc6:	f001 fe11 	bl	80029ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dda:	2305      	movs	r3, #5
 8000ddc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dde:	f107 0314 	add.w	r3, r7, #20
 8000de2:	4619      	mov	r1, r3
 8000de4:	4832      	ldr	r0, [pc, #200]	@ (8000eb0 <HAL_SPI_MspInit+0x174>)
 8000de6:	f001 fe01 	bl	80029ec <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000dea:	4b32      	ldr	r3, [pc, #200]	@ (8000eb4 <HAL_SPI_MspInit+0x178>)
 8000dec:	4a32      	ldr	r2, [pc, #200]	@ (8000eb8 <HAL_SPI_MspInit+0x17c>)
 8000dee:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8000df0:	4b30      	ldr	r3, [pc, #192]	@ (8000eb4 <HAL_SPI_MspInit+0x178>)
 8000df2:	2201      	movs	r2, #1
 8000df4:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000df6:	4b2f      	ldr	r3, [pc, #188]	@ (8000eb4 <HAL_SPI_MspInit+0x178>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dfc:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb4 <HAL_SPI_MspInit+0x178>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e02:	4b2c      	ldr	r3, [pc, #176]	@ (8000eb4 <HAL_SPI_MspInit+0x178>)
 8000e04:	2280      	movs	r2, #128	@ 0x80
 8000e06:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e08:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb4 <HAL_SPI_MspInit+0x178>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e0e:	4b29      	ldr	r3, [pc, #164]	@ (8000eb4 <HAL_SPI_MspInit+0x178>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000e14:	4b27      	ldr	r3, [pc, #156]	@ (8000eb4 <HAL_SPI_MspInit+0x178>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e1a:	4b26      	ldr	r3, [pc, #152]	@ (8000eb4 <HAL_SPI_MspInit+0x178>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000e20:	4824      	ldr	r0, [pc, #144]	@ (8000eb4 <HAL_SPI_MspInit+0x178>)
 8000e22:	f001 fb6d 	bl	8002500 <HAL_DMA_Init>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <HAL_SPI_MspInit+0xf4>
    {
      Error_Handler();
 8000e2c:	f7ff fe1a 	bl	8000a64 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	4a20      	ldr	r2, [pc, #128]	@ (8000eb4 <HAL_SPI_MspInit+0x178>)
 8000e34:	659a      	str	r2, [r3, #88]	@ 0x58
 8000e36:	4a1f      	ldr	r2, [pc, #124]	@ (8000eb4 <HAL_SPI_MspInit+0x178>)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000e3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ebc <HAL_SPI_MspInit+0x180>)
 8000e3e:	4a20      	ldr	r2, [pc, #128]	@ (8000ec0 <HAL_SPI_MspInit+0x184>)
 8000e40:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8000e42:	4b1e      	ldr	r3, [pc, #120]	@ (8000ebc <HAL_SPI_MspInit+0x180>)
 8000e44:	2201      	movs	r2, #1
 8000e46:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e48:	4b1c      	ldr	r3, [pc, #112]	@ (8000ebc <HAL_SPI_MspInit+0x180>)
 8000e4a:	2210      	movs	r2, #16
 8000e4c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000ebc <HAL_SPI_MspInit+0x180>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e54:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <HAL_SPI_MspInit+0x180>)
 8000e56:	2280      	movs	r2, #128	@ 0x80
 8000e58:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e5a:	4b18      	ldr	r3, [pc, #96]	@ (8000ebc <HAL_SPI_MspInit+0x180>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e60:	4b16      	ldr	r3, [pc, #88]	@ (8000ebc <HAL_SPI_MspInit+0x180>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000e66:	4b15      	ldr	r3, [pc, #84]	@ (8000ebc <HAL_SPI_MspInit+0x180>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e6c:	4b13      	ldr	r3, [pc, #76]	@ (8000ebc <HAL_SPI_MspInit+0x180>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000e72:	4812      	ldr	r0, [pc, #72]	@ (8000ebc <HAL_SPI_MspInit+0x180>)
 8000e74:	f001 fb44 	bl	8002500 <HAL_DMA_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <HAL_SPI_MspInit+0x146>
    {
      Error_Handler();
 8000e7e:	f7ff fdf1 	bl	8000a64 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4a0d      	ldr	r2, [pc, #52]	@ (8000ebc <HAL_SPI_MspInit+0x180>)
 8000e86:	655a      	str	r2, [r3, #84]	@ 0x54
 8000e88:	4a0c      	ldr	r2, [pc, #48]	@ (8000ebc <HAL_SPI_MspInit+0x180>)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2100      	movs	r1, #0
 8000e92:	2023      	movs	r0, #35	@ 0x23
 8000e94:	f001 f9b5 	bl	8002202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000e98:	2023      	movs	r0, #35	@ 0x23
 8000e9a:	f001 f9ce 	bl	800223a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e9e:	bf00      	nop
 8000ea0:	3728      	adds	r7, #40	@ 0x28
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40013000 	.word	0x40013000
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	48000400 	.word	0x48000400
 8000eb4:	20000170 	.word	0x20000170
 8000eb8:	4002001c 	.word	0x4002001c
 8000ebc:	200001b8 	.word	0x200001b8
 8000ec0:	40020030 	.word	0x40020030

08000ec4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b09e      	sub	sp, #120	@ 0x78
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ecc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
 8000eda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000edc:	f107 0310 	add.w	r3, r7, #16
 8000ee0:	2254      	movs	r2, #84	@ 0x54
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f005 f9df 	bl	80062a8 <memset>
  if(huart->Instance==USART2)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a28      	ldr	r2, [pc, #160]	@ (8000f90 <HAL_UART_MspInit+0xcc>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d148      	bne.n	8000f86 <HAL_UART_MspInit+0xc2>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000efc:	f107 0310 	add.w	r3, r7, #16
 8000f00:	4618      	mov	r0, r3
 8000f02:	f002 fdbb 	bl	8003a7c <HAL_RCCEx_PeriphCLKConfig>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f0c:	f7ff fdaa 	bl	8000a64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f10:	4b20      	ldr	r3, [pc, #128]	@ (8000f94 <HAL_UART_MspInit+0xd0>)
 8000f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f14:	4a1f      	ldr	r2, [pc, #124]	@ (8000f94 <HAL_UART_MspInit+0xd0>)
 8000f16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000f94 <HAL_UART_MspInit+0xd0>)
 8000f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f28:	4b1a      	ldr	r3, [pc, #104]	@ (8000f94 <HAL_UART_MspInit+0xd0>)
 8000f2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2c:	4a19      	ldr	r2, [pc, #100]	@ (8000f94 <HAL_UART_MspInit+0xd0>)
 8000f2e:	f043 0301 	orr.w	r3, r3, #1
 8000f32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f34:	4b17      	ldr	r3, [pc, #92]	@ (8000f94 <HAL_UART_MspInit+0xd0>)
 8000f36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f38:	f003 0301 	and.w	r3, r3, #1
 8000f3c:	60bb      	str	r3, [r7, #8]
 8000f3e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000f40:	2304      	movs	r3, #4
 8000f42:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f44:	2302      	movs	r3, #2
 8000f46:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f50:	2307      	movs	r3, #7
 8000f52:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000f54:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f5e:	f001 fd45 	bl	80029ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000f62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f66:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f70:	2303      	movs	r3, #3
 8000f72:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000f74:	2303      	movs	r3, #3
 8000f76:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000f78:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f82:	f001 fd33 	bl	80029ec <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f86:	bf00      	nop
 8000f88:	3778      	adds	r7, #120	@ 0x78
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40004400 	.word	0x40004400
 8000f94:	40021000 	.word	0x40021000

08000f98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f9c:	bf00      	nop
 8000f9e:	e7fd      	b.n	8000f9c <NMI_Handler+0x4>

08000fa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fa4:	bf00      	nop
 8000fa6:	e7fd      	b.n	8000fa4 <HardFault_Handler+0x4>

08000fa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fac:	bf00      	nop
 8000fae:	e7fd      	b.n	8000fac <MemManage_Handler+0x4>

08000fb0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fb4:	bf00      	nop
 8000fb6:	e7fd      	b.n	8000fb4 <BusFault_Handler+0x4>

08000fb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fbc:	bf00      	nop
 8000fbe:	e7fd      	b.n	8000fbc <UsageFault_Handler+0x4>

08000fc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr

08000fea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fea:	b580      	push	{r7, lr}
 8000fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fee:	f000 f939 	bl	8001264 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
	...

08000ff8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000ffc:	4802      	ldr	r0, [pc, #8]	@ (8001008 <DMA1_Channel2_IRQHandler+0x10>)
 8000ffe:	f001 fc16 	bl	800282e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20000170 	.word	0x20000170

0800100c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001010:	4802      	ldr	r0, [pc, #8]	@ (800101c <DMA1_Channel3_IRQHandler+0x10>)
 8001012:	f001 fc0c 	bl	800282e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	200001b8 	.word	0x200001b8

08001020 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001024:	4802      	ldr	r0, [pc, #8]	@ (8001030 <SPI1_IRQHandler+0x10>)
 8001026:	f003 fc8b 	bl	8004940 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	2000010c 	.word	0x2000010c

08001034 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001040:	2300      	movs	r3, #0
 8001042:	617b      	str	r3, [r7, #20]
 8001044:	e00a      	b.n	800105c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001046:	f3af 8000 	nop.w
 800104a:	4601      	mov	r1, r0
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	1c5a      	adds	r2, r3, #1
 8001050:	60ba      	str	r2, [r7, #8]
 8001052:	b2ca      	uxtb	r2, r1
 8001054:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	3301      	adds	r3, #1
 800105a:	617b      	str	r3, [r7, #20]
 800105c:	697a      	ldr	r2, [r7, #20]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	429a      	cmp	r2, r3
 8001062:	dbf0      	blt.n	8001046 <_read+0x12>
  }

  return len;
 8001064:	687b      	ldr	r3, [r7, #4]
}
 8001066:	4618      	mov	r0, r3
 8001068:	3718      	adds	r7, #24
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <_close>:
  }
  return len;
}

int _close(int file)
{
 800106e:	b480      	push	{r7}
 8001070:	b083      	sub	sp, #12
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001076:	f04f 33ff 	mov.w	r3, #4294967295
}
 800107a:	4618      	mov	r0, r3
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001086:	b480      	push	{r7}
 8001088:	b083      	sub	sp, #12
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
 800108e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001096:	605a      	str	r2, [r3, #4]
  return 0;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr

080010a6 <_isatty>:

int _isatty(int file)
{
 80010a6:	b480      	push	{r7}
 80010a8:	b083      	sub	sp, #12
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010ae:	2301      	movs	r3, #1
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010bc:	b480      	push	{r7}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3714      	adds	r7, #20
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
	...

080010d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010e0:	4a14      	ldr	r2, [pc, #80]	@ (8001134 <_sbrk+0x5c>)
 80010e2:	4b15      	ldr	r3, [pc, #84]	@ (8001138 <_sbrk+0x60>)
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010ec:	4b13      	ldr	r3, [pc, #76]	@ (800113c <_sbrk+0x64>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d102      	bne.n	80010fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010f4:	4b11      	ldr	r3, [pc, #68]	@ (800113c <_sbrk+0x64>)
 80010f6:	4a12      	ldr	r2, [pc, #72]	@ (8001140 <_sbrk+0x68>)
 80010f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010fa:	4b10      	ldr	r3, [pc, #64]	@ (800113c <_sbrk+0x64>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4413      	add	r3, r2
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	429a      	cmp	r2, r3
 8001106:	d207      	bcs.n	8001118 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001108:	f005 f91c 	bl	8006344 <__errno>
 800110c:	4603      	mov	r3, r0
 800110e:	220c      	movs	r2, #12
 8001110:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001112:	f04f 33ff 	mov.w	r3, #4294967295
 8001116:	e009      	b.n	800112c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001118:	4b08      	ldr	r3, [pc, #32]	@ (800113c <_sbrk+0x64>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800111e:	4b07      	ldr	r3, [pc, #28]	@ (800113c <_sbrk+0x64>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4413      	add	r3, r2
 8001126:	4a05      	ldr	r2, [pc, #20]	@ (800113c <_sbrk+0x64>)
 8001128:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800112a:	68fb      	ldr	r3, [r7, #12]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3718      	adds	r7, #24
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	2000c000 	.word	0x2000c000
 8001138:	00000400 	.word	0x00000400
 800113c:	2000068c 	.word	0x2000068c
 8001140:	200007e0 	.word	0x200007e0

08001144 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001148:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <SystemInit+0x20>)
 800114a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800114e:	4a05      	ldr	r2, [pc, #20]	@ (8001164 <SystemInit+0x20>)
 8001150:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001154:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001168:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011a0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800116c:	f7ff ffea 	bl	8001144 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001170:	480c      	ldr	r0, [pc, #48]	@ (80011a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001172:	490d      	ldr	r1, [pc, #52]	@ (80011a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001174:	4a0d      	ldr	r2, [pc, #52]	@ (80011ac <LoopForever+0xe>)
  movs r3, #0
 8001176:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001178:	e002      	b.n	8001180 <LoopCopyDataInit>

0800117a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800117a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800117c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800117e:	3304      	adds	r3, #4

08001180 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001180:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001182:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001184:	d3f9      	bcc.n	800117a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001186:	4a0a      	ldr	r2, [pc, #40]	@ (80011b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001188:	4c0a      	ldr	r4, [pc, #40]	@ (80011b4 <LoopForever+0x16>)
  movs r3, #0
 800118a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800118c:	e001      	b.n	8001192 <LoopFillZerobss>

0800118e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800118e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001190:	3204      	adds	r2, #4

08001192 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001192:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001194:	d3fb      	bcc.n	800118e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001196:	f005 f8db 	bl	8006350 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800119a:	f7ff fa4d 	bl	8000638 <main>

0800119e <LoopForever>:

LoopForever:
    b LoopForever
 800119e:	e7fe      	b.n	800119e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80011a0:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80011a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011a8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80011ac:	08006f0c 	.word	0x08006f0c
  ldr r2, =_sbss
 80011b0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80011b4:	200007e0 	.word	0x200007e0

080011b8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011b8:	e7fe      	b.n	80011b8 <ADC1_IRQHandler>

080011ba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b082      	sub	sp, #8
 80011be:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011c0:	2300      	movs	r3, #0
 80011c2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011c4:	2003      	movs	r0, #3
 80011c6:	f001 f811 	bl	80021ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011ca:	2000      	movs	r0, #0
 80011cc:	f000 f80e 	bl	80011ec <HAL_InitTick>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d002      	beq.n	80011dc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	71fb      	strb	r3, [r7, #7]
 80011da:	e001      	b.n	80011e0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011dc:	f7ff fd26 	bl	8000c2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011e0:	79fb      	ldrb	r3, [r7, #7]
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80011f4:	2300      	movs	r3, #0
 80011f6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80011f8:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <HAL_InitTick+0x6c>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d023      	beq.n	8001248 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001200:	4b16      	ldr	r3, [pc, #88]	@ (800125c <HAL_InitTick+0x70>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	4b14      	ldr	r3, [pc, #80]	@ (8001258 <HAL_InitTick+0x6c>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	4619      	mov	r1, r3
 800120a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800120e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001212:	fbb2 f3f3 	udiv	r3, r2, r3
 8001216:	4618      	mov	r0, r3
 8001218:	f001 f81d 	bl	8002256 <HAL_SYSTICK_Config>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d10f      	bne.n	8001242 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2b0f      	cmp	r3, #15
 8001226:	d809      	bhi.n	800123c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001228:	2200      	movs	r2, #0
 800122a:	6879      	ldr	r1, [r7, #4]
 800122c:	f04f 30ff 	mov.w	r0, #4294967295
 8001230:	f000 ffe7 	bl	8002202 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001234:	4a0a      	ldr	r2, [pc, #40]	@ (8001260 <HAL_InitTick+0x74>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6013      	str	r3, [r2, #0]
 800123a:	e007      	b.n	800124c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800123c:	2301      	movs	r3, #1
 800123e:	73fb      	strb	r3, [r7, #15]
 8001240:	e004      	b.n	800124c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	73fb      	strb	r3, [r7, #15]
 8001246:	e001      	b.n	800124c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001248:	2301      	movs	r3, #1
 800124a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800124c:	7bfb      	ldrb	r3, [r7, #15]
}
 800124e:	4618      	mov	r0, r3
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000008 	.word	0x20000008
 800125c:	20000000 	.word	0x20000000
 8001260:	20000004 	.word	0x20000004

08001264 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001268:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <HAL_IncTick+0x20>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	461a      	mov	r2, r3
 800126e:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <HAL_IncTick+0x24>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4413      	add	r3, r2
 8001274:	4a04      	ldr	r2, [pc, #16]	@ (8001288 <HAL_IncTick+0x24>)
 8001276:	6013      	str	r3, [r2, #0]
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	20000008 	.word	0x20000008
 8001288:	20000690 	.word	0x20000690

0800128c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  return uwTick;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <HAL_GetTick+0x14>)
 8001292:	681b      	ldr	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000690 	.word	0x20000690

080012a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012ac:	f7ff ffee 	bl	800128c <HAL_GetTick>
 80012b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012bc:	d005      	beq.n	80012ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80012be:	4b0a      	ldr	r3, [pc, #40]	@ (80012e8 <HAL_Delay+0x44>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	461a      	mov	r2, r3
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	4413      	add	r3, r2
 80012c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012ca:	bf00      	nop
 80012cc:	f7ff ffde 	bl	800128c <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d8f7      	bhi.n	80012cc <HAL_Delay+0x28>
  {
  }
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000008 	.word	0x20000008

080012ec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	431a      	orrs	r2, r3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	609a      	str	r2, [r3, #8]
}
 8001306:	bf00      	nop
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001312:	b480      	push	{r7}
 8001314:	b083      	sub	sp, #12
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
 800131a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	431a      	orrs	r2, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	609a      	str	r2, [r3, #8]
}
 800132c:	bf00      	nop
 800132e:	370c      	adds	r7, #12
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr

08001338 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001348:	4618      	mov	r0, r3
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001354:	b480      	push	{r7}
 8001356:	b087      	sub	sp, #28
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
 8001360:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	3360      	adds	r3, #96	@ 0x60
 8001366:	461a      	mov	r2, r3
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4413      	add	r3, r2
 800136e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b08      	ldr	r3, [pc, #32]	@ (8001398 <LL_ADC_SetOffset+0x44>)
 8001376:	4013      	ands	r3, r2
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800137e:	683a      	ldr	r2, [r7, #0]
 8001380:	430a      	orrs	r2, r1
 8001382:	4313      	orrs	r3, r2
 8001384:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800138c:	bf00      	nop
 800138e:	371c      	adds	r7, #28
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	03fff000 	.word	0x03fff000

0800139c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	3360      	adds	r3, #96	@ 0x60
 80013aa:	461a      	mov	r2, r3
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	4413      	add	r3, r2
 80013b2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3714      	adds	r7, #20
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b087      	sub	sp, #28
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	3360      	adds	r3, #96	@ 0x60
 80013d8:	461a      	mov	r2, r3
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	4413      	add	r3, r2
 80013e0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	431a      	orrs	r2, r3
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80013f2:	bf00      	nop
 80013f4:	371c      	adds	r7, #28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr

080013fe <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80013fe:	b480      	push	{r7}
 8001400:	b087      	sub	sp, #28
 8001402:	af00      	add	r7, sp, #0
 8001404:	60f8      	str	r0, [r7, #12]
 8001406:	60b9      	str	r1, [r7, #8]
 8001408:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	3330      	adds	r3, #48	@ 0x30
 800140e:	461a      	mov	r2, r3
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	0a1b      	lsrs	r3, r3, #8
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	f003 030c 	and.w	r3, r3, #12
 800141a:	4413      	add	r3, r2
 800141c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	f003 031f 	and.w	r3, r3, #31
 8001428:	211f      	movs	r1, #31
 800142a:	fa01 f303 	lsl.w	r3, r1, r3
 800142e:	43db      	mvns	r3, r3
 8001430:	401a      	ands	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	0e9b      	lsrs	r3, r3, #26
 8001436:	f003 011f 	and.w	r1, r3, #31
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	f003 031f 	and.w	r3, r3, #31
 8001440:	fa01 f303 	lsl.w	r3, r1, r3
 8001444:	431a      	orrs	r2, r3
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800144a:	bf00      	nop
 800144c:	371c      	adds	r7, #28
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001456:	b480      	push	{r7}
 8001458:	b087      	sub	sp, #28
 800145a:	af00      	add	r7, sp, #0
 800145c:	60f8      	str	r0, [r7, #12]
 800145e:	60b9      	str	r1, [r7, #8]
 8001460:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	3314      	adds	r3, #20
 8001466:	461a      	mov	r2, r3
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	0e5b      	lsrs	r3, r3, #25
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	f003 0304 	and.w	r3, r3, #4
 8001472:	4413      	add	r3, r2
 8001474:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	0d1b      	lsrs	r3, r3, #20
 800147e:	f003 031f 	and.w	r3, r3, #31
 8001482:	2107      	movs	r1, #7
 8001484:	fa01 f303 	lsl.w	r3, r1, r3
 8001488:	43db      	mvns	r3, r3
 800148a:	401a      	ands	r2, r3
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	0d1b      	lsrs	r3, r3, #20
 8001490:	f003 031f 	and.w	r3, r3, #31
 8001494:	6879      	ldr	r1, [r7, #4]
 8001496:	fa01 f303 	lsl.w	r3, r1, r3
 800149a:	431a      	orrs	r2, r3
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80014a0:	bf00      	nop
 80014a2:	371c      	adds	r7, #28
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014c4:	43db      	mvns	r3, r3
 80014c6:	401a      	ands	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f003 0318 	and.w	r3, r3, #24
 80014ce:	4908      	ldr	r1, [pc, #32]	@ (80014f0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80014d0:	40d9      	lsrs	r1, r3
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	400b      	ands	r3, r1
 80014d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014da:	431a      	orrs	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80014e2:	bf00      	nop
 80014e4:	3714      	adds	r7, #20
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	0007ffff 	.word	0x0007ffff

080014f4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001504:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	6093      	str	r3, [r2, #8]
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001528:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800152c:	d101      	bne.n	8001532 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800152e:	2301      	movs	r3, #1
 8001530:	e000      	b.n	8001534 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001550:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001554:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001578:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800157c:	d101      	bne.n	8001582 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800157e:	2301      	movs	r3, #1
 8001580:	e000      	b.n	8001584 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001582:	2300      	movs	r3, #0
}
 8001584:	4618      	mov	r0, r3
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d101      	bne.n	80015a8 <LL_ADC_IsEnabled+0x18>
 80015a4:	2301      	movs	r3, #1
 80015a6:	e000      	b.n	80015aa <LL_ADC_IsEnabled+0x1a>
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr

080015b6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80015b6:	b480      	push	{r7}
 80015b8:	b083      	sub	sp, #12
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	2b04      	cmp	r3, #4
 80015c8:	d101      	bne.n	80015ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80015ca:	2301      	movs	r3, #1
 80015cc:	e000      	b.n	80015d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	f003 0308 	and.w	r3, r3, #8
 80015ec:	2b08      	cmp	r3, #8
 80015ee:	d101      	bne.n	80015f4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80015f0:	2301      	movs	r3, #1
 80015f2:	e000      	b.n	80015f6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
	...

08001604 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b088      	sub	sp, #32
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800160c:	2300      	movs	r3, #0
 800160e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d101      	bne.n	800161e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e126      	b.n	800186c <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001628:	2b00      	cmp	r3, #0
 800162a:	d109      	bne.n	8001640 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f7ff fb21 	bl	8000c74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2200      	movs	r2, #0
 8001636:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff ff67 	bl	8001518 <LL_ADC_IsDeepPowerDownEnabled>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d004      	beq.n	800165a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff ff4d 	bl	80014f4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff ff82 	bl	8001568 <LL_ADC_IsInternalRegulatorEnabled>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d115      	bne.n	8001696 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff ff66 	bl	8001540 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001674:	4b7f      	ldr	r3, [pc, #508]	@ (8001874 <HAL_ADC_Init+0x270>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	099b      	lsrs	r3, r3, #6
 800167a:	4a7f      	ldr	r2, [pc, #508]	@ (8001878 <HAL_ADC_Init+0x274>)
 800167c:	fba2 2303 	umull	r2, r3, r2, r3
 8001680:	099b      	lsrs	r3, r3, #6
 8001682:	3301      	adds	r3, #1
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001688:	e002      	b.n	8001690 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	3b01      	subs	r3, #1
 800168e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d1f9      	bne.n	800168a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff ff64 	bl	8001568 <LL_ADC_IsInternalRegulatorEnabled>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d10d      	bne.n	80016c2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016aa:	f043 0210 	orr.w	r2, r3, #16
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b6:	f043 0201 	orr.w	r2, r3, #1
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff ff75 	bl	80015b6 <LL_ADC_REG_IsConversionOngoing>
 80016cc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016d2:	f003 0310 	and.w	r3, r3, #16
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	f040 80bf 	bne.w	800185a <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f040 80bb 	bne.w	800185a <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016e8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80016ec:	f043 0202 	orr.w	r2, r3, #2
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ff49 	bl	8001590 <LL_ADC_IsEnabled>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d10b      	bne.n	800171c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001704:	485d      	ldr	r0, [pc, #372]	@ (800187c <HAL_ADC_Init+0x278>)
 8001706:	f7ff ff43 	bl	8001590 <LL_ADC_IsEnabled>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d105      	bne.n	800171c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	4619      	mov	r1, r3
 8001716:	485a      	ldr	r0, [pc, #360]	@ (8001880 <HAL_ADC_Init+0x27c>)
 8001718:	f7ff fde8 	bl	80012ec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	7e5b      	ldrb	r3, [r3, #25]
 8001720:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001726:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800172c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001732:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f893 3020 	ldrb.w	r3, [r3, #32]
 800173a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800173c:	4313      	orrs	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d106      	bne.n	8001758 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800174e:	3b01      	subs	r3, #1
 8001750:	045b      	lsls	r3, r3, #17
 8001752:	69ba      	ldr	r2, [r7, #24]
 8001754:	4313      	orrs	r3, r2
 8001756:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800175c:	2b00      	cmp	r3, #0
 800175e:	d009      	beq.n	8001774 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001764:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800176c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	4313      	orrs	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	68da      	ldr	r2, [r3, #12]
 800177a:	4b42      	ldr	r3, [pc, #264]	@ (8001884 <HAL_ADC_Init+0x280>)
 800177c:	4013      	ands	r3, r2
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	6812      	ldr	r2, [r2, #0]
 8001782:	69b9      	ldr	r1, [r7, #24]
 8001784:	430b      	orrs	r3, r1
 8001786:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ff25 	bl	80015dc <LL_ADC_INJ_IsConversionOngoing>
 8001792:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d13d      	bne.n	8001816 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d13a      	bne.n	8001816 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80017a4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80017ac:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80017ae:	4313      	orrs	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80017bc:	f023 0302 	bic.w	r3, r3, #2
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	6812      	ldr	r2, [r2, #0]
 80017c4:	69b9      	ldr	r1, [r7, #24]
 80017c6:	430b      	orrs	r3, r1
 80017c8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d118      	bne.n	8001806 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	691b      	ldr	r3, [r3, #16]
 80017da:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80017de:	f023 0304 	bic.w	r3, r3, #4
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80017ea:	4311      	orrs	r1, r2
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80017f0:	4311      	orrs	r1, r2
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80017f6:	430a      	orrs	r2, r1
 80017f8:	431a      	orrs	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f042 0201 	orr.w	r2, r2, #1
 8001802:	611a      	str	r2, [r3, #16]
 8001804:	e007      	b.n	8001816 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	691a      	ldr	r2, [r3, #16]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f022 0201 	bic.w	r2, r2, #1
 8001814:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	691b      	ldr	r3, [r3, #16]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d10c      	bne.n	8001838 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001824:	f023 010f 	bic.w	r1, r3, #15
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	69db      	ldr	r3, [r3, #28]
 800182c:	1e5a      	subs	r2, r3, #1
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	430a      	orrs	r2, r1
 8001834:	631a      	str	r2, [r3, #48]	@ 0x30
 8001836:	e007      	b.n	8001848 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f022 020f 	bic.w	r2, r2, #15
 8001846:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800184c:	f023 0303 	bic.w	r3, r3, #3
 8001850:	f043 0201 	orr.w	r2, r3, #1
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	655a      	str	r2, [r3, #84]	@ 0x54
 8001858:	e007      	b.n	800186a <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800185e:	f043 0210 	orr.w	r2, r3, #16
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800186a:	7ffb      	ldrb	r3, [r7, #31]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3720      	adds	r7, #32
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	20000000 	.word	0x20000000
 8001878:	053e2d63 	.word	0x053e2d63
 800187c:	50040000 	.word	0x50040000
 8001880:	50040300 	.word	0x50040300
 8001884:	fff0c007 	.word	0xfff0c007

08001888 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b0b6      	sub	sp, #216	@ 0xd8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001892:	2300      	movs	r3, #0
 8001894:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001898:	2300      	movs	r3, #0
 800189a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d101      	bne.n	80018aa <HAL_ADC_ConfigChannel+0x22>
 80018a6:	2302      	movs	r3, #2
 80018a8:	e3bb      	b.n	8002022 <HAL_ADC_ConfigChannel+0x79a>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2201      	movs	r2, #1
 80018ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7ff fe7d 	bl	80015b6 <LL_ADC_REG_IsConversionOngoing>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	f040 83a0 	bne.w	8002004 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	2b05      	cmp	r3, #5
 80018d2:	d824      	bhi.n	800191e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	3b02      	subs	r3, #2
 80018da:	2b03      	cmp	r3, #3
 80018dc:	d81b      	bhi.n	8001916 <HAL_ADC_ConfigChannel+0x8e>
 80018de:	a201      	add	r2, pc, #4	@ (adr r2, 80018e4 <HAL_ADC_ConfigChannel+0x5c>)
 80018e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e4:	080018f5 	.word	0x080018f5
 80018e8:	080018fd 	.word	0x080018fd
 80018ec:	08001905 	.word	0x08001905
 80018f0:	0800190d 	.word	0x0800190d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80018f4:	230c      	movs	r3, #12
 80018f6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80018fa:	e010      	b.n	800191e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80018fc:	2312      	movs	r3, #18
 80018fe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001902:	e00c      	b.n	800191e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001904:	2318      	movs	r3, #24
 8001906:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800190a:	e008      	b.n	800191e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800190c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001910:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001914:	e003      	b.n	800191e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001916:	2306      	movs	r3, #6
 8001918:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800191c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6818      	ldr	r0, [r3, #0]
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	461a      	mov	r2, r3
 8001928:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800192c:	f7ff fd67 	bl	80013fe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4618      	mov	r0, r3
 8001936:	f7ff fe3e 	bl	80015b6 <LL_ADC_REG_IsConversionOngoing>
 800193a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff fe4a 	bl	80015dc <LL_ADC_INJ_IsConversionOngoing>
 8001948:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800194c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001950:	2b00      	cmp	r3, #0
 8001952:	f040 81a4 	bne.w	8001c9e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001956:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800195a:	2b00      	cmp	r3, #0
 800195c:	f040 819f 	bne.w	8001c9e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6818      	ldr	r0, [r3, #0]
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	6819      	ldr	r1, [r3, #0]
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	461a      	mov	r2, r3
 800196e:	f7ff fd72 	bl	8001456 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	695a      	ldr	r2, [r3, #20]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	08db      	lsrs	r3, r3, #3
 800197e:	f003 0303 	and.w	r3, r3, #3
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	691b      	ldr	r3, [r3, #16]
 8001990:	2b04      	cmp	r3, #4
 8001992:	d00a      	beq.n	80019aa <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6818      	ldr	r0, [r3, #0]
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	6919      	ldr	r1, [r3, #16]
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80019a4:	f7ff fcd6 	bl	8001354 <LL_ADC_SetOffset>
 80019a8:	e179      	b.n	8001c9e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2100      	movs	r1, #0
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff fcf3 	bl	800139c <LL_ADC_GetOffsetChannel>
 80019b6:	4603      	mov	r3, r0
 80019b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d10a      	bne.n	80019d6 <HAL_ADC_ConfigChannel+0x14e>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2100      	movs	r1, #0
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff fce8 	bl	800139c <LL_ADC_GetOffsetChannel>
 80019cc:	4603      	mov	r3, r0
 80019ce:	0e9b      	lsrs	r3, r3, #26
 80019d0:	f003 021f 	and.w	r2, r3, #31
 80019d4:	e01e      	b.n	8001a14 <HAL_ADC_ConfigChannel+0x18c>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2100      	movs	r1, #0
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff fcdd 	bl	800139c <LL_ADC_GetOffsetChannel>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80019ec:	fa93 f3a3 	rbit	r3, r3
 80019f0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80019f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80019f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80019fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d101      	bne.n	8001a08 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001a04:	2320      	movs	r3, #32
 8001a06:	e004      	b.n	8001a12 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8001a08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a0c:	fab3 f383 	clz	r3, r3
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d105      	bne.n	8001a2c <HAL_ADC_ConfigChannel+0x1a4>
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	0e9b      	lsrs	r3, r3, #26
 8001a26:	f003 031f 	and.w	r3, r3, #31
 8001a2a:	e018      	b.n	8001a5e <HAL_ADC_ConfigChannel+0x1d6>
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a38:	fa93 f3a3 	rbit	r3, r3
 8001a3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001a40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001a48:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d101      	bne.n	8001a54 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8001a50:	2320      	movs	r3, #32
 8001a52:	e004      	b.n	8001a5e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8001a54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a58:	fab3 f383 	clz	r3, r3
 8001a5c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d106      	bne.n	8001a70 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2200      	movs	r2, #0
 8001a68:	2100      	movs	r1, #0
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fcac 	bl	80013c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2101      	movs	r1, #1
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff fc90 	bl	800139c <LL_ADC_GetOffsetChannel>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10a      	bne.n	8001a9c <HAL_ADC_ConfigChannel+0x214>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff fc85 	bl	800139c <LL_ADC_GetOffsetChannel>
 8001a92:	4603      	mov	r3, r0
 8001a94:	0e9b      	lsrs	r3, r3, #26
 8001a96:	f003 021f 	and.w	r2, r3, #31
 8001a9a:	e01e      	b.n	8001ada <HAL_ADC_ConfigChannel+0x252>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff fc7a 	bl	800139c <LL_ADC_GetOffsetChannel>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001ab2:	fa93 f3a3 	rbit	r3, r3
 8001ab6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001aba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001abe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001ac2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8001aca:	2320      	movs	r3, #32
 8001acc:	e004      	b.n	8001ad8 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8001ace:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001ad2:	fab3 f383 	clz	r3, r3
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d105      	bne.n	8001af2 <HAL_ADC_ConfigChannel+0x26a>
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	0e9b      	lsrs	r3, r3, #26
 8001aec:	f003 031f 	and.w	r3, r3, #31
 8001af0:	e018      	b.n	8001b24 <HAL_ADC_ConfigChannel+0x29c>
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001afe:	fa93 f3a3 	rbit	r3, r3
 8001b02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001b06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001b0a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001b0e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d101      	bne.n	8001b1a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001b16:	2320      	movs	r3, #32
 8001b18:	e004      	b.n	8001b24 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8001b1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001b1e:	fab3 f383 	clz	r3, r3
 8001b22:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d106      	bne.n	8001b36 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	2101      	movs	r1, #1
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff fc49 	bl	80013c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2102      	movs	r1, #2
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff fc2d 	bl	800139c <LL_ADC_GetOffsetChannel>
 8001b42:	4603      	mov	r3, r0
 8001b44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d10a      	bne.n	8001b62 <HAL_ADC_ConfigChannel+0x2da>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2102      	movs	r1, #2
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7ff fc22 	bl	800139c <LL_ADC_GetOffsetChannel>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	0e9b      	lsrs	r3, r3, #26
 8001b5c:	f003 021f 	and.w	r2, r3, #31
 8001b60:	e01e      	b.n	8001ba0 <HAL_ADC_ConfigChannel+0x318>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2102      	movs	r1, #2
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff fc17 	bl	800139c <LL_ADC_GetOffsetChannel>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001b78:	fa93 f3a3 	rbit	r3, r3
 8001b7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8001b80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001b84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8001b88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d101      	bne.n	8001b94 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8001b90:	2320      	movs	r3, #32
 8001b92:	e004      	b.n	8001b9e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8001b94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b98:	fab3 f383 	clz	r3, r3
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d105      	bne.n	8001bb8 <HAL_ADC_ConfigChannel+0x330>
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	0e9b      	lsrs	r3, r3, #26
 8001bb2:	f003 031f 	and.w	r3, r3, #31
 8001bb6:	e014      	b.n	8001be2 <HAL_ADC_ConfigChannel+0x35a>
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001bc0:	fa93 f3a3 	rbit	r3, r3
 8001bc4:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001bc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001bc8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001bcc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d101      	bne.n	8001bd8 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8001bd4:	2320      	movs	r3, #32
 8001bd6:	e004      	b.n	8001be2 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8001bd8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001bdc:	fab3 f383 	clz	r3, r3
 8001be0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d106      	bne.n	8001bf4 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2200      	movs	r2, #0
 8001bec:	2102      	movs	r1, #2
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff fbea 	bl	80013c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2103      	movs	r1, #3
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff fbce 	bl	800139c <LL_ADC_GetOffsetChannel>
 8001c00:	4603      	mov	r3, r0
 8001c02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d10a      	bne.n	8001c20 <HAL_ADC_ConfigChannel+0x398>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2103      	movs	r1, #3
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fbc3 	bl	800139c <LL_ADC_GetOffsetChannel>
 8001c16:	4603      	mov	r3, r0
 8001c18:	0e9b      	lsrs	r3, r3, #26
 8001c1a:	f003 021f 	and.w	r2, r3, #31
 8001c1e:	e017      	b.n	8001c50 <HAL_ADC_ConfigChannel+0x3c8>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2103      	movs	r1, #3
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff fbb8 	bl	800139c <LL_ADC_GetOffsetChannel>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c30:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001c32:	fa93 f3a3 	rbit	r3, r3
 8001c36:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001c38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c3a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001c3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d101      	bne.n	8001c46 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8001c42:	2320      	movs	r3, #32
 8001c44:	e003      	b.n	8001c4e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8001c46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c48:	fab3 f383 	clz	r3, r3
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d105      	bne.n	8001c68 <HAL_ADC_ConfigChannel+0x3e0>
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	0e9b      	lsrs	r3, r3, #26
 8001c62:	f003 031f 	and.w	r3, r3, #31
 8001c66:	e011      	b.n	8001c8c <HAL_ADC_ConfigChannel+0x404>
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c70:	fa93 f3a3 	rbit	r3, r3
 8001c74:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8001c76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c78:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8001c7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001c80:	2320      	movs	r3, #32
 8001c82:	e003      	b.n	8001c8c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001c84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c86:	fab3 f383 	clz	r3, r3
 8001c8a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d106      	bne.n	8001c9e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2200      	movs	r2, #0
 8001c96:	2103      	movs	r1, #3
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff fb95 	bl	80013c8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff fc74 	bl	8001590 <LL_ADC_IsEnabled>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	f040 8140 	bne.w	8001f30 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6818      	ldr	r0, [r3, #0]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	6819      	ldr	r1, [r3, #0]
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	f7ff fbf5 	bl	80014ac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	4a8f      	ldr	r2, [pc, #572]	@ (8001f04 <HAL_ADC_ConfigChannel+0x67c>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	f040 8131 	bne.w	8001f30 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d10b      	bne.n	8001cf6 <HAL_ADC_ConfigChannel+0x46e>
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	0e9b      	lsrs	r3, r3, #26
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	f003 031f 	and.w	r3, r3, #31
 8001cea:	2b09      	cmp	r3, #9
 8001cec:	bf94      	ite	ls
 8001cee:	2301      	movls	r3, #1
 8001cf0:	2300      	movhi	r3, #0
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	e019      	b.n	8001d2a <HAL_ADC_ConfigChannel+0x4a2>
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001cfe:	fa93 f3a3 	rbit	r3, r3
 8001d02:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8001d04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d06:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001d08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8001d0e:	2320      	movs	r3, #32
 8001d10:	e003      	b.n	8001d1a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8001d12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d14:	fab3 f383 	clz	r3, r3
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	f003 031f 	and.w	r3, r3, #31
 8001d20:	2b09      	cmp	r3, #9
 8001d22:	bf94      	ite	ls
 8001d24:	2301      	movls	r3, #1
 8001d26:	2300      	movhi	r3, #0
 8001d28:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d079      	beq.n	8001e22 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d107      	bne.n	8001d4a <HAL_ADC_ConfigChannel+0x4c2>
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	0e9b      	lsrs	r3, r3, #26
 8001d40:	3301      	adds	r3, #1
 8001d42:	069b      	lsls	r3, r3, #26
 8001d44:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d48:	e015      	b.n	8001d76 <HAL_ADC_ConfigChannel+0x4ee>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d52:	fa93 f3a3 	rbit	r3, r3
 8001d56:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8001d58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d5a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8001d5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8001d62:	2320      	movs	r3, #32
 8001d64:	e003      	b.n	8001d6e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8001d66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d68:	fab3 f383 	clz	r3, r3
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	3301      	adds	r3, #1
 8001d70:	069b      	lsls	r3, r3, #26
 8001d72:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d109      	bne.n	8001d96 <HAL_ADC_ConfigChannel+0x50e>
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	0e9b      	lsrs	r3, r3, #26
 8001d88:	3301      	adds	r3, #1
 8001d8a:	f003 031f 	and.w	r3, r3, #31
 8001d8e:	2101      	movs	r1, #1
 8001d90:	fa01 f303 	lsl.w	r3, r1, r3
 8001d94:	e017      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x53e>
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d9e:	fa93 f3a3 	rbit	r3, r3
 8001da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8001da4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001da6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8001da8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8001dae:	2320      	movs	r3, #32
 8001db0:	e003      	b.n	8001dba <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001db2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001db4:	fab3 f383 	clz	r3, r3
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	3301      	adds	r3, #1
 8001dbc:	f003 031f 	and.w	r3, r3, #31
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc6:	ea42 0103 	orr.w	r1, r2, r3
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d10a      	bne.n	8001dec <HAL_ADC_ConfigChannel+0x564>
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	0e9b      	lsrs	r3, r3, #26
 8001ddc:	3301      	adds	r3, #1
 8001dde:	f003 021f 	and.w	r2, r3, #31
 8001de2:	4613      	mov	r3, r2
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	4413      	add	r3, r2
 8001de8:	051b      	lsls	r3, r3, #20
 8001dea:	e018      	b.n	8001e1e <HAL_ADC_ConfigChannel+0x596>
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001df4:	fa93 f3a3 	rbit	r3, r3
 8001df8:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8001dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8001e04:	2320      	movs	r3, #32
 8001e06:	e003      	b.n	8001e10 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e0a:	fab3 f383 	clz	r3, r3
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	3301      	adds	r3, #1
 8001e12:	f003 021f 	and.w	r2, r3, #31
 8001e16:	4613      	mov	r3, r2
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	4413      	add	r3, r2
 8001e1c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e1e:	430b      	orrs	r3, r1
 8001e20:	e081      	b.n	8001f26 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d107      	bne.n	8001e3e <HAL_ADC_ConfigChannel+0x5b6>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	0e9b      	lsrs	r3, r3, #26
 8001e34:	3301      	adds	r3, #1
 8001e36:	069b      	lsls	r3, r3, #26
 8001e38:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e3c:	e015      	b.n	8001e6a <HAL_ADC_ConfigChannel+0x5e2>
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e46:	fa93 f3a3 	rbit	r3, r3
 8001e4a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8001e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d101      	bne.n	8001e5a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8001e56:	2320      	movs	r3, #32
 8001e58:	e003      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8001e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e5c:	fab3 f383 	clz	r3, r3
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	3301      	adds	r3, #1
 8001e64:	069b      	lsls	r3, r3, #26
 8001e66:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d109      	bne.n	8001e8a <HAL_ADC_ConfigChannel+0x602>
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	0e9b      	lsrs	r3, r3, #26
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	f003 031f 	and.w	r3, r3, #31
 8001e82:	2101      	movs	r1, #1
 8001e84:	fa01 f303 	lsl.w	r3, r1, r3
 8001e88:	e017      	b.n	8001eba <HAL_ADC_ConfigChannel+0x632>
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	fa93 f3a3 	rbit	r3, r3
 8001e96:	61bb      	str	r3, [r7, #24]
  return result;
 8001e98:	69bb      	ldr	r3, [r7, #24]
 8001e9a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001e9c:	6a3b      	ldr	r3, [r7, #32]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8001ea2:	2320      	movs	r3, #32
 8001ea4:	e003      	b.n	8001eae <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8001ea6:	6a3b      	ldr	r3, [r7, #32]
 8001ea8:	fab3 f383 	clz	r3, r3
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	3301      	adds	r3, #1
 8001eb0:	f003 031f 	and.w	r3, r3, #31
 8001eb4:	2101      	movs	r1, #1
 8001eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eba:	ea42 0103 	orr.w	r1, r2, r3
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d10d      	bne.n	8001ee6 <HAL_ADC_ConfigChannel+0x65e>
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	0e9b      	lsrs	r3, r3, #26
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	f003 021f 	and.w	r2, r3, #31
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	4413      	add	r3, r2
 8001edc:	3b1e      	subs	r3, #30
 8001ede:	051b      	lsls	r3, r3, #20
 8001ee0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ee4:	e01e      	b.n	8001f24 <HAL_ADC_ConfigChannel+0x69c>
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	fa93 f3a3 	rbit	r3, r3
 8001ef2:	60fb      	str	r3, [r7, #12]
  return result;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d104      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8001efe:	2320      	movs	r3, #32
 8001f00:	e006      	b.n	8001f10 <HAL_ADC_ConfigChannel+0x688>
 8001f02:	bf00      	nop
 8001f04:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	fab3 f383 	clz	r3, r3
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	3301      	adds	r3, #1
 8001f12:	f003 021f 	and.w	r2, r3, #31
 8001f16:	4613      	mov	r3, r2
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	4413      	add	r3, r2
 8001f1c:	3b1e      	subs	r3, #30
 8001f1e:	051b      	lsls	r3, r3, #20
 8001f20:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f24:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001f26:	683a      	ldr	r2, [r7, #0]
 8001f28:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	f7ff fa93 	bl	8001456 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	4b3d      	ldr	r3, [pc, #244]	@ (800202c <HAL_ADC_ConfigChannel+0x7a4>)
 8001f36:	4013      	ands	r3, r2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d06c      	beq.n	8002016 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f3c:	483c      	ldr	r0, [pc, #240]	@ (8002030 <HAL_ADC_ConfigChannel+0x7a8>)
 8001f3e:	f7ff f9fb 	bl	8001338 <LL_ADC_GetCommonPathInternalCh>
 8001f42:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a3a      	ldr	r2, [pc, #232]	@ (8002034 <HAL_ADC_ConfigChannel+0x7ac>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d127      	bne.n	8001fa0 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001f50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001f54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d121      	bne.n	8001fa0 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a35      	ldr	r2, [pc, #212]	@ (8002038 <HAL_ADC_ConfigChannel+0x7b0>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d157      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001f6a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001f6e:	4619      	mov	r1, r3
 8001f70:	482f      	ldr	r0, [pc, #188]	@ (8002030 <HAL_ADC_ConfigChannel+0x7a8>)
 8001f72:	f7ff f9ce 	bl	8001312 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f76:	4b31      	ldr	r3, [pc, #196]	@ (800203c <HAL_ADC_ConfigChannel+0x7b4>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	099b      	lsrs	r3, r3, #6
 8001f7c:	4a30      	ldr	r2, [pc, #192]	@ (8002040 <HAL_ADC_ConfigChannel+0x7b8>)
 8001f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f82:	099b      	lsrs	r3, r3, #6
 8001f84:	1c5a      	adds	r2, r3, #1
 8001f86:	4613      	mov	r3, r2
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	4413      	add	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001f90:	e002      	b.n	8001f98 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	3b01      	subs	r3, #1
 8001f96:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1f9      	bne.n	8001f92 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f9e:	e03a      	b.n	8002016 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a27      	ldr	r2, [pc, #156]	@ (8002044 <HAL_ADC_ConfigChannel+0x7bc>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d113      	bne.n	8001fd2 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001faa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001fae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d10d      	bne.n	8001fd2 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a1f      	ldr	r2, [pc, #124]	@ (8002038 <HAL_ADC_ConfigChannel+0x7b0>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d12a      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fc0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001fc4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4819      	ldr	r0, [pc, #100]	@ (8002030 <HAL_ADC_ConfigChannel+0x7a8>)
 8001fcc:	f7ff f9a1 	bl	8001312 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fd0:	e021      	b.n	8002016 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a1c      	ldr	r2, [pc, #112]	@ (8002048 <HAL_ADC_ConfigChannel+0x7c0>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d11c      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001fdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001fe0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d116      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a12      	ldr	r2, [pc, #72]	@ (8002038 <HAL_ADC_ConfigChannel+0x7b0>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d111      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ff2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001ff6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	480c      	ldr	r0, [pc, #48]	@ (8002030 <HAL_ADC_ConfigChannel+0x7a8>)
 8001ffe:	f7ff f988 	bl	8001312 <LL_ADC_SetCommonPathInternalCh>
 8002002:	e008      	b.n	8002016 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002008:	f043 0220 	orr.w	r2, r3, #32
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800201e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002022:	4618      	mov	r0, r3
 8002024:	37d8      	adds	r7, #216	@ 0xd8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	80080000 	.word	0x80080000
 8002030:	50040300 	.word	0x50040300
 8002034:	c7520000 	.word	0xc7520000
 8002038:	50040000 	.word	0x50040000
 800203c:	20000000 	.word	0x20000000
 8002040:	053e2d63 	.word	0x053e2d63
 8002044:	cb840000 	.word	0xcb840000
 8002048:	80000001 	.word	0x80000001

0800204c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f003 0307 	and.w	r3, r3, #7
 800205a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800205c:	4b0c      	ldr	r3, [pc, #48]	@ (8002090 <__NVIC_SetPriorityGrouping+0x44>)
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002062:	68ba      	ldr	r2, [r7, #8]
 8002064:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002068:	4013      	ands	r3, r2
 800206a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002074:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002078:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800207c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800207e:	4a04      	ldr	r2, [pc, #16]	@ (8002090 <__NVIC_SetPriorityGrouping+0x44>)
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	60d3      	str	r3, [r2, #12]
}
 8002084:	bf00      	nop
 8002086:	3714      	adds	r7, #20
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	e000ed00 	.word	0xe000ed00

08002094 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002098:	4b04      	ldr	r3, [pc, #16]	@ (80020ac <__NVIC_GetPriorityGrouping+0x18>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	0a1b      	lsrs	r3, r3, #8
 800209e:	f003 0307 	and.w	r3, r3, #7
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr
 80020ac:	e000ed00 	.word	0xe000ed00

080020b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	db0b      	blt.n	80020da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	f003 021f 	and.w	r2, r3, #31
 80020c8:	4907      	ldr	r1, [pc, #28]	@ (80020e8 <__NVIC_EnableIRQ+0x38>)
 80020ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ce:	095b      	lsrs	r3, r3, #5
 80020d0:	2001      	movs	r0, #1
 80020d2:	fa00 f202 	lsl.w	r2, r0, r2
 80020d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	e000e100 	.word	0xe000e100

080020ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	6039      	str	r1, [r7, #0]
 80020f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	db0a      	blt.n	8002116 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	b2da      	uxtb	r2, r3
 8002104:	490c      	ldr	r1, [pc, #48]	@ (8002138 <__NVIC_SetPriority+0x4c>)
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	0112      	lsls	r2, r2, #4
 800210c:	b2d2      	uxtb	r2, r2
 800210e:	440b      	add	r3, r1
 8002110:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002114:	e00a      	b.n	800212c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	b2da      	uxtb	r2, r3
 800211a:	4908      	ldr	r1, [pc, #32]	@ (800213c <__NVIC_SetPriority+0x50>)
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	f003 030f 	and.w	r3, r3, #15
 8002122:	3b04      	subs	r3, #4
 8002124:	0112      	lsls	r2, r2, #4
 8002126:	b2d2      	uxtb	r2, r2
 8002128:	440b      	add	r3, r1
 800212a:	761a      	strb	r2, [r3, #24]
}
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr
 8002138:	e000e100 	.word	0xe000e100
 800213c:	e000ed00 	.word	0xe000ed00

08002140 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002140:	b480      	push	{r7}
 8002142:	b089      	sub	sp, #36	@ 0x24
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	f1c3 0307 	rsb	r3, r3, #7
 800215a:	2b04      	cmp	r3, #4
 800215c:	bf28      	it	cs
 800215e:	2304      	movcs	r3, #4
 8002160:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	3304      	adds	r3, #4
 8002166:	2b06      	cmp	r3, #6
 8002168:	d902      	bls.n	8002170 <NVIC_EncodePriority+0x30>
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	3b03      	subs	r3, #3
 800216e:	e000      	b.n	8002172 <NVIC_EncodePriority+0x32>
 8002170:	2300      	movs	r3, #0
 8002172:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002174:	f04f 32ff 	mov.w	r2, #4294967295
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	43da      	mvns	r2, r3
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	401a      	ands	r2, r3
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002188:	f04f 31ff 	mov.w	r1, #4294967295
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	fa01 f303 	lsl.w	r3, r1, r3
 8002192:	43d9      	mvns	r1, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002198:	4313      	orrs	r3, r2
         );
}
 800219a:	4618      	mov	r0, r3
 800219c:	3724      	adds	r7, #36	@ 0x24
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
	...

080021a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3b01      	subs	r3, #1
 80021b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021b8:	d301      	bcc.n	80021be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ba:	2301      	movs	r3, #1
 80021bc:	e00f      	b.n	80021de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021be:	4a0a      	ldr	r2, [pc, #40]	@ (80021e8 <SysTick_Config+0x40>)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3b01      	subs	r3, #1
 80021c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021c6:	210f      	movs	r1, #15
 80021c8:	f04f 30ff 	mov.w	r0, #4294967295
 80021cc:	f7ff ff8e 	bl	80020ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021d0:	4b05      	ldr	r3, [pc, #20]	@ (80021e8 <SysTick_Config+0x40>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021d6:	4b04      	ldr	r3, [pc, #16]	@ (80021e8 <SysTick_Config+0x40>)
 80021d8:	2207      	movs	r2, #7
 80021da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	e000e010 	.word	0xe000e010

080021ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff ff29 	bl	800204c <__NVIC_SetPriorityGrouping>
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}

08002202 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b086      	sub	sp, #24
 8002206:	af00      	add	r7, sp, #0
 8002208:	4603      	mov	r3, r0
 800220a:	60b9      	str	r1, [r7, #8]
 800220c:	607a      	str	r2, [r7, #4]
 800220e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002210:	2300      	movs	r3, #0
 8002212:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002214:	f7ff ff3e 	bl	8002094 <__NVIC_GetPriorityGrouping>
 8002218:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	68b9      	ldr	r1, [r7, #8]
 800221e:	6978      	ldr	r0, [r7, #20]
 8002220:	f7ff ff8e 	bl	8002140 <NVIC_EncodePriority>
 8002224:	4602      	mov	r2, r0
 8002226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800222a:	4611      	mov	r1, r2
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff ff5d 	bl	80020ec <__NVIC_SetPriority>
}
 8002232:	bf00      	nop
 8002234:	3718      	adds	r7, #24
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b082      	sub	sp, #8
 800223e:	af00      	add	r7, sp, #0
 8002240:	4603      	mov	r3, r0
 8002242:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff ff31 	bl	80020b0 <__NVIC_EnableIRQ>
}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b082      	sub	sp, #8
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f7ff ffa2 	bl	80021a8 <SysTick_Config>
 8002264:	4603      	mov	r3, r0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b082      	sub	sp, #8
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d101      	bne.n	8002280 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e014      	b.n	80022aa <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	791b      	ldrb	r3, [r3, #4]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	d105      	bne.n	8002296 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f7fe fd33 	bl	8000cfc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2202      	movs	r2, #2
 800229a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2201      	movs	r2, #1
 80022a6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b088      	sub	sp, #32
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	60f8      	str	r0, [r7, #12]
 80022ba:	60b9      	str	r1, [r7, #8]
 80022bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	795b      	ldrb	r3, [r3, #5]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d101      	bne.n	80022ce <HAL_DAC_ConfigChannel+0x1c>
 80022ca:	2302      	movs	r3, #2
 80022cc:	e114      	b.n	80024f8 <HAL_DAC_ConfigChannel+0x246>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2201      	movs	r2, #1
 80022d2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2202      	movs	r2, #2
 80022d8:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2b04      	cmp	r3, #4
 80022e0:	f040 8081 	bne.w	80023e6 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80022e4:	f7fe ffd2 	bl	800128c <HAL_GetTick>
 80022e8:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d140      	bne.n	8002372 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80022f0:	e018      	b.n	8002324 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80022f2:	f7fe ffcb 	bl	800128c <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d911      	bls.n	8002324 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002306:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00a      	beq.n	8002324 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	691b      	ldr	r3, [r3, #16]
 8002312:	f043 0208 	orr.w	r2, r3, #8
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2203      	movs	r2, #3
 800231e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e0e9      	b.n	80024f8 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800232a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1df      	bne.n	80022f2 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8002332:	2001      	movs	r0, #1
 8002334:	f7fe ffb6 	bl	80012a4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68ba      	ldr	r2, [r7, #8]
 800233e:	6992      	ldr	r2, [r2, #24]
 8002340:	641a      	str	r2, [r3, #64]	@ 0x40
 8002342:	e023      	b.n	800238c <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002344:	f7fe ffa2 	bl	800128c <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b01      	cmp	r3, #1
 8002350:	d90f      	bls.n	8002372 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002358:	2b00      	cmp	r3, #0
 800235a:	da0a      	bge.n	8002372 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	691b      	ldr	r3, [r3, #16]
 8002360:	f043 0208 	orr.w	r2, r3, #8
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2203      	movs	r2, #3
 800236c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e0c2      	b.n	80024f8 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002378:	2b00      	cmp	r3, #0
 800237a:	dbe3      	blt.n	8002344 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800237c:	2001      	movs	r0, #1
 800237e:	f7fe ff91 	bl	80012a4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68ba      	ldr	r2, [r7, #8]
 8002388:	6992      	ldr	r2, [r2, #24]
 800238a:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f003 0310 	and.w	r3, r3, #16
 8002398:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800239c:	fa01 f303 	lsl.w	r3, r1, r3
 80023a0:	43db      	mvns	r3, r3
 80023a2:	ea02 0103 	and.w	r1, r2, r3
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	69da      	ldr	r2, [r3, #28]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f003 0310 	and.w	r3, r3, #16
 80023b0:	409a      	lsls	r2, r3
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	430a      	orrs	r2, r1
 80023b8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f003 0310 	and.w	r3, r3, #16
 80023c6:	21ff      	movs	r1, #255	@ 0xff
 80023c8:	fa01 f303 	lsl.w	r3, r1, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	ea02 0103 	and.w	r1, r2, r3
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	6a1a      	ldr	r2, [r3, #32]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f003 0310 	and.w	r3, r3, #16
 80023dc:	409a      	lsls	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	430a      	orrs	r2, r1
 80023e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d11d      	bne.n	800242a <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023f4:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f003 0310 	and.w	r3, r3, #16
 80023fc:	221f      	movs	r2, #31
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	43db      	mvns	r3, r3
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	4013      	ands	r3, r2
 8002408:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	695b      	ldr	r3, [r3, #20]
 800240e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f003 0310 	and.w	r3, r3, #16
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	4313      	orrs	r3, r2
 8002420:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002430:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f003 0310 	and.w	r3, r3, #16
 8002438:	2207      	movs	r2, #7
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	43db      	mvns	r3, r3
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4013      	ands	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	431a      	orrs	r2, r3
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	4313      	orrs	r3, r2
 8002456:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f003 0310 	and.w	r3, r3, #16
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	4313      	orrs	r3, r2
 8002468:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	6819      	ldr	r1, [r3, #0]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f003 0310 	and.w	r3, r3, #16
 800247e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43da      	mvns	r2, r3
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	400a      	ands	r2, r1
 800248e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f003 0310 	and.w	r3, r3, #16
 800249e:	f640 72fc 	movw	r2, #4092	@ 0xffc
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	43db      	mvns	r3, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4013      	ands	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f003 0310 	and.w	r3, r3, #16
 80024ba:	697a      	ldr	r2, [r7, #20]
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6819      	ldr	r1, [r3, #0]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f003 0310 	and.w	r3, r3, #16
 80024da:	22c0      	movs	r2, #192	@ 0xc0
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	43da      	mvns	r2, r3
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	400a      	ands	r2, r1
 80024e8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2201      	movs	r2, #1
 80024ee:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2200      	movs	r2, #0
 80024f4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3720      	adds	r7, #32
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d101      	bne.n	8002512 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e098      	b.n	8002644 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	461a      	mov	r2, r3
 8002518:	4b4d      	ldr	r3, [pc, #308]	@ (8002650 <HAL_DMA_Init+0x150>)
 800251a:	429a      	cmp	r2, r3
 800251c:	d80f      	bhi.n	800253e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	461a      	mov	r2, r3
 8002524:	4b4b      	ldr	r3, [pc, #300]	@ (8002654 <HAL_DMA_Init+0x154>)
 8002526:	4413      	add	r3, r2
 8002528:	4a4b      	ldr	r2, [pc, #300]	@ (8002658 <HAL_DMA_Init+0x158>)
 800252a:	fba2 2303 	umull	r2, r3, r2, r3
 800252e:	091b      	lsrs	r3, r3, #4
 8002530:	009a      	lsls	r2, r3, #2
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a48      	ldr	r2, [pc, #288]	@ (800265c <HAL_DMA_Init+0x15c>)
 800253a:	641a      	str	r2, [r3, #64]	@ 0x40
 800253c:	e00e      	b.n	800255c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	461a      	mov	r2, r3
 8002544:	4b46      	ldr	r3, [pc, #280]	@ (8002660 <HAL_DMA_Init+0x160>)
 8002546:	4413      	add	r3, r2
 8002548:	4a43      	ldr	r2, [pc, #268]	@ (8002658 <HAL_DMA_Init+0x158>)
 800254a:	fba2 2303 	umull	r2, r3, r2, r3
 800254e:	091b      	lsrs	r3, r3, #4
 8002550:	009a      	lsls	r2, r3, #2
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a42      	ldr	r2, [pc, #264]	@ (8002664 <HAL_DMA_Init+0x164>)
 800255a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2202      	movs	r2, #2
 8002560:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002572:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002576:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002580:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800258c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002598:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80025a0:	68fa      	ldr	r2, [r7, #12]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80025b6:	d039      	beq.n	800262c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025bc:	4a27      	ldr	r2, [pc, #156]	@ (800265c <HAL_DMA_Init+0x15c>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d11a      	bne.n	80025f8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80025c2:	4b29      	ldr	r3, [pc, #164]	@ (8002668 <HAL_DMA_Init+0x168>)
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ca:	f003 031c 	and.w	r3, r3, #28
 80025ce:	210f      	movs	r1, #15
 80025d0:	fa01 f303 	lsl.w	r3, r1, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	4924      	ldr	r1, [pc, #144]	@ (8002668 <HAL_DMA_Init+0x168>)
 80025d8:	4013      	ands	r3, r2
 80025da:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80025dc:	4b22      	ldr	r3, [pc, #136]	@ (8002668 <HAL_DMA_Init+0x168>)
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6859      	ldr	r1, [r3, #4]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e8:	f003 031c 	and.w	r3, r3, #28
 80025ec:	fa01 f303 	lsl.w	r3, r1, r3
 80025f0:	491d      	ldr	r1, [pc, #116]	@ (8002668 <HAL_DMA_Init+0x168>)
 80025f2:	4313      	orrs	r3, r2
 80025f4:	600b      	str	r3, [r1, #0]
 80025f6:	e019      	b.n	800262c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80025f8:	4b1c      	ldr	r3, [pc, #112]	@ (800266c <HAL_DMA_Init+0x16c>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002600:	f003 031c 	and.w	r3, r3, #28
 8002604:	210f      	movs	r1, #15
 8002606:	fa01 f303 	lsl.w	r3, r1, r3
 800260a:	43db      	mvns	r3, r3
 800260c:	4917      	ldr	r1, [pc, #92]	@ (800266c <HAL_DMA_Init+0x16c>)
 800260e:	4013      	ands	r3, r2
 8002610:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002612:	4b16      	ldr	r3, [pc, #88]	@ (800266c <HAL_DMA_Init+0x16c>)
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6859      	ldr	r1, [r3, #4]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261e:	f003 031c 	and.w	r3, r3, #28
 8002622:	fa01 f303 	lsl.w	r3, r1, r3
 8002626:	4911      	ldr	r1, [pc, #68]	@ (800266c <HAL_DMA_Init+0x16c>)
 8002628:	4313      	orrs	r3, r2
 800262a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2201      	movs	r2, #1
 8002636:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2200      	movs	r2, #0
 800263e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002642:	2300      	movs	r3, #0
}
 8002644:	4618      	mov	r0, r3
 8002646:	3714      	adds	r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	40020407 	.word	0x40020407
 8002654:	bffdfff8 	.word	0xbffdfff8
 8002658:	cccccccd 	.word	0xcccccccd
 800265c:	40020000 	.word	0x40020000
 8002660:	bffdfbf8 	.word	0xbffdfbf8
 8002664:	40020400 	.word	0x40020400
 8002668:	400200a8 	.word	0x400200a8
 800266c:	400204a8 	.word	0x400204a8

08002670 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
 800267c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800267e:	2300      	movs	r3, #0
 8002680:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002688:	2b01      	cmp	r3, #1
 800268a:	d101      	bne.n	8002690 <HAL_DMA_Start_IT+0x20>
 800268c:	2302      	movs	r3, #2
 800268e:	e04b      	b.n	8002728 <HAL_DMA_Start_IT+0xb8>
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d13a      	bne.n	800271a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2202      	movs	r2, #2
 80026a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f022 0201 	bic.w	r2, r2, #1
 80026c0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	68b9      	ldr	r1, [r7, #8]
 80026c8:	68f8      	ldr	r0, [r7, #12]
 80026ca:	f000 f95f 	bl	800298c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d008      	beq.n	80026e8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f042 020e 	orr.w	r2, r2, #14
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	e00f      	b.n	8002708 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f022 0204 	bic.w	r2, r2, #4
 80026f6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f042 020a 	orr.w	r2, r2, #10
 8002706:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f042 0201 	orr.w	r2, r2, #1
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	e005      	b.n	8002726 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002722:	2302      	movs	r3, #2
 8002724:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002726:	7dfb      	ldrb	r3, [r7, #23]
}
 8002728:	4618      	mov	r0, r3
 800272a:	3718      	adds	r7, #24
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002730:	b480      	push	{r7}
 8002732:	b085      	sub	sp, #20
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002738:	2300      	movs	r3, #0
 800273a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002742:	b2db      	uxtb	r3, r3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d008      	beq.n	800275a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2204      	movs	r2, #4
 800274c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e022      	b.n	80027a0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f022 020e 	bic.w	r2, r2, #14
 8002768:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 0201 	bic.w	r2, r2, #1
 8002778:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277e:	f003 021c 	and.w	r2, r3, #28
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	2101      	movs	r1, #1
 8002788:	fa01 f202 	lsl.w	r2, r1, r2
 800278c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2201      	movs	r2, #1
 8002792:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800279e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027b4:	2300      	movs	r3, #0
 80027b6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d005      	beq.n	80027d0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2204      	movs	r2, #4
 80027c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	73fb      	strb	r3, [r7, #15]
 80027ce:	e029      	b.n	8002824 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f022 020e 	bic.w	r2, r2, #14
 80027de:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f022 0201 	bic.w	r2, r2, #1
 80027ee:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f4:	f003 021c 	and.w	r2, r3, #28
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fc:	2101      	movs	r1, #1
 80027fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002802:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002818:	2b00      	cmp	r3, #0
 800281a:	d003      	beq.n	8002824 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	4798      	blx	r3
    }
  }
  return status;
 8002824:	7bfb      	ldrb	r3, [r7, #15]
}
 8002826:	4618      	mov	r0, r3
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b084      	sub	sp, #16
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	f003 031c 	and.w	r3, r3, #28
 800284e:	2204      	movs	r2, #4
 8002850:	409a      	lsls	r2, r3
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	4013      	ands	r3, r2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d026      	beq.n	80028a8 <HAL_DMA_IRQHandler+0x7a>
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	f003 0304 	and.w	r3, r3, #4
 8002860:	2b00      	cmp	r3, #0
 8002862:	d021      	beq.n	80028a8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0320 	and.w	r3, r3, #32
 800286e:	2b00      	cmp	r3, #0
 8002870:	d107      	bne.n	8002882 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f022 0204 	bic.w	r2, r2, #4
 8002880:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002886:	f003 021c 	and.w	r2, r3, #28
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288e:	2104      	movs	r1, #4
 8002890:	fa01 f202 	lsl.w	r2, r1, r2
 8002894:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	2b00      	cmp	r3, #0
 800289c:	d071      	beq.n	8002982 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80028a6:	e06c      	b.n	8002982 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ac:	f003 031c 	and.w	r3, r3, #28
 80028b0:	2202      	movs	r2, #2
 80028b2:	409a      	lsls	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	4013      	ands	r3, r2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d02e      	beq.n	800291a <HAL_DMA_IRQHandler+0xec>
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d029      	beq.n	800291a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0320 	and.w	r3, r3, #32
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d10b      	bne.n	80028ec <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 020a 	bic.w	r2, r2, #10
 80028e2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2201      	movs	r2, #1
 80028e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f0:	f003 021c 	and.w	r2, r3, #28
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f8:	2102      	movs	r1, #2
 80028fa:	fa01 f202 	lsl.w	r2, r1, r2
 80028fe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800290c:	2b00      	cmp	r3, #0
 800290e:	d038      	beq.n	8002982 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002918:	e033      	b.n	8002982 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800291e:	f003 031c 	and.w	r3, r3, #28
 8002922:	2208      	movs	r2, #8
 8002924:	409a      	lsls	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	4013      	ands	r3, r2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d02a      	beq.n	8002984 <HAL_DMA_IRQHandler+0x156>
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	f003 0308 	and.w	r3, r3, #8
 8002934:	2b00      	cmp	r3, #0
 8002936:	d025      	beq.n	8002984 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f022 020e 	bic.w	r2, r2, #14
 8002946:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294c:	f003 021c 	and.w	r2, r3, #28
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002954:	2101      	movs	r1, #1
 8002956:	fa01 f202 	lsl.w	r2, r1, r2
 800295a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002976:	2b00      	cmp	r3, #0
 8002978:	d004      	beq.n	8002984 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002982:	bf00      	nop
 8002984:	bf00      	nop
}
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
 8002998:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299e:	f003 021c 	and.w	r2, r3, #28
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a6:	2101      	movs	r1, #1
 80029a8:	fa01 f202 	lsl.w	r2, r1, r2
 80029ac:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	2b10      	cmp	r3, #16
 80029bc:	d108      	bne.n	80029d0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	68ba      	ldr	r2, [r7, #8]
 80029cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80029ce:	e007      	b.n	80029e0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68ba      	ldr	r2, [r7, #8]
 80029d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	60da      	str	r2, [r3, #12]
}
 80029e0:	bf00      	nop
 80029e2:	3714      	adds	r7, #20
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b087      	sub	sp, #28
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029f6:	2300      	movs	r3, #0
 80029f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029fa:	e148      	b.n	8002c8e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	2101      	movs	r1, #1
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	fa01 f303 	lsl.w	r3, r1, r3
 8002a08:	4013      	ands	r3, r2
 8002a0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f000 813a 	beq.w	8002c88 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f003 0303 	and.w	r3, r3, #3
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d005      	beq.n	8002a2c <HAL_GPIO_Init+0x40>
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 0303 	and.w	r3, r3, #3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d130      	bne.n	8002a8e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	2203      	movs	r2, #3
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	4013      	ands	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	68da      	ldr	r2, [r3, #12]
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	693a      	ldr	r2, [r7, #16]
 8002a5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a62:	2201      	movs	r2, #1
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	091b      	lsrs	r3, r3, #4
 8002a78:	f003 0201 	and.w	r2, r3, #1
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f003 0303 	and.w	r3, r3, #3
 8002a96:	2b03      	cmp	r3, #3
 8002a98:	d017      	beq.n	8002aca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d123      	bne.n	8002b1e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	08da      	lsrs	r2, r3, #3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	3208      	adds	r2, #8
 8002ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ae2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	f003 0307 	and.w	r3, r3, #7
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	220f      	movs	r2, #15
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43db      	mvns	r3, r3
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	4013      	ands	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	691a      	ldr	r2, [r3, #16]
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f003 0307 	and.w	r3, r3, #7
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	08da      	lsrs	r2, r3, #3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	3208      	adds	r2, #8
 8002b18:	6939      	ldr	r1, [r7, #16]
 8002b1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	2203      	movs	r2, #3
 8002b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4013      	ands	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f003 0203 	and.w	r2, r3, #3
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f000 8094 	beq.w	8002c88 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b60:	4b52      	ldr	r3, [pc, #328]	@ (8002cac <HAL_GPIO_Init+0x2c0>)
 8002b62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b64:	4a51      	ldr	r2, [pc, #324]	@ (8002cac <HAL_GPIO_Init+0x2c0>)
 8002b66:	f043 0301 	orr.w	r3, r3, #1
 8002b6a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b6c:	4b4f      	ldr	r3, [pc, #316]	@ (8002cac <HAL_GPIO_Init+0x2c0>)
 8002b6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b70:	f003 0301 	and.w	r3, r3, #1
 8002b74:	60bb      	str	r3, [r7, #8]
 8002b76:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b78:	4a4d      	ldr	r2, [pc, #308]	@ (8002cb0 <HAL_GPIO_Init+0x2c4>)
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	089b      	lsrs	r3, r3, #2
 8002b7e:	3302      	adds	r3, #2
 8002b80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b84:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	f003 0303 	and.w	r3, r3, #3
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	220f      	movs	r2, #15
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	43db      	mvns	r3, r3
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002ba2:	d00d      	beq.n	8002bc0 <HAL_GPIO_Init+0x1d4>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4a43      	ldr	r2, [pc, #268]	@ (8002cb4 <HAL_GPIO_Init+0x2c8>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d007      	beq.n	8002bbc <HAL_GPIO_Init+0x1d0>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4a42      	ldr	r2, [pc, #264]	@ (8002cb8 <HAL_GPIO_Init+0x2cc>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d101      	bne.n	8002bb8 <HAL_GPIO_Init+0x1cc>
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	e004      	b.n	8002bc2 <HAL_GPIO_Init+0x1d6>
 8002bb8:	2307      	movs	r3, #7
 8002bba:	e002      	b.n	8002bc2 <HAL_GPIO_Init+0x1d6>
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e000      	b.n	8002bc2 <HAL_GPIO_Init+0x1d6>
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	697a      	ldr	r2, [r7, #20]
 8002bc4:	f002 0203 	and.w	r2, r2, #3
 8002bc8:	0092      	lsls	r2, r2, #2
 8002bca:	4093      	lsls	r3, r2
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002bd2:	4937      	ldr	r1, [pc, #220]	@ (8002cb0 <HAL_GPIO_Init+0x2c4>)
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	089b      	lsrs	r3, r3, #2
 8002bd8:	3302      	adds	r3, #2
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002be0:	4b36      	ldr	r3, [pc, #216]	@ (8002cbc <HAL_GPIO_Init+0x2d0>)
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	43db      	mvns	r3, r3
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4013      	ands	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d003      	beq.n	8002c04 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002bfc:	693a      	ldr	r2, [r7, #16]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c04:	4a2d      	ldr	r2, [pc, #180]	@ (8002cbc <HAL_GPIO_Init+0x2d0>)
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c0a:	4b2c      	ldr	r3, [pc, #176]	@ (8002cbc <HAL_GPIO_Init+0x2d0>)
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	43db      	mvns	r3, r3
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	4013      	ands	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d003      	beq.n	8002c2e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c2e:	4a23      	ldr	r2, [pc, #140]	@ (8002cbc <HAL_GPIO_Init+0x2d0>)
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002c34:	4b21      	ldr	r3, [pc, #132]	@ (8002cbc <HAL_GPIO_Init+0x2d0>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	43db      	mvns	r3, r3
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	4013      	ands	r3, r2
 8002c42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d003      	beq.n	8002c58 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c58:	4a18      	ldr	r2, [pc, #96]	@ (8002cbc <HAL_GPIO_Init+0x2d0>)
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002c5e:	4b17      	ldr	r3, [pc, #92]	@ (8002cbc <HAL_GPIO_Init+0x2d0>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	43db      	mvns	r3, r3
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d003      	beq.n	8002c82 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c82:	4a0e      	ldr	r2, [pc, #56]	@ (8002cbc <HAL_GPIO_Init+0x2d0>)
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	fa22 f303 	lsr.w	r3, r2, r3
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	f47f aeaf 	bne.w	80029fc <HAL_GPIO_Init+0x10>
  }
}
 8002c9e:	bf00      	nop
 8002ca0:	bf00      	nop
 8002ca2:	371c      	adds	r7, #28
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	40010000 	.word	0x40010000
 8002cb4:	48000400 	.word	0x48000400
 8002cb8:	48000800 	.word	0x48000800
 8002cbc:	40010400 	.word	0x40010400

08002cc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	460b      	mov	r3, r1
 8002cca:	807b      	strh	r3, [r7, #2]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002cd0:	787b      	ldrb	r3, [r7, #1]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002cd6:	887a      	ldrh	r2, [r7, #2]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002cdc:	e002      	b.n	8002ce4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002cde:	887a      	ldrh	r2, [r7, #2]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ce4:	bf00      	nop
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	695b      	ldr	r3, [r3, #20]
 8002d00:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d02:	887a      	ldrh	r2, [r7, #2]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	4013      	ands	r3, r2
 8002d08:	041a      	lsls	r2, r3, #16
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	43d9      	mvns	r1, r3
 8002d0e:	887b      	ldrh	r3, [r7, #2]
 8002d10:	400b      	ands	r3, r1
 8002d12:	431a      	orrs	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	619a      	str	r2, [r3, #24]
}
 8002d18:	bf00      	nop
 8002d1a:	3714      	adds	r7, #20
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d28:	4b05      	ldr	r3, [pc, #20]	@ (8002d40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a04      	ldr	r2, [pc, #16]	@ (8002d40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002d2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d32:	6013      	str	r3, [r2, #0]
}
 8002d34:	bf00      	nop
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	40007000 	.word	0x40007000

08002d44 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002d48:	4b04      	ldr	r3, [pc, #16]	@ (8002d5c <HAL_PWREx_GetVoltageRange+0x18>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	40007000 	.word	0x40007000

08002d60 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d6e:	d130      	bne.n	8002dd2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d70:	4b23      	ldr	r3, [pc, #140]	@ (8002e00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d7c:	d038      	beq.n	8002df0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d7e:	4b20      	ldr	r3, [pc, #128]	@ (8002e00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d86:	4a1e      	ldr	r2, [pc, #120]	@ (8002e00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d8c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8002e04 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2232      	movs	r2, #50	@ 0x32
 8002d94:	fb02 f303 	mul.w	r3, r2, r3
 8002d98:	4a1b      	ldr	r2, [pc, #108]	@ (8002e08 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d9e:	0c9b      	lsrs	r3, r3, #18
 8002da0:	3301      	adds	r3, #1
 8002da2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002da4:	e002      	b.n	8002dac <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	3b01      	subs	r3, #1
 8002daa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002dac:	4b14      	ldr	r3, [pc, #80]	@ (8002e00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dae:	695b      	ldr	r3, [r3, #20]
 8002db0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002db4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002db8:	d102      	bne.n	8002dc0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1f2      	bne.n	8002da6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dc2:	695b      	ldr	r3, [r3, #20]
 8002dc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dcc:	d110      	bne.n	8002df0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e00f      	b.n	8002df2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8002e00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002dda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dde:	d007      	beq.n	8002df0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002de0:	4b07      	ldr	r3, [pc, #28]	@ (8002e00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002de8:	4a05      	ldr	r2, [pc, #20]	@ (8002e00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dee:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3714      	adds	r7, #20
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	40007000 	.word	0x40007000
 8002e04:	20000000 	.word	0x20000000
 8002e08:	431bde83 	.word	0x431bde83

08002e0c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b088      	sub	sp, #32
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d102      	bne.n	8002e20 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	f000 bc02 	b.w	8003624 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e20:	4b96      	ldr	r3, [pc, #600]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 030c 	and.w	r3, r3, #12
 8002e28:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e2a:	4b94      	ldr	r3, [pc, #592]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
 8002e32:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0310 	and.w	r3, r3, #16
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f000 80e4 	beq.w	800300a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d007      	beq.n	8002e58 <HAL_RCC_OscConfig+0x4c>
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	2b0c      	cmp	r3, #12
 8002e4c:	f040 808b 	bne.w	8002f66 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	f040 8087 	bne.w	8002f66 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e58:	4b88      	ldr	r3, [pc, #544]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0302 	and.w	r3, r3, #2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d005      	beq.n	8002e70 <HAL_RCC_OscConfig+0x64>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d101      	bne.n	8002e70 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e3d9      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a1a      	ldr	r2, [r3, #32]
 8002e74:	4b81      	ldr	r3, [pc, #516]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0308 	and.w	r3, r3, #8
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d004      	beq.n	8002e8a <HAL_RCC_OscConfig+0x7e>
 8002e80:	4b7e      	ldr	r3, [pc, #504]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e88:	e005      	b.n	8002e96 <HAL_RCC_OscConfig+0x8a>
 8002e8a:	4b7c      	ldr	r3, [pc, #496]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002e8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e90:	091b      	lsrs	r3, r3, #4
 8002e92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d223      	bcs.n	8002ee2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a1b      	ldr	r3, [r3, #32]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 fd8c 	bl	80039bc <RCC_SetFlashLatencyFromMSIRange>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e3ba      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002eae:	4b73      	ldr	r3, [pc, #460]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a72      	ldr	r2, [pc, #456]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002eb4:	f043 0308 	orr.w	r3, r3, #8
 8002eb8:	6013      	str	r3, [r2, #0]
 8002eba:	4b70      	ldr	r3, [pc, #448]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	496d      	ldr	r1, [pc, #436]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ecc:	4b6b      	ldr	r3, [pc, #428]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	021b      	lsls	r3, r3, #8
 8002eda:	4968      	ldr	r1, [pc, #416]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	604b      	str	r3, [r1, #4]
 8002ee0:	e025      	b.n	8002f2e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ee2:	4b66      	ldr	r3, [pc, #408]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a65      	ldr	r2, [pc, #404]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002ee8:	f043 0308 	orr.w	r3, r3, #8
 8002eec:	6013      	str	r3, [r2, #0]
 8002eee:	4b63      	ldr	r3, [pc, #396]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	4960      	ldr	r1, [pc, #384]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f00:	4b5e      	ldr	r3, [pc, #376]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	69db      	ldr	r3, [r3, #28]
 8002f0c:	021b      	lsls	r3, r3, #8
 8002f0e:	495b      	ldr	r1, [pc, #364]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d109      	bne.n	8002f2e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f000 fd4c 	bl	80039bc <RCC_SetFlashLatencyFromMSIRange>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e37a      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f2e:	f000 fc81 	bl	8003834 <HAL_RCC_GetSysClockFreq>
 8002f32:	4602      	mov	r2, r0
 8002f34:	4b51      	ldr	r3, [pc, #324]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	091b      	lsrs	r3, r3, #4
 8002f3a:	f003 030f 	and.w	r3, r3, #15
 8002f3e:	4950      	ldr	r1, [pc, #320]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002f40:	5ccb      	ldrb	r3, [r1, r3]
 8002f42:	f003 031f 	and.w	r3, r3, #31
 8002f46:	fa22 f303 	lsr.w	r3, r2, r3
 8002f4a:	4a4e      	ldr	r2, [pc, #312]	@ (8003084 <HAL_RCC_OscConfig+0x278>)
 8002f4c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002f4e:	4b4e      	ldr	r3, [pc, #312]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fe f94a 	bl	80011ec <HAL_InitTick>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002f5c:	7bfb      	ldrb	r3, [r7, #15]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d052      	beq.n	8003008 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
 8002f64:	e35e      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	699b      	ldr	r3, [r3, #24]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d032      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002f6e:	4b43      	ldr	r3, [pc, #268]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a42      	ldr	r2, [pc, #264]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002f74:	f043 0301 	orr.w	r3, r3, #1
 8002f78:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f7a:	f7fe f987 	bl	800128c <HAL_GetTick>
 8002f7e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f80:	e008      	b.n	8002f94 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f82:	f7fe f983 	bl	800128c <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d901      	bls.n	8002f94 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e347      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f94:	4b39      	ldr	r3, [pc, #228]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d0f0      	beq.n	8002f82 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fa0:	4b36      	ldr	r3, [pc, #216]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a35      	ldr	r2, [pc, #212]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002fa6:	f043 0308 	orr.w	r3, r3, #8
 8002faa:	6013      	str	r3, [r2, #0]
 8002fac:	4b33      	ldr	r3, [pc, #204]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a1b      	ldr	r3, [r3, #32]
 8002fb8:	4930      	ldr	r1, [pc, #192]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fbe:	4b2f      	ldr	r3, [pc, #188]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	021b      	lsls	r3, r3, #8
 8002fcc:	492b      	ldr	r1, [pc, #172]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	604b      	str	r3, [r1, #4]
 8002fd2:	e01a      	b.n	800300a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002fd4:	4b29      	ldr	r3, [pc, #164]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a28      	ldr	r2, [pc, #160]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002fda:	f023 0301 	bic.w	r3, r3, #1
 8002fde:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002fe0:	f7fe f954 	bl	800128c <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002fe8:	f7fe f950 	bl	800128c <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e314      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ffa:	4b20      	ldr	r3, [pc, #128]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1f0      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x1dc>
 8003006:	e000      	b.n	800300a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003008:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	2b00      	cmp	r3, #0
 8003014:	d073      	beq.n	80030fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	2b08      	cmp	r3, #8
 800301a:	d005      	beq.n	8003028 <HAL_RCC_OscConfig+0x21c>
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	2b0c      	cmp	r3, #12
 8003020:	d10e      	bne.n	8003040 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	2b03      	cmp	r3, #3
 8003026:	d10b      	bne.n	8003040 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003028:	4b14      	ldr	r3, [pc, #80]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d063      	beq.n	80030fc <HAL_RCC_OscConfig+0x2f0>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d15f      	bne.n	80030fc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e2f1      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003048:	d106      	bne.n	8003058 <HAL_RCC_OscConfig+0x24c>
 800304a:	4b0c      	ldr	r3, [pc, #48]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a0b      	ldr	r2, [pc, #44]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8003050:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003054:	6013      	str	r3, [r2, #0]
 8003056:	e025      	b.n	80030a4 <HAL_RCC_OscConfig+0x298>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003060:	d114      	bne.n	800308c <HAL_RCC_OscConfig+0x280>
 8003062:	4b06      	ldr	r3, [pc, #24]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a05      	ldr	r2, [pc, #20]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8003068:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800306c:	6013      	str	r3, [r2, #0]
 800306e:	4b03      	ldr	r3, [pc, #12]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a02      	ldr	r2, [pc, #8]	@ (800307c <HAL_RCC_OscConfig+0x270>)
 8003074:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003078:	6013      	str	r3, [r2, #0]
 800307a:	e013      	b.n	80030a4 <HAL_RCC_OscConfig+0x298>
 800307c:	40021000 	.word	0x40021000
 8003080:	08006e80 	.word	0x08006e80
 8003084:	20000000 	.word	0x20000000
 8003088:	20000004 	.word	0x20000004
 800308c:	4ba0      	ldr	r3, [pc, #640]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a9f      	ldr	r2, [pc, #636]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003092:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003096:	6013      	str	r3, [r2, #0]
 8003098:	4b9d      	ldr	r3, [pc, #628]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a9c      	ldr	r2, [pc, #624]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 800309e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d013      	beq.n	80030d4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ac:	f7fe f8ee 	bl	800128c <HAL_GetTick>
 80030b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030b4:	f7fe f8ea 	bl	800128c <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b64      	cmp	r3, #100	@ 0x64
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e2ae      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030c6:	4b92      	ldr	r3, [pc, #584]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d0f0      	beq.n	80030b4 <HAL_RCC_OscConfig+0x2a8>
 80030d2:	e014      	b.n	80030fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d4:	f7fe f8da 	bl	800128c <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030dc:	f7fe f8d6 	bl	800128c <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b64      	cmp	r3, #100	@ 0x64
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e29a      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030ee:	4b88      	ldr	r3, [pc, #544]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d1f0      	bne.n	80030dc <HAL_RCC_OscConfig+0x2d0>
 80030fa:	e000      	b.n	80030fe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d060      	beq.n	80031cc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	2b04      	cmp	r3, #4
 800310e:	d005      	beq.n	800311c <HAL_RCC_OscConfig+0x310>
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	2b0c      	cmp	r3, #12
 8003114:	d119      	bne.n	800314a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	2b02      	cmp	r3, #2
 800311a:	d116      	bne.n	800314a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800311c:	4b7c      	ldr	r3, [pc, #496]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003124:	2b00      	cmp	r3, #0
 8003126:	d005      	beq.n	8003134 <HAL_RCC_OscConfig+0x328>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d101      	bne.n	8003134 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e277      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003134:	4b76      	ldr	r3, [pc, #472]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	061b      	lsls	r3, r3, #24
 8003142:	4973      	ldr	r1, [pc, #460]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003144:	4313      	orrs	r3, r2
 8003146:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003148:	e040      	b.n	80031cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d023      	beq.n	800319a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003152:	4b6f      	ldr	r3, [pc, #444]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a6e      	ldr	r2, [pc, #440]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003158:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800315c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800315e:	f7fe f895 	bl	800128c <HAL_GetTick>
 8003162:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003164:	e008      	b.n	8003178 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003166:	f7fe f891 	bl	800128c <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	2b02      	cmp	r3, #2
 8003172:	d901      	bls.n	8003178 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e255      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003178:	4b65      	ldr	r3, [pc, #404]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003180:	2b00      	cmp	r3, #0
 8003182:	d0f0      	beq.n	8003166 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003184:	4b62      	ldr	r3, [pc, #392]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	061b      	lsls	r3, r3, #24
 8003192:	495f      	ldr	r1, [pc, #380]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003194:	4313      	orrs	r3, r2
 8003196:	604b      	str	r3, [r1, #4]
 8003198:	e018      	b.n	80031cc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800319a:	4b5d      	ldr	r3, [pc, #372]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a5c      	ldr	r2, [pc, #368]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 80031a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a6:	f7fe f871 	bl	800128c <HAL_GetTick>
 80031aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031ac:	e008      	b.n	80031c0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031ae:	f7fe f86d 	bl	800128c <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d901      	bls.n	80031c0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e231      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031c0:	4b53      	ldr	r3, [pc, #332]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1f0      	bne.n	80031ae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0308 	and.w	r3, r3, #8
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d03c      	beq.n	8003252 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d01c      	beq.n	800321a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031e0:	4b4b      	ldr	r3, [pc, #300]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 80031e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031e6:	4a4a      	ldr	r2, [pc, #296]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 80031e8:	f043 0301 	orr.w	r3, r3, #1
 80031ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031f0:	f7fe f84c 	bl	800128c <HAL_GetTick>
 80031f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031f6:	e008      	b.n	800320a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031f8:	f7fe f848 	bl	800128c <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e20c      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800320a:	4b41      	ldr	r3, [pc, #260]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 800320c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003210:	f003 0302 	and.w	r3, r3, #2
 8003214:	2b00      	cmp	r3, #0
 8003216:	d0ef      	beq.n	80031f8 <HAL_RCC_OscConfig+0x3ec>
 8003218:	e01b      	b.n	8003252 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800321a:	4b3d      	ldr	r3, [pc, #244]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 800321c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003220:	4a3b      	ldr	r2, [pc, #236]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003222:	f023 0301 	bic.w	r3, r3, #1
 8003226:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800322a:	f7fe f82f 	bl	800128c <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003230:	e008      	b.n	8003244 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003232:	f7fe f82b 	bl	800128c <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d901      	bls.n	8003244 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e1ef      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003244:	4b32      	ldr	r3, [pc, #200]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003246:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1ef      	bne.n	8003232 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0304 	and.w	r3, r3, #4
 800325a:	2b00      	cmp	r3, #0
 800325c:	f000 80a6 	beq.w	80033ac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003260:	2300      	movs	r3, #0
 8003262:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003264:	4b2a      	ldr	r3, [pc, #168]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d10d      	bne.n	800328c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003270:	4b27      	ldr	r3, [pc, #156]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003274:	4a26      	ldr	r2, [pc, #152]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003276:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800327a:	6593      	str	r3, [r2, #88]	@ 0x58
 800327c:	4b24      	ldr	r3, [pc, #144]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 800327e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003280:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003284:	60bb      	str	r3, [r7, #8]
 8003286:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003288:	2301      	movs	r3, #1
 800328a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800328c:	4b21      	ldr	r3, [pc, #132]	@ (8003314 <HAL_RCC_OscConfig+0x508>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003294:	2b00      	cmp	r3, #0
 8003296:	d118      	bne.n	80032ca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003298:	4b1e      	ldr	r3, [pc, #120]	@ (8003314 <HAL_RCC_OscConfig+0x508>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a1d      	ldr	r2, [pc, #116]	@ (8003314 <HAL_RCC_OscConfig+0x508>)
 800329e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032a4:	f7fd fff2 	bl	800128c <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032ac:	f7fd ffee 	bl	800128c <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e1b2      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032be:	4b15      	ldr	r3, [pc, #84]	@ (8003314 <HAL_RCC_OscConfig+0x508>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d0f0      	beq.n	80032ac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d108      	bne.n	80032e4 <HAL_RCC_OscConfig+0x4d8>
 80032d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 80032d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 80032da:	f043 0301 	orr.w	r3, r3, #1
 80032de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032e2:	e029      	b.n	8003338 <HAL_RCC_OscConfig+0x52c>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	2b05      	cmp	r3, #5
 80032ea:	d115      	bne.n	8003318 <HAL_RCC_OscConfig+0x50c>
 80032ec:	4b08      	ldr	r3, [pc, #32]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 80032ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032f2:	4a07      	ldr	r2, [pc, #28]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 80032f4:	f043 0304 	orr.w	r3, r3, #4
 80032f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032fc:	4b04      	ldr	r3, [pc, #16]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 80032fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003302:	4a03      	ldr	r2, [pc, #12]	@ (8003310 <HAL_RCC_OscConfig+0x504>)
 8003304:	f043 0301 	orr.w	r3, r3, #1
 8003308:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800330c:	e014      	b.n	8003338 <HAL_RCC_OscConfig+0x52c>
 800330e:	bf00      	nop
 8003310:	40021000 	.word	0x40021000
 8003314:	40007000 	.word	0x40007000
 8003318:	4b9a      	ldr	r3, [pc, #616]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 800331a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800331e:	4a99      	ldr	r2, [pc, #612]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 8003320:	f023 0301 	bic.w	r3, r3, #1
 8003324:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003328:	4b96      	ldr	r3, [pc, #600]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 800332a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800332e:	4a95      	ldr	r2, [pc, #596]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 8003330:	f023 0304 	bic.w	r3, r3, #4
 8003334:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d016      	beq.n	800336e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003340:	f7fd ffa4 	bl	800128c <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003346:	e00a      	b.n	800335e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003348:	f7fd ffa0 	bl	800128c <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003356:	4293      	cmp	r3, r2
 8003358:	d901      	bls.n	800335e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e162      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800335e:	4b89      	ldr	r3, [pc, #548]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 8003360:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0ed      	beq.n	8003348 <HAL_RCC_OscConfig+0x53c>
 800336c:	e015      	b.n	800339a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800336e:	f7fd ff8d 	bl	800128c <HAL_GetTick>
 8003372:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003374:	e00a      	b.n	800338c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003376:	f7fd ff89 	bl	800128c <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003384:	4293      	cmp	r3, r2
 8003386:	d901      	bls.n	800338c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e14b      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800338c:	4b7d      	ldr	r3, [pc, #500]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 800338e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1ed      	bne.n	8003376 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800339a:	7ffb      	ldrb	r3, [r7, #31]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d105      	bne.n	80033ac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033a0:	4b78      	ldr	r3, [pc, #480]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 80033a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a4:	4a77      	ldr	r2, [pc, #476]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 80033a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033aa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0320 	and.w	r3, r3, #32
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d03c      	beq.n	8003432 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d01c      	beq.n	80033fa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80033c0:	4b70      	ldr	r3, [pc, #448]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 80033c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033c6:	4a6f      	ldr	r2, [pc, #444]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 80033c8:	f043 0301 	orr.w	r3, r3, #1
 80033cc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033d0:	f7fd ff5c 	bl	800128c <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033d8:	f7fd ff58 	bl	800128c <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e11c      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033ea:	4b66      	ldr	r3, [pc, #408]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 80033ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d0ef      	beq.n	80033d8 <HAL_RCC_OscConfig+0x5cc>
 80033f8:	e01b      	b.n	8003432 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80033fa:	4b62      	ldr	r3, [pc, #392]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 80033fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003400:	4a60      	ldr	r2, [pc, #384]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 8003402:	f023 0301 	bic.w	r3, r3, #1
 8003406:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340a:	f7fd ff3f 	bl	800128c <HAL_GetTick>
 800340e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003410:	e008      	b.n	8003424 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003412:	f7fd ff3b 	bl	800128c <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d901      	bls.n	8003424 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e0ff      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003424:	4b57      	ldr	r3, [pc, #348]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 8003426:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1ef      	bne.n	8003412 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003436:	2b00      	cmp	r3, #0
 8003438:	f000 80f3 	beq.w	8003622 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003440:	2b02      	cmp	r3, #2
 8003442:	f040 80c9 	bne.w	80035d8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003446:	4b4f      	ldr	r3, [pc, #316]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	f003 0203 	and.w	r2, r3, #3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003456:	429a      	cmp	r2, r3
 8003458:	d12c      	bne.n	80034b4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003464:	3b01      	subs	r3, #1
 8003466:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003468:	429a      	cmp	r2, r3
 800346a:	d123      	bne.n	80034b4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003476:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003478:	429a      	cmp	r2, r3
 800347a:	d11b      	bne.n	80034b4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003486:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003488:	429a      	cmp	r2, r3
 800348a:	d113      	bne.n	80034b4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003496:	085b      	lsrs	r3, r3, #1
 8003498:	3b01      	subs	r3, #1
 800349a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800349c:	429a      	cmp	r2, r3
 800349e:	d109      	bne.n	80034b4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034aa:	085b      	lsrs	r3, r3, #1
 80034ac:	3b01      	subs	r3, #1
 80034ae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d06b      	beq.n	800358c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	2b0c      	cmp	r3, #12
 80034b8:	d062      	beq.n	8003580 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80034ba:	4b32      	ldr	r3, [pc, #200]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e0ac      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80034ca:	4b2e      	ldr	r3, [pc, #184]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a2d      	ldr	r2, [pc, #180]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 80034d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034d4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80034d6:	f7fd fed9 	bl	800128c <HAL_GetTick>
 80034da:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034dc:	e008      	b.n	80034f0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034de:	f7fd fed5 	bl	800128c <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d901      	bls.n	80034f0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e099      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034f0:	4b24      	ldr	r3, [pc, #144]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d1f0      	bne.n	80034de <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034fc:	4b21      	ldr	r3, [pc, #132]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 80034fe:	68da      	ldr	r2, [r3, #12]
 8003500:	4b21      	ldr	r3, [pc, #132]	@ (8003588 <HAL_RCC_OscConfig+0x77c>)
 8003502:	4013      	ands	r3, r2
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800350c:	3a01      	subs	r2, #1
 800350e:	0112      	lsls	r2, r2, #4
 8003510:	4311      	orrs	r1, r2
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003516:	0212      	lsls	r2, r2, #8
 8003518:	4311      	orrs	r1, r2
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800351e:	0852      	lsrs	r2, r2, #1
 8003520:	3a01      	subs	r2, #1
 8003522:	0552      	lsls	r2, r2, #21
 8003524:	4311      	orrs	r1, r2
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800352a:	0852      	lsrs	r2, r2, #1
 800352c:	3a01      	subs	r2, #1
 800352e:	0652      	lsls	r2, r2, #25
 8003530:	4311      	orrs	r1, r2
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003536:	06d2      	lsls	r2, r2, #27
 8003538:	430a      	orrs	r2, r1
 800353a:	4912      	ldr	r1, [pc, #72]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 800353c:	4313      	orrs	r3, r2
 800353e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003540:	4b10      	ldr	r3, [pc, #64]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a0f      	ldr	r2, [pc, #60]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 8003546:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800354a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800354c:	4b0d      	ldr	r3, [pc, #52]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	4a0c      	ldr	r2, [pc, #48]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 8003552:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003556:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003558:	f7fd fe98 	bl	800128c <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003560:	f7fd fe94 	bl	800128c <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e058      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003572:	4b04      	ldr	r3, [pc, #16]	@ (8003584 <HAL_RCC_OscConfig+0x778>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0f0      	beq.n	8003560 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800357e:	e050      	b.n	8003622 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e04f      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
 8003584:	40021000 	.word	0x40021000
 8003588:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800358c:	4b27      	ldr	r3, [pc, #156]	@ (800362c <HAL_RCC_OscConfig+0x820>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d144      	bne.n	8003622 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003598:	4b24      	ldr	r3, [pc, #144]	@ (800362c <HAL_RCC_OscConfig+0x820>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a23      	ldr	r2, [pc, #140]	@ (800362c <HAL_RCC_OscConfig+0x820>)
 800359e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035a2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035a4:	4b21      	ldr	r3, [pc, #132]	@ (800362c <HAL_RCC_OscConfig+0x820>)
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	4a20      	ldr	r2, [pc, #128]	@ (800362c <HAL_RCC_OscConfig+0x820>)
 80035aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035ae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80035b0:	f7fd fe6c 	bl	800128c <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035b8:	f7fd fe68 	bl	800128c <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e02c      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035ca:	4b18      	ldr	r3, [pc, #96]	@ (800362c <HAL_RCC_OscConfig+0x820>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d0f0      	beq.n	80035b8 <HAL_RCC_OscConfig+0x7ac>
 80035d6:	e024      	b.n	8003622 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	2b0c      	cmp	r3, #12
 80035dc:	d01f      	beq.n	800361e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035de:	4b13      	ldr	r3, [pc, #76]	@ (800362c <HAL_RCC_OscConfig+0x820>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a12      	ldr	r2, [pc, #72]	@ (800362c <HAL_RCC_OscConfig+0x820>)
 80035e4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ea:	f7fd fe4f 	bl	800128c <HAL_GetTick>
 80035ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035f0:	e008      	b.n	8003604 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f2:	f7fd fe4b 	bl	800128c <HAL_GetTick>
 80035f6:	4602      	mov	r2, r0
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d901      	bls.n	8003604 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e00f      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003604:	4b09      	ldr	r3, [pc, #36]	@ (800362c <HAL_RCC_OscConfig+0x820>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1f0      	bne.n	80035f2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003610:	4b06      	ldr	r3, [pc, #24]	@ (800362c <HAL_RCC_OscConfig+0x820>)
 8003612:	68da      	ldr	r2, [r3, #12]
 8003614:	4905      	ldr	r1, [pc, #20]	@ (800362c <HAL_RCC_OscConfig+0x820>)
 8003616:	4b06      	ldr	r3, [pc, #24]	@ (8003630 <HAL_RCC_OscConfig+0x824>)
 8003618:	4013      	ands	r3, r2
 800361a:	60cb      	str	r3, [r1, #12]
 800361c:	e001      	b.n	8003622 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e000      	b.n	8003624 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3720      	adds	r7, #32
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	40021000 	.word	0x40021000
 8003630:	feeefffc 	.word	0xfeeefffc

08003634 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d101      	bne.n	8003648 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e0e7      	b.n	8003818 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003648:	4b75      	ldr	r3, [pc, #468]	@ (8003820 <HAL_RCC_ClockConfig+0x1ec>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0307 	and.w	r3, r3, #7
 8003650:	683a      	ldr	r2, [r7, #0]
 8003652:	429a      	cmp	r2, r3
 8003654:	d910      	bls.n	8003678 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003656:	4b72      	ldr	r3, [pc, #456]	@ (8003820 <HAL_RCC_ClockConfig+0x1ec>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f023 0207 	bic.w	r2, r3, #7
 800365e:	4970      	ldr	r1, [pc, #448]	@ (8003820 <HAL_RCC_ClockConfig+0x1ec>)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	4313      	orrs	r3, r2
 8003664:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003666:	4b6e      	ldr	r3, [pc, #440]	@ (8003820 <HAL_RCC_ClockConfig+0x1ec>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0307 	and.w	r3, r3, #7
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	429a      	cmp	r2, r3
 8003672:	d001      	beq.n	8003678 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e0cf      	b.n	8003818 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0302 	and.w	r3, r3, #2
 8003680:	2b00      	cmp	r3, #0
 8003682:	d010      	beq.n	80036a6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	4b66      	ldr	r3, [pc, #408]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003690:	429a      	cmp	r2, r3
 8003692:	d908      	bls.n	80036a6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003694:	4b63      	ldr	r3, [pc, #396]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	4960      	ldr	r1, [pc, #384]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d04c      	beq.n	800374c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2b03      	cmp	r3, #3
 80036b8:	d107      	bne.n	80036ca <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ba:	4b5a      	ldr	r3, [pc, #360]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d121      	bne.n	800370a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e0a6      	b.n	8003818 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d107      	bne.n	80036e2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036d2:	4b54      	ldr	r3, [pc, #336]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d115      	bne.n	800370a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e09a      	b.n	8003818 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d107      	bne.n	80036fa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036ea:	4b4e      	ldr	r3, [pc, #312]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d109      	bne.n	800370a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e08e      	b.n	8003818 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036fa:	4b4a      	ldr	r3, [pc, #296]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e086      	b.n	8003818 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800370a:	4b46      	ldr	r3, [pc, #280]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f023 0203 	bic.w	r2, r3, #3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	4943      	ldr	r1, [pc, #268]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 8003718:	4313      	orrs	r3, r2
 800371a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800371c:	f7fd fdb6 	bl	800128c <HAL_GetTick>
 8003720:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003722:	e00a      	b.n	800373a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003724:	f7fd fdb2 	bl	800128c <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003732:	4293      	cmp	r3, r2
 8003734:	d901      	bls.n	800373a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e06e      	b.n	8003818 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800373a:	4b3a      	ldr	r3, [pc, #232]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 020c 	and.w	r2, r3, #12
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	429a      	cmp	r2, r3
 800374a:	d1eb      	bne.n	8003724 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d010      	beq.n	800377a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	4b31      	ldr	r3, [pc, #196]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003764:	429a      	cmp	r2, r3
 8003766:	d208      	bcs.n	800377a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003768:	4b2e      	ldr	r3, [pc, #184]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	492b      	ldr	r1, [pc, #172]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 8003776:	4313      	orrs	r3, r2
 8003778:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800377a:	4b29      	ldr	r3, [pc, #164]	@ (8003820 <HAL_RCC_ClockConfig+0x1ec>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0307 	and.w	r3, r3, #7
 8003782:	683a      	ldr	r2, [r7, #0]
 8003784:	429a      	cmp	r2, r3
 8003786:	d210      	bcs.n	80037aa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003788:	4b25      	ldr	r3, [pc, #148]	@ (8003820 <HAL_RCC_ClockConfig+0x1ec>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f023 0207 	bic.w	r2, r3, #7
 8003790:	4923      	ldr	r1, [pc, #140]	@ (8003820 <HAL_RCC_ClockConfig+0x1ec>)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	4313      	orrs	r3, r2
 8003796:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003798:	4b21      	ldr	r3, [pc, #132]	@ (8003820 <HAL_RCC_ClockConfig+0x1ec>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0307 	and.w	r3, r3, #7
 80037a0:	683a      	ldr	r2, [r7, #0]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d001      	beq.n	80037aa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e036      	b.n	8003818 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0304 	and.w	r3, r3, #4
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d008      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037b6:	4b1b      	ldr	r3, [pc, #108]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	4918      	ldr	r1, [pc, #96]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0308 	and.w	r3, r3, #8
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d009      	beq.n	80037e8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037d4:	4b13      	ldr	r3, [pc, #76]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	691b      	ldr	r3, [r3, #16]
 80037e0:	00db      	lsls	r3, r3, #3
 80037e2:	4910      	ldr	r1, [pc, #64]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80037e8:	f000 f824 	bl	8003834 <HAL_RCC_GetSysClockFreq>
 80037ec:	4602      	mov	r2, r0
 80037ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003824 <HAL_RCC_ClockConfig+0x1f0>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	091b      	lsrs	r3, r3, #4
 80037f4:	f003 030f 	and.w	r3, r3, #15
 80037f8:	490b      	ldr	r1, [pc, #44]	@ (8003828 <HAL_RCC_ClockConfig+0x1f4>)
 80037fa:	5ccb      	ldrb	r3, [r1, r3]
 80037fc:	f003 031f 	and.w	r3, r3, #31
 8003800:	fa22 f303 	lsr.w	r3, r2, r3
 8003804:	4a09      	ldr	r2, [pc, #36]	@ (800382c <HAL_RCC_ClockConfig+0x1f8>)
 8003806:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003808:	4b09      	ldr	r3, [pc, #36]	@ (8003830 <HAL_RCC_ClockConfig+0x1fc>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4618      	mov	r0, r3
 800380e:	f7fd fced 	bl	80011ec <HAL_InitTick>
 8003812:	4603      	mov	r3, r0
 8003814:	72fb      	strb	r3, [r7, #11]

  return status;
 8003816:	7afb      	ldrb	r3, [r7, #11]
}
 8003818:	4618      	mov	r0, r3
 800381a:	3710      	adds	r7, #16
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	40022000 	.word	0x40022000
 8003824:	40021000 	.word	0x40021000
 8003828:	08006e80 	.word	0x08006e80
 800382c:	20000000 	.word	0x20000000
 8003830:	20000004 	.word	0x20000004

08003834 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003834:	b480      	push	{r7}
 8003836:	b089      	sub	sp, #36	@ 0x24
 8003838:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800383a:	2300      	movs	r3, #0
 800383c:	61fb      	str	r3, [r7, #28]
 800383e:	2300      	movs	r3, #0
 8003840:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003842:	4b3e      	ldr	r3, [pc, #248]	@ (800393c <HAL_RCC_GetSysClockFreq+0x108>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f003 030c 	and.w	r3, r3, #12
 800384a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800384c:	4b3b      	ldr	r3, [pc, #236]	@ (800393c <HAL_RCC_GetSysClockFreq+0x108>)
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	f003 0303 	and.w	r3, r3, #3
 8003854:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d005      	beq.n	8003868 <HAL_RCC_GetSysClockFreq+0x34>
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	2b0c      	cmp	r3, #12
 8003860:	d121      	bne.n	80038a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d11e      	bne.n	80038a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003868:	4b34      	ldr	r3, [pc, #208]	@ (800393c <HAL_RCC_GetSysClockFreq+0x108>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0308 	and.w	r3, r3, #8
 8003870:	2b00      	cmp	r3, #0
 8003872:	d107      	bne.n	8003884 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003874:	4b31      	ldr	r3, [pc, #196]	@ (800393c <HAL_RCC_GetSysClockFreq+0x108>)
 8003876:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800387a:	0a1b      	lsrs	r3, r3, #8
 800387c:	f003 030f 	and.w	r3, r3, #15
 8003880:	61fb      	str	r3, [r7, #28]
 8003882:	e005      	b.n	8003890 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003884:	4b2d      	ldr	r3, [pc, #180]	@ (800393c <HAL_RCC_GetSysClockFreq+0x108>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	091b      	lsrs	r3, r3, #4
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003890:	4a2b      	ldr	r2, [pc, #172]	@ (8003940 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003898:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10d      	bne.n	80038bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80038a4:	e00a      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	2b04      	cmp	r3, #4
 80038aa:	d102      	bne.n	80038b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80038ac:	4b25      	ldr	r3, [pc, #148]	@ (8003944 <HAL_RCC_GetSysClockFreq+0x110>)
 80038ae:	61bb      	str	r3, [r7, #24]
 80038b0:	e004      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	2b08      	cmp	r3, #8
 80038b6:	d101      	bne.n	80038bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80038b8:	4b23      	ldr	r3, [pc, #140]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x114>)
 80038ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	2b0c      	cmp	r3, #12
 80038c0:	d134      	bne.n	800392c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038c2:	4b1e      	ldr	r3, [pc, #120]	@ (800393c <HAL_RCC_GetSysClockFreq+0x108>)
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	f003 0303 	and.w	r3, r3, #3
 80038ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d003      	beq.n	80038da <HAL_RCC_GetSysClockFreq+0xa6>
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	2b03      	cmp	r3, #3
 80038d6:	d003      	beq.n	80038e0 <HAL_RCC_GetSysClockFreq+0xac>
 80038d8:	e005      	b.n	80038e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80038da:	4b1a      	ldr	r3, [pc, #104]	@ (8003944 <HAL_RCC_GetSysClockFreq+0x110>)
 80038dc:	617b      	str	r3, [r7, #20]
      break;
 80038de:	e005      	b.n	80038ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80038e0:	4b19      	ldr	r3, [pc, #100]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x114>)
 80038e2:	617b      	str	r3, [r7, #20]
      break;
 80038e4:	e002      	b.n	80038ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	617b      	str	r3, [r7, #20]
      break;
 80038ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038ec:	4b13      	ldr	r3, [pc, #76]	@ (800393c <HAL_RCC_GetSysClockFreq+0x108>)
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	091b      	lsrs	r3, r3, #4
 80038f2:	f003 0307 	and.w	r3, r3, #7
 80038f6:	3301      	adds	r3, #1
 80038f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80038fa:	4b10      	ldr	r3, [pc, #64]	@ (800393c <HAL_RCC_GetSysClockFreq+0x108>)
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	0a1b      	lsrs	r3, r3, #8
 8003900:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003904:	697a      	ldr	r2, [r7, #20]
 8003906:	fb03 f202 	mul.w	r2, r3, r2
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003910:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003912:	4b0a      	ldr	r3, [pc, #40]	@ (800393c <HAL_RCC_GetSysClockFreq+0x108>)
 8003914:	68db      	ldr	r3, [r3, #12]
 8003916:	0e5b      	lsrs	r3, r3, #25
 8003918:	f003 0303 	and.w	r3, r3, #3
 800391c:	3301      	adds	r3, #1
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003922:	697a      	ldr	r2, [r7, #20]
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	fbb2 f3f3 	udiv	r3, r2, r3
 800392a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800392c:	69bb      	ldr	r3, [r7, #24]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3724      	adds	r7, #36	@ 0x24
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	40021000 	.word	0x40021000
 8003940:	08006e98 	.word	0x08006e98
 8003944:	00f42400 	.word	0x00f42400
 8003948:	007a1200 	.word	0x007a1200

0800394c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003950:	4b03      	ldr	r3, [pc, #12]	@ (8003960 <HAL_RCC_GetHCLKFreq+0x14>)
 8003952:	681b      	ldr	r3, [r3, #0]
}
 8003954:	4618      	mov	r0, r3
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	20000000 	.word	0x20000000

08003964 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003968:	f7ff fff0 	bl	800394c <HAL_RCC_GetHCLKFreq>
 800396c:	4602      	mov	r2, r0
 800396e:	4b06      	ldr	r3, [pc, #24]	@ (8003988 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	0a1b      	lsrs	r3, r3, #8
 8003974:	f003 0307 	and.w	r3, r3, #7
 8003978:	4904      	ldr	r1, [pc, #16]	@ (800398c <HAL_RCC_GetPCLK1Freq+0x28>)
 800397a:	5ccb      	ldrb	r3, [r1, r3]
 800397c:	f003 031f 	and.w	r3, r3, #31
 8003980:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003984:	4618      	mov	r0, r3
 8003986:	bd80      	pop	{r7, pc}
 8003988:	40021000 	.word	0x40021000
 800398c:	08006e90 	.word	0x08006e90

08003990 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003994:	f7ff ffda 	bl	800394c <HAL_RCC_GetHCLKFreq>
 8003998:	4602      	mov	r2, r0
 800399a:	4b06      	ldr	r3, [pc, #24]	@ (80039b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	0adb      	lsrs	r3, r3, #11
 80039a0:	f003 0307 	and.w	r3, r3, #7
 80039a4:	4904      	ldr	r1, [pc, #16]	@ (80039b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80039a6:	5ccb      	ldrb	r3, [r1, r3]
 80039a8:	f003 031f 	and.w	r3, r3, #31
 80039ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40021000 	.word	0x40021000
 80039b8:	08006e90 	.word	0x08006e90

080039bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80039c4:	2300      	movs	r3, #0
 80039c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80039c8:	4b2a      	ldr	r3, [pc, #168]	@ (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d003      	beq.n	80039dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80039d4:	f7ff f9b6 	bl	8002d44 <HAL_PWREx_GetVoltageRange>
 80039d8:	6178      	str	r0, [r7, #20]
 80039da:	e014      	b.n	8003a06 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80039dc:	4b25      	ldr	r3, [pc, #148]	@ (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e0:	4a24      	ldr	r2, [pc, #144]	@ (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80039e8:	4b22      	ldr	r3, [pc, #136]	@ (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039f0:	60fb      	str	r3, [r7, #12]
 80039f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80039f4:	f7ff f9a6 	bl	8002d44 <HAL_PWREx_GetVoltageRange>
 80039f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80039fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003a74 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a04:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a0c:	d10b      	bne.n	8003a26 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b80      	cmp	r3, #128	@ 0x80
 8003a12:	d919      	bls.n	8003a48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2ba0      	cmp	r3, #160	@ 0xa0
 8003a18:	d902      	bls.n	8003a20 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	613b      	str	r3, [r7, #16]
 8003a1e:	e013      	b.n	8003a48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a20:	2301      	movs	r3, #1
 8003a22:	613b      	str	r3, [r7, #16]
 8003a24:	e010      	b.n	8003a48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2b80      	cmp	r3, #128	@ 0x80
 8003a2a:	d902      	bls.n	8003a32 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	613b      	str	r3, [r7, #16]
 8003a30:	e00a      	b.n	8003a48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2b80      	cmp	r3, #128	@ 0x80
 8003a36:	d102      	bne.n	8003a3e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a38:	2302      	movs	r3, #2
 8003a3a:	613b      	str	r3, [r7, #16]
 8003a3c:	e004      	b.n	8003a48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2b70      	cmp	r3, #112	@ 0x70
 8003a42:	d101      	bne.n	8003a48 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a44:	2301      	movs	r3, #1
 8003a46:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003a48:	4b0b      	ldr	r3, [pc, #44]	@ (8003a78 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f023 0207 	bic.w	r2, r3, #7
 8003a50:	4909      	ldr	r1, [pc, #36]	@ (8003a78 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003a58:	4b07      	ldr	r3, [pc, #28]	@ (8003a78 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0307 	and.w	r3, r3, #7
 8003a60:	693a      	ldr	r2, [r7, #16]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d001      	beq.n	8003a6a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e000      	b.n	8003a6c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003a6a:	2300      	movs	r3, #0
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3718      	adds	r7, #24
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	40021000 	.word	0x40021000
 8003a78:	40022000 	.word	0x40022000

08003a7c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a84:	2300      	movs	r3, #0
 8003a86:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a88:	2300      	movs	r3, #0
 8003a8a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d031      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a9c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003aa0:	d01a      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003aa2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003aa6:	d814      	bhi.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d009      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003aac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003ab0:	d10f      	bne.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003ab2:	4b5d      	ldr	r3, [pc, #372]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	4a5c      	ldr	r2, [pc, #368]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ab8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003abc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003abe:	e00c      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	3304      	adds	r3, #4
 8003ac4:	2100      	movs	r1, #0
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f000 f9de 	bl	8003e88 <RCCEx_PLLSAI1_Config>
 8003acc:	4603      	mov	r3, r0
 8003ace:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ad0:	e003      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	74fb      	strb	r3, [r7, #19]
      break;
 8003ad6:	e000      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003ad8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ada:	7cfb      	ldrb	r3, [r7, #19]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10b      	bne.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ae0:	4b51      	ldr	r3, [pc, #324]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aee:	494e      	ldr	r1, [pc, #312]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003af0:	4313      	orrs	r3, r2
 8003af2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003af6:	e001      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af8:	7cfb      	ldrb	r3, [r7, #19]
 8003afa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f000 809e 	beq.w	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b0e:	4b46      	ldr	r3, [pc, #280]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e000      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003b1e:	2300      	movs	r3, #0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00d      	beq.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b24:	4b40      	ldr	r3, [pc, #256]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b28:	4a3f      	ldr	r2, [pc, #252]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b30:	4b3d      	ldr	r3, [pc, #244]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b38:	60bb      	str	r3, [r7, #8]
 8003b3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b40:	4b3a      	ldr	r3, [pc, #232]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a39      	ldr	r2, [pc, #228]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003b46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b4c:	f7fd fb9e 	bl	800128c <HAL_GetTick>
 8003b50:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b52:	e009      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b54:	f7fd fb9a 	bl	800128c <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d902      	bls.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	74fb      	strb	r3, [r7, #19]
        break;
 8003b66:	e005      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b68:	4b30      	ldr	r3, [pc, #192]	@ (8003c2c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0ef      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003b74:	7cfb      	ldrb	r3, [r7, #19]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d15a      	bne.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b7a:	4b2b      	ldr	r3, [pc, #172]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b84:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d01e      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b90:	697a      	ldr	r2, [r7, #20]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d019      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b96:	4b24      	ldr	r3, [pc, #144]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ba0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ba2:	4b21      	ldr	r3, [pc, #132]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ba8:	4a1f      	ldr	r2, [pc, #124]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003baa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bb8:	4a1b      	ldr	r2, [pc, #108]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003bba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003bc2:	4a19      	ldr	r2, [pc, #100]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	f003 0301 	and.w	r3, r3, #1
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d016      	beq.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd4:	f7fd fb5a 	bl	800128c <HAL_GetTick>
 8003bd8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bda:	e00b      	b.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bdc:	f7fd fb56 	bl	800128c <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d902      	bls.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	74fb      	strb	r3, [r7, #19]
            break;
 8003bf2:	e006      	b.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d0ec      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003c02:	7cfb      	ldrb	r3, [r7, #19]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d10b      	bne.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c08:	4b07      	ldr	r3, [pc, #28]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c0e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c16:	4904      	ldr	r1, [pc, #16]	@ (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003c1e:	e009      	b.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c20:	7cfb      	ldrb	r3, [r7, #19]
 8003c22:	74bb      	strb	r3, [r7, #18]
 8003c24:	e006      	b.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003c26:	bf00      	nop
 8003c28:	40021000 	.word	0x40021000
 8003c2c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c30:	7cfb      	ldrb	r3, [r7, #19]
 8003c32:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c34:	7c7b      	ldrb	r3, [r7, #17]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d105      	bne.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c3a:	4b8a      	ldr	r3, [pc, #552]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3e:	4a89      	ldr	r2, [pc, #548]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c44:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d00a      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c52:	4b84      	ldr	r3, [pc, #528]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c58:	f023 0203 	bic.w	r2, r3, #3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	4980      	ldr	r1, [pc, #512]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0302 	and.w	r3, r3, #2
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00a      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c74:	4b7b      	ldr	r3, [pc, #492]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c7a:	f023 020c 	bic.w	r2, r3, #12
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c82:	4978      	ldr	r1, [pc, #480]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0320 	and.w	r3, r3, #32
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d00a      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c96:	4b73      	ldr	r3, [pc, #460]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c9c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca4:	496f      	ldr	r1, [pc, #444]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00a      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003cb8:	4b6a      	ldr	r3, [pc, #424]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cbe:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cc6:	4967      	ldr	r1, [pc, #412]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00a      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003cda:	4b62      	ldr	r3, [pc, #392]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce8:	495e      	ldr	r1, [pc, #376]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00a      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cfc:	4b59      	ldr	r3, [pc, #356]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d02:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d0a:	4956      	ldr	r1, [pc, #344]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00a      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d1e:	4b51      	ldr	r3, [pc, #324]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d24:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d2c:	494d      	ldr	r1, [pc, #308]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d028      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d40:	4b48      	ldr	r3, [pc, #288]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d46:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4e:	4945      	ldr	r1, [pc, #276]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d5e:	d106      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d60:	4b40      	ldr	r3, [pc, #256]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	4a3f      	ldr	r2, [pc, #252]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d6a:	60d3      	str	r3, [r2, #12]
 8003d6c:	e011      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d76:	d10c      	bne.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	3304      	adds	r3, #4
 8003d7c:	2101      	movs	r1, #1
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f000 f882 	bl	8003e88 <RCCEx_PLLSAI1_Config>
 8003d84:	4603      	mov	r3, r0
 8003d86:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003d88:	7cfb      	ldrb	r3, [r7, #19]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d001      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003d8e:	7cfb      	ldrb	r3, [r7, #19]
 8003d90:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d028      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d9e:	4b31      	ldr	r3, [pc, #196]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dac:	492d      	ldr	r1, [pc, #180]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003dbc:	d106      	bne.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003dbe:	4b29      	ldr	r3, [pc, #164]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	4a28      	ldr	r2, [pc, #160]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003dc4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003dc8:	60d3      	str	r3, [r2, #12]
 8003dca:	e011      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dd0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003dd4:	d10c      	bne.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	3304      	adds	r3, #4
 8003dda:	2101      	movs	r1, #1
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f000 f853 	bl	8003e88 <RCCEx_PLLSAI1_Config>
 8003de2:	4603      	mov	r3, r0
 8003de4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003de6:	7cfb      	ldrb	r3, [r7, #19]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d001      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003dec:	7cfb      	ldrb	r3, [r7, #19]
 8003dee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d01c      	beq.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003dfc:	4b19      	ldr	r3, [pc, #100]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e02:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e0a:	4916      	ldr	r1, [pc, #88]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e1a:	d10c      	bne.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	3304      	adds	r3, #4
 8003e20:	2102      	movs	r1, #2
 8003e22:	4618      	mov	r0, r3
 8003e24:	f000 f830 	bl	8003e88 <RCCEx_PLLSAI1_Config>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e2c:	7cfb      	ldrb	r3, [r7, #19]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d001      	beq.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003e32:	7cfb      	ldrb	r3, [r7, #19]
 8003e34:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00a      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003e42:	4b08      	ldr	r3, [pc, #32]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e48:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e50:	4904      	ldr	r1, [pc, #16]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003e58:	7cbb      	ldrb	r3, [r7, #18]
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3718      	adds	r7, #24
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	40021000 	.word	0x40021000

08003e68 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003e6c:	4b05      	ldr	r3, [pc, #20]	@ (8003e84 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a04      	ldr	r2, [pc, #16]	@ (8003e84 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003e72:	f043 0304 	orr.w	r3, r3, #4
 8003e76:	6013      	str	r3, [r2, #0]
}
 8003e78:	bf00      	nop
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	40021000 	.word	0x40021000

08003e88 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e92:	2300      	movs	r3, #0
 8003e94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e96:	4b74      	ldr	r3, [pc, #464]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d018      	beq.n	8003ed4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003ea2:	4b71      	ldr	r3, [pc, #452]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	f003 0203 	and.w	r2, r3, #3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d10d      	bne.n	8003ece <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
       ||
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d009      	beq.n	8003ece <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003eba:	4b6b      	ldr	r3, [pc, #428]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	091b      	lsrs	r3, r3, #4
 8003ec0:	f003 0307 	and.w	r3, r3, #7
 8003ec4:	1c5a      	adds	r2, r3, #1
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	685b      	ldr	r3, [r3, #4]
       ||
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d047      	beq.n	8003f5e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	73fb      	strb	r3, [r7, #15]
 8003ed2:	e044      	b.n	8003f5e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2b03      	cmp	r3, #3
 8003eda:	d018      	beq.n	8003f0e <RCCEx_PLLSAI1_Config+0x86>
 8003edc:	2b03      	cmp	r3, #3
 8003ede:	d825      	bhi.n	8003f2c <RCCEx_PLLSAI1_Config+0xa4>
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d002      	beq.n	8003eea <RCCEx_PLLSAI1_Config+0x62>
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d009      	beq.n	8003efc <RCCEx_PLLSAI1_Config+0x74>
 8003ee8:	e020      	b.n	8003f2c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003eea:	4b5f      	ldr	r3, [pc, #380]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d11d      	bne.n	8003f32 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003efa:	e01a      	b.n	8003f32 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003efc:	4b5a      	ldr	r3, [pc, #360]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d116      	bne.n	8003f36 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f0c:	e013      	b.n	8003f36 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f0e:	4b56      	ldr	r3, [pc, #344]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d10f      	bne.n	8003f3a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f1a:	4b53      	ldr	r3, [pc, #332]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d109      	bne.n	8003f3a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f2a:	e006      	b.n	8003f3a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f30:	e004      	b.n	8003f3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f32:	bf00      	nop
 8003f34:	e002      	b.n	8003f3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f36:	bf00      	nop
 8003f38:	e000      	b.n	8003f3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f3a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f3c:	7bfb      	ldrb	r3, [r7, #15]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d10d      	bne.n	8003f5e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f42:	4b49      	ldr	r3, [pc, #292]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6819      	ldr	r1, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	3b01      	subs	r3, #1
 8003f54:	011b      	lsls	r3, r3, #4
 8003f56:	430b      	orrs	r3, r1
 8003f58:	4943      	ldr	r1, [pc, #268]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f5e:	7bfb      	ldrb	r3, [r7, #15]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d17c      	bne.n	800405e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003f64:	4b40      	ldr	r3, [pc, #256]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a3f      	ldr	r2, [pc, #252]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003f6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f70:	f7fd f98c 	bl	800128c <HAL_GetTick>
 8003f74:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f76:	e009      	b.n	8003f8c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f78:	f7fd f988 	bl	800128c <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d902      	bls.n	8003f8c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	73fb      	strb	r3, [r7, #15]
        break;
 8003f8a:	e005      	b.n	8003f98 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f8c:	4b36      	ldr	r3, [pc, #216]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1ef      	bne.n	8003f78 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f98:	7bfb      	ldrb	r3, [r7, #15]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d15f      	bne.n	800405e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d110      	bne.n	8003fc6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fa4:	4b30      	ldr	r3, [pc, #192]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003fac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	6892      	ldr	r2, [r2, #8]
 8003fb4:	0211      	lsls	r1, r2, #8
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	68d2      	ldr	r2, [r2, #12]
 8003fba:	06d2      	lsls	r2, r2, #27
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	492a      	ldr	r1, [pc, #168]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	610b      	str	r3, [r1, #16]
 8003fc4:	e027      	b.n	8004016 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d112      	bne.n	8003ff2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fcc:	4b26      	ldr	r3, [pc, #152]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003fd4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	6892      	ldr	r2, [r2, #8]
 8003fdc:	0211      	lsls	r1, r2, #8
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	6912      	ldr	r2, [r2, #16]
 8003fe2:	0852      	lsrs	r2, r2, #1
 8003fe4:	3a01      	subs	r2, #1
 8003fe6:	0552      	lsls	r2, r2, #21
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	491f      	ldr	r1, [pc, #124]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	610b      	str	r3, [r1, #16]
 8003ff0:	e011      	b.n	8004016 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ff2:	4b1d      	ldr	r3, [pc, #116]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003ffa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	6892      	ldr	r2, [r2, #8]
 8004002:	0211      	lsls	r1, r2, #8
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	6952      	ldr	r2, [r2, #20]
 8004008:	0852      	lsrs	r2, r2, #1
 800400a:	3a01      	subs	r2, #1
 800400c:	0652      	lsls	r2, r2, #25
 800400e:	430a      	orrs	r2, r1
 8004010:	4915      	ldr	r1, [pc, #84]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004012:	4313      	orrs	r3, r2
 8004014:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004016:	4b14      	ldr	r3, [pc, #80]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a13      	ldr	r2, [pc, #76]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 800401c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004020:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004022:	f7fd f933 	bl	800128c <HAL_GetTick>
 8004026:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004028:	e009      	b.n	800403e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800402a:	f7fd f92f 	bl	800128c <HAL_GetTick>
 800402e:	4602      	mov	r2, r0
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	2b02      	cmp	r3, #2
 8004036:	d902      	bls.n	800403e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	73fb      	strb	r3, [r7, #15]
          break;
 800403c:	e005      	b.n	800404a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800403e:	4b0a      	ldr	r3, [pc, #40]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d0ef      	beq.n	800402a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800404a:	7bfb      	ldrb	r3, [r7, #15]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d106      	bne.n	800405e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004050:	4b05      	ldr	r3, [pc, #20]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004052:	691a      	ldr	r2, [r3, #16]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	4903      	ldr	r1, [pc, #12]	@ (8004068 <RCCEx_PLLSAI1_Config+0x1e0>)
 800405a:	4313      	orrs	r3, r2
 800405c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800405e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004060:	4618      	mov	r0, r3
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	40021000 	.word	0x40021000

0800406c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d101      	bne.n	800407e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e095      	b.n	80041aa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004082:	2b00      	cmp	r3, #0
 8004084:	d108      	bne.n	8004098 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800408e:	d009      	beq.n	80040a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	61da      	str	r2, [r3, #28]
 8004096:	e005      	b.n	80040a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d106      	bne.n	80040c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f7fc fe3c 	bl	8000d3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2202      	movs	r2, #2
 80040c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80040e4:	d902      	bls.n	80040ec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80040e6:	2300      	movs	r3, #0
 80040e8:	60fb      	str	r3, [r7, #12]
 80040ea:	e002      	b.n	80040f2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80040ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80040f0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80040fa:	d007      	beq.n	800410c <HAL_SPI_Init+0xa0>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004104:	d002      	beq.n	800410c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800411c:	431a      	orrs	r2, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	431a      	orrs	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	f003 0301 	and.w	r3, r3, #1
 8004130:	431a      	orrs	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	69db      	ldr	r3, [r3, #28]
 8004140:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004144:	431a      	orrs	r2, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a1b      	ldr	r3, [r3, #32]
 800414a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800414e:	ea42 0103 	orr.w	r1, r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004156:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	430a      	orrs	r2, r1
 8004160:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	0c1b      	lsrs	r3, r3, #16
 8004168:	f003 0204 	and.w	r2, r3, #4
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004170:	f003 0310 	and.w	r3, r3, #16
 8004174:	431a      	orrs	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800417a:	f003 0308 	and.w	r3, r3, #8
 800417e:	431a      	orrs	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004188:	ea42 0103 	orr.w	r1, r2, r3
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	430a      	orrs	r2, r1
 8004198:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3710      	adds	r7, #16
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}
	...

080041b4 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	4613      	mov	r3, r2
 80041c0:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d001      	beq.n	80041d2 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 80041ce:	2302      	movs	r3, #2
 80041d0:	e105      	b.n	80043de <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d110      	bne.n	80041fc <HAL_SPI_Receive_DMA+0x48>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041e2:	d10b      	bne.n	80041fc <HAL_SPI_Receive_DMA+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2204      	movs	r2, #4
 80041e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80041ec:	88fb      	ldrh	r3, [r7, #6]
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	68b9      	ldr	r1, [r7, #8]
 80041f2:	68f8      	ldr	r0, [r7, #12]
 80041f4:	f000 f8fe 	bl	80043f4 <HAL_SPI_TransmitReceive_DMA>
 80041f8:	4603      	mov	r3, r0
 80041fa:	e0f0      	b.n	80043de <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d002      	beq.n	8004208 <HAL_SPI_Receive_DMA+0x54>
 8004202:	88fb      	ldrh	r3, [r7, #6]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d101      	bne.n	800420c <HAL_SPI_Receive_DMA+0x58>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e0e8      	b.n	80043de <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004212:	2b01      	cmp	r3, #1
 8004214:	d101      	bne.n	800421a <HAL_SPI_Receive_DMA+0x66>
 8004216:	2302      	movs	r3, #2
 8004218:	e0e1      	b.n	80043de <HAL_SPI_Receive_DMA+0x22a>
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2201      	movs	r2, #1
 800421e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2204      	movs	r2, #4
 8004226:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2200      	movs	r2, #0
 800422e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	68ba      	ldr	r2, [r7, #8]
 8004234:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	88fa      	ldrh	r2, [r7, #6]
 800423a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	88fa      	ldrh	r2, [r7, #6]
 8004242:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004266:	d10f      	bne.n	8004288 <HAL_SPI_Receive_DMA+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004276:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004286:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	685a      	ldr	r2, [r3, #4]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004296:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80042a0:	d908      	bls.n	80042b4 <HAL_SPI_Receive_DMA+0x100>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	685a      	ldr	r2, [r3, #4]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042b0:	605a      	str	r2, [r3, #4]
 80042b2:	e042      	b.n	800433a <HAL_SPI_Receive_DMA+0x186>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80042c2:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042ce:	d134      	bne.n	800433a <HAL_SPI_Receive_DMA+0x186>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	685a      	ldr	r2, [r3, #4]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042de:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d111      	bne.n	8004314 <HAL_SPI_Receive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	685a      	ldr	r2, [r3, #4]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80042fe:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004306:	b29b      	uxth	r3, r3
 8004308:	085b      	lsrs	r3, r3, #1
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004312:	e012      	b.n	800433a <HAL_SPI_Receive_DMA+0x186>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004322:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800432a:	b29b      	uxth	r3, r3
 800432c:	085b      	lsrs	r3, r3, #1
 800432e:	b29b      	uxth	r3, r3
 8004330:	3301      	adds	r3, #1
 8004332:	b29a      	uxth	r2, r3
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800433e:	4a2a      	ldr	r2, [pc, #168]	@ (80043e8 <HAL_SPI_Receive_DMA+0x234>)
 8004340:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004346:	4a29      	ldr	r2, [pc, #164]	@ (80043ec <HAL_SPI_Receive_DMA+0x238>)
 8004348:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800434e:	4a28      	ldr	r2, [pc, #160]	@ (80043f0 <HAL_SPI_Receive_DMA+0x23c>)
 8004350:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004356:	2200      	movs	r2, #0
 8004358:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	330c      	adds	r3, #12
 8004364:	4619      	mov	r1, r3
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436a:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004372:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004374:	f7fe f97c 	bl	8002670 <HAL_DMA_Start_IT>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00b      	beq.n	8004396 <HAL_SPI_Receive_DMA+0x1e2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004382:	f043 0210 	orr.w	r2, r3, #16
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e023      	b.n	80043de <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a0:	2b40      	cmp	r3, #64	@ 0x40
 80043a2:	d007      	beq.n	80043b4 <HAL_SPI_Receive_DMA+0x200>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043b2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	685a      	ldr	r2, [r3, #4]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f042 0220 	orr.w	r2, r2, #32
 80043ca:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f042 0201 	orr.w	r2, r2, #1
 80043da:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	08004ccd 	.word	0x08004ccd
 80043ec:	08004b95 	.word	0x08004b95
 80043f0:	08004d05 	.word	0x08004d05

080043f4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b086      	sub	sp, #24
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
 8004400:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004408:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004410:	7dfb      	ldrb	r3, [r7, #23]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d00c      	beq.n	8004430 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800441c:	d106      	bne.n	800442c <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d102      	bne.n	800442c <HAL_SPI_TransmitReceive_DMA+0x38>
 8004426:	7dfb      	ldrb	r3, [r7, #23]
 8004428:	2b04      	cmp	r3, #4
 800442a:	d001      	beq.n	8004430 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800442c:	2302      	movs	r3, #2
 800442e:	e158      	b.n	80046e2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d005      	beq.n	8004442 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d002      	beq.n	8004442 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800443c:	887b      	ldrh	r3, [r7, #2]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d101      	bne.n	8004446 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e14d      	b.n	80046e2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800444c:	2b01      	cmp	r3, #1
 800444e:	d101      	bne.n	8004454 <HAL_SPI_TransmitReceive_DMA+0x60>
 8004450:	2302      	movs	r3, #2
 8004452:	e146      	b.n	80046e2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b04      	cmp	r3, #4
 8004466:	d003      	beq.n	8004470 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2205      	movs	r2, #5
 800446c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	68ba      	ldr	r2, [r7, #8]
 800447a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	887a      	ldrh	r2, [r7, #2]
 8004480:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	887a      	ldrh	r2, [r7, #2]
 8004486:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	887a      	ldrh	r2, [r7, #2]
 8004492:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	887a      	ldrh	r2, [r7, #2]
 800449a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2200      	movs	r2, #0
 80044a8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 80044b8:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044c2:	d908      	bls.n	80044d6 <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80044d2:	605a      	str	r2, [r3, #4]
 80044d4:	e06f      	b.n	80045b6 <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	685a      	ldr	r2, [r3, #4]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80044e4:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044f0:	d126      	bne.n	8004540 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d10f      	bne.n	800451e <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	685a      	ldr	r2, [r3, #4]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800450c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004512:	b29b      	uxth	r3, r3
 8004514:	085b      	lsrs	r3, r3, #1
 8004516:	b29a      	uxth	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800451c:	e010      	b.n	8004540 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	685a      	ldr	r2, [r3, #4]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800452c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004532:	b29b      	uxth	r3, r3
 8004534:	085b      	lsrs	r3, r3, #1
 8004536:	b29b      	uxth	r3, r3
 8004538:	3301      	adds	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800454a:	d134      	bne.n	80045b6 <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800455a:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004562:	b29b      	uxth	r3, r3
 8004564:	f003 0301 	and.w	r3, r3, #1
 8004568:	2b00      	cmp	r3, #0
 800456a:	d111      	bne.n	8004590 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	685a      	ldr	r2, [r3, #4]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800457a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004582:	b29b      	uxth	r3, r3
 8004584:	085b      	lsrs	r3, r3, #1
 8004586:	b29a      	uxth	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800458e:	e012      	b.n	80045b6 <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800459e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	085b      	lsrs	r3, r3, #1
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	3301      	adds	r3, #1
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	2b04      	cmp	r3, #4
 80045c0:	d108      	bne.n	80045d4 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c6:	4a49      	ldr	r2, [pc, #292]	@ (80046ec <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 80045c8:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ce:	4a48      	ldr	r2, [pc, #288]	@ (80046f0 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 80045d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80045d2:	e007      	b.n	80045e4 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d8:	4a46      	ldr	r2, [pc, #280]	@ (80046f4 <HAL_SPI_TransmitReceive_DMA+0x300>)
 80045da:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e0:	4a45      	ldr	r2, [pc, #276]	@ (80046f8 <HAL_SPI_TransmitReceive_DMA+0x304>)
 80045e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e8:	4a44      	ldr	r2, [pc, #272]	@ (80046fc <HAL_SPI_TransmitReceive_DMA+0x308>)
 80045ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f0:	2200      	movs	r2, #0
 80045f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	330c      	adds	r3, #12
 80045fe:	4619      	mov	r1, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004604:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800460c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800460e:	f7fe f82f 	bl	8002670 <HAL_DMA_Start_IT>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d00b      	beq.n	8004630 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800461c:	f043 0210 	orr.w	r2, r3, #16
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e058      	b.n	80046e2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 0201 	orr.w	r2, r2, #1
 800463e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004644:	2200      	movs	r2, #0
 8004646:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800464c:	2200      	movs	r2, #0
 800464e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004654:	2200      	movs	r2, #0
 8004656:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800465c:	2200      	movs	r2, #0
 800465e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004668:	4619      	mov	r1, r3
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	330c      	adds	r3, #12
 8004670:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004676:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004678:	f7fd fffa 	bl	8002670 <HAL_DMA_Start_IT>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00b      	beq.n	800469a <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004686:	f043 0210 	orr.w	r2, r3, #16
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e023      	b.n	80046e2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046a4:	2b40      	cmp	r3, #64	@ 0x40
 80046a6:	d007      	beq.n	80046b8 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046b6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	685a      	ldr	r2, [r3, #4]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f042 0220 	orr.w	r2, r2, #32
 80046ce:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f042 0202 	orr.w	r2, r2, #2
 80046de:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3718      	adds	r7, #24
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	08004ccd 	.word	0x08004ccd
 80046f0:	08004b95 	.word	0x08004b95
 80046f4:	08004ce9 	.word	0x08004ce9
 80046f8:	08004c3d 	.word	0x08004c3d
 80046fc:	08004d05 	.word	0x08004d05

08004700 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b08a      	sub	sp, #40	@ 0x28
 8004704:	af02      	add	r7, sp, #8
 8004706:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8004708:	2300      	movs	r3, #0
 800470a:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800470c:	4b88      	ldr	r3, [pc, #544]	@ (8004930 <HAL_SPI_Abort+0x230>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a88      	ldr	r2, [pc, #544]	@ (8004934 <HAL_SPI_Abort+0x234>)
 8004712:	fba2 2303 	umull	r2, r3, r2, r3
 8004716:	0a5b      	lsrs	r3, r3, #9
 8004718:	2264      	movs	r2, #100	@ 0x64
 800471a:	fb02 f303 	mul.w	r3, r2, r3
 800471e:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	685a      	ldr	r2, [r3, #4]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f022 0220 	bic.w	r2, r2, #32
 8004732:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800473e:	2b80      	cmp	r3, #128	@ 0x80
 8004740:	d117      	bne.n	8004772 <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a7c      	ldr	r2, [pc, #496]	@ (8004938 <HAL_SPI_Abort+0x238>)
 8004746:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d106      	bne.n	800475c <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004752:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800475a:	e008      	b.n	800476e <HAL_SPI_Abort+0x6e>
      }
      count--;
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	3b01      	subs	r3, #1
 8004760:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b07      	cmp	r3, #7
 800476c:	d1ec      	bne.n	8004748 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800477c:	2b40      	cmp	r3, #64	@ 0x40
 800477e:	d117      	bne.n	80047b0 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4a6e      	ldr	r2, [pc, #440]	@ (800493c <HAL_SPI_Abort+0x23c>)
 8004784:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d106      	bne.n	800479a <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004790:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8004798:	e008      	b.n	80047ac <HAL_SPI_Abort+0xac>
      }
      count--;
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	3b01      	subs	r3, #1
 800479e:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	2b07      	cmp	r3, #7
 80047aa:	d1ec      	bne.n	8004786 <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d141      	bne.n	8004842 <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d03d      	beq.n	8004842 <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ca:	2200      	movs	r2, #0
 80047cc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7fd ffac 	bl	8002730 <HAL_DMA_Abort>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d002      	beq.n	80047e4 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2240      	movs	r2, #64	@ 0x40
 80047e2:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	685a      	ldr	r2, [r3, #4]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f022 0202 	bic.w	r2, r2, #2
 80047f2:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80047f4:	f7fc fd4a 	bl	800128c <HAL_GetTick>
 80047f8:	4603      	mov	r3, r0
 80047fa:	461a      	mov	r2, r3
 80047fc:	2164      	movs	r1, #100	@ 0x64
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 fc2c 	bl	800505c <SPI_EndRxTxTransaction>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d002      	beq.n	8004810 <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2240      	movs	r2, #64	@ 0x40
 800480e:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800481e:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8004820:	f7fc fd34 	bl	800128c <HAL_GetTick>
 8004824:	4603      	mov	r3, r0
 8004826:	9300      	str	r3, [sp, #0]
 8004828:	2364      	movs	r3, #100	@ 0x64
 800482a:	2200      	movs	r2, #0
 800482c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 fb25 	bl	8004e80 <SPI_WaitFifoStateUntilTimeout>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d002      	beq.n	8004842 <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2240      	movs	r2, #64	@ 0x40
 8004840:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f003 0301 	and.w	r3, r3, #1
 800484c:	2b01      	cmp	r3, #1
 800484e:	d143      	bne.n	80048d8 <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004854:	2b00      	cmp	r3, #0
 8004856:	d03f      	beq.n	80048d8 <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485c:	2200      	movs	r2, #0
 800485e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004864:	4618      	mov	r0, r3
 8004866:	f7fd ff63 	bl	8002730 <HAL_DMA_Abort>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d002      	beq.n	8004876 <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2240      	movs	r2, #64	@ 0x40
 8004874:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004884:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8004886:	f7fc fd01 	bl	800128c <HAL_GetTick>
 800488a:	4603      	mov	r3, r0
 800488c:	9300      	str	r3, [sp, #0]
 800488e:	2364      	movs	r3, #100	@ 0x64
 8004890:	2200      	movs	r2, #0
 8004892:	2180      	movs	r1, #128	@ 0x80
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f000 fa6b 	bl	8004d70 <SPI_WaitFlagStateUntilTimeout>
 800489a:	4603      	mov	r3, r0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d002      	beq.n	80048a6 <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2240      	movs	r2, #64	@ 0x40
 80048a4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80048a6:	f7fc fcf1 	bl	800128c <HAL_GetTick>
 80048aa:	4603      	mov	r3, r0
 80048ac:	9300      	str	r3, [sp, #0]
 80048ae:	2364      	movs	r3, #100	@ 0x64
 80048b0:	2200      	movs	r2, #0
 80048b2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 fae2 	bl	8004e80 <SPI_WaitFifoStateUntilTimeout>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d002      	beq.n	80048c8 <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2240      	movs	r2, #64	@ 0x40
 80048c6:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	685a      	ldr	r2, [r3, #4]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f022 0201 	bic.w	r2, r2, #1
 80048d6:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048ea:	2b40      	cmp	r3, #64	@ 0x40
 80048ec:	d102      	bne.n	80048f4 <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	77fb      	strb	r3, [r7, #31]
 80048f2:	e002      	b.n	80048fa <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048fa:	2300      	movs	r3, #0
 80048fc:	613b      	str	r3, [r7, #16]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	613b      	str	r3, [r7, #16]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	613b      	str	r3, [r7, #16]
 800490e:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004910:	2300      	movs	r3, #0
 8004912:	60fb      	str	r3, [r7, #12]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	60fb      	str	r3, [r7, #12]
 800491c:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 8004926:	7ffb      	ldrb	r3, [r7, #31]
}
 8004928:	4618      	mov	r0, r3
 800492a:	3720      	adds	r7, #32
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	20000000 	.word	0x20000000
 8004934:	057619f1 	.word	0x057619f1
 8004938:	080051a9 	.word	0x080051a9
 800493c:	080050e9 	.word	0x080050e9

08004940 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b088      	sub	sp, #32
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	099b      	lsrs	r3, r3, #6
 800495c:	f003 0301 	and.w	r3, r3, #1
 8004960:	2b00      	cmp	r3, #0
 8004962:	d10f      	bne.n	8004984 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00a      	beq.n	8004984 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	099b      	lsrs	r3, r3, #6
 8004972:	f003 0301 	and.w	r3, r3, #1
 8004976:	2b00      	cmp	r3, #0
 8004978:	d004      	beq.n	8004984 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	4798      	blx	r3
    return;
 8004982:	e0d7      	b.n	8004b34 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	085b      	lsrs	r3, r3, #1
 8004988:	f003 0301 	and.w	r3, r3, #1
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00a      	beq.n	80049a6 <HAL_SPI_IRQHandler+0x66>
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	09db      	lsrs	r3, r3, #7
 8004994:	f003 0301 	and.w	r3, r3, #1
 8004998:	2b00      	cmp	r3, #0
 800499a:	d004      	beq.n	80049a6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	4798      	blx	r3
    return;
 80049a4:	e0c6      	b.n	8004b34 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	095b      	lsrs	r3, r3, #5
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d10c      	bne.n	80049cc <HAL_SPI_IRQHandler+0x8c>
 80049b2:	69bb      	ldr	r3, [r7, #24]
 80049b4:	099b      	lsrs	r3, r3, #6
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d106      	bne.n	80049cc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	0a1b      	lsrs	r3, r3, #8
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f000 80b4 	beq.w	8004b34 <HAL_SPI_IRQHandler+0x1f4>
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	095b      	lsrs	r3, r3, #5
 80049d0:	f003 0301 	and.w	r3, r3, #1
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f000 80ad 	beq.w	8004b34 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	099b      	lsrs	r3, r3, #6
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d023      	beq.n	8004a2e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b03      	cmp	r3, #3
 80049f0:	d011      	beq.n	8004a16 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049f6:	f043 0204 	orr.w	r2, r3, #4
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049fe:	2300      	movs	r3, #0
 8004a00:	617b      	str	r3, [r7, #20]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	617b      	str	r3, [r7, #20]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	617b      	str	r3, [r7, #20]
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	e00b      	b.n	8004a2e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a16:	2300      	movs	r3, #0
 8004a18:	613b      	str	r3, [r7, #16]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	613b      	str	r3, [r7, #16]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	613b      	str	r3, [r7, #16]
 8004a2a:	693b      	ldr	r3, [r7, #16]
        return;
 8004a2c:	e082      	b.n	8004b34 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	095b      	lsrs	r3, r3, #5
 8004a32:	f003 0301 	and.w	r3, r3, #1
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d014      	beq.n	8004a64 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a3e:	f043 0201 	orr.w	r2, r3, #1
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004a46:	2300      	movs	r3, #0
 8004a48:	60fb      	str	r3, [r7, #12]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	60fb      	str	r3, [r7, #12]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a60:	601a      	str	r2, [r3, #0]
 8004a62:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	0a1b      	lsrs	r3, r3, #8
 8004a68:	f003 0301 	and.w	r3, r3, #1
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00c      	beq.n	8004a8a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a74:	f043 0208 	orr.w	r2, r3, #8
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	60bb      	str	r3, [r7, #8]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	60bb      	str	r3, [r7, #8]
 8004a88:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d04f      	beq.n	8004b32 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685a      	ldr	r2, [r3, #4]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004aa0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	f003 0302 	and.w	r3, r3, #2
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d104      	bne.n	8004abe <HAL_SPI_IRQHandler+0x17e>
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	f003 0301 	and.w	r3, r3, #1
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d034      	beq.n	8004b28 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	685a      	ldr	r2, [r3, #4]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f022 0203 	bic.w	r2, r2, #3
 8004acc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d011      	beq.n	8004afa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ada:	4a18      	ldr	r2, [pc, #96]	@ (8004b3c <HAL_SPI_IRQHandler+0x1fc>)
 8004adc:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7fd fe62 	bl	80027ac <HAL_DMA_Abort_IT>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d005      	beq.n	8004afa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004af2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d016      	beq.n	8004b30 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b06:	4a0d      	ldr	r2, [pc, #52]	@ (8004b3c <HAL_SPI_IRQHandler+0x1fc>)
 8004b08:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7fd fe4c 	bl	80027ac <HAL_DMA_Abort_IT>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d00a      	beq.n	8004b30 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b1e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8004b26:	e003      	b.n	8004b30 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f7fc f83b 	bl	8000ba4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004b2e:	e000      	b.n	8004b32 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004b30:	bf00      	nop
    return;
 8004b32:	bf00      	nop
  }
}
 8004b34:	3720      	adds	r7, #32
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	08004d45 	.word	0x08004d45

08004b40 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004b48:	bf00      	nop
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <HAL_SPI_GetError>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI error code in bitmap format
  */
uint32_t HAL_SPI_GetError(const SPI_HandleTypeDef *hspi)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  /* Return SPI ErrorCode */
  return hspi->ErrorCode;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba0:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ba2:	f7fc fb73 	bl	800128c <HAL_GetTick>
 8004ba6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0320 	and.w	r3, r3, #32
 8004bb2:	2b20      	cmp	r3, #32
 8004bb4:	d03c      	beq.n	8004c30 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	685a      	ldr	r2, [r3, #4]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f022 0220 	bic.w	r2, r2, #32
 8004bc4:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d10d      	bne.n	8004bea <SPI_DMAReceiveCplt+0x56>
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bd6:	d108      	bne.n	8004bea <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685a      	ldr	r2, [r3, #4]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f022 0203 	bic.w	r2, r2, #3
 8004be6:	605a      	str	r2, [r3, #4]
 8004be8:	e007      	b.n	8004bfa <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	685a      	ldr	r2, [r3, #4]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f022 0201 	bic.w	r2, r2, #1
 8004bf8:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004bfa:	68ba      	ldr	r2, [r7, #8]
 8004bfc:	2164      	movs	r1, #100	@ 0x64
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f000 f9d4 	bl	8004fac <SPI_EndRxTransaction>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d002      	beq.n	8004c10 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d003      	beq.n	8004c30 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004c28:	68f8      	ldr	r0, [r7, #12]
 8004c2a:	f7fb ffbb 	bl	8000ba4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004c2e:	e002      	b.n	8004c36 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004c30:	68f8      	ldr	r0, [r7, #12]
 8004c32:	f7fb ff8d 	bl	8000b50 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c48:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c4a:	f7fc fb1f 	bl	800128c <HAL_GetTick>
 8004c4e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 0320 	and.w	r3, r3, #32
 8004c5a:	2b20      	cmp	r3, #32
 8004c5c:	d030      	beq.n	8004cc0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	685a      	ldr	r2, [r3, #4]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f022 0220 	bic.w	r2, r2, #32
 8004c6c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004c6e:	68ba      	ldr	r2, [r7, #8]
 8004c70:	2164      	movs	r1, #100	@ 0x64
 8004c72:	68f8      	ldr	r0, [r7, #12]
 8004c74:	f000 f9f2 	bl	800505c <SPI_EndRxTxTransaction>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d005      	beq.n	8004c8a <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c82:	f043 0220 	orr.w	r2, r3, #32
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	685a      	ldr	r2, [r3, #4]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f022 0203 	bic.w	r2, r2, #3
 8004c98:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d003      	beq.n	8004cc0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f7fb ff73 	bl	8000ba4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004cbe:	e002      	b.n	8004cc6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f7ff ff3d 	bl	8004b40 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004cc6:	3710      	adds	r7, #16
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f7ff ff3a 	bl	8004b54 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ce0:	bf00      	nop
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f7ff ff36 	bl	8004b68 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004cfc:	bf00      	nop
 8004cfe:	3710      	adds	r7, #16
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b084      	sub	sp, #16
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d10:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	685a      	ldr	r2, [r3, #4]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f022 0203 	bic.w	r2, r2, #3
 8004d20:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d26:	f043 0210 	orr.w	r2, r3, #16
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f7fb ff34 	bl	8000ba4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d3c:	bf00      	nop
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b084      	sub	sp, #16
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d50:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f7fb ff1f 	bl	8000ba4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d66:	bf00      	nop
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
	...

08004d70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b088      	sub	sp, #32
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	603b      	str	r3, [r7, #0]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d80:	f7fc fa84 	bl	800128c <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d88:	1a9b      	subs	r3, r3, r2
 8004d8a:	683a      	ldr	r2, [r7, #0]
 8004d8c:	4413      	add	r3, r2
 8004d8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d90:	f7fc fa7c 	bl	800128c <HAL_GetTick>
 8004d94:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d96:	4b39      	ldr	r3, [pc, #228]	@ (8004e7c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	015b      	lsls	r3, r3, #5
 8004d9c:	0d1b      	lsrs	r3, r3, #20
 8004d9e:	69fa      	ldr	r2, [r7, #28]
 8004da0:	fb02 f303 	mul.w	r3, r2, r3
 8004da4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004da6:	e054      	b.n	8004e52 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dae:	d050      	beq.n	8004e52 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004db0:	f7fc fa6c 	bl	800128c <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	69fa      	ldr	r2, [r7, #28]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d902      	bls.n	8004dc6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d13d      	bne.n	8004e42 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	685a      	ldr	r2, [r3, #4]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004dd4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dde:	d111      	bne.n	8004e04 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004de8:	d004      	beq.n	8004df4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004df2:	d107      	bne.n	8004e04 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e0c:	d10f      	bne.n	8004e2e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e1c:	601a      	str	r2, [r3, #0]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2201      	movs	r2, #1
 8004e32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e017      	b.n	8004e72 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d101      	bne.n	8004e4c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	689a      	ldr	r2, [r3, #8]
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	68ba      	ldr	r2, [r7, #8]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	bf0c      	ite	eq
 8004e62:	2301      	moveq	r3, #1
 8004e64:	2300      	movne	r3, #0
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	461a      	mov	r2, r3
 8004e6a:	79fb      	ldrb	r3, [r7, #7]
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d19b      	bne.n	8004da8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3720      	adds	r7, #32
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	20000000 	.word	0x20000000

08004e80 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b08a      	sub	sp, #40	@ 0x28
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	607a      	str	r2, [r7, #4]
 8004e8c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004e92:	f7fc f9fb 	bl	800128c <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e9a:	1a9b      	subs	r3, r3, r2
 8004e9c:	683a      	ldr	r2, [r7, #0]
 8004e9e:	4413      	add	r3, r2
 8004ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004ea2:	f7fc f9f3 	bl	800128c <HAL_GetTick>
 8004ea6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	330c      	adds	r3, #12
 8004eae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004eb0:	4b3d      	ldr	r3, [pc, #244]	@ (8004fa8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	4413      	add	r3, r2
 8004eba:	00da      	lsls	r2, r3, #3
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	0d1b      	lsrs	r3, r3, #20
 8004ec0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ec2:	fb02 f303 	mul.w	r3, r2, r3
 8004ec6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004ec8:	e060      	b.n	8004f8c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004ed0:	d107      	bne.n	8004ee2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d104      	bne.n	8004ee2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004ee0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee8:	d050      	beq.n	8004f8c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004eea:	f7fc f9cf 	bl	800128c <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	6a3b      	ldr	r3, [r7, #32]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d902      	bls.n	8004f00 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d13d      	bne.n	8004f7c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685a      	ldr	r2, [r3, #4]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f0e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f18:	d111      	bne.n	8004f3e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f22:	d004      	beq.n	8004f2e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f2c:	d107      	bne.n	8004f3e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f3c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f46:	d10f      	bne.n	8004f68 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f56:	601a      	str	r2, [r3, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f66:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e010      	b.n	8004f9e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d101      	bne.n	8004f86 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004f82:	2300      	movs	r3, #0
 8004f84:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	689a      	ldr	r2, [r3, #8]
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	4013      	ands	r3, r2
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d196      	bne.n	8004eca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3728      	adds	r7, #40	@ 0x28
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	20000000 	.word	0x20000000

08004fac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af02      	add	r7, sp, #8
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fc0:	d111      	bne.n	8004fe6 <SPI_EndRxTransaction+0x3a>
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fca:	d004      	beq.n	8004fd6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fd4:	d107      	bne.n	8004fe6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fe4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	2200      	movs	r2, #0
 8004fee:	2180      	movs	r1, #128	@ 0x80
 8004ff0:	68f8      	ldr	r0, [r7, #12]
 8004ff2:	f7ff febd 	bl	8004d70 <SPI_WaitFlagStateUntilTimeout>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d007      	beq.n	800500c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005000:	f043 0220 	orr.w	r2, r3, #32
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e023      	b.n	8005054 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005014:	d11d      	bne.n	8005052 <SPI_EndRxTransaction+0xa6>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800501e:	d004      	beq.n	800502a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005028:	d113      	bne.n	8005052 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	9300      	str	r3, [sp, #0]
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2200      	movs	r2, #0
 8005032:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f7ff ff22 	bl	8004e80 <SPI_WaitFifoStateUntilTimeout>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d007      	beq.n	8005052 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005046:	f043 0220 	orr.w	r2, r3, #32
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e000      	b.n	8005054 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3710      	adds	r7, #16
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af02      	add	r7, sp, #8
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	9300      	str	r3, [sp, #0]
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	2200      	movs	r2, #0
 8005070:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f7ff ff03 	bl	8004e80 <SPI_WaitFifoStateUntilTimeout>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d007      	beq.n	8005090 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005084:	f043 0220 	orr.w	r2, r3, #32
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e027      	b.n	80050e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	9300      	str	r3, [sp, #0]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	2200      	movs	r2, #0
 8005098:	2180      	movs	r1, #128	@ 0x80
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f7ff fe68 	bl	8004d70 <SPI_WaitFlagStateUntilTimeout>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d007      	beq.n	80050b6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050aa:	f043 0220 	orr.w	r2, r3, #32
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e014      	b.n	80050e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	9300      	str	r3, [sp, #0]
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	2200      	movs	r2, #0
 80050be:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f7ff fedc 	bl	8004e80 <SPI_WaitFifoStateUntilTimeout>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d007      	beq.n	80050de <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050d2:	f043 0220 	orr.w	r2, r3, #32
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80050da:	2303      	movs	r3, #3
 80050dc:	e000      	b.n	80050e0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3710      	adds	r7, #16
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af02      	add	r7, sp, #8
 80050ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050fe:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005100:	4b27      	ldr	r3, [pc, #156]	@ (80051a0 <SPI_AbortRx_ISR+0xb8>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a27      	ldr	r2, [pc, #156]	@ (80051a4 <SPI_AbortRx_ISR+0xbc>)
 8005106:	fba2 2303 	umull	r2, r3, r2, r3
 800510a:	0a5b      	lsrs	r3, r3, #9
 800510c:	2264      	movs	r2, #100	@ 0x64
 800510e:	fb02 f303 	mul.w	r3, r2, r3
 8005112:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	685a      	ldr	r2, [r3, #4]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005122:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d106      	bne.n	8005138 <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800512e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8005136:	e009      	b.n	800514c <SPI_AbortRx_ISR+0x64>
    }
    count--;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	3b01      	subs	r3, #1
 800513c:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005148:	2b40      	cmp	r3, #64	@ 0x40
 800514a:	d0eb      	beq.n	8005124 <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800514c:	f7fc f89e 	bl	800128c <HAL_GetTick>
 8005150:	4603      	mov	r3, r0
 8005152:	9300      	str	r3, [sp, #0]
 8005154:	2364      	movs	r3, #100	@ 0x64
 8005156:	2200      	movs	r2, #0
 8005158:	2180      	movs	r1, #128	@ 0x80
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7ff fe08 	bl	8004d70 <SPI_WaitFlagStateUntilTimeout>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d002      	beq.n	800516c <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2240      	movs	r2, #64	@ 0x40
 800516a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800516c:	f7fc f88e 	bl	800128c <HAL_GetTick>
 8005170:	4603      	mov	r3, r0
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	2364      	movs	r3, #100	@ 0x64
 8005176:	2200      	movs	r2, #0
 8005178:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f7ff fe7f 	bl	8004e80 <SPI_WaitFifoStateUntilTimeout>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d002      	beq.n	800518e <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2240      	movs	r2, #64	@ 0x40
 800518c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2207      	movs	r2, #7
 8005192:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 8005196:	bf00      	nop
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	20000000 	.word	0x20000000
 80051a4:	057619f1 	.word	0x057619f1

080051a8 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b086      	sub	sp, #24
 80051ac:	af02      	add	r7, sp, #8
 80051ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80051b0:	4b4c      	ldr	r3, [pc, #304]	@ (80052e4 <SPI_AbortTx_ISR+0x13c>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a4c      	ldr	r2, [pc, #304]	@ (80052e8 <SPI_AbortTx_ISR+0x140>)
 80051b6:	fba2 2303 	umull	r2, r3, r2, r3
 80051ba:	0a5b      	lsrs	r3, r3, #9
 80051bc:	2264      	movs	r2, #100	@ 0x64
 80051be:	fb02 f303 	mul.w	r3, r2, r3
 80051c2:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	685a      	ldr	r2, [r3, #4]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80051d2:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d106      	bne.n	80051e8 <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 80051e6:	e009      	b.n	80051fc <SPI_AbortTx_ISR+0x54>
    }
    count--;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	3b01      	subs	r3, #1
 80051ec:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051f8:	2b80      	cmp	r3, #128	@ 0x80
 80051fa:	d0eb      	beq.n	80051d4 <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80051fc:	f7fc f846 	bl	800128c <HAL_GetTick>
 8005200:	4603      	mov	r3, r0
 8005202:	461a      	mov	r2, r3
 8005204:	2164      	movs	r1, #100	@ 0x64
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f7ff ff28 	bl	800505c <SPI_EndRxTxTransaction>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d002      	beq.n	8005218 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2240      	movs	r2, #64	@ 0x40
 8005216:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005226:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8005228:	f7fc f830 	bl	800128c <HAL_GetTick>
 800522c:	4603      	mov	r3, r0
 800522e:	9300      	str	r3, [sp, #0]
 8005230:	2364      	movs	r3, #100	@ 0x64
 8005232:	2200      	movs	r2, #0
 8005234:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f7ff fe21 	bl	8004e80 <SPI_WaitFifoStateUntilTimeout>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d002      	beq.n	800524a <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2240      	movs	r2, #64	@ 0x40
 8005248:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005254:	2b40      	cmp	r3, #64	@ 0x40
 8005256:	d13c      	bne.n	80052d2 <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005266:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d106      	bne.n	800527c <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005272:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800527a:	e009      	b.n	8005290 <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	3b01      	subs	r3, #1
 8005280:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800528c:	2b40      	cmp	r3, #64	@ 0x40
 800528e:	d0eb      	beq.n	8005268 <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8005290:	f7fb fffc 	bl	800128c <HAL_GetTick>
 8005294:	4603      	mov	r3, r0
 8005296:	9300      	str	r3, [sp, #0]
 8005298:	2364      	movs	r3, #100	@ 0x64
 800529a:	2200      	movs	r2, #0
 800529c:	2180      	movs	r1, #128	@ 0x80
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f7ff fd66 	bl	8004d70 <SPI_WaitFlagStateUntilTimeout>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d002      	beq.n	80052b0 <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2240      	movs	r2, #64	@ 0x40
 80052ae:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80052b0:	f7fb ffec 	bl	800128c <HAL_GetTick>
 80052b4:	4603      	mov	r3, r0
 80052b6:	9300      	str	r3, [sp, #0]
 80052b8:	2364      	movs	r3, #100	@ 0x64
 80052ba:	2200      	movs	r2, #0
 80052bc:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f7ff fddd 	bl	8004e80 <SPI_WaitFifoStateUntilTimeout>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d002      	beq.n	80052d2 <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2240      	movs	r2, #64	@ 0x40
 80052d0:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2207      	movs	r2, #7
 80052d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 80052da:	bf00      	nop
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	20000000 	.word	0x20000000
 80052e8:	057619f1 	.word	0x057619f1

080052ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e040      	b.n	8005380 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005302:	2b00      	cmp	r3, #0
 8005304:	d106      	bne.n	8005314 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f7fb fdd8 	bl	8000ec4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2224      	movs	r2, #36	@ 0x24
 8005318:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 0201 	bic.w	r2, r2, #1
 8005328:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532e:	2b00      	cmp	r3, #0
 8005330:	d002      	beq.n	8005338 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 fade 	bl	80058f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f000 f8af 	bl	800549c <UART_SetConfig>
 800533e:	4603      	mov	r3, r0
 8005340:	2b01      	cmp	r3, #1
 8005342:	d101      	bne.n	8005348 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e01b      	b.n	8005380 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	685a      	ldr	r2, [r3, #4]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005356:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	689a      	ldr	r2, [r3, #8]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005366:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f042 0201 	orr.w	r2, r2, #1
 8005376:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 fb5d 	bl	8005a38 <UART_CheckIdleState>
 800537e:	4603      	mov	r3, r0
}
 8005380:	4618      	mov	r0, r3
 8005382:	3708      	adds	r7, #8
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b08a      	sub	sp, #40	@ 0x28
 800538c:	af02      	add	r7, sp, #8
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	603b      	str	r3, [r7, #0]
 8005394:	4613      	mov	r3, r2
 8005396:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800539c:	2b20      	cmp	r3, #32
 800539e:	d177      	bne.n	8005490 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d002      	beq.n	80053ac <HAL_UART_Transmit+0x24>
 80053a6:	88fb      	ldrh	r3, [r7, #6]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d101      	bne.n	80053b0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e070      	b.n	8005492 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2221      	movs	r2, #33	@ 0x21
 80053bc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053be:	f7fb ff65 	bl	800128c <HAL_GetTick>
 80053c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	88fa      	ldrh	r2, [r7, #6]
 80053c8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	88fa      	ldrh	r2, [r7, #6]
 80053d0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053dc:	d108      	bne.n	80053f0 <HAL_UART_Transmit+0x68>
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	691b      	ldr	r3, [r3, #16]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d104      	bne.n	80053f0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80053e6:	2300      	movs	r3, #0
 80053e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	61bb      	str	r3, [r7, #24]
 80053ee:	e003      	b.n	80053f8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053f4:	2300      	movs	r3, #0
 80053f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053f8:	e02f      	b.n	800545a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	9300      	str	r3, [sp, #0]
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	2200      	movs	r2, #0
 8005402:	2180      	movs	r1, #128	@ 0x80
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f000 fbbf 	bl	8005b88 <UART_WaitOnFlagUntilTimeout>
 800540a:	4603      	mov	r3, r0
 800540c:	2b00      	cmp	r3, #0
 800540e:	d004      	beq.n	800541a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2220      	movs	r2, #32
 8005414:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e03b      	b.n	8005492 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800541a:	69fb      	ldr	r3, [r7, #28]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d10b      	bne.n	8005438 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	881a      	ldrh	r2, [r3, #0]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800542c:	b292      	uxth	r2, r2
 800542e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	3302      	adds	r3, #2
 8005434:	61bb      	str	r3, [r7, #24]
 8005436:	e007      	b.n	8005448 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	781a      	ldrb	r2, [r3, #0]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	3301      	adds	r3, #1
 8005446:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800544e:	b29b      	uxth	r3, r3
 8005450:	3b01      	subs	r3, #1
 8005452:	b29a      	uxth	r2, r3
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005460:	b29b      	uxth	r3, r3
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1c9      	bne.n	80053fa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	9300      	str	r3, [sp, #0]
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	2200      	movs	r2, #0
 800546e:	2140      	movs	r1, #64	@ 0x40
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	f000 fb89 	bl	8005b88 <UART_WaitOnFlagUntilTimeout>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d004      	beq.n	8005486 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2220      	movs	r2, #32
 8005480:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e005      	b.n	8005492 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2220      	movs	r2, #32
 800548a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800548c:	2300      	movs	r3, #0
 800548e:	e000      	b.n	8005492 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005490:	2302      	movs	r3, #2
  }
}
 8005492:	4618      	mov	r0, r3
 8005494:	3720      	adds	r7, #32
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
	...

0800549c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800549c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054a0:	b08a      	sub	sp, #40	@ 0x28
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80054a6:	2300      	movs	r3, #0
 80054a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	689a      	ldr	r2, [r3, #8]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	431a      	orrs	r2, r3
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	695b      	ldr	r3, [r3, #20]
 80054ba:	431a      	orrs	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	69db      	ldr	r3, [r3, #28]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	4bb4      	ldr	r3, [pc, #720]	@ (800579c <UART_SetConfig+0x300>)
 80054cc:	4013      	ands	r3, r2
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	6812      	ldr	r2, [r2, #0]
 80054d2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80054d4:	430b      	orrs	r3, r1
 80054d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	68da      	ldr	r2, [r3, #12]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	430a      	orrs	r2, r1
 80054ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4aa9      	ldr	r2, [pc, #676]	@ (80057a0 <UART_SetConfig+0x304>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d004      	beq.n	8005508 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6a1b      	ldr	r3, [r3, #32]
 8005502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005504:	4313      	orrs	r3, r2
 8005506:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005518:	430a      	orrs	r2, r1
 800551a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4aa0      	ldr	r2, [pc, #640]	@ (80057a4 <UART_SetConfig+0x308>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d126      	bne.n	8005574 <UART_SetConfig+0xd8>
 8005526:	4ba0      	ldr	r3, [pc, #640]	@ (80057a8 <UART_SetConfig+0x30c>)
 8005528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800552c:	f003 0303 	and.w	r3, r3, #3
 8005530:	2b03      	cmp	r3, #3
 8005532:	d81b      	bhi.n	800556c <UART_SetConfig+0xd0>
 8005534:	a201      	add	r2, pc, #4	@ (adr r2, 800553c <UART_SetConfig+0xa0>)
 8005536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800553a:	bf00      	nop
 800553c:	0800554d 	.word	0x0800554d
 8005540:	0800555d 	.word	0x0800555d
 8005544:	08005555 	.word	0x08005555
 8005548:	08005565 	.word	0x08005565
 800554c:	2301      	movs	r3, #1
 800554e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005552:	e080      	b.n	8005656 <UART_SetConfig+0x1ba>
 8005554:	2302      	movs	r3, #2
 8005556:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800555a:	e07c      	b.n	8005656 <UART_SetConfig+0x1ba>
 800555c:	2304      	movs	r3, #4
 800555e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005562:	e078      	b.n	8005656 <UART_SetConfig+0x1ba>
 8005564:	2308      	movs	r3, #8
 8005566:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800556a:	e074      	b.n	8005656 <UART_SetConfig+0x1ba>
 800556c:	2310      	movs	r3, #16
 800556e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005572:	e070      	b.n	8005656 <UART_SetConfig+0x1ba>
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a8c      	ldr	r2, [pc, #560]	@ (80057ac <UART_SetConfig+0x310>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d138      	bne.n	80055f0 <UART_SetConfig+0x154>
 800557e:	4b8a      	ldr	r3, [pc, #552]	@ (80057a8 <UART_SetConfig+0x30c>)
 8005580:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005584:	f003 030c 	and.w	r3, r3, #12
 8005588:	2b0c      	cmp	r3, #12
 800558a:	d82d      	bhi.n	80055e8 <UART_SetConfig+0x14c>
 800558c:	a201      	add	r2, pc, #4	@ (adr r2, 8005594 <UART_SetConfig+0xf8>)
 800558e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005592:	bf00      	nop
 8005594:	080055c9 	.word	0x080055c9
 8005598:	080055e9 	.word	0x080055e9
 800559c:	080055e9 	.word	0x080055e9
 80055a0:	080055e9 	.word	0x080055e9
 80055a4:	080055d9 	.word	0x080055d9
 80055a8:	080055e9 	.word	0x080055e9
 80055ac:	080055e9 	.word	0x080055e9
 80055b0:	080055e9 	.word	0x080055e9
 80055b4:	080055d1 	.word	0x080055d1
 80055b8:	080055e9 	.word	0x080055e9
 80055bc:	080055e9 	.word	0x080055e9
 80055c0:	080055e9 	.word	0x080055e9
 80055c4:	080055e1 	.word	0x080055e1
 80055c8:	2300      	movs	r3, #0
 80055ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055ce:	e042      	b.n	8005656 <UART_SetConfig+0x1ba>
 80055d0:	2302      	movs	r3, #2
 80055d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055d6:	e03e      	b.n	8005656 <UART_SetConfig+0x1ba>
 80055d8:	2304      	movs	r3, #4
 80055da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055de:	e03a      	b.n	8005656 <UART_SetConfig+0x1ba>
 80055e0:	2308      	movs	r3, #8
 80055e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055e6:	e036      	b.n	8005656 <UART_SetConfig+0x1ba>
 80055e8:	2310      	movs	r3, #16
 80055ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055ee:	e032      	b.n	8005656 <UART_SetConfig+0x1ba>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a6a      	ldr	r2, [pc, #424]	@ (80057a0 <UART_SetConfig+0x304>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d12a      	bne.n	8005650 <UART_SetConfig+0x1b4>
 80055fa:	4b6b      	ldr	r3, [pc, #428]	@ (80057a8 <UART_SetConfig+0x30c>)
 80055fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005600:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005604:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005608:	d01a      	beq.n	8005640 <UART_SetConfig+0x1a4>
 800560a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800560e:	d81b      	bhi.n	8005648 <UART_SetConfig+0x1ac>
 8005610:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005614:	d00c      	beq.n	8005630 <UART_SetConfig+0x194>
 8005616:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800561a:	d815      	bhi.n	8005648 <UART_SetConfig+0x1ac>
 800561c:	2b00      	cmp	r3, #0
 800561e:	d003      	beq.n	8005628 <UART_SetConfig+0x18c>
 8005620:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005624:	d008      	beq.n	8005638 <UART_SetConfig+0x19c>
 8005626:	e00f      	b.n	8005648 <UART_SetConfig+0x1ac>
 8005628:	2300      	movs	r3, #0
 800562a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800562e:	e012      	b.n	8005656 <UART_SetConfig+0x1ba>
 8005630:	2302      	movs	r3, #2
 8005632:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005636:	e00e      	b.n	8005656 <UART_SetConfig+0x1ba>
 8005638:	2304      	movs	r3, #4
 800563a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800563e:	e00a      	b.n	8005656 <UART_SetConfig+0x1ba>
 8005640:	2308      	movs	r3, #8
 8005642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005646:	e006      	b.n	8005656 <UART_SetConfig+0x1ba>
 8005648:	2310      	movs	r3, #16
 800564a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800564e:	e002      	b.n	8005656 <UART_SetConfig+0x1ba>
 8005650:	2310      	movs	r3, #16
 8005652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a51      	ldr	r2, [pc, #324]	@ (80057a0 <UART_SetConfig+0x304>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d17a      	bne.n	8005756 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005660:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005664:	2b08      	cmp	r3, #8
 8005666:	d824      	bhi.n	80056b2 <UART_SetConfig+0x216>
 8005668:	a201      	add	r2, pc, #4	@ (adr r2, 8005670 <UART_SetConfig+0x1d4>)
 800566a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800566e:	bf00      	nop
 8005670:	08005695 	.word	0x08005695
 8005674:	080056b3 	.word	0x080056b3
 8005678:	0800569d 	.word	0x0800569d
 800567c:	080056b3 	.word	0x080056b3
 8005680:	080056a3 	.word	0x080056a3
 8005684:	080056b3 	.word	0x080056b3
 8005688:	080056b3 	.word	0x080056b3
 800568c:	080056b3 	.word	0x080056b3
 8005690:	080056ab 	.word	0x080056ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005694:	f7fe f966 	bl	8003964 <HAL_RCC_GetPCLK1Freq>
 8005698:	61f8      	str	r0, [r7, #28]
        break;
 800569a:	e010      	b.n	80056be <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800569c:	4b44      	ldr	r3, [pc, #272]	@ (80057b0 <UART_SetConfig+0x314>)
 800569e:	61fb      	str	r3, [r7, #28]
        break;
 80056a0:	e00d      	b.n	80056be <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056a2:	f7fe f8c7 	bl	8003834 <HAL_RCC_GetSysClockFreq>
 80056a6:	61f8      	str	r0, [r7, #28]
        break;
 80056a8:	e009      	b.n	80056be <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056ae:	61fb      	str	r3, [r7, #28]
        break;
 80056b0:	e005      	b.n	80056be <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80056b2:	2300      	movs	r3, #0
 80056b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80056bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80056be:	69fb      	ldr	r3, [r7, #28]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f000 8107 	beq.w	80058d4 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	685a      	ldr	r2, [r3, #4]
 80056ca:	4613      	mov	r3, r2
 80056cc:	005b      	lsls	r3, r3, #1
 80056ce:	4413      	add	r3, r2
 80056d0:	69fa      	ldr	r2, [r7, #28]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d305      	bcc.n	80056e2 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80056dc:	69fa      	ldr	r2, [r7, #28]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d903      	bls.n	80056ea <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80056e8:	e0f4      	b.n	80058d4 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	2200      	movs	r2, #0
 80056ee:	461c      	mov	r4, r3
 80056f0:	4615      	mov	r5, r2
 80056f2:	f04f 0200 	mov.w	r2, #0
 80056f6:	f04f 0300 	mov.w	r3, #0
 80056fa:	022b      	lsls	r3, r5, #8
 80056fc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005700:	0222      	lsls	r2, r4, #8
 8005702:	68f9      	ldr	r1, [r7, #12]
 8005704:	6849      	ldr	r1, [r1, #4]
 8005706:	0849      	lsrs	r1, r1, #1
 8005708:	2000      	movs	r0, #0
 800570a:	4688      	mov	r8, r1
 800570c:	4681      	mov	r9, r0
 800570e:	eb12 0a08 	adds.w	sl, r2, r8
 8005712:	eb43 0b09 	adc.w	fp, r3, r9
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	603b      	str	r3, [r7, #0]
 800571e:	607a      	str	r2, [r7, #4]
 8005720:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005724:	4650      	mov	r0, sl
 8005726:	4659      	mov	r1, fp
 8005728:	f7fa fda2 	bl	8000270 <__aeabi_uldivmod>
 800572c:	4602      	mov	r2, r0
 800572e:	460b      	mov	r3, r1
 8005730:	4613      	mov	r3, r2
 8005732:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800573a:	d308      	bcc.n	800574e <UART_SetConfig+0x2b2>
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005742:	d204      	bcs.n	800574e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	69ba      	ldr	r2, [r7, #24]
 800574a:	60da      	str	r2, [r3, #12]
 800574c:	e0c2      	b.n	80058d4 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005754:	e0be      	b.n	80058d4 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	69db      	ldr	r3, [r3, #28]
 800575a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800575e:	d16a      	bne.n	8005836 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8005760:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005764:	2b08      	cmp	r3, #8
 8005766:	d834      	bhi.n	80057d2 <UART_SetConfig+0x336>
 8005768:	a201      	add	r2, pc, #4	@ (adr r2, 8005770 <UART_SetConfig+0x2d4>)
 800576a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576e:	bf00      	nop
 8005770:	08005795 	.word	0x08005795
 8005774:	080057b5 	.word	0x080057b5
 8005778:	080057bd 	.word	0x080057bd
 800577c:	080057d3 	.word	0x080057d3
 8005780:	080057c3 	.word	0x080057c3
 8005784:	080057d3 	.word	0x080057d3
 8005788:	080057d3 	.word	0x080057d3
 800578c:	080057d3 	.word	0x080057d3
 8005790:	080057cb 	.word	0x080057cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005794:	f7fe f8e6 	bl	8003964 <HAL_RCC_GetPCLK1Freq>
 8005798:	61f8      	str	r0, [r7, #28]
        break;
 800579a:	e020      	b.n	80057de <UART_SetConfig+0x342>
 800579c:	efff69f3 	.word	0xefff69f3
 80057a0:	40008000 	.word	0x40008000
 80057a4:	40013800 	.word	0x40013800
 80057a8:	40021000 	.word	0x40021000
 80057ac:	40004400 	.word	0x40004400
 80057b0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80057b4:	f7fe f8ec 	bl	8003990 <HAL_RCC_GetPCLK2Freq>
 80057b8:	61f8      	str	r0, [r7, #28]
        break;
 80057ba:	e010      	b.n	80057de <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057bc:	4b4c      	ldr	r3, [pc, #304]	@ (80058f0 <UART_SetConfig+0x454>)
 80057be:	61fb      	str	r3, [r7, #28]
        break;
 80057c0:	e00d      	b.n	80057de <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057c2:	f7fe f837 	bl	8003834 <HAL_RCC_GetSysClockFreq>
 80057c6:	61f8      	str	r0, [r7, #28]
        break;
 80057c8:	e009      	b.n	80057de <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057ce:	61fb      	str	r3, [r7, #28]
        break;
 80057d0:	e005      	b.n	80057de <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80057d2:	2300      	movs	r3, #0
 80057d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80057dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d077      	beq.n	80058d4 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	005a      	lsls	r2, r3, #1
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	085b      	lsrs	r3, r3, #1
 80057ee:	441a      	add	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80057f8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057fa:	69bb      	ldr	r3, [r7, #24]
 80057fc:	2b0f      	cmp	r3, #15
 80057fe:	d916      	bls.n	800582e <UART_SetConfig+0x392>
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005806:	d212      	bcs.n	800582e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005808:	69bb      	ldr	r3, [r7, #24]
 800580a:	b29b      	uxth	r3, r3
 800580c:	f023 030f 	bic.w	r3, r3, #15
 8005810:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	085b      	lsrs	r3, r3, #1
 8005816:	b29b      	uxth	r3, r3
 8005818:	f003 0307 	and.w	r3, r3, #7
 800581c:	b29a      	uxth	r2, r3
 800581e:	8afb      	ldrh	r3, [r7, #22]
 8005820:	4313      	orrs	r3, r2
 8005822:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	8afa      	ldrh	r2, [r7, #22]
 800582a:	60da      	str	r2, [r3, #12]
 800582c:	e052      	b.n	80058d4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005834:	e04e      	b.n	80058d4 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005836:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800583a:	2b08      	cmp	r3, #8
 800583c:	d827      	bhi.n	800588e <UART_SetConfig+0x3f2>
 800583e:	a201      	add	r2, pc, #4	@ (adr r2, 8005844 <UART_SetConfig+0x3a8>)
 8005840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005844:	08005869 	.word	0x08005869
 8005848:	08005871 	.word	0x08005871
 800584c:	08005879 	.word	0x08005879
 8005850:	0800588f 	.word	0x0800588f
 8005854:	0800587f 	.word	0x0800587f
 8005858:	0800588f 	.word	0x0800588f
 800585c:	0800588f 	.word	0x0800588f
 8005860:	0800588f 	.word	0x0800588f
 8005864:	08005887 	.word	0x08005887
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005868:	f7fe f87c 	bl	8003964 <HAL_RCC_GetPCLK1Freq>
 800586c:	61f8      	str	r0, [r7, #28]
        break;
 800586e:	e014      	b.n	800589a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005870:	f7fe f88e 	bl	8003990 <HAL_RCC_GetPCLK2Freq>
 8005874:	61f8      	str	r0, [r7, #28]
        break;
 8005876:	e010      	b.n	800589a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005878:	4b1d      	ldr	r3, [pc, #116]	@ (80058f0 <UART_SetConfig+0x454>)
 800587a:	61fb      	str	r3, [r7, #28]
        break;
 800587c:	e00d      	b.n	800589a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800587e:	f7fd ffd9 	bl	8003834 <HAL_RCC_GetSysClockFreq>
 8005882:	61f8      	str	r0, [r7, #28]
        break;
 8005884:	e009      	b.n	800589a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005886:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800588a:	61fb      	str	r3, [r7, #28]
        break;
 800588c:	e005      	b.n	800589a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800588e:	2300      	movs	r3, #0
 8005890:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005898:	bf00      	nop
    }

    if (pclk != 0U)
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d019      	beq.n	80058d4 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	085a      	lsrs	r2, r3, #1
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	441a      	add	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80058b2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	2b0f      	cmp	r3, #15
 80058b8:	d909      	bls.n	80058ce <UART_SetConfig+0x432>
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058c0:	d205      	bcs.n	80058ce <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	b29a      	uxth	r2, r3
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	60da      	str	r2, [r3, #12]
 80058cc:	e002      	b.n	80058d4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2200      	movs	r2, #0
 80058d8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80058e0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3728      	adds	r7, #40	@ 0x28
 80058e8:	46bd      	mov	sp, r7
 80058ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058ee:	bf00      	nop
 80058f0:	00f42400 	.word	0x00f42400

080058f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005900:	f003 0308 	and.w	r3, r3, #8
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00a      	beq.n	800591e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	430a      	orrs	r2, r1
 800591c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005922:	f003 0301 	and.w	r3, r3, #1
 8005926:	2b00      	cmp	r3, #0
 8005928:	d00a      	beq.n	8005940 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	430a      	orrs	r2, r1
 800593e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005944:	f003 0302 	and.w	r3, r3, #2
 8005948:	2b00      	cmp	r3, #0
 800594a:	d00a      	beq.n	8005962 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	430a      	orrs	r2, r1
 8005960:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005966:	f003 0304 	and.w	r3, r3, #4
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00a      	beq.n	8005984 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	430a      	orrs	r2, r1
 8005982:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005988:	f003 0310 	and.w	r3, r3, #16
 800598c:	2b00      	cmp	r3, #0
 800598e:	d00a      	beq.n	80059a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	430a      	orrs	r2, r1
 80059a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059aa:	f003 0320 	and.w	r3, r3, #32
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d00a      	beq.n	80059c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	430a      	orrs	r2, r1
 80059c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d01a      	beq.n	8005a0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	430a      	orrs	r2, r1
 80059e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059f2:	d10a      	bne.n	8005a0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	430a      	orrs	r2, r1
 8005a08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00a      	beq.n	8005a2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	430a      	orrs	r2, r1
 8005a2a:	605a      	str	r2, [r3, #4]
  }
}
 8005a2c:	bf00      	nop
 8005a2e:	370c      	adds	r7, #12
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b098      	sub	sp, #96	@ 0x60
 8005a3c:	af02      	add	r7, sp, #8
 8005a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a48:	f7fb fc20 	bl	800128c <HAL_GetTick>
 8005a4c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 0308 	and.w	r3, r3, #8
 8005a58:	2b08      	cmp	r3, #8
 8005a5a:	d12e      	bne.n	8005aba <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a60:	9300      	str	r3, [sp, #0]
 8005a62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a64:	2200      	movs	r2, #0
 8005a66:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 f88c 	bl	8005b88 <UART_WaitOnFlagUntilTimeout>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d021      	beq.n	8005aba <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a7e:	e853 3f00 	ldrex	r3, [r3]
 8005a82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	461a      	mov	r2, r3
 8005a92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a94:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a96:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a9c:	e841 2300 	strex	r3, r2, [r1]
 8005aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1e6      	bne.n	8005a76 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2220      	movs	r2, #32
 8005aac:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	e062      	b.n	8005b80 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0304 	and.w	r3, r3, #4
 8005ac4:	2b04      	cmp	r3, #4
 8005ac6:	d149      	bne.n	8005b5c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ac8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005acc:	9300      	str	r3, [sp, #0]
 8005ace:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 f856 	bl	8005b88 <UART_WaitOnFlagUntilTimeout>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d03c      	beq.n	8005b5c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aea:	e853 3f00 	ldrex	r3, [r3]
 8005aee:	623b      	str	r3, [r7, #32]
   return(result);
 8005af0:	6a3b      	ldr	r3, [r7, #32]
 8005af2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	461a      	mov	r2, r3
 8005afe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b00:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b02:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b08:	e841 2300 	strex	r3, r2, [r1]
 8005b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1e6      	bne.n	8005ae2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	3308      	adds	r3, #8
 8005b1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	e853 3f00 	ldrex	r3, [r3]
 8005b22:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f023 0301 	bic.w	r3, r3, #1
 8005b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	3308      	adds	r3, #8
 8005b32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b34:	61fa      	str	r2, [r7, #28]
 8005b36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b38:	69b9      	ldr	r1, [r7, #24]
 8005b3a:	69fa      	ldr	r2, [r7, #28]
 8005b3c:	e841 2300 	strex	r3, r2, [r1]
 8005b40:	617b      	str	r3, [r7, #20]
   return(result);
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d1e5      	bne.n	8005b14 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2220      	movs	r2, #32
 8005b4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	e011      	b.n	8005b80 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2220      	movs	r2, #32
 8005b60:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2220      	movs	r2, #32
 8005b66:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3758      	adds	r7, #88	@ 0x58
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	603b      	str	r3, [r7, #0]
 8005b94:	4613      	mov	r3, r2
 8005b96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b98:	e04f      	b.n	8005c3a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ba0:	d04b      	beq.n	8005c3a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ba2:	f7fb fb73 	bl	800128c <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	69ba      	ldr	r2, [r7, #24]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d302      	bcc.n	8005bb8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d101      	bne.n	8005bbc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e04e      	b.n	8005c5a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0304 	and.w	r3, r3, #4
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d037      	beq.n	8005c3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	2b80      	cmp	r3, #128	@ 0x80
 8005bce:	d034      	beq.n	8005c3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	2b40      	cmp	r3, #64	@ 0x40
 8005bd4:	d031      	beq.n	8005c3a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	69db      	ldr	r3, [r3, #28]
 8005bdc:	f003 0308 	and.w	r3, r3, #8
 8005be0:	2b08      	cmp	r3, #8
 8005be2:	d110      	bne.n	8005c06 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2208      	movs	r2, #8
 8005bea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f000 f838 	bl	8005c62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2208      	movs	r2, #8
 8005bf6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e029      	b.n	8005c5a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	69db      	ldr	r3, [r3, #28]
 8005c0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c14:	d111      	bne.n	8005c3a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c20:	68f8      	ldr	r0, [r7, #12]
 8005c22:	f000 f81e 	bl	8005c62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2220      	movs	r2, #32
 8005c2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e00f      	b.n	8005c5a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	69da      	ldr	r2, [r3, #28]
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	4013      	ands	r3, r2
 8005c44:	68ba      	ldr	r2, [r7, #8]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	bf0c      	ite	eq
 8005c4a:	2301      	moveq	r3, #1
 8005c4c:	2300      	movne	r3, #0
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	461a      	mov	r2, r3
 8005c52:	79fb      	ldrb	r3, [r7, #7]
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d0a0      	beq.n	8005b9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3710      	adds	r7, #16
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c62:	b480      	push	{r7}
 8005c64:	b095      	sub	sp, #84	@ 0x54
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c72:	e853 3f00 	ldrex	r3, [r3]
 8005c76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	461a      	mov	r2, r3
 8005c86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c88:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c8a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c90:	e841 2300 	strex	r3, r2, [r1]
 8005c94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d1e6      	bne.n	8005c6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	3308      	adds	r3, #8
 8005ca2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca4:	6a3b      	ldr	r3, [r7, #32]
 8005ca6:	e853 3f00 	ldrex	r3, [r3]
 8005caa:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	f023 0301 	bic.w	r3, r3, #1
 8005cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	3308      	adds	r3, #8
 8005cba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cbc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cc4:	e841 2300 	strex	r3, r2, [r1]
 8005cc8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1e5      	bne.n	8005c9c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d118      	bne.n	8005d0a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	e853 3f00 	ldrex	r3, [r3]
 8005ce4:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	f023 0310 	bic.w	r3, r3, #16
 8005cec:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cf6:	61bb      	str	r3, [r7, #24]
 8005cf8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cfa:	6979      	ldr	r1, [r7, #20]
 8005cfc:	69ba      	ldr	r2, [r7, #24]
 8005cfe:	e841 2300 	strex	r3, r2, [r1]
 8005d02:	613b      	str	r3, [r7, #16]
   return(result);
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1e6      	bne.n	8005cd8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2220      	movs	r2, #32
 8005d0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005d1e:	bf00      	nop
 8005d20:	3754      	adds	r7, #84	@ 0x54
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr
	...

08005d2c <std>:
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	b510      	push	{r4, lr}
 8005d30:	4604      	mov	r4, r0
 8005d32:	e9c0 3300 	strd	r3, r3, [r0]
 8005d36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d3a:	6083      	str	r3, [r0, #8]
 8005d3c:	8181      	strh	r1, [r0, #12]
 8005d3e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005d40:	81c2      	strh	r2, [r0, #14]
 8005d42:	6183      	str	r3, [r0, #24]
 8005d44:	4619      	mov	r1, r3
 8005d46:	2208      	movs	r2, #8
 8005d48:	305c      	adds	r0, #92	@ 0x5c
 8005d4a:	f000 faad 	bl	80062a8 <memset>
 8005d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d84 <std+0x58>)
 8005d50:	6263      	str	r3, [r4, #36]	@ 0x24
 8005d52:	4b0d      	ldr	r3, [pc, #52]	@ (8005d88 <std+0x5c>)
 8005d54:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005d56:	4b0d      	ldr	r3, [pc, #52]	@ (8005d8c <std+0x60>)
 8005d58:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d90 <std+0x64>)
 8005d5c:	6323      	str	r3, [r4, #48]	@ 0x30
 8005d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d94 <std+0x68>)
 8005d60:	6224      	str	r4, [r4, #32]
 8005d62:	429c      	cmp	r4, r3
 8005d64:	d006      	beq.n	8005d74 <std+0x48>
 8005d66:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005d6a:	4294      	cmp	r4, r2
 8005d6c:	d002      	beq.n	8005d74 <std+0x48>
 8005d6e:	33d0      	adds	r3, #208	@ 0xd0
 8005d70:	429c      	cmp	r4, r3
 8005d72:	d105      	bne.n	8005d80 <std+0x54>
 8005d74:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d7c:	f000 bb0c 	b.w	8006398 <__retarget_lock_init_recursive>
 8005d80:	bd10      	pop	{r4, pc}
 8005d82:	bf00      	nop
 8005d84:	080060f9 	.word	0x080060f9
 8005d88:	0800611b 	.word	0x0800611b
 8005d8c:	08006153 	.word	0x08006153
 8005d90:	08006177 	.word	0x08006177
 8005d94:	20000694 	.word	0x20000694

08005d98 <stdio_exit_handler>:
 8005d98:	4a02      	ldr	r2, [pc, #8]	@ (8005da4 <stdio_exit_handler+0xc>)
 8005d9a:	4903      	ldr	r1, [pc, #12]	@ (8005da8 <stdio_exit_handler+0x10>)
 8005d9c:	4803      	ldr	r0, [pc, #12]	@ (8005dac <stdio_exit_handler+0x14>)
 8005d9e:	f000 b869 	b.w	8005e74 <_fwalk_sglue>
 8005da2:	bf00      	nop
 8005da4:	2000000c 	.word	0x2000000c
 8005da8:	08006c45 	.word	0x08006c45
 8005dac:	2000001c 	.word	0x2000001c

08005db0 <cleanup_stdio>:
 8005db0:	6841      	ldr	r1, [r0, #4]
 8005db2:	4b0c      	ldr	r3, [pc, #48]	@ (8005de4 <cleanup_stdio+0x34>)
 8005db4:	4299      	cmp	r1, r3
 8005db6:	b510      	push	{r4, lr}
 8005db8:	4604      	mov	r4, r0
 8005dba:	d001      	beq.n	8005dc0 <cleanup_stdio+0x10>
 8005dbc:	f000 ff42 	bl	8006c44 <_fflush_r>
 8005dc0:	68a1      	ldr	r1, [r4, #8]
 8005dc2:	4b09      	ldr	r3, [pc, #36]	@ (8005de8 <cleanup_stdio+0x38>)
 8005dc4:	4299      	cmp	r1, r3
 8005dc6:	d002      	beq.n	8005dce <cleanup_stdio+0x1e>
 8005dc8:	4620      	mov	r0, r4
 8005dca:	f000 ff3b 	bl	8006c44 <_fflush_r>
 8005dce:	68e1      	ldr	r1, [r4, #12]
 8005dd0:	4b06      	ldr	r3, [pc, #24]	@ (8005dec <cleanup_stdio+0x3c>)
 8005dd2:	4299      	cmp	r1, r3
 8005dd4:	d004      	beq.n	8005de0 <cleanup_stdio+0x30>
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ddc:	f000 bf32 	b.w	8006c44 <_fflush_r>
 8005de0:	bd10      	pop	{r4, pc}
 8005de2:	bf00      	nop
 8005de4:	20000694 	.word	0x20000694
 8005de8:	200006fc 	.word	0x200006fc
 8005dec:	20000764 	.word	0x20000764

08005df0 <global_stdio_init.part.0>:
 8005df0:	b510      	push	{r4, lr}
 8005df2:	4b0b      	ldr	r3, [pc, #44]	@ (8005e20 <global_stdio_init.part.0+0x30>)
 8005df4:	4c0b      	ldr	r4, [pc, #44]	@ (8005e24 <global_stdio_init.part.0+0x34>)
 8005df6:	4a0c      	ldr	r2, [pc, #48]	@ (8005e28 <global_stdio_init.part.0+0x38>)
 8005df8:	601a      	str	r2, [r3, #0]
 8005dfa:	4620      	mov	r0, r4
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	2104      	movs	r1, #4
 8005e00:	f7ff ff94 	bl	8005d2c <std>
 8005e04:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005e08:	2201      	movs	r2, #1
 8005e0a:	2109      	movs	r1, #9
 8005e0c:	f7ff ff8e 	bl	8005d2c <std>
 8005e10:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005e14:	2202      	movs	r2, #2
 8005e16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e1a:	2112      	movs	r1, #18
 8005e1c:	f7ff bf86 	b.w	8005d2c <std>
 8005e20:	200007cc 	.word	0x200007cc
 8005e24:	20000694 	.word	0x20000694
 8005e28:	08005d99 	.word	0x08005d99

08005e2c <__sfp_lock_acquire>:
 8005e2c:	4801      	ldr	r0, [pc, #4]	@ (8005e34 <__sfp_lock_acquire+0x8>)
 8005e2e:	f000 bab4 	b.w	800639a <__retarget_lock_acquire_recursive>
 8005e32:	bf00      	nop
 8005e34:	200007d5 	.word	0x200007d5

08005e38 <__sfp_lock_release>:
 8005e38:	4801      	ldr	r0, [pc, #4]	@ (8005e40 <__sfp_lock_release+0x8>)
 8005e3a:	f000 baaf 	b.w	800639c <__retarget_lock_release_recursive>
 8005e3e:	bf00      	nop
 8005e40:	200007d5 	.word	0x200007d5

08005e44 <__sinit>:
 8005e44:	b510      	push	{r4, lr}
 8005e46:	4604      	mov	r4, r0
 8005e48:	f7ff fff0 	bl	8005e2c <__sfp_lock_acquire>
 8005e4c:	6a23      	ldr	r3, [r4, #32]
 8005e4e:	b11b      	cbz	r3, 8005e58 <__sinit+0x14>
 8005e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e54:	f7ff bff0 	b.w	8005e38 <__sfp_lock_release>
 8005e58:	4b04      	ldr	r3, [pc, #16]	@ (8005e6c <__sinit+0x28>)
 8005e5a:	6223      	str	r3, [r4, #32]
 8005e5c:	4b04      	ldr	r3, [pc, #16]	@ (8005e70 <__sinit+0x2c>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d1f5      	bne.n	8005e50 <__sinit+0xc>
 8005e64:	f7ff ffc4 	bl	8005df0 <global_stdio_init.part.0>
 8005e68:	e7f2      	b.n	8005e50 <__sinit+0xc>
 8005e6a:	bf00      	nop
 8005e6c:	08005db1 	.word	0x08005db1
 8005e70:	200007cc 	.word	0x200007cc

08005e74 <_fwalk_sglue>:
 8005e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e78:	4607      	mov	r7, r0
 8005e7a:	4688      	mov	r8, r1
 8005e7c:	4614      	mov	r4, r2
 8005e7e:	2600      	movs	r6, #0
 8005e80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e84:	f1b9 0901 	subs.w	r9, r9, #1
 8005e88:	d505      	bpl.n	8005e96 <_fwalk_sglue+0x22>
 8005e8a:	6824      	ldr	r4, [r4, #0]
 8005e8c:	2c00      	cmp	r4, #0
 8005e8e:	d1f7      	bne.n	8005e80 <_fwalk_sglue+0xc>
 8005e90:	4630      	mov	r0, r6
 8005e92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e96:	89ab      	ldrh	r3, [r5, #12]
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d907      	bls.n	8005eac <_fwalk_sglue+0x38>
 8005e9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ea0:	3301      	adds	r3, #1
 8005ea2:	d003      	beq.n	8005eac <_fwalk_sglue+0x38>
 8005ea4:	4629      	mov	r1, r5
 8005ea6:	4638      	mov	r0, r7
 8005ea8:	47c0      	blx	r8
 8005eaa:	4306      	orrs	r6, r0
 8005eac:	3568      	adds	r5, #104	@ 0x68
 8005eae:	e7e9      	b.n	8005e84 <_fwalk_sglue+0x10>

08005eb0 <iprintf>:
 8005eb0:	b40f      	push	{r0, r1, r2, r3}
 8005eb2:	b507      	push	{r0, r1, r2, lr}
 8005eb4:	4906      	ldr	r1, [pc, #24]	@ (8005ed0 <iprintf+0x20>)
 8005eb6:	ab04      	add	r3, sp, #16
 8005eb8:	6808      	ldr	r0, [r1, #0]
 8005eba:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ebe:	6881      	ldr	r1, [r0, #8]
 8005ec0:	9301      	str	r3, [sp, #4]
 8005ec2:	f000 fb97 	bl	80065f4 <_vfiprintf_r>
 8005ec6:	b003      	add	sp, #12
 8005ec8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ecc:	b004      	add	sp, #16
 8005ece:	4770      	bx	lr
 8005ed0:	20000018 	.word	0x20000018

08005ed4 <_puts_r>:
 8005ed4:	6a03      	ldr	r3, [r0, #32]
 8005ed6:	b570      	push	{r4, r5, r6, lr}
 8005ed8:	6884      	ldr	r4, [r0, #8]
 8005eda:	4605      	mov	r5, r0
 8005edc:	460e      	mov	r6, r1
 8005ede:	b90b      	cbnz	r3, 8005ee4 <_puts_r+0x10>
 8005ee0:	f7ff ffb0 	bl	8005e44 <__sinit>
 8005ee4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ee6:	07db      	lsls	r3, r3, #31
 8005ee8:	d405      	bmi.n	8005ef6 <_puts_r+0x22>
 8005eea:	89a3      	ldrh	r3, [r4, #12]
 8005eec:	0598      	lsls	r0, r3, #22
 8005eee:	d402      	bmi.n	8005ef6 <_puts_r+0x22>
 8005ef0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ef2:	f000 fa52 	bl	800639a <__retarget_lock_acquire_recursive>
 8005ef6:	89a3      	ldrh	r3, [r4, #12]
 8005ef8:	0719      	lsls	r1, r3, #28
 8005efa:	d502      	bpl.n	8005f02 <_puts_r+0x2e>
 8005efc:	6923      	ldr	r3, [r4, #16]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d135      	bne.n	8005f6e <_puts_r+0x9a>
 8005f02:	4621      	mov	r1, r4
 8005f04:	4628      	mov	r0, r5
 8005f06:	f000 f979 	bl	80061fc <__swsetup_r>
 8005f0a:	b380      	cbz	r0, 8005f6e <_puts_r+0x9a>
 8005f0c:	f04f 35ff 	mov.w	r5, #4294967295
 8005f10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f12:	07da      	lsls	r2, r3, #31
 8005f14:	d405      	bmi.n	8005f22 <_puts_r+0x4e>
 8005f16:	89a3      	ldrh	r3, [r4, #12]
 8005f18:	059b      	lsls	r3, r3, #22
 8005f1a:	d402      	bmi.n	8005f22 <_puts_r+0x4e>
 8005f1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f1e:	f000 fa3d 	bl	800639c <__retarget_lock_release_recursive>
 8005f22:	4628      	mov	r0, r5
 8005f24:	bd70      	pop	{r4, r5, r6, pc}
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	da04      	bge.n	8005f34 <_puts_r+0x60>
 8005f2a:	69a2      	ldr	r2, [r4, #24]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	dc17      	bgt.n	8005f60 <_puts_r+0x8c>
 8005f30:	290a      	cmp	r1, #10
 8005f32:	d015      	beq.n	8005f60 <_puts_r+0x8c>
 8005f34:	6823      	ldr	r3, [r4, #0]
 8005f36:	1c5a      	adds	r2, r3, #1
 8005f38:	6022      	str	r2, [r4, #0]
 8005f3a:	7019      	strb	r1, [r3, #0]
 8005f3c:	68a3      	ldr	r3, [r4, #8]
 8005f3e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005f42:	3b01      	subs	r3, #1
 8005f44:	60a3      	str	r3, [r4, #8]
 8005f46:	2900      	cmp	r1, #0
 8005f48:	d1ed      	bne.n	8005f26 <_puts_r+0x52>
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	da11      	bge.n	8005f72 <_puts_r+0x9e>
 8005f4e:	4622      	mov	r2, r4
 8005f50:	210a      	movs	r1, #10
 8005f52:	4628      	mov	r0, r5
 8005f54:	f000 f913 	bl	800617e <__swbuf_r>
 8005f58:	3001      	adds	r0, #1
 8005f5a:	d0d7      	beq.n	8005f0c <_puts_r+0x38>
 8005f5c:	250a      	movs	r5, #10
 8005f5e:	e7d7      	b.n	8005f10 <_puts_r+0x3c>
 8005f60:	4622      	mov	r2, r4
 8005f62:	4628      	mov	r0, r5
 8005f64:	f000 f90b 	bl	800617e <__swbuf_r>
 8005f68:	3001      	adds	r0, #1
 8005f6a:	d1e7      	bne.n	8005f3c <_puts_r+0x68>
 8005f6c:	e7ce      	b.n	8005f0c <_puts_r+0x38>
 8005f6e:	3e01      	subs	r6, #1
 8005f70:	e7e4      	b.n	8005f3c <_puts_r+0x68>
 8005f72:	6823      	ldr	r3, [r4, #0]
 8005f74:	1c5a      	adds	r2, r3, #1
 8005f76:	6022      	str	r2, [r4, #0]
 8005f78:	220a      	movs	r2, #10
 8005f7a:	701a      	strb	r2, [r3, #0]
 8005f7c:	e7ee      	b.n	8005f5c <_puts_r+0x88>
	...

08005f80 <puts>:
 8005f80:	4b02      	ldr	r3, [pc, #8]	@ (8005f8c <puts+0xc>)
 8005f82:	4601      	mov	r1, r0
 8005f84:	6818      	ldr	r0, [r3, #0]
 8005f86:	f7ff bfa5 	b.w	8005ed4 <_puts_r>
 8005f8a:	bf00      	nop
 8005f8c:	20000018 	.word	0x20000018

08005f90 <setvbuf>:
 8005f90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005f94:	461d      	mov	r5, r3
 8005f96:	4b57      	ldr	r3, [pc, #348]	@ (80060f4 <setvbuf+0x164>)
 8005f98:	681f      	ldr	r7, [r3, #0]
 8005f9a:	4604      	mov	r4, r0
 8005f9c:	460e      	mov	r6, r1
 8005f9e:	4690      	mov	r8, r2
 8005fa0:	b127      	cbz	r7, 8005fac <setvbuf+0x1c>
 8005fa2:	6a3b      	ldr	r3, [r7, #32]
 8005fa4:	b913      	cbnz	r3, 8005fac <setvbuf+0x1c>
 8005fa6:	4638      	mov	r0, r7
 8005fa8:	f7ff ff4c 	bl	8005e44 <__sinit>
 8005fac:	f1b8 0f02 	cmp.w	r8, #2
 8005fb0:	d006      	beq.n	8005fc0 <setvbuf+0x30>
 8005fb2:	f1b8 0f01 	cmp.w	r8, #1
 8005fb6:	f200 809a 	bhi.w	80060ee <setvbuf+0x15e>
 8005fba:	2d00      	cmp	r5, #0
 8005fbc:	f2c0 8097 	blt.w	80060ee <setvbuf+0x15e>
 8005fc0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fc2:	07d9      	lsls	r1, r3, #31
 8005fc4:	d405      	bmi.n	8005fd2 <setvbuf+0x42>
 8005fc6:	89a3      	ldrh	r3, [r4, #12]
 8005fc8:	059a      	lsls	r2, r3, #22
 8005fca:	d402      	bmi.n	8005fd2 <setvbuf+0x42>
 8005fcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fce:	f000 f9e4 	bl	800639a <__retarget_lock_acquire_recursive>
 8005fd2:	4621      	mov	r1, r4
 8005fd4:	4638      	mov	r0, r7
 8005fd6:	f000 fe35 	bl	8006c44 <_fflush_r>
 8005fda:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005fdc:	b141      	cbz	r1, 8005ff0 <setvbuf+0x60>
 8005fde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005fe2:	4299      	cmp	r1, r3
 8005fe4:	d002      	beq.n	8005fec <setvbuf+0x5c>
 8005fe6:	4638      	mov	r0, r7
 8005fe8:	f000 f9da 	bl	80063a0 <_free_r>
 8005fec:	2300      	movs	r3, #0
 8005fee:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	61a3      	str	r3, [r4, #24]
 8005ff4:	6063      	str	r3, [r4, #4]
 8005ff6:	89a3      	ldrh	r3, [r4, #12]
 8005ff8:	061b      	lsls	r3, r3, #24
 8005ffa:	d503      	bpl.n	8006004 <setvbuf+0x74>
 8005ffc:	6921      	ldr	r1, [r4, #16]
 8005ffe:	4638      	mov	r0, r7
 8006000:	f000 f9ce 	bl	80063a0 <_free_r>
 8006004:	89a3      	ldrh	r3, [r4, #12]
 8006006:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800600a:	f023 0303 	bic.w	r3, r3, #3
 800600e:	f1b8 0f02 	cmp.w	r8, #2
 8006012:	81a3      	strh	r3, [r4, #12]
 8006014:	d061      	beq.n	80060da <setvbuf+0x14a>
 8006016:	ab01      	add	r3, sp, #4
 8006018:	466a      	mov	r2, sp
 800601a:	4621      	mov	r1, r4
 800601c:	4638      	mov	r0, r7
 800601e:	f000 fe39 	bl	8006c94 <__swhatbuf_r>
 8006022:	89a3      	ldrh	r3, [r4, #12]
 8006024:	4318      	orrs	r0, r3
 8006026:	81a0      	strh	r0, [r4, #12]
 8006028:	bb2d      	cbnz	r5, 8006076 <setvbuf+0xe6>
 800602a:	9d00      	ldr	r5, [sp, #0]
 800602c:	4628      	mov	r0, r5
 800602e:	f000 fa01 	bl	8006434 <malloc>
 8006032:	4606      	mov	r6, r0
 8006034:	2800      	cmp	r0, #0
 8006036:	d152      	bne.n	80060de <setvbuf+0x14e>
 8006038:	f8dd 9000 	ldr.w	r9, [sp]
 800603c:	45a9      	cmp	r9, r5
 800603e:	d140      	bne.n	80060c2 <setvbuf+0x132>
 8006040:	f04f 35ff 	mov.w	r5, #4294967295
 8006044:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006048:	f043 0202 	orr.w	r2, r3, #2
 800604c:	81a2      	strh	r2, [r4, #12]
 800604e:	2200      	movs	r2, #0
 8006050:	60a2      	str	r2, [r4, #8]
 8006052:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8006056:	6022      	str	r2, [r4, #0]
 8006058:	6122      	str	r2, [r4, #16]
 800605a:	2201      	movs	r2, #1
 800605c:	6162      	str	r2, [r4, #20]
 800605e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006060:	07d6      	lsls	r6, r2, #31
 8006062:	d404      	bmi.n	800606e <setvbuf+0xde>
 8006064:	0598      	lsls	r0, r3, #22
 8006066:	d402      	bmi.n	800606e <setvbuf+0xde>
 8006068:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800606a:	f000 f997 	bl	800639c <__retarget_lock_release_recursive>
 800606e:	4628      	mov	r0, r5
 8006070:	b003      	add	sp, #12
 8006072:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006076:	2e00      	cmp	r6, #0
 8006078:	d0d8      	beq.n	800602c <setvbuf+0x9c>
 800607a:	6a3b      	ldr	r3, [r7, #32]
 800607c:	b913      	cbnz	r3, 8006084 <setvbuf+0xf4>
 800607e:	4638      	mov	r0, r7
 8006080:	f7ff fee0 	bl	8005e44 <__sinit>
 8006084:	f1b8 0f01 	cmp.w	r8, #1
 8006088:	bf08      	it	eq
 800608a:	89a3      	ldrheq	r3, [r4, #12]
 800608c:	6026      	str	r6, [r4, #0]
 800608e:	bf04      	itt	eq
 8006090:	f043 0301 	orreq.w	r3, r3, #1
 8006094:	81a3      	strheq	r3, [r4, #12]
 8006096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800609a:	f013 0208 	ands.w	r2, r3, #8
 800609e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80060a2:	d01e      	beq.n	80060e2 <setvbuf+0x152>
 80060a4:	07d9      	lsls	r1, r3, #31
 80060a6:	bf41      	itttt	mi
 80060a8:	2200      	movmi	r2, #0
 80060aa:	426d      	negmi	r5, r5
 80060ac:	60a2      	strmi	r2, [r4, #8]
 80060ae:	61a5      	strmi	r5, [r4, #24]
 80060b0:	bf58      	it	pl
 80060b2:	60a5      	strpl	r5, [r4, #8]
 80060b4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80060b6:	07d2      	lsls	r2, r2, #31
 80060b8:	d401      	bmi.n	80060be <setvbuf+0x12e>
 80060ba:	059b      	lsls	r3, r3, #22
 80060bc:	d513      	bpl.n	80060e6 <setvbuf+0x156>
 80060be:	2500      	movs	r5, #0
 80060c0:	e7d5      	b.n	800606e <setvbuf+0xde>
 80060c2:	4648      	mov	r0, r9
 80060c4:	f000 f9b6 	bl	8006434 <malloc>
 80060c8:	4606      	mov	r6, r0
 80060ca:	2800      	cmp	r0, #0
 80060cc:	d0b8      	beq.n	8006040 <setvbuf+0xb0>
 80060ce:	89a3      	ldrh	r3, [r4, #12]
 80060d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060d4:	81a3      	strh	r3, [r4, #12]
 80060d6:	464d      	mov	r5, r9
 80060d8:	e7cf      	b.n	800607a <setvbuf+0xea>
 80060da:	2500      	movs	r5, #0
 80060dc:	e7b2      	b.n	8006044 <setvbuf+0xb4>
 80060de:	46a9      	mov	r9, r5
 80060e0:	e7f5      	b.n	80060ce <setvbuf+0x13e>
 80060e2:	60a2      	str	r2, [r4, #8]
 80060e4:	e7e6      	b.n	80060b4 <setvbuf+0x124>
 80060e6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80060e8:	f000 f958 	bl	800639c <__retarget_lock_release_recursive>
 80060ec:	e7e7      	b.n	80060be <setvbuf+0x12e>
 80060ee:	f04f 35ff 	mov.w	r5, #4294967295
 80060f2:	e7bc      	b.n	800606e <setvbuf+0xde>
 80060f4:	20000018 	.word	0x20000018

080060f8 <__sread>:
 80060f8:	b510      	push	{r4, lr}
 80060fa:	460c      	mov	r4, r1
 80060fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006100:	f000 f8fc 	bl	80062fc <_read_r>
 8006104:	2800      	cmp	r0, #0
 8006106:	bfab      	itete	ge
 8006108:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800610a:	89a3      	ldrhlt	r3, [r4, #12]
 800610c:	181b      	addge	r3, r3, r0
 800610e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006112:	bfac      	ite	ge
 8006114:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006116:	81a3      	strhlt	r3, [r4, #12]
 8006118:	bd10      	pop	{r4, pc}

0800611a <__swrite>:
 800611a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800611e:	461f      	mov	r7, r3
 8006120:	898b      	ldrh	r3, [r1, #12]
 8006122:	05db      	lsls	r3, r3, #23
 8006124:	4605      	mov	r5, r0
 8006126:	460c      	mov	r4, r1
 8006128:	4616      	mov	r6, r2
 800612a:	d505      	bpl.n	8006138 <__swrite+0x1e>
 800612c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006130:	2302      	movs	r3, #2
 8006132:	2200      	movs	r2, #0
 8006134:	f000 f8d0 	bl	80062d8 <_lseek_r>
 8006138:	89a3      	ldrh	r3, [r4, #12]
 800613a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800613e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006142:	81a3      	strh	r3, [r4, #12]
 8006144:	4632      	mov	r2, r6
 8006146:	463b      	mov	r3, r7
 8006148:	4628      	mov	r0, r5
 800614a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800614e:	f000 b8e7 	b.w	8006320 <_write_r>

08006152 <__sseek>:
 8006152:	b510      	push	{r4, lr}
 8006154:	460c      	mov	r4, r1
 8006156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800615a:	f000 f8bd 	bl	80062d8 <_lseek_r>
 800615e:	1c43      	adds	r3, r0, #1
 8006160:	89a3      	ldrh	r3, [r4, #12]
 8006162:	bf15      	itete	ne
 8006164:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006166:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800616a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800616e:	81a3      	strheq	r3, [r4, #12]
 8006170:	bf18      	it	ne
 8006172:	81a3      	strhne	r3, [r4, #12]
 8006174:	bd10      	pop	{r4, pc}

08006176 <__sclose>:
 8006176:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800617a:	f000 b89d 	b.w	80062b8 <_close_r>

0800617e <__swbuf_r>:
 800617e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006180:	460e      	mov	r6, r1
 8006182:	4614      	mov	r4, r2
 8006184:	4605      	mov	r5, r0
 8006186:	b118      	cbz	r0, 8006190 <__swbuf_r+0x12>
 8006188:	6a03      	ldr	r3, [r0, #32]
 800618a:	b90b      	cbnz	r3, 8006190 <__swbuf_r+0x12>
 800618c:	f7ff fe5a 	bl	8005e44 <__sinit>
 8006190:	69a3      	ldr	r3, [r4, #24]
 8006192:	60a3      	str	r3, [r4, #8]
 8006194:	89a3      	ldrh	r3, [r4, #12]
 8006196:	071a      	lsls	r2, r3, #28
 8006198:	d501      	bpl.n	800619e <__swbuf_r+0x20>
 800619a:	6923      	ldr	r3, [r4, #16]
 800619c:	b943      	cbnz	r3, 80061b0 <__swbuf_r+0x32>
 800619e:	4621      	mov	r1, r4
 80061a0:	4628      	mov	r0, r5
 80061a2:	f000 f82b 	bl	80061fc <__swsetup_r>
 80061a6:	b118      	cbz	r0, 80061b0 <__swbuf_r+0x32>
 80061a8:	f04f 37ff 	mov.w	r7, #4294967295
 80061ac:	4638      	mov	r0, r7
 80061ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061b0:	6823      	ldr	r3, [r4, #0]
 80061b2:	6922      	ldr	r2, [r4, #16]
 80061b4:	1a98      	subs	r0, r3, r2
 80061b6:	6963      	ldr	r3, [r4, #20]
 80061b8:	b2f6      	uxtb	r6, r6
 80061ba:	4283      	cmp	r3, r0
 80061bc:	4637      	mov	r7, r6
 80061be:	dc05      	bgt.n	80061cc <__swbuf_r+0x4e>
 80061c0:	4621      	mov	r1, r4
 80061c2:	4628      	mov	r0, r5
 80061c4:	f000 fd3e 	bl	8006c44 <_fflush_r>
 80061c8:	2800      	cmp	r0, #0
 80061ca:	d1ed      	bne.n	80061a8 <__swbuf_r+0x2a>
 80061cc:	68a3      	ldr	r3, [r4, #8]
 80061ce:	3b01      	subs	r3, #1
 80061d0:	60a3      	str	r3, [r4, #8]
 80061d2:	6823      	ldr	r3, [r4, #0]
 80061d4:	1c5a      	adds	r2, r3, #1
 80061d6:	6022      	str	r2, [r4, #0]
 80061d8:	701e      	strb	r6, [r3, #0]
 80061da:	6962      	ldr	r2, [r4, #20]
 80061dc:	1c43      	adds	r3, r0, #1
 80061de:	429a      	cmp	r2, r3
 80061e0:	d004      	beq.n	80061ec <__swbuf_r+0x6e>
 80061e2:	89a3      	ldrh	r3, [r4, #12]
 80061e4:	07db      	lsls	r3, r3, #31
 80061e6:	d5e1      	bpl.n	80061ac <__swbuf_r+0x2e>
 80061e8:	2e0a      	cmp	r6, #10
 80061ea:	d1df      	bne.n	80061ac <__swbuf_r+0x2e>
 80061ec:	4621      	mov	r1, r4
 80061ee:	4628      	mov	r0, r5
 80061f0:	f000 fd28 	bl	8006c44 <_fflush_r>
 80061f4:	2800      	cmp	r0, #0
 80061f6:	d0d9      	beq.n	80061ac <__swbuf_r+0x2e>
 80061f8:	e7d6      	b.n	80061a8 <__swbuf_r+0x2a>
	...

080061fc <__swsetup_r>:
 80061fc:	b538      	push	{r3, r4, r5, lr}
 80061fe:	4b29      	ldr	r3, [pc, #164]	@ (80062a4 <__swsetup_r+0xa8>)
 8006200:	4605      	mov	r5, r0
 8006202:	6818      	ldr	r0, [r3, #0]
 8006204:	460c      	mov	r4, r1
 8006206:	b118      	cbz	r0, 8006210 <__swsetup_r+0x14>
 8006208:	6a03      	ldr	r3, [r0, #32]
 800620a:	b90b      	cbnz	r3, 8006210 <__swsetup_r+0x14>
 800620c:	f7ff fe1a 	bl	8005e44 <__sinit>
 8006210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006214:	0719      	lsls	r1, r3, #28
 8006216:	d422      	bmi.n	800625e <__swsetup_r+0x62>
 8006218:	06da      	lsls	r2, r3, #27
 800621a:	d407      	bmi.n	800622c <__swsetup_r+0x30>
 800621c:	2209      	movs	r2, #9
 800621e:	602a      	str	r2, [r5, #0]
 8006220:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006224:	81a3      	strh	r3, [r4, #12]
 8006226:	f04f 30ff 	mov.w	r0, #4294967295
 800622a:	e033      	b.n	8006294 <__swsetup_r+0x98>
 800622c:	0758      	lsls	r0, r3, #29
 800622e:	d512      	bpl.n	8006256 <__swsetup_r+0x5a>
 8006230:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006232:	b141      	cbz	r1, 8006246 <__swsetup_r+0x4a>
 8006234:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006238:	4299      	cmp	r1, r3
 800623a:	d002      	beq.n	8006242 <__swsetup_r+0x46>
 800623c:	4628      	mov	r0, r5
 800623e:	f000 f8af 	bl	80063a0 <_free_r>
 8006242:	2300      	movs	r3, #0
 8006244:	6363      	str	r3, [r4, #52]	@ 0x34
 8006246:	89a3      	ldrh	r3, [r4, #12]
 8006248:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800624c:	81a3      	strh	r3, [r4, #12]
 800624e:	2300      	movs	r3, #0
 8006250:	6063      	str	r3, [r4, #4]
 8006252:	6923      	ldr	r3, [r4, #16]
 8006254:	6023      	str	r3, [r4, #0]
 8006256:	89a3      	ldrh	r3, [r4, #12]
 8006258:	f043 0308 	orr.w	r3, r3, #8
 800625c:	81a3      	strh	r3, [r4, #12]
 800625e:	6923      	ldr	r3, [r4, #16]
 8006260:	b94b      	cbnz	r3, 8006276 <__swsetup_r+0x7a>
 8006262:	89a3      	ldrh	r3, [r4, #12]
 8006264:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800626c:	d003      	beq.n	8006276 <__swsetup_r+0x7a>
 800626e:	4621      	mov	r1, r4
 8006270:	4628      	mov	r0, r5
 8006272:	f000 fd35 	bl	8006ce0 <__smakebuf_r>
 8006276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800627a:	f013 0201 	ands.w	r2, r3, #1
 800627e:	d00a      	beq.n	8006296 <__swsetup_r+0x9a>
 8006280:	2200      	movs	r2, #0
 8006282:	60a2      	str	r2, [r4, #8]
 8006284:	6962      	ldr	r2, [r4, #20]
 8006286:	4252      	negs	r2, r2
 8006288:	61a2      	str	r2, [r4, #24]
 800628a:	6922      	ldr	r2, [r4, #16]
 800628c:	b942      	cbnz	r2, 80062a0 <__swsetup_r+0xa4>
 800628e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006292:	d1c5      	bne.n	8006220 <__swsetup_r+0x24>
 8006294:	bd38      	pop	{r3, r4, r5, pc}
 8006296:	0799      	lsls	r1, r3, #30
 8006298:	bf58      	it	pl
 800629a:	6962      	ldrpl	r2, [r4, #20]
 800629c:	60a2      	str	r2, [r4, #8]
 800629e:	e7f4      	b.n	800628a <__swsetup_r+0x8e>
 80062a0:	2000      	movs	r0, #0
 80062a2:	e7f7      	b.n	8006294 <__swsetup_r+0x98>
 80062a4:	20000018 	.word	0x20000018

080062a8 <memset>:
 80062a8:	4402      	add	r2, r0
 80062aa:	4603      	mov	r3, r0
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d100      	bne.n	80062b2 <memset+0xa>
 80062b0:	4770      	bx	lr
 80062b2:	f803 1b01 	strb.w	r1, [r3], #1
 80062b6:	e7f9      	b.n	80062ac <memset+0x4>

080062b8 <_close_r>:
 80062b8:	b538      	push	{r3, r4, r5, lr}
 80062ba:	4d06      	ldr	r5, [pc, #24]	@ (80062d4 <_close_r+0x1c>)
 80062bc:	2300      	movs	r3, #0
 80062be:	4604      	mov	r4, r0
 80062c0:	4608      	mov	r0, r1
 80062c2:	602b      	str	r3, [r5, #0]
 80062c4:	f7fa fed3 	bl	800106e <_close>
 80062c8:	1c43      	adds	r3, r0, #1
 80062ca:	d102      	bne.n	80062d2 <_close_r+0x1a>
 80062cc:	682b      	ldr	r3, [r5, #0]
 80062ce:	b103      	cbz	r3, 80062d2 <_close_r+0x1a>
 80062d0:	6023      	str	r3, [r4, #0]
 80062d2:	bd38      	pop	{r3, r4, r5, pc}
 80062d4:	200007d0 	.word	0x200007d0

080062d8 <_lseek_r>:
 80062d8:	b538      	push	{r3, r4, r5, lr}
 80062da:	4d07      	ldr	r5, [pc, #28]	@ (80062f8 <_lseek_r+0x20>)
 80062dc:	4604      	mov	r4, r0
 80062de:	4608      	mov	r0, r1
 80062e0:	4611      	mov	r1, r2
 80062e2:	2200      	movs	r2, #0
 80062e4:	602a      	str	r2, [r5, #0]
 80062e6:	461a      	mov	r2, r3
 80062e8:	f7fa fee8 	bl	80010bc <_lseek>
 80062ec:	1c43      	adds	r3, r0, #1
 80062ee:	d102      	bne.n	80062f6 <_lseek_r+0x1e>
 80062f0:	682b      	ldr	r3, [r5, #0]
 80062f2:	b103      	cbz	r3, 80062f6 <_lseek_r+0x1e>
 80062f4:	6023      	str	r3, [r4, #0]
 80062f6:	bd38      	pop	{r3, r4, r5, pc}
 80062f8:	200007d0 	.word	0x200007d0

080062fc <_read_r>:
 80062fc:	b538      	push	{r3, r4, r5, lr}
 80062fe:	4d07      	ldr	r5, [pc, #28]	@ (800631c <_read_r+0x20>)
 8006300:	4604      	mov	r4, r0
 8006302:	4608      	mov	r0, r1
 8006304:	4611      	mov	r1, r2
 8006306:	2200      	movs	r2, #0
 8006308:	602a      	str	r2, [r5, #0]
 800630a:	461a      	mov	r2, r3
 800630c:	f7fa fe92 	bl	8001034 <_read>
 8006310:	1c43      	adds	r3, r0, #1
 8006312:	d102      	bne.n	800631a <_read_r+0x1e>
 8006314:	682b      	ldr	r3, [r5, #0]
 8006316:	b103      	cbz	r3, 800631a <_read_r+0x1e>
 8006318:	6023      	str	r3, [r4, #0]
 800631a:	bd38      	pop	{r3, r4, r5, pc}
 800631c:	200007d0 	.word	0x200007d0

08006320 <_write_r>:
 8006320:	b538      	push	{r3, r4, r5, lr}
 8006322:	4d07      	ldr	r5, [pc, #28]	@ (8006340 <_write_r+0x20>)
 8006324:	4604      	mov	r4, r0
 8006326:	4608      	mov	r0, r1
 8006328:	4611      	mov	r1, r2
 800632a:	2200      	movs	r2, #0
 800632c:	602a      	str	r2, [r5, #0]
 800632e:	461a      	mov	r2, r3
 8006330:	f7fa f968 	bl	8000604 <_write>
 8006334:	1c43      	adds	r3, r0, #1
 8006336:	d102      	bne.n	800633e <_write_r+0x1e>
 8006338:	682b      	ldr	r3, [r5, #0]
 800633a:	b103      	cbz	r3, 800633e <_write_r+0x1e>
 800633c:	6023      	str	r3, [r4, #0]
 800633e:	bd38      	pop	{r3, r4, r5, pc}
 8006340:	200007d0 	.word	0x200007d0

08006344 <__errno>:
 8006344:	4b01      	ldr	r3, [pc, #4]	@ (800634c <__errno+0x8>)
 8006346:	6818      	ldr	r0, [r3, #0]
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	20000018 	.word	0x20000018

08006350 <__libc_init_array>:
 8006350:	b570      	push	{r4, r5, r6, lr}
 8006352:	4d0d      	ldr	r5, [pc, #52]	@ (8006388 <__libc_init_array+0x38>)
 8006354:	4c0d      	ldr	r4, [pc, #52]	@ (800638c <__libc_init_array+0x3c>)
 8006356:	1b64      	subs	r4, r4, r5
 8006358:	10a4      	asrs	r4, r4, #2
 800635a:	2600      	movs	r6, #0
 800635c:	42a6      	cmp	r6, r4
 800635e:	d109      	bne.n	8006374 <__libc_init_array+0x24>
 8006360:	4d0b      	ldr	r5, [pc, #44]	@ (8006390 <__libc_init_array+0x40>)
 8006362:	4c0c      	ldr	r4, [pc, #48]	@ (8006394 <__libc_init_array+0x44>)
 8006364:	f000 fd2a 	bl	8006dbc <_init>
 8006368:	1b64      	subs	r4, r4, r5
 800636a:	10a4      	asrs	r4, r4, #2
 800636c:	2600      	movs	r6, #0
 800636e:	42a6      	cmp	r6, r4
 8006370:	d105      	bne.n	800637e <__libc_init_array+0x2e>
 8006372:	bd70      	pop	{r4, r5, r6, pc}
 8006374:	f855 3b04 	ldr.w	r3, [r5], #4
 8006378:	4798      	blx	r3
 800637a:	3601      	adds	r6, #1
 800637c:	e7ee      	b.n	800635c <__libc_init_array+0xc>
 800637e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006382:	4798      	blx	r3
 8006384:	3601      	adds	r6, #1
 8006386:	e7f2      	b.n	800636e <__libc_init_array+0x1e>
 8006388:	08006f04 	.word	0x08006f04
 800638c:	08006f04 	.word	0x08006f04
 8006390:	08006f04 	.word	0x08006f04
 8006394:	08006f08 	.word	0x08006f08

08006398 <__retarget_lock_init_recursive>:
 8006398:	4770      	bx	lr

0800639a <__retarget_lock_acquire_recursive>:
 800639a:	4770      	bx	lr

0800639c <__retarget_lock_release_recursive>:
 800639c:	4770      	bx	lr
	...

080063a0 <_free_r>:
 80063a0:	b538      	push	{r3, r4, r5, lr}
 80063a2:	4605      	mov	r5, r0
 80063a4:	2900      	cmp	r1, #0
 80063a6:	d041      	beq.n	800642c <_free_r+0x8c>
 80063a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063ac:	1f0c      	subs	r4, r1, #4
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	bfb8      	it	lt
 80063b2:	18e4      	addlt	r4, r4, r3
 80063b4:	f000 f8e8 	bl	8006588 <__malloc_lock>
 80063b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006430 <_free_r+0x90>)
 80063ba:	6813      	ldr	r3, [r2, #0]
 80063bc:	b933      	cbnz	r3, 80063cc <_free_r+0x2c>
 80063be:	6063      	str	r3, [r4, #4]
 80063c0:	6014      	str	r4, [r2, #0]
 80063c2:	4628      	mov	r0, r5
 80063c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063c8:	f000 b8e4 	b.w	8006594 <__malloc_unlock>
 80063cc:	42a3      	cmp	r3, r4
 80063ce:	d908      	bls.n	80063e2 <_free_r+0x42>
 80063d0:	6820      	ldr	r0, [r4, #0]
 80063d2:	1821      	adds	r1, r4, r0
 80063d4:	428b      	cmp	r3, r1
 80063d6:	bf01      	itttt	eq
 80063d8:	6819      	ldreq	r1, [r3, #0]
 80063da:	685b      	ldreq	r3, [r3, #4]
 80063dc:	1809      	addeq	r1, r1, r0
 80063de:	6021      	streq	r1, [r4, #0]
 80063e0:	e7ed      	b.n	80063be <_free_r+0x1e>
 80063e2:	461a      	mov	r2, r3
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	b10b      	cbz	r3, 80063ec <_free_r+0x4c>
 80063e8:	42a3      	cmp	r3, r4
 80063ea:	d9fa      	bls.n	80063e2 <_free_r+0x42>
 80063ec:	6811      	ldr	r1, [r2, #0]
 80063ee:	1850      	adds	r0, r2, r1
 80063f0:	42a0      	cmp	r0, r4
 80063f2:	d10b      	bne.n	800640c <_free_r+0x6c>
 80063f4:	6820      	ldr	r0, [r4, #0]
 80063f6:	4401      	add	r1, r0
 80063f8:	1850      	adds	r0, r2, r1
 80063fa:	4283      	cmp	r3, r0
 80063fc:	6011      	str	r1, [r2, #0]
 80063fe:	d1e0      	bne.n	80063c2 <_free_r+0x22>
 8006400:	6818      	ldr	r0, [r3, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	6053      	str	r3, [r2, #4]
 8006406:	4408      	add	r0, r1
 8006408:	6010      	str	r0, [r2, #0]
 800640a:	e7da      	b.n	80063c2 <_free_r+0x22>
 800640c:	d902      	bls.n	8006414 <_free_r+0x74>
 800640e:	230c      	movs	r3, #12
 8006410:	602b      	str	r3, [r5, #0]
 8006412:	e7d6      	b.n	80063c2 <_free_r+0x22>
 8006414:	6820      	ldr	r0, [r4, #0]
 8006416:	1821      	adds	r1, r4, r0
 8006418:	428b      	cmp	r3, r1
 800641a:	bf04      	itt	eq
 800641c:	6819      	ldreq	r1, [r3, #0]
 800641e:	685b      	ldreq	r3, [r3, #4]
 8006420:	6063      	str	r3, [r4, #4]
 8006422:	bf04      	itt	eq
 8006424:	1809      	addeq	r1, r1, r0
 8006426:	6021      	streq	r1, [r4, #0]
 8006428:	6054      	str	r4, [r2, #4]
 800642a:	e7ca      	b.n	80063c2 <_free_r+0x22>
 800642c:	bd38      	pop	{r3, r4, r5, pc}
 800642e:	bf00      	nop
 8006430:	200007dc 	.word	0x200007dc

08006434 <malloc>:
 8006434:	4b02      	ldr	r3, [pc, #8]	@ (8006440 <malloc+0xc>)
 8006436:	4601      	mov	r1, r0
 8006438:	6818      	ldr	r0, [r3, #0]
 800643a:	f000 b825 	b.w	8006488 <_malloc_r>
 800643e:	bf00      	nop
 8006440:	20000018 	.word	0x20000018

08006444 <sbrk_aligned>:
 8006444:	b570      	push	{r4, r5, r6, lr}
 8006446:	4e0f      	ldr	r6, [pc, #60]	@ (8006484 <sbrk_aligned+0x40>)
 8006448:	460c      	mov	r4, r1
 800644a:	6831      	ldr	r1, [r6, #0]
 800644c:	4605      	mov	r5, r0
 800644e:	b911      	cbnz	r1, 8006456 <sbrk_aligned+0x12>
 8006450:	f000 fca4 	bl	8006d9c <_sbrk_r>
 8006454:	6030      	str	r0, [r6, #0]
 8006456:	4621      	mov	r1, r4
 8006458:	4628      	mov	r0, r5
 800645a:	f000 fc9f 	bl	8006d9c <_sbrk_r>
 800645e:	1c43      	adds	r3, r0, #1
 8006460:	d103      	bne.n	800646a <sbrk_aligned+0x26>
 8006462:	f04f 34ff 	mov.w	r4, #4294967295
 8006466:	4620      	mov	r0, r4
 8006468:	bd70      	pop	{r4, r5, r6, pc}
 800646a:	1cc4      	adds	r4, r0, #3
 800646c:	f024 0403 	bic.w	r4, r4, #3
 8006470:	42a0      	cmp	r0, r4
 8006472:	d0f8      	beq.n	8006466 <sbrk_aligned+0x22>
 8006474:	1a21      	subs	r1, r4, r0
 8006476:	4628      	mov	r0, r5
 8006478:	f000 fc90 	bl	8006d9c <_sbrk_r>
 800647c:	3001      	adds	r0, #1
 800647e:	d1f2      	bne.n	8006466 <sbrk_aligned+0x22>
 8006480:	e7ef      	b.n	8006462 <sbrk_aligned+0x1e>
 8006482:	bf00      	nop
 8006484:	200007d8 	.word	0x200007d8

08006488 <_malloc_r>:
 8006488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800648c:	1ccd      	adds	r5, r1, #3
 800648e:	f025 0503 	bic.w	r5, r5, #3
 8006492:	3508      	adds	r5, #8
 8006494:	2d0c      	cmp	r5, #12
 8006496:	bf38      	it	cc
 8006498:	250c      	movcc	r5, #12
 800649a:	2d00      	cmp	r5, #0
 800649c:	4606      	mov	r6, r0
 800649e:	db01      	blt.n	80064a4 <_malloc_r+0x1c>
 80064a0:	42a9      	cmp	r1, r5
 80064a2:	d904      	bls.n	80064ae <_malloc_r+0x26>
 80064a4:	230c      	movs	r3, #12
 80064a6:	6033      	str	r3, [r6, #0]
 80064a8:	2000      	movs	r0, #0
 80064aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006584 <_malloc_r+0xfc>
 80064b2:	f000 f869 	bl	8006588 <__malloc_lock>
 80064b6:	f8d8 3000 	ldr.w	r3, [r8]
 80064ba:	461c      	mov	r4, r3
 80064bc:	bb44      	cbnz	r4, 8006510 <_malloc_r+0x88>
 80064be:	4629      	mov	r1, r5
 80064c0:	4630      	mov	r0, r6
 80064c2:	f7ff ffbf 	bl	8006444 <sbrk_aligned>
 80064c6:	1c43      	adds	r3, r0, #1
 80064c8:	4604      	mov	r4, r0
 80064ca:	d158      	bne.n	800657e <_malloc_r+0xf6>
 80064cc:	f8d8 4000 	ldr.w	r4, [r8]
 80064d0:	4627      	mov	r7, r4
 80064d2:	2f00      	cmp	r7, #0
 80064d4:	d143      	bne.n	800655e <_malloc_r+0xd6>
 80064d6:	2c00      	cmp	r4, #0
 80064d8:	d04b      	beq.n	8006572 <_malloc_r+0xea>
 80064da:	6823      	ldr	r3, [r4, #0]
 80064dc:	4639      	mov	r1, r7
 80064de:	4630      	mov	r0, r6
 80064e0:	eb04 0903 	add.w	r9, r4, r3
 80064e4:	f000 fc5a 	bl	8006d9c <_sbrk_r>
 80064e8:	4581      	cmp	r9, r0
 80064ea:	d142      	bne.n	8006572 <_malloc_r+0xea>
 80064ec:	6821      	ldr	r1, [r4, #0]
 80064ee:	1a6d      	subs	r5, r5, r1
 80064f0:	4629      	mov	r1, r5
 80064f2:	4630      	mov	r0, r6
 80064f4:	f7ff ffa6 	bl	8006444 <sbrk_aligned>
 80064f8:	3001      	adds	r0, #1
 80064fa:	d03a      	beq.n	8006572 <_malloc_r+0xea>
 80064fc:	6823      	ldr	r3, [r4, #0]
 80064fe:	442b      	add	r3, r5
 8006500:	6023      	str	r3, [r4, #0]
 8006502:	f8d8 3000 	ldr.w	r3, [r8]
 8006506:	685a      	ldr	r2, [r3, #4]
 8006508:	bb62      	cbnz	r2, 8006564 <_malloc_r+0xdc>
 800650a:	f8c8 7000 	str.w	r7, [r8]
 800650e:	e00f      	b.n	8006530 <_malloc_r+0xa8>
 8006510:	6822      	ldr	r2, [r4, #0]
 8006512:	1b52      	subs	r2, r2, r5
 8006514:	d420      	bmi.n	8006558 <_malloc_r+0xd0>
 8006516:	2a0b      	cmp	r2, #11
 8006518:	d917      	bls.n	800654a <_malloc_r+0xc2>
 800651a:	1961      	adds	r1, r4, r5
 800651c:	42a3      	cmp	r3, r4
 800651e:	6025      	str	r5, [r4, #0]
 8006520:	bf18      	it	ne
 8006522:	6059      	strne	r1, [r3, #4]
 8006524:	6863      	ldr	r3, [r4, #4]
 8006526:	bf08      	it	eq
 8006528:	f8c8 1000 	streq.w	r1, [r8]
 800652c:	5162      	str	r2, [r4, r5]
 800652e:	604b      	str	r3, [r1, #4]
 8006530:	4630      	mov	r0, r6
 8006532:	f000 f82f 	bl	8006594 <__malloc_unlock>
 8006536:	f104 000b 	add.w	r0, r4, #11
 800653a:	1d23      	adds	r3, r4, #4
 800653c:	f020 0007 	bic.w	r0, r0, #7
 8006540:	1ac2      	subs	r2, r0, r3
 8006542:	bf1c      	itt	ne
 8006544:	1a1b      	subne	r3, r3, r0
 8006546:	50a3      	strne	r3, [r4, r2]
 8006548:	e7af      	b.n	80064aa <_malloc_r+0x22>
 800654a:	6862      	ldr	r2, [r4, #4]
 800654c:	42a3      	cmp	r3, r4
 800654e:	bf0c      	ite	eq
 8006550:	f8c8 2000 	streq.w	r2, [r8]
 8006554:	605a      	strne	r2, [r3, #4]
 8006556:	e7eb      	b.n	8006530 <_malloc_r+0xa8>
 8006558:	4623      	mov	r3, r4
 800655a:	6864      	ldr	r4, [r4, #4]
 800655c:	e7ae      	b.n	80064bc <_malloc_r+0x34>
 800655e:	463c      	mov	r4, r7
 8006560:	687f      	ldr	r7, [r7, #4]
 8006562:	e7b6      	b.n	80064d2 <_malloc_r+0x4a>
 8006564:	461a      	mov	r2, r3
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	42a3      	cmp	r3, r4
 800656a:	d1fb      	bne.n	8006564 <_malloc_r+0xdc>
 800656c:	2300      	movs	r3, #0
 800656e:	6053      	str	r3, [r2, #4]
 8006570:	e7de      	b.n	8006530 <_malloc_r+0xa8>
 8006572:	230c      	movs	r3, #12
 8006574:	6033      	str	r3, [r6, #0]
 8006576:	4630      	mov	r0, r6
 8006578:	f000 f80c 	bl	8006594 <__malloc_unlock>
 800657c:	e794      	b.n	80064a8 <_malloc_r+0x20>
 800657e:	6005      	str	r5, [r0, #0]
 8006580:	e7d6      	b.n	8006530 <_malloc_r+0xa8>
 8006582:	bf00      	nop
 8006584:	200007dc 	.word	0x200007dc

08006588 <__malloc_lock>:
 8006588:	4801      	ldr	r0, [pc, #4]	@ (8006590 <__malloc_lock+0x8>)
 800658a:	f7ff bf06 	b.w	800639a <__retarget_lock_acquire_recursive>
 800658e:	bf00      	nop
 8006590:	200007d4 	.word	0x200007d4

08006594 <__malloc_unlock>:
 8006594:	4801      	ldr	r0, [pc, #4]	@ (800659c <__malloc_unlock+0x8>)
 8006596:	f7ff bf01 	b.w	800639c <__retarget_lock_release_recursive>
 800659a:	bf00      	nop
 800659c:	200007d4 	.word	0x200007d4

080065a0 <__sfputc_r>:
 80065a0:	6893      	ldr	r3, [r2, #8]
 80065a2:	3b01      	subs	r3, #1
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	b410      	push	{r4}
 80065a8:	6093      	str	r3, [r2, #8]
 80065aa:	da08      	bge.n	80065be <__sfputc_r+0x1e>
 80065ac:	6994      	ldr	r4, [r2, #24]
 80065ae:	42a3      	cmp	r3, r4
 80065b0:	db01      	blt.n	80065b6 <__sfputc_r+0x16>
 80065b2:	290a      	cmp	r1, #10
 80065b4:	d103      	bne.n	80065be <__sfputc_r+0x1e>
 80065b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065ba:	f7ff bde0 	b.w	800617e <__swbuf_r>
 80065be:	6813      	ldr	r3, [r2, #0]
 80065c0:	1c58      	adds	r0, r3, #1
 80065c2:	6010      	str	r0, [r2, #0]
 80065c4:	7019      	strb	r1, [r3, #0]
 80065c6:	4608      	mov	r0, r1
 80065c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065cc:	4770      	bx	lr

080065ce <__sfputs_r>:
 80065ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065d0:	4606      	mov	r6, r0
 80065d2:	460f      	mov	r7, r1
 80065d4:	4614      	mov	r4, r2
 80065d6:	18d5      	adds	r5, r2, r3
 80065d8:	42ac      	cmp	r4, r5
 80065da:	d101      	bne.n	80065e0 <__sfputs_r+0x12>
 80065dc:	2000      	movs	r0, #0
 80065de:	e007      	b.n	80065f0 <__sfputs_r+0x22>
 80065e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065e4:	463a      	mov	r2, r7
 80065e6:	4630      	mov	r0, r6
 80065e8:	f7ff ffda 	bl	80065a0 <__sfputc_r>
 80065ec:	1c43      	adds	r3, r0, #1
 80065ee:	d1f3      	bne.n	80065d8 <__sfputs_r+0xa>
 80065f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080065f4 <_vfiprintf_r>:
 80065f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f8:	460d      	mov	r5, r1
 80065fa:	b09d      	sub	sp, #116	@ 0x74
 80065fc:	4614      	mov	r4, r2
 80065fe:	4698      	mov	r8, r3
 8006600:	4606      	mov	r6, r0
 8006602:	b118      	cbz	r0, 800660c <_vfiprintf_r+0x18>
 8006604:	6a03      	ldr	r3, [r0, #32]
 8006606:	b90b      	cbnz	r3, 800660c <_vfiprintf_r+0x18>
 8006608:	f7ff fc1c 	bl	8005e44 <__sinit>
 800660c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800660e:	07d9      	lsls	r1, r3, #31
 8006610:	d405      	bmi.n	800661e <_vfiprintf_r+0x2a>
 8006612:	89ab      	ldrh	r3, [r5, #12]
 8006614:	059a      	lsls	r2, r3, #22
 8006616:	d402      	bmi.n	800661e <_vfiprintf_r+0x2a>
 8006618:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800661a:	f7ff febe 	bl	800639a <__retarget_lock_acquire_recursive>
 800661e:	89ab      	ldrh	r3, [r5, #12]
 8006620:	071b      	lsls	r3, r3, #28
 8006622:	d501      	bpl.n	8006628 <_vfiprintf_r+0x34>
 8006624:	692b      	ldr	r3, [r5, #16]
 8006626:	b99b      	cbnz	r3, 8006650 <_vfiprintf_r+0x5c>
 8006628:	4629      	mov	r1, r5
 800662a:	4630      	mov	r0, r6
 800662c:	f7ff fde6 	bl	80061fc <__swsetup_r>
 8006630:	b170      	cbz	r0, 8006650 <_vfiprintf_r+0x5c>
 8006632:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006634:	07dc      	lsls	r4, r3, #31
 8006636:	d504      	bpl.n	8006642 <_vfiprintf_r+0x4e>
 8006638:	f04f 30ff 	mov.w	r0, #4294967295
 800663c:	b01d      	add	sp, #116	@ 0x74
 800663e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006642:	89ab      	ldrh	r3, [r5, #12]
 8006644:	0598      	lsls	r0, r3, #22
 8006646:	d4f7      	bmi.n	8006638 <_vfiprintf_r+0x44>
 8006648:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800664a:	f7ff fea7 	bl	800639c <__retarget_lock_release_recursive>
 800664e:	e7f3      	b.n	8006638 <_vfiprintf_r+0x44>
 8006650:	2300      	movs	r3, #0
 8006652:	9309      	str	r3, [sp, #36]	@ 0x24
 8006654:	2320      	movs	r3, #32
 8006656:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800665a:	f8cd 800c 	str.w	r8, [sp, #12]
 800665e:	2330      	movs	r3, #48	@ 0x30
 8006660:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006810 <_vfiprintf_r+0x21c>
 8006664:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006668:	f04f 0901 	mov.w	r9, #1
 800666c:	4623      	mov	r3, r4
 800666e:	469a      	mov	sl, r3
 8006670:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006674:	b10a      	cbz	r2, 800667a <_vfiprintf_r+0x86>
 8006676:	2a25      	cmp	r2, #37	@ 0x25
 8006678:	d1f9      	bne.n	800666e <_vfiprintf_r+0x7a>
 800667a:	ebba 0b04 	subs.w	fp, sl, r4
 800667e:	d00b      	beq.n	8006698 <_vfiprintf_r+0xa4>
 8006680:	465b      	mov	r3, fp
 8006682:	4622      	mov	r2, r4
 8006684:	4629      	mov	r1, r5
 8006686:	4630      	mov	r0, r6
 8006688:	f7ff ffa1 	bl	80065ce <__sfputs_r>
 800668c:	3001      	adds	r0, #1
 800668e:	f000 80a7 	beq.w	80067e0 <_vfiprintf_r+0x1ec>
 8006692:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006694:	445a      	add	r2, fp
 8006696:	9209      	str	r2, [sp, #36]	@ 0x24
 8006698:	f89a 3000 	ldrb.w	r3, [sl]
 800669c:	2b00      	cmp	r3, #0
 800669e:	f000 809f 	beq.w	80067e0 <_vfiprintf_r+0x1ec>
 80066a2:	2300      	movs	r3, #0
 80066a4:	f04f 32ff 	mov.w	r2, #4294967295
 80066a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066ac:	f10a 0a01 	add.w	sl, sl, #1
 80066b0:	9304      	str	r3, [sp, #16]
 80066b2:	9307      	str	r3, [sp, #28]
 80066b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80066b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80066ba:	4654      	mov	r4, sl
 80066bc:	2205      	movs	r2, #5
 80066be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066c2:	4853      	ldr	r0, [pc, #332]	@ (8006810 <_vfiprintf_r+0x21c>)
 80066c4:	f7f9 fd84 	bl	80001d0 <memchr>
 80066c8:	9a04      	ldr	r2, [sp, #16]
 80066ca:	b9d8      	cbnz	r0, 8006704 <_vfiprintf_r+0x110>
 80066cc:	06d1      	lsls	r1, r2, #27
 80066ce:	bf44      	itt	mi
 80066d0:	2320      	movmi	r3, #32
 80066d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066d6:	0713      	lsls	r3, r2, #28
 80066d8:	bf44      	itt	mi
 80066da:	232b      	movmi	r3, #43	@ 0x2b
 80066dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066e0:	f89a 3000 	ldrb.w	r3, [sl]
 80066e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80066e6:	d015      	beq.n	8006714 <_vfiprintf_r+0x120>
 80066e8:	9a07      	ldr	r2, [sp, #28]
 80066ea:	4654      	mov	r4, sl
 80066ec:	2000      	movs	r0, #0
 80066ee:	f04f 0c0a 	mov.w	ip, #10
 80066f2:	4621      	mov	r1, r4
 80066f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066f8:	3b30      	subs	r3, #48	@ 0x30
 80066fa:	2b09      	cmp	r3, #9
 80066fc:	d94b      	bls.n	8006796 <_vfiprintf_r+0x1a2>
 80066fe:	b1b0      	cbz	r0, 800672e <_vfiprintf_r+0x13a>
 8006700:	9207      	str	r2, [sp, #28]
 8006702:	e014      	b.n	800672e <_vfiprintf_r+0x13a>
 8006704:	eba0 0308 	sub.w	r3, r0, r8
 8006708:	fa09 f303 	lsl.w	r3, r9, r3
 800670c:	4313      	orrs	r3, r2
 800670e:	9304      	str	r3, [sp, #16]
 8006710:	46a2      	mov	sl, r4
 8006712:	e7d2      	b.n	80066ba <_vfiprintf_r+0xc6>
 8006714:	9b03      	ldr	r3, [sp, #12]
 8006716:	1d19      	adds	r1, r3, #4
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	9103      	str	r1, [sp, #12]
 800671c:	2b00      	cmp	r3, #0
 800671e:	bfbb      	ittet	lt
 8006720:	425b      	neglt	r3, r3
 8006722:	f042 0202 	orrlt.w	r2, r2, #2
 8006726:	9307      	strge	r3, [sp, #28]
 8006728:	9307      	strlt	r3, [sp, #28]
 800672a:	bfb8      	it	lt
 800672c:	9204      	strlt	r2, [sp, #16]
 800672e:	7823      	ldrb	r3, [r4, #0]
 8006730:	2b2e      	cmp	r3, #46	@ 0x2e
 8006732:	d10a      	bne.n	800674a <_vfiprintf_r+0x156>
 8006734:	7863      	ldrb	r3, [r4, #1]
 8006736:	2b2a      	cmp	r3, #42	@ 0x2a
 8006738:	d132      	bne.n	80067a0 <_vfiprintf_r+0x1ac>
 800673a:	9b03      	ldr	r3, [sp, #12]
 800673c:	1d1a      	adds	r2, r3, #4
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	9203      	str	r2, [sp, #12]
 8006742:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006746:	3402      	adds	r4, #2
 8006748:	9305      	str	r3, [sp, #20]
 800674a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006820 <_vfiprintf_r+0x22c>
 800674e:	7821      	ldrb	r1, [r4, #0]
 8006750:	2203      	movs	r2, #3
 8006752:	4650      	mov	r0, sl
 8006754:	f7f9 fd3c 	bl	80001d0 <memchr>
 8006758:	b138      	cbz	r0, 800676a <_vfiprintf_r+0x176>
 800675a:	9b04      	ldr	r3, [sp, #16]
 800675c:	eba0 000a 	sub.w	r0, r0, sl
 8006760:	2240      	movs	r2, #64	@ 0x40
 8006762:	4082      	lsls	r2, r0
 8006764:	4313      	orrs	r3, r2
 8006766:	3401      	adds	r4, #1
 8006768:	9304      	str	r3, [sp, #16]
 800676a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800676e:	4829      	ldr	r0, [pc, #164]	@ (8006814 <_vfiprintf_r+0x220>)
 8006770:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006774:	2206      	movs	r2, #6
 8006776:	f7f9 fd2b 	bl	80001d0 <memchr>
 800677a:	2800      	cmp	r0, #0
 800677c:	d03f      	beq.n	80067fe <_vfiprintf_r+0x20a>
 800677e:	4b26      	ldr	r3, [pc, #152]	@ (8006818 <_vfiprintf_r+0x224>)
 8006780:	bb1b      	cbnz	r3, 80067ca <_vfiprintf_r+0x1d6>
 8006782:	9b03      	ldr	r3, [sp, #12]
 8006784:	3307      	adds	r3, #7
 8006786:	f023 0307 	bic.w	r3, r3, #7
 800678a:	3308      	adds	r3, #8
 800678c:	9303      	str	r3, [sp, #12]
 800678e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006790:	443b      	add	r3, r7
 8006792:	9309      	str	r3, [sp, #36]	@ 0x24
 8006794:	e76a      	b.n	800666c <_vfiprintf_r+0x78>
 8006796:	fb0c 3202 	mla	r2, ip, r2, r3
 800679a:	460c      	mov	r4, r1
 800679c:	2001      	movs	r0, #1
 800679e:	e7a8      	b.n	80066f2 <_vfiprintf_r+0xfe>
 80067a0:	2300      	movs	r3, #0
 80067a2:	3401      	adds	r4, #1
 80067a4:	9305      	str	r3, [sp, #20]
 80067a6:	4619      	mov	r1, r3
 80067a8:	f04f 0c0a 	mov.w	ip, #10
 80067ac:	4620      	mov	r0, r4
 80067ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067b2:	3a30      	subs	r2, #48	@ 0x30
 80067b4:	2a09      	cmp	r2, #9
 80067b6:	d903      	bls.n	80067c0 <_vfiprintf_r+0x1cc>
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d0c6      	beq.n	800674a <_vfiprintf_r+0x156>
 80067bc:	9105      	str	r1, [sp, #20]
 80067be:	e7c4      	b.n	800674a <_vfiprintf_r+0x156>
 80067c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80067c4:	4604      	mov	r4, r0
 80067c6:	2301      	movs	r3, #1
 80067c8:	e7f0      	b.n	80067ac <_vfiprintf_r+0x1b8>
 80067ca:	ab03      	add	r3, sp, #12
 80067cc:	9300      	str	r3, [sp, #0]
 80067ce:	462a      	mov	r2, r5
 80067d0:	4b12      	ldr	r3, [pc, #72]	@ (800681c <_vfiprintf_r+0x228>)
 80067d2:	a904      	add	r1, sp, #16
 80067d4:	4630      	mov	r0, r6
 80067d6:	f3af 8000 	nop.w
 80067da:	4607      	mov	r7, r0
 80067dc:	1c78      	adds	r0, r7, #1
 80067de:	d1d6      	bne.n	800678e <_vfiprintf_r+0x19a>
 80067e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067e2:	07d9      	lsls	r1, r3, #31
 80067e4:	d405      	bmi.n	80067f2 <_vfiprintf_r+0x1fe>
 80067e6:	89ab      	ldrh	r3, [r5, #12]
 80067e8:	059a      	lsls	r2, r3, #22
 80067ea:	d402      	bmi.n	80067f2 <_vfiprintf_r+0x1fe>
 80067ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067ee:	f7ff fdd5 	bl	800639c <__retarget_lock_release_recursive>
 80067f2:	89ab      	ldrh	r3, [r5, #12]
 80067f4:	065b      	lsls	r3, r3, #25
 80067f6:	f53f af1f 	bmi.w	8006638 <_vfiprintf_r+0x44>
 80067fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80067fc:	e71e      	b.n	800663c <_vfiprintf_r+0x48>
 80067fe:	ab03      	add	r3, sp, #12
 8006800:	9300      	str	r3, [sp, #0]
 8006802:	462a      	mov	r2, r5
 8006804:	4b05      	ldr	r3, [pc, #20]	@ (800681c <_vfiprintf_r+0x228>)
 8006806:	a904      	add	r1, sp, #16
 8006808:	4630      	mov	r0, r6
 800680a:	f000 f879 	bl	8006900 <_printf_i>
 800680e:	e7e4      	b.n	80067da <_vfiprintf_r+0x1e6>
 8006810:	08006ec8 	.word	0x08006ec8
 8006814:	08006ed2 	.word	0x08006ed2
 8006818:	00000000 	.word	0x00000000
 800681c:	080065cf 	.word	0x080065cf
 8006820:	08006ece 	.word	0x08006ece

08006824 <_printf_common>:
 8006824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006828:	4616      	mov	r6, r2
 800682a:	4698      	mov	r8, r3
 800682c:	688a      	ldr	r2, [r1, #8]
 800682e:	690b      	ldr	r3, [r1, #16]
 8006830:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006834:	4293      	cmp	r3, r2
 8006836:	bfb8      	it	lt
 8006838:	4613      	movlt	r3, r2
 800683a:	6033      	str	r3, [r6, #0]
 800683c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006840:	4607      	mov	r7, r0
 8006842:	460c      	mov	r4, r1
 8006844:	b10a      	cbz	r2, 800684a <_printf_common+0x26>
 8006846:	3301      	adds	r3, #1
 8006848:	6033      	str	r3, [r6, #0]
 800684a:	6823      	ldr	r3, [r4, #0]
 800684c:	0699      	lsls	r1, r3, #26
 800684e:	bf42      	ittt	mi
 8006850:	6833      	ldrmi	r3, [r6, #0]
 8006852:	3302      	addmi	r3, #2
 8006854:	6033      	strmi	r3, [r6, #0]
 8006856:	6825      	ldr	r5, [r4, #0]
 8006858:	f015 0506 	ands.w	r5, r5, #6
 800685c:	d106      	bne.n	800686c <_printf_common+0x48>
 800685e:	f104 0a19 	add.w	sl, r4, #25
 8006862:	68e3      	ldr	r3, [r4, #12]
 8006864:	6832      	ldr	r2, [r6, #0]
 8006866:	1a9b      	subs	r3, r3, r2
 8006868:	42ab      	cmp	r3, r5
 800686a:	dc26      	bgt.n	80068ba <_printf_common+0x96>
 800686c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006870:	6822      	ldr	r2, [r4, #0]
 8006872:	3b00      	subs	r3, #0
 8006874:	bf18      	it	ne
 8006876:	2301      	movne	r3, #1
 8006878:	0692      	lsls	r2, r2, #26
 800687a:	d42b      	bmi.n	80068d4 <_printf_common+0xb0>
 800687c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006880:	4641      	mov	r1, r8
 8006882:	4638      	mov	r0, r7
 8006884:	47c8      	blx	r9
 8006886:	3001      	adds	r0, #1
 8006888:	d01e      	beq.n	80068c8 <_printf_common+0xa4>
 800688a:	6823      	ldr	r3, [r4, #0]
 800688c:	6922      	ldr	r2, [r4, #16]
 800688e:	f003 0306 	and.w	r3, r3, #6
 8006892:	2b04      	cmp	r3, #4
 8006894:	bf02      	ittt	eq
 8006896:	68e5      	ldreq	r5, [r4, #12]
 8006898:	6833      	ldreq	r3, [r6, #0]
 800689a:	1aed      	subeq	r5, r5, r3
 800689c:	68a3      	ldr	r3, [r4, #8]
 800689e:	bf0c      	ite	eq
 80068a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068a4:	2500      	movne	r5, #0
 80068a6:	4293      	cmp	r3, r2
 80068a8:	bfc4      	itt	gt
 80068aa:	1a9b      	subgt	r3, r3, r2
 80068ac:	18ed      	addgt	r5, r5, r3
 80068ae:	2600      	movs	r6, #0
 80068b0:	341a      	adds	r4, #26
 80068b2:	42b5      	cmp	r5, r6
 80068b4:	d11a      	bne.n	80068ec <_printf_common+0xc8>
 80068b6:	2000      	movs	r0, #0
 80068b8:	e008      	b.n	80068cc <_printf_common+0xa8>
 80068ba:	2301      	movs	r3, #1
 80068bc:	4652      	mov	r2, sl
 80068be:	4641      	mov	r1, r8
 80068c0:	4638      	mov	r0, r7
 80068c2:	47c8      	blx	r9
 80068c4:	3001      	adds	r0, #1
 80068c6:	d103      	bne.n	80068d0 <_printf_common+0xac>
 80068c8:	f04f 30ff 	mov.w	r0, #4294967295
 80068cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068d0:	3501      	adds	r5, #1
 80068d2:	e7c6      	b.n	8006862 <_printf_common+0x3e>
 80068d4:	18e1      	adds	r1, r4, r3
 80068d6:	1c5a      	adds	r2, r3, #1
 80068d8:	2030      	movs	r0, #48	@ 0x30
 80068da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80068de:	4422      	add	r2, r4
 80068e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80068e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80068e8:	3302      	adds	r3, #2
 80068ea:	e7c7      	b.n	800687c <_printf_common+0x58>
 80068ec:	2301      	movs	r3, #1
 80068ee:	4622      	mov	r2, r4
 80068f0:	4641      	mov	r1, r8
 80068f2:	4638      	mov	r0, r7
 80068f4:	47c8      	blx	r9
 80068f6:	3001      	adds	r0, #1
 80068f8:	d0e6      	beq.n	80068c8 <_printf_common+0xa4>
 80068fa:	3601      	adds	r6, #1
 80068fc:	e7d9      	b.n	80068b2 <_printf_common+0x8e>
	...

08006900 <_printf_i>:
 8006900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006904:	7e0f      	ldrb	r7, [r1, #24]
 8006906:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006908:	2f78      	cmp	r7, #120	@ 0x78
 800690a:	4691      	mov	r9, r2
 800690c:	4680      	mov	r8, r0
 800690e:	460c      	mov	r4, r1
 8006910:	469a      	mov	sl, r3
 8006912:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006916:	d807      	bhi.n	8006928 <_printf_i+0x28>
 8006918:	2f62      	cmp	r7, #98	@ 0x62
 800691a:	d80a      	bhi.n	8006932 <_printf_i+0x32>
 800691c:	2f00      	cmp	r7, #0
 800691e:	f000 80d1 	beq.w	8006ac4 <_printf_i+0x1c4>
 8006922:	2f58      	cmp	r7, #88	@ 0x58
 8006924:	f000 80b8 	beq.w	8006a98 <_printf_i+0x198>
 8006928:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800692c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006930:	e03a      	b.n	80069a8 <_printf_i+0xa8>
 8006932:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006936:	2b15      	cmp	r3, #21
 8006938:	d8f6      	bhi.n	8006928 <_printf_i+0x28>
 800693a:	a101      	add	r1, pc, #4	@ (adr r1, 8006940 <_printf_i+0x40>)
 800693c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006940:	08006999 	.word	0x08006999
 8006944:	080069ad 	.word	0x080069ad
 8006948:	08006929 	.word	0x08006929
 800694c:	08006929 	.word	0x08006929
 8006950:	08006929 	.word	0x08006929
 8006954:	08006929 	.word	0x08006929
 8006958:	080069ad 	.word	0x080069ad
 800695c:	08006929 	.word	0x08006929
 8006960:	08006929 	.word	0x08006929
 8006964:	08006929 	.word	0x08006929
 8006968:	08006929 	.word	0x08006929
 800696c:	08006aab 	.word	0x08006aab
 8006970:	080069d7 	.word	0x080069d7
 8006974:	08006a65 	.word	0x08006a65
 8006978:	08006929 	.word	0x08006929
 800697c:	08006929 	.word	0x08006929
 8006980:	08006acd 	.word	0x08006acd
 8006984:	08006929 	.word	0x08006929
 8006988:	080069d7 	.word	0x080069d7
 800698c:	08006929 	.word	0x08006929
 8006990:	08006929 	.word	0x08006929
 8006994:	08006a6d 	.word	0x08006a6d
 8006998:	6833      	ldr	r3, [r6, #0]
 800699a:	1d1a      	adds	r2, r3, #4
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	6032      	str	r2, [r6, #0]
 80069a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80069a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80069a8:	2301      	movs	r3, #1
 80069aa:	e09c      	b.n	8006ae6 <_printf_i+0x1e6>
 80069ac:	6833      	ldr	r3, [r6, #0]
 80069ae:	6820      	ldr	r0, [r4, #0]
 80069b0:	1d19      	adds	r1, r3, #4
 80069b2:	6031      	str	r1, [r6, #0]
 80069b4:	0606      	lsls	r6, r0, #24
 80069b6:	d501      	bpl.n	80069bc <_printf_i+0xbc>
 80069b8:	681d      	ldr	r5, [r3, #0]
 80069ba:	e003      	b.n	80069c4 <_printf_i+0xc4>
 80069bc:	0645      	lsls	r5, r0, #25
 80069be:	d5fb      	bpl.n	80069b8 <_printf_i+0xb8>
 80069c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80069c4:	2d00      	cmp	r5, #0
 80069c6:	da03      	bge.n	80069d0 <_printf_i+0xd0>
 80069c8:	232d      	movs	r3, #45	@ 0x2d
 80069ca:	426d      	negs	r5, r5
 80069cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069d0:	4858      	ldr	r0, [pc, #352]	@ (8006b34 <_printf_i+0x234>)
 80069d2:	230a      	movs	r3, #10
 80069d4:	e011      	b.n	80069fa <_printf_i+0xfa>
 80069d6:	6821      	ldr	r1, [r4, #0]
 80069d8:	6833      	ldr	r3, [r6, #0]
 80069da:	0608      	lsls	r0, r1, #24
 80069dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80069e0:	d402      	bmi.n	80069e8 <_printf_i+0xe8>
 80069e2:	0649      	lsls	r1, r1, #25
 80069e4:	bf48      	it	mi
 80069e6:	b2ad      	uxthmi	r5, r5
 80069e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80069ea:	4852      	ldr	r0, [pc, #328]	@ (8006b34 <_printf_i+0x234>)
 80069ec:	6033      	str	r3, [r6, #0]
 80069ee:	bf14      	ite	ne
 80069f0:	230a      	movne	r3, #10
 80069f2:	2308      	moveq	r3, #8
 80069f4:	2100      	movs	r1, #0
 80069f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80069fa:	6866      	ldr	r6, [r4, #4]
 80069fc:	60a6      	str	r6, [r4, #8]
 80069fe:	2e00      	cmp	r6, #0
 8006a00:	db05      	blt.n	8006a0e <_printf_i+0x10e>
 8006a02:	6821      	ldr	r1, [r4, #0]
 8006a04:	432e      	orrs	r6, r5
 8006a06:	f021 0104 	bic.w	r1, r1, #4
 8006a0a:	6021      	str	r1, [r4, #0]
 8006a0c:	d04b      	beq.n	8006aa6 <_printf_i+0x1a6>
 8006a0e:	4616      	mov	r6, r2
 8006a10:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a14:	fb03 5711 	mls	r7, r3, r1, r5
 8006a18:	5dc7      	ldrb	r7, [r0, r7]
 8006a1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a1e:	462f      	mov	r7, r5
 8006a20:	42bb      	cmp	r3, r7
 8006a22:	460d      	mov	r5, r1
 8006a24:	d9f4      	bls.n	8006a10 <_printf_i+0x110>
 8006a26:	2b08      	cmp	r3, #8
 8006a28:	d10b      	bne.n	8006a42 <_printf_i+0x142>
 8006a2a:	6823      	ldr	r3, [r4, #0]
 8006a2c:	07df      	lsls	r7, r3, #31
 8006a2e:	d508      	bpl.n	8006a42 <_printf_i+0x142>
 8006a30:	6923      	ldr	r3, [r4, #16]
 8006a32:	6861      	ldr	r1, [r4, #4]
 8006a34:	4299      	cmp	r1, r3
 8006a36:	bfde      	ittt	le
 8006a38:	2330      	movle	r3, #48	@ 0x30
 8006a3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a42:	1b92      	subs	r2, r2, r6
 8006a44:	6122      	str	r2, [r4, #16]
 8006a46:	f8cd a000 	str.w	sl, [sp]
 8006a4a:	464b      	mov	r3, r9
 8006a4c:	aa03      	add	r2, sp, #12
 8006a4e:	4621      	mov	r1, r4
 8006a50:	4640      	mov	r0, r8
 8006a52:	f7ff fee7 	bl	8006824 <_printf_common>
 8006a56:	3001      	adds	r0, #1
 8006a58:	d14a      	bne.n	8006af0 <_printf_i+0x1f0>
 8006a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a5e:	b004      	add	sp, #16
 8006a60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a64:	6823      	ldr	r3, [r4, #0]
 8006a66:	f043 0320 	orr.w	r3, r3, #32
 8006a6a:	6023      	str	r3, [r4, #0]
 8006a6c:	4832      	ldr	r0, [pc, #200]	@ (8006b38 <_printf_i+0x238>)
 8006a6e:	2778      	movs	r7, #120	@ 0x78
 8006a70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a74:	6823      	ldr	r3, [r4, #0]
 8006a76:	6831      	ldr	r1, [r6, #0]
 8006a78:	061f      	lsls	r7, r3, #24
 8006a7a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a7e:	d402      	bmi.n	8006a86 <_printf_i+0x186>
 8006a80:	065f      	lsls	r7, r3, #25
 8006a82:	bf48      	it	mi
 8006a84:	b2ad      	uxthmi	r5, r5
 8006a86:	6031      	str	r1, [r6, #0]
 8006a88:	07d9      	lsls	r1, r3, #31
 8006a8a:	bf44      	itt	mi
 8006a8c:	f043 0320 	orrmi.w	r3, r3, #32
 8006a90:	6023      	strmi	r3, [r4, #0]
 8006a92:	b11d      	cbz	r5, 8006a9c <_printf_i+0x19c>
 8006a94:	2310      	movs	r3, #16
 8006a96:	e7ad      	b.n	80069f4 <_printf_i+0xf4>
 8006a98:	4826      	ldr	r0, [pc, #152]	@ (8006b34 <_printf_i+0x234>)
 8006a9a:	e7e9      	b.n	8006a70 <_printf_i+0x170>
 8006a9c:	6823      	ldr	r3, [r4, #0]
 8006a9e:	f023 0320 	bic.w	r3, r3, #32
 8006aa2:	6023      	str	r3, [r4, #0]
 8006aa4:	e7f6      	b.n	8006a94 <_printf_i+0x194>
 8006aa6:	4616      	mov	r6, r2
 8006aa8:	e7bd      	b.n	8006a26 <_printf_i+0x126>
 8006aaa:	6833      	ldr	r3, [r6, #0]
 8006aac:	6825      	ldr	r5, [r4, #0]
 8006aae:	6961      	ldr	r1, [r4, #20]
 8006ab0:	1d18      	adds	r0, r3, #4
 8006ab2:	6030      	str	r0, [r6, #0]
 8006ab4:	062e      	lsls	r6, r5, #24
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	d501      	bpl.n	8006abe <_printf_i+0x1be>
 8006aba:	6019      	str	r1, [r3, #0]
 8006abc:	e002      	b.n	8006ac4 <_printf_i+0x1c4>
 8006abe:	0668      	lsls	r0, r5, #25
 8006ac0:	d5fb      	bpl.n	8006aba <_printf_i+0x1ba>
 8006ac2:	8019      	strh	r1, [r3, #0]
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	6123      	str	r3, [r4, #16]
 8006ac8:	4616      	mov	r6, r2
 8006aca:	e7bc      	b.n	8006a46 <_printf_i+0x146>
 8006acc:	6833      	ldr	r3, [r6, #0]
 8006ace:	1d1a      	adds	r2, r3, #4
 8006ad0:	6032      	str	r2, [r6, #0]
 8006ad2:	681e      	ldr	r6, [r3, #0]
 8006ad4:	6862      	ldr	r2, [r4, #4]
 8006ad6:	2100      	movs	r1, #0
 8006ad8:	4630      	mov	r0, r6
 8006ada:	f7f9 fb79 	bl	80001d0 <memchr>
 8006ade:	b108      	cbz	r0, 8006ae4 <_printf_i+0x1e4>
 8006ae0:	1b80      	subs	r0, r0, r6
 8006ae2:	6060      	str	r0, [r4, #4]
 8006ae4:	6863      	ldr	r3, [r4, #4]
 8006ae6:	6123      	str	r3, [r4, #16]
 8006ae8:	2300      	movs	r3, #0
 8006aea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006aee:	e7aa      	b.n	8006a46 <_printf_i+0x146>
 8006af0:	6923      	ldr	r3, [r4, #16]
 8006af2:	4632      	mov	r2, r6
 8006af4:	4649      	mov	r1, r9
 8006af6:	4640      	mov	r0, r8
 8006af8:	47d0      	blx	sl
 8006afa:	3001      	adds	r0, #1
 8006afc:	d0ad      	beq.n	8006a5a <_printf_i+0x15a>
 8006afe:	6823      	ldr	r3, [r4, #0]
 8006b00:	079b      	lsls	r3, r3, #30
 8006b02:	d413      	bmi.n	8006b2c <_printf_i+0x22c>
 8006b04:	68e0      	ldr	r0, [r4, #12]
 8006b06:	9b03      	ldr	r3, [sp, #12]
 8006b08:	4298      	cmp	r0, r3
 8006b0a:	bfb8      	it	lt
 8006b0c:	4618      	movlt	r0, r3
 8006b0e:	e7a6      	b.n	8006a5e <_printf_i+0x15e>
 8006b10:	2301      	movs	r3, #1
 8006b12:	4632      	mov	r2, r6
 8006b14:	4649      	mov	r1, r9
 8006b16:	4640      	mov	r0, r8
 8006b18:	47d0      	blx	sl
 8006b1a:	3001      	adds	r0, #1
 8006b1c:	d09d      	beq.n	8006a5a <_printf_i+0x15a>
 8006b1e:	3501      	adds	r5, #1
 8006b20:	68e3      	ldr	r3, [r4, #12]
 8006b22:	9903      	ldr	r1, [sp, #12]
 8006b24:	1a5b      	subs	r3, r3, r1
 8006b26:	42ab      	cmp	r3, r5
 8006b28:	dcf2      	bgt.n	8006b10 <_printf_i+0x210>
 8006b2a:	e7eb      	b.n	8006b04 <_printf_i+0x204>
 8006b2c:	2500      	movs	r5, #0
 8006b2e:	f104 0619 	add.w	r6, r4, #25
 8006b32:	e7f5      	b.n	8006b20 <_printf_i+0x220>
 8006b34:	08006ed9 	.word	0x08006ed9
 8006b38:	08006eea 	.word	0x08006eea

08006b3c <__sflush_r>:
 8006b3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b44:	0716      	lsls	r6, r2, #28
 8006b46:	4605      	mov	r5, r0
 8006b48:	460c      	mov	r4, r1
 8006b4a:	d454      	bmi.n	8006bf6 <__sflush_r+0xba>
 8006b4c:	684b      	ldr	r3, [r1, #4]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	dc02      	bgt.n	8006b58 <__sflush_r+0x1c>
 8006b52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	dd48      	ble.n	8006bea <__sflush_r+0xae>
 8006b58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b5a:	2e00      	cmp	r6, #0
 8006b5c:	d045      	beq.n	8006bea <__sflush_r+0xae>
 8006b5e:	2300      	movs	r3, #0
 8006b60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006b64:	682f      	ldr	r7, [r5, #0]
 8006b66:	6a21      	ldr	r1, [r4, #32]
 8006b68:	602b      	str	r3, [r5, #0]
 8006b6a:	d030      	beq.n	8006bce <__sflush_r+0x92>
 8006b6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006b6e:	89a3      	ldrh	r3, [r4, #12]
 8006b70:	0759      	lsls	r1, r3, #29
 8006b72:	d505      	bpl.n	8006b80 <__sflush_r+0x44>
 8006b74:	6863      	ldr	r3, [r4, #4]
 8006b76:	1ad2      	subs	r2, r2, r3
 8006b78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006b7a:	b10b      	cbz	r3, 8006b80 <__sflush_r+0x44>
 8006b7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006b7e:	1ad2      	subs	r2, r2, r3
 8006b80:	2300      	movs	r3, #0
 8006b82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b84:	6a21      	ldr	r1, [r4, #32]
 8006b86:	4628      	mov	r0, r5
 8006b88:	47b0      	blx	r6
 8006b8a:	1c43      	adds	r3, r0, #1
 8006b8c:	89a3      	ldrh	r3, [r4, #12]
 8006b8e:	d106      	bne.n	8006b9e <__sflush_r+0x62>
 8006b90:	6829      	ldr	r1, [r5, #0]
 8006b92:	291d      	cmp	r1, #29
 8006b94:	d82b      	bhi.n	8006bee <__sflush_r+0xb2>
 8006b96:	4a2a      	ldr	r2, [pc, #168]	@ (8006c40 <__sflush_r+0x104>)
 8006b98:	40ca      	lsrs	r2, r1
 8006b9a:	07d6      	lsls	r6, r2, #31
 8006b9c:	d527      	bpl.n	8006bee <__sflush_r+0xb2>
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	6062      	str	r2, [r4, #4]
 8006ba2:	04d9      	lsls	r1, r3, #19
 8006ba4:	6922      	ldr	r2, [r4, #16]
 8006ba6:	6022      	str	r2, [r4, #0]
 8006ba8:	d504      	bpl.n	8006bb4 <__sflush_r+0x78>
 8006baa:	1c42      	adds	r2, r0, #1
 8006bac:	d101      	bne.n	8006bb2 <__sflush_r+0x76>
 8006bae:	682b      	ldr	r3, [r5, #0]
 8006bb0:	b903      	cbnz	r3, 8006bb4 <__sflush_r+0x78>
 8006bb2:	6560      	str	r0, [r4, #84]	@ 0x54
 8006bb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006bb6:	602f      	str	r7, [r5, #0]
 8006bb8:	b1b9      	cbz	r1, 8006bea <__sflush_r+0xae>
 8006bba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006bbe:	4299      	cmp	r1, r3
 8006bc0:	d002      	beq.n	8006bc8 <__sflush_r+0x8c>
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	f7ff fbec 	bl	80063a0 <_free_r>
 8006bc8:	2300      	movs	r3, #0
 8006bca:	6363      	str	r3, [r4, #52]	@ 0x34
 8006bcc:	e00d      	b.n	8006bea <__sflush_r+0xae>
 8006bce:	2301      	movs	r3, #1
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	47b0      	blx	r6
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	1c50      	adds	r0, r2, #1
 8006bd8:	d1c9      	bne.n	8006b6e <__sflush_r+0x32>
 8006bda:	682b      	ldr	r3, [r5, #0]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d0c6      	beq.n	8006b6e <__sflush_r+0x32>
 8006be0:	2b1d      	cmp	r3, #29
 8006be2:	d001      	beq.n	8006be8 <__sflush_r+0xac>
 8006be4:	2b16      	cmp	r3, #22
 8006be6:	d11e      	bne.n	8006c26 <__sflush_r+0xea>
 8006be8:	602f      	str	r7, [r5, #0]
 8006bea:	2000      	movs	r0, #0
 8006bec:	e022      	b.n	8006c34 <__sflush_r+0xf8>
 8006bee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bf2:	b21b      	sxth	r3, r3
 8006bf4:	e01b      	b.n	8006c2e <__sflush_r+0xf2>
 8006bf6:	690f      	ldr	r7, [r1, #16]
 8006bf8:	2f00      	cmp	r7, #0
 8006bfa:	d0f6      	beq.n	8006bea <__sflush_r+0xae>
 8006bfc:	0793      	lsls	r3, r2, #30
 8006bfe:	680e      	ldr	r6, [r1, #0]
 8006c00:	bf08      	it	eq
 8006c02:	694b      	ldreq	r3, [r1, #20]
 8006c04:	600f      	str	r7, [r1, #0]
 8006c06:	bf18      	it	ne
 8006c08:	2300      	movne	r3, #0
 8006c0a:	eba6 0807 	sub.w	r8, r6, r7
 8006c0e:	608b      	str	r3, [r1, #8]
 8006c10:	f1b8 0f00 	cmp.w	r8, #0
 8006c14:	dde9      	ble.n	8006bea <__sflush_r+0xae>
 8006c16:	6a21      	ldr	r1, [r4, #32]
 8006c18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006c1a:	4643      	mov	r3, r8
 8006c1c:	463a      	mov	r2, r7
 8006c1e:	4628      	mov	r0, r5
 8006c20:	47b0      	blx	r6
 8006c22:	2800      	cmp	r0, #0
 8006c24:	dc08      	bgt.n	8006c38 <__sflush_r+0xfc>
 8006c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c2e:	81a3      	strh	r3, [r4, #12]
 8006c30:	f04f 30ff 	mov.w	r0, #4294967295
 8006c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c38:	4407      	add	r7, r0
 8006c3a:	eba8 0800 	sub.w	r8, r8, r0
 8006c3e:	e7e7      	b.n	8006c10 <__sflush_r+0xd4>
 8006c40:	20400001 	.word	0x20400001

08006c44 <_fflush_r>:
 8006c44:	b538      	push	{r3, r4, r5, lr}
 8006c46:	690b      	ldr	r3, [r1, #16]
 8006c48:	4605      	mov	r5, r0
 8006c4a:	460c      	mov	r4, r1
 8006c4c:	b913      	cbnz	r3, 8006c54 <_fflush_r+0x10>
 8006c4e:	2500      	movs	r5, #0
 8006c50:	4628      	mov	r0, r5
 8006c52:	bd38      	pop	{r3, r4, r5, pc}
 8006c54:	b118      	cbz	r0, 8006c5e <_fflush_r+0x1a>
 8006c56:	6a03      	ldr	r3, [r0, #32]
 8006c58:	b90b      	cbnz	r3, 8006c5e <_fflush_r+0x1a>
 8006c5a:	f7ff f8f3 	bl	8005e44 <__sinit>
 8006c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d0f3      	beq.n	8006c4e <_fflush_r+0xa>
 8006c66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006c68:	07d0      	lsls	r0, r2, #31
 8006c6a:	d404      	bmi.n	8006c76 <_fflush_r+0x32>
 8006c6c:	0599      	lsls	r1, r3, #22
 8006c6e:	d402      	bmi.n	8006c76 <_fflush_r+0x32>
 8006c70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c72:	f7ff fb92 	bl	800639a <__retarget_lock_acquire_recursive>
 8006c76:	4628      	mov	r0, r5
 8006c78:	4621      	mov	r1, r4
 8006c7a:	f7ff ff5f 	bl	8006b3c <__sflush_r>
 8006c7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c80:	07da      	lsls	r2, r3, #31
 8006c82:	4605      	mov	r5, r0
 8006c84:	d4e4      	bmi.n	8006c50 <_fflush_r+0xc>
 8006c86:	89a3      	ldrh	r3, [r4, #12]
 8006c88:	059b      	lsls	r3, r3, #22
 8006c8a:	d4e1      	bmi.n	8006c50 <_fflush_r+0xc>
 8006c8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c8e:	f7ff fb85 	bl	800639c <__retarget_lock_release_recursive>
 8006c92:	e7dd      	b.n	8006c50 <_fflush_r+0xc>

08006c94 <__swhatbuf_r>:
 8006c94:	b570      	push	{r4, r5, r6, lr}
 8006c96:	460c      	mov	r4, r1
 8006c98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c9c:	2900      	cmp	r1, #0
 8006c9e:	b096      	sub	sp, #88	@ 0x58
 8006ca0:	4615      	mov	r5, r2
 8006ca2:	461e      	mov	r6, r3
 8006ca4:	da0d      	bge.n	8006cc2 <__swhatbuf_r+0x2e>
 8006ca6:	89a3      	ldrh	r3, [r4, #12]
 8006ca8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006cac:	f04f 0100 	mov.w	r1, #0
 8006cb0:	bf14      	ite	ne
 8006cb2:	2340      	movne	r3, #64	@ 0x40
 8006cb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006cb8:	2000      	movs	r0, #0
 8006cba:	6031      	str	r1, [r6, #0]
 8006cbc:	602b      	str	r3, [r5, #0]
 8006cbe:	b016      	add	sp, #88	@ 0x58
 8006cc0:	bd70      	pop	{r4, r5, r6, pc}
 8006cc2:	466a      	mov	r2, sp
 8006cc4:	f000 f848 	bl	8006d58 <_fstat_r>
 8006cc8:	2800      	cmp	r0, #0
 8006cca:	dbec      	blt.n	8006ca6 <__swhatbuf_r+0x12>
 8006ccc:	9901      	ldr	r1, [sp, #4]
 8006cce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006cd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006cd6:	4259      	negs	r1, r3
 8006cd8:	4159      	adcs	r1, r3
 8006cda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006cde:	e7eb      	b.n	8006cb8 <__swhatbuf_r+0x24>

08006ce0 <__smakebuf_r>:
 8006ce0:	898b      	ldrh	r3, [r1, #12]
 8006ce2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ce4:	079d      	lsls	r5, r3, #30
 8006ce6:	4606      	mov	r6, r0
 8006ce8:	460c      	mov	r4, r1
 8006cea:	d507      	bpl.n	8006cfc <__smakebuf_r+0x1c>
 8006cec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006cf0:	6023      	str	r3, [r4, #0]
 8006cf2:	6123      	str	r3, [r4, #16]
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	6163      	str	r3, [r4, #20]
 8006cf8:	b003      	add	sp, #12
 8006cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cfc:	ab01      	add	r3, sp, #4
 8006cfe:	466a      	mov	r2, sp
 8006d00:	f7ff ffc8 	bl	8006c94 <__swhatbuf_r>
 8006d04:	9f00      	ldr	r7, [sp, #0]
 8006d06:	4605      	mov	r5, r0
 8006d08:	4639      	mov	r1, r7
 8006d0a:	4630      	mov	r0, r6
 8006d0c:	f7ff fbbc 	bl	8006488 <_malloc_r>
 8006d10:	b948      	cbnz	r0, 8006d26 <__smakebuf_r+0x46>
 8006d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d16:	059a      	lsls	r2, r3, #22
 8006d18:	d4ee      	bmi.n	8006cf8 <__smakebuf_r+0x18>
 8006d1a:	f023 0303 	bic.w	r3, r3, #3
 8006d1e:	f043 0302 	orr.w	r3, r3, #2
 8006d22:	81a3      	strh	r3, [r4, #12]
 8006d24:	e7e2      	b.n	8006cec <__smakebuf_r+0xc>
 8006d26:	89a3      	ldrh	r3, [r4, #12]
 8006d28:	6020      	str	r0, [r4, #0]
 8006d2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d2e:	81a3      	strh	r3, [r4, #12]
 8006d30:	9b01      	ldr	r3, [sp, #4]
 8006d32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006d36:	b15b      	cbz	r3, 8006d50 <__smakebuf_r+0x70>
 8006d38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d3c:	4630      	mov	r0, r6
 8006d3e:	f000 f81d 	bl	8006d7c <_isatty_r>
 8006d42:	b128      	cbz	r0, 8006d50 <__smakebuf_r+0x70>
 8006d44:	89a3      	ldrh	r3, [r4, #12]
 8006d46:	f023 0303 	bic.w	r3, r3, #3
 8006d4a:	f043 0301 	orr.w	r3, r3, #1
 8006d4e:	81a3      	strh	r3, [r4, #12]
 8006d50:	89a3      	ldrh	r3, [r4, #12]
 8006d52:	431d      	orrs	r5, r3
 8006d54:	81a5      	strh	r5, [r4, #12]
 8006d56:	e7cf      	b.n	8006cf8 <__smakebuf_r+0x18>

08006d58 <_fstat_r>:
 8006d58:	b538      	push	{r3, r4, r5, lr}
 8006d5a:	4d07      	ldr	r5, [pc, #28]	@ (8006d78 <_fstat_r+0x20>)
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	4604      	mov	r4, r0
 8006d60:	4608      	mov	r0, r1
 8006d62:	4611      	mov	r1, r2
 8006d64:	602b      	str	r3, [r5, #0]
 8006d66:	f7fa f98e 	bl	8001086 <_fstat>
 8006d6a:	1c43      	adds	r3, r0, #1
 8006d6c:	d102      	bne.n	8006d74 <_fstat_r+0x1c>
 8006d6e:	682b      	ldr	r3, [r5, #0]
 8006d70:	b103      	cbz	r3, 8006d74 <_fstat_r+0x1c>
 8006d72:	6023      	str	r3, [r4, #0]
 8006d74:	bd38      	pop	{r3, r4, r5, pc}
 8006d76:	bf00      	nop
 8006d78:	200007d0 	.word	0x200007d0

08006d7c <_isatty_r>:
 8006d7c:	b538      	push	{r3, r4, r5, lr}
 8006d7e:	4d06      	ldr	r5, [pc, #24]	@ (8006d98 <_isatty_r+0x1c>)
 8006d80:	2300      	movs	r3, #0
 8006d82:	4604      	mov	r4, r0
 8006d84:	4608      	mov	r0, r1
 8006d86:	602b      	str	r3, [r5, #0]
 8006d88:	f7fa f98d 	bl	80010a6 <_isatty>
 8006d8c:	1c43      	adds	r3, r0, #1
 8006d8e:	d102      	bne.n	8006d96 <_isatty_r+0x1a>
 8006d90:	682b      	ldr	r3, [r5, #0]
 8006d92:	b103      	cbz	r3, 8006d96 <_isatty_r+0x1a>
 8006d94:	6023      	str	r3, [r4, #0]
 8006d96:	bd38      	pop	{r3, r4, r5, pc}
 8006d98:	200007d0 	.word	0x200007d0

08006d9c <_sbrk_r>:
 8006d9c:	b538      	push	{r3, r4, r5, lr}
 8006d9e:	4d06      	ldr	r5, [pc, #24]	@ (8006db8 <_sbrk_r+0x1c>)
 8006da0:	2300      	movs	r3, #0
 8006da2:	4604      	mov	r4, r0
 8006da4:	4608      	mov	r0, r1
 8006da6:	602b      	str	r3, [r5, #0]
 8006da8:	f7fa f996 	bl	80010d8 <_sbrk>
 8006dac:	1c43      	adds	r3, r0, #1
 8006dae:	d102      	bne.n	8006db6 <_sbrk_r+0x1a>
 8006db0:	682b      	ldr	r3, [r5, #0]
 8006db2:	b103      	cbz	r3, 8006db6 <_sbrk_r+0x1a>
 8006db4:	6023      	str	r3, [r4, #0]
 8006db6:	bd38      	pop	{r3, r4, r5, pc}
 8006db8:	200007d0 	.word	0x200007d0

08006dbc <_init>:
 8006dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dbe:	bf00      	nop
 8006dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dc2:	bc08      	pop	{r3}
 8006dc4:	469e      	mov	lr, r3
 8006dc6:	4770      	bx	lr

08006dc8 <_fini>:
 8006dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dca:	bf00      	nop
 8006dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dce:	bc08      	pop	{r3}
 8006dd0:	469e      	mov	lr, r3
 8006dd2:	4770      	bx	lr
