# do ../common/sim/divisorNOGUI.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:48 on Aug 16,2019
# vlog -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 22:18:49 on Aug 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Aug 16,2019
# vlog -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 22:18:49 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Aug 16,2019
# vlog -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 22:18:49 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:49 on Aug 16,2019
# vlog -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 22:18:49 on Aug 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 22:18:49 on Aug 16,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(48): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(49): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-PLI-3691) ../tbs/divisorUnit/tb_divisorUnit.sv(50): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /tb_divisorUnit File: ../tbs/divisorUnit/tb_divisorUnit.sv
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $finish    : ../tbs/divisorUnit/tb_divisorUnit.sv(58)
#    Time: 26270295 ns  Iteration: 1  Instance: /tb_divisorUnit
# End time: 22:20:18 on Aug 16,2019, Elapsed time: 0:01:29
# Errors: 0, Warnings: 4
