###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       193776   # Number of WRITE/WRITEP commands
num_reads_done                 =       741070   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       556699   # Number of read row buffer hits
num_read_cmds                  =       741063   # Number of READ/READP commands
num_writes_done                =       193778   # Number of read requests issued
num_write_row_hits             =       155006   # Number of write row buffer hits
num_act_cmds                   =       224178   # Number of ACT commands
num_pre_cmds                   =       224148   # Number of PRE commands
num_ondemand_pres              =       199678   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9468649   # Cyles of rank active rank.0
rank_active_cycles.1           =      9169951   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       531351   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       830049   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       887366   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9552   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4899   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1813   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          913   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1072   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1429   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1544   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2208   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3608   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20447   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          246   # Write cmd latency (cycles)
write_latency[40-59]           =          387   # Write cmd latency (cycles)
write_latency[60-79]           =          745   # Write cmd latency (cycles)
write_latency[80-99]           =         1592   # Write cmd latency (cycles)
write_latency[100-119]         =         2870   # Write cmd latency (cycles)
write_latency[120-139]         =         4747   # Write cmd latency (cycles)
write_latency[140-159]         =         6374   # Write cmd latency (cycles)
write_latency[160-179]         =         7851   # Write cmd latency (cycles)
write_latency[180-199]         =         8475   # Write cmd latency (cycles)
write_latency[200-]            =       160481   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       257059   # Read request latency (cycles)
read_latency[40-59]            =        85936   # Read request latency (cycles)
read_latency[60-79]            =       111865   # Read request latency (cycles)
read_latency[80-99]            =        50891   # Read request latency (cycles)
read_latency[100-119]          =        37766   # Read request latency (cycles)
read_latency[120-139]          =        30758   # Read request latency (cycles)
read_latency[140-159]          =        19849   # Read request latency (cycles)
read_latency[160-179]          =        14987   # Read request latency (cycles)
read_latency[180-199]          =        12511   # Read request latency (cycles)
read_latency[200-]             =       119439   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   9.6733e+08   # Write energy
read_energy                    =  2.98797e+09   # Read energy
act_energy                     =  6.13351e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.55048e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.98424e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90844e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72205e+09   # Active standby energy rank.1
average_read_latency           =       131.29   # Average read request latency (cycles)
average_interarrival           =      10.6969   # Average request interarrival latency (cycles)
total_energy                   =  1.75573e+10   # Total energy (pJ)
average_power                  =      1755.73   # Average power (mW)
average_bandwidth              =      7.97737   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       202389   # Number of WRITE/WRITEP commands
num_reads_done                 =       727308   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       536068   # Number of read row buffer hits
num_read_cmds                  =       727307   # Number of READ/READP commands
num_writes_done                =       202395   # Number of read requests issued
num_write_row_hits             =       155627   # Number of write row buffer hits
num_act_cmds                   =       239000   # Number of ACT commands
num_pre_cmds                   =       238971   # Number of PRE commands
num_ondemand_pres              =       214316   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9331226   # Cyles of rank active rank.0
rank_active_cycles.1           =      9270712   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       668774   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       729288   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       881176   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10671   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4948   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1732   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          882   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1045   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1485   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1543   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2175   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3629   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20421   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           21   # Write cmd latency (cycles)
write_latency[20-39]           =          358   # Write cmd latency (cycles)
write_latency[40-59]           =          554   # Write cmd latency (cycles)
write_latency[60-79]           =          838   # Write cmd latency (cycles)
write_latency[80-99]           =         1881   # Write cmd latency (cycles)
write_latency[100-119]         =         3197   # Write cmd latency (cycles)
write_latency[120-139]         =         5409   # Write cmd latency (cycles)
write_latency[140-159]         =         7574   # Write cmd latency (cycles)
write_latency[160-179]         =         9049   # Write cmd latency (cycles)
write_latency[180-199]         =         9846   # Write cmd latency (cycles)
write_latency[200-]            =       163662   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       253118   # Read request latency (cycles)
read_latency[40-59]            =        84932   # Read request latency (cycles)
read_latency[60-79]            =       117715   # Read request latency (cycles)
read_latency[80-99]            =        50225   # Read request latency (cycles)
read_latency[100-119]          =        37565   # Read request latency (cycles)
read_latency[120-139]          =        30684   # Read request latency (cycles)
read_latency[140-159]          =        18720   # Read request latency (cycles)
read_latency[160-179]          =        13809   # Read request latency (cycles)
read_latency[180-199]          =        11081   # Read request latency (cycles)
read_latency[200-]             =       109456   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.01033e+09   # Write energy
read_energy                    =   2.9325e+09   # Read energy
act_energy                     =  6.53904e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.21012e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.50058e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82269e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78492e+09   # Active standby energy rank.1
average_read_latency           =      125.228   # Average read request latency (cycles)
average_interarrival           =      10.7561   # Average request interarrival latency (cycles)
total_energy                   =  1.75801e+10   # Total energy (pJ)
average_power                  =      1758.01   # Average power (mW)
average_bandwidth              =      7.93347   # Average bandwidth
