;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-126
	ADD 11, 60
	ADD 0, 90
	MOV -7, <-20
	SUB @121, 103
	MOV -1, <-20
	CMP -207, <-120
	SLT @14, 60
	ADD -1, <-126
	ADD 11, 60
	DJN -1, @-126
	SLT 11, 60
	JMN 30, 8
	SPL 0, <402
	SLT 11, 60
	DJN -1, @-126
	MOV @-121, 103
	SUB @1, @2
	SUB @121, 106
	SUB @121, 103
	DJN -1, @-126
	SUB @-123, 102
	MOV @-126, 103
	DJN -1, @-20
	MOV @-121, 103
	MOV @-121, 103
	SUB 101, <-201
	ADD 11, 60
	DJN -1, @-126
	MOV @-26, 103
	SUB @127, 106
	SUB 101, <-201
	MOV -1, <-20
	JMP @12, #200
	SUB @121, 106
	SUB @121, 103
	SUB @121, 103
	MOV -1, <-20
	MOV -1, <-20
	SLT 321, -0
	SUB @1, @2
	SLT 321, -0
	MOV -7, <-20
	ADD 210, 30
	MOV -1, <-20
	MOV -7, <-20
	SUB @121, 103
