

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_7'
================================================================
* Date:           Mon Jun 26 10:21:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  3.961 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         2|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     262|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     262|     96|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ptr41_i18592926_sum_fu_149_p2  |         +|   0|  0|  11|           3|           2|
    |empty_fu_139_p2                    |         +|   0|  0|  10|           2|           1|
    |ap_condition_178                   |       and|   0|  0|   2|           1|           1|
    |exitcond514915_fu_133_p2           |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  33|           9|           8|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index2702_t_load  |   9|          2|    2|          4|
    |cv_V_1_1_fu_50                          |   9|          2|   85|        170|
    |cv_V_1_2_fu_54                          |   9|          2|   85|        170|
    |cv_V_1_fu_46                            |   9|          2|   85|        170|
    |loop_index2702_t_fu_42                  |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|  261|        522|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   1|   0|    1|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |cv_V_1_1_fu_50                 |  85|   0|   85|          0|
    |cv_V_1_2_fu_54                 |  85|   0|   85|          0|
    |cv_V_1_fu_46                   |  85|   0|   85|          0|
    |loop_index2702_t_fu_42         |   2|   0|    2|          0|
    |loop_index2702_t_load_reg_220  |   2|   0|    2|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 262|   0|  262|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_7|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_7|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_7|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_7|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_7|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_7|  return value|
|cv_V_2_061108          |   in|   85|     ap_none|              cv_V_2_061108|        scalar|
|cv_V_1_058109          |   in|   85|     ap_none|              cv_V_1_058109|        scalar|
|cv_V_0_055110          |   in|   85|     ap_none|              cv_V_0_055110|        scalar|
|c_V_address0           |  out|    3|   ap_memory|                        c_V|         array|
|c_V_ce0                |  out|    1|   ap_memory|                        c_V|         array|
|c_V_q0                 |   in|   85|   ap_memory|                        c_V|         array|
|cv_V_2_162_out         |  out|   85|      ap_vld|             cv_V_2_162_out|       pointer|
|cv_V_2_162_out_ap_vld  |  out|    1|      ap_vld|             cv_V_2_162_out|       pointer|
|cv_V_1_159_out         |  out|   85|      ap_vld|             cv_V_1_159_out|       pointer|
|cv_V_1_159_out_ap_vld  |  out|    1|      ap_vld|             cv_V_1_159_out|       pointer|
|cv_V_0_156_out         |  out|   85|      ap_vld|             cv_V_0_156_out|       pointer|
|cv_V_0_156_out_ap_vld  |  out|    1|      ap_vld|             cv_V_0_156_out|       pointer|
+-----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.96>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index2702_t = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index2702_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cv_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'cv_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cv_V_1_1 = alloca i32 1"   --->   Operation 7 'alloca' 'cv_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cv_V_1_2 = alloca i32 1"   --->   Operation 8 'alloca' 'cv_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cv_V_0_055110_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cv_V_0_055110"   --->   Operation 9 'read' 'cv_V_0_055110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cv_V_1_058109_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cv_V_1_058109"   --->   Operation 10 'read' 'cv_V_1_058109_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cv_V_2_061108_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cv_V_2_061108"   --->   Operation 11 'read' 'cv_V_2_061108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cv_V_2_061108_read, i85 %cv_V_1_2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cv_V_1_058109_read, i85 %cv_V_1_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cv_V_0_055110_read, i85 %cv_V_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index2702_t"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2701"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loop_index2702_t_load = load i2 %loop_index2702_t"   --->   Operation 17 'load' 'loop_index2702_t_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.95ns)   --->   "%exitcond514915 = icmp_eq  i2 %loop_index2702_t_load, i2 3"   --->   Operation 19 'icmp' 'exitcond514915' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.56ns)   --->   "%empty = add i2 %loop_index2702_t_load, i2 1"   --->   Operation 21 'add' 'empty' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond514915, void %load-store-loop2701.split, void %for.body.i1862.preheader.exitStub"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%loop_index2702_cast = zext i2 %loop_index2702_t_load"   --->   Operation 23 'zext' 'loop_index2702_cast' <Predicate = (!exitcond514915)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.65ns)   --->   "%add_ptr41_i18592926_sum = add i3 %loop_index2702_cast, i3 3"   --->   Operation 24 'add' 'add_ptr41_i18592926_sum' <Predicate = (!exitcond514915)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_ptr41_i18592926_sum_cast = zext i3 %add_ptr41_i18592926_sum"   --->   Operation 25 'zext' 'add_ptr41_i18592926_sum_cast' <Predicate = (!exitcond514915)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr i85 %c_V, i64 0, i64 %add_ptr41_i18592926_sum_cast"   --->   Operation 26 'getelementptr' 'c_V_addr' <Predicate = (!exitcond514915)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.31ns)   --->   "%cv_V_1_4 = load i3 %c_V_addr"   --->   Operation 27 'load' 'cv_V_1_4' <Predicate = (!exitcond514915)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_1 : Operation 28 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index2702_t_load, void %branch20, i2 0, void %load-store-loop2701.split.load-store-loop2701.split268_crit_edge, i2 1, void %load-store-loop2701.split.load-store-loop2701.split268_crit_edge6"   --->   Operation 28 'switch' 'switch_ln0' <Predicate = (!exitcond514915)> <Delay = 0.95>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty, i2 %loop_index2702_t"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond514915)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2701"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond514915)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%cv_V_1_load = load i85 %cv_V_1"   --->   Operation 38 'load' 'cv_V_1_load' <Predicate = (exitcond514915)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cv_V_1_1_load = load i85 %cv_V_1_1"   --->   Operation 39 'load' 'cv_V_1_1_load' <Predicate = (exitcond514915)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cv_V_1_2_load = load i85 %cv_V_1_2"   --->   Operation 40 'load' 'cv_V_1_2_load' <Predicate = (exitcond514915)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cv_V_2_162_out, i85 %cv_V_1_2_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (exitcond514915)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cv_V_1_159_out, i85 %cv_V_1_1_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (exitcond514915)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cv_V_0_156_out, i85 %cv_V_1_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (exitcond514915)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (exitcond514915)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.89>
ST_2 : Operation 31 [1/2] (2.31ns)   --->   "%cv_V_1_4 = load i3 %c_V_addr"   --->   Operation 31 'load' 'cv_V_1_4' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cv_V_1_4, i85 %cv_V_1_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = (loop_index2702_t_load == 1)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2701.split268"   --->   Operation 33 'br' 'br_ln0' <Predicate = (loop_index2702_t_load == 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cv_V_1_4, i85 %cv_V_1"   --->   Operation 34 'store' 'store_ln0' <Predicate = (loop_index2702_t_load == 0)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2701.split268"   --->   Operation 35 'br' 'br_ln0' <Predicate = (loop_index2702_t_load == 0)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cv_V_1_4, i85 %cv_V_1_2"   --->   Operation 36 'store' 'store_ln0' <Predicate = (loop_index2702_t_load != 0 & loop_index2702_t_load != 1)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2701.split268"   --->   Operation 37 'br' 'br_ln0' <Predicate = (loop_index2702_t_load != 0 & loop_index2702_t_load != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cv_V_2_061108]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cv_V_1_058109]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cv_V_0_055110]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cv_V_2_162_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cv_V_1_159_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cv_V_0_156_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index2702_t             (alloca           ) [ 010]
cv_V_1                       (alloca           ) [ 011]
cv_V_1_1                     (alloca           ) [ 011]
cv_V_1_2                     (alloca           ) [ 011]
cv_V_0_055110_read           (read             ) [ 000]
cv_V_1_058109_read           (read             ) [ 000]
cv_V_2_061108_read           (read             ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
br_ln0                       (br               ) [ 000]
loop_index2702_t_load        (load             ) [ 011]
specpipeline_ln0             (specpipeline     ) [ 000]
exitcond514915               (icmp             ) [ 010]
speclooptripcount_ln0        (speclooptripcount) [ 000]
empty                        (add              ) [ 000]
br_ln0                       (br               ) [ 000]
loop_index2702_cast          (zext             ) [ 000]
add_ptr41_i18592926_sum      (add              ) [ 000]
add_ptr41_i18592926_sum_cast (zext             ) [ 000]
c_V_addr                     (getelementptr    ) [ 011]
switch_ln0                   (switch           ) [ 000]
store_ln0                    (store            ) [ 000]
br_ln0                       (br               ) [ 000]
cv_V_1_4                     (load             ) [ 000]
store_ln0                    (store            ) [ 000]
br_ln0                       (br               ) [ 000]
store_ln0                    (store            ) [ 000]
br_ln0                       (br               ) [ 000]
store_ln0                    (store            ) [ 000]
br_ln0                       (br               ) [ 000]
cv_V_1_load                  (load             ) [ 000]
cv_V_1_1_load                (load             ) [ 000]
cv_V_1_2_load                (load             ) [ 000]
write_ln0                    (write            ) [ 000]
write_ln0                    (write            ) [ 000]
write_ln0                    (write            ) [ 000]
ret_ln0                      (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cv_V_2_061108">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cv_V_2_061108"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cv_V_1_058109">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cv_V_1_058109"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cv_V_0_055110">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cv_V_0_055110"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cv_V_2_162_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cv_V_2_162_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cv_V_1_159_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cv_V_1_159_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cv_V_0_156_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cv_V_0_156_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i85"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="loop_index2702_t_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index2702_t/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="cv_V_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cv_V_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="cv_V_1_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cv_V_1_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="cv_V_1_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cv_V_1_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="cv_V_0_055110_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="85" slack="0"/>
<pin id="60" dir="0" index="1" bw="85" slack="0"/>
<pin id="61" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cv_V_0_055110_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="cv_V_1_058109_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="85" slack="0"/>
<pin id="66" dir="0" index="1" bw="85" slack="0"/>
<pin id="67" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cv_V_1_058109_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="cv_V_2_061108_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="85" slack="0"/>
<pin id="72" dir="0" index="1" bw="85" slack="0"/>
<pin id="73" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cv_V_2_061108_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="85" slack="0"/>
<pin id="79" dir="0" index="2" bw="85" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln0_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="85" slack="0"/>
<pin id="86" dir="0" index="2" bw="85" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="85" slack="0"/>
<pin id="93" dir="0" index="2" bw="85" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="c_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="85" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_V_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="85" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cv_V_1_4/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="85" slack="0"/>
<pin id="112" dir="0" index="1" bw="85" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="85" slack="0"/>
<pin id="117" dir="0" index="1" bw="85" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="85" slack="0"/>
<pin id="122" dir="0" index="1" bw="85" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="loop_index2702_t_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index2702_t_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="exitcond514915_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond514915/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="empty_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="loop_index2702_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index2702_cast/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ptr41_i18592926_sum_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ptr41_i18592926_sum/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ptr41_i18592926_sum_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ptr41_i18592926_sum_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="85" slack="0"/>
<pin id="167" dir="0" index="1" bw="85" slack="1"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="85" slack="0"/>
<pin id="172" dir="0" index="1" bw="85" slack="1"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="85" slack="0"/>
<pin id="177" dir="0" index="1" bw="85" slack="1"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="cv_V_1_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="85" slack="0"/>
<pin id="182" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cv_V_1_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="cv_V_1_1_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="85" slack="0"/>
<pin id="186" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cv_V_1_1_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="cv_V_1_2_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="85" slack="0"/>
<pin id="190" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cv_V_1_2_load/1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="loop_index2702_t_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loop_index2702_t "/>
</bind>
</comp>

<comp id="199" class="1005" name="cv_V_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="85" slack="0"/>
<pin id="201" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="cv_V_1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="cv_V_1_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="85" slack="0"/>
<pin id="208" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="cv_V_1_1 "/>
</bind>
</comp>

<comp id="213" class="1005" name="cv_V_1_2_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="85" slack="0"/>
<pin id="215" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="cv_V_1_2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="loop_index2702_t_load_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="1"/>
<pin id="222" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="loop_index2702_t_load "/>
</bind>
</comp>

<comp id="227" class="1005" name="c_V_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="1"/>
<pin id="229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="70" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="64" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="58" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="130" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="164"><net_src comp="139" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="104" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="104" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="104" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="187"><net_src comp="184" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="195"><net_src comp="42" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="202"><net_src comp="46" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="209"><net_src comp="50" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="216"><net_src comp="54" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="223"><net_src comp="130" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="97" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cv_V_2_162_out | {1 }
	Port: cv_V_1_159_out | {1 }
	Port: cv_V_0_156_out | {1 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_7 : cv_V_2_061108 | {1 }
	Port: runge_kutta_45_Pipeline_7 : cv_V_1_058109 | {1 }
	Port: runge_kutta_45_Pipeline_7 : cv_V_0_055110 | {1 }
	Port: runge_kutta_45_Pipeline_7 : c_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index2702_t_load : 1
		exitcond514915 : 2
		empty : 2
		br_ln0 : 3
		loop_index2702_cast : 2
		add_ptr41_i18592926_sum : 3
		add_ptr41_i18592926_sum_cast : 4
		c_V_addr : 5
		cv_V_1_4 : 6
		switch_ln0 : 2
		store_ln0 : 3
		cv_V_1_load : 1
		cv_V_1_1_load : 1
		cv_V_1_2_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    add   |             empty_fu_139            |    0    |    10   |
|          |    add_ptr41_i18592926_sum_fu_149   |    0    |    11   |
|----------|-------------------------------------|---------|---------|
|   icmp   |        exitcond514915_fu_133        |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|          |    cv_V_0_055110_read_read_fu_58    |    0    |    0    |
|   read   |    cv_V_1_058109_read_read_fu_64    |    0    |    0    |
|          |    cv_V_2_061108_read_read_fu_70    |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |        write_ln0_write_fu_76        |    0    |    0    |
|   write  |        write_ln0_write_fu_83        |    0    |    0    |
|          |        write_ln0_write_fu_90        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |      loop_index2702_cast_fu_145     |    0    |    0    |
|          | add_ptr41_i18592926_sum_cast_fu_155 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    29   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       c_V_addr_reg_227      |    3   |
|       cv_V_1_1_reg_206      |   85   |
|       cv_V_1_2_reg_213      |   85   |
|        cv_V_1_reg_199       |   85   |
|loop_index2702_t_load_reg_220|    2   |
|   loop_index2702_t_reg_192  |    2   |
+-----------------------------+--------+
|            Total            |   262  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    6   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   262  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   262  |   38   |
+-----------+--------+--------+--------+
