# 8BIT-RISC-CPU
â€œVerilog-based 8-bit RISC processor with ALU, control unit, register file, and instruction memory. Designed and simulated in Xilinx Vivado.â€
# 8-bit RISC Processor

## ğŸ§  Overview
This project implements an 8-bit RISC CPU using Verilog HDL.  
It includes a simple instruction set architecture (ISA) and key components like:
- Arithmetic Logic Unit (ALU)
- Register File
- Control Unit (FSM-based)
- Program Counter & Instruction Memory

## âš™ï¸ Tools Used
- Xilinx Vivado (RTL Design & Simulation)
- ModelSim (Testbench Verification)
- GitHub for Version Control

## ğŸ“‚ Project Structure
8bit-RISC-CPU/
â”‚
â”œâ”€â”€ src/                     
â”‚   â”œâ”€â”€ ALU.v
â”‚   â”œâ”€â”€ ControlUnit.v
â”‚   â”œâ”€â”€ RegisterFile.v
â”‚   â”œâ”€â”€ InstructionMemory.v
â”‚   â”œâ”€â”€ RISC_CPU.v
â”‚
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ tb_RISC_CPU.v
â”‚
â”œâ”€â”€ docs/                    
â”‚   â”œâ”€â”€ block_diagram.png
â”‚   â”œâ”€â”€ schematic.png
â”‚   â”œâ”€â”€ waveform.png
â”‚   â””â”€â”€ project_report.pdf    
â”‚
â”œâ”€â”€ simulation/             
â”‚   â””â”€â”€ output_waveform.vcd
â”‚
â”œâ”€â”€ vivado_project/         
â”‚   â”œâ”€â”€ 8bit_RISC_CPU.xpr
â”‚   â””â”€â”€ other Vivado files (.runs, .srcs, etc.)
â”‚
â”œâ”€â”€ README.md                
â”œâ”€â”€ LICENSE                   
â””â”€â”€ .gitignore                
