[{"name": "\u674e\u5b97\u6f14", "email": "tylee@ntut.edu.tw", "latestUpdate": "2015-12-17 14:47:52", "objective": "(1)\u7c21\u4ecb\r\n(2)FPGA\u7cfb\u7d71\r\n(3)FPGA\u7d50\u69cb\r\n(4)\u7d44\u5408\u908f\u8f2f\u8a2d\u8a08\r\n(5)\u9806\u5e8f\u6a5f\u8a2d\u8a08\r\n(6)FPGA\u96db\u5f62\u7cfb\u7d71\u8a2d\u8a08\r\n(7)FPGA\u96db\u5f62\u7cfb\u7d71\u9a57\u8b49\r\n(8)\u5927\u578b\u7cfb\u7d71\u8a2d\u8a08", "schedule": "\u7b2c\u4e00\u9031--Chapter 1. Introduction\r\n\u7b2c\u4e8c\u9031--Chapter 2. Digital Logic Design Using Hardware Description Languages;\r\nLab 1 - Digital Circuits Design By Xilinx ISE\r\n\u7b2c\u4e09\u9031--Chapter 2. Digital Logic Design Using Hardware Dscription Languages;\r\nLab 2 - Module-Based Digital Circuit Design and Verification\r\n\u7b2c\u56db\u9031--Chapter 3. Introduction to Verilog and Test Benches\r\n\u7b2c\u4e94\u9031--Chapter 4. High-Level Verilog Coding for Synthesis\r\nLab 3 - Tutorial using HDL Based Design\r\n\u7b2c\u516d\u9031--Chapter 4. High-Level Verilog Coding for Synthesis\r\n\u7b2c\u4e03\u9031--Chapter 5. State Machine Design\r\n\u7b2c\u516b\u9031--Chapter 5. State Machine Design\r\nLab 4 - Design a 4-bit up-down Counter\r\n\u7b2c\u4e5d\u9031--\u671f\u4e2d\u8003\r\n\u7b2c\u5341\u9031--Chapter 6. FPGA and Other Programmable Logic Devices\r\n\u7b2c\u5341\u4e00\u9031--Chapter 6. FPGA and Other Programmable Logic Devices\r\nLab 5 - Design and Implementation\r\n\u7b2c\u5341\u4e8c\u9031--Chapter 7. Design of a USB Protocol Analyzer\r\n\u7b2c\u5341\u4e09\u9031--Chapter 7. Design of a USB Protocol Analyzer\r\n\u7b2c\u5341\u56db\u9031--Chapter 8. Design of Fast Arithmetic Units\r\n\u7b2c\u5341\u4e94\u9031--Chapter 8. Design of Fast Arithmetic Units\r\n\u7b2c\u5341\u516d\u9031--Chapter 9. Design of a Pipelined RISC Microprocessor (Option): Term Project(\u4e00)\r\n\u7b2c\u5341\u4e03\u9031--Chapter 9. Design of a Pipelined RISC Microprocessor (Option): Term Project(\u4e8c)\r\n\u7b2c\u5341\u516b\u9031--\u671f\u672b\u8003", "scorePolicy": "1.\u5e73\u6642\u6210\u7e3e(\u542b\u5e73\u5e38\u8003\u3001\u5be6\u9a57\u3001\u4f5c\u696d\u3001\u51fa\u5e2d) 40%\r\n2.\u671f\u4e2d\u800330%\r\n3.\u671f\u672b\u800330%", "materials": "Text Book:\r\nAdvanced Digital Logic Design Using Verilog, State Machines, and Synthesis for FPGAs\r\nReference book or papers\r\n1. Rapid System Prototyping with FPGAs by R.C.Cofer and Ben Harding, Newnes, 2006.\r\n2. Wayne Wolf, FPGA-Based System Design, Prentice Hall, 2004.\r\nhppt://www.xilinx.com/support/support.htm", "foreignLanguageTextbooks": false}]