{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396022647721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396022647721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 28 17:04:07 2014 " "Processing started: Fri Mar 28 17:04:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396022647721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396022647721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FIR_filters -c FIR_filters " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FIR_filters -c FIR_filters" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396022647721 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIR_filters_7_1200mv_85c_slow.vho E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/ simulation " "Generated file FIR_filters_7_1200mv_85c_slow.vho in folder \"E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396022648845 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIR_filters_7_1200mv_0c_slow.vho E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/ simulation " "Generated file FIR_filters_7_1200mv_0c_slow.vho in folder \"E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396022649277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIR_filters_min_1200mv_0c_fast.vho E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/ simulation " "Generated file FIR_filters_min_1200mv_0c_fast.vho in folder \"E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396022649714 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIR_filters.vho E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/ simulation " "Generated file FIR_filters.vho in folder \"E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396022650146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIR_filters_7_1200mv_85c_vhd_slow.sdo E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/ simulation " "Generated file FIR_filters_7_1200mv_85c_vhd_slow.sdo in folder \"E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396022650370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIR_filters_7_1200mv_0c_vhd_slow.sdo E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/ simulation " "Generated file FIR_filters_7_1200mv_0c_vhd_slow.sdo in folder \"E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396022650594 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIR_filters_min_1200mv_0c_vhd_fast.sdo E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/ simulation " "Generated file FIR_filters_min_1200mv_0c_vhd_fast.sdo in folder \"E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396022650817 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIR_filters_vhd.sdo E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/ simulation " "Generated file FIR_filters_vhd.sdo in folder \"E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1396022651045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "309 " "Peak virtual memory: 309 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396022651111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 28 17:04:11 2014 " "Processing ended: Fri Mar 28 17:04:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396022651111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396022651111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396022651111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396022651111 ""}
