# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/f258/ID_selector.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_ID_selector_0_0/sim/design_1_ID_selector_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/6bb4/new/ram_reader.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_ram_reader_0_0/sim/design_1_ram_reader_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../memorice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
