
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000014  00800100  00001e50  00001ee4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001e50  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000082  00800114  00800114  00001ef8  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00001ef8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  000025c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000260  00000000  00000000  00002650  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003ba9  00000000  00000000  000028b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000012db  00000000  00000000  00006459  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000187d  00000000  00000000  00007734  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008f8  00000000  00000000  00008fb4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c10  00000000  00000000  000098ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000017f2  00000000  00000000  0000a4bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      18:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      1c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      20:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      24:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 45 0d 	jmp	0x1a8a	; 0x1a8a <__vector_12>
      34:	0c 94 76 0d 	jmp	0x1aec	; 0x1aec <__vector_13>
      38:	0c 94 a7 0d 	jmp	0x1b4e	; 0x1b4e <__vector_14>
      3c:	0c 94 6b 0e 	jmp	0x1cd6	; 0x1cd6 <__vector_15>
      40:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      44:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      48:	0c 94 04 01 	jmp	0x208	; 0x208 <__vector_18>
      4c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      5c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      60:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      64:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__vector_25>
      68:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      6c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      70:	0c 94 d8 0d 	jmp	0x1bb0	; 0x1bb0 <__vector_28>
      74:	0c 94 09 0e 	jmp	0x1c12	; 0x1c12 <__vector_29>
      78:	0c 94 3a 0e 	jmp	0x1c74	; 0x1c74 <__vector_30>
      7c:	0c 94 75 0e 	jmp	0x1cea	; 0x1cea <__vector_31>
      80:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      84:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      88:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      8c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      90:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e0 e5       	ldi	r30, 0x50	; 80
      a8:	fe e1       	ldi	r31, 0x1E	; 30
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a4 31       	cpi	r26, 0x14	; 20
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>
      ba:	1b be       	out	0x3b, r1	; 59

000000bc <__do_clear_bss>:
      bc:	11 e0       	ldi	r17, 0x01	; 1
      be:	a4 e1       	ldi	r26, 0x14	; 20
      c0:	b1 e0       	ldi	r27, 0x01	; 1
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	a6 39       	cpi	r26, 0x96	; 150
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
      d0:	0c 94 26 0f 	jmp	0x1e4c	; 0x1e4c <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <main>:
#include "includes/MyCommon.h"
#include "includes/GlobalIncludes.h"

int main(void){
	
	main_init();
      d8:	0e 94 12 0d 	call	0x1a24	; 0x1a24 <main_init>
	
	while(1){
		
		led_state_set(0xFFFF);
      dc:	8f ef       	ldi	r24, 0xFF	; 255
      de:	9f ef       	ldi	r25, 0xFF	; 255
      e0:	0e 94 3f 0c 	call	0x187e	; 0x187e <led_state_set>
		led_state_set(0x0000);
      e4:	80 e0       	ldi	r24, 0x00	; 0
      e6:	90 e0       	ldi	r25, 0x00	; 0
      e8:	0e 94 3f 0c 	call	0x187e	; 0x187e <led_state_set>
		
	wdt_reset();
      ec:	a8 95       	wdr
		EventHandleEvent();
      ee:	0e 94 07 0c 	call	0x180e	; 0x180e <EventHandleEvent>
      f2:	f4 cf       	rjmp	.-24     	; 0xdc <main+0x4>

000000f4 <__vector_25>:
*/
//***********************************************************************************
#include "..\includes\GlobalIncludes.h"
#include "..\includes\adc.h"

ISR(ADC_vect){
      f4:	1f 92       	push	r1
      f6:	0f 92       	push	r0
      f8:	0f b6       	in	r0, 0x3f	; 63
      fa:	0f 92       	push	r0
      fc:	0b b6       	in	r0, 0x3b	; 59
      fe:	0f 92       	push	r0
     100:	11 24       	eor	r1, r1
     102:	2f 93       	push	r18
     104:	3f 93       	push	r19
     106:	4f 93       	push	r20
     108:	5f 93       	push	r21
     10a:	6f 93       	push	r22
     10c:	7f 93       	push	r23
     10e:	8f 93       	push	r24
     110:	9f 93       	push	r25
     112:	af 93       	push	r26
     114:	bf 93       	push	r27
     116:	ef 93       	push	r30
     118:	ff 93       	push	r31
	EventAddEvent(EVENT_ADCDONE);
     11a:	87 e0       	ldi	r24, 0x07	; 7
     11c:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <EventAddEvent>
	return;
}
     120:	ff 91       	pop	r31
     122:	ef 91       	pop	r30
     124:	bf 91       	pop	r27
     126:	af 91       	pop	r26
     128:	9f 91       	pop	r25
     12a:	8f 91       	pop	r24
     12c:	7f 91       	pop	r23
     12e:	6f 91       	pop	r22
     130:	5f 91       	pop	r21
     132:	4f 91       	pop	r20
     134:	3f 91       	pop	r19
     136:	2f 91       	pop	r18
     138:	0f 90       	pop	r0
     13a:	0b be       	out	0x3b, r0	; 59
     13c:	0f 90       	pop	r0
     13e:	0f be       	out	0x3f, r0	; 63
     140:	0f 90       	pop	r0
     142:	1f 90       	pop	r1
     144:	18 95       	reti

00000146 <ADInit>:

void ADInit(U8 prescaler, Bool digitalInputDisable){
	ADCSRA = (1<<ADEN) | prescaler;
     146:	80 68       	ori	r24, 0x80	; 128
     148:	80 93 7a 00 	sts	0x007A, r24
	ADMUX &= ~((1<<REFS0) | (1<<REFS1) | (1<<ADLAR));
     14c:	ec e7       	ldi	r30, 0x7C	; 124
     14e:	f0 e0       	ldi	r31, 0x00	; 0
     150:	80 81       	ld	r24, Z
     152:	8f 71       	andi	r24, 0x1F	; 31
     154:	80 83       	st	Z, r24
	//ADMUX |= (1<<REFS0);
	if(digitalInputDisable==TRUE){
     156:	61 30       	cpi	r22, 0x01	; 1
     158:	19 f4       	brne	.+6      	; 0x160 <ADInit+0x1a>
		DIDR0=0x3F; //Digital input disable
     15a:	8f e3       	ldi	r24, 0x3F	; 63
     15c:	80 93 7e 00 	sts	0x007E, r24
	}
	ADCSRA |= (1<<ADSC); //Start DataSheet:21.5.2
     160:	ea e7       	ldi	r30, 0x7A	; 122
     162:	f0 e0       	ldi	r31, 0x00	; 0
     164:	80 81       	ld	r24, Z
     166:	80 64       	ori	r24, 0x40	; 64
     168:	80 83       	st	Z, r24
	while (ADCSRA & (1<<ADSC)); //Warten
     16a:	80 81       	ld	r24, Z
     16c:	86 fd       	sbrc	r24, 6
     16e:	fd cf       	rjmp	.-6      	; 0x16a <ADInit+0x24>
	ADCSRA |= (1<<ADIE);
     170:	ea e7       	ldi	r30, 0x7A	; 122
     172:	f0 e0       	ldi	r31, 0x00	; 0
     174:	80 81       	ld	r24, Z
     176:	88 60       	ori	r24, 0x08	; 8
     178:	80 83       	st	Z, r24
}
     17a:	08 95       	ret

0000017c <ADStart>:

void ADStart(U8 channel){
	if(channel!=(ADMUX&0x07)){
     17c:	20 91 7c 00 	lds	r18, 0x007C
     180:	48 2f       	mov	r20, r24
     182:	50 e0       	ldi	r21, 0x00	; 0
     184:	30 e0       	ldi	r19, 0x00	; 0
     186:	27 70       	andi	r18, 0x07	; 7
     188:	30 70       	andi	r19, 0x00	; 0
     18a:	42 17       	cp	r20, r18
     18c:	53 07       	cpc	r21, r19
     18e:	49 f0       	breq	.+18     	; 0x1a2 <ADStart+0x26>
		ADMUX |= channel;
     190:	ec e7       	ldi	r30, 0x7C	; 124
     192:	f0 e0       	ldi	r31, 0x00	; 0
     194:	90 81       	ld	r25, Z
     196:	98 2b       	or	r25, r24
     198:	90 83       	st	Z, r25
		ADMUX &= ((~0x07)|channel);
     19a:	90 81       	ld	r25, Z
     19c:	88 6f       	ori	r24, 0xF8	; 248
     19e:	89 23       	and	r24, r25
     1a0:	80 83       	st	Z, r24
	}
	ADCSRA |= (1<<ADSC); //Start
     1a2:	ea e7       	ldi	r30, 0x7A	; 122
     1a4:	f0 e0       	ldi	r31, 0x00	; 0
     1a6:	80 81       	ld	r24, Z
     1a8:	80 64       	ori	r24, 0x40	; 64
     1aa:	80 83       	st	Z, r24
}
     1ac:	08 95       	ret

000001ae <ADGetVal>:

U16 ADGetVal(void){
	return ADC;
     1ae:	80 91 78 00 	lds	r24, 0x0078
     1b2:	90 91 79 00 	lds	r25, 0x0079
	// bei 5V: 1023*4*11/9 = 5001 => 5001mV
}
     1b6:	08 95       	ret

000001b8 <button_init>:
#include "../includes/Button.h"


void button_init( void )
{
	button_pressed=0x00;
     1b8:	10 92 3a 01 	sts	0x013A, r1
     1bc:	10 92 39 01 	sts	0x0139, r1
	/* ToDo: All pins on tri-state High impedance */
}
     1c0:	08 95       	ret

000001c2 <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	BUZZER_DD|=(0x01)<<BUZZER_PIN;
     1c2:	08 9a       	sbi	0x01, 0	; 1
}
     1c4:	08 95       	ret

000001c6 <buzzer_on>:

void buzzer_on( void )
{
	BUZZER_PORT|=(0x01)<<BUZZER_PIN;
     1c6:	10 9a       	sbi	0x02, 0	; 2
}
     1c8:	08 95       	ret

000001ca <buzzer_off>:

void buzzer_off( void )
{
	BUZZER_PORT&=~(0x01)<<BUZZER_PIN;
     1ca:	10 98       	cbi	0x02, 0	; 2
}
     1cc:	08 95       	ret

000001ce <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     1ce:	cf 93       	push	r28
     1d0:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     1d2:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     1d6:	8c 2f       	mov	r24, r28
     1d8:	90 e0       	ldi	r25, 0x00	; 0
     1da:	44 e6       	ldi	r20, 0x64	; 100
     1dc:	50 e0       	ldi	r21, 0x00	; 0
     1de:	84 9f       	mul	r24, r20
     1e0:	90 01       	movw	r18, r0
     1e2:	85 9f       	mul	r24, r21
     1e4:	30 0d       	add	r19, r0
     1e6:	94 9f       	mul	r25, r20
     1e8:	30 0d       	add	r19, r0
     1ea:	11 24       	eor	r1, r1
     1ec:	12 16       	cp	r1, r18
     1ee:	13 06       	cpc	r1, r19
     1f0:	34 f4       	brge	.+12     	; 0x1fe <buzzer_buzz+0x30>
     1f2:	80 e0       	ldi	r24, 0x00	; 0
     1f4:	90 e0       	ldi	r25, 0x00	; 0
     1f6:	01 96       	adiw	r24, 0x01	; 1
     1f8:	82 17       	cp	r24, r18
     1fa:	93 07       	cpc	r25, r19
     1fc:	e1 f7       	brne	.-8      	; 0x1f6 <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     1fe:	0e 94 e5 00 	call	0x1ca	; 0x1ca <buzzer_off>
}
     202:	cf 91       	pop	r28
     204:	08 95       	ret

00000206 <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     206:	08 95       	ret

00000208 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     208:	1f 92       	push	r1
     20a:	0f 92       	push	r0
     20c:	0f b6       	in	r0, 0x3f	; 63
     20e:	0f 92       	push	r0
     210:	0b b6       	in	r0, 0x3b	; 59
     212:	0f 92       	push	r0
     214:	11 24       	eor	r1, r1
     216:	2f 93       	push	r18
     218:	3f 93       	push	r19
     21a:	4f 93       	push	r20
     21c:	5f 93       	push	r21
     21e:	6f 93       	push	r22
     220:	7f 93       	push	r23
     222:	8f 93       	push	r24
     224:	9f 93       	push	r25
     226:	af 93       	push	r26
     228:	bf 93       	push	r27
     22a:	cf 93       	push	r28
     22c:	ef 93       	push	r30
     22e:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     230:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     234:	c0 ff       	sbrs	r28, 0
     236:	08 c0       	rjmp	.+16     	; 0x248 <__vector_18+0x40>
		EventAddEvent(EVENT_CANERROR);
     238:	88 e0       	ldi	r24, 0x08	; 8
     23a:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     23e:	ee ee       	ldi	r30, 0xEE	; 238
     240:	f0 e0       	ldi	r31, 0x00	; 0
     242:	80 81       	ld	r24, Z
     244:	8e 7f       	andi	r24, 0xFE	; 254
     246:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     248:	c6 ff       	sbrs	r28, 6
     24a:	08 c0       	rjmp	.+16     	; 0x25c <__vector_18+0x54>
		EventAddEvent(EVENT_CANTX);
     24c:	89 e0       	ldi	r24, 0x09	; 9
     24e:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     252:	ee ee       	ldi	r30, 0xEE	; 238
     254:	f0 e0       	ldi	r31, 0x00	; 0
     256:	80 81       	ld	r24, Z
     258:	8f 7b       	andi	r24, 0xBF	; 191
     25a:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     25c:	c5 ff       	sbrs	r28, 5
     25e:	08 c0       	rjmp	.+16     	; 0x270 <__vector_18+0x68>
		EventAddEvent(EVENT_CANRX);
     260:	8a e0       	ldi	r24, 0x0A	; 10
     262:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     266:	eb ed       	ldi	r30, 0xDB	; 219
     268:	f0 e0       	ldi	r31, 0x00	; 0
     26a:	80 81       	ld	r24, Z
     26c:	8f 77       	andi	r24, 0x7F	; 127
     26e:	80 83       	st	Z, r24
	}
	return;
}
     270:	ff 91       	pop	r31
     272:	ef 91       	pop	r30
     274:	cf 91       	pop	r28
     276:	bf 91       	pop	r27
     278:	af 91       	pop	r26
     27a:	9f 91       	pop	r25
     27c:	8f 91       	pop	r24
     27e:	7f 91       	pop	r23
     280:	6f 91       	pop	r22
     282:	5f 91       	pop	r21
     284:	4f 91       	pop	r20
     286:	3f 91       	pop	r19
     288:	2f 91       	pop	r18
     28a:	0f 90       	pop	r0
     28c:	0b be       	out	0x3b, r0	; 59
     28e:	0f 90       	pop	r0
     290:	0f be       	out	0x3f, r0	; 63
     292:	0f 90       	pop	r0
     294:	1f 90       	pop	r1
     296:	18 95       	reti

00000298 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     298:	85 e0       	ldi	r24, 0x05	; 5
     29a:	0e 94 23 05 	call	0xa46	; 0xa46 <can_init>
	CANSTMOB=0;
     29e:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     2a2:	eb ed       	ldi	r30, 0xDB	; 219
     2a4:	f0 e0       	ldi	r31, 0x00	; 0
     2a6:	80 81       	ld	r24, Z
     2a8:	88 6b       	ori	r24, 0xB8	; 184
     2aa:	80 83       	st	Z, r24
	CANIE1=0x7F;
     2ac:	8f e7       	ldi	r24, 0x7F	; 127
     2ae:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     2b2:	8f ef       	ldi	r24, 0xFF	; 255
     2b4:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     2b8:	10 92 46 01 	sts	0x0146, r1
	can_queue_tail=0;
     2bc:	10 92 48 01 	sts	0x0148, r1
	can_Status=CAN_Ready;
     2c0:	10 92 47 01 	sts	0x0147, r1
	can_rx=0;
     2c4:	08 95       	ret

000002c6 <CANGetStruct>:
}

     2c6:	fc 01       	movw	r30, r24
void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 lenght){
     2c8:	70 87       	std	Z+8, r23	; 0x08
     2ca:	67 83       	std	Z+7, r22	; 0x07
	st->pt_data=datapt;
     2cc:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.ide=0;
     2ce:	16 86       	std	Z+14, r1	; 0x0e
	st->ctrl.rtr=0;
     2d0:	53 83       	std	Z+3, r21	; 0x03
     2d2:	42 83       	std	Z+2, r20	; 0x02
	st->id.std=ID;
     2d4:	26 83       	std	Z+6, r18	; 0x06
	st->dlc=lenght;
     2d6:	8f ef       	ldi	r24, 0xFF	; 255
     2d8:	97 e0       	ldi	r25, 0x07	; 7
     2da:	a0 e0       	ldi	r26, 0x00	; 0
     2dc:	b0 e0       	ldi	r27, 0x00	; 0
     2de:	82 87       	std	Z+10, r24	; 0x0a
     2e0:	93 87       	std	Z+11, r25	; 0x0b
     2e2:	a4 87       	std	Z+12, r26	; 0x0c
     2e4:	b5 87       	std	Z+13, r27	; 0x0d
	st->id_mask=0x07FF;
     2e6:	08 95       	ret

000002e8 <CANStartRx>:
}

void CANStartRx(st_cmd_t* Rx){
     2e8:	90 93 4a 01 	sts	0x014A, r25
     2ec:	80 93 49 01 	sts	0x0149, r24
	can_rx=Rx;
     2f0:	25 e0       	ldi	r18, 0x05	; 5
     2f2:	fc 01       	movw	r30, r24
     2f4:	21 83       	std	Z+1, r18	; 0x01
	can_rx->cmd=CMD_RX_DATA;
     2f6:	80 91 49 01 	lds	r24, 0x0149
     2fa:	90 91 4a 01 	lds	r25, 0x014A
     2fe:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
	can_cmd(can_rx);
     302:	08 95       	ret

00000304 <CANGetData>:
}

void CANGetData(st_cmd_t* Rx){
     304:	0e 94 12 0b 	call	0x1624	; 0x1624 <can_get_status>
	can_get_status(Rx);
     308:	eb ed       	ldi	r30, 0xDB	; 219
     30a:	f0 e0       	ldi	r31, 0x00	; 0
     30c:	80 81       	ld	r24, Z
     30e:	80 68       	ori	r24, 0x80	; 128
     310:	80 83       	st	Z, r24
	CANGIE|=(1<<ENIT);
     312:	08 95       	ret

00000314 <CANSendData>:
}

void CANSendData(void){
     314:	90 91 46 01 	lds	r25, 0x0146
     318:	80 91 48 01 	lds	r24, 0x0148
     31c:	98 17       	cp	r25, r24
     31e:	31 f1       	breq	.+76     	; 0x36c <CANSendData+0x58>
	if(can_queue_head!=can_queue_tail){
     320:	e0 91 49 01 	lds	r30, 0x0149
     324:	f0 91 4a 01 	lds	r31, 0x014A
     328:	8c e0       	ldi	r24, 0x0C	; 12
     32a:	81 83       	std	Z+1, r24	; 0x01
		if(can_rx!=0){
     32c:	80 91 49 01 	lds	r24, 0x0149
     330:	90 91 4a 01 	lds	r25, 0x014A
     334:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
			can_rx->cmd=CMD_ABORT;
     338:	e0 91 48 01 	lds	r30, 0x0148
     33c:	f0 e0       	ldi	r31, 0x00	; 0
     33e:	ee 0f       	add	r30, r30
     340:	ff 1f       	adc	r31, r31
     342:	e4 5c       	subi	r30, 0xC4	; 196
     344:	fe 4f       	sbci	r31, 0xFE	; 254
     346:	a0 81       	ld	r26, Z
     348:	b1 81       	ldd	r27, Z+1	; 0x01
     34a:	82 e0       	ldi	r24, 0x02	; 2
     34c:	11 96       	adiw	r26, 0x01	; 1
     34e:	8c 93       	st	X, r24
			can_cmd(can_rx);
     350:	80 81       	ld	r24, Z
     352:	91 81       	ldd	r25, Z+1	; 0x01
     354:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
     358:	88 23       	and	r24, r24
     35a:	21 f0       	breq	.+8      	; 0x364 <CANSendData+0x50>
		}
     35c:	81 e0       	ldi	r24, 0x01	; 1
     35e:	0e 94 c8 0b 	call	0x1790	; 0x1790 <AddError>
     362:	08 95       	ret
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     364:	81 e0       	ldi	r24, 0x01	; 1
     366:	80 93 47 01 	sts	0x0147, r24
     36a:	08 95       	ret
			AddError(ERROR_CAN_ACCEPTED);
		}else{
			can_Status=CAN_Send;
     36c:	e0 91 49 01 	lds	r30, 0x0149
     370:	f0 91 4a 01 	lds	r31, 0x014A
     374:	85 e0       	ldi	r24, 0x05	; 5
     376:	81 83       	std	Z+1, r24	; 0x01
		}		
     378:	80 91 49 01 	lds	r24, 0x0149
     37c:	90 91 4a 01 	lds	r25, 0x014A
     380:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
     384:	08 95       	ret

00000386 <CANAddSendData>:
	}else if(can_rx!=0){
		can_rx->cmd=CMD_RX_DATA;
		can_cmd(can_rx);
	}
     386:	cf 93       	push	r28
     388:	df 93       	push	r29
     38a:	ec 01       	movw	r28, r24
}
     38c:	e0 91 46 01 	lds	r30, 0x0146
     390:	f0 e0       	ldi	r31, 0x00	; 0
     392:	cf 01       	movw	r24, r30
     394:	01 96       	adiw	r24, 0x01	; 1
     396:	65 e0       	ldi	r22, 0x05	; 5
     398:	70 e0       	ldi	r23, 0x00	; 0
     39a:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <__divmodhi4>
     39e:	20 91 48 01 	lds	r18, 0x0148
     3a2:	30 e0       	ldi	r19, 0x00	; 0
     3a4:	82 17       	cp	r24, r18
     3a6:	93 07       	cpc	r25, r19
     3a8:	49 f0       	breq	.+18     	; 0x3bc <CANAddSendData+0x36>

     3aa:	ee 0f       	add	r30, r30
     3ac:	ff 1f       	adc	r31, r31
     3ae:	e4 5c       	subi	r30, 0xC4	; 196
     3b0:	fe 4f       	sbci	r31, 0xFE	; 254
     3b2:	d1 83       	std	Z+1, r29	; 0x01
     3b4:	c0 83       	st	Z, r28
void CANAddSendData(st_cmd_t* Tx){
     3b6:	80 93 46 01 	sts	0x0146, r24
     3ba:	03 c0       	rjmp	.+6      	; 0x3c2 <CANAddSendData+0x3c>
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
		can_queue[can_queue_head]=Tx;
     3bc:	84 e0       	ldi	r24, 0x04	; 4
     3be:	0e 94 c8 0b 	call	0x1790	; 0x1790 <AddError>
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
	}else{
     3c2:	80 91 47 01 	lds	r24, 0x0147
     3c6:	88 23       	and	r24, r24
     3c8:	11 f4       	brne	.+4      	; 0x3ce <CANAddSendData+0x48>
		AddError(ERROR_CANQUEUE_FULL);
     3ca:	0e 94 8a 01 	call	0x314	; 0x314 <CANSendData>
	}
	if(can_Status==CAN_Ready){
     3ce:	df 91       	pop	r29
     3d0:	cf 91       	pop	r28
     3d2:	08 95       	ret

000003d4 <CANGetCurrentTx>:
		CANSendData();
	}
}
     3d4:	e0 91 48 01 	lds	r30, 0x0148
     3d8:	f0 e0       	ldi	r31, 0x00	; 0
     3da:	ee 0f       	add	r30, r30
     3dc:	ff 1f       	adc	r31, r31
     3de:	e4 5c       	subi	r30, 0xC4	; 196
     3e0:	fe 4f       	sbci	r31, 0xFE	; 254

     3e2:	80 81       	ld	r24, Z
     3e4:	91 81       	ldd	r25, Z+1	; 0x01
     3e6:	08 95       	ret

000003e8 <CANSendNext>:
st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
}
     3e8:	e0 91 48 01 	lds	r30, 0x0148
     3ec:	f0 e0       	ldi	r31, 0x00	; 0
     3ee:	ee 0f       	add	r30, r30
     3f0:	ff 1f       	adc	r31, r31
     3f2:	e4 5c       	subi	r30, 0xC4	; 196
     3f4:	fe 4f       	sbci	r31, 0xFE	; 254
     3f6:	a0 81       	ld	r26, Z
     3f8:	b1 81       	ldd	r27, Z+1	; 0x01
     3fa:	8c e0       	ldi	r24, 0x0C	; 12
     3fc:	11 96       	adiw	r26, 0x01	; 1
     3fe:	8c 93       	st	X, r24

     400:	80 81       	ld	r24, Z
     402:	91 81       	ldd	r25, Z+1	; 0x01
     404:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
void CANSendNext(void){
     408:	10 92 47 01 	sts	0x0147, r1
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     40c:	80 91 48 01 	lds	r24, 0x0148
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	01 96       	adiw	r24, 0x01	; 1
     414:	65 e0       	ldi	r22, 0x05	; 5
     416:	70 e0       	ldi	r23, 0x00	; 0
     418:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <__divmodhi4>
     41c:	80 93 48 01 	sts	0x0148, r24
	can_cmd(can_queue[can_queue_tail]);
     420:	0e 94 8a 01 	call	0x314	; 0x314 <CANSendData>
	can_Status=CAN_Ready;
     424:	08 95       	ret

00000426 <CANAbortCMD>:
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
	CANSendData();
}
     426:	80 91 47 01 	lds	r24, 0x0147
     42a:	81 30       	cpi	r24, 0x01	; 1
     42c:	f9 f4       	brne	.+62     	; 0x46c <CANAbortCMD+0x46>

     42e:	e0 91 48 01 	lds	r30, 0x0148
     432:	f0 e0       	ldi	r31, 0x00	; 0
     434:	ee 0f       	add	r30, r30
     436:	ff 1f       	adc	r31, r31
     438:	e4 5c       	subi	r30, 0xC4	; 196
     43a:	fe 4f       	sbci	r31, 0xFE	; 254
     43c:	a0 81       	ld	r26, Z
     43e:	b1 81       	ldd	r27, Z+1	; 0x01
     440:	8c e0       	ldi	r24, 0x0C	; 12
     442:	11 96       	adiw	r26, 0x01	; 1
     444:	8c 93       	st	X, r24
void CANAbortCMD(void){
     446:	80 81       	ld	r24, Z
     448:	91 81       	ldd	r25, Z+1	; 0x01
     44a:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
	if(can_Status==CAN_Send){
     44e:	82 e0       	ldi	r24, 0x02	; 2
     450:	0e 94 c8 0b 	call	0x1790	; 0x1790 <AddError>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     454:	10 92 47 01 	sts	0x0147, r1
		can_cmd(can_queue[can_queue_tail]);
     458:	80 91 48 01 	lds	r24, 0x0148
     45c:	90 e0       	ldi	r25, 0x00	; 0
     45e:	01 96       	adiw	r24, 0x01	; 1
     460:	65 e0       	ldi	r22, 0x05	; 5
     462:	70 e0       	ldi	r23, 0x00	; 0
     464:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <__divmodhi4>
     468:	80 93 48 01 	sts	0x0148, r24
     46c:	08 95       	ret

0000046e <CANRestartReceive>:
		}
		canstate = can_get_status(Tx);
	};
	if(canstate == CAN_STATUS_ERROR)
	{
	}
     46e:	cf 93       	push	r28
     470:	df 93       	push	r29
     472:	ec 01       	movw	r28, r24
}*/
     474:	8c e0       	ldi	r24, 0x0C	; 12
     476:	89 83       	std	Y+1, r24	; 0x01

     478:	ce 01       	movw	r24, r28
     47a:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     47e:	ce 01       	movw	r24, r28
     480:	0e 94 12 0b 	call	0x1624	; 0x1624 <can_get_status>
     484:	81 30       	cpi	r24, 0x01	; 1
     486:	d9 f3       	breq	.-10     	; 0x47e <CANRestartReceive+0x10>
	Rx->cmd = CMD_ABORT;
     488:	85 e0       	ldi	r24, 0x05	; 5
     48a:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     48c:	ce 01       	movw	r24, r28
     48e:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     492:	df 91       	pop	r29
     494:	cf 91       	pop	r28
     496:	08 95       	ret

00000498 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     498:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     49a:	ad ee       	ldi	r26, 0xED	; 237
     49c:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     49e:	8e ee       	ldi	r24, 0xEE	; 238
     4a0:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     4a2:	32 2f       	mov	r19, r18
     4a4:	32 95       	swap	r19
     4a6:	30 7f       	andi	r19, 0xF0	; 240
     4a8:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     4aa:	fc 01       	movw	r30, r24
     4ac:	11 92       	st	Z+, r1
     4ae:	e8 3f       	cpi	r30, 0xF8	; 248
     4b0:	f1 05       	cpc	r31, r1
     4b2:	e1 f7       	brne	.-8      	; 0x4ac <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4b4:	2f 5f       	subi	r18, 0xFF	; 255
     4b6:	2f 30       	cpi	r18, 0x0F	; 15
     4b8:	a1 f7       	brne	.-24     	; 0x4a2 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     4ba:	08 95       	ret

000004bc <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     4bc:	ed ee       	ldi	r30, 0xED	; 237
     4be:	f0 e0       	ldi	r31, 0x00	; 0
     4c0:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     4c2:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     4c4:	80 91 ef 00 	lds	r24, 0x00EF
     4c8:	80 7c       	andi	r24, 0xC0	; 192
     4ca:	69 f0       	breq	.+26     	; 0x4e6 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4cc:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     4ce:	ad ee       	ldi	r26, 0xED	; 237
     4d0:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     4d2:	ef ee       	ldi	r30, 0xEF	; 239
     4d4:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     4d6:	98 2f       	mov	r25, r24
     4d8:	92 95       	swap	r25
     4da:	90 7f       	andi	r25, 0xF0	; 240
     4dc:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     4de:	90 81       	ld	r25, Z
     4e0:	90 7c       	andi	r25, 0xC0	; 192
     4e2:	29 f4       	brne	.+10     	; 0x4ee <can_get_mob_free+0x32>
     4e4:	01 c0       	rjmp	.+2      	; 0x4e8 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4e6:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     4e8:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     4ec:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4ee:	8f 5f       	subi	r24, 0xFF	; 255
     4f0:	8f 30       	cpi	r24, 0x0F	; 15
     4f2:	89 f7       	brne	.-30     	; 0x4d6 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     4f4:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     4f8:	8f ef       	ldi	r24, 0xFF	; 255
}
     4fa:	08 95       	ret

000004fc <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     4fc:	80 91 ef 00 	lds	r24, 0x00EF
     500:	80 7c       	andi	r24, 0xC0	; 192
     502:	69 f0       	breq	.+26     	; 0x51e <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     504:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     508:	89 2f       	mov	r24, r25
     50a:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     50c:	80 32       	cpi	r24, 0x20	; 32
     50e:	41 f0       	breq	.+16     	; 0x520 <can_get_mob_status+0x24>
     510:	80 34       	cpi	r24, 0x40	; 64
     512:	31 f0       	breq	.+12     	; 0x520 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     514:	80 3a       	cpi	r24, 0xA0	; 160
     516:	21 f0       	breq	.+8      	; 0x520 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     518:	89 2f       	mov	r24, r25
     51a:	8f 71       	andi	r24, 0x1F	; 31
     51c:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     51e:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     520:	08 95       	ret

00000522 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     522:	cf 93       	push	r28
     524:	df 93       	push	r29
     526:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     528:	80 91 ef 00 	lds	r24, 0x00EF
     52c:	90 e0       	ldi	r25, 0x00	; 0
     52e:	8f 70       	andi	r24, 0x0F	; 15
     530:	90 70       	andi	r25, 0x00	; 0
     532:	18 16       	cp	r1, r24
     534:	19 06       	cpc	r1, r25
     536:	a4 f4       	brge	.+40     	; 0x560 <can_get_data+0x3e>
     538:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     53a:	ea ef       	ldi	r30, 0xFA	; 250
     53c:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     53e:	cf ee       	ldi	r28, 0xEF	; 239
     540:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     542:	80 81       	ld	r24, Z
     544:	da 01       	movw	r26, r20
     546:	a6 0f       	add	r26, r22
     548:	b1 1d       	adc	r27, r1
     54a:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     54c:	6f 5f       	subi	r22, 0xFF	; 255
     54e:	88 81       	ld	r24, Y
     550:	26 2f       	mov	r18, r22
     552:	30 e0       	ldi	r19, 0x00	; 0
     554:	90 e0       	ldi	r25, 0x00	; 0
     556:	8f 70       	andi	r24, 0x0F	; 15
     558:	90 70       	andi	r25, 0x00	; 0
     55a:	28 17       	cp	r18, r24
     55c:	39 07       	cpc	r19, r25
     55e:	8c f3       	brlt	.-30     	; 0x542 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     560:	df 91       	pop	r29
     562:	cf 91       	pop	r28
     564:	08 95       	ret

00000566 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     566:	2f 92       	push	r2
     568:	3f 92       	push	r3
     56a:	4f 92       	push	r4
     56c:	5f 92       	push	r5
     56e:	6f 92       	push	r6
     570:	7f 92       	push	r7
     572:	8f 92       	push	r8
     574:	9f 92       	push	r9
     576:	af 92       	push	r10
     578:	bf 92       	push	r11
     57a:	cf 92       	push	r12
     57c:	df 92       	push	r13
     57e:	ef 92       	push	r14
     580:	ff 92       	push	r15
     582:	0f 93       	push	r16
     584:	1f 93       	push	r17
     586:	cf 93       	push	r28
     588:	df 93       	push	r29
     58a:	00 d0       	rcall	.+0      	; 0x58c <can_auto_baudrate+0x26>
     58c:	00 d0       	rcall	.+0      	; 0x58e <can_auto_baudrate+0x28>
     58e:	00 d0       	rcall	.+0      	; 0x590 <can_auto_baudrate+0x2a>
     590:	cd b7       	in	r28, 0x3d	; 61
     592:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     594:	88 23       	and	r24, r24
     596:	09 f4       	brne	.+2      	; 0x59a <can_auto_baudrate+0x34>
     598:	7c c0       	rjmp	.+248    	; 0x692 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     59a:	80 91 e2 00 	lds	r24, 0x00E2
     59e:	90 e0       	ldi	r25, 0x00	; 0
     5a0:	8e 77       	andi	r24, 0x7E	; 126
     5a2:	90 70       	andi	r25, 0x00	; 0
     5a4:	95 95       	asr	r25
     5a6:	87 95       	ror	r24
     5a8:	01 96       	adiw	r24, 0x01	; 1
     5aa:	82 30       	cpi	r24, 0x02	; 2
     5ac:	91 05       	cpc	r25, r1
     5ae:	5c f0       	brlt	.+22     	; 0x5c6 <can_auto_baudrate+0x60>
     5b0:	80 91 e2 00 	lds	r24, 0x00E2
     5b4:	90 e0       	ldi	r25, 0x00	; 0
     5b6:	8e 77       	andi	r24, 0x7E	; 126
     5b8:	90 70       	andi	r25, 0x00	; 0
     5ba:	95 95       	asr	r25
     5bc:	87 95       	ror	r24
     5be:	28 2f       	mov	r18, r24
     5c0:	2f 5f       	subi	r18, 0xFF	; 255
     5c2:	29 83       	std	Y+1, r18	; 0x01
     5c4:	02 c0       	rjmp	.+4      	; 0x5ca <can_auto_baudrate+0x64>
     5c6:	81 e0       	ldi	r24, 0x01	; 1
     5c8:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     5ca:	80 91 e3 00 	lds	r24, 0x00E3
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	8e 70       	andi	r24, 0x0E	; 14
     5d2:	90 70       	andi	r25, 0x00	; 0
     5d4:	95 95       	asr	r25
     5d6:	87 95       	ror	r24
     5d8:	01 96       	adiw	r24, 0x01	; 1
     5da:	82 30       	cpi	r24, 0x02	; 2
     5dc:	91 05       	cpc	r25, r1
     5de:	54 f0       	brlt	.+20     	; 0x5f4 <can_auto_baudrate+0x8e>
     5e0:	80 91 e3 00 	lds	r24, 0x00E3
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	8e 70       	andi	r24, 0x0E	; 14
     5e8:	90 70       	andi	r25, 0x00	; 0
     5ea:	95 95       	asr	r25
     5ec:	87 95       	ror	r24
     5ee:	38 2e       	mov	r3, r24
     5f0:	33 94       	inc	r3
     5f2:	02 c0       	rjmp	.+4      	; 0x5f8 <can_auto_baudrate+0x92>
     5f4:	33 24       	eor	r3, r3
     5f6:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     5f8:	80 91 e4 00 	lds	r24, 0x00E4
     5fc:	90 e0       	ldi	r25, 0x00	; 0
     5fe:	8e 70       	andi	r24, 0x0E	; 14
     600:	90 70       	andi	r25, 0x00	; 0
     602:	95 95       	asr	r25
     604:	87 95       	ror	r24
     606:	01 96       	adiw	r24, 0x01	; 1
     608:	83 30       	cpi	r24, 0x03	; 3
     60a:	91 05       	cpc	r25, r1
     60c:	54 f0       	brlt	.+20     	; 0x622 <can_auto_baudrate+0xbc>
     60e:	80 91 e4 00 	lds	r24, 0x00E4
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	8e 70       	andi	r24, 0x0E	; 14
     616:	90 70       	andi	r25, 0x00	; 0
     618:	95 95       	asr	r25
     61a:	87 95       	ror	r24
     61c:	78 2e       	mov	r7, r24
     61e:	73 94       	inc	r7
     620:	03 c0       	rjmp	.+6      	; 0x628 <can_auto_baudrate+0xc2>
     622:	77 24       	eor	r7, r7
     624:	68 94       	set
     626:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     628:	80 91 e4 00 	lds	r24, 0x00E4
     62c:	90 e0       	ldi	r25, 0x00	; 0
     62e:	80 77       	andi	r24, 0x70	; 112
     630:	90 70       	andi	r25, 0x00	; 0
     632:	95 95       	asr	r25
     634:	87 95       	ror	r24
     636:	95 95       	asr	r25
     638:	87 95       	ror	r24
     63a:	95 95       	asr	r25
     63c:	87 95       	ror	r24
     63e:	95 95       	asr	r25
     640:	87 95       	ror	r24
     642:	01 96       	adiw	r24, 0x01	; 1
     644:	83 30       	cpi	r24, 0x03	; 3
     646:	91 05       	cpc	r25, r1
     648:	84 f0       	brlt	.+32     	; 0x66a <can_auto_baudrate+0x104>
     64a:	80 91 e4 00 	lds	r24, 0x00E4
     64e:	90 e0       	ldi	r25, 0x00	; 0
     650:	80 77       	andi	r24, 0x70	; 112
     652:	90 70       	andi	r25, 0x00	; 0
     654:	95 95       	asr	r25
     656:	87 95       	ror	r24
     658:	95 95       	asr	r25
     65a:	87 95       	ror	r24
     65c:	95 95       	asr	r25
     65e:	87 95       	ror	r24
     660:	95 95       	asr	r25
     662:	87 95       	ror	r24
     664:	68 2e       	mov	r6, r24
     666:	63 94       	inc	r6
     668:	03 c0       	rjmp	.+6      	; 0x670 <can_auto_baudrate+0x10a>
     66a:	66 24       	eor	r6, r6
     66c:	68 94       	set
     66e:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     670:	87 2d       	mov	r24, r7
     672:	90 e0       	ldi	r25, 0x00	; 0
     674:	83 0d       	add	r24, r3
     676:	91 1d       	adc	r25, r1
     678:	86 0d       	add	r24, r6
     67a:	91 1d       	adc	r25, r1
     67c:	01 96       	adiw	r24, 0x01	; 1
     67e:	88 30       	cpi	r24, 0x08	; 8
     680:	91 05       	cpc	r25, r1
     682:	14 f4       	brge	.+4      	; 0x688 <can_auto_baudrate+0x122>
     684:	88 e0       	ldi	r24, 0x08	; 8
     686:	90 e0       	ldi	r25, 0x00	; 0
     688:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     68a:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     68c:	22 24       	eor	r2, r2
     68e:	23 94       	inc	r2
     690:	10 c0       	rjmp	.+32     	; 0x6b2 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     692:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     694:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     696:	66 24       	eor	r6, r6
     698:	68 94       	set
     69a:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     69c:	77 24       	eor	r7, r7
     69e:	68 94       	set
     6a0:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     6a2:	98 e0       	ldi	r25, 0x08	; 8
     6a4:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     6a6:	0f 2e       	mov	r0, r31
     6a8:	f3 e0       	ldi	r31, 0x03	; 3
     6aa:	3f 2e       	mov	r3, r31
     6ac:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     6ae:	a1 e0       	ldi	r26, 0x01	; 1
     6b0:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     6b2:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     6b4:	ad ee       	ldi	r26, 0xED	; 237
     6b6:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     6b8:	8e ee       	ldi	r24, 0xEE	; 238
     6ba:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     6bc:	32 2f       	mov	r19, r18
     6be:	32 95       	swap	r19
     6c0:	30 7f       	andi	r19, 0xF0	; 240
     6c2:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     6c4:	fc 01       	movw	r30, r24
     6c6:	11 92       	st	Z+, r1
     6c8:	e8 3f       	cpi	r30, 0xF8	; 248
     6ca:	f1 05       	cpc	r31, r1
     6cc:	e1 f7       	brne	.-8      	; 0x6c6 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     6ce:	2f 5f       	subi	r18, 0xFF	; 255
     6d0:	2f 30       	cpi	r18, 0x0F	; 15
     6d2:	a1 f7       	brne	.-24     	; 0x6bc <can_auto_baudrate+0x156>
     6d4:	a4 2e       	mov	r10, r20
     6d6:	62 2d       	mov	r22, r2
     6d8:	dd 24       	eor	r13, r13
     6da:	88 24       	eor	r8, r8
     6dc:	99 24       	eor	r9, r9
     6de:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     6e0:	0f 2e       	mov	r0, r31
     6e2:	f8 ed       	ldi	r31, 0xD8	; 216
     6e4:	ef 2e       	mov	r14, r31
     6e6:	ff 24       	eor	r15, r15
     6e8:	f0 2d       	mov	r31, r0
     6ea:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     6ec:	e9 ed       	ldi	r30, 0xD9	; 217
     6ee:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     6f0:	0a ed       	ldi	r16, 0xDA	; 218
     6f2:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     6f4:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     6f6:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     6f8:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     6fa:	b2 e0       	ldi	r27, 0x02	; 2
     6fc:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     6fe:	88 e0       	ldi	r24, 0x08	; 8
     700:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     702:	91 e0       	ldi	r25, 0x01	; 1
     704:	a9 16       	cp	r10, r25
     706:	09 f0       	breq	.+2      	; 0x70a <can_auto_baudrate+0x1a4>
     708:	57 c0       	rjmp	.+174    	; 0x7b8 <can_auto_baudrate+0x252>
        {
            Can_reset();
     70a:	d7 01       	movw	r26, r14
     70c:	5c 93       	st	X, r21
            conf_index++;
     70e:	08 94       	sec
     710:	81 1c       	adc	r8, r1
     712:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     714:	89 81       	ldd	r24, Y+1	; 0x01
     716:	81 50       	subi	r24, 0x01	; 1
     718:	88 0f       	add	r24, r24
     71a:	a2 ee       	ldi	r26, 0xE2	; 226
     71c:	b0 e0       	ldi	r27, 0x00	; 0
     71e:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     720:	86 2d       	mov	r24, r6
     722:	86 95       	lsr	r24
     724:	90 e0       	ldi	r25, 0x00	; 0
     726:	01 97       	sbiw	r24, 0x01	; 1
     728:	2c 01       	movw	r4, r24
     72a:	44 0c       	add	r4, r4
     72c:	55 1c       	adc	r5, r5
     72e:	44 0c       	add	r4, r4
     730:	55 1c       	adc	r5, r5
     732:	44 0c       	add	r4, r4
     734:	55 1c       	adc	r5, r5
     736:	44 0c       	add	r4, r4
     738:	55 1c       	adc	r5, r5
     73a:	44 0c       	add	r4, r4
     73c:	55 1c       	adc	r5, r5
     73e:	83 2d       	mov	r24, r3
     740:	90 e0       	ldi	r25, 0x00	; 0
     742:	01 97       	sbiw	r24, 0x01	; 1
     744:	88 0f       	add	r24, r24
     746:	99 1f       	adc	r25, r25
     748:	84 29       	or	r24, r4
     74a:	a3 ee       	ldi	r26, 0xE3	; 227
     74c:	b0 e0       	ldi	r27, 0x00	; 0
     74e:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     750:	86 2d       	mov	r24, r6
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	01 97       	sbiw	r24, 0x01	; 1
     756:	2c 01       	movw	r4, r24
     758:	44 0c       	add	r4, r4
     75a:	55 1c       	adc	r5, r5
     75c:	44 0c       	add	r4, r4
     75e:	55 1c       	adc	r5, r5
     760:	44 0c       	add	r4, r4
     762:	55 1c       	adc	r5, r5
     764:	44 0c       	add	r4, r4
     766:	55 1c       	adc	r5, r5
     768:	87 2d       	mov	r24, r7
     76a:	90 e0       	ldi	r25, 0x00	; 0
     76c:	01 97       	sbiw	r24, 0x01	; 1
     76e:	88 0f       	add	r24, r24
     770:	99 1f       	adc	r25, r25
     772:	84 29       	or	r24, r4
     774:	81 60       	ori	r24, 0x01	; 1
     776:	a4 ee       	ldi	r26, 0xE4	; 228
     778:	b0 e0       	ldi	r27, 0x00	; 0
     77a:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     77c:	c4 01       	movw	r24, r8
     77e:	96 95       	lsr	r25
     780:	87 95       	ror	r24
     782:	96 95       	lsr	r25
     784:	87 95       	ror	r24
     786:	96 95       	lsr	r25
     788:	87 95       	ror	r24
     78a:	a5 ee       	ldi	r26, 0xE5	; 229
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     790:	ad ee       	ldi	r26, 0xED	; 237
     792:	b0 e0       	ldi	r27, 0x00	; 0
     794:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     796:	ae ee       	ldi	r26, 0xEE	; 238
     798:	b0 e0       	ldi	r27, 0x00	; 0
     79a:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     79c:	80 e8       	ldi	r24, 0x80	; 128
     79e:	af ee       	ldi	r26, 0xEF	; 239
     7a0:	b0 e0       	ldi	r27, 0x00	; 0
     7a2:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     7a4:	8a e0       	ldi	r24, 0x0A	; 10
     7a6:	d7 01       	movw	r26, r14
     7a8:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     7aa:	80 81       	ld	r24, Z
     7ac:	82 ff       	sbrs	r24, 2
     7ae:	fd cf       	rjmp	.-6      	; 0x7aa <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     7b0:	8f ef       	ldi	r24, 0xFF	; 255
     7b2:	d8 01       	movw	r26, r16
     7b4:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     7b6:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     7b8:	41 30       	cpi	r20, 0x01	; 1
     7ba:	b1 f5       	brne	.+108    	; 0x828 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     7bc:	ae ee       	ldi	r26, 0xEE	; 238
     7be:	b0 e0       	ldi	r27, 0x00	; 0
     7c0:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     7c2:	90 e0       	ldi	r25, 0x00	; 0
     7c4:	85 ff       	sbrs	r24, 5
     7c6:	0e c0       	rjmp	.+28     	; 0x7e4 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     7c8:	af ee       	ldi	r26, 0xEF	; 239
     7ca:	b0 e0       	ldi	r27, 0x00	; 0
     7cc:	8c 91       	ld	r24, X
     7ce:	8f 73       	andi	r24, 0x3F	; 63
     7d0:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     7d2:	d7 01       	movw	r26, r14
     7d4:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     7d6:	80 81       	ld	r24, Z
     7d8:	82 fd       	sbrc	r24, 2
     7da:	fd cf       	rjmp	.-6      	; 0x7d6 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     7dc:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     7de:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     7e0:	32 2f       	mov	r19, r18
     7e2:	be c0       	rjmp	.+380    	; 0x960 <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     7e4:	8f 71       	andi	r24, 0x1F	; 31
     7e6:	90 70       	andi	r25, 0x00	; 0
     7e8:	00 97       	sbiw	r24, 0x00	; 0
     7ea:	11 f0       	breq	.+4      	; 0x7f0 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     7ec:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     7ee:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     7f0:	d8 01       	movw	r26, r16
     7f2:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     7f4:	55 24       	eor	r5, r5
     7f6:	45 fe       	sbrs	r4, 5
     7f8:	0d c0       	rjmp	.+26     	; 0x814 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     7fa:	77 23       	and	r23, r23
     7fc:	29 f4       	brne	.+10     	; 0x808 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     7fe:	8c 91       	ld	r24, X
     800:	80 62       	ori	r24, 0x20	; 32
     802:	8c 93       	st	X, r24
                        ovrtim_flag++;
     804:	7c 2d       	mov	r23, r12
     806:	06 c0       	rjmp	.+12     	; 0x814 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     808:	d8 01       	movw	r26, r16
     80a:	8c 91       	ld	r24, X
     80c:	80 62       	ori	r24, 0x20	; 32
     80e:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     810:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     812:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     814:	c2 01       	movw	r24, r4
     816:	8f 70       	andi	r24, 0x0F	; 15
     818:	90 70       	andi	r25, 0x00	; 0
     81a:	00 97       	sbiw	r24, 0x00	; 0
     81c:	09 f0       	breq	.+2      	; 0x820 <can_auto_baudrate+0x2ba>
     81e:	9d c0       	rjmp	.+314    	; 0x95a <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     820:	41 30       	cpi	r20, 0x01	; 1
     822:	61 f2       	breq	.-104    	; 0x7bc <can_auto_baudrate+0x256>
     824:	35 2f       	mov	r19, r21
     826:	01 c0       	rjmp	.+2      	; 0x82a <can_auto_baudrate+0x2c4>
     828:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     82a:	61 30       	cpi	r22, 0x01	; 1
     82c:	09 f0       	breq	.+2      	; 0x830 <can_auto_baudrate+0x2ca>
     82e:	78 c0       	rjmp	.+240    	; 0x920 <can_auto_baudrate+0x3ba>
     830:	83 2f       	mov	r24, r19
     832:	37 2d       	mov	r19, r7
     834:	7a 2c       	mov	r7, r10
     836:	ad 2c       	mov	r10, r13
     838:	d7 2e       	mov	r13, r23
     83a:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     83c:	21 10       	cpse	r2, r1
     83e:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     840:	39 30       	cpi	r19, 0x09	; 9
     842:	78 f1       	brcs	.+94     	; 0x8a2 <can_auto_baudrate+0x33c>
     844:	b7 e0       	ldi	r27, 0x07	; 7
     846:	b6 15       	cp	r27, r6
     848:	60 f5       	brcc	.+88     	; 0x8a2 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     84a:	8a 81       	ldd	r24, Y+2	; 0x02
     84c:	89 31       	cpi	r24, 0x19	; 25
     84e:	31 f0       	breq	.+12     	; 0x85c <can_auto_baudrate+0x2f6>
     850:	8f 5f       	subi	r24, 0xFF	; 255
     852:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     854:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     856:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     858:	36 2d       	mov	r19, r6
     85a:	59 c0       	rjmp	.+178    	; 0x90e <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     85c:	99 81       	ldd	r25, Y+1	; 0x01
     85e:	90 34       	cpi	r25, 0x40	; 64
     860:	41 f0       	breq	.+16     	; 0x872 <can_auto_baudrate+0x30c>
     862:	9f 5f       	subi	r25, 0xFF	; 255
     864:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     866:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     868:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     86a:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     86c:	ae 81       	ldd	r26, Y+6	; 0x06
     86e:	aa 83       	std	Y+2, r26	; 0x02
     870:	4e c0       	rjmp	.+156    	; 0x90e <can_auto_baudrate+0x3a8>
     872:	a7 2c       	mov	r10, r7
     874:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     876:	af ee       	ldi	r26, 0xEF	; 239
     878:	b0 e0       	ldi	r27, 0x00	; 0
     87a:	8c 91       	ld	r24, X
     87c:	8f 73       	andi	r24, 0x3F	; 63
     87e:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     880:	d7 01       	movw	r26, r14
     882:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     884:	80 81       	ld	r24, Z
     886:	82 fd       	sbrc	r24, 2
     888:	fd cf       	rjmp	.-6      	; 0x884 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     88a:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     88c:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     88e:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     890:	66 24       	eor	r6, r6
     892:	68 94       	set
     894:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     896:	77 24       	eor	r7, r7
     898:	68 94       	set
     89a:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     89c:	b8 e0       	ldi	r27, 0x08	; 8
     89e:	ba 83       	std	Y+2, r27	; 0x02
     8a0:	69 c0       	rjmp	.+210    	; 0x974 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     8a2:	36 30       	cpi	r19, 0x06	; 6
     8a4:	58 f0       	brcs	.+22     	; 0x8bc <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     8a6:	43 2e       	mov	r4, r19
     8a8:	55 24       	eor	r5, r5
     8aa:	86 2d       	mov	r24, r6
     8ac:	90 e0       	ldi	r25, 0x00	; 0
     8ae:	01 96       	adiw	r24, 0x01	; 1
     8b0:	84 15       	cp	r24, r4
     8b2:	95 05       	cpc	r25, r5
     8b4:	24 f4       	brge	.+8      	; 0x8be <can_auto_baudrate+0x358>
     8b6:	63 94       	inc	r6
     8b8:	36 2d       	mov	r19, r6
     8ba:	01 c0       	rjmp	.+2      	; 0x8be <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     8bc:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     8be:	36 2c       	mov	r3, r6
     8c0:	33 0e       	add	r3, r19
     8c2:	30 94       	com	r3
     8c4:	8a 81       	ldd	r24, Y+2	; 0x02
     8c6:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     8c8:	83 2d       	mov	r24, r3
     8ca:	81 50       	subi	r24, 0x01	; 1
     8cc:	88 30       	cpi	r24, 0x08	; 8
     8ce:	e0 f4       	brcc	.+56     	; 0x908 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     8d0:	46 2c       	mov	r4, r6
     8d2:	55 24       	eor	r5, r5
     8d4:	83 2d       	mov	r24, r3
     8d6:	90 e0       	ldi	r25, 0x00	; 0
     8d8:	dc 01       	movw	r26, r24
     8da:	11 96       	adiw	r26, 0x01	; 1
     8dc:	a3 0f       	add	r26, r19
     8de:	b1 1d       	adc	r27, r1
     8e0:	bd 83       	std	Y+5, r27	; 0x05
     8e2:	ac 83       	std	Y+4, r26	; 0x04
     8e4:	c2 01       	movw	r24, r4
     8e6:	88 0f       	add	r24, r24
     8e8:	99 1f       	adc	r25, r25
     8ea:	88 0f       	add	r24, r24
     8ec:	99 1f       	adc	r25, r25
     8ee:	8a 17       	cp	r24, r26
     8f0:	9b 07       	cpc	r25, r27
     8f2:	64 f0       	brlt	.+24     	; 0x90c <can_auto_baudrate+0x3a6>
     8f4:	c2 01       	movw	r24, r4
     8f6:	88 0f       	add	r24, r24
     8f8:	99 1f       	adc	r25, r25
     8fa:	84 0d       	add	r24, r4
     8fc:	95 1d       	adc	r25, r5
     8fe:	a8 17       	cp	r26, r24
     900:	b9 07       	cpc	r27, r25
     902:	84 f5       	brge	.+96     	; 0x964 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     904:	2c 2c       	mov	r2, r12
     906:	03 c0       	rjmp	.+6      	; 0x90e <can_auto_baudrate+0x3a8>
     908:	2c 2c       	mov	r2, r12
     90a:	01 c0       	rjmp	.+2      	; 0x90e <can_auto_baudrate+0x3a8>
     90c:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     90e:	61 30       	cpi	r22, 0x01	; 1
     910:	09 f4       	brne	.+2      	; 0x914 <can_auto_baudrate+0x3ae>
     912:	94 cf       	rjmp	.-216    	; 0x83c <can_auto_baudrate+0x2d6>
     914:	87 2f       	mov	r24, r23
     916:	7d 2d       	mov	r23, r13
     918:	da 2c       	mov	r13, r10
     91a:	a7 2c       	mov	r10, r7
     91c:	73 2e       	mov	r7, r19
     91e:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     920:	31 30       	cpi	r19, 0x01	; 1
     922:	09 f4       	brne	.+2      	; 0x926 <can_auto_baudrate+0x3c0>
     924:	ee ce       	rjmp	.-548    	; 0x702 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     926:	8d 2d       	mov	r24, r13
     928:	26 96       	adiw	r28, 0x06	; 6
     92a:	0f b6       	in	r0, 0x3f	; 63
     92c:	f8 94       	cli
     92e:	de bf       	out	0x3e, r29	; 62
     930:	0f be       	out	0x3f, r0	; 63
     932:	cd bf       	out	0x3d, r28	; 61
     934:	df 91       	pop	r29
     936:	cf 91       	pop	r28
     938:	1f 91       	pop	r17
     93a:	0f 91       	pop	r16
     93c:	ff 90       	pop	r15
     93e:	ef 90       	pop	r14
     940:	df 90       	pop	r13
     942:	cf 90       	pop	r12
     944:	bf 90       	pop	r11
     946:	af 90       	pop	r10
     948:	9f 90       	pop	r9
     94a:	8f 90       	pop	r8
     94c:	7f 90       	pop	r7
     94e:	6f 90       	pop	r6
     950:	5f 90       	pop	r5
     952:	4f 90       	pop	r4
     954:	3f 90       	pop	r3
     956:	2f 90       	pop	r2
     958:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     95a:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     95c:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     95e:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     960:	42 2f       	mov	r20, r18
     962:	63 cf       	rjmp	.-314    	; 0x82a <can_auto_baudrate+0x2c4>
     964:	87 2f       	mov	r24, r23
     966:	7d 2d       	mov	r23, r13
     968:	da 2c       	mov	r13, r10
     96a:	a7 2c       	mov	r10, r7
     96c:	73 2e       	mov	r7, r19
     96e:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     970:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     972:	25 2e       	mov	r2, r21
     974:	62 2f       	mov	r22, r18
     976:	d4 cf       	rjmp	.-88     	; 0x920 <can_auto_baudrate+0x3ba>

00000978 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     978:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     97c:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     980:	40 93 e4 00 	sts	0x00E4, r20
    return 1;
}
     984:	81 e0       	ldi	r24, 0x01	; 1
     986:	08 95       	ret

00000988 <can_fixed_baudrate>:
//!         fixed = 1: baudrate performed
//------------------------------------------------------------------------------
U8 can_fixed_baudrate(U8 baudrate)
{
	#if FOSC == 16000  
		Can_reset();
     988:	91 e0       	ldi	r25, 0x01	; 1
     98a:	90 93 d8 00 	sts	0x00D8, r25
		if      (baudrate == CAN_100) Can_conf_bt_flex(0x12, 0x0C, 0x37 ); //!< -- 100Kb/s, 16x Tscl, sampling at 75%
     98e:	81 30       	cpi	r24, 0x01	; 1
     990:	31 f4       	brne	.+12     	; 0x99e <can_fixed_baudrate+0x16>
     992:	82 e1       	ldi	r24, 0x12	; 18
     994:	6c e0       	ldi	r22, 0x0C	; 12
     996:	47 e3       	ldi	r20, 0x37	; 55
     998:	0e 94 bc 04 	call	0x978	; 0x978 <Can_conf_bt_flex>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_125) Can_conf_bt_flex(0x0E, 0x0C, 0x37 ); //!< -- 125Kb/s, 16x Tscl, sampling at 75%
     99e:	82 30       	cpi	r24, 0x02	; 2
     9a0:	31 f4       	brne	.+12     	; 0x9ae <can_fixed_baudrate+0x26>
     9a2:	8e e0       	ldi	r24, 0x0E	; 14
     9a4:	6c e0       	ldi	r22, 0x0C	; 12
     9a6:	47 e3       	ldi	r20, 0x37	; 55
     9a8:	0e 94 bc 04 	call	0x978	; 0x978 <Can_conf_bt_flex>
     9ac:	26 c0       	rjmp	.+76     	; 0x9fa <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_200) Can_conf_bt_flex(0x08, 0x0C, 0x37 ); //!< -- 200Kb/s, 16x Tscl, sampling at 75%
     9ae:	83 30       	cpi	r24, 0x03	; 3
     9b0:	31 f4       	brne	.+12     	; 0x9be <can_fixed_baudrate+0x36>
     9b2:	88 e0       	ldi	r24, 0x08	; 8
     9b4:	6c e0       	ldi	r22, 0x0C	; 12
     9b6:	47 e3       	ldi	r20, 0x37	; 55
     9b8:	0e 94 bc 04 	call	0x978	; 0x978 <Can_conf_bt_flex>
     9bc:	1e c0       	rjmp	.+60     	; 0x9fa <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_250) Can_conf_bt_flex(0x06, 0x0C, 0x37 ); //!< -- 250Kb/s, 16x Tscl, sampling at 75%
     9be:	84 30       	cpi	r24, 0x04	; 4
     9c0:	31 f4       	brne	.+12     	; 0x9ce <can_fixed_baudrate+0x46>
     9c2:	86 e0       	ldi	r24, 0x06	; 6
     9c4:	6c e0       	ldi	r22, 0x0C	; 12
     9c6:	47 e3       	ldi	r20, 0x37	; 55
     9c8:	0e 94 bc 04 	call	0x978	; 0x978 <Can_conf_bt_flex>
     9cc:	16 c0       	rjmp	.+44     	; 0x9fa <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_500) Can_conf_bt_flex(0x06, 0x04, 0x13 ); //!< -- 500Kb/s, 8x Tscl, sampling at 75%
     9ce:	85 30       	cpi	r24, 0x05	; 5
     9d0:	31 f4       	brne	.+12     	; 0x9de <can_fixed_baudrate+0x56>
     9d2:	86 e0       	ldi	r24, 0x06	; 6
     9d4:	64 e0       	ldi	r22, 0x04	; 4
     9d6:	43 e1       	ldi	r20, 0x13	; 19
     9d8:	0e 94 bc 04 	call	0x978	; 0x978 <Can_conf_bt_flex>
     9dc:	0e c0       	rjmp	.+28     	; 0x9fa <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
     9de:	86 30       	cpi	r24, 0x06	; 6
     9e0:	31 f4       	brne	.+12     	; 0x9ee <can_fixed_baudrate+0x66>
     9e2:	80 e0       	ldi	r24, 0x00	; 0
     9e4:	6c e0       	ldi	r22, 0x0C	; 12
     9e6:	47 e3       	ldi	r20, 0x37	; 55
     9e8:	0e 94 bc 04 	call	0x978	; 0x978 <Can_conf_bt_flex>
     9ec:	06 c0       	rjmp	.+12     	; 0x9fa <can_fixed_baudrate+0x72>
		else Can_conf_bt();
     9ee:	10 92 e2 00 	sts	0x00E2, r1
     9f2:	10 92 e3 00 	sts	0x00E3, r1
     9f6:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     9fa:	81 e0       	ldi	r24, 0x01	; 1
     9fc:	08 95       	ret

000009fe <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     9fe:	0f 93       	push	r16
     a00:	1f 93       	push	r17
     a02:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     a04:	87 85       	ldd	r24, Z+15	; 0x0f
     a06:	88 23       	and	r24, r24
     a08:	91 f4       	brne	.+36     	; 0xa2e <get_idmask+0x30>
		mask = cmd->id_mask;
     a0a:	02 85       	ldd	r16, Z+10	; 0x0a
     a0c:	13 85       	ldd	r17, Z+11	; 0x0b
     a0e:	24 85       	ldd	r18, Z+12	; 0x0c
     a10:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     a12:	0f 2e       	mov	r0, r31
     a14:	f2 e1       	ldi	r31, 0x12	; 18
     a16:	00 0f       	add	r16, r16
     a18:	11 1f       	adc	r17, r17
     a1a:	22 1f       	adc	r18, r18
     a1c:	33 1f       	adc	r19, r19
     a1e:	fa 95       	dec	r31
     a20:	d1 f7       	brne	.-12     	; 0xa16 <get_idmask+0x18>
     a22:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     a24:	0f 6f       	ori	r16, 0xFF	; 255
     a26:	1f 6f       	ori	r17, 0xFF	; 255
     a28:	23 60       	ori	r18, 0x03	; 3
     a2a:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     a2c:	05 c0       	rjmp	.+10     	; 0xa38 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     a2e:	02 85       	ldd	r16, Z+10	; 0x0a
     a30:	13 85       	ldd	r17, Z+11	; 0x0b
     a32:	24 85       	ldd	r18, Z+12	; 0x0c
     a34:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     a36:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     a38:	60 2f       	mov	r22, r16
     a3a:	71 2f       	mov	r23, r17
     a3c:	82 2f       	mov	r24, r18
     a3e:	93 2f       	mov	r25, r19
     a40:	1f 91       	pop	r17
     a42:	0f 91       	pop	r16
     a44:	08 95       	ret

00000a46 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a46:	0e 94 c4 04 	call	0x988	; 0x988 <can_fixed_baudrate>
     a4a:	88 23       	and	r24, r24
     a4c:	49 f0       	breq	.+18     	; 0xa60 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     a4e:	0e 94 4c 02 	call	0x498	; 0x498 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     a52:	e8 ed       	ldi	r30, 0xD8	; 216
     a54:	f0 e0       	ldi	r31, 0x00	; 0
     a56:	80 81       	ld	r24, Z
     a58:	82 60       	ori	r24, 0x02	; 2
     a5a:	80 83       	st	Z, r24
    return (1);
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a60:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     a62:	08 95       	ret

00000a64 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     a64:	e8 ed       	ldi	r30, 0xD8	; 216
     a66:	f0 e0       	ldi	r31, 0x00	; 0
     a68:	80 81       	ld	r24, Z
     a6a:	8d 7f       	andi	r24, 0xFD	; 253
     a6c:	80 83       	st	Z, r24
}
     a6e:	08 95       	ret

00000a70 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     a70:	0f 93       	push	r16
     a72:	1f 93       	push	r17
     a74:	cf 93       	push	r28
     a76:	df 93       	push	r29
     a78:	00 d0       	rcall	.+0      	; 0xa7a <can_cmd+0xa>
     a7a:	00 d0       	rcall	.+0      	; 0xa7c <can_cmd+0xc>
     a7c:	cd b7       	in	r28, 0x3d	; 61
     a7e:	de b7       	in	r29, 0x3e	; 62
     a80:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     a82:	dc 01       	movw	r26, r24
     a84:	11 96       	adiw	r26, 0x01	; 1
     a86:	8c 91       	ld	r24, X
     a88:	11 97       	sbiw	r26, 0x01	; 1
     a8a:	8c 30       	cpi	r24, 0x0C	; 12
     a8c:	b1 f4       	brne	.+44     	; 0xaba <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     a8e:	19 96       	adiw	r26, 0x09	; 9
     a90:	8c 91       	ld	r24, X
     a92:	19 97       	sbiw	r26, 0x09	; 9
     a94:	80 36       	cpi	r24, 0x60	; 96
     a96:	69 f4       	brne	.+26     	; 0xab2 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     a98:	8c 91       	ld	r24, X
     a9a:	82 95       	swap	r24
     a9c:	80 7f       	andi	r24, 0xF0	; 240
     a9e:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     aa2:	ef ee       	ldi	r30, 0xEF	; 239
     aa4:	f0 e0       	ldi	r31, 0x00	; 0
     aa6:	80 81       	ld	r24, Z
     aa8:	8f 73       	andi	r24, 0x3F	; 63
     aaa:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     aac:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     ab0:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     ab2:	f8 01       	movw	r30, r16
     ab4:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     ab6:	80 e0       	ldi	r24, 0x00	; 0
     ab8:	ac c5       	rjmp	.+2904   	; 0x1612 <__stack+0x513>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     aba:	0e 94 5e 02 	call	0x4bc	; 0x4bc <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     abe:	8f 3f       	cpi	r24, 0xFF	; 255
     ac0:	09 f4       	brne	.+2      	; 0xac4 <can_cmd+0x54>
     ac2:	a1 c5       	rjmp	.+2882   	; 0x1606 <__stack+0x507>
    {
      cmd->status = MOB_PENDING; 
     ac4:	90 e6       	ldi	r25, 0x60	; 96
     ac6:	d8 01       	movw	r26, r16
     ac8:	19 96       	adiw	r26, 0x09	; 9
     aca:	9c 93       	st	X, r25
     acc:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     ace:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     ad0:	82 95       	swap	r24
     ad2:	80 7f       	andi	r24, 0xF0	; 240
     ad4:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     ad8:	ee ee       	ldi	r30, 0xEE	; 238
     ada:	f0 e0       	ldi	r31, 0x00	; 0
     adc:	11 92       	st	Z+, r1
     ade:	e8 3f       	cpi	r30, 0xF8	; 248
     ae0:	f1 05       	cpc	r31, r1
     ae2:	e1 f7       	brne	.-8      	; 0xadc <can_cmd+0x6c>
          
      switch (cmd->cmd)
     ae4:	f8 01       	movw	r30, r16
     ae6:	81 81       	ldd	r24, Z+1	; 0x01
     ae8:	86 30       	cpi	r24, 0x06	; 6
     aea:	09 f4       	brne	.+2      	; 0xaee <can_cmd+0x7e>
     aec:	56 c2       	rjmp	.+1196   	; 0xf9a <can_cmd+0x52a>
     aee:	87 30       	cpi	r24, 0x07	; 7
     af0:	90 f4       	brcc	.+36     	; 0xb16 <can_cmd+0xa6>
     af2:	83 30       	cpi	r24, 0x03	; 3
     af4:	09 f4       	brne	.+2      	; 0xaf8 <can_cmd+0x88>
     af6:	12 c1       	rjmp	.+548    	; 0xd1c <can_cmd+0x2ac>
     af8:	84 30       	cpi	r24, 0x04	; 4
     afa:	30 f4       	brcc	.+12     	; 0xb08 <can_cmd+0x98>
     afc:	81 30       	cpi	r24, 0x01	; 1
     afe:	11 f1       	breq	.+68     	; 0xb44 <can_cmd+0xd4>
     b00:	82 30       	cpi	r24, 0x02	; 2
     b02:	09 f0       	breq	.+2      	; 0xb06 <can_cmd+0x96>
     b04:	7c c5       	rjmp	.+2808   	; 0x15fe <__stack+0x4ff>
     b06:	98 c0       	rjmp	.+304    	; 0xc38 <can_cmd+0x1c8>
     b08:	84 30       	cpi	r24, 0x04	; 4
     b0a:	09 f4       	brne	.+2      	; 0xb0e <can_cmd+0x9e>
     b0c:	67 c1       	rjmp	.+718    	; 0xddc <can_cmd+0x36c>
     b0e:	85 30       	cpi	r24, 0x05	; 5
     b10:	09 f0       	breq	.+2      	; 0xb14 <can_cmd+0xa4>
     b12:	75 c5       	rjmp	.+2794   	; 0x15fe <__stack+0x4ff>
     b14:	aa c1       	rjmp	.+852    	; 0xe6a <can_cmd+0x3fa>
     b16:	89 30       	cpi	r24, 0x09	; 9
     b18:	09 f4       	brne	.+2      	; 0xb1c <can_cmd+0xac>
     b1a:	be c3       	rjmp	.+1916   	; 0x1298 <__stack+0x199>
     b1c:	8a 30       	cpi	r24, 0x0A	; 10
     b1e:	38 f4       	brcc	.+14     	; 0xb2e <can_cmd+0xbe>
     b20:	87 30       	cpi	r24, 0x07	; 7
     b22:	09 f4       	brne	.+2      	; 0xb26 <can_cmd+0xb6>
     b24:	8f c2       	rjmp	.+1310   	; 0x1044 <can_cmd+0x5d4>
     b26:	88 30       	cpi	r24, 0x08	; 8
     b28:	09 f0       	breq	.+2      	; 0xb2c <can_cmd+0xbc>
     b2a:	69 c5       	rjmp	.+2770   	; 0x15fe <__stack+0x4ff>
     b2c:	1b c3       	rjmp	.+1590   	; 0x1164 <__stack+0x65>
     b2e:	8a 30       	cpi	r24, 0x0A	; 10
     b30:	21 f0       	breq	.+8      	; 0xb3a <can_cmd+0xca>
     b32:	8b 30       	cpi	r24, 0x0B	; 11
     b34:	09 f0       	breq	.+2      	; 0xb38 <can_cmd+0xc8>
     b36:	63 c5       	rjmp	.+2758   	; 0x15fe <__stack+0x4ff>
     b38:	b1 c4       	rjmp	.+2402   	; 0x149c <__stack+0x39d>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     b3a:	86 81       	ldd	r24, Z+6	; 0x06
     b3c:	88 23       	and	r24, r24
     b3e:	09 f0       	breq	.+2      	; 0xb42 <can_cmd+0xd2>
     b40:	49 c4       	rjmp	.+2194   	; 0x13d4 <__stack+0x2d5>
     b42:	57 c4       	rjmp	.+2222   	; 0x13f2 <__stack+0x2f3>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b44:	f8 01       	movw	r30, r16
     b46:	87 85       	ldd	r24, Z+15	; 0x0f
     b48:	88 23       	and	r24, r24
     b4a:	69 f1       	breq	.+90     	; 0xba6 <can_cmd+0x136>
     b4c:	94 81       	ldd	r25, Z+4	; 0x04
     b4e:	92 95       	swap	r25
     b50:	96 95       	lsr	r25
     b52:	97 70       	andi	r25, 0x07	; 7
     b54:	85 81       	ldd	r24, Z+5	; 0x05
     b56:	88 0f       	add	r24, r24
     b58:	88 0f       	add	r24, r24
     b5a:	88 0f       	add	r24, r24
     b5c:	89 0f       	add	r24, r25
     b5e:	80 93 f3 00 	sts	0x00F3, r24
     b62:	93 81       	ldd	r25, Z+3	; 0x03
     b64:	92 95       	swap	r25
     b66:	96 95       	lsr	r25
     b68:	97 70       	andi	r25, 0x07	; 7
     b6a:	84 81       	ldd	r24, Z+4	; 0x04
     b6c:	88 0f       	add	r24, r24
     b6e:	88 0f       	add	r24, r24
     b70:	88 0f       	add	r24, r24
     b72:	89 0f       	add	r24, r25
     b74:	80 93 f2 00 	sts	0x00F2, r24
     b78:	92 81       	ldd	r25, Z+2	; 0x02
     b7a:	92 95       	swap	r25
     b7c:	96 95       	lsr	r25
     b7e:	97 70       	andi	r25, 0x07	; 7
     b80:	83 81       	ldd	r24, Z+3	; 0x03
     b82:	88 0f       	add	r24, r24
     b84:	88 0f       	add	r24, r24
     b86:	88 0f       	add	r24, r24
     b88:	89 0f       	add	r24, r25
     b8a:	80 93 f1 00 	sts	0x00F1, r24
     b8e:	82 81       	ldd	r24, Z+2	; 0x02
     b90:	88 0f       	add	r24, r24
     b92:	88 0f       	add	r24, r24
     b94:	88 0f       	add	r24, r24
     b96:	80 93 f0 00 	sts	0x00F0, r24
     b9a:	ef ee       	ldi	r30, 0xEF	; 239
     b9c:	f0 e0       	ldi	r31, 0x00	; 0
     b9e:	80 81       	ld	r24, Z
     ba0:	80 61       	ori	r24, 0x10	; 16
     ba2:	80 83       	st	Z, r24
     ba4:	16 c0       	rjmp	.+44     	; 0xbd2 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     ba6:	92 81       	ldd	r25, Z+2	; 0x02
     ba8:	96 95       	lsr	r25
     baa:	96 95       	lsr	r25
     bac:	96 95       	lsr	r25
     bae:	83 81       	ldd	r24, Z+3	; 0x03
     bb0:	82 95       	swap	r24
     bb2:	88 0f       	add	r24, r24
     bb4:	80 7e       	andi	r24, 0xE0	; 224
     bb6:	89 0f       	add	r24, r25
     bb8:	80 93 f3 00 	sts	0x00F3, r24
     bbc:	82 81       	ldd	r24, Z+2	; 0x02
     bbe:	82 95       	swap	r24
     bc0:	88 0f       	add	r24, r24
     bc2:	80 7e       	andi	r24, 0xE0	; 224
     bc4:	80 93 f2 00 	sts	0x00F2, r24
     bc8:	ef ee       	ldi	r30, 0xEF	; 239
     bca:	f0 e0       	ldi	r31, 0x00	; 0
     bcc:	80 81       	ld	r24, Z
     bce:	8f 7e       	andi	r24, 0xEF	; 239
     bd0:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     bd2:	f8 01       	movw	r30, r16
     bd4:	86 81       	ldd	r24, Z+6	; 0x06
     bd6:	88 23       	and	r24, r24
     bd8:	79 f0       	breq	.+30     	; 0xbf8 <can_cmd+0x188>
     bda:	80 e0       	ldi	r24, 0x00	; 0
     bdc:	2a ef       	ldi	r18, 0xFA	; 250
     bde:	30 e0       	ldi	r19, 0x00	; 0
     be0:	f8 01       	movw	r30, r16
     be2:	a7 81       	ldd	r26, Z+7	; 0x07
     be4:	b0 85       	ldd	r27, Z+8	; 0x08
     be6:	a8 0f       	add	r26, r24
     be8:	b1 1d       	adc	r27, r1
     bea:	9c 91       	ld	r25, X
     bec:	d9 01       	movw	r26, r18
     bee:	9c 93       	st	X, r25
     bf0:	8f 5f       	subi	r24, 0xFF	; 255
     bf2:	96 81       	ldd	r25, Z+6	; 0x06
     bf4:	89 17       	cp	r24, r25
     bf6:	a0 f3       	brcs	.-24     	; 0xbe0 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     bf8:	f8 01       	movw	r30, r16
     bfa:	86 85       	ldd	r24, Z+14	; 0x0e
     bfc:	88 23       	and	r24, r24
     bfe:	31 f0       	breq	.+12     	; 0xc0c <can_cmd+0x19c>
     c00:	e0 ef       	ldi	r30, 0xF0	; 240
     c02:	f0 e0       	ldi	r31, 0x00	; 0
     c04:	80 81       	ld	r24, Z
     c06:	84 60       	ori	r24, 0x04	; 4
     c08:	80 83       	st	Z, r24
     c0a:	05 c0       	rjmp	.+10     	; 0xc16 <can_cmd+0x1a6>
            else Can_clear_rtr();    
     c0c:	e0 ef       	ldi	r30, 0xF0	; 240
     c0e:	f0 e0       	ldi	r31, 0x00	; 0
     c10:	80 81       	ld	r24, Z
     c12:	8b 7f       	andi	r24, 0xFB	; 251
     c14:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     c16:	ef ee       	ldi	r30, 0xEF	; 239
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	90 81       	ld	r25, Z
     c1c:	d8 01       	movw	r26, r16
     c1e:	16 96       	adiw	r26, 0x06	; 6
     c20:	8c 91       	ld	r24, X
     c22:	16 97       	sbiw	r26, 0x06	; 6
     c24:	89 2b       	or	r24, r25
     c26:	80 83       	st	Z, r24
          Can_config_tx();
     c28:	80 81       	ld	r24, Z
     c2a:	8f 73       	andi	r24, 0x3F	; 63
     c2c:	80 83       	st	Z, r24
     c2e:	80 81       	ld	r24, Z
     c30:	80 64       	ori	r24, 0x40	; 64
     c32:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c34:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     c36:	ed c4       	rjmp	.+2522   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c38:	f8 01       	movw	r30, r16
     c3a:	87 85       	ldd	r24, Z+15	; 0x0f
     c3c:	88 23       	and	r24, r24
     c3e:	69 f1       	breq	.+90     	; 0xc9a <can_cmd+0x22a>
     c40:	94 81       	ldd	r25, Z+4	; 0x04
     c42:	92 95       	swap	r25
     c44:	96 95       	lsr	r25
     c46:	97 70       	andi	r25, 0x07	; 7
     c48:	85 81       	ldd	r24, Z+5	; 0x05
     c4a:	88 0f       	add	r24, r24
     c4c:	88 0f       	add	r24, r24
     c4e:	88 0f       	add	r24, r24
     c50:	89 0f       	add	r24, r25
     c52:	80 93 f3 00 	sts	0x00F3, r24
     c56:	93 81       	ldd	r25, Z+3	; 0x03
     c58:	92 95       	swap	r25
     c5a:	96 95       	lsr	r25
     c5c:	97 70       	andi	r25, 0x07	; 7
     c5e:	84 81       	ldd	r24, Z+4	; 0x04
     c60:	88 0f       	add	r24, r24
     c62:	88 0f       	add	r24, r24
     c64:	88 0f       	add	r24, r24
     c66:	89 0f       	add	r24, r25
     c68:	80 93 f2 00 	sts	0x00F2, r24
     c6c:	92 81       	ldd	r25, Z+2	; 0x02
     c6e:	92 95       	swap	r25
     c70:	96 95       	lsr	r25
     c72:	97 70       	andi	r25, 0x07	; 7
     c74:	83 81       	ldd	r24, Z+3	; 0x03
     c76:	88 0f       	add	r24, r24
     c78:	88 0f       	add	r24, r24
     c7a:	88 0f       	add	r24, r24
     c7c:	89 0f       	add	r24, r25
     c7e:	80 93 f1 00 	sts	0x00F1, r24
     c82:	82 81       	ldd	r24, Z+2	; 0x02
     c84:	88 0f       	add	r24, r24
     c86:	88 0f       	add	r24, r24
     c88:	88 0f       	add	r24, r24
     c8a:	80 93 f0 00 	sts	0x00F0, r24
     c8e:	ef ee       	ldi	r30, 0xEF	; 239
     c90:	f0 e0       	ldi	r31, 0x00	; 0
     c92:	80 81       	ld	r24, Z
     c94:	80 61       	ori	r24, 0x10	; 16
     c96:	80 83       	st	Z, r24
     c98:	16 c0       	rjmp	.+44     	; 0xcc6 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     c9a:	92 81       	ldd	r25, Z+2	; 0x02
     c9c:	96 95       	lsr	r25
     c9e:	96 95       	lsr	r25
     ca0:	96 95       	lsr	r25
     ca2:	83 81       	ldd	r24, Z+3	; 0x03
     ca4:	82 95       	swap	r24
     ca6:	88 0f       	add	r24, r24
     ca8:	80 7e       	andi	r24, 0xE0	; 224
     caa:	89 0f       	add	r24, r25
     cac:	80 93 f3 00 	sts	0x00F3, r24
     cb0:	82 81       	ldd	r24, Z+2	; 0x02
     cb2:	82 95       	swap	r24
     cb4:	88 0f       	add	r24, r24
     cb6:	80 7e       	andi	r24, 0xE0	; 224
     cb8:	80 93 f2 00 	sts	0x00F2, r24
     cbc:	ef ee       	ldi	r30, 0xEF	; 239
     cbe:	f0 e0       	ldi	r31, 0x00	; 0
     cc0:	80 81       	ld	r24, Z
     cc2:	8f 7e       	andi	r24, 0xEF	; 239
     cc4:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     cc6:	f8 01       	movw	r30, r16
     cc8:	86 81       	ldd	r24, Z+6	; 0x06
     cca:	88 23       	and	r24, r24
     ccc:	79 f0       	breq	.+30     	; 0xcec <can_cmd+0x27c>
     cce:	80 e0       	ldi	r24, 0x00	; 0
     cd0:	2a ef       	ldi	r18, 0xFA	; 250
     cd2:	30 e0       	ldi	r19, 0x00	; 0
     cd4:	f8 01       	movw	r30, r16
     cd6:	a7 81       	ldd	r26, Z+7	; 0x07
     cd8:	b0 85       	ldd	r27, Z+8	; 0x08
     cda:	a8 0f       	add	r26, r24
     cdc:	b1 1d       	adc	r27, r1
     cde:	9c 91       	ld	r25, X
     ce0:	d9 01       	movw	r26, r18
     ce2:	9c 93       	st	X, r25
     ce4:	8f 5f       	subi	r24, 0xFF	; 255
     ce6:	96 81       	ldd	r25, Z+6	; 0x06
     ce8:	89 17       	cp	r24, r25
     cea:	a0 f3       	brcs	.-24     	; 0xcd4 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     cec:	f8 01       	movw	r30, r16
     cee:	16 86       	std	Z+14, r1	; 0x0e
     cf0:	e0 ef       	ldi	r30, 0xF0	; 240
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	80 81       	ld	r24, Z
     cf6:	8b 7f       	andi	r24, 0xFB	; 251
     cf8:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     cfa:	ef ee       	ldi	r30, 0xEF	; 239
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	90 81       	ld	r25, Z
     d00:	d8 01       	movw	r26, r16
     d02:	16 96       	adiw	r26, 0x06	; 6
     d04:	8c 91       	ld	r24, X
     d06:	16 97       	sbiw	r26, 0x06	; 6
     d08:	89 2b       	or	r24, r25
     d0a:	80 83       	st	Z, r24
          Can_config_tx();
     d0c:	80 81       	ld	r24, Z
     d0e:	8f 73       	andi	r24, 0x3F	; 63
     d10:	80 83       	st	Z, r24
     d12:	80 81       	ld	r24, Z
     d14:	80 64       	ori	r24, 0x40	; 64
     d16:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d18:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     d1a:	7b c4       	rjmp	.+2294   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d1c:	f8 01       	movw	r30, r16
     d1e:	87 85       	ldd	r24, Z+15	; 0x0f
     d20:	88 23       	and	r24, r24
     d22:	69 f1       	breq	.+90     	; 0xd7e <can_cmd+0x30e>
     d24:	94 81       	ldd	r25, Z+4	; 0x04
     d26:	92 95       	swap	r25
     d28:	96 95       	lsr	r25
     d2a:	97 70       	andi	r25, 0x07	; 7
     d2c:	85 81       	ldd	r24, Z+5	; 0x05
     d2e:	88 0f       	add	r24, r24
     d30:	88 0f       	add	r24, r24
     d32:	88 0f       	add	r24, r24
     d34:	89 0f       	add	r24, r25
     d36:	80 93 f3 00 	sts	0x00F3, r24
     d3a:	93 81       	ldd	r25, Z+3	; 0x03
     d3c:	92 95       	swap	r25
     d3e:	96 95       	lsr	r25
     d40:	97 70       	andi	r25, 0x07	; 7
     d42:	84 81       	ldd	r24, Z+4	; 0x04
     d44:	88 0f       	add	r24, r24
     d46:	88 0f       	add	r24, r24
     d48:	88 0f       	add	r24, r24
     d4a:	89 0f       	add	r24, r25
     d4c:	80 93 f2 00 	sts	0x00F2, r24
     d50:	92 81       	ldd	r25, Z+2	; 0x02
     d52:	92 95       	swap	r25
     d54:	96 95       	lsr	r25
     d56:	97 70       	andi	r25, 0x07	; 7
     d58:	83 81       	ldd	r24, Z+3	; 0x03
     d5a:	88 0f       	add	r24, r24
     d5c:	88 0f       	add	r24, r24
     d5e:	88 0f       	add	r24, r24
     d60:	89 0f       	add	r24, r25
     d62:	80 93 f1 00 	sts	0x00F1, r24
     d66:	82 81       	ldd	r24, Z+2	; 0x02
     d68:	88 0f       	add	r24, r24
     d6a:	88 0f       	add	r24, r24
     d6c:	88 0f       	add	r24, r24
     d6e:	80 93 f0 00 	sts	0x00F0, r24
     d72:	ef ee       	ldi	r30, 0xEF	; 239
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	80 61       	ori	r24, 0x10	; 16
     d7a:	80 83       	st	Z, r24
     d7c:	16 c0       	rjmp	.+44     	; 0xdaa <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     d7e:	92 81       	ldd	r25, Z+2	; 0x02
     d80:	96 95       	lsr	r25
     d82:	96 95       	lsr	r25
     d84:	96 95       	lsr	r25
     d86:	83 81       	ldd	r24, Z+3	; 0x03
     d88:	82 95       	swap	r24
     d8a:	88 0f       	add	r24, r24
     d8c:	80 7e       	andi	r24, 0xE0	; 224
     d8e:	89 0f       	add	r24, r25
     d90:	80 93 f3 00 	sts	0x00F3, r24
     d94:	82 81       	ldd	r24, Z+2	; 0x02
     d96:	82 95       	swap	r24
     d98:	88 0f       	add	r24, r24
     d9a:	80 7e       	andi	r24, 0xE0	; 224
     d9c:	80 93 f2 00 	sts	0x00F2, r24
     da0:	ef ee       	ldi	r30, 0xEF	; 239
     da2:	f0 e0       	ldi	r31, 0x00	; 0
     da4:	80 81       	ld	r24, Z
     da6:	8f 7e       	andi	r24, 0xEF	; 239
     da8:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     daa:	81 e0       	ldi	r24, 0x01	; 1
     dac:	f8 01       	movw	r30, r16
     dae:	86 87       	std	Z+14, r24	; 0x0e
     db0:	e0 ef       	ldi	r30, 0xF0	; 240
     db2:	f0 e0       	ldi	r31, 0x00	; 0
     db4:	80 81       	ld	r24, Z
     db6:	84 60       	ori	r24, 0x04	; 4
     db8:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     dba:	ef ee       	ldi	r30, 0xEF	; 239
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	90 81       	ld	r25, Z
     dc0:	d8 01       	movw	r26, r16
     dc2:	16 96       	adiw	r26, 0x06	; 6
     dc4:	8c 91       	ld	r24, X
     dc6:	16 97       	sbiw	r26, 0x06	; 6
     dc8:	89 2b       	or	r24, r25
     dca:	80 83       	st	Z, r24
          Can_config_tx();
     dcc:	80 81       	ld	r24, Z
     dce:	8f 73       	andi	r24, 0x3F	; 63
     dd0:	80 83       	st	Z, r24
     dd2:	80 81       	ld	r24, Z
     dd4:	80 64       	ori	r24, 0x40	; 64
     dd6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     dd8:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     dda:	1b c4       	rjmp	.+2102   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     ddc:	8f ef       	ldi	r24, 0xFF	; 255
     dde:	9f ef       	ldi	r25, 0xFF	; 255
     de0:	dc 01       	movw	r26, r24
     de2:	89 83       	std	Y+1, r24	; 0x01
     de4:	9a 83       	std	Y+2, r25	; 0x02
     de6:	ab 83       	std	Y+3, r26	; 0x03
     de8:	bc 83       	std	Y+4, r27	; 0x04
     dea:	9b 81       	ldd	r25, Y+3	; 0x03
     dec:	92 95       	swap	r25
     dee:	96 95       	lsr	r25
     df0:	97 70       	andi	r25, 0x07	; 7
     df2:	8c 81       	ldd	r24, Y+4	; 0x04
     df4:	88 0f       	add	r24, r24
     df6:	88 0f       	add	r24, r24
     df8:	88 0f       	add	r24, r24
     dfa:	89 0f       	add	r24, r25
     dfc:	80 93 f7 00 	sts	0x00F7, r24
     e00:	9a 81       	ldd	r25, Y+2	; 0x02
     e02:	92 95       	swap	r25
     e04:	96 95       	lsr	r25
     e06:	97 70       	andi	r25, 0x07	; 7
     e08:	8b 81       	ldd	r24, Y+3	; 0x03
     e0a:	88 0f       	add	r24, r24
     e0c:	88 0f       	add	r24, r24
     e0e:	88 0f       	add	r24, r24
     e10:	89 0f       	add	r24, r25
     e12:	80 93 f6 00 	sts	0x00F6, r24
     e16:	99 81       	ldd	r25, Y+1	; 0x01
     e18:	92 95       	swap	r25
     e1a:	96 95       	lsr	r25
     e1c:	97 70       	andi	r25, 0x07	; 7
     e1e:	8a 81       	ldd	r24, Y+2	; 0x02
     e20:	88 0f       	add	r24, r24
     e22:	88 0f       	add	r24, r24
     e24:	88 0f       	add	r24, r24
     e26:	89 0f       	add	r24, r25
     e28:	80 93 f5 00 	sts	0x00F5, r24
     e2c:	89 81       	ldd	r24, Y+1	; 0x01
     e2e:	88 0f       	add	r24, r24
     e30:	88 0f       	add	r24, r24
     e32:	88 0f       	add	r24, r24
     e34:	24 ef       	ldi	r18, 0xF4	; 244
     e36:	30 e0       	ldi	r19, 0x00	; 0
     e38:	f9 01       	movw	r30, r18
     e3a:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     e3c:	ef ee       	ldi	r30, 0xEF	; 239
     e3e:	f0 e0       	ldi	r31, 0x00	; 0
     e40:	90 81       	ld	r25, Z
     e42:	d8 01       	movw	r26, r16
     e44:	16 96       	adiw	r26, 0x06	; 6
     e46:	8c 91       	ld	r24, X
     e48:	89 2b       	or	r24, r25
     e4a:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     e4c:	d9 01       	movw	r26, r18
     e4e:	8c 91       	ld	r24, X
     e50:	8b 7f       	andi	r24, 0xFB	; 251
     e52:	8c 93       	st	X, r24
          Can_clear_idemsk();
     e54:	8c 91       	ld	r24, X
     e56:	8e 7f       	andi	r24, 0xFE	; 254
     e58:	8c 93       	st	X, r24
          Can_config_rx();       
     e5a:	80 81       	ld	r24, Z
     e5c:	8f 73       	andi	r24, 0x3F	; 63
     e5e:	80 83       	st	Z, r24
     e60:	80 81       	ld	r24, Z
     e62:	80 68       	ori	r24, 0x80	; 128
     e64:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e66:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     e68:	d4 c3       	rjmp	.+1960   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e6a:	f8 01       	movw	r30, r16
     e6c:	87 85       	ldd	r24, Z+15	; 0x0f
     e6e:	88 23       	and	r24, r24
     e70:	69 f1       	breq	.+90     	; 0xecc <can_cmd+0x45c>
     e72:	94 81       	ldd	r25, Z+4	; 0x04
     e74:	92 95       	swap	r25
     e76:	96 95       	lsr	r25
     e78:	97 70       	andi	r25, 0x07	; 7
     e7a:	85 81       	ldd	r24, Z+5	; 0x05
     e7c:	88 0f       	add	r24, r24
     e7e:	88 0f       	add	r24, r24
     e80:	88 0f       	add	r24, r24
     e82:	89 0f       	add	r24, r25
     e84:	80 93 f3 00 	sts	0x00F3, r24
     e88:	93 81       	ldd	r25, Z+3	; 0x03
     e8a:	92 95       	swap	r25
     e8c:	96 95       	lsr	r25
     e8e:	97 70       	andi	r25, 0x07	; 7
     e90:	84 81       	ldd	r24, Z+4	; 0x04
     e92:	88 0f       	add	r24, r24
     e94:	88 0f       	add	r24, r24
     e96:	88 0f       	add	r24, r24
     e98:	89 0f       	add	r24, r25
     e9a:	80 93 f2 00 	sts	0x00F2, r24
     e9e:	92 81       	ldd	r25, Z+2	; 0x02
     ea0:	92 95       	swap	r25
     ea2:	96 95       	lsr	r25
     ea4:	97 70       	andi	r25, 0x07	; 7
     ea6:	83 81       	ldd	r24, Z+3	; 0x03
     ea8:	88 0f       	add	r24, r24
     eaa:	88 0f       	add	r24, r24
     eac:	88 0f       	add	r24, r24
     eae:	89 0f       	add	r24, r25
     eb0:	80 93 f1 00 	sts	0x00F1, r24
     eb4:	82 81       	ldd	r24, Z+2	; 0x02
     eb6:	88 0f       	add	r24, r24
     eb8:	88 0f       	add	r24, r24
     eba:	88 0f       	add	r24, r24
     ebc:	80 93 f0 00 	sts	0x00F0, r24
     ec0:	ef ee       	ldi	r30, 0xEF	; 239
     ec2:	f0 e0       	ldi	r31, 0x00	; 0
     ec4:	80 81       	ld	r24, Z
     ec6:	80 61       	ori	r24, 0x10	; 16
     ec8:	80 83       	st	Z, r24
     eca:	16 c0       	rjmp	.+44     	; 0xef8 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     ecc:	92 81       	ldd	r25, Z+2	; 0x02
     ece:	96 95       	lsr	r25
     ed0:	96 95       	lsr	r25
     ed2:	96 95       	lsr	r25
     ed4:	83 81       	ldd	r24, Z+3	; 0x03
     ed6:	82 95       	swap	r24
     ed8:	88 0f       	add	r24, r24
     eda:	80 7e       	andi	r24, 0xE0	; 224
     edc:	89 0f       	add	r24, r25
     ede:	80 93 f3 00 	sts	0x00F3, r24
     ee2:	82 81       	ldd	r24, Z+2	; 0x02
     ee4:	82 95       	swap	r24
     ee6:	88 0f       	add	r24, r24
     ee8:	80 7e       	andi	r24, 0xE0	; 224
     eea:	80 93 f2 00 	sts	0x00F2, r24
     eee:	ef ee       	ldi	r30, 0xEF	; 239
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	8f 7e       	andi	r24, 0xEF	; 239
     ef6:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     ef8:	8f ef       	ldi	r24, 0xFF	; 255
     efa:	9f ef       	ldi	r25, 0xFF	; 255
     efc:	dc 01       	movw	r26, r24
     efe:	89 83       	std	Y+1, r24	; 0x01
     f00:	9a 83       	std	Y+2, r25	; 0x02
     f02:	ab 83       	std	Y+3, r26	; 0x03
     f04:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     f06:	9b 81       	ldd	r25, Y+3	; 0x03
     f08:	92 95       	swap	r25
     f0a:	96 95       	lsr	r25
     f0c:	97 70       	andi	r25, 0x07	; 7
     f0e:	8c 81       	ldd	r24, Y+4	; 0x04
     f10:	88 0f       	add	r24, r24
     f12:	88 0f       	add	r24, r24
     f14:	88 0f       	add	r24, r24
     f16:	89 0f       	add	r24, r25
     f18:	80 93 f7 00 	sts	0x00F7, r24
     f1c:	9a 81       	ldd	r25, Y+2	; 0x02
     f1e:	92 95       	swap	r25
     f20:	96 95       	lsr	r25
     f22:	97 70       	andi	r25, 0x07	; 7
     f24:	8b 81       	ldd	r24, Y+3	; 0x03
     f26:	88 0f       	add	r24, r24
     f28:	88 0f       	add	r24, r24
     f2a:	88 0f       	add	r24, r24
     f2c:	89 0f       	add	r24, r25
     f2e:	80 93 f6 00 	sts	0x00F6, r24
     f32:	99 81       	ldd	r25, Y+1	; 0x01
     f34:	92 95       	swap	r25
     f36:	96 95       	lsr	r25
     f38:	97 70       	andi	r25, 0x07	; 7
     f3a:	8a 81       	ldd	r24, Y+2	; 0x02
     f3c:	88 0f       	add	r24, r24
     f3e:	88 0f       	add	r24, r24
     f40:	88 0f       	add	r24, r24
     f42:	89 0f       	add	r24, r25
     f44:	80 93 f5 00 	sts	0x00F5, r24
     f48:	89 81       	ldd	r24, Y+1	; 0x01
     f4a:	88 0f       	add	r24, r24
     f4c:	88 0f       	add	r24, r24
     f4e:	88 0f       	add	r24, r24
     f50:	44 ef       	ldi	r20, 0xF4	; 244
     f52:	50 e0       	ldi	r21, 0x00	; 0
     f54:	fa 01       	movw	r30, r20
     f56:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
     f58:	ef ee       	ldi	r30, 0xEF	; 239
     f5a:	f0 e0       	ldi	r31, 0x00	; 0
     f5c:	90 81       	ld	r25, Z
     f5e:	d8 01       	movw	r26, r16
     f60:	16 96       	adiw	r26, 0x06	; 6
     f62:	8c 91       	ld	r24, X
     f64:	16 97       	sbiw	r26, 0x06	; 6
     f66:	89 2b       	or	r24, r25
     f68:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     f6a:	1e 96       	adiw	r26, 0x0e	; 14
     f6c:	1c 92       	st	X, r1
     f6e:	da 01       	movw	r26, r20
     f70:	8c 91       	ld	r24, X
     f72:	84 60       	ori	r24, 0x04	; 4
     f74:	8c 93       	st	X, r24
     f76:	80 ef       	ldi	r24, 0xF0	; 240
     f78:	90 e0       	ldi	r25, 0x00	; 0
     f7a:	dc 01       	movw	r26, r24
     f7c:	2c 91       	ld	r18, X
     f7e:	2b 7f       	andi	r18, 0xFB	; 251
     f80:	2c 93       	st	X, r18
          Can_set_idemsk();
     f82:	da 01       	movw	r26, r20
     f84:	8c 91       	ld	r24, X
     f86:	81 60       	ori	r24, 0x01	; 1
     f88:	8c 93       	st	X, r24
          Can_config_rx()    
     f8a:	80 81       	ld	r24, Z
     f8c:	8f 73       	andi	r24, 0x3F	; 63
     f8e:	80 83       	st	Z, r24
     f90:	80 81       	ld	r24, Z
     f92:	80 68       	ori	r24, 0x80	; 128
     f94:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f96:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
     f98:	3c c3       	rjmp	.+1656   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     f9a:	8f ef       	ldi	r24, 0xFF	; 255
     f9c:	9f ef       	ldi	r25, 0xFF	; 255
     f9e:	dc 01       	movw	r26, r24
     fa0:	89 83       	std	Y+1, r24	; 0x01
     fa2:	9a 83       	std	Y+2, r25	; 0x02
     fa4:	ab 83       	std	Y+3, r26	; 0x03
     fa6:	bc 83       	std	Y+4, r27	; 0x04
     fa8:	9b 81       	ldd	r25, Y+3	; 0x03
     faa:	92 95       	swap	r25
     fac:	96 95       	lsr	r25
     fae:	97 70       	andi	r25, 0x07	; 7
     fb0:	8c 81       	ldd	r24, Y+4	; 0x04
     fb2:	88 0f       	add	r24, r24
     fb4:	88 0f       	add	r24, r24
     fb6:	88 0f       	add	r24, r24
     fb8:	89 0f       	add	r24, r25
     fba:	80 93 f7 00 	sts	0x00F7, r24
     fbe:	9a 81       	ldd	r25, Y+2	; 0x02
     fc0:	92 95       	swap	r25
     fc2:	96 95       	lsr	r25
     fc4:	97 70       	andi	r25, 0x07	; 7
     fc6:	8b 81       	ldd	r24, Y+3	; 0x03
     fc8:	88 0f       	add	r24, r24
     fca:	88 0f       	add	r24, r24
     fcc:	88 0f       	add	r24, r24
     fce:	89 0f       	add	r24, r25
     fd0:	80 93 f6 00 	sts	0x00F6, r24
     fd4:	99 81       	ldd	r25, Y+1	; 0x01
     fd6:	92 95       	swap	r25
     fd8:	96 95       	lsr	r25
     fda:	97 70       	andi	r25, 0x07	; 7
     fdc:	8a 81       	ldd	r24, Y+2	; 0x02
     fde:	88 0f       	add	r24, r24
     fe0:	88 0f       	add	r24, r24
     fe2:	88 0f       	add	r24, r24
     fe4:	89 0f       	add	r24, r25
     fe6:	80 93 f5 00 	sts	0x00F5, r24
     fea:	89 81       	ldd	r24, Y+1	; 0x01
     fec:	88 0f       	add	r24, r24
     fee:	88 0f       	add	r24, r24
     ff0:	88 0f       	add	r24, r24
     ff2:	44 ef       	ldi	r20, 0xF4	; 244
     ff4:	50 e0       	ldi	r21, 0x00	; 0
     ff6:	fa 01       	movw	r30, r20
     ff8:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
     ffa:	ef ee       	ldi	r30, 0xEF	; 239
     ffc:	f0 e0       	ldi	r31, 0x00	; 0
     ffe:	90 81       	ld	r25, Z
    1000:	d8 01       	movw	r26, r16
    1002:	16 96       	adiw	r26, 0x06	; 6
    1004:	8c 91       	ld	r24, X
    1006:	16 97       	sbiw	r26, 0x06	; 6
    1008:	89 2b       	or	r24, r25
    100a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    100c:	81 e0       	ldi	r24, 0x01	; 1
    100e:	1e 96       	adiw	r26, 0x0e	; 14
    1010:	8c 93       	st	X, r24
    1012:	da 01       	movw	r26, r20
    1014:	8c 91       	ld	r24, X
    1016:	84 60       	ori	r24, 0x04	; 4
    1018:	8c 93       	st	X, r24
    101a:	80 ef       	ldi	r24, 0xF0	; 240
    101c:	90 e0       	ldi	r25, 0x00	; 0
    101e:	dc 01       	movw	r26, r24
    1020:	2c 91       	ld	r18, X
    1022:	24 60       	ori	r18, 0x04	; 4
    1024:	2c 93       	st	X, r18
          Can_clear_rplv();
    1026:	80 81       	ld	r24, Z
    1028:	8f 7d       	andi	r24, 0xDF	; 223
    102a:	80 83       	st	Z, r24
          Can_clear_idemsk();
    102c:	da 01       	movw	r26, r20
    102e:	8c 91       	ld	r24, X
    1030:	8e 7f       	andi	r24, 0xFE	; 254
    1032:	8c 93       	st	X, r24
          Can_config_rx();       
    1034:	80 81       	ld	r24, Z
    1036:	8f 73       	andi	r24, 0x3F	; 63
    1038:	80 83       	st	Z, r24
    103a:	80 81       	ld	r24, Z
    103c:	80 68       	ori	r24, 0x80	; 128
    103e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1040:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1042:	e7 c2       	rjmp	.+1486   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1044:	f8 01       	movw	r30, r16
    1046:	87 85       	ldd	r24, Z+15	; 0x0f
    1048:	88 23       	and	r24, r24
    104a:	69 f1       	breq	.+90     	; 0x10a6 <can_cmd+0x636>
    104c:	94 81       	ldd	r25, Z+4	; 0x04
    104e:	92 95       	swap	r25
    1050:	96 95       	lsr	r25
    1052:	97 70       	andi	r25, 0x07	; 7
    1054:	85 81       	ldd	r24, Z+5	; 0x05
    1056:	88 0f       	add	r24, r24
    1058:	88 0f       	add	r24, r24
    105a:	88 0f       	add	r24, r24
    105c:	89 0f       	add	r24, r25
    105e:	80 93 f3 00 	sts	0x00F3, r24
    1062:	93 81       	ldd	r25, Z+3	; 0x03
    1064:	92 95       	swap	r25
    1066:	96 95       	lsr	r25
    1068:	97 70       	andi	r25, 0x07	; 7
    106a:	84 81       	ldd	r24, Z+4	; 0x04
    106c:	88 0f       	add	r24, r24
    106e:	88 0f       	add	r24, r24
    1070:	88 0f       	add	r24, r24
    1072:	89 0f       	add	r24, r25
    1074:	80 93 f2 00 	sts	0x00F2, r24
    1078:	92 81       	ldd	r25, Z+2	; 0x02
    107a:	92 95       	swap	r25
    107c:	96 95       	lsr	r25
    107e:	97 70       	andi	r25, 0x07	; 7
    1080:	83 81       	ldd	r24, Z+3	; 0x03
    1082:	88 0f       	add	r24, r24
    1084:	88 0f       	add	r24, r24
    1086:	88 0f       	add	r24, r24
    1088:	89 0f       	add	r24, r25
    108a:	80 93 f1 00 	sts	0x00F1, r24
    108e:	82 81       	ldd	r24, Z+2	; 0x02
    1090:	88 0f       	add	r24, r24
    1092:	88 0f       	add	r24, r24
    1094:	88 0f       	add	r24, r24
    1096:	80 93 f0 00 	sts	0x00F0, r24
    109a:	ef ee       	ldi	r30, 0xEF	; 239
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	80 81       	ld	r24, Z
    10a0:	80 61       	ori	r24, 0x10	; 16
    10a2:	80 83       	st	Z, r24
    10a4:	16 c0       	rjmp	.+44     	; 0x10d2 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    10a6:	92 81       	ldd	r25, Z+2	; 0x02
    10a8:	96 95       	lsr	r25
    10aa:	96 95       	lsr	r25
    10ac:	96 95       	lsr	r25
    10ae:	83 81       	ldd	r24, Z+3	; 0x03
    10b0:	82 95       	swap	r24
    10b2:	88 0f       	add	r24, r24
    10b4:	80 7e       	andi	r24, 0xE0	; 224
    10b6:	89 0f       	add	r24, r25
    10b8:	80 93 f3 00 	sts	0x00F3, r24
    10bc:	82 81       	ldd	r24, Z+2	; 0x02
    10be:	82 95       	swap	r24
    10c0:	88 0f       	add	r24, r24
    10c2:	80 7e       	andi	r24, 0xE0	; 224
    10c4:	80 93 f2 00 	sts	0x00F2, r24
    10c8:	ef ee       	ldi	r30, 0xEF	; 239
    10ca:	f0 e0       	ldi	r31, 0x00	; 0
    10cc:	80 81       	ld	r24, Z
    10ce:	8f 7e       	andi	r24, 0xEF	; 239
    10d0:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    10d2:	c8 01       	movw	r24, r16
    10d4:	0e 94 ff 04 	call	0x9fe	; 0x9fe <get_idmask>
    10d8:	dc 01       	movw	r26, r24
    10da:	cb 01       	movw	r24, r22
    10dc:	89 83       	std	Y+1, r24	; 0x01
    10de:	9a 83       	std	Y+2, r25	; 0x02
    10e0:	ab 83       	std	Y+3, r26	; 0x03
    10e2:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    10e4:	9b 81       	ldd	r25, Y+3	; 0x03
    10e6:	92 95       	swap	r25
    10e8:	96 95       	lsr	r25
    10ea:	97 70       	andi	r25, 0x07	; 7
    10ec:	8c 81       	ldd	r24, Y+4	; 0x04
    10ee:	88 0f       	add	r24, r24
    10f0:	88 0f       	add	r24, r24
    10f2:	88 0f       	add	r24, r24
    10f4:	89 0f       	add	r24, r25
    10f6:	80 93 f7 00 	sts	0x00F7, r24
    10fa:	9a 81       	ldd	r25, Y+2	; 0x02
    10fc:	92 95       	swap	r25
    10fe:	96 95       	lsr	r25
    1100:	97 70       	andi	r25, 0x07	; 7
    1102:	8b 81       	ldd	r24, Y+3	; 0x03
    1104:	88 0f       	add	r24, r24
    1106:	88 0f       	add	r24, r24
    1108:	88 0f       	add	r24, r24
    110a:	89 0f       	add	r24, r25
    110c:	80 93 f6 00 	sts	0x00F6, r24
    1110:	99 81       	ldd	r25, Y+1	; 0x01
    1112:	92 95       	swap	r25
    1114:	96 95       	lsr	r25
    1116:	97 70       	andi	r25, 0x07	; 7
    1118:	8a 81       	ldd	r24, Y+2	; 0x02
    111a:	88 0f       	add	r24, r24
    111c:	88 0f       	add	r24, r24
    111e:	88 0f       	add	r24, r24
    1120:	89 0f       	add	r24, r25
    1122:	80 93 f5 00 	sts	0x00F5, r24
    1126:	89 81       	ldd	r24, Y+1	; 0x01
    1128:	88 0f       	add	r24, r24
    112a:	88 0f       	add	r24, r24
    112c:	88 0f       	add	r24, r24
    112e:	24 ef       	ldi	r18, 0xF4	; 244
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	f9 01       	movw	r30, r18
    1134:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1136:	ef ee       	ldi	r30, 0xEF	; 239
    1138:	f0 e0       	ldi	r31, 0x00	; 0
    113a:	90 81       	ld	r25, Z
    113c:	d8 01       	movw	r26, r16
    113e:	16 96       	adiw	r26, 0x06	; 6
    1140:	8c 91       	ld	r24, X
    1142:	89 2b       	or	r24, r25
    1144:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1146:	d9 01       	movw	r26, r18
    1148:	8c 91       	ld	r24, X
    114a:	8b 7f       	andi	r24, 0xFB	; 251
    114c:	8c 93       	st	X, r24
          Can_set_idemsk();
    114e:	8c 91       	ld	r24, X
    1150:	81 60       	ori	r24, 0x01	; 1
    1152:	8c 93       	st	X, r24
          Can_config_rx();       
    1154:	80 81       	ld	r24, Z
    1156:	8f 73       	andi	r24, 0x3F	; 63
    1158:	80 83       	st	Z, r24
    115a:	80 81       	ld	r24, Z
    115c:	80 68       	ori	r24, 0x80	; 128
    115e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1160:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1162:	57 c2       	rjmp	.+1198   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1164:	f8 01       	movw	r30, r16
    1166:	87 85       	ldd	r24, Z+15	; 0x0f
    1168:	88 23       	and	r24, r24
    116a:	69 f1       	breq	.+90     	; 0x11c6 <__stack+0xc7>
    116c:	94 81       	ldd	r25, Z+4	; 0x04
    116e:	92 95       	swap	r25
    1170:	96 95       	lsr	r25
    1172:	97 70       	andi	r25, 0x07	; 7
    1174:	85 81       	ldd	r24, Z+5	; 0x05
    1176:	88 0f       	add	r24, r24
    1178:	88 0f       	add	r24, r24
    117a:	88 0f       	add	r24, r24
    117c:	89 0f       	add	r24, r25
    117e:	80 93 f3 00 	sts	0x00F3, r24
    1182:	93 81       	ldd	r25, Z+3	; 0x03
    1184:	92 95       	swap	r25
    1186:	96 95       	lsr	r25
    1188:	97 70       	andi	r25, 0x07	; 7
    118a:	84 81       	ldd	r24, Z+4	; 0x04
    118c:	88 0f       	add	r24, r24
    118e:	88 0f       	add	r24, r24
    1190:	88 0f       	add	r24, r24
    1192:	89 0f       	add	r24, r25
    1194:	80 93 f2 00 	sts	0x00F2, r24
    1198:	92 81       	ldd	r25, Z+2	; 0x02
    119a:	92 95       	swap	r25
    119c:	96 95       	lsr	r25
    119e:	97 70       	andi	r25, 0x07	; 7
    11a0:	83 81       	ldd	r24, Z+3	; 0x03
    11a2:	88 0f       	add	r24, r24
    11a4:	88 0f       	add	r24, r24
    11a6:	88 0f       	add	r24, r24
    11a8:	89 0f       	add	r24, r25
    11aa:	80 93 f1 00 	sts	0x00F1, r24
    11ae:	82 81       	ldd	r24, Z+2	; 0x02
    11b0:	88 0f       	add	r24, r24
    11b2:	88 0f       	add	r24, r24
    11b4:	88 0f       	add	r24, r24
    11b6:	80 93 f0 00 	sts	0x00F0, r24
    11ba:	ef ee       	ldi	r30, 0xEF	; 239
    11bc:	f0 e0       	ldi	r31, 0x00	; 0
    11be:	80 81       	ld	r24, Z
    11c0:	80 61       	ori	r24, 0x10	; 16
    11c2:	80 83       	st	Z, r24
    11c4:	16 c0       	rjmp	.+44     	; 0x11f2 <__stack+0xf3>
          else              { Can_set_std_id(cmd->id.std);}
    11c6:	92 81       	ldd	r25, Z+2	; 0x02
    11c8:	96 95       	lsr	r25
    11ca:	96 95       	lsr	r25
    11cc:	96 95       	lsr	r25
    11ce:	83 81       	ldd	r24, Z+3	; 0x03
    11d0:	82 95       	swap	r24
    11d2:	88 0f       	add	r24, r24
    11d4:	80 7e       	andi	r24, 0xE0	; 224
    11d6:	89 0f       	add	r24, r25
    11d8:	80 93 f3 00 	sts	0x00F3, r24
    11dc:	82 81       	ldd	r24, Z+2	; 0x02
    11de:	82 95       	swap	r24
    11e0:	88 0f       	add	r24, r24
    11e2:	80 7e       	andi	r24, 0xE0	; 224
    11e4:	80 93 f2 00 	sts	0x00F2, r24
    11e8:	ef ee       	ldi	r30, 0xEF	; 239
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	80 81       	ld	r24, Z
    11ee:	8f 7e       	andi	r24, 0xEF	; 239
    11f0:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    11f2:	c8 01       	movw	r24, r16
    11f4:	0e 94 ff 04 	call	0x9fe	; 0x9fe <get_idmask>
    11f8:	dc 01       	movw	r26, r24
    11fa:	cb 01       	movw	r24, r22
    11fc:	89 83       	std	Y+1, r24	; 0x01
    11fe:	9a 83       	std	Y+2, r25	; 0x02
    1200:	ab 83       	std	Y+3, r26	; 0x03
    1202:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1204:	9b 81       	ldd	r25, Y+3	; 0x03
    1206:	92 95       	swap	r25
    1208:	96 95       	lsr	r25
    120a:	97 70       	andi	r25, 0x07	; 7
    120c:	8c 81       	ldd	r24, Y+4	; 0x04
    120e:	88 0f       	add	r24, r24
    1210:	88 0f       	add	r24, r24
    1212:	88 0f       	add	r24, r24
    1214:	89 0f       	add	r24, r25
    1216:	80 93 f7 00 	sts	0x00F7, r24
    121a:	9a 81       	ldd	r25, Y+2	; 0x02
    121c:	92 95       	swap	r25
    121e:	96 95       	lsr	r25
    1220:	97 70       	andi	r25, 0x07	; 7
    1222:	8b 81       	ldd	r24, Y+3	; 0x03
    1224:	88 0f       	add	r24, r24
    1226:	88 0f       	add	r24, r24
    1228:	88 0f       	add	r24, r24
    122a:	89 0f       	add	r24, r25
    122c:	80 93 f6 00 	sts	0x00F6, r24
    1230:	99 81       	ldd	r25, Y+1	; 0x01
    1232:	92 95       	swap	r25
    1234:	96 95       	lsr	r25
    1236:	97 70       	andi	r25, 0x07	; 7
    1238:	8a 81       	ldd	r24, Y+2	; 0x02
    123a:	88 0f       	add	r24, r24
    123c:	88 0f       	add	r24, r24
    123e:	88 0f       	add	r24, r24
    1240:	89 0f       	add	r24, r25
    1242:	80 93 f5 00 	sts	0x00F5, r24
    1246:	89 81       	ldd	r24, Y+1	; 0x01
    1248:	88 0f       	add	r24, r24
    124a:	88 0f       	add	r24, r24
    124c:	88 0f       	add	r24, r24
    124e:	44 ef       	ldi	r20, 0xF4	; 244
    1250:	50 e0       	ldi	r21, 0x00	; 0
    1252:	fa 01       	movw	r30, r20
    1254:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1256:	ef ee       	ldi	r30, 0xEF	; 239
    1258:	f0 e0       	ldi	r31, 0x00	; 0
    125a:	90 81       	ld	r25, Z
    125c:	d8 01       	movw	r26, r16
    125e:	16 96       	adiw	r26, 0x06	; 6
    1260:	8c 91       	ld	r24, X
    1262:	16 97       	sbiw	r26, 0x06	; 6
    1264:	89 2b       	or	r24, r25
    1266:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1268:	1e 96       	adiw	r26, 0x0e	; 14
    126a:	1c 92       	st	X, r1
    126c:	da 01       	movw	r26, r20
    126e:	8c 91       	ld	r24, X
    1270:	84 60       	ori	r24, 0x04	; 4
    1272:	8c 93       	st	X, r24
    1274:	80 ef       	ldi	r24, 0xF0	; 240
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	dc 01       	movw	r26, r24
    127a:	2c 91       	ld	r18, X
    127c:	2b 7f       	andi	r18, 0xFB	; 251
    127e:	2c 93       	st	X, r18
          Can_set_idemsk();
    1280:	da 01       	movw	r26, r20
    1282:	8c 91       	ld	r24, X
    1284:	81 60       	ori	r24, 0x01	; 1
    1286:	8c 93       	st	X, r24
          Can_config_rx();       
    1288:	80 81       	ld	r24, Z
    128a:	8f 73       	andi	r24, 0x3F	; 63
    128c:	80 83       	st	Z, r24
    128e:	80 81       	ld	r24, Z
    1290:	80 68       	ori	r24, 0x80	; 128
    1292:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1294:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1296:	bd c1       	rjmp	.+890    	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1298:	f8 01       	movw	r30, r16
    129a:	87 85       	ldd	r24, Z+15	; 0x0f
    129c:	88 23       	and	r24, r24
    129e:	69 f1       	breq	.+90     	; 0x12fa <__stack+0x1fb>
    12a0:	94 81       	ldd	r25, Z+4	; 0x04
    12a2:	92 95       	swap	r25
    12a4:	96 95       	lsr	r25
    12a6:	97 70       	andi	r25, 0x07	; 7
    12a8:	85 81       	ldd	r24, Z+5	; 0x05
    12aa:	88 0f       	add	r24, r24
    12ac:	88 0f       	add	r24, r24
    12ae:	88 0f       	add	r24, r24
    12b0:	89 0f       	add	r24, r25
    12b2:	80 93 f3 00 	sts	0x00F3, r24
    12b6:	93 81       	ldd	r25, Z+3	; 0x03
    12b8:	92 95       	swap	r25
    12ba:	96 95       	lsr	r25
    12bc:	97 70       	andi	r25, 0x07	; 7
    12be:	84 81       	ldd	r24, Z+4	; 0x04
    12c0:	88 0f       	add	r24, r24
    12c2:	88 0f       	add	r24, r24
    12c4:	88 0f       	add	r24, r24
    12c6:	89 0f       	add	r24, r25
    12c8:	80 93 f2 00 	sts	0x00F2, r24
    12cc:	92 81       	ldd	r25, Z+2	; 0x02
    12ce:	92 95       	swap	r25
    12d0:	96 95       	lsr	r25
    12d2:	97 70       	andi	r25, 0x07	; 7
    12d4:	83 81       	ldd	r24, Z+3	; 0x03
    12d6:	88 0f       	add	r24, r24
    12d8:	88 0f       	add	r24, r24
    12da:	88 0f       	add	r24, r24
    12dc:	89 0f       	add	r24, r25
    12de:	80 93 f1 00 	sts	0x00F1, r24
    12e2:	82 81       	ldd	r24, Z+2	; 0x02
    12e4:	88 0f       	add	r24, r24
    12e6:	88 0f       	add	r24, r24
    12e8:	88 0f       	add	r24, r24
    12ea:	80 93 f0 00 	sts	0x00F0, r24
    12ee:	ef ee       	ldi	r30, 0xEF	; 239
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	80 81       	ld	r24, Z
    12f4:	80 61       	ori	r24, 0x10	; 16
    12f6:	80 83       	st	Z, r24
    12f8:	16 c0       	rjmp	.+44     	; 0x1326 <__stack+0x227>
          else              { Can_set_std_id(cmd->id.std);}
    12fa:	92 81       	ldd	r25, Z+2	; 0x02
    12fc:	96 95       	lsr	r25
    12fe:	96 95       	lsr	r25
    1300:	96 95       	lsr	r25
    1302:	83 81       	ldd	r24, Z+3	; 0x03
    1304:	82 95       	swap	r24
    1306:	88 0f       	add	r24, r24
    1308:	80 7e       	andi	r24, 0xE0	; 224
    130a:	89 0f       	add	r24, r25
    130c:	80 93 f3 00 	sts	0x00F3, r24
    1310:	82 81       	ldd	r24, Z+2	; 0x02
    1312:	82 95       	swap	r24
    1314:	88 0f       	add	r24, r24
    1316:	80 7e       	andi	r24, 0xE0	; 224
    1318:	80 93 f2 00 	sts	0x00F2, r24
    131c:	ef ee       	ldi	r30, 0xEF	; 239
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	80 81       	ld	r24, Z
    1322:	8f 7e       	andi	r24, 0xEF	; 239
    1324:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1326:	c8 01       	movw	r24, r16
    1328:	0e 94 ff 04 	call	0x9fe	; 0x9fe <get_idmask>
    132c:	dc 01       	movw	r26, r24
    132e:	cb 01       	movw	r24, r22
    1330:	89 83       	std	Y+1, r24	; 0x01
    1332:	9a 83       	std	Y+2, r25	; 0x02
    1334:	ab 83       	std	Y+3, r26	; 0x03
    1336:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1338:	9b 81       	ldd	r25, Y+3	; 0x03
    133a:	92 95       	swap	r25
    133c:	96 95       	lsr	r25
    133e:	97 70       	andi	r25, 0x07	; 7
    1340:	8c 81       	ldd	r24, Y+4	; 0x04
    1342:	88 0f       	add	r24, r24
    1344:	88 0f       	add	r24, r24
    1346:	88 0f       	add	r24, r24
    1348:	89 0f       	add	r24, r25
    134a:	80 93 f7 00 	sts	0x00F7, r24
    134e:	9a 81       	ldd	r25, Y+2	; 0x02
    1350:	92 95       	swap	r25
    1352:	96 95       	lsr	r25
    1354:	97 70       	andi	r25, 0x07	; 7
    1356:	8b 81       	ldd	r24, Y+3	; 0x03
    1358:	88 0f       	add	r24, r24
    135a:	88 0f       	add	r24, r24
    135c:	88 0f       	add	r24, r24
    135e:	89 0f       	add	r24, r25
    1360:	80 93 f6 00 	sts	0x00F6, r24
    1364:	99 81       	ldd	r25, Y+1	; 0x01
    1366:	92 95       	swap	r25
    1368:	96 95       	lsr	r25
    136a:	97 70       	andi	r25, 0x07	; 7
    136c:	8a 81       	ldd	r24, Y+2	; 0x02
    136e:	88 0f       	add	r24, r24
    1370:	88 0f       	add	r24, r24
    1372:	88 0f       	add	r24, r24
    1374:	89 0f       	add	r24, r25
    1376:	80 93 f5 00 	sts	0x00F5, r24
    137a:	89 81       	ldd	r24, Y+1	; 0x01
    137c:	88 0f       	add	r24, r24
    137e:	88 0f       	add	r24, r24
    1380:	88 0f       	add	r24, r24
    1382:	44 ef       	ldi	r20, 0xF4	; 244
    1384:	50 e0       	ldi	r21, 0x00	; 0
    1386:	fa 01       	movw	r30, r20
    1388:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    138a:	ef ee       	ldi	r30, 0xEF	; 239
    138c:	f0 e0       	ldi	r31, 0x00	; 0
    138e:	90 81       	ld	r25, Z
    1390:	d8 01       	movw	r26, r16
    1392:	16 96       	adiw	r26, 0x06	; 6
    1394:	8c 91       	ld	r24, X
    1396:	16 97       	sbiw	r26, 0x06	; 6
    1398:	89 2b       	or	r24, r25
    139a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    139c:	81 e0       	ldi	r24, 0x01	; 1
    139e:	1e 96       	adiw	r26, 0x0e	; 14
    13a0:	8c 93       	st	X, r24
    13a2:	da 01       	movw	r26, r20
    13a4:	8c 91       	ld	r24, X
    13a6:	84 60       	ori	r24, 0x04	; 4
    13a8:	8c 93       	st	X, r24
    13aa:	80 ef       	ldi	r24, 0xF0	; 240
    13ac:	90 e0       	ldi	r25, 0x00	; 0
    13ae:	dc 01       	movw	r26, r24
    13b0:	2c 91       	ld	r18, X
    13b2:	24 60       	ori	r18, 0x04	; 4
    13b4:	2c 93       	st	X, r18
          Can_clear_rplv();
    13b6:	80 81       	ld	r24, Z
    13b8:	8f 7d       	andi	r24, 0xDF	; 223
    13ba:	80 83       	st	Z, r24
          Can_set_idemsk();
    13bc:	da 01       	movw	r26, r20
    13be:	8c 91       	ld	r24, X
    13c0:	81 60       	ori	r24, 0x01	; 1
    13c2:	8c 93       	st	X, r24
          Can_config_rx();       
    13c4:	80 81       	ld	r24, Z
    13c6:	8f 73       	andi	r24, 0x3F	; 63
    13c8:	80 83       	st	Z, r24
    13ca:	80 81       	ld	r24, Z
    13cc:	80 68       	ori	r24, 0x80	; 128
    13ce:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13d0:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    13d2:	1f c1       	rjmp	.+574    	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    13d4:	80 e0       	ldi	r24, 0x00	; 0
    13d6:	2a ef       	ldi	r18, 0xFA	; 250
    13d8:	30 e0       	ldi	r19, 0x00	; 0
    13da:	f8 01       	movw	r30, r16
    13dc:	a7 81       	ldd	r26, Z+7	; 0x07
    13de:	b0 85       	ldd	r27, Z+8	; 0x08
    13e0:	a8 0f       	add	r26, r24
    13e2:	b1 1d       	adc	r27, r1
    13e4:	9c 91       	ld	r25, X
    13e6:	d9 01       	movw	r26, r18
    13e8:	9c 93       	st	X, r25
    13ea:	8f 5f       	subi	r24, 0xFF	; 255
    13ec:	96 81       	ldd	r25, Z+6	; 0x06
    13ee:	89 17       	cp	r24, r25
    13f0:	a0 f3       	brcs	.-24     	; 0x13da <__stack+0x2db>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    13f2:	8f ef       	ldi	r24, 0xFF	; 255
    13f4:	9f ef       	ldi	r25, 0xFF	; 255
    13f6:	dc 01       	movw	r26, r24
    13f8:	89 83       	std	Y+1, r24	; 0x01
    13fa:	9a 83       	std	Y+2, r25	; 0x02
    13fc:	ab 83       	std	Y+3, r26	; 0x03
    13fe:	bc 83       	std	Y+4, r27	; 0x04
    1400:	9b 81       	ldd	r25, Y+3	; 0x03
    1402:	92 95       	swap	r25
    1404:	96 95       	lsr	r25
    1406:	97 70       	andi	r25, 0x07	; 7
    1408:	8c 81       	ldd	r24, Y+4	; 0x04
    140a:	88 0f       	add	r24, r24
    140c:	88 0f       	add	r24, r24
    140e:	88 0f       	add	r24, r24
    1410:	89 0f       	add	r24, r25
    1412:	80 93 f7 00 	sts	0x00F7, r24
    1416:	9a 81       	ldd	r25, Y+2	; 0x02
    1418:	92 95       	swap	r25
    141a:	96 95       	lsr	r25
    141c:	97 70       	andi	r25, 0x07	; 7
    141e:	8b 81       	ldd	r24, Y+3	; 0x03
    1420:	88 0f       	add	r24, r24
    1422:	88 0f       	add	r24, r24
    1424:	88 0f       	add	r24, r24
    1426:	89 0f       	add	r24, r25
    1428:	80 93 f6 00 	sts	0x00F6, r24
    142c:	99 81       	ldd	r25, Y+1	; 0x01
    142e:	92 95       	swap	r25
    1430:	96 95       	lsr	r25
    1432:	97 70       	andi	r25, 0x07	; 7
    1434:	8a 81       	ldd	r24, Y+2	; 0x02
    1436:	88 0f       	add	r24, r24
    1438:	88 0f       	add	r24, r24
    143a:	88 0f       	add	r24, r24
    143c:	89 0f       	add	r24, r25
    143e:	80 93 f5 00 	sts	0x00F5, r24
    1442:	89 81       	ldd	r24, Y+1	; 0x01
    1444:	88 0f       	add	r24, r24
    1446:	88 0f       	add	r24, r24
    1448:	88 0f       	add	r24, r24
    144a:	44 ef       	ldi	r20, 0xF4	; 244
    144c:	50 e0       	ldi	r21, 0x00	; 0
    144e:	fa 01       	movw	r30, r20
    1450:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1452:	ef ee       	ldi	r30, 0xEF	; 239
    1454:	f0 e0       	ldi	r31, 0x00	; 0
    1456:	90 81       	ld	r25, Z
    1458:	d8 01       	movw	r26, r16
    145a:	16 96       	adiw	r26, 0x06	; 6
    145c:	8c 91       	ld	r24, X
    145e:	16 97       	sbiw	r26, 0x06	; 6
    1460:	89 2b       	or	r24, r25
    1462:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1464:	81 e0       	ldi	r24, 0x01	; 1
    1466:	1e 96       	adiw	r26, 0x0e	; 14
    1468:	8c 93       	st	X, r24
    146a:	da 01       	movw	r26, r20
    146c:	8c 91       	ld	r24, X
    146e:	84 60       	ori	r24, 0x04	; 4
    1470:	8c 93       	st	X, r24
    1472:	80 ef       	ldi	r24, 0xF0	; 240
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	dc 01       	movw	r26, r24
    1478:	2c 91       	ld	r18, X
    147a:	24 60       	ori	r18, 0x04	; 4
    147c:	2c 93       	st	X, r18
          Can_set_rplv();
    147e:	80 81       	ld	r24, Z
    1480:	80 62       	ori	r24, 0x20	; 32
    1482:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1484:	da 01       	movw	r26, r20
    1486:	8c 91       	ld	r24, X
    1488:	8e 7f       	andi	r24, 0xFE	; 254
    148a:	8c 93       	st	X, r24
          Can_config_rx();       
    148c:	80 81       	ld	r24, Z
    148e:	8f 73       	andi	r24, 0x3F	; 63
    1490:	80 83       	st	Z, r24
    1492:	80 81       	ld	r24, Z
    1494:	80 68       	ori	r24, 0x80	; 128
    1496:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1498:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    149a:	bb c0       	rjmp	.+374    	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    149c:	f8 01       	movw	r30, r16
    149e:	87 85       	ldd	r24, Z+15	; 0x0f
    14a0:	88 23       	and	r24, r24
    14a2:	69 f1       	breq	.+90     	; 0x14fe <__stack+0x3ff>
    14a4:	94 81       	ldd	r25, Z+4	; 0x04
    14a6:	92 95       	swap	r25
    14a8:	96 95       	lsr	r25
    14aa:	97 70       	andi	r25, 0x07	; 7
    14ac:	85 81       	ldd	r24, Z+5	; 0x05
    14ae:	88 0f       	add	r24, r24
    14b0:	88 0f       	add	r24, r24
    14b2:	88 0f       	add	r24, r24
    14b4:	89 0f       	add	r24, r25
    14b6:	80 93 f3 00 	sts	0x00F3, r24
    14ba:	93 81       	ldd	r25, Z+3	; 0x03
    14bc:	92 95       	swap	r25
    14be:	96 95       	lsr	r25
    14c0:	97 70       	andi	r25, 0x07	; 7
    14c2:	84 81       	ldd	r24, Z+4	; 0x04
    14c4:	88 0f       	add	r24, r24
    14c6:	88 0f       	add	r24, r24
    14c8:	88 0f       	add	r24, r24
    14ca:	89 0f       	add	r24, r25
    14cc:	80 93 f2 00 	sts	0x00F2, r24
    14d0:	92 81       	ldd	r25, Z+2	; 0x02
    14d2:	92 95       	swap	r25
    14d4:	96 95       	lsr	r25
    14d6:	97 70       	andi	r25, 0x07	; 7
    14d8:	83 81       	ldd	r24, Z+3	; 0x03
    14da:	88 0f       	add	r24, r24
    14dc:	88 0f       	add	r24, r24
    14de:	88 0f       	add	r24, r24
    14e0:	89 0f       	add	r24, r25
    14e2:	80 93 f1 00 	sts	0x00F1, r24
    14e6:	82 81       	ldd	r24, Z+2	; 0x02
    14e8:	88 0f       	add	r24, r24
    14ea:	88 0f       	add	r24, r24
    14ec:	88 0f       	add	r24, r24
    14ee:	80 93 f0 00 	sts	0x00F0, r24
    14f2:	ef ee       	ldi	r30, 0xEF	; 239
    14f4:	f0 e0       	ldi	r31, 0x00	; 0
    14f6:	80 81       	ld	r24, Z
    14f8:	80 61       	ori	r24, 0x10	; 16
    14fa:	80 83       	st	Z, r24
    14fc:	16 c0       	rjmp	.+44     	; 0x152a <__stack+0x42b>
          else              { Can_set_std_id(cmd->id.std);}
    14fe:	92 81       	ldd	r25, Z+2	; 0x02
    1500:	96 95       	lsr	r25
    1502:	96 95       	lsr	r25
    1504:	96 95       	lsr	r25
    1506:	83 81       	ldd	r24, Z+3	; 0x03
    1508:	82 95       	swap	r24
    150a:	88 0f       	add	r24, r24
    150c:	80 7e       	andi	r24, 0xE0	; 224
    150e:	89 0f       	add	r24, r25
    1510:	80 93 f3 00 	sts	0x00F3, r24
    1514:	82 81       	ldd	r24, Z+2	; 0x02
    1516:	82 95       	swap	r24
    1518:	88 0f       	add	r24, r24
    151a:	80 7e       	andi	r24, 0xE0	; 224
    151c:	80 93 f2 00 	sts	0x00F2, r24
    1520:	ef ee       	ldi	r30, 0xEF	; 239
    1522:	f0 e0       	ldi	r31, 0x00	; 0
    1524:	80 81       	ld	r24, Z
    1526:	8f 7e       	andi	r24, 0xEF	; 239
    1528:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    152a:	f8 01       	movw	r30, r16
    152c:	86 81       	ldd	r24, Z+6	; 0x06
    152e:	88 23       	and	r24, r24
    1530:	79 f0       	breq	.+30     	; 0x1550 <__stack+0x451>
    1532:	80 e0       	ldi	r24, 0x00	; 0
    1534:	2a ef       	ldi	r18, 0xFA	; 250
    1536:	30 e0       	ldi	r19, 0x00	; 0
    1538:	f8 01       	movw	r30, r16
    153a:	a7 81       	ldd	r26, Z+7	; 0x07
    153c:	b0 85       	ldd	r27, Z+8	; 0x08
    153e:	a8 0f       	add	r26, r24
    1540:	b1 1d       	adc	r27, r1
    1542:	9c 91       	ld	r25, X
    1544:	d9 01       	movw	r26, r18
    1546:	9c 93       	st	X, r25
    1548:	8f 5f       	subi	r24, 0xFF	; 255
    154a:	96 81       	ldd	r25, Z+6	; 0x06
    154c:	89 17       	cp	r24, r25
    154e:	a0 f3       	brcs	.-24     	; 0x1538 <__stack+0x439>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1550:	c8 01       	movw	r24, r16
    1552:	0e 94 ff 04 	call	0x9fe	; 0x9fe <get_idmask>
    1556:	dc 01       	movw	r26, r24
    1558:	cb 01       	movw	r24, r22
    155a:	89 83       	std	Y+1, r24	; 0x01
    155c:	9a 83       	std	Y+2, r25	; 0x02
    155e:	ab 83       	std	Y+3, r26	; 0x03
    1560:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1562:	9b 81       	ldd	r25, Y+3	; 0x03
    1564:	92 95       	swap	r25
    1566:	96 95       	lsr	r25
    1568:	97 70       	andi	r25, 0x07	; 7
    156a:	8c 81       	ldd	r24, Y+4	; 0x04
    156c:	88 0f       	add	r24, r24
    156e:	88 0f       	add	r24, r24
    1570:	88 0f       	add	r24, r24
    1572:	89 0f       	add	r24, r25
    1574:	80 93 f7 00 	sts	0x00F7, r24
    1578:	9a 81       	ldd	r25, Y+2	; 0x02
    157a:	92 95       	swap	r25
    157c:	96 95       	lsr	r25
    157e:	97 70       	andi	r25, 0x07	; 7
    1580:	8b 81       	ldd	r24, Y+3	; 0x03
    1582:	88 0f       	add	r24, r24
    1584:	88 0f       	add	r24, r24
    1586:	88 0f       	add	r24, r24
    1588:	89 0f       	add	r24, r25
    158a:	80 93 f6 00 	sts	0x00F6, r24
    158e:	99 81       	ldd	r25, Y+1	; 0x01
    1590:	92 95       	swap	r25
    1592:	96 95       	lsr	r25
    1594:	97 70       	andi	r25, 0x07	; 7
    1596:	8a 81       	ldd	r24, Y+2	; 0x02
    1598:	88 0f       	add	r24, r24
    159a:	88 0f       	add	r24, r24
    159c:	88 0f       	add	r24, r24
    159e:	89 0f       	add	r24, r25
    15a0:	80 93 f5 00 	sts	0x00F5, r24
    15a4:	89 81       	ldd	r24, Y+1	; 0x01
    15a6:	88 0f       	add	r24, r24
    15a8:	88 0f       	add	r24, r24
    15aa:	88 0f       	add	r24, r24
    15ac:	44 ef       	ldi	r20, 0xF4	; 244
    15ae:	50 e0       	ldi	r21, 0x00	; 0
    15b0:	fa 01       	movw	r30, r20
    15b2:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    15b4:	ef ee       	ldi	r30, 0xEF	; 239
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	90 81       	ld	r25, Z
    15ba:	d8 01       	movw	r26, r16
    15bc:	16 96       	adiw	r26, 0x06	; 6
    15be:	8c 91       	ld	r24, X
    15c0:	16 97       	sbiw	r26, 0x06	; 6
    15c2:	89 2b       	or	r24, r25
    15c4:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    15c6:	81 e0       	ldi	r24, 0x01	; 1
    15c8:	1e 96       	adiw	r26, 0x0e	; 14
    15ca:	8c 93       	st	X, r24
    15cc:	da 01       	movw	r26, r20
    15ce:	8c 91       	ld	r24, X
    15d0:	84 60       	ori	r24, 0x04	; 4
    15d2:	8c 93       	st	X, r24
    15d4:	80 ef       	ldi	r24, 0xF0	; 240
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	dc 01       	movw	r26, r24
    15da:	2c 91       	ld	r18, X
    15dc:	24 60       	ori	r18, 0x04	; 4
    15de:	2c 93       	st	X, r18
          Can_set_rplv();
    15e0:	80 81       	ld	r24, Z
    15e2:	80 62       	ori	r24, 0x20	; 32
    15e4:	80 83       	st	Z, r24
          Can_set_idemsk();
    15e6:	da 01       	movw	r26, r20
    15e8:	8c 91       	ld	r24, X
    15ea:	81 60       	ori	r24, 0x01	; 1
    15ec:	8c 93       	st	X, r24
          Can_config_rx();       
    15ee:	80 81       	ld	r24, Z
    15f0:	8f 73       	andi	r24, 0x3F	; 63
    15f2:	80 83       	st	Z, r24
    15f4:	80 81       	ld	r24, Z
    15f6:	80 68       	ori	r24, 0x80	; 128
    15f8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    15fa:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    15fc:	0a c0       	rjmp	.+20     	; 0x1612 <__stack+0x513>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    15fe:	f8 01       	movw	r30, r16
    1600:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1602:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1604:	06 c0       	rjmp	.+12     	; 0x1612 <__stack+0x513>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1606:	8f e1       	ldi	r24, 0x1F	; 31
    1608:	d8 01       	movw	r26, r16
    160a:	19 96       	adiw	r26, 0x09	; 9
    160c:	8c 93       	st	X, r24
    160e:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1610:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1612:	0f 90       	pop	r0
    1614:	0f 90       	pop	r0
    1616:	0f 90       	pop	r0
    1618:	0f 90       	pop	r0
    161a:	df 91       	pop	r29
    161c:	cf 91       	pop	r28
    161e:	1f 91       	pop	r17
    1620:	0f 91       	pop	r16
    1622:	08 95       	ret

00001624 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1624:	ef 92       	push	r14
    1626:	ff 92       	push	r15
    1628:	1f 93       	push	r17
    162a:	cf 93       	push	r28
    162c:	df 93       	push	r29
    162e:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1630:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1632:	88 23       	and	r24, r24
    1634:	09 f4       	brne	.+2      	; 0x1638 <can_get_status+0x14>
    1636:	96 c0       	rjmp	.+300    	; 0x1764 <can_get_status+0x140>
    1638:	8f 31       	cpi	r24, 0x1F	; 31
    163a:	09 f4       	brne	.+2      	; 0x163e <can_get_status+0x1a>
    163c:	95 c0       	rjmp	.+298    	; 0x1768 <can_get_status+0x144>
    163e:	8f 3f       	cpi	r24, 0xFF	; 255
    1640:	09 f4       	brne	.+2      	; 0x1644 <can_get_status+0x20>
    1642:	94 c0       	rjmp	.+296    	; 0x176c <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1644:	88 81       	ld	r24, Y
    1646:	82 95       	swap	r24
    1648:	80 7f       	andi	r24, 0xF0	; 240
    164a:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    164e:	0e 94 7e 02 	call	0x4fc	; 0x4fc <can_get_mob_status>
    1652:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1654:	80 32       	cpi	r24, 0x20	; 32
    1656:	61 f0       	breq	.+24     	; 0x1670 <can_get_status+0x4c>
    1658:	81 32       	cpi	r24, 0x21	; 33
    165a:	20 f4       	brcc	.+8      	; 0x1664 <can_get_status+0x40>
    165c:	88 23       	and	r24, r24
    165e:	09 f4       	brne	.+2      	; 0x1662 <can_get_status+0x3e>
    1660:	87 c0       	rjmp	.+270    	; 0x1770 <can_get_status+0x14c>
    1662:	76 c0       	rjmp	.+236    	; 0x1750 <can_get_status+0x12c>
    1664:	80 34       	cpi	r24, 0x40	; 64
    1666:	09 f4       	brne	.+2      	; 0x166a <can_get_status+0x46>
    1668:	68 c0       	rjmp	.+208    	; 0x173a <can_get_status+0x116>
    166a:	80 3a       	cpi	r24, 0xA0	; 160
    166c:	09 f0       	breq	.+2      	; 0x1670 <can_get_status+0x4c>
    166e:	70 c0       	rjmp	.+224    	; 0x1750 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1670:	0f 2e       	mov	r0, r31
    1672:	ff ee       	ldi	r31, 0xEF	; 239
    1674:	ef 2e       	mov	r14, r31
    1676:	ff 24       	eor	r15, r15
    1678:	f0 2d       	mov	r31, r0
    167a:	f7 01       	movw	r30, r14
    167c:	80 81       	ld	r24, Z
    167e:	8f 70       	andi	r24, 0x0F	; 15
    1680:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1682:	8f 81       	ldd	r24, Y+7	; 0x07
    1684:	98 85       	ldd	r25, Y+8	; 0x08
    1686:	0e 94 91 02 	call	0x522	; 0x522 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    168a:	80 91 f0 00 	lds	r24, 0x00F0
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	84 70       	andi	r24, 0x04	; 4
    1692:	90 70       	andi	r25, 0x00	; 0
    1694:	95 95       	asr	r25
    1696:	87 95       	ror	r24
    1698:	95 95       	asr	r25
    169a:	87 95       	ror	r24
    169c:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    169e:	f7 01       	movw	r30, r14
    16a0:	80 81       	ld	r24, Z
    16a2:	84 ff       	sbrs	r24, 4
    16a4:	2d c0       	rjmp	.+90     	; 0x1700 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    16a6:	81 e0       	ldi	r24, 0x01	; 1
    16a8:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    16aa:	e3 ef       	ldi	r30, 0xF3	; 243
    16ac:	f0 e0       	ldi	r31, 0x00	; 0
    16ae:	80 81       	ld	r24, Z
    16b0:	86 95       	lsr	r24
    16b2:	86 95       	lsr	r24
    16b4:	86 95       	lsr	r24
    16b6:	8d 83       	std	Y+5, r24	; 0x05
    16b8:	a2 ef       	ldi	r26, 0xF2	; 242
    16ba:	b0 e0       	ldi	r27, 0x00	; 0
    16bc:	8c 91       	ld	r24, X
    16be:	90 81       	ld	r25, Z
    16c0:	92 95       	swap	r25
    16c2:	99 0f       	add	r25, r25
    16c4:	90 7e       	andi	r25, 0xE0	; 224
    16c6:	86 95       	lsr	r24
    16c8:	86 95       	lsr	r24
    16ca:	86 95       	lsr	r24
    16cc:	89 0f       	add	r24, r25
    16ce:	8c 83       	std	Y+4, r24	; 0x04
    16d0:	e1 ef       	ldi	r30, 0xF1	; 241
    16d2:	f0 e0       	ldi	r31, 0x00	; 0
    16d4:	80 81       	ld	r24, Z
    16d6:	9c 91       	ld	r25, X
    16d8:	92 95       	swap	r25
    16da:	99 0f       	add	r25, r25
    16dc:	90 7e       	andi	r25, 0xE0	; 224
    16de:	86 95       	lsr	r24
    16e0:	86 95       	lsr	r24
    16e2:	86 95       	lsr	r24
    16e4:	89 0f       	add	r24, r25
    16e6:	8b 83       	std	Y+3, r24	; 0x03
    16e8:	80 91 f0 00 	lds	r24, 0x00F0
    16ec:	90 81       	ld	r25, Z
    16ee:	92 95       	swap	r25
    16f0:	99 0f       	add	r25, r25
    16f2:	90 7e       	andi	r25, 0xE0	; 224
    16f4:	86 95       	lsr	r24
    16f6:	86 95       	lsr	r24
    16f8:	86 95       	lsr	r24
    16fa:	89 0f       	add	r24, r25
    16fc:	8a 83       	std	Y+2, r24	; 0x02
    16fe:	13 c0       	rjmp	.+38     	; 0x1726 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1700:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1702:	e3 ef       	ldi	r30, 0xF3	; 243
    1704:	f0 e0       	ldi	r31, 0x00	; 0
    1706:	80 81       	ld	r24, Z
    1708:	82 95       	swap	r24
    170a:	86 95       	lsr	r24
    170c:	87 70       	andi	r24, 0x07	; 7
    170e:	8b 83       	std	Y+3, r24	; 0x03
    1710:	80 91 f2 00 	lds	r24, 0x00F2
    1714:	90 81       	ld	r25, Z
    1716:	99 0f       	add	r25, r25
    1718:	99 0f       	add	r25, r25
    171a:	99 0f       	add	r25, r25
    171c:	82 95       	swap	r24
    171e:	86 95       	lsr	r24
    1720:	87 70       	andi	r24, 0x07	; 7
    1722:	89 0f       	add	r24, r25
    1724:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1726:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1728:	ef ee       	ldi	r30, 0xEF	; 239
    172a:	f0 e0       	ldi	r31, 0x00	; 0
    172c:	80 81       	ld	r24, Z
    172e:	8f 73       	andi	r24, 0x3F	; 63
    1730:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1732:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1736:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1738:	1c c0       	rjmp	.+56     	; 0x1772 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    173a:	80 e4       	ldi	r24, 0x40	; 64
    173c:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    173e:	ef ee       	ldi	r30, 0xEF	; 239
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	80 81       	ld	r24, Z
    1744:	8f 73       	andi	r24, 0x3F	; 63
    1746:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1748:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    174c:	80 e0       	ldi	r24, 0x00	; 0
            break;
    174e:	11 c0       	rjmp	.+34     	; 0x1772 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1750:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1752:	ef ee       	ldi	r30, 0xEF	; 239
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	80 81       	ld	r24, Z
    1758:	8f 73       	andi	r24, 0x3F	; 63
    175a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    175c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1760:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1762:	07 c0       	rjmp	.+14     	; 0x1772 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1764:	82 e0       	ldi	r24, 0x02	; 2
    1766:	05 c0       	rjmp	.+10     	; 0x1772 <can_get_status+0x14e>
    1768:	82 e0       	ldi	r24, 0x02	; 2
    176a:	03 c0       	rjmp	.+6      	; 0x1772 <can_get_status+0x14e>
    176c:	82 e0       	ldi	r24, 0x02	; 2
    176e:	01 c0       	rjmp	.+2      	; 0x1772 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1770:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1772:	df 91       	pop	r29
    1774:	cf 91       	pop	r28
    1776:	1f 91       	pop	r17
    1778:	ff 90       	pop	r15
    177a:	ef 90       	pop	r14
    177c:	08 95       	ret

0000177e <display_test>:

void display_test(void){
	uint8_t test_data='A';	
	//SM1_SendBlock(&);
	
}
    177e:	08 95       	ret

00001780 <display_init>:


void display_init(void){
//	SM1_Enable();
	
}
    1780:	08 95       	ret

00001782 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    1782:	90 93 15 01 	sts	0x0115, r25
    1786:	80 93 14 01 	sts	0x0114, r24
	CheckWDT();
    178a:	0e 94 f5 0e 	call	0x1dea	; 0x1dea <CheckWDT>
}
    178e:	08 95       	ret

00001790 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    1790:	e0 91 14 01 	lds	r30, 0x0114
    1794:	f0 91 15 01 	lds	r31, 0x0115
    1798:	90 81       	ld	r25, Z
    179a:	89 2b       	or	r24, r25
    179c:	80 83       	st	Z, r24
}
    179e:	08 95       	ret

000017a0 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    17a0:	e0 91 14 01 	lds	r30, 0x0114
    17a4:	f0 91 15 01 	lds	r31, 0x0115
    17a8:	10 82       	st	Z, r1
    17aa:	08 95       	ret

000017ac <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    17ac:	10 92 94 01 	sts	0x0194, r1
	event_queue_tail=0;
    17b0:	10 92 95 01 	sts	0x0195, r1
}
    17b4:	08 95       	ret

000017b6 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    17b6:	cf 93       	push	r28
    17b8:	df 93       	push	r29
    17ba:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    17bc:	c0 91 94 01 	lds	r28, 0x0194
    17c0:	d0 e0       	ldi	r29, 0x00	; 0
    17c2:	ce 01       	movw	r24, r28
    17c4:	01 96       	adiw	r24, 0x01	; 1
    17c6:	60 e1       	ldi	r22, 0x10	; 16
    17c8:	70 e0       	ldi	r23, 0x00	; 0
    17ca:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <__divmodhi4>
    17ce:	40 91 95 01 	lds	r20, 0x0195
    17d2:	50 e0       	ldi	r21, 0x00	; 0
    17d4:	84 17       	cp	r24, r20
    17d6:	95 07       	cpc	r25, r21
    17d8:	31 f0       	breq	.+12     	; 0x17e6 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    17da:	cc 57       	subi	r28, 0x7C	; 124
    17dc:	de 4f       	sbci	r29, 0xFE	; 254
    17de:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    17e0:	80 93 94 01 	sts	0x0194, r24
    17e4:	03 c0       	rjmp	.+6      	; 0x17ec <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    17e6:	88 e0       	ldi	r24, 0x08	; 8
    17e8:	0e 94 c8 0b 	call	0x1790	; 0x1790 <AddError>
	}
}
    17ec:	df 91       	pop	r29
    17ee:	cf 91       	pop	r28
    17f0:	08 95       	ret

000017f2 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    17f2:	80 91 95 01 	lds	r24, 0x0195
    17f6:	90 91 94 01 	lds	r25, 0x0194
    17fa:	98 17       	cp	r25, r24
    17fc:	31 f0       	breq	.+12     	; 0x180a <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    17fe:	e4 e8       	ldi	r30, 0x84	; 132
    1800:	f1 e0       	ldi	r31, 0x01	; 1
    1802:	e8 0f       	add	r30, r24
    1804:	f1 1d       	adc	r31, r1
    1806:	80 81       	ld	r24, Z
    1808:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    180a:	8b e0       	ldi	r24, 0x0B	; 11
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    180c:	08 95       	ret

0000180e <EventHandleEvent>:
	}
}
#endif

#if MCM==MCM_AD
static void MCMAD(void){
    180e:	80 91 95 01 	lds	r24, 0x0195
    1812:	90 91 94 01 	lds	r25, 0x0194
    1816:	98 17       	cp	r25, r24
    1818:	41 f0       	breq	.+16     	; 0x182a <EventHandleEvent+0x1c>
		mcm_ad_rx_data.dataStruct.BoundGap=64;
		mcm_ad_rx_data.dataStruct.BoundD2=128;
		mcm_ad_rx_data.dataStruct.BoundOff2=64;
		mcm_ad_rx_data.dataStruct.ReBoundD1=255;
		mcm_ad_rx_data.dataStruct.ReBoundGap=64;
		mcm_ad_rx_data.dataStruct.ReBoundD2=128;
    181a:	90 e0       	ldi	r25, 0x00	; 0
    181c:	01 96       	adiw	r24, 0x01	; 1
    181e:	60 e1       	ldi	r22, 0x10	; 16
    1820:	70 e0       	ldi	r23, 0x00	; 0
    1822:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <__divmodhi4>
    1826:	80 93 95 01 	sts	0x0195, r24
    182a:	08 95       	ret

0000182c <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    182c:	8c 30       	cpi	r24, 0x0C	; 12
    182e:	90 f4       	brcc	.+36     	; 0x1854 <led_set+0x28>
	led_port[led_id]|=((0x01)<<led_pins[led_id]);
    1830:	90 e0       	ldi	r25, 0x00	; 0
    1832:	fc 01       	movw	r30, r24
    1834:	ed 5d       	subi	r30, 0xDD	; 221
    1836:	fe 4f       	sbci	r31, 0xFE	; 254
    1838:	dc 01       	movw	r26, r24
    183a:	aa 5e       	subi	r26, 0xEA	; 234
    183c:	be 4f       	sbci	r27, 0xFE	; 254
    183e:	81 e0       	ldi	r24, 0x01	; 1
    1840:	90 e0       	ldi	r25, 0x00	; 0
    1842:	0c 90       	ld	r0, X
    1844:	02 c0       	rjmp	.+4      	; 0x184a <led_set+0x1e>
    1846:	88 0f       	add	r24, r24
    1848:	99 1f       	adc	r25, r25
    184a:	0a 94       	dec	r0
    184c:	e2 f7       	brpl	.-8      	; 0x1846 <led_set+0x1a>
    184e:	90 81       	ld	r25, Z
    1850:	89 2b       	or	r24, r25
    1852:	80 83       	st	Z, r24
    1854:	08 95       	ret

00001856 <led_clear>:
}

void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	fc 01       	movw	r30, r24
    185a:	ed 5d       	subi	r30, 0xDD	; 221
    185c:	fe 4f       	sbci	r31, 0xFE	; 254
    185e:	dc 01       	movw	r26, r24
    1860:	aa 5e       	subi	r26, 0xEA	; 234
    1862:	be 4f       	sbci	r27, 0xFE	; 254
    1864:	81 e0       	ldi	r24, 0x01	; 1
    1866:	90 e0       	ldi	r25, 0x00	; 0
    1868:	0c 90       	ld	r0, X
    186a:	02 c0       	rjmp	.+4      	; 0x1870 <led_clear+0x1a>
    186c:	88 0f       	add	r24, r24
    186e:	99 1f       	adc	r25, r25
    1870:	0a 94       	dec	r0
    1872:	e2 f7       	brpl	.-8      	; 0x186c <led_clear+0x16>
    1874:	80 95       	com	r24
    1876:	90 81       	ld	r25, Z
    1878:	89 23       	and	r24, r25
    187a:	80 83       	st	Z, r24
}
    187c:	08 95       	ret

0000187e <led_state_set>:
	}
	
}


void led_state_set(uint16_t led_new_state){
    187e:	ef 92       	push	r14
    1880:	ff 92       	push	r15
    1882:	0f 93       	push	r16
    1884:	1f 93       	push	r17
    1886:	cf 93       	push	r28
    1888:	df 93       	push	r29
    188a:	7c 01       	movw	r14, r24
    188c:	c0 e0       	ldi	r28, 0x00	; 0
    188e:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1890:	01 e0       	ldi	r16, 0x01	; 1
    1892:	10 e0       	ldi	r17, 0x00	; 0
	}
	
}


void led_state_set(uint16_t led_new_state){
    1894:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1896:	98 01       	movw	r18, r16
    1898:	0c 2e       	mov	r0, r28
    189a:	02 c0       	rjmp	.+4      	; 0x18a0 <led_state_set+0x22>
    189c:	22 0f       	add	r18, r18
    189e:	33 1f       	adc	r19, r19
    18a0:	0a 94       	dec	r0
    18a2:	e2 f7       	brpl	.-8      	; 0x189c <led_state_set+0x1e>
    18a4:	2e 21       	and	r18, r14
    18a6:	3f 21       	and	r19, r15
    18a8:	21 15       	cp	r18, r1
    18aa:	31 05       	cpc	r19, r1
    18ac:	11 f0       	breq	.+4      	; 0x18b2 <led_state_set+0x34>
			led_set(i);
    18ae:	0e 94 16 0c 	call	0x182c	; 0x182c <led_set>
    18b2:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    18b4:	cb 30       	cpi	r28, 0x0B	; 11
    18b6:	d1 05       	cpc	r29, r1
    18b8:	69 f7       	brne	.-38     	; 0x1894 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
	
}
    18ba:	df 91       	pop	r29
    18bc:	cf 91       	pop	r28
    18be:	1f 91       	pop	r17
    18c0:	0f 91       	pop	r16
    18c2:	ff 90       	pop	r15
    18c4:	ef 90       	pop	r14
    18c6:	08 95       	ret

000018c8 <led_init>:
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    18c8:	cf 93       	push	r28
    18ca:	df 93       	push	r29
	
	
	uint8_t led_id;

	led_pins[LED_ID_AMS]=LED_PIN_AMS;
    18cc:	26 e1       	ldi	r18, 0x16	; 22
    18ce:	31 e0       	ldi	r19, 0x01	; 1
    18d0:	41 e0       	ldi	r20, 0x01	; 1
    18d2:	40 93 16 01 	sts	0x0116, r20
	led_pins[LED_ID_TV]=LED_PIN_TV;
    18d6:	40 93 1b 01 	sts	0x011B, r20
	led_pins[LED_ID_TC]=LED_PIN_TC;
    18da:	92 e0       	ldi	r25, 0x02	; 2
    18dc:	90 93 1c 01 	sts	0x011C, r25
	led_pins[LED_ID_RECUP]=LED_PIN_RECUP;
    18e0:	63 e0       	ldi	r22, 0x03	; 3
    18e2:	60 93 1d 01 	sts	0x011D, r22
	led_pins[LED_ID_KOBI]=LED_PIN_KOBI;
    18e6:	84 e0       	ldi	r24, 0x04	; 4
    18e8:	80 93 1e 01 	sts	0x011E, r24
	led_pins[LED_ID_AD]=LED_PIN_AD;
    18ec:	90 93 1f 01 	sts	0x011F, r25
	led_pins[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    18f0:	80 93 17 01 	sts	0x0117, r24
	led_pins[LED_ID_IMD]=LED_PIN_IMD;
    18f4:	10 92 18 01 	sts	0x0118, r1
	led_pins[LED_ID_BRAKE]=LED_PIN_IMD;
    18f8:	10 92 1a 01 	sts	0x011A, r1
	led_pins[LED_ID_OK]=LED_PIN_OK;
    18fc:	10 92 19 01 	sts	0x0119, r1
	led_pins[LED_ID_START]=LED_PIN_START;
    1900:	57 e0       	ldi	r21, 0x07	; 7
    1902:	50 93 20 01 	sts	0x0120, r21
	
	led_dd[LED_ID_AMS]=LED_PIN_AMS;
    1906:	40 93 2e 01 	sts	0x012E, r20
	led_dd[LED_ID_TV]=LED_PIN_TV;
    190a:	40 93 33 01 	sts	0x0133, r20
	led_dd[LED_ID_TC]=LED_PIN_TC;
    190e:	90 93 34 01 	sts	0x0134, r25
	led_dd[LED_ID_RECUP]=LED_PIN_RECUP;
    1912:	60 93 35 01 	sts	0x0135, r22
	led_dd[LED_ID_KOBI]=LED_PIN_KOBI;
    1916:	80 93 36 01 	sts	0x0136, r24
	led_dd[LED_ID_AD]=LED_PIN_AD;
    191a:	90 93 37 01 	sts	0x0137, r25
	led_dd[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    191e:	80 93 2f 01 	sts	0x012F, r24
	led_dd[LED_ID_IMD]=LED_PIN_IMD;
    1922:	10 92 30 01 	sts	0x0130, r1
	led_dd[LED_ID_BRAKE]=LED_PIN_IMD;
    1926:	10 92 32 01 	sts	0x0132, r1
	led_dd[LED_ID_OK]=LED_PIN_OK;
    192a:	10 92 31 01 	sts	0x0131, r1
	led_dd[LED_ID_START]=LED_PIN_START;
    192e:	50 93 38 01 	sts	0x0138, r21
	
	led_port[LED_ID_AMS]=LED_PIN_AMS;
    1932:	40 93 23 01 	sts	0x0123, r20
	led_port[LED_ID_TV]=LED_PIN_TV;
    1936:	40 93 28 01 	sts	0x0128, r20
	led_port[LED_ID_TC]=LED_PIN_TC;
    193a:	90 93 29 01 	sts	0x0129, r25
	led_port[LED_ID_RECUP]=LED_PIN_RECUP;
    193e:	60 93 2a 01 	sts	0x012A, r22
	led_port[LED_ID_KOBI]=LED_PIN_KOBI;
    1942:	80 93 2b 01 	sts	0x012B, r24
	led_port[LED_ID_AD]=LED_PIN_AD;
    1946:	90 93 2c 01 	sts	0x012C, r25
	led_port[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    194a:	80 93 24 01 	sts	0x0124, r24
	led_port[LED_ID_IMD]=LED_PIN_IMD;
    194e:	10 92 25 01 	sts	0x0125, r1
	led_port[LED_ID_BRAKE]=LED_PIN_IMD;
    1952:	10 92 27 01 	sts	0x0127, r1
	led_port[LED_ID_OK]=LED_PIN_OK;
    1956:	10 92 26 01 	sts	0x0126, r1
	led_port[LED_ID_START]=LED_PIN_START;
    195a:	50 93 2d 01 	sts	0x012D, r21
    195e:	f9 01       	movw	r30, r18
    1960:	ae e2       	ldi	r26, 0x2E	; 46
    1962:	b1 e0       	ldi	r27, 0x01	; 1
    1964:	c3 e2       	ldi	r28, 0x23	; 35
    1966:	d1 e0       	ldi	r29, 0x01	; 1
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    1968:	25 5f       	subi	r18, 0xF5	; 245
    196a:	3f 4f       	sbci	r19, 0xFF	; 255
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
		/* set data direction to output*/
		led_dd[led_id]|=((0x01)<<led_pins[led_id]);
    196c:	41 e0       	ldi	r20, 0x01	; 1
    196e:	50 e0       	ldi	r21, 0x00	; 0
    1970:	ca 01       	movw	r24, r20
    1972:	01 90       	ld	r0, Z+
    1974:	02 c0       	rjmp	.+4      	; 0x197a <led_init+0xb2>
    1976:	88 0f       	add	r24, r24
    1978:	99 1f       	adc	r25, r25
    197a:	0a 94       	dec	r0
    197c:	e2 f7       	brpl	.-8      	; 0x1976 <led_init+0xae>
    197e:	9c 91       	ld	r25, X
    1980:	98 2b       	or	r25, r24
    1982:	9d 93       	st	X+, r25
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
    1984:	98 81       	ld	r25, Y
    1986:	89 2b       	or	r24, r25
    1988:	89 93       	st	Y+, r24
	led_port[LED_ID_OK]=LED_PIN_OK;
	led_port[LED_ID_START]=LED_PIN_START;
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
    198a:	e2 17       	cp	r30, r18
    198c:	f3 07       	cpc	r31, r19
    198e:	81 f7       	brne	.-32     	; 0x1970 <led_init+0xa8>
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
	}


	led_state=0xFFFF;
    1990:	8f ef       	ldi	r24, 0xFF	; 255
    1992:	9f ef       	ldi	r25, 0xFF	; 255
    1994:	90 93 22 01 	sts	0x0122, r25
    1998:	80 93 21 01 	sts	0x0121, r24
	led_state_set(led_state);
    199c:	0e 94 3f 0c 	call	0x187e	; 0x187e <led_state_set>
	
}
    19a0:	df 91       	pop	r29
    19a2:	cf 91       	pop	r28
    19a4:	08 95       	ret

000019a6 <led_is_set>:
		}
	return led_state;
}

uint8_t led_is_set(uint8_t led_id){
	return (uint8_t) led_port[led_id]&((0x01)<<led_pins[led_id]);
    19a6:	28 2f       	mov	r18, r24
    19a8:	30 e0       	ldi	r19, 0x00	; 0
    19aa:	f9 01       	movw	r30, r18
    19ac:	ea 5e       	subi	r30, 0xEA	; 234
    19ae:	fe 4f       	sbci	r31, 0xFE	; 254
    19b0:	81 e0       	ldi	r24, 0x01	; 1
    19b2:	90 e0       	ldi	r25, 0x00	; 0
    19b4:	00 80       	ld	r0, Z
    19b6:	02 c0       	rjmp	.+4      	; 0x19bc <led_is_set+0x16>
    19b8:	88 0f       	add	r24, r24
    19ba:	99 1f       	adc	r25, r25
    19bc:	0a 94       	dec	r0
    19be:	e2 f7       	brpl	.-8      	; 0x19b8 <led_is_set+0x12>
    19c0:	2d 5d       	subi	r18, 0xDD	; 221
    19c2:	3e 4f       	sbci	r19, 0xFE	; 254
    19c4:	f9 01       	movw	r30, r18
    19c6:	90 81       	ld	r25, Z
}
    19c8:	89 23       	and	r24, r25
    19ca:	08 95       	ret

000019cc <led_state_return>:
		}
	}
	
}

uint16_t led_state_return(void){
    19cc:	0f 93       	push	r16
    19ce:	1f 93       	push	r17
    19d0:	cf 93       	push	r28
    19d2:	df 93       	push	r29
    19d4:	c0 e0       	ldi	r28, 0x00	; 0
    19d6:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    19d8:	8c 2f       	mov	r24, r28
    19da:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <led_is_set>
    19de:	90 e0       	ldi	r25, 0x00	; 0
    19e0:	0c 2e       	mov	r0, r28
    19e2:	02 c0       	rjmp	.+4      	; 0x19e8 <led_state_return+0x1c>
    19e4:	88 0f       	add	r24, r24
    19e6:	99 1f       	adc	r25, r25
    19e8:	0a 94       	dec	r0
    19ea:	e2 f7       	brpl	.-8      	; 0x19e4 <led_state_return+0x18>
    19ec:	08 2b       	or	r16, r24
    19ee:	19 2b       	or	r17, r25
    19f0:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    19f2:	cb 30       	cpi	r28, 0x0B	; 11
    19f4:	d1 05       	cpc	r29, r1
    19f6:	81 f7       	brne	.-32     	; 0x19d8 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    19f8:	80 2f       	mov	r24, r16
    19fa:	91 2f       	mov	r25, r17
    19fc:	df 91       	pop	r29
    19fe:	cf 91       	pop	r28
    1a00:	1f 91       	pop	r17
    1a02:	0f 91       	pop	r16
    1a04:	08 95       	ret

00001a06 <led_toggle>:
void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
}


void led_toggle(uint8_t led_id){
    1a06:	cf 93       	push	r28
    1a08:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    1a0a:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <led_is_set>
    1a0e:	88 23       	and	r24, r24
    1a10:	21 f0       	breq	.+8      	; 0x1a1a <led_toggle+0x14>
		led_clear(led_id);
    1a12:	8c 2f       	mov	r24, r28
    1a14:	0e 94 2b 0c 	call	0x1856	; 0x1856 <led_clear>
    1a18:	03 c0       	rjmp	.+6      	; 0x1a20 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    1a1a:	8c 2f       	mov	r24, r28
    1a1c:	0e 94 16 0c 	call	0x182c	; 0x182c <led_set>
	}
	
}
    1a20:	cf 91       	pop	r28
    1a22:	08 95       	ret

00001a24 <main_init>:

void main_init(){

	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    1a24:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    1a26:	14 b8       	out	0x04, r1	; 4
	DDRC=0x00;
    1a28:	17 b8       	out	0x07, r1	; 7
	DDRE=0x00;
    1a2a:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    1a2c:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    1a2e:	83 b3       	in	r24, 0x13	; 19
    1a30:	80 7e       	andi	r24, 0xE0	; 224
    1a32:	83 bb       	out	0x13, r24	; 19
	
	PORTA=0xFF;
    1a34:	8f ef       	ldi	r24, 0xFF	; 255
    1a36:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    1a38:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    1a3a:	88 b9       	out	0x08, r24	; 8
	PORTD=0xFF;
    1a3c:	8b b9       	out	0x0b, r24	; 11
	PORTE=0xFF;
    1a3e:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    1a40:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    1a42:	84 b3       	in	r24, 0x14	; 20
    1a44:	8f 61       	ori	r24, 0x1F	; 31
    1a46:	84 bb       	out	0x14, r24	; 20
	

	DDRA=DDRA|0x08;
    1a48:	0b 9a       	sbi	0x01, 3	; 1
	PORTA=PORTA&(~0x08);
    1a4a:	13 98       	cbi	0x02, 3	; 2

	#ifdef IO_PORTB_OR
	DDRB|=IO_PORTB_OR;
    1a4c:	27 9a       	sbi	0x04, 7	; 4
	DDRB&=IO_PORTB_AND;
    1a4e:	20 98       	cbi	0x04, 0	; 4
	PORTB&=(~IO_PORTB_OR);
    1a50:	2f 98       	cbi	0x05, 7	; 5
	#endif

	#ifdef IO_PORTD_OR
	DDRD|=IO_PORTD_OR;
    1a52:	8a b1       	in	r24, 0x0a	; 10
    1a54:	8a b9       	out	0x0a, r24	; 10
	DDRD&=IO_PORTD_AND;
    1a56:	50 98       	cbi	0x0a, 0	; 10
	PORTD&=(~IO_PORTD_OR);
    1a58:	8b b1       	in	r24, 0x0b	; 11
    1a5a:	8b b9       	out	0x0b, r24	; 11
	DDRE|=IO_PORTE_OR;
	DDRE&=IO_PORTE_AND;
	PORTE&=(~IO_PORTE_OR);
	#endif

	CANInit();
    1a5c:	0e 94 4c 01 	call	0x298	; 0x298 <CANInit>
	#if HAS_200HZ|HAS_100HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
	#endif

	#if HAS_10HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    1a60:	83 e0       	ldi	r24, 0x03	; 3
    1a62:	60 e0       	ldi	r22, 0x00	; 0
    1a64:	0e 94 84 0e 	call	0x1d08	; 0x1d08 <Timer3_init>
	#if HAS_50HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    1a68:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_ADC
	DDRF=0x00;
    1a6c:	10 ba       	out	0x10, r1	; 16
	PORTF=0x00;
    1a6e:	11 ba       	out	0x11, r1	; 17
	ADInit(MCM_ADC_PRESCALER, TRUE);
    1a70:	80 e0       	ldi	r24, 0x00	; 0
    1a72:	90 e0       	ldi	r25, 0x00	; 0
    1a74:	61 e0       	ldi	r22, 0x01	; 1
    1a76:	70 e0       	ldi	r23, 0x00	; 0
    1a78:	0e 94 a3 00 	call	0x146	; 0x146 <ADInit>
	#endif

	InitWDT();
    1a7c:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <InitWDT>

	EventAddEvent(EVENT_INIT);
    1a80:	80 e0       	ldi	r24, 0x00	; 0
    1a82:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <EventAddEvent>
	#if HAS_LEDS
		led_init();
	#endif
		

}
    1a86:	08 95       	ret

00001a88 <main_deinit>:

void main_deinit(){
	
}
    1a88:	08 95       	ret

00001a8a <__vector_12>:

static S16 pwmVal;
static S16 delta;

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
    1a8a:	1f 92       	push	r1
    1a8c:	0f 92       	push	r0
    1a8e:	0f b6       	in	r0, 0x3f	; 63
    1a90:	0f 92       	push	r0
    1a92:	0b b6       	in	r0, 0x3b	; 59
    1a94:	0f 92       	push	r0
    1a96:	11 24       	eor	r1, r1
    1a98:	2f 93       	push	r18
    1a9a:	3f 93       	push	r19
    1a9c:	4f 93       	push	r20
    1a9e:	5f 93       	push	r21
    1aa0:	6f 93       	push	r22
    1aa2:	7f 93       	push	r23
    1aa4:	8f 93       	push	r24
    1aa6:	9f 93       	push	r25
    1aa8:	af 93       	push	r26
    1aaa:	bf 93       	push	r27
    1aac:	ef 93       	push	r30
    1aae:	ff 93       	push	r31
/* +--------------------------------+ */
    1ab0:	e8 e8       	ldi	r30, 0x88	; 136
    1ab2:	f0 e0       	ldi	r31, 0x00	; 0
    1ab4:	80 81       	ld	r24, Z
    1ab6:	91 81       	ldd	r25, Z+1	; 0x01
    1ab8:	80 5f       	subi	r24, 0xF0	; 240
    1aba:	98 4d       	sbci	r25, 0xD8	; 216
    1abc:	91 83       	std	Z+1, r25	; 0x01
    1abe:	80 83       	st	Z, r24

    1ac0:	81 e0       	ldi	r24, 0x01	; 1
    1ac2:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <EventAddEvent>
ISR(TIMER0_COMP_vect){
	return;
    1ac6:	ff 91       	pop	r31
    1ac8:	ef 91       	pop	r30
    1aca:	bf 91       	pop	r27
    1acc:	af 91       	pop	r26
    1ace:	9f 91       	pop	r25
    1ad0:	8f 91       	pop	r24
    1ad2:	7f 91       	pop	r23
    1ad4:	6f 91       	pop	r22
    1ad6:	5f 91       	pop	r21
    1ad8:	4f 91       	pop	r20
    1ada:	3f 91       	pop	r19
    1adc:	2f 91       	pop	r18
    1ade:	0f 90       	pop	r0
    1ae0:	0b be       	out	0x3b, r0	; 59
    1ae2:	0f 90       	pop	r0
    1ae4:	0f be       	out	0x3f, r0	; 63
    1ae6:	0f 90       	pop	r0
    1ae8:	1f 90       	pop	r1
    1aea:	18 95       	reti

00001aec <__vector_13>:
}

    1aec:	1f 92       	push	r1
    1aee:	0f 92       	push	r0
    1af0:	0f b6       	in	r0, 0x3f	; 63
    1af2:	0f 92       	push	r0
    1af4:	0b b6       	in	r0, 0x3b	; 59
    1af6:	0f 92       	push	r0
    1af8:	11 24       	eor	r1, r1
    1afa:	2f 93       	push	r18
    1afc:	3f 93       	push	r19
    1afe:	4f 93       	push	r20
    1b00:	5f 93       	push	r21
    1b02:	6f 93       	push	r22
    1b04:	7f 93       	push	r23
    1b06:	8f 93       	push	r24
    1b08:	9f 93       	push	r25
    1b0a:	af 93       	push	r26
    1b0c:	bf 93       	push	r27
    1b0e:	ef 93       	push	r30
    1b10:	ff 93       	push	r31
ISR(TIMER0_OVF_vect){
    1b12:	ea e8       	ldi	r30, 0x8A	; 138
    1b14:	f0 e0       	ldi	r31, 0x00	; 0
    1b16:	80 81       	ld	r24, Z
    1b18:	91 81       	ldd	r25, Z+1	; 0x01
    1b1a:	80 5e       	subi	r24, 0xE0	; 224
    1b1c:	91 4b       	sbci	r25, 0xB1	; 177
    1b1e:	91 83       	std	Z+1, r25	; 0x01
    1b20:	80 83       	st	Z, r24
	EventAddEvent(EVENT_PWM);
    1b22:	82 e0       	ldi	r24, 0x02	; 2
    1b24:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <EventAddEvent>
	return;
}
    1b28:	ff 91       	pop	r31
    1b2a:	ef 91       	pop	r30
    1b2c:	bf 91       	pop	r27
    1b2e:	af 91       	pop	r26
    1b30:	9f 91       	pop	r25
    1b32:	8f 91       	pop	r24
    1b34:	7f 91       	pop	r23
    1b36:	6f 91       	pop	r22
    1b38:	5f 91       	pop	r21
    1b3a:	4f 91       	pop	r20
    1b3c:	3f 91       	pop	r19
    1b3e:	2f 91       	pop	r18
    1b40:	0f 90       	pop	r0
    1b42:	0b be       	out	0x3b, r0	; 59
    1b44:	0f 90       	pop	r0
    1b46:	0f be       	out	0x3f, r0	; 63
    1b48:	0f 90       	pop	r0
    1b4a:	1f 90       	pop	r1
    1b4c:	18 95       	reti

00001b4e <__vector_14>:

ISR(TIMER1_COMPA_vect){
    1b4e:	1f 92       	push	r1
    1b50:	0f 92       	push	r0
    1b52:	0f b6       	in	r0, 0x3f	; 63
    1b54:	0f 92       	push	r0
    1b56:	0b b6       	in	r0, 0x3b	; 59
    1b58:	0f 92       	push	r0
    1b5a:	11 24       	eor	r1, r1
    1b5c:	2f 93       	push	r18
    1b5e:	3f 93       	push	r19
    1b60:	4f 93       	push	r20
    1b62:	5f 93       	push	r21
    1b64:	6f 93       	push	r22
    1b66:	7f 93       	push	r23
    1b68:	8f 93       	push	r24
    1b6a:	9f 93       	push	r25
    1b6c:	af 93       	push	r26
    1b6e:	bf 93       	push	r27
    1b70:	ef 93       	push	r30
    1b72:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    1b74:	ec e8       	ldi	r30, 0x8C	; 140
    1b76:	f0 e0       	ldi	r31, 0x00	; 0
    1b78:	80 81       	ld	r24, Z
    1b7a:	91 81       	ldd	r25, Z+1	; 0x01
    1b7c:	80 5c       	subi	r24, 0xC0	; 192
    1b7e:	93 46       	sbci	r25, 0x63	; 99
    1b80:	91 83       	std	Z+1, r25	; 0x01
    1b82:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    1b84:	83 e0       	ldi	r24, 0x03	; 3
    1b86:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <EventAddEvent>
	return;
}
    1b8a:	ff 91       	pop	r31
    1b8c:	ef 91       	pop	r30
    1b8e:	bf 91       	pop	r27
    1b90:	af 91       	pop	r26
    1b92:	9f 91       	pop	r25
    1b94:	8f 91       	pop	r24
    1b96:	7f 91       	pop	r23
    1b98:	6f 91       	pop	r22
    1b9a:	5f 91       	pop	r21
    1b9c:	4f 91       	pop	r20
    1b9e:	3f 91       	pop	r19
    1ba0:	2f 91       	pop	r18
    1ba2:	0f 90       	pop	r0
    1ba4:	0b be       	out	0x3b, r0	; 59
    1ba6:	0f 90       	pop	r0
    1ba8:	0f be       	out	0x3f, r0	; 63
    1baa:	0f 90       	pop	r0
    1bac:	1f 90       	pop	r1
    1bae:	18 95       	reti

00001bb0 <__vector_28>:

ISR(TIMER1_COMPB_vect){
    1bb0:	1f 92       	push	r1
    1bb2:	0f 92       	push	r0
    1bb4:	0f b6       	in	r0, 0x3f	; 63
    1bb6:	0f 92       	push	r0
    1bb8:	0b b6       	in	r0, 0x3b	; 59
    1bba:	0f 92       	push	r0
    1bbc:	11 24       	eor	r1, r1
    1bbe:	2f 93       	push	r18
    1bc0:	3f 93       	push	r19
    1bc2:	4f 93       	push	r20
    1bc4:	5f 93       	push	r21
    1bc6:	6f 93       	push	r22
    1bc8:	7f 93       	push	r23
    1bca:	8f 93       	push	r24
    1bcc:	9f 93       	push	r25
    1bce:	af 93       	push	r26
    1bd0:	bf 93       	push	r27
    1bd2:	ef 93       	push	r30
    1bd4:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    1bd6:	e8 e9       	ldi	r30, 0x98	; 152
    1bd8:	f0 e0       	ldi	r31, 0x00	; 0
    1bda:	80 81       	ld	r24, Z
    1bdc:	91 81       	ldd	r25, Z+1	; 0x01
    1bde:	88 55       	subi	r24, 0x58	; 88
    1be0:	9e 49       	sbci	r25, 0x9E	; 158
    1be2:	91 83       	std	Z+1, r25	; 0x01
    1be4:	80 83       	st	Z, r24
	EventAddEvent(EVENT_100HZ);
    1be6:	84 e0       	ldi	r24, 0x04	; 4
    1be8:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <EventAddEvent>
	return;
}
    1bec:	ff 91       	pop	r31
    1bee:	ef 91       	pop	r30
    1bf0:	bf 91       	pop	r27
    1bf2:	af 91       	pop	r26
    1bf4:	9f 91       	pop	r25
    1bf6:	8f 91       	pop	r24
    1bf8:	7f 91       	pop	r23
    1bfa:	6f 91       	pop	r22
    1bfc:	5f 91       	pop	r21
    1bfe:	4f 91       	pop	r20
    1c00:	3f 91       	pop	r19
    1c02:	2f 91       	pop	r18
    1c04:	0f 90       	pop	r0
    1c06:	0b be       	out	0x3b, r0	; 59
    1c08:	0f 90       	pop	r0
    1c0a:	0f be       	out	0x3f, r0	; 63
    1c0c:	0f 90       	pop	r0
    1c0e:	1f 90       	pop	r1
    1c10:	18 95       	reti

00001c12 <__vector_29>:

ISR(TIMER1_COMPC_vect){
    1c12:	1f 92       	push	r1
    1c14:	0f 92       	push	r0
    1c16:	0f b6       	in	r0, 0x3f	; 63
    1c18:	0f 92       	push	r0
    1c1a:	0b b6       	in	r0, 0x3b	; 59
    1c1c:	0f 92       	push	r0
    1c1e:	11 24       	eor	r1, r1
    1c20:	2f 93       	push	r18
    1c22:	3f 93       	push	r19
    1c24:	4f 93       	push	r20
    1c26:	5f 93       	push	r21
    1c28:	6f 93       	push	r22
    1c2a:	7f 93       	push	r23
    1c2c:	8f 93       	push	r24
    1c2e:	9f 93       	push	r25
    1c30:	af 93       	push	r26
    1c32:	bf 93       	push	r27
    1c34:	ef 93       	push	r30
    1c36:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    1c38:	ea e9       	ldi	r30, 0x9A	; 154
    1c3a:	f0 e0       	ldi	r31, 0x00	; 0
    1c3c:	80 81       	ld	r24, Z
    1c3e:	91 81       	ldd	r25, Z+1	; 0x01
    1c40:	80 5b       	subi	r24, 0xB0	; 176
    1c42:	9c 43       	sbci	r25, 0x3C	; 60
    1c44:	91 83       	std	Z+1, r25	; 0x01
    1c46:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    1c48:	85 e0       	ldi	r24, 0x05	; 5
    1c4a:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <EventAddEvent>
	return;
}
    1c4e:	ff 91       	pop	r31
    1c50:	ef 91       	pop	r30
    1c52:	bf 91       	pop	r27
    1c54:	af 91       	pop	r26
    1c56:	9f 91       	pop	r25
    1c58:	8f 91       	pop	r24
    1c5a:	7f 91       	pop	r23
    1c5c:	6f 91       	pop	r22
    1c5e:	5f 91       	pop	r21
    1c60:	4f 91       	pop	r20
    1c62:	3f 91       	pop	r19
    1c64:	2f 91       	pop	r18
    1c66:	0f 90       	pop	r0
    1c68:	0b be       	out	0x3b, r0	; 59
    1c6a:	0f 90       	pop	r0
    1c6c:	0f be       	out	0x3f, r0	; 63
    1c6e:	0f 90       	pop	r0
    1c70:	1f 90       	pop	r1
    1c72:	18 95       	reti

00001c74 <__vector_30>:

ISR(TIMER3_COMPA_vect){
    1c74:	1f 92       	push	r1
    1c76:	0f 92       	push	r0
    1c78:	0f b6       	in	r0, 0x3f	; 63
    1c7a:	0f 92       	push	r0
    1c7c:	0b b6       	in	r0, 0x3b	; 59
    1c7e:	0f 92       	push	r0
    1c80:	11 24       	eor	r1, r1
    1c82:	2f 93       	push	r18
    1c84:	3f 93       	push	r19
    1c86:	4f 93       	push	r20
    1c88:	5f 93       	push	r21
    1c8a:	6f 93       	push	r22
    1c8c:	7f 93       	push	r23
    1c8e:	8f 93       	push	r24
    1c90:	9f 93       	push	r25
    1c92:	af 93       	push	r26
    1c94:	bf 93       	push	r27
    1c96:	ef 93       	push	r30
    1c98:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    1c9a:	ec e9       	ldi	r30, 0x9C	; 156
    1c9c:	f0 e0       	ldi	r31, 0x00	; 0
    1c9e:	80 81       	ld	r24, Z
    1ca0:	91 81       	ldd	r25, Z+1	; 0x01
    1ca2:	8c 5d       	subi	r24, 0xDC	; 220
    1ca4:	9b 40       	sbci	r25, 0x0B	; 11
    1ca6:	91 83       	std	Z+1, r25	; 0x01
    1ca8:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    1caa:	86 e0       	ldi	r24, 0x06	; 6
    1cac:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <EventAddEvent>
	return;
}
    1cb0:	ff 91       	pop	r31
    1cb2:	ef 91       	pop	r30
    1cb4:	bf 91       	pop	r27
    1cb6:	af 91       	pop	r26
    1cb8:	9f 91       	pop	r25
    1cba:	8f 91       	pop	r24
    1cbc:	7f 91       	pop	r23
    1cbe:	6f 91       	pop	r22
    1cc0:	5f 91       	pop	r21
    1cc2:	4f 91       	pop	r20
    1cc4:	3f 91       	pop	r19
    1cc6:	2f 91       	pop	r18
    1cc8:	0f 90       	pop	r0
    1cca:	0b be       	out	0x3b, r0	; 59
    1ccc:	0f 90       	pop	r0
    1cce:	0f be       	out	0x3f, r0	; 63
    1cd0:	0f 90       	pop	r0
    1cd2:	1f 90       	pop	r1
    1cd4:	18 95       	reti

00001cd6 <__vector_15>:

ISR(TIMER3_COMPB_vect){
    1cd6:	1f 92       	push	r1
    1cd8:	0f 92       	push	r0
    1cda:	0f b6       	in	r0, 0x3f	; 63
    1cdc:	0f 92       	push	r0
    1cde:	11 24       	eor	r1, r1
    1ce0:	0f 90       	pop	r0
    1ce2:	0f be       	out	0x3f, r0	; 63
    1ce4:	0f 90       	pop	r0
    1ce6:	1f 90       	pop	r1
    1ce8:	18 95       	reti

00001cea <__vector_31>:
	OCR3B+=OCR3B_PERIOD_CNT;
	EventAddEvent(EVENT_5HZ);
    1cea:	1f 92       	push	r1
    1cec:	0f 92       	push	r0
    1cee:	0f b6       	in	r0, 0x3f	; 63
    1cf0:	0f 92       	push	r0
    1cf2:	11 24       	eor	r1, r1
    1cf4:	0f 90       	pop	r0
    1cf6:	0f be       	out	0x3f, r0	; 63
    1cf8:	0f 90       	pop	r0
    1cfa:	1f 90       	pop	r1
    1cfc:	18 95       	reti

00001cfe <Timer1_init>:
ISR(TIMER1_OVF_vect){}

ISR(TIMER3_OVF_vect){}


/* +--------------------------------+ */
    1cfe:	80 93 81 00 	sts	0x0081, r24
/* | CODE							| */
/* +--------------------------------+ */
    1d02:	60 93 6f 00 	sts	0x006F, r22
void Timer1_init(U8 prescaler, Bool interruptOverflow){
    1d06:	08 95       	ret

00001d08 <Timer3_init>:
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    1d08:	80 93 91 00 	sts	0x0091, r24
}

    1d0c:	60 93 71 00 	sts	0x0071, r22
void Timer3_init(U8 prescaler, Bool interruptOverflow){
    1d10:	08 95       	ret

00001d12 <TIMER_Timer1_OCR1A_on>:
	/*
	000 no Clock source
	001 CLK = BusCLK
    1d12:	80 91 84 00 	lds	r24, 0x0084
    1d16:	90 91 85 00 	lds	r25, 0x0085
    1d1a:	80 5f       	subi	r24, 0xF0	; 240
    1d1c:	98 4d       	sbci	r25, 0xD8	; 216
    1d1e:	90 93 89 00 	sts	0x0089, r25
    1d22:	80 93 88 00 	sts	0x0088, r24
	010 CLK = BusCLK/8
    1d26:	ef e6       	ldi	r30, 0x6F	; 111
    1d28:	f0 e0       	ldi	r31, 0x00	; 0
    1d2a:	80 81       	ld	r24, Z
    1d2c:	82 60       	ori	r24, 0x02	; 2
    1d2e:	80 83       	st	Z, r24
	011 CLK = BusCLK/64
    1d30:	08 95       	ret

00001d32 <TIMER_Timer1_OCR1B_on>:
	100 /256
	101 /1024
	*/
    1d32:	80 91 84 00 	lds	r24, 0x0084
    1d36:	90 91 85 00 	lds	r25, 0x0085
    1d3a:	80 5e       	subi	r24, 0xE0	; 224
    1d3c:	91 4b       	sbci	r25, 0xB1	; 177
    1d3e:	90 93 8b 00 	sts	0x008B, r25
    1d42:	80 93 8a 00 	sts	0x008A, r24
	TCCR3B = prescaler;
    1d46:	ef e6       	ldi	r30, 0x6F	; 111
    1d48:	f0 e0       	ldi	r31, 0x00	; 0
    1d4a:	80 81       	ld	r24, Z
    1d4c:	84 60       	ori	r24, 0x04	; 4
    1d4e:	80 83       	st	Z, r24
	
    1d50:	08 95       	ret

00001d52 <TIMER_Timer1_OCR1C_on>:
	TIMSK3 = (interruptOverflow<<TOIE3);
}

    1d52:	80 91 84 00 	lds	r24, 0x0084
    1d56:	90 91 85 00 	lds	r25, 0x0085
    1d5a:	80 5c       	subi	r24, 0xC0	; 192
    1d5c:	93 46       	sbci	r25, 0x63	; 99
    1d5e:	90 93 8d 00 	sts	0x008D, r25
    1d62:	80 93 8c 00 	sts	0x008C, r24
void TIMER_Timer1_OCR1A_on(void){
    1d66:	ef e6       	ldi	r30, 0x6F	; 111
    1d68:	f0 e0       	ldi	r31, 0x00	; 0
    1d6a:	80 81       	ld	r24, Z
    1d6c:	88 60       	ori	r24, 0x08	; 8
    1d6e:	80 83       	st	Z, r24
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    1d70:	08 95       	ret

00001d72 <TIMER_Timer3_OCR3A_on>:
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
}

    1d72:	80 91 94 00 	lds	r24, 0x0094
    1d76:	90 91 95 00 	lds	r25, 0x0095
    1d7a:	88 55       	subi	r24, 0x58	; 88
    1d7c:	9e 49       	sbci	r25, 0x9E	; 158
    1d7e:	90 93 99 00 	sts	0x0099, r25
    1d82:	80 93 98 00 	sts	0x0098, r24
void TIMER_Timer1_OCR1B_on(void){
    1d86:	e1 e7       	ldi	r30, 0x71	; 113
    1d88:	f0 e0       	ldi	r31, 0x00	; 0
    1d8a:	80 81       	ld	r24, Z
    1d8c:	82 60       	ori	r24, 0x02	; 2
    1d8e:	80 83       	st	Z, r24
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    1d90:	08 95       	ret

00001d92 <TIMER_Timer3_OCR3B_on>:
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
}

    1d92:	80 91 94 00 	lds	r24, 0x0094
    1d96:	90 91 95 00 	lds	r25, 0x0095
    1d9a:	80 5b       	subi	r24, 0xB0	; 176
    1d9c:	9c 43       	sbci	r25, 0x3C	; 60
    1d9e:	90 93 9b 00 	sts	0x009B, r25
    1da2:	80 93 9a 00 	sts	0x009A, r24
void TIMER_Timer1_OCR1C_on(void){
    1da6:	e1 e7       	ldi	r30, 0x71	; 113
    1da8:	f0 e0       	ldi	r31, 0x00	; 0
    1daa:	80 81       	ld	r24, Z
    1dac:	84 60       	ori	r24, 0x04	; 4
    1dae:	80 83       	st	Z, r24
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    1db0:	08 95       	ret

00001db2 <TIMER_Timer3_OCR3C_on>:
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
}

    1db2:	80 91 94 00 	lds	r24, 0x0094
    1db6:	90 91 95 00 	lds	r25, 0x0095
    1dba:	8c 5d       	subi	r24, 0xDC	; 220
    1dbc:	9b 40       	sbci	r25, 0x0B	; 11
    1dbe:	90 93 9d 00 	sts	0x009D, r25
    1dc2:	80 93 9c 00 	sts	0x009C, r24
void TIMER_Timer3_OCR3A_on(void){
    1dc6:	e1 e7       	ldi	r30, 0x71	; 113
    1dc8:	f0 e0       	ldi	r31, 0x00	; 0
    1dca:	80 81       	ld	r24, Z
    1dcc:	88 60       	ori	r24, 0x08	; 8
    1dce:	80 83       	st	Z, r24
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    1dd0:	08 95       	ret

00001dd2 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    1dd2:	2b e0       	ldi	r18, 0x0B	; 11
    1dd4:	88 e1       	ldi	r24, 0x18	; 24
    1dd6:	90 e0       	ldi	r25, 0x00	; 0
    1dd8:	0f b6       	in	r0, 0x3f	; 63
    1dda:	f8 94       	cli
    1ddc:	a8 95       	wdr
    1dde:	80 93 60 00 	sts	0x0060, r24
    1de2:	0f be       	out	0x3f, r0	; 63
    1de4:	20 93 60 00 	sts	0x0060, r18
}
    1de8:	08 95       	ret

00001dea <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    1dea:	04 b6       	in	r0, 0x34	; 52
    1dec:	03 fe       	sbrs	r0, 3
    1dee:	06 c0       	rjmp	.+12     	; 0x1dfc <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    1df0:	84 b7       	in	r24, 0x34	; 52
    1df2:	87 7f       	andi	r24, 0xF7	; 247
    1df4:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    1df6:	80 e1       	ldi	r24, 0x10	; 16
    1df8:	0e 94 c8 0b 	call	0x1790	; 0x1790 <AddError>
	}
}
    1dfc:	08 95       	ret

00001dfe <__divmodhi4>:
    1dfe:	97 fb       	bst	r25, 7
    1e00:	09 2e       	mov	r0, r25
    1e02:	07 26       	eor	r0, r23
    1e04:	0a d0       	rcall	.+20     	; 0x1e1a <__divmodhi4_neg1>
    1e06:	77 fd       	sbrc	r23, 7
    1e08:	04 d0       	rcall	.+8      	; 0x1e12 <__divmodhi4_neg2>
    1e0a:	0c d0       	rcall	.+24     	; 0x1e24 <__udivmodhi4>
    1e0c:	06 d0       	rcall	.+12     	; 0x1e1a <__divmodhi4_neg1>
    1e0e:	00 20       	and	r0, r0
    1e10:	1a f4       	brpl	.+6      	; 0x1e18 <__divmodhi4_exit>

00001e12 <__divmodhi4_neg2>:
    1e12:	70 95       	com	r23
    1e14:	61 95       	neg	r22
    1e16:	7f 4f       	sbci	r23, 0xFF	; 255

00001e18 <__divmodhi4_exit>:
    1e18:	08 95       	ret

00001e1a <__divmodhi4_neg1>:
    1e1a:	f6 f7       	brtc	.-4      	; 0x1e18 <__divmodhi4_exit>
    1e1c:	90 95       	com	r25
    1e1e:	81 95       	neg	r24
    1e20:	9f 4f       	sbci	r25, 0xFF	; 255
    1e22:	08 95       	ret

00001e24 <__udivmodhi4>:
    1e24:	aa 1b       	sub	r26, r26
    1e26:	bb 1b       	sub	r27, r27
    1e28:	51 e1       	ldi	r21, 0x11	; 17
    1e2a:	07 c0       	rjmp	.+14     	; 0x1e3a <__udivmodhi4_ep>

00001e2c <__udivmodhi4_loop>:
    1e2c:	aa 1f       	adc	r26, r26
    1e2e:	bb 1f       	adc	r27, r27
    1e30:	a6 17       	cp	r26, r22
    1e32:	b7 07       	cpc	r27, r23
    1e34:	10 f0       	brcs	.+4      	; 0x1e3a <__udivmodhi4_ep>
    1e36:	a6 1b       	sub	r26, r22
    1e38:	b7 0b       	sbc	r27, r23

00001e3a <__udivmodhi4_ep>:
    1e3a:	88 1f       	adc	r24, r24
    1e3c:	99 1f       	adc	r25, r25
    1e3e:	5a 95       	dec	r21
    1e40:	a9 f7       	brne	.-22     	; 0x1e2c <__udivmodhi4_loop>
    1e42:	80 95       	com	r24
    1e44:	90 95       	com	r25
    1e46:	bc 01       	movw	r22, r24
    1e48:	cd 01       	movw	r24, r26
    1e4a:	08 95       	ret

00001e4c <_exit>:
    1e4c:	f8 94       	cli

00001e4e <__stop_program>:
    1e4e:	ff cf       	rjmp	.-2      	; 0x1e4e <__stop_program>
