#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x145f04080 .scope module, "tb_even_parity" "tb_even_parity" 2 2;
 .timescale -9 -9;
P_0x600000338000 .param/l "t" 1 2 3, +C4<00000000000000000000000000001010>;
v0x600002438510_0 .var "clk", 0 0;
v0x6000024385a0_0 .var "din", 0 0;
v0x600002438630_0 .net "dout", 0 0, L_0x6000027380a0;  1 drivers
v0x6000024386c0_0 .var/i "k", 31 0;
v0x600002438750_0 .var "rst", 0 0;
v0x6000024387e0_0 .var "seq", 15 0;
E_0x600000338080 .event negedge, v0x6000024381b0_0;
E_0x6000003380c0 .event anyedge, v0x600002438360_0;
S_0x145f041f0 .scope module, "DUT" "even_parity" 2 16, 3 2 0, S_0x145f04080;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "din";
P_0x600003838000 .param/l "s0" 1 3 13, C4<00000000000000000000000000000000>;
P_0x600003838040 .param/l "s1" 1 3 14, C4<00000000000000000000000000000001>;
v0x600002438000_0 .net *"_ivl_0", 31 0, L_0x600002738000;  1 drivers
L_0x138040010 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002438090_0 .net *"_ivl_3", 30 0, L_0x138040010;  1 drivers
L_0x138040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002438120_0 .net/2u *"_ivl_4", 31 0, L_0x138040058;  1 drivers
v0x6000024381b0_0 .net "clk", 0 0, v0x600002438510_0;  1 drivers
v0x600002438240_0 .net "din", 0 0, v0x6000024385a0_0;  1 drivers
v0x6000024382d0_0 .net "dout", 0 0, L_0x6000027380a0;  alias, 1 drivers
v0x600002438360_0 .net "rst", 0 0, v0x600002438750_0;  1 drivers
v0x6000024383f0_0 .var "st_nxt", 0 0;
v0x600002438480_0 .var "st_reg", 0 0;
E_0x600000338180 .event anyedge, v0x600002438480_0, v0x600002438240_0;
E_0x6000003381c0 .event posedge, v0x6000024381b0_0;
L_0x600002738000 .concat [ 1 31 0 0], v0x600002438480_0, L_0x138040010;
L_0x6000027380a0 .cmp/eq 32, L_0x600002738000, L_0x138040058;
    .scope S_0x145f041f0;
T_0 ;
    %wait E_0x6000003381c0;
    %load/vec4 v0x600002438360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002438480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000024383f0_0;
    %assign/vec4 v0x600002438480_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x145f041f0;
T_1 ;
    %wait E_0x600000338180;
    %load/vec4 v0x600002438480_0;
    %store/vec4 v0x6000024383f0_0, 0, 1;
    %load/vec4 v0x600002438480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024383f0_0, 0, 1;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x600002438240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024383f0_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024383f0_0, 0, 1;
T_1.5 ;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x600002438240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024383f0_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024383f0_0, 0, 1;
T_1.7 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x145f04080;
T_2 ;
    %pushi/vec4 23727, 0, 16;
    %store/vec4 v0x6000024387e0_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_0x145f04080;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002438510_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x145f04080;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x600002438510_0;
    %inv;
    %store/vec4 v0x600002438510_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x145f04080;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002438750_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002438750_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x145f04080;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024385a0_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x600002438750_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0x6000003380c0;
    %jmp T_6.0;
T_6.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024386c0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000024386c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %wait E_0x600000338080;
    %load/vec4 v0x6000024387e0_0;
    %load/vec4 v0x6000024386c0_0;
    %part/s 1;
    %store/vec4 v0x6000024385a0_0, 0, 1;
    %load/vec4 v0x6000024386c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024386c0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %delay 20, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x145f04080;
T_7 ;
    %vpi_call 2 46 "$dumpfile", "tb_even_parity.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x145f04080 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_even_parity.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/even_parity/even_parity.v";
