
AVRASM ver. 2.1.9  usart.asm Sat Oct 01 03:21:55 2011

usart.asm(995): Including file 'usart.vec'
usart.asm(996): Including file 'usart.inc'
usart.inc(2): warning: Register r5 already defined by the .DEF directive
usart.asm(996): 'usart.inc' included form here
usart.inc(3): warning: Register r4 already defined by the .DEF directive
usart.asm(996): 'usart.inc' included form here
usart.inc(4): warning: Register r7 already defined by the .DEF directive
usart.asm(996): 'usart.inc' included form here
usart.inc(5): warning: Register r6 already defined by the .DEF directive
usart.asm(996): 'usart.inc' included form here
usart.inc(6): warning: Register r9 already defined by the .DEF directive
usart.asm(996): 'usart.inc' included form here
usart.inc(7): warning: Register r8 already defined by the .DEF directive
usart.asm(996): 'usart.inc' included form here
usart.inc(10): warning: Register r11 already defined by the .DEF directive
usart.asm(996): 'usart.inc' included form here
usart.inc(11): warning: Register r10 already defined by the .DEF directive
usart.asm(996): 'usart.inc' included form here
usart.inc(12): warning: Register r13 already defined by the .DEF directive
usart.asm(996): 'usart.inc' included form here
                 
                 
                 ;CodeVisionAVR C Compiler V1.25.3 Professional
                 ;(C) Copyright 1998-2007 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 12.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External SRAM size     : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : No
                 ;char is unsigned       : Yes
                 ;8 bit enums            : Yes
                 ;Word align FLASH struct: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0
                 
                 	.INCLUDE "usart.vec"
                 
                 ;INTERRUPT VECTORS
000000 940c 0030 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0060 	JMP  _usart_rx_isr
00001c 940c 0000 	JMP  0x00
00001e 940c 0083 	JMP  _usart_tx_isr
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 	.INCLUDE "usart.inc"
                 
                 	.DEF _rx_wr_index=R5
                 	.DEF _rx_rd_index=R4
                 	.DEF _rx_counter=R7
                 	.DEF _tx_wr_index=R6
                 	.DEF _tx_rd_index=R9
                 	.DEF _tx_counter=R8
                 _24:
00002a c080      	.DB  0x80,0xC0
                 	.DEF __lcd_x=R11
                 	.DEF __lcd_y=R10
                 	.DEF __lcd_maxx=R13
                 _0:
00002b 0041      	.DB  0x41,0x0
                 
                 __GLOBAL_INI_TBL:
00002c 0002      	.DW  0x02
00002d 0270      	.DW  __base_y_G2
00002e 0054      	.DW  _24*2
                 
00002f 0000      	.DW  0
                 _0x22:
                 
                 __RESET:
000030 94f8      	CLI
000031 27ee      	CLR  R30
000032 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000033 e0f1      	LDI  R31,1
000034 bffb      	OUT  GICR,R31
000035 bfeb      	OUT  GICR,R30
000036 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000037 e1f8      	LDI  R31,0x18
000038 bdf1      	OUT  WDTCR,R31
000039 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00003a e08d      	LDI  R24,13
00003b e0a2      	LDI  R26,2
00003c 27bb      	CLR  R27
                 __CLEAR_REG:
00003d 93ed      	ST   X+,R30
00003e 958a      	DEC  R24
00003f f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000040 e080      	LDI  R24,LOW(0x800)
000041 e098      	LDI  R25,HIGH(0x800)
000042 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000043 93ed      	ST   X+,R30
000044 9701      	SBIW R24,1
000045 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000046 e5e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000047 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000048 9185      	LPM  R24,Z+
000049 9195      	LPM  R25,Z+
00004a 9700      	SBIW R24,0
00004b f061      	BREQ __GLOBAL_INI_END
00004c 91a5      	LPM  R26,Z+
00004d 91b5      	LPM  R27,Z+
00004e 9005      	LPM  R0,Z+
00004f 9015      	LPM  R1,Z+
000050 01bf      	MOVW R22,R30
000051 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000052 9005      	LPM  R0,Z+
000053 920d      	ST   X+,R0
000054 9701      	SBIW R24,1
000055 f7e1      	BRNE __GLOBAL_INI_LOOP
000056 01fb      	MOVW R30,R22
000057 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
000058 e5ef      	LDI  R30,LOW(0x85F)
000059 bfed      	OUT  SPL,R30
00005a e0e8      	LDI  R30,HIGH(0x85F)
00005b bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005c e6c0      	LDI  R28,LOW(0x260)
00005d e0d2      	LDI  R29,HIGH(0x260)
                 
00005e 940c 009a 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 ;       1 /*****************************************************
                 ;       2 This program was produced by the
                 ;       3 CodeWizardAVR V1.25.3 Professional
                 ;       4 Automatic Program Generator
                 ;       5 © Copyright 1998-2007 Pavel Haiduc, HP InfoTech s.r.l.
                 ;       6 http://www.hpinfotech.com
                 ;       7 
                 ;       8 Project :
                 ;       9 Version :
                 ;      10 Date    : 10/1/2011
                 ;      11 Author  : Handiko Gesang
                 ;      12 Company :
                 ;      13 Comments:
                 ;      14 
                 ;      15 
                 ;      16 Chip type           : ATmega32
                 ;      17 Program type        : Application
                 ;      18 Clock frequency     : 12.000000 MHz
                 ;      19 Memory model        : Small
                 ;      20 External SRAM size  : 0
                 ;      21 Data Stack size     : 512
                 ;      22 *****************************************************/
                 ;      23 
                 ;      24 #include <mega32.h>
                 ;      25 #include <lcd.h>
                 ;      26 #include <delay.h>
                 ;      27 #include <stdio.h>
                 ;      28 
                 ;      29 #define RXB8    1
                 ;      30 #define TXB8    0
                 ;      31 #define UPE     2
                 ;      32 #define OVR     3
                 ;      33 #define FE      4
                 ;      34 #define UDRE    5
                 ;      35 #define RXC     7
                 ;      36 
                 ;      37 #define FRAMING_ERROR           (1<<FE)
                 ;      38 #define PARITY_ERROR            (1<<UPE)
                 ;      39 #define DATA_OVERRUN            (1<<OVR)
                 ;      40 #define DATA_REGISTER_EMPTY     (1<<UDRE)
                 ;      41 #define RX_COMPLETE             (1<<RXC)
                 ;      42 
                 ;      43 #asm
                 ;      44    .equ __lcd_port=0x1B ;PORTA
                    .equ __lcd_port=0x1B ;PORTA
                 ;      45 #endasm
                 ;      46 
                 ;      47 // USART Receiver buffer
                 ;      48 #define RX_BUFFER_SIZE  8
                 ;      49 char rx_buffer[RX_BUFFER_SIZE];
                 _rx_buffer:
000260           	.BYTE 0x8
                 ;      50 
                 ;      51 #if RX_BUFFER_SIZE<256
                 ;      52 unsigned char rx_wr_index,rx_rd_index,rx_counter;
                 ;      53 #else
                 ;      54 unsigned int rx_wr_index,rx_rd_index,rx_counter;
                 ;      55 #endif
                 ;      56 
                 ;      57 // This flag is set on USART Receiver buffer overflow
                 ;      58 bit rx_buffer_overflow;
                 ;      59 
                 ;      60 // USART Receiver interrupt service routine
                 ;      61 interrupt [USART_RXC] void usart_rx_isr(void)
                 ;      62 {
                 
                 	.CSEG
                 _usart_rx_isr:
000060 93ea      	ST   -Y,R30
000061 93fa      	ST   -Y,R31
000062 b7ef      	IN   R30,SREG
000063 93ea      	ST   -Y,R30
                 ;      63         char status,data;
                 ;      64         status=UCSRA;
000064 931a      	ST   -Y,R17
000065 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
000066 b11b      	IN   R17,11
                 ;      65         data=UDR;
000067 b10c      	IN   R16,12
                 ;      66         if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000068 2fe1      	MOV  R30,R17
000069 71ec      	ANDI R30,LOW(0x1C)
00006a f489      	BRNE _0x3
                 ;      67         {
                 ;      68                 rx_buffer[rx_wr_index]=data;
00006b 2de5      	MOV  R30,R5
00006c e0f0      	LDI  R31,0
00006d 5ae0      	SUBI R30,LOW(-_rx_buffer)
00006e 4ffd      	SBCI R31,HIGH(-_rx_buffer)
00006f 8300      	ST   Z,R16
                 ;      69                 if (++rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
000070 9453      	INC  R5
000071 e0e8      	LDI  R30,LOW(8)
000072 15e5      	CP   R30,R5
000073 f409      	BRNE _0x4
000074 2455      	CLR  R5
                 ;      70                 if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
000075 9473      	INC  R7
000076 e0e8      	LDI  R30,LOW(8)
000077 15e7      	CP   R30,R7
000078 f419      	BRNE _0x5
                 ;      71                 {
                 ;      72                         rx_counter=0;
000079 2477      	CLR  R7
                 ;      73                         rx_buffer_overflow=1;
00007a 9468      	SET
00007b f820      	BLD  R2,0
                 ;      74                 };
                 _0x5:
                 ;      75         };
                 _0x3:
                 ;      76 }
00007c 9109      	LD   R16,Y+
00007d 9119      	LD   R17,Y+
00007e 91e9      	LD   R30,Y+
00007f bfef      	OUT  SREG,R30
000080 91f9      	LD   R31,Y+
000081 91e9      	LD   R30,Y+
000082 9518      	RETI
                 ;      77 
                 ;      78 #ifndef _DEBUG_TERMINAL_IO_
                 ;      79 // Get a character from the USART Receiver buffer
                 ;      80 #define _ALTERNATE_GETCHAR_
                 ;      81 #pragma used+
                 ;      82 
                 ;      83 char getchar(void)
                 ;      84 {
                 ;      85         char data;
                 ;      86         while (rx_counter==0);
                 ;	data -> R17
                 ;      87         data=rx_buffer[rx_rd_index];
                 ;      88         if (++rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ;      89 
                 ;      90         #asm("cli")
                 ;      91         --rx_counter;
                 ;      92         #asm("sei")
                 ;      93 
                 ;      94         return data;
                 ;      95 }
                 ;      96 #pragma used-
                 ;      97 #endif
                 ;      98 
                 ;      99 // USART Transmitter buffer
                 ;     100 #define TX_BUFFER_SIZE 8
                 ;     101 char tx_buffer[TX_BUFFER_SIZE];
                 
                 	.DSEG
                 _tx_buffer:
000268           	.BYTE 0x8
                 ;     102 
                 ;     103 #if TX_BUFFER_SIZE<256
                 ;     104 unsigned char tx_wr_index,tx_rd_index,tx_counter;
                 ;     105 #else
                 ;     106 unsigned int tx_wr_index,tx_rd_index,tx_counter;
                 ;     107 #endif
                 ;     108 
                 ;     109 // USART Transmitter interrupt service routine
                 ;     110 interrupt [USART_TXC] void usart_tx_isr(void)
                 ;     111 {
                 
                 	.CSEG
                 _usart_tx_isr:
000083 93ea      	ST   -Y,R30
000084 93fa      	ST   -Y,R31
000085 b7ef      	IN   R30,SREG
000086 93ea      	ST   -Y,R30
                 ;     112         if (tx_counter)
000087 2088      	TST  R8
000088 f061      	BREQ _0xA
                 ;     113         {
                 ;     114                 --tx_counter;
000089 948a      	DEC  R8
                 ;     115                 UDR=tx_buffer[tx_rd_index];
00008a 2de9      	MOV  R30,R9
00008b e0f0      	LDI  R31,0
00008c 59e8      	SUBI R30,LOW(-_tx_buffer)
00008d 4ffd      	SBCI R31,HIGH(-_tx_buffer)
00008e 81e0      	LD   R30,Z
00008f b9ec      	OUT  0xC,R30
                 ;     116                 if (++tx_rd_index == TX_BUFFER_SIZE) tx_rd_index=0;
000090 9493      	INC  R9
000091 e0e8      	LDI  R30,LOW(8)
000092 15e9      	CP   R30,R9
000093 f409      	BRNE _0xB
000094 2499      	CLR  R9
                 ;     117         };
                 _0xB:
                 _0xA:
                 ;     118 }
000095 91e9      	LD   R30,Y+
000096 bfef      	OUT  SREG,R30
000097 91f9      	LD   R31,Y+
000098 91e9      	LD   R30,Y+
000099 9518      	RETI
                 ;     119 
                 ;     120 #ifndef _DEBUG_TERMINAL_IO_
                 ;     121 // Write a character to the USART Transmitter buffer
                 ;     122 #define _ALTERNATE_PUTCHAR_
                 ;     123 #pragma used+
                 ;     124 void putchar(char c)
                 ;     125 {
                 ;     126         while (tx_counter == TX_BUFFER_SIZE);
                 ;	c -> Y+0
                 ;     127 
                 ;     128         #asm("cli")
                 ;     129         if (tx_counter || ((UCSRA & DATA_REGISTER_EMPTY)==0))
                 ;     130         {
                 ;     131                 tx_buffer[tx_wr_index]=c;
                 ;     132                 if (++tx_wr_index == TX_BUFFER_SIZE) tx_wr_index=0;
                 ;     133                 ++tx_counter;
                 ;     134         }
                 ;     135         else
                 ;     136         UDR=c;
                 ;     137 
                 ;     138         #asm("sei")
                 ;     139 }
                 ;     140 
                 ;     141 #pragma used-
                 ;     142 #endif
                 ;     143 
                 ;     144 // Standard Input/Output functions
                 ;     145 #include <stdio.h>
                 ;     146 
                 ;     147 // Declare your global variables here
                 ;     148 
                 ;     149 void main(void)
                 ;     150 {
                 _main:
                 ;     151 // Declare your local variables here
                 ;     152 
                 ;     153 // Input/Output Ports initialization
                 ;     154 // Port A initialization
                 ;     155 // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ;     156 // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ;     157 PORTA=0x00;
00009a e0e0      	LDI  R30,LOW(0)
00009b bbeb      	OUT  0x1B,R30
                 ;     158 DDRA=0xFF;
00009c efef      	LDI  R30,LOW(255)
00009d bbea      	OUT  0x1A,R30
                 ;     159 
                 ;     160 // Port B initialization
                 ;     161 // Func7=Out Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;     162 // State7=0 State6=P State5=P State4=P State3=P State2=P State1=P State0=P
                 ;     163 PORTB=0x7F;
00009e e7ef      	LDI  R30,LOW(127)
00009f bbe8      	OUT  0x18,R30
                 ;     164 DDRB=0x80;
0000a0 e8e0      	LDI  R30,LOW(128)
0000a1 bbe7      	OUT  0x17,R30
                 ;     165 
                 ;     166 // Port C initialization
                 ;     167 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;     168 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;     169 PORTC=0x00;
0000a2 e0e0      	LDI  R30,LOW(0)
0000a3 bbe5      	OUT  0x15,R30
                 ;     170 DDRC=0x00;
0000a4 bbe4      	OUT  0x14,R30
                 ;     171 
                 ;     172 // Port D initialization
                 ;     173 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=Out Func0=In
                 ;     174 // State7=T State6=T State5=T State4=T State3=T State2=T State1=0 State0=T
                 ;     175 PORTD=0x00;
0000a5 bbe2      	OUT  0x12,R30
                 ;     176 DDRD=0x02;
0000a6 e0e2      	LDI  R30,LOW(2)
0000a7 bbe1      	OUT  0x11,R30
                 ;     177 
                 ;     178 // Timer/Counter 0 initialization
                 ;     179 // Clock source: System Clock
                 ;     180 // Clock value: Timer 0 Stopped
                 ;     181 // Mode: Normal top=FFh
                 ;     182 // OC0 output: Disconnected
                 ;     183 TCCR0=0x00;
0000a8 e0e0      	LDI  R30,LOW(0)
0000a9 bfe3      	OUT  0x33,R30
                 ;     184 TCNT0=0x00;
0000aa bfe2      	OUT  0x32,R30
                 ;     185 OCR0=0x00;
0000ab bfec      	OUT  0x3C,R30
                 ;     186 
                 ;     187 // Timer/Counter 1 initialization
                 ;     188 // Clock source: System Clock
                 ;     189 // Clock value: Timer 1 Stopped
                 ;     190 // Mode: Normal top=FFFFh
                 ;     191 // OC1A output: Discon.
                 ;     192 // OC1B output: Discon.
                 ;     193 // Noise Canceler: Off
                 ;     194 // Input Capture on Falling Edge
                 ;     195 // Timer 1 Overflow Interrupt: Off
                 ;     196 // Input Capture Interrupt: Off
                 ;     197 // Compare A Match Interrupt: Off
                 ;     198 // Compare B Match Interrupt: Off
                 ;     199 TCCR1A=0x00;
0000ac bdef      	OUT  0x2F,R30
                 ;     200 TCCR1B=0x00;
0000ad bdee      	OUT  0x2E,R30
                 ;     201 TCNT1H=0x00;
0000ae bded      	OUT  0x2D,R30
                 ;     202 TCNT1L=0x00;
0000af bdec      	OUT  0x2C,R30
                 ;     203 ICR1H=0x00;
0000b0 bde7      	OUT  0x27,R30
                 ;     204 ICR1L=0x00;
0000b1 bde6      	OUT  0x26,R30
                 ;     205 OCR1AH=0x00;
0000b2 bdeb      	OUT  0x2B,R30
                 ;     206 OCR1AL=0x00;
0000b3 bdea      	OUT  0x2A,R30
                 ;     207 OCR1BH=0x00;
0000b4 bde9      	OUT  0x29,R30
                 ;     208 OCR1BL=0x00;
0000b5 bde8      	OUT  0x28,R30
                 ;     209 
                 ;     210 // Timer/Counter 2 initialization
                 ;     211 // Clock source: System Clock
                 ;     212 // Clock value: Timer 2 Stopped
                 ;     213 // Mode: Normal top=FFh
                 ;     214 // OC2 output: Disconnected
                 ;     215 ASSR=0x00;
0000b6 bde2      	OUT  0x22,R30
                 ;     216 TCCR2=0x00;
0000b7 bde5      	OUT  0x25,R30
                 ;     217 TCNT2=0x00;
0000b8 bde4      	OUT  0x24,R30
                 ;     218 OCR2=0x00;
0000b9 bde3      	OUT  0x23,R30
                 ;     219 
                 ;     220 // External Interrupt(s) initialization
                 ;     221 // INT0: Off
                 ;     222 // INT1: Off
                 ;     223 // INT2: Off
                 ;     224 MCUCR=0x00;
0000ba bfe5      	OUT  0x35,R30
                 ;     225 MCUCSR=0x00;
0000bb bfe4      	OUT  0x34,R30
                 ;     226 
                 ;     227 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ;     228 TIMSK=0x00;
0000bc bfe9      	OUT  0x39,R30
                 ;     229 
                 ;     230 // USART initialization
                 ;     231 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ;     232 // USART Receiver: On
                 ;     233 // USART Transmitter: On
                 ;     234 // USART Mode: Asynchronous
                 ;     235 // USART Baud rate: 9600
                 ;     236 UCSRA=0x00;
0000bd b9eb      	OUT  0xB,R30
                 ;     237 UCSRB=0xD8;
0000be ede8      	LDI  R30,LOW(216)
0000bf b9ea      	OUT  0xA,R30
                 ;     238 UCSRC=0x86;
0000c0 e8e6      	LDI  R30,LOW(134)
0000c1 bde0      	OUT  0x20,R30
                 ;     239 UBRRH=0x00;
0000c2 e0e0      	LDI  R30,LOW(0)
0000c3 bde0      	OUT  0x20,R30
                 ;     240 UBRRL=0x4D;
0000c4 e4ed      	LDI  R30,LOW(77)
0000c5 b9e9      	OUT  0x9,R30
                 ;     241 
                 ;     242 // Analog Comparator initialization
                 ;     243 // Analog Comparator: Off
                 ;     244 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ;     245 ACSR=0x80;
0000c6 e8e0      	LDI  R30,LOW(128)
0000c7 b9e8      	OUT  0x8,R30
                 ;     246 SFIOR=0x00;
0000c8 e0e0      	LDI  R30,LOW(0)
0000c9 bfe0      	OUT  0x30,R30
                 ;     247 
                 ;     248 // Global enable interrupts
                 ;     249 #asm("sei")
0000ca 9478      	sei
                 ;     250 
                 ;     251 lcd_init(16);
0000cb e1e0      	LDI  R30,LOW(16)
0000cc 93ea      	ST   -Y,R30
0000cd 940e 0188 	CALL _lcd_init
                 ;     252 
                 ;     253 lcd_clear();
0000cf 940e 0135 	CALL _lcd_clear
                 ;     254 lcd_gotoxy(0,0);
0000d1 e0e0      	LDI  R30,LOW(0)
0000d2 93ea      	ST   -Y,R30
0000d3 93ea      	ST   -Y,R30
0000d4 940e 0125 	CALL _lcd_gotoxy
                 ;     255 lcd_putsf("A");
0000d6 e5e6
0000d7 e0f0      	__POINTW1FN _0,0
0000d8 93fa      	ST   -Y,R31
0000d9 93ea      	ST   -Y,R30
0000da 940e 0165 	CALL _lcd_putsf
                 ;     256 
                 ;     257 while (1)
                 _0x14:
                 ;     258       {
                 ;     259       // Place your code here
                 ;     260 
                 ;     261       };
0000dc cfff      	RJMP _0x14
                 ;     262 }
                 _0x17:
0000dd cfff      	RJMP _0x17
                 
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 __base_y_G2:
000270           	.BYTE 0x4
                 
                 	.CSEG
                 __lcd_delay_G2:
0000de e0ff          ldi   r31,15
                 __lcd_delay0:
0000df 95fa          dec   r31
0000e0 f7f1          brne  __lcd_delay0
0000e1 9508      	RET
                 __lcd_ready:
0000e2 b3aa          in    r26,__lcd_direction
0000e3 70af          andi  r26,0xf                 ;set as input
0000e4 bbaa          out   __lcd_direction,r26
0000e5 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
0000e6 98d8          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
0000e7 940e 00de 	CALL __lcd_delay_G2
0000e9 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
0000ea 940e 00de 	CALL __lcd_delay_G2
0000ec b3a9          in    r26,__lcd_pin
0000ed 98da          cbi   __lcd_port,__lcd_enable ;EN=0
0000ee 940e 00de 	CALL __lcd_delay_G2
0000f0 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
0000f1 940e 00de 	CALL __lcd_delay_G2
0000f3 98da          cbi   __lcd_port,__lcd_enable ;EN=0
0000f4 fda7          sbrc  r26,__lcd_busy_flag
0000f5 cff1          rjmp  __lcd_busy
0000f6 9508      	RET
                 __lcd_write_nibble_G2:
0000f7 7fa0          andi  r26,0xf0
0000f8 2bab          or    r26,r27
0000f9 bbab          out   __lcd_port,r26          ;write
0000fa 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
0000fb 940e 00de 	CALL __lcd_delay_G2
0000fd 98da          cbi   __lcd_port,__lcd_enable ;EN=0
0000fe 940e 00de 	CALL __lcd_delay_G2
000100 9508      	RET
                 __lcd_write_data:
000101 98d9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
000102 b3aa          in    r26,__lcd_direction
000103 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output    
000104 bbaa          out   __lcd_direction,r26
000105 b3bb          in    r27,__lcd_port
000106 70bf          andi  r27,0xf
000107 81a8          ld    r26,y
000108 940e 00f7 	CALL __lcd_write_nibble_G2
00010a 81a8          ld    r26,y
00010b 95a2          swap  r26
00010c 940e 00f7 	CALL __lcd_write_nibble_G2
00010e 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
00010f 9621      	ADIW R28,1
000110 9508      	RET
                 __lcd_read_nibble_G2:
000111 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
000112 940e 00de 	CALL __lcd_delay_G2
000114 b3e9          in    r30,__lcd_pin           ;read
000115 98da          cbi   __lcd_port,__lcd_enable ;EN=0
000116 940e 00de 	CALL __lcd_delay_G2
000118 7fe0          andi  r30,0xf0
000119 9508      	RET
                 _lcd_read_byte0_G2:
00011a 940e 00de 	CALL __lcd_delay_G2
00011c 940e 0111 	CALL __lcd_read_nibble_G2
00011e 2fae          mov   r26,r30
00011f 940e 0111 	CALL __lcd_read_nibble_G2
000121 98d9          cbi   __lcd_port,__lcd_rd     ;RD=0
000122 95e2          swap  r30
000123 2bea          or    r30,r26
000124 9508      	RET
                 _lcd_gotoxy:
000125 940e 00e2 	CALL __lcd_ready
000127 81e8      	LD   R30,Y
000128 e0f0      	LDI  R31,0
000129 59e0      	SUBI R30,LOW(-__base_y_G2)
00012a 4ffd      	SBCI R31,HIGH(-__base_y_G2)
00012b 81e0      	LD   R30,Z
00012c 81a9      	LDD  R26,Y+1
00012d 0fea      	ADD  R30,R26
00012e 93ea      	ST   -Y,R30
00012f 940e 0101 	CALL __lcd_write_data
000131 80b9      	LDD  R11,Y+1
000132 80a8      	LDD  R10,Y+0
000133 9622      	ADIW R28,2
000134 9508      	RET
                 _lcd_clear:
000135 940e 00e2 	CALL __lcd_ready
000137 e0e2      	LDI  R30,LOW(2)
000138 93ea      	ST   -Y,R30
000139 940e 0101 	CALL __lcd_write_data
00013b 940e 00e2 	CALL __lcd_ready
00013d e0ec      	LDI  R30,LOW(12)
00013e 93ea      	ST   -Y,R30
00013f 940e 0101 	CALL __lcd_write_data
000141 940e 00e2 	CALL __lcd_ready
000143 e0e1      	LDI  R30,LOW(1)
000144 93ea      	ST   -Y,R30
000145 940e 0101 	CALL __lcd_write_data
000147 e0e0      	LDI  R30,LOW(0)
000148 2eae      	MOV  R10,R30
000149 2ebe      	MOV  R11,R30
00014a 9508      	RET
                 _lcd_putchar:
00014b 93ef          push r30
00014c 93ff          push r31
00014d 81a8          ld   r26,y
00014e 9468          set
00014f 30aa          cpi  r26,10
000150 f021          breq __lcd_putchar1
000151 94e8          clt
000152 94b3      	INC  R11
000153 14db      	CP   R13,R11
000154 f438      	BRSH _0x19
                 	__lcd_putchar1:
000155 94a3      	INC  R10
000156 e0e0      	LDI  R30,LOW(0)
000157 93ea      	ST   -Y,R30
000158 92aa      	ST   -Y,R10
000159 940e 0125 	CALL _lcd_gotoxy
00015b f02e      	brts __lcd_putchar0
                 _0x19:
00015c df85          rcall __lcd_ready
00015d 9ad8          sbi  __lcd_port,__lcd_rs ;RS=1
00015e 81a8          ld   r26,y
00015f 93aa          st   -y,r26
000160 dfa0          rcall __lcd_write_data
                 __lcd_putchar0:
000161 91ff          pop  r31
000162 91ef          pop  r30
000163 9621      	ADIW R28,1
000164 9508      	RET
                 _lcd_putsf:
000165 931a      	ST   -Y,R17
                 _0x1D:
000166 81e9      	LDD  R30,Y+1
000167 81fa      	LDD  R31,Y+1+1
000168 9631      	ADIW R30,1
000169 83e9      	STD  Y+1,R30
00016a 83fa      	STD  Y+1+1,R31
00016b 9731      	SBIW R30,1
00016c 91e4      	LPM  R30,Z
00016d 2f1e      	MOV  R17,R30
00016e 30e0      	CPI  R30,0
00016f f021      	BREQ _0x1F
000170 931a      	ST   -Y,R17
000171 940e 014b 	CALL _lcd_putchar
000173 cff2      	RJMP _0x1D
                 _0x1F:
000174 8118      	LDD  R17,Y+0
000175 9623      	ADIW R28,3
000176 9508      	RET
                 __long_delay_G2:
000177 27aa          clr   r26
000178 27bb          clr   r27
                 __long_delay0:
000179 9711          sbiw  r26,1         ;2 cycles
00017a f7f1          brne  __long_delay0 ;2 cycles
00017b 9508      	RET
                 __lcd_init_write_G2:
00017c 98d9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
00017d b3aa          in    r26,__lcd_direction
00017e 6fa7          ori   r26,0xf7                ;set as output
00017f bbaa          out   __lcd_direction,r26
000180 b3bb          in    r27,__lcd_port
000181 70bf          andi  r27,0xf
000182 81a8          ld    r26,y
000183 940e 00f7 	CALL __lcd_write_nibble_G2
000185 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
000186 9621      	ADIW R28,1
000187 9508      	RET
                 _lcd_init:
000188 98da          cbi   __lcd_port,__lcd_enable ;EN=0
000189 98d8          cbi   __lcd_port,__lcd_rs     ;RS=0
00018a 80d8      	LDD  R13,Y+0
00018b 81e8      	LD   R30,Y
00018c 58e0      	SUBI R30,-LOW(128)
00018d 93e0 0272 	__PUTB1MN __base_y_G2,2
00018f 81e8      	LD   R30,Y
000190 54e0      	SUBI R30,-LOW(192)
000191 93e0 0273 	__PUTB1MN __base_y_G2,3
000193 940e 01bf 	CALL SUBOPT_0x0
000195 940e 01bf 	CALL SUBOPT_0x0
000197 940e 01bf 	CALL SUBOPT_0x0
000199 940e 0177 	CALL __long_delay_G2
00019b e2e0      	LDI  R30,LOW(32)
00019c 93ea      	ST   -Y,R30
00019d 940e 017c 	CALL __lcd_init_write_G2
00019f 940e 0177 	CALL __long_delay_G2
0001a1 e2e8      	LDI  R30,LOW(40)
0001a2 940e 01c5 	CALL SUBOPT_0x1
0001a4 e0e4      	LDI  R30,LOW(4)
0001a5 940e 01c5 	CALL SUBOPT_0x1
0001a7 e8e5      	LDI  R30,LOW(133)
0001a8 940e 01c5 	CALL SUBOPT_0x1
0001aa b3aa          in    r26,__lcd_direction
0001ab 70af          andi  r26,0xf                 ;set as input
0001ac bbaa          out   __lcd_direction,r26
0001ad 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
0001ae 940e 011a 	CALL _lcd_read_byte0_G2
0001b0 30e5      	CPI  R30,LOW(0x5)
0001b1 f011      	BREQ _0x20
0001b2 e0e0      	LDI  R30,LOW(0)
0001b3 c009      	RJMP _0x21
                 _0x20:
0001b4 940e 00e2 	CALL __lcd_ready
0001b6 e0e6      	LDI  R30,LOW(6)
0001b7 93ea      	ST   -Y,R30
0001b8 940e 0101 	CALL __lcd_write_data
0001ba 940e 0135 	CALL _lcd_clear
0001bc e0e1      	LDI  R30,LOW(1)
                 _0x21:
0001bd 9621      	ADIW R28,1
0001be 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x0:
0001bf 940e 0177 	CALL __long_delay_G2
0001c1 e3e0      	LDI  R30,LOW(48)
0001c2 93ea      	ST   -Y,R30
0001c3 940c 017c 	JMP  __lcd_init_write_G2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1:
0001c5 93ea      	ST   -Y,R30
0001c6 940e 0101 	CALL __lcd_write_data
0001c8 940c 0177 	JMP  __long_delay_G2
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :   4 r1 :   1 r2 :   1 r3 :   0 r4 :   0 r5 :   4 r6 :   0 r7 :   3 
r8 :   2 r9 :   4 r10:   4 r11:   4 r12:   0 r13:   2 r14:   0 r15:   0 
r16:   4 r17:   8 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   7 r25:   2 r26:  34 r27:   8 r28:   7 r29:   1 r30: 145 r31:  23 
x  :   3 y  :  51 z  :  11 
Registers used: 24 out of 35 (68.6%)

ATmega32 instruction use summary:
adc   :   0 add   :   1 adiw  :   7 and   :   0 andi  :   7 asr   :   0 
bclr  :   0 bld   :   1 brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 
break :   0 breq  :   5 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 brne  :   9 brpl  :   0 
brsh  :   1 brtc  :   0 brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 call  :  43 cbi   :  10 cbr   :   0 clc   :   0 clh   :   0 
cli   :   1 cln   :   0 clr   :   7 cls   :   0 clt   :   1 clv   :   0 
clz   :   0 com   :   0 cp    :   4 cpc   :   0 cpi   :   3 cpse  :   0 
dec   :   3 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :  12 inc   :   5 jmp   :  24 ld    :  18 ldd   :   7 
ldi   :  50 lds   :   0 lpm   :   8 lsl   :   0 lsr   :   0 mov   :   7 
movw  :   3 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 
or    :   2 ori   :   2 out   :  51 pop   :   2 push  :   2 rcall :   2 
ret   :  13 reti  :   2 rjmp  :   6 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   3 sbi   :   9 sbic  :   0 sbis  :   0 sbiw  :   5 sbr   :   0 
sbrc  :   1 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   0 ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  30 std   :   2 sts   :   2 sub   :   0 subi  :   5 
swap  :   2 tst   :   1 wdr   :   0 
Instructions used: 46 out of 111 (41.4%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000394    904     12    916   32768   2.8%
[.dseg] 0x000060 0x000274      0     20     20    2048   1.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 9 warnings
