Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: dataConsume.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dataConsume.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dataConsume"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : dataConsume
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : YES
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../../Netlist files for Xilinx"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\dataProcessor\DATA_PROCESSOR_SYNTHESISED\common_pack.vhd" into library work
Parsing package <common_pack>.
Parsing VHDL file "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\dataProcessor\dataConsume.vhd" into library work
Parsing entity <dataConsume>.
Parsing architecture <Behavioral> of entity <dataconsume>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <dataConsume> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dataConsume>.
    Related source file is "C:\Users\Naimul Hoque\Documents\Uni Work\Year 2\Digital Design\Assignment 2\UART\Digital-Design-Assignment-2\dataProcessor\dataConsume.vhd".
    Found 1-bit register for signal <seqDone_reg>.
    Found 1-bit register for signal <dataReady_reg>.
    Found 32-bit register for signal <seq_detectPeak.shiftValue>.
    Found 8-bit register for signal <seq_detectPeak.holdValues<4>>.
    Found 8-bit register for signal <seq_detectPeak.holdValues<5>>.
    Found 8-bit register for signal <seq_detectPeak.holdValues<6>>.
    Found 8-bit register for signal <dataResults_reg<0>>.
    Found 8-bit register for signal <dataResults_reg<1>>.
    Found 8-bit register for signal <dataResults_reg<2>>.
    Found 8-bit register for signal <dataResults_reg<3>>.
    Found 8-bit register for signal <dataResults_reg<4>>.
    Found 8-bit register for signal <dataResults_reg<5>>.
    Found 8-bit register for signal <dataResults_reg<6>>.
    Found 32-bit register for signal <index_max>.
    Found 8-bit register for signal <seq_detectPeak.data_max>.
    Found 1-bit register for signal <ctrlOut_reg>.
    Found 32-bit register for signal <index>.
    Found 8-bit register for signal <byte>.
    Found 2-bit register for signal <curState>.
    Found 1-bit register for signal <ctrlIn_reg>.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_1_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_4_OUT> created at line 1241.
    Found 4-bit adder for signal <n0318> created at line 1241.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_8_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_10_OUT> created at line 1241.
    Found 4-bit adder for signal <n0321> created at line 1241.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_14_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_16_OUT> created at line 1241.
    Found 4-bit adder for signal <n0324> created at line 1241.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_20_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_22_OUT> created at line 1241.
    Found 4-bit adder for signal <n0327> created at line 1241.
    Found 4-bit adder for signal <index_max[8]_GND_5_o_add_26_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_28_OUT> created at line 1241.
    Found 4-bit adder for signal <n0330> created at line 1241.
    Found 4-bit adder for signal <index_max[7]_GND_5_o_add_32_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_34_OUT> created at line 1241.
    Found 4-bit adder for signal <n0333> created at line 1241.
    Found 4-bit adder for signal <index_max[6]_GND_5_o_add_38_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_40_OUT> created at line 1241.
    Found 4-bit adder for signal <n0336> created at line 1241.
    Found 4-bit adder for signal <index_max[5]_GND_5_o_add_44_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_46_OUT> created at line 1241.
    Found 4-bit adder for signal <n0339> created at line 1241.
    Found 4-bit adder for signal <index_max[4]_GND_5_o_add_50_OUT> created at line 1241.
    Found 4-bit adder for signal <index_max[8]_GND_5_o_add_52_OUT> created at line 1241.
    Found 4-bit adder for signal <n0342> created at line 1241.
    Found 12-bit adder for signal <n0533[11:0]> created at line 87.
    Found 13-bit adder for signal <n0470> created at line 87.
    Found 32-bit adder for signal <seq_detectPeak.shiftValue[31]_GND_5_o_add_80_OUT> created at line 152.
    Found 32-bit adder for signal <index[31]_GND_5_o_add_149_OUT> created at line 196.
    Found 4x7-bit multiplier for signal <numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT> created at line 87.
    Found 4x4-bit multiplier for signal <numWords_reg[1][3]_PWR_5_o_MuLt_60_OUT> created at line 87.
    Found 1-bit 4-to-1 multiplexer for signal <curState[1]_GND_5_o_Mux_70_o> created at line 94.
WARNING:Xst:737 - Found 1-bit latch for signal <nextState<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextState<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator greater for signal <PWR_5_o_index_max[11]_LessThan_1_o> created at line 50
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_4_o> created at line 54
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_6_o> created at line 58
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_8_o> created at line 50
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_10_o> created at line 54
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_12_o> created at line 58
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_14_o> created at line 50
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_16_o> created at line 54
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_18_o> created at line 58
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_20_o> created at line 50
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_22_o> created at line 54
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_24_o> created at line 58
    Found 4-bit comparator greater for signal <GND_5_o_index_max[8]_LessThan_26_o> created at line 50
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_28_o> created at line 54
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_30_o> created at line 58
    Found 4-bit comparator greater for signal <GND_5_o_index_max[7]_LessThan_32_o> created at line 50
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_34_o> created at line 54
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_36_o> created at line 58
    Found 4-bit comparator greater for signal <GND_5_o_index_max[6]_LessThan_38_o> created at line 50
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_40_o> created at line 54
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_42_o> created at line 58
    Found 4-bit comparator greater for signal <GND_5_o_index_max[5]_LessThan_44_o> created at line 50
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_46_o> created at line 54
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_48_o> created at line 58
    Found 4-bit comparator greater for signal <GND_5_o_index_max[4]_LessThan_50_o> created at line 50
    Found 4-bit comparator greater for signal <GND_5_o_index_max[8]_LessThan_52_o> created at line 54
    Found 4-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_54_o> created at line 58
    Found 32-bit comparator equal for signal <numWords_int[31]_index[31]_equal_66_o> created at line 106
    Found 32-bit comparator greater for signal <numWords_int[31]_index[31]_LessThan_67_o> created at line 108
    Found 8-bit comparator greater for signal <n0180> created at line 155
    Found 32-bit comparator lessequal for signal <GND_5_o_seq_detectPeak.shiftValue[31]_LessThan_83_o> created at line 167
    Summary:
	inferred   2 Multiplier(s).
	inferred  31 Adder/Subtractor(s).
	inferred 198 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred  31 Comparator(s).
	inferred 120 Multiplexer(s).
Unit <dataConsume> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 1
 7x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 31
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 27
# Registers                                            : 20
 1-bit register                                        : 4
 2-bit register                                        : 1
 32-bit register                                       : 3
 8-bit register                                        : 12
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 31
 3-bit comparator greater                              : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 26
 8-bit comparator greater                              : 1
# Multiplexers                                         : 120
 1-bit 2-to-1 multiplexer                              : 96
 1-bit 4-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 14
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <dataConsume>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
	Multiplier <Mmult_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT> in block <dataConsume> and adder/subtractor <Madd_n0533[11:0]> in block <dataConsume> are combined into a MAC<Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT>.
Unit <dataConsume> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 7x4-to-12-bit MAC                                     : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 29
 13-bit adder                                          : 1
 3-bit adder                                           : 9
 32-bit adder                                          : 1
 4-bit adder                                           : 18
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 146
 Flip-Flops                                            : 146
# Comparators                                          : 31
 3-bit comparator greater                              : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 26
 8-bit comparator greater                              : 1
# Multiplexers                                         : 119
 1-bit 2-to-1 multiplexer                              : 96
 1-bit 4-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 14
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <dataResults_reg_3_0> in Unit <dataConsume> is equivalent to the following FF/Latch, which will be removed : <seq_detectPeak.data_max_0> 
INFO:Xst:2261 - The FF/Latch <dataResults_reg_3_1> in Unit <dataConsume> is equivalent to the following FF/Latch, which will be removed : <seq_detectPeak.data_max_1> 
INFO:Xst:2261 - The FF/Latch <dataResults_reg_3_2> in Unit <dataConsume> is equivalent to the following FF/Latch, which will be removed : <seq_detectPeak.data_max_2> 
INFO:Xst:2261 - The FF/Latch <dataResults_reg_3_3> in Unit <dataConsume> is equivalent to the following FF/Latch, which will be removed : <seq_detectPeak.data_max_3> 
INFO:Xst:2261 - The FF/Latch <dataResults_reg_3_4> in Unit <dataConsume> is equivalent to the following FF/Latch, which will be removed : <seq_detectPeak.data_max_4> 
INFO:Xst:2261 - The FF/Latch <dataResults_reg_3_5> in Unit <dataConsume> is equivalent to the following FF/Latch, which will be removed : <seq_detectPeak.data_max_5> 
INFO:Xst:2261 - The FF/Latch <dataResults_reg_3_6> in Unit <dataConsume> is equivalent to the following FF/Latch, which will be removed : <seq_detectPeak.data_max_6> 
INFO:Xst:2261 - The FF/Latch <dataResults_reg_3_7> in Unit <dataConsume> is equivalent to the following FF/Latch, which will be removed : <seq_detectPeak.data_max_7> 

Optimizing unit <dataConsume> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dataConsume, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 170
 Flip-Flops                                            : 170

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dataConsume.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 545
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 42
#      LUT2                        : 79
#      LUT3                        : 42
#      LUT4                        : 66
#      LUT5                        : 65
#      LUT6                        : 41
#      MUXCY                       : 114
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 89
# FlipFlops/Latches                : 172
#      FD                          : 5
#      FDE                         : 124
#      FDR                         : 2
#      FDRE                        : 39
#      LD                          : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 102
#      IBUF                        : 23
#      OBUF                        : 79

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             172  out of  18224     0%  
 Number of Slice LUTs:                  339  out of   9112     3%  
    Number used as Logic:               339  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    345
   Number with an unused Flip Flop:     173  out of    345    50%  
   Number with an unused LUT:             6  out of    345     1%  
   Number of fully used LUT-FF pairs:   166  out of    345    48%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                         103
 Number of bonded IOBs:                 103  out of    232    44%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------------+------------------------+-------+
curState[1]_PWR_6_o_Mux_71_o(Mmux_curState[1]_PWR_6_o_Mux_71_o11:O)| NONE(*)(nextState_0)   | 2     |
clk                                                                | BUFGP                  | 170   |
-------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.270ns (Maximum Frequency: 189.738MHz)
   Minimum input arrival time before clock: 10.519ns
   Maximum output required time after clock: 14.808ns
   Maximum combinational path delay: 6.612ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.270ns (frequency: 189.738MHz)
  Total number of paths / destination ports: 49834 / 323
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 38)
  Source:            index_17 (FF)
  Destination:       index_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: index_17 to index_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   1.048  index_17 (index_17)
     LUT6:I0->O            1   0.203   0.000  Mcompar_numWords_int[31]_index[31]_equal_66_o_lut<5> (Mcompar_numWords_int[31]_index[31]_equal_66_o_lut<5>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<5> (Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<6> (Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<6>)
     MUXCY:CI->O          36   0.019   1.349  Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<7> (numWords_int[31]_index[31]_equal_66_o)
     LUT2:I1->O            1   0.205   0.000  Mcount_index_lut<0> (Mcount_index_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_index_cy<0> (Mcount_index_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<1> (Mcount_index_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<2> (Mcount_index_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<3> (Mcount_index_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<4> (Mcount_index_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<5> (Mcount_index_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<6> (Mcount_index_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<7> (Mcount_index_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<8> (Mcount_index_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<9> (Mcount_index_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<10> (Mcount_index_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<11> (Mcount_index_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<12> (Mcount_index_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<13> (Mcount_index_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<14> (Mcount_index_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<15> (Mcount_index_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<16> (Mcount_index_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<17> (Mcount_index_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<18> (Mcount_index_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<19> (Mcount_index_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<20> (Mcount_index_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<21> (Mcount_index_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<22> (Mcount_index_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<23> (Mcount_index_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<24> (Mcount_index_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<25> (Mcount_index_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<26> (Mcount_index_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<27> (Mcount_index_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<28> (Mcount_index_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<29> (Mcount_index_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_index_cy<30> (Mcount_index_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Mcount_index_xor<31> (Mcount_index31)
     LUT4:I3->O            1   0.205   0.000  index_31_glue_rst (index_31_glue_rst)
     FD:D                      0.102          index_31
    ----------------------------------------
    Total                      5.270ns (2.294ns logic, 2.976ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'curState[1]_PWR_6_o_Mux_71_o'
  Total number of paths / destination ports: 2086 / 2
-------------------------------------------------------------------------
Offset:              8.747ns (Levels of Logic = 18)
  Source:            numWords_bcd<2><3> (PAD)
  Destination:       nextState_1 (LATCH)
  Destination Clock: curState[1]_PWR_6_o_Mux_71_o falling

  Data Path: numWords_bcd<2><3> to nextState_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  numWords_bcd_2__3_IBUF (numWords_bcd_2__3_IBUF)
     LUT2:I0->O            1   0.203   0.000  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_lut<5> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_lut<5>)
     MUXCY:S->O            1   0.172   0.000  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<5> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<6> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<7> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<8> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<9> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<9>)
     LUT1:I0->O            1   0.205   0.000  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd_cy<10>_rt (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd_cy<10>_rt)
     MUXCY:S->O            1   0.366   0.580  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd_cy<10> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd_cy<10>)
     LUT1:I0->O            1   0.205   0.000  Madd_n0470_cy<11>_rt (Madd_n0470_cy<11>_rt)
     MUXCY:S->O            1   0.366   0.580  Madd_n0470_cy<11> (Madd_n0470_cy<11>)
     LUT2:I1->O            3   0.205   1.015  Mmux_numWords_int<12:0>41 (numWords_int<12>)
     LUT6:I0->O            1   0.203   0.000  Mcompar_numWords_int[31]_index[31]_equal_66_o_lut<4> (Mcompar_numWords_int[31]_index[31]_equal_66_o_lut<4>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<4> (Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<5> (Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<6> (Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<6>)
     MUXCY:CI->O          36   0.019   1.349  Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<7> (numWords_int[31]_index[31]_equal_66_o)
     LUT4:I3->O            1   0.205   0.000  Mmux_curState[1]_GND_5_o_Mux_70_o11 (curState[1]_GND_5_o_Mux_70_o)
     LD:D                      0.037          nextState_1
    ----------------------------------------
    Total                      8.747ns (3.888ns logic, 4.859ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1367262 / 122
-------------------------------------------------------------------------
Offset:              10.519ns (Levels of Logic = 51)
  Source:            numWords_bcd<2><3> (PAD)
  Destination:       index_31 (FF)
  Destination Clock: clk rising

  Data Path: numWords_bcd<2><3> to index_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  numWords_bcd_2__3_IBUF (numWords_bcd_2__3_IBUF)
     LUT2:I0->O            1   0.203   0.000  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_lut<5> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_lut<5>)
     MUXCY:S->O            1   0.172   0.000  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<5> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<6> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<7> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<8> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<9> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd1_cy<9>)
     LUT1:I0->O            1   0.205   0.000  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd_cy<10>_rt (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd_cy<10>_rt)
     MUXCY:S->O            1   0.366   0.580  Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd_cy<10> (Maddsub_numWords_reg[2][3]_PWR_5_o_MuLt_59_OUT_Madd_cy<10>)
     LUT1:I0->O            1   0.205   0.000  Madd_n0470_cy<11>_rt (Madd_n0470_cy<11>_rt)
     MUXCY:S->O            1   0.366   0.580  Madd_n0470_cy<11> (Madd_n0470_cy<11>)
     LUT2:I1->O            3   0.205   1.015  Mmux_numWords_int<12:0>41 (numWords_int<12>)
     LUT6:I0->O            1   0.203   0.000  Mcompar_numWords_int[31]_index[31]_equal_66_o_lut<4> (Mcompar_numWords_int[31]_index[31]_equal_66_o_lut<4>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<4> (Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<5> (Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<6> (Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<6>)
     MUXCY:CI->O          36   0.019   1.349  Mcompar_numWords_int[31]_index[31]_equal_66_o_cy<7> (numWords_int[31]_index[31]_equal_66_o)
     LUT2:I1->O            1   0.205   0.000  Mcount_index_lut<0> (Mcount_index_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_index_cy<0> (Mcount_index_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<1> (Mcount_index_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<2> (Mcount_index_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<3> (Mcount_index_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<4> (Mcount_index_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<5> (Mcount_index_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<6> (Mcount_index_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<7> (Mcount_index_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<8> (Mcount_index_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<9> (Mcount_index_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<10> (Mcount_index_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<11> (Mcount_index_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<12> (Mcount_index_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<13> (Mcount_index_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<14> (Mcount_index_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<15> (Mcount_index_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<16> (Mcount_index_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<17> (Mcount_index_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<18> (Mcount_index_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<19> (Mcount_index_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<20> (Mcount_index_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<21> (Mcount_index_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<22> (Mcount_index_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<23> (Mcount_index_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<24> (Mcount_index_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<25> (Mcount_index_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<26> (Mcount_index_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<27> (Mcount_index_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<28> (Mcount_index_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_index_cy<29> (Mcount_index_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_index_cy<30> (Mcount_index_cy<30>)
     XORCY:CI->O           1   0.180   0.580  Mcount_index_xor<31> (Mcount_index31)
     LUT4:I3->O            1   0.205   0.000  index_31_glue_rst (index_31_glue_rst)
     FD:D                      0.102          index_31
    ----------------------------------------
    Total                     10.519ns (5.080ns logic, 5.439ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 42382 / 79
-------------------------------------------------------------------------
Offset:              14.808ns (Levels of Logic = 10)
  Source:            index_max_9 (FF)
  Destination:       maxIndex<2><3> (PAD)
  Source Clock:      clk rising

  Data Path: index_max_9 to maxIndex<2><3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.447   1.174  index_max_9 (index_max_9)
     LUT5:I0->O           11   0.203   1.130  GND_5_o_GND_5_o_LessThan_14_o1 (Madd_GND_5_o_GND_5_o_add_22_OUT_cy<0>)
     LUT6:I2->O            8   0.203   1.031  Mmux_GND_5_o_GND_5_o_MUX_56_o11 (Madd_GND_5_o_GND_5_o_add_28_OUT_cy<0>)
     LUT6:I3->O           11   0.205   1.111  Mmux_GND_5_o_GND_5_o_MUX_72_o11 (Madd_n0333_Madd_cy<0>)
     LUT5:I2->O            3   0.205   0.995  Mmux_GND_5_o_GND_5_o_MUX_72_o111 (Madd_GND_5_o_GND_5_o_add_34_OUT_lut<3>)
     LUT5:I0->O            3   0.203   1.015  Mmux_GND_5_o_GND_5_o_MUX_84_o111 (Madd_GND_5_o_GND_5_o_add_40_OUT_lut<3>)
     LUT6:I0->O            4   0.203   0.912  Mmux_GND_5_o_GND_5_o_MUX_96_o11 (Madd_n0339_Madd_cy<0>)
     LUT6:I3->O            3   0.205   1.015  GND_5_o_GND_5_o_LessThan_48_o (GND_5_o_GND_5_o_LessThan_48_o)
     LUT6:I0->O            3   0.203   0.995  GND_5_o_GND_5_o_LessThan_54_o1 (GND_5_o_GND_5_o_LessThan_54_o)
     LUT6:I1->O            1   0.203   0.579  Mmux_maxIndex<2>4 (maxIndex_2__3_OBUF)
     OBUF:I->O                 2.571          maxIndex_2__3_OBUF (maxIndex<2><3>)
    ----------------------------------------
    Total                     14.808ns (4.851ns logic, 9.957ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               6.612ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       maxIndex<2><3> (PAD)

  Data Path: reset to maxIndex<2><3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.222   2.037  reset_IBUF (reset_IBUF)
     LUT6:I0->O            1   0.203   0.579  Mmux_maxIndex<0>41 (maxIndex_0__3_OBUF)
     OBUF:I->O                 2.571          maxIndex_0__3_OBUF (maxIndex<0><3>)
    ----------------------------------------
    Total                      6.612ns (3.996ns logic, 2.616ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clk                         |    5.270|         |         |         |
curState[1]_PWR_6_o_Mux_71_o|         |    1.179|         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock curState[1]_PWR_6_o_Mux_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.499|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.46 secs
 
--> 

Total memory usage is 250484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (  40 filtered)
Number of infos    :    9 (   0 filtered)

