// Seed: 200920179
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  if (-1'b0) begin : LABEL_0
    logic id_6;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_1
  );
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wor id_1;
  assign id_1 = -1 - id_3;
  wire id_7;
  wire id_8;
  assign id_1 = id_7;
endmodule
