{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 08:46:56 2024 " "Info: Processing started: Wed Jan 31 08:46:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[0\] " "Info: Assuming node \"AVG\[0\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[0\] " "Info: Assuming node \"SR\[0\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[1\] " "Info: Assuming node \"SR\[1\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[1\] " "Info: Assuming node \"AVG\[1\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[2\] " "Info: Assuming node \"SR\[2\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[2\] " "Info: Assuming node \"AVG\[2\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AQMODE " "Info: Assuming node \"AQMODE\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AQMODE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "68 " "Warning: Found 68 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|T_CNVen_SHFT " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|T_CNVen_SHFT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux16~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux16~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux8~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux8~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 223 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 223 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 223 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 223 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 223 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 223 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[7\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[7\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[8\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[8\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[9\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[9\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[10\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[10\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[6\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[6\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[11\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[11\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[12\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[12\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 282 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add2~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add2~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 279 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add2~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add2~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 279 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 282 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 282 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 282 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Equal0~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Equal0~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_ADC_SHIFT\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 61 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux9 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux9\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 223 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Fso " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Fso\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 33 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Fso" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|ReadCLK~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|ReadCLK~0\" as buffer" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|ReadCLK~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|AVGen_SCK " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|AVGen_SCK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|AVGen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_ReadCLK " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_ReadCLK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_ReadCLK" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|AVGen_READ " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|AVGen_READ\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|AVGen_READ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[5\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[5\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[4\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[4\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[2\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[2\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[3\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[3\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[0\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[0\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[1\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[1\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SCKL " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SCKL\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|nFS " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|nFS\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|nFS" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|CNVA " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|CNVA\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 324 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|CNVA" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[0\] register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 55.85 MHz 17.904 ns Internal " "Info: Clock \"AVG\[0\]\" has Internal fmax of 55.85 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 17.904 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.858 ns + Longest register register " "Info: + Longest register to register delay is 1.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X4_Y4_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.228 ns) 1.858 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X8_Y4_N4 2 " "Info: 2: + IC(1.630 ns) + CELL(0.228 ns) = 1.858 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 12.27 % ) " "Info: Total cell delay = 0.228 ns ( 12.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.630 ns ( 87.73 % ) " "Info: Total interconnect delay = 1.630 ns ( 87.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.518 ns - Smallest " "Info: - Smallest clock skew is -6.518 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 7.177 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[0\]\" to destination register is 7.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_F14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_F14; Fanout = 13; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.601 ns) 3.670 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(2.149 ns) + CELL(0.601 ns) = 3.670 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.742 ns) 5.868 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N2 13 " "Info: 3: + IC(1.456 ns) + CELL(0.742 ns) = 5.868 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.746 ns) 7.177 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 4 REG LC_X8_Y4_N4 2 " "Info: 4: + IC(0.563 ns) + CELL(0.746 ns) = 7.177 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.009 ns ( 41.93 % ) " "Info: Total cell delay = 3.009 ns ( 41.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.168 ns ( 58.07 % ) " "Info: Total interconnect delay = 4.168 ns ( 58.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.149ns 1.456ns 0.563ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 13.695 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[0\]\" to source register is 13.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_F14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_F14; Fanout = 13; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.025 ns) + CELL(0.415 ns) 3.360 ns F1_readADC_multimodes:inst2\|Equal0~0 2 COMB LC_X9_Y4_N1 11 " "Info: 2: + IC(2.025 ns) + CELL(0.415 ns) = 3.360 ns; Loc. = LC_X9_Y4_N1; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { AVG[0] F1_readADC_multimodes:inst2|Equal0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.601 ns) 4.587 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~3 3 COMB LC_X9_Y4_N7 1 " "Info: 3: + IC(0.626 ns) + CELL(0.601 ns) = 4.587 ns; Loc. = LC_X9_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.415 ns) 5.625 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4 4 COMB LC_X9_Y4_N9 4 " "Info: 4: + IC(0.623 ns) + CELL(0.415 ns) = 5.625 ns; Loc. = LC_X9_Y4_N9; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.415 ns) 7.021 ns F1_readADC_multimodes:inst2\|Mux15~2 5 COMB LC_X10_Y4_N0 1 " "Info: 5: + IC(0.981 ns) + CELL(0.415 ns) = 7.021 ns; Loc. = LC_X10_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 8.072 ns F1_readADC_multimodes:inst2\|Mux15~3 6 COMB LC_X10_Y4_N8 1 " "Info: 6: + IC(0.636 ns) + CELL(0.415 ns) = 8.072 ns; Loc. = LC_X10_Y4_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.742 ns) 10.383 ns F1_readADC_multimodes:inst2\|Mux15 7 COMB LC_X8_Y4_N9 1 " "Info: 7: + IC(1.569 ns) + CELL(0.742 ns) = 10.383 ns; Loc. = LC_X8_Y4_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.163 ns) 11.142 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X8_Y4_N1 1 " "Info: 8: + IC(0.596 ns) + CELL(0.163 ns) = 11.142 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 11.553 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X8_Y4_N2 13 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 11.553 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.746 ns) 13.695 ns F1_readADC_multimodes:inst2\|CNVen_SCK 10 REG LC_X4_Y4_N8 2 " "Info: 10: + IC(1.396 ns) + CELL(0.746 ns) = 13.695 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.995 ns ( 36.47 % ) " "Info: Total cell delay = 4.995 ns ( 36.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 63.53 % ) " "Info: Total interconnect delay = 8.700 ns ( 63.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.695 ns" { AVG[0] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.695 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.025ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.149ns 1.456ns 0.563ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.695 ns" { AVG[0] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.695 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.025ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.149ns 1.456ns 0.563ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.695 ns" { AVG[0] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.695 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.025ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[0\] register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 57.98 MHz 17.248 ns Internal " "Info: Clock \"SR\[0\]\" has Internal fmax of 57.98 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 17.248 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.858 ns + Longest register register " "Info: + Longest register to register delay is 1.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X4_Y4_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.228 ns) 1.858 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X8_Y4_N4 2 " "Info: 2: + IC(1.630 ns) + CELL(0.228 ns) = 1.858 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 12.27 % ) " "Info: Total cell delay = 0.228 ns ( 12.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.630 ns ( 87.73 % ) " "Info: Total interconnect delay = 1.630 ns ( 87.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.190 ns - Smallest " "Info: - Smallest clock skew is -6.190 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 6.913 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[0\]\" to destination register is 6.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SR\[0\] 1 CLK PIN_J12 15 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J12; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.742 ns) 3.406 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(1.719 ns) + CELL(0.742 ns) = 3.406 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.742 ns) 5.604 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N2 13 " "Info: 3: + IC(1.456 ns) + CELL(0.742 ns) = 5.604 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.746 ns) 6.913 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 4 REG LC_X8_Y4_N4 2 " "Info: 4: + IC(0.563 ns) + CELL(0.746 ns) = 6.913 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.175 ns ( 45.93 % ) " "Info: Total cell delay = 3.175 ns ( 45.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.738 ns ( 54.07 % ) " "Info: Total interconnect delay = 3.738 ns ( 54.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.719ns 1.456ns 0.563ns } { 0.000ns 0.945ns 0.742ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 13.103 ns - Longest register " "Info: - Longest clock path from clock \"SR\[0\]\" to source register is 13.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SR\[0\] 1 CLK PIN_J12 15 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J12; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.742 ns) 3.409 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X10_Y4_N4 2 " "Info: 2: + IC(1.722 ns) + CELL(0.742 ns) = 3.409 ns; Loc. = LC_X10_Y4_N4; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.415 ns) 4.464 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X10_Y4_N9 3 " "Info: 3: + IC(0.640 ns) + CELL(0.415 ns) = 4.464 ns; Loc. = LC_X10_Y4_N9; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.163 ns) 5.244 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X10_Y4_N6 1 " "Info: 4: + IC(0.617 ns) + CELL(0.163 ns) = 5.244 ns; Loc. = LC_X10_Y4_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.415 ns) 6.288 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X10_Y4_N7 2 " "Info: 5: + IC(0.629 ns) + CELL(0.415 ns) = 6.288 ns; Loc. = LC_X10_Y4_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.601 ns) 7.480 ns F1_readADC_multimodes:inst2\|Mux15~3 6 COMB LC_X10_Y4_N8 1 " "Info: 6: + IC(0.591 ns) + CELL(0.601 ns) = 7.480 ns; Loc. = LC_X10_Y4_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.742 ns) 9.791 ns F1_readADC_multimodes:inst2\|Mux15 7 COMB LC_X8_Y4_N9 1 " "Info: 7: + IC(1.569 ns) + CELL(0.742 ns) = 9.791 ns; Loc. = LC_X8_Y4_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.163 ns) 10.550 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X8_Y4_N1 1 " "Info: 8: + IC(0.596 ns) + CELL(0.163 ns) = 10.550 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 10.961 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X8_Y4_N2 13 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 10.961 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.746 ns) 13.103 ns F1_readADC_multimodes:inst2\|CNVen_SCK 10 REG LC_X4_Y4_N8 2 " "Info: 10: + IC(1.396 ns) + CELL(0.746 ns) = 13.103 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.095 ns ( 38.88 % ) " "Info: Total cell delay = 5.095 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.008 ns ( 61.12 % ) " "Info: Total interconnect delay = 8.008 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.103 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.103 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.722ns 0.640ns 0.617ns 0.629ns 0.591ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.945ns 0.742ns 0.415ns 0.163ns 0.415ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.719ns 1.456ns 0.563ns } { 0.000ns 0.945ns 0.742ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.103 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.103 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.722ns 0.640ns 0.617ns 0.629ns 0.591ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.945ns 0.742ns 0.415ns 0.163ns 0.415ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.719ns 1.456ns 0.563ns } { 0.000ns 0.945ns 0.742ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.103 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.103 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.722ns 0.640ns 0.617ns 0.629ns 0.591ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.945ns 0.742ns 0.415ns 0.163ns 0.415ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 71.09 MHz 14.066 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 71.09 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 14.066 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.858 ns + Longest register register " "Info: + Longest register to register delay is 1.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X4_Y4_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.228 ns) 1.858 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X8_Y4_N4 2 " "Info: 2: + IC(1.630 ns) + CELL(0.228 ns) = 1.858 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 12.27 % ) " "Info: Total cell delay = 0.228 ns ( 12.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.630 ns ( 87.73 % ) " "Info: Total interconnect delay = 1.630 ns ( 87.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.599 ns - Smallest " "Info: - Smallest clock skew is -4.599 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 9.120 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 9.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_H5 27 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_H5; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.415 ns) 3.332 ns F1_readADC_multimodes:inst2\|Mux15~4 2 COMB LC_X9_Y4_N0 1 " "Info: 2: + IC(1.972 ns) + CELL(0.415 ns) = 3.332 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.387 ns" { MCLK F1_readADC_multimodes:inst2|Mux15~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.742 ns) 5.033 ns F1_readADC_multimodes:inst2\|Mux15~5 3 COMB LC_X8_Y4_N0 1 " "Info: 3: + IC(0.959 ns) + CELL(0.742 ns) = 5.033 ns; Loc. = LC_X8_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { F1_readADC_multimodes:inst2|Mux15~4 F1_readADC_multimodes:inst2|Mux15~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.601 ns) 6.230 ns F1_readADC_multimodes:inst2\|Mux15~6 4 COMB LC_X8_Y4_N8 1 " "Info: 4: + IC(0.596 ns) + CELL(0.601 ns) = 6.230 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { F1_readADC_multimodes:inst2|Mux15~5 F1_readADC_multimodes:inst2|Mux15~6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 6.641 ns F1_readADC_multimodes:inst2\|Mux15 5 COMB LC_X8_Y4_N9 1 " "Info: 5: + IC(0.248 ns) + CELL(0.163 ns) = 6.641 ns; Loc. = LC_X8_Y4_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.163 ns) 7.400 ns F1_readADC_multimodes:inst2\|ReadCLK~0 6 COMB LC_X8_Y4_N1 1 " "Info: 6: + IC(0.596 ns) + CELL(0.163 ns) = 7.400 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 7.811 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 7 COMB LC_X8_Y4_N2 13 " "Info: 7: + IC(0.248 ns) + CELL(0.163 ns) = 7.811 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.746 ns) 9.120 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 8 REG LC_X8_Y4_N4 2 " "Info: 8: + IC(0.563 ns) + CELL(0.746 ns) = 9.120 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.938 ns ( 43.18 % ) " "Info: Total cell delay = 3.938 ns ( 43.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.182 ns ( 56.82 % ) " "Info: Total interconnect delay = 5.182 ns ( 56.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.120 ns" { MCLK F1_readADC_multimodes:inst2|Mux15~4 F1_readADC_multimodes:inst2|Mux15~5 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.120 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|Mux15~4 {} F1_readADC_multimodes:inst2|Mux15~5 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.972ns 0.959ns 0.596ns 0.248ns 0.596ns 0.248ns 0.563ns } { 0.000ns 0.945ns 0.415ns 0.742ns 0.601ns 0.163ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 13.719 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 13.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_H5 27 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_H5; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.051 ns) 3.296 ns F1_readADC_multimodes:inst2\|MCLK_divider\[6\] 2 REG LC_X11_Y4_N9 5 " "Info: 2: + IC(1.300 ns) + CELL(1.051 ns) = 3.296 ns; Loc. = LC_X11_Y4_N9; Fanout = 5; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[6\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[6] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.334 ns) + CELL(0.742 ns) 6.372 ns F1_readADC_multimodes:inst2\|Mux16~0 3 COMB LC_X11_Y5_N6 1 " "Info: 3: + IC(2.334 ns) + CELL(0.742 ns) = 6.372 ns; Loc. = LC_X11_Y5_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux16~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { F1_readADC_multimodes:inst2|MCLK_divider[6] F1_readADC_multimodes:inst2|Mux16~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.742 ns) 7.691 ns F1_readADC_multimodes:inst2\|Mux16~2 4 COMB LC_X11_Y5_N8 1 " "Info: 4: + IC(0.577 ns) + CELL(0.742 ns) = 7.691 ns; Loc. = LC_X11_Y5_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux16~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { F1_readADC_multimodes:inst2|Mux16~0 F1_readADC_multimodes:inst2|Mux16~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.163 ns) 8.441 ns F1_readADC_multimodes:inst2\|Mux16 5 COMB LC_X11_Y5_N3 1 " "Info: 5: + IC(0.587 ns) + CELL(0.163 ns) = 8.441 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux16'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { F1_readADC_multimodes:inst2|Mux16~2 F1_readADC_multimodes:inst2|Mux16 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.742 ns) 11.166 ns F1_readADC_multimodes:inst2\|ReadCLK~0 6 COMB LC_X8_Y4_N1 1 " "Info: 6: + IC(1.983 ns) + CELL(0.742 ns) = 11.166 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { F1_readADC_multimodes:inst2|Mux16 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 11.577 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 7 COMB LC_X8_Y4_N2 13 " "Info: 7: + IC(0.248 ns) + CELL(0.163 ns) = 11.577 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.746 ns) 13.719 ns F1_readADC_multimodes:inst2\|CNVen_SCK 8 REG LC_X4_Y4_N8 2 " "Info: 8: + IC(1.396 ns) + CELL(0.746 ns) = 13.719 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.294 ns ( 38.59 % ) " "Info: Total cell delay = 5.294 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.425 ns ( 61.41 % ) " "Info: Total interconnect delay = 8.425 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.719 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[6] F1_readADC_multimodes:inst2|Mux16~0 F1_readADC_multimodes:inst2|Mux16~2 F1_readADC_multimodes:inst2|Mux16 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.719 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[6] {} F1_readADC_multimodes:inst2|Mux16~0 {} F1_readADC_multimodes:inst2|Mux16~2 {} F1_readADC_multimodes:inst2|Mux16 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.300ns 2.334ns 0.577ns 0.587ns 1.983ns 0.248ns 1.396ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.742ns 0.163ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.120 ns" { MCLK F1_readADC_multimodes:inst2|Mux15~4 F1_readADC_multimodes:inst2|Mux15~5 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.120 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|Mux15~4 {} F1_readADC_multimodes:inst2|Mux15~5 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.972ns 0.959ns 0.596ns 0.248ns 0.596ns 0.248ns 0.563ns } { 0.000ns 0.945ns 0.415ns 0.742ns 0.601ns 0.163ns 0.163ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.719 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[6] F1_readADC_multimodes:inst2|Mux16~0 F1_readADC_multimodes:inst2|Mux16~2 F1_readADC_multimodes:inst2|Mux16 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.719 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[6] {} F1_readADC_multimodes:inst2|Mux16~0 {} F1_readADC_multimodes:inst2|Mux16~2 {} F1_readADC_multimodes:inst2|Mux16 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.300ns 2.334ns 0.577ns 0.587ns 1.983ns 0.248ns 1.396ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.742ns 0.163ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.120 ns" { MCLK F1_readADC_multimodes:inst2|Mux15~4 F1_readADC_multimodes:inst2|Mux15~5 F1_readADC_multimodes:inst2|Mux15~6 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.120 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|Mux15~4 {} F1_readADC_multimodes:inst2|Mux15~5 {} F1_readADC_multimodes:inst2|Mux15~6 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.972ns 0.959ns 0.596ns 0.248ns 0.596ns 0.248ns 0.563ns } { 0.000ns 0.945ns 0.415ns 0.742ns 0.601ns 0.163ns 0.163ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.719 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[6] F1_readADC_multimodes:inst2|Mux16~0 F1_readADC_multimodes:inst2|Mux16~2 F1_readADC_multimodes:inst2|Mux16 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.719 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[6] {} F1_readADC_multimodes:inst2|Mux16~0 {} F1_readADC_multimodes:inst2|Mux16~2 {} F1_readADC_multimodes:inst2|Mux16 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.300ns 2.334ns 0.577ns 0.587ns 1.983ns 0.248ns 1.396ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.742ns 0.163ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[1\] register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 56.09 MHz 17.828 ns Internal " "Info: Clock \"SR\[1\]\" has Internal fmax of 56.09 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 17.828 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.858 ns + Longest register register " "Info: + Longest register to register delay is 1.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X4_Y4_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.228 ns) 1.858 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X8_Y4_N4 2 " "Info: 2: + IC(1.630 ns) + CELL(0.228 ns) = 1.858 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 12.27 % ) " "Info: Total cell delay = 0.228 ns ( 12.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.630 ns ( 87.73 % ) " "Info: Total interconnect delay = 1.630 ns ( 87.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.480 ns - Smallest " "Info: - Smallest clock skew is -6.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 6.293 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[1\]\" to destination register is 6.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[1\] 1 CLK PIN_J16 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_J16; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(0.163 ns) 2.786 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(1.703 ns) + CELL(0.163 ns) = 2.786 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.742 ns) 4.984 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N2 13 " "Info: 3: + IC(1.456 ns) + CELL(0.742 ns) = 4.984 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.746 ns) 6.293 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 4 REG LC_X8_Y4_N4 2 " "Info: 4: + IC(0.563 ns) + CELL(0.746 ns) = 6.293 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.571 ns ( 40.85 % ) " "Info: Total cell delay = 2.571 ns ( 40.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.722 ns ( 59.15 % ) " "Info: Total interconnect delay = 3.722 ns ( 59.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.703ns 1.456ns 0.563ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 12.773 ns - Longest register " "Info: - Longest clock path from clock \"SR\[1\]\" to source register is 12.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[1\] 1 CLK PIN_J16 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_J16; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.744 ns) + CELL(0.415 ns) 3.079 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X10_Y4_N4 2 " "Info: 2: + IC(1.744 ns) + CELL(0.415 ns) = 3.079 ns; Loc. = LC_X10_Y4_N4; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.415 ns) 4.134 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X10_Y4_N9 3 " "Info: 3: + IC(0.640 ns) + CELL(0.415 ns) = 4.134 ns; Loc. = LC_X10_Y4_N9; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.163 ns) 4.914 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X10_Y4_N6 1 " "Info: 4: + IC(0.617 ns) + CELL(0.163 ns) = 4.914 ns; Loc. = LC_X10_Y4_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.415 ns) 5.958 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X10_Y4_N7 2 " "Info: 5: + IC(0.629 ns) + CELL(0.415 ns) = 5.958 ns; Loc. = LC_X10_Y4_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.601 ns) 7.150 ns F1_readADC_multimodes:inst2\|Mux15~3 6 COMB LC_X10_Y4_N8 1 " "Info: 6: + IC(0.591 ns) + CELL(0.601 ns) = 7.150 ns; Loc. = LC_X10_Y4_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.742 ns) 9.461 ns F1_readADC_multimodes:inst2\|Mux15 7 COMB LC_X8_Y4_N9 1 " "Info: 7: + IC(1.569 ns) + CELL(0.742 ns) = 9.461 ns; Loc. = LC_X8_Y4_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.163 ns) 10.220 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X8_Y4_N1 1 " "Info: 8: + IC(0.596 ns) + CELL(0.163 ns) = 10.220 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 10.631 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X8_Y4_N2 13 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 10.631 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.746 ns) 12.773 ns F1_readADC_multimodes:inst2\|CNVen_SCK 10 REG LC_X4_Y4_N8 2 " "Info: 10: + IC(1.396 ns) + CELL(0.746 ns) = 12.773 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.743 ns ( 37.13 % ) " "Info: Total cell delay = 4.743 ns ( 37.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.030 ns ( 62.87 % ) " "Info: Total interconnect delay = 8.030 ns ( 62.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.773 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.773 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.744ns 0.640ns 0.617ns 0.629ns 0.591ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.415ns 0.415ns 0.163ns 0.415ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.703ns 1.456ns 0.563ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.773 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.773 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.744ns 0.640ns 0.617ns 0.629ns 0.591ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.415ns 0.415ns 0.163ns 0.415ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.703ns 1.456ns 0.563ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.773 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.773 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.744ns 0.640ns 0.617ns 0.629ns 0.591ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.415ns 0.415ns 0.163ns 0.415ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[1\] register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 55.25 MHz 18.098 ns Internal " "Info: Clock \"AVG\[1\]\" has Internal fmax of 55.25 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 18.098 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.858 ns + Longest register register " "Info: + Longest register to register delay is 1.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X4_Y4_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.228 ns) 1.858 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X8_Y4_N4 2 " "Info: 2: + IC(1.630 ns) + CELL(0.228 ns) = 1.858 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 12.27 % ) " "Info: Total cell delay = 0.228 ns ( 12.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.630 ns ( 87.73 % ) " "Info: Total interconnect delay = 1.630 ns ( 87.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.615 ns - Smallest " "Info: - Smallest clock skew is -6.615 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 7.092 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[1\]\" to destination register is 7.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_G15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_G15; Fanout = 15; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(0.415 ns) 3.585 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(2.250 ns) + CELL(0.415 ns) = 3.585 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.742 ns) 5.783 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N2 13 " "Info: 3: + IC(1.456 ns) + CELL(0.742 ns) = 5.783 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.746 ns) 7.092 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 4 REG LC_X8_Y4_N4 2 " "Info: 4: + IC(0.563 ns) + CELL(0.746 ns) = 7.092 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.823 ns ( 39.81 % ) " "Info: Total cell delay = 2.823 ns ( 39.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.269 ns ( 60.19 % ) " "Info: Total interconnect delay = 4.269 ns ( 60.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.250ns 1.456ns 0.563ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 13.707 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[1\]\" to source register is 13.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_G15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_G15; Fanout = 15; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.163 ns) 3.372 ns F1_readADC_multimodes:inst2\|Equal0~0 2 COMB LC_X9_Y4_N1 11 " "Info: 2: + IC(2.289 ns) + CELL(0.163 ns) = 3.372 ns; Loc. = LC_X9_Y4_N1; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { AVG[1] F1_readADC_multimodes:inst2|Equal0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.601 ns) 4.599 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~3 3 COMB LC_X9_Y4_N7 1 " "Info: 3: + IC(0.626 ns) + CELL(0.601 ns) = 4.599 ns; Loc. = LC_X9_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.415 ns) 5.637 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4 4 COMB LC_X9_Y4_N9 4 " "Info: 4: + IC(0.623 ns) + CELL(0.415 ns) = 5.637 ns; Loc. = LC_X9_Y4_N9; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.415 ns) 7.033 ns F1_readADC_multimodes:inst2\|Mux15~2 5 COMB LC_X10_Y4_N0 1 " "Info: 5: + IC(0.981 ns) + CELL(0.415 ns) = 7.033 ns; Loc. = LC_X10_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 8.084 ns F1_readADC_multimodes:inst2\|Mux15~3 6 COMB LC_X10_Y4_N8 1 " "Info: 6: + IC(0.636 ns) + CELL(0.415 ns) = 8.084 ns; Loc. = LC_X10_Y4_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.742 ns) 10.395 ns F1_readADC_multimodes:inst2\|Mux15 7 COMB LC_X8_Y4_N9 1 " "Info: 7: + IC(1.569 ns) + CELL(0.742 ns) = 10.395 ns; Loc. = LC_X8_Y4_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.163 ns) 11.154 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X8_Y4_N1 1 " "Info: 8: + IC(0.596 ns) + CELL(0.163 ns) = 11.154 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 11.565 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X8_Y4_N2 13 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 11.565 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.746 ns) 13.707 ns F1_readADC_multimodes:inst2\|CNVen_SCK 10 REG LC_X4_Y4_N8 2 " "Info: 10: + IC(1.396 ns) + CELL(0.746 ns) = 13.707 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.743 ns ( 34.60 % ) " "Info: Total cell delay = 4.743 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.964 ns ( 65.40 % ) " "Info: Total interconnect delay = 8.964 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.707 ns" { AVG[1] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.707 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.289ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.250ns 1.456ns 0.563ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.707 ns" { AVG[1] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.707 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.289ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.250ns 1.456ns 0.563ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.707 ns" { AVG[1] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.707 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.289ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[2\] register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 51.86 MHz 19.284 ns Internal " "Info: Clock \"SR\[2\]\" has Internal fmax of 51.86 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 19.284 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.858 ns + Longest register register " "Info: + Longest register to register delay is 1.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X4_Y4_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.228 ns) 1.858 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X8_Y4_N4 2 " "Info: 2: + IC(1.630 ns) + CELL(0.228 ns) = 1.858 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 12.27 % ) " "Info: Total cell delay = 0.228 ns ( 12.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.630 ns ( 87.73 % ) " "Info: Total interconnect delay = 1.630 ns ( 87.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.208 ns - Smallest " "Info: - Smallest clock skew is -7.208 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 4.775 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[2\]\" to destination register is 4.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[2\] 1 CLK PIN_J14 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_J14; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.415 ns) 3.466 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X8_Y4_N2 13 " "Info: 2: + IC(2.131 ns) + CELL(0.415 ns) = 3.466 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.746 ns) 4.775 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 3 REG LC_X8_Y4_N4 2 " "Info: 3: + IC(0.563 ns) + CELL(0.746 ns) = 4.775 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 43.58 % ) " "Info: Total cell delay = 2.081 ns ( 43.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.694 ns ( 56.42 % ) " "Info: Total interconnect delay = 2.694 ns ( 56.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.775 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.775 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.131ns 0.563ns } { 0.000ns 0.920ns 0.415ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 11.983 ns - Longest register " "Info: - Longest clock path from clock \"SR\[2\]\" to source register is 11.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[2\] 1 CLK PIN_J14 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_J14; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.601 ns) 3.344 ns F1_readADC_multimodes:inst2\|Add3~2 2 COMB LC_X10_Y4_N9 3 " "Info: 2: + IC(1.823 ns) + CELL(0.601 ns) = 3.344 ns; Loc. = LC_X10_Y4_N9; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.163 ns) 4.124 ns F1_readADC_multimodes:inst2\|Add2~1 3 COMB LC_X10_Y4_N6 1 " "Info: 3: + IC(0.617 ns) + CELL(0.163 ns) = 4.124 ns; Loc. = LC_X10_Y4_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.415 ns) 5.168 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 4 COMB LC_X10_Y4_N7 2 " "Info: 4: + IC(0.629 ns) + CELL(0.415 ns) = 5.168 ns; Loc. = LC_X10_Y4_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.601 ns) 6.360 ns F1_readADC_multimodes:inst2\|Mux15~3 5 COMB LC_X10_Y4_N8 1 " "Info: 5: + IC(0.591 ns) + CELL(0.601 ns) = 6.360 ns; Loc. = LC_X10_Y4_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.742 ns) 8.671 ns F1_readADC_multimodes:inst2\|Mux15 6 COMB LC_X8_Y4_N9 1 " "Info: 6: + IC(1.569 ns) + CELL(0.742 ns) = 8.671 ns; Loc. = LC_X8_Y4_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.163 ns) 9.430 ns F1_readADC_multimodes:inst2\|ReadCLK~0 7 COMB LC_X8_Y4_N1 1 " "Info: 7: + IC(0.596 ns) + CELL(0.163 ns) = 9.430 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 9.841 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 8 COMB LC_X8_Y4_N2 13 " "Info: 8: + IC(0.248 ns) + CELL(0.163 ns) = 9.841 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.746 ns) 11.983 ns F1_readADC_multimodes:inst2\|CNVen_SCK 9 REG LC_X4_Y4_N8 2 " "Info: 9: + IC(1.396 ns) + CELL(0.746 ns) = 11.983 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.514 ns ( 37.67 % ) " "Info: Total cell delay = 4.514 ns ( 37.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.469 ns ( 62.33 % ) " "Info: Total interconnect delay = 7.469 ns ( 62.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.983 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.983 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.823ns 0.617ns 0.629ns 0.591ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.415ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.775 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.775 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.131ns 0.563ns } { 0.000ns 0.920ns 0.415ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.983 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.983 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.823ns 0.617ns 0.629ns 0.591ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.415ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.775 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.775 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.131ns 0.563ns } { 0.000ns 0.920ns 0.415ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.983 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.983 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.823ns 0.617ns 0.629ns 0.591ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.415ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[2\] register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 43.53 MHz 22.974 ns Internal " "Info: Clock \"AVG\[2\]\" has Internal fmax of 43.53 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 22.974 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.858 ns + Longest register register " "Info: + Longest register to register delay is 1.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X4_Y4_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.228 ns) 1.858 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X8_Y4_N4 2 " "Info: 2: + IC(1.630 ns) + CELL(0.228 ns) = 1.858 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 12.27 % ) " "Info: Total cell delay = 0.228 ns ( 12.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.630 ns ( 87.73 % ) " "Info: Total interconnect delay = 1.630 ns ( 87.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.053 ns - Smallest " "Info: - Smallest clock skew is -9.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 4.706 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[2\]\" to destination register is 4.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_M8 33 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_M8; Fanout = 33; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.601 ns) 3.397 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X8_Y4_N2 13 " "Info: 2: + IC(1.876 ns) + CELL(0.601 ns) = 3.397 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.746 ns) 4.706 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 3 REG LC_X8_Y4_N4 2 " "Info: 3: + IC(0.563 ns) + CELL(0.746 ns) = 4.706 ns; Loc. = LC_X8_Y4_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.267 ns ( 48.17 % ) " "Info: Total cell delay = 2.267 ns ( 48.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.439 ns ( 51.83 % ) " "Info: Total interconnect delay = 2.439 ns ( 51.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.706 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.706 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.876ns 0.563ns } { 0.000ns 0.920ns 0.601ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 13.759 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[2\]\" to source register is 13.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_M8 33 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_M8; Fanout = 33; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.601 ns) 3.424 ns F1_readADC_multimodes:inst2\|Equal0~0 2 COMB LC_X9_Y4_N1 11 " "Info: 2: + IC(1.903 ns) + CELL(0.601 ns) = 3.424 ns; Loc. = LC_X9_Y4_N1; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.601 ns) 4.651 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~3 3 COMB LC_X9_Y4_N7 1 " "Info: 3: + IC(0.626 ns) + CELL(0.601 ns) = 4.651 ns; Loc. = LC_X9_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.415 ns) 5.689 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4 4 COMB LC_X9_Y4_N9 4 " "Info: 4: + IC(0.623 ns) + CELL(0.415 ns) = 5.689 ns; Loc. = LC_X9_Y4_N9; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.415 ns) 7.085 ns F1_readADC_multimodes:inst2\|Mux15~2 5 COMB LC_X10_Y4_N0 1 " "Info: 5: + IC(0.981 ns) + CELL(0.415 ns) = 7.085 ns; Loc. = LC_X10_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 8.136 ns F1_readADC_multimodes:inst2\|Mux15~3 6 COMB LC_X10_Y4_N8 1 " "Info: 6: + IC(0.636 ns) + CELL(0.415 ns) = 8.136 ns; Loc. = LC_X10_Y4_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.742 ns) 10.447 ns F1_readADC_multimodes:inst2\|Mux15 7 COMB LC_X8_Y4_N9 1 " "Info: 7: + IC(1.569 ns) + CELL(0.742 ns) = 10.447 ns; Loc. = LC_X8_Y4_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.163 ns) 11.206 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X8_Y4_N1 1 " "Info: 8: + IC(0.596 ns) + CELL(0.163 ns) = 11.206 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 11.617 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X8_Y4_N2 13 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 11.617 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.746 ns) 13.759 ns F1_readADC_multimodes:inst2\|CNVen_SCK 10 REG LC_X4_Y4_N8 2 " "Info: 10: + IC(1.396 ns) + CELL(0.746 ns) = 13.759 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.181 ns ( 37.66 % ) " "Info: Total cell delay = 5.181 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.578 ns ( 62.34 % ) " "Info: Total interconnect delay = 8.578 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.759 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.759 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.903ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.706 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.706 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.876ns 0.563ns } { 0.000ns 0.920ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.759 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.759 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.903ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 1.630ns } { 0.000ns 0.228ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.706 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.706 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.876ns 0.563ns } { 0.000ns 0.920ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.759 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.759 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.903ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AQMODE register F1_readADC_multimodes:inst2\|CNVclk_cnt\[1\] register F1_readADC_multimodes:inst2\|CNVen_SCK 150.11 MHz 6.662 ns Internal " "Info: Clock \"AQMODE\" has Internal fmax of 150.11 MHz between source register \"F1_readADC_multimodes:inst2\|CNVclk_cnt\[1\]\" and destination register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" (period= 6.662 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.467 ns + Longest register register " "Info: + Longest register to register delay is 5.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVclk_cnt\[1\] 1 REG LC_X3_Y7_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N5; Fanout = 7; REG Node = 'F1_readADC_multimodes:inst2\|CNVclk_cnt\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVclk_cnt[1] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.415 ns) 1.208 ns F1_readADC_multimodes:inst2\|LessThan3~0 2 COMB LC_X3_Y7_N3 1 " "Info: 2: + IC(0.793 ns) + CELL(0.415 ns) = 1.208 ns; Loc. = LC_X3_Y7_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { F1_readADC_multimodes:inst2|CNVclk_cnt[1] F1_readADC_multimodes:inst2|LessThan3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 1.619 ns F1_readADC_multimodes:inst2\|LessThan3~1 3 COMB LC_X3_Y7_N4 1 " "Info: 3: + IC(0.248 ns) + CELL(0.163 ns) = 1.619 ns; Loc. = LC_X3_Y7_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan3~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|LessThan3~0 F1_readADC_multimodes:inst2|LessThan3~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.415 ns) 2.672 ns F1_readADC_multimodes:inst2\|LessThan3~2 4 COMB LC_X3_Y7_N1 1 " "Info: 4: + IC(0.638 ns) + CELL(0.415 ns) = 2.672 ns; Loc. = LC_X3_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { F1_readADC_multimodes:inst2|LessThan3~1 F1_readADC_multimodes:inst2|LessThan3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 3.434 ns F1_readADC_multimodes:inst2\|LessThan3~3 5 COMB LC_X3_Y7_N0 7 " "Info: 5: + IC(0.599 ns) + CELL(0.163 ns) = 3.434 ns; Loc. = LC_X3_Y7_N0; Fanout = 7; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan3~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|LessThan3~2 F1_readADC_multimodes:inst2|LessThan3~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.480 ns) 5.467 ns F1_readADC_multimodes:inst2\|CNVen_SCK 6 REG LC_X4_Y4_N8 2 " "Info: 6: + IC(1.553 ns) + CELL(0.480 ns) = 5.467 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { F1_readADC_multimodes:inst2|LessThan3~3 F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 29.93 % ) " "Info: Total cell delay = 1.636 ns ( 29.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.831 ns ( 70.07 % ) " "Info: Total interconnect delay = 3.831 ns ( 70.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.467 ns" { F1_readADC_multimodes:inst2|CNVclk_cnt[1] F1_readADC_multimodes:inst2|LessThan3~0 F1_readADC_multimodes:inst2|LessThan3~1 F1_readADC_multimodes:inst2|LessThan3~2 F1_readADC_multimodes:inst2|LessThan3~3 F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.467 ns" { F1_readADC_multimodes:inst2|CNVclk_cnt[1] {} F1_readADC_multimodes:inst2|LessThan3~0 {} F1_readADC_multimodes:inst2|LessThan3~1 {} F1_readADC_multimodes:inst2|LessThan3~2 {} F1_readADC_multimodes:inst2|LessThan3~3 {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.793ns 0.248ns 0.638ns 0.599ns 1.553ns } { 0.000ns 0.415ns 0.163ns 0.415ns 0.163ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.619 ns - Smallest " "Info: - Smallest clock skew is -0.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE destination 6.053 ns + Shortest register " "Info: + Shortest clock path from clock \"AQMODE\" to destination register is 6.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AQMODE 1 CLK PIN_M4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_M4; Fanout = 16; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.415 ns) 3.500 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X8_Y4_N1 1 " "Info: 2: + IC(2.165 ns) + CELL(0.415 ns) = 3.500 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 3.911 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N2 13 " "Info: 3: + IC(0.248 ns) + CELL(0.163 ns) = 3.911 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.746 ns) 6.053 ns F1_readADC_multimodes:inst2\|CNVen_SCK 4 REG LC_X4_Y4_N8 2 " "Info: 4: + IC(1.396 ns) + CELL(0.746 ns) = 6.053 ns; Loc. = LC_X4_Y4_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 37.07 % ) " "Info: Total cell delay = 2.244 ns ( 37.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.809 ns ( 62.93 % ) " "Info: Total interconnect delay = 3.809 ns ( 62.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.053 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.053 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.165ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE source 6.672 ns - Longest register " "Info: - Longest clock path from clock \"AQMODE\" to source register is 6.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AQMODE 1 CLK PIN_M4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_M4; Fanout = 16; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.415 ns) 3.500 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X8_Y4_N1 1 " "Info: 2: + IC(2.165 ns) + CELL(0.415 ns) = 3.500 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 3.911 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N2 13 " "Info: 3: + IC(0.248 ns) + CELL(0.163 ns) = 3.911 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.746 ns) 6.672 ns F1_readADC_multimodes:inst2\|CNVclk_cnt\[1\] 4 REG LC_X3_Y7_N5 7 " "Info: 4: + IC(2.015 ns) + CELL(0.746 ns) = 6.672 ns; Loc. = LC_X3_Y7_N5; Fanout = 7; REG Node = 'F1_readADC_multimodes:inst2\|CNVclk_cnt\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVclk_cnt[1] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 33.63 % ) " "Info: Total cell delay = 2.244 ns ( 33.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.428 ns ( 66.37 % ) " "Info: Total interconnect delay = 4.428 ns ( 66.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.672 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVclk_cnt[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.672 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVclk_cnt[1] {} } { 0.000ns 0.000ns 2.165ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.053 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.053 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.165ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.672 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVclk_cnt[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.672 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVclk_cnt[1] {} } { 0.000ns 0.000ns 2.165ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.467 ns" { F1_readADC_multimodes:inst2|CNVclk_cnt[1] F1_readADC_multimodes:inst2|LessThan3~0 F1_readADC_multimodes:inst2|LessThan3~1 F1_readADC_multimodes:inst2|LessThan3~2 F1_readADC_multimodes:inst2|LessThan3~3 F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.467 ns" { F1_readADC_multimodes:inst2|CNVclk_cnt[1] {} F1_readADC_multimodes:inst2|LessThan3~0 {} F1_readADC_multimodes:inst2|LessThan3~1 {} F1_readADC_multimodes:inst2|LessThan3~2 {} F1_readADC_multimodes:inst2|LessThan3~3 {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.793ns 0.248ns 0.638ns 0.599ns 1.553ns } { 0.000ns 0.415ns 0.163ns 0.415ns 0.163ns 0.480ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.053 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.053 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.165ns 0.248ns 1.396ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.672 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVclk_cnt[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.672 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVclk_cnt[1] {} } { 0.000ns 0.000ns 2.165ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[12\] F20_EmulateADC:inst1\|SRDATA\[13\] AVG\[0\] 6.054 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[12\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[13\]\" for clock \"AVG\[0\]\" (Hold time is 6.054 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.386 ns + Largest " "Info: + Largest clock skew is 7.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 18.437 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to destination register is 18.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_F14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_F14; Fanout = 13; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.601 ns) 3.670 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(2.149 ns) + CELL(0.601 ns) = 3.670 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.601 ns) 5.833 ns F1_readADC_multimodes:inst2\|Add0~2 3 COMB LC_X11_Y5_N5 3 " "Info: 3: + IC(1.562 ns) + CELL(0.601 ns) = 5.833 ns; Loc. = LC_X11_Y5_N5; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.742 ns) 8.541 ns F1_readADC_multimodes:inst2\|Mux8 4 COMB LC_X7_Y4_N4 1 " "Info: 4: + IC(1.966 ns) + CELL(0.742 ns) = 8.541 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.163 ns) 9.138 ns F1_readADC_multimodes:inst2\|nFS 5 COMB LC_X7_Y4_N5 12 " "Info: 5: + IC(0.434 ns) + CELL(0.163 ns) = 9.138 ns; Loc. = LC_X7_Y4_N5; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(1.051 ns) 11.750 ns F1_readADC_multimodes:inst2\|AVGen_SCK 6 REG LC_X8_Y7_N6 2 " "Info: 6: + IC(1.561 ns) + CELL(1.051 ns) = 11.750 ns; Loc. = LC_X8_Y7_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.601 ns) 14.016 ns F1_readADC_multimodes:inst2\|SCKL 7 COMB LC_X8_Y4_N4 41 " "Info: 7: + IC(1.665 ns) + CELL(0.601 ns) = 14.016 ns; Loc. = LC_X8_Y4_N4; Fanout = 41; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.746 ns) 18.437 ns F20_EmulateADC:inst1\|SRDATA\[13\] 8 REG LC_X6_Y6_N7 1 " "Info: 8: + IC(3.675 ns) + CELL(0.746 ns) = 18.437 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[13\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.425 ns ( 29.42 % ) " "Info: Total cell delay = 5.425 ns ( 29.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.012 ns ( 70.58 % ) " "Info: Total interconnect delay = 13.012 ns ( 70.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.437 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.437 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.000ns 2.149ns 1.562ns 1.966ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.742ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 11.051 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[0\]\" to source register is 11.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_F14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_F14; Fanout = 13; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.601 ns) 3.670 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(2.149 ns) + CELL(0.601 ns) = 3.670 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.742 ns) 5.868 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N2 13 " "Info: 3: + IC(1.456 ns) + CELL(0.742 ns) = 5.868 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 6.630 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y4_N4 41 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 6.630 ns; Loc. = LC_X8_Y4_N4; Fanout = 41; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.746 ns) 11.051 ns F20_EmulateADC:inst1\|SRDATA\[12\] 5 REG LC_X6_Y6_N8 1 " "Info: 5: + IC(3.675 ns) + CELL(0.746 ns) = 11.051 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.172 ns ( 28.70 % ) " "Info: Total cell delay = 3.172 ns ( 28.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.879 ns ( 71.30 % ) " "Info: Total interconnect delay = 7.879 ns ( 71.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.051 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.051 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[12] {} } { 0.000ns 0.000ns 2.149ns 1.456ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.437 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.437 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.000ns 2.149ns 1.562ns 1.966ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.742ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.051 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.051 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[12] {} } { 0.000ns 0.000ns 2.149ns 1.456ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.206 ns - Shortest register register " "Info: - Shortest register to register delay is 1.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[12\] 1 REG LC_X6_Y6_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.480 ns) 1.206 ns F20_EmulateADC:inst1\|SRDATA\[13\] 2 REG LC_X6_Y6_N7 1 " "Info: 2: + IC(0.726 ns) + CELL(0.480 ns) = 1.206 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[13\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.80 % ) " "Info: Total cell delay = 0.480 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.726 ns ( 60.20 % ) " "Info: Total interconnect delay = 0.726 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.726ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.437 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.437 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.000ns 2.149ns 1.562ns 1.966ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.742ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.051 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.051 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[12] {} } { 0.000ns 0.000ns 2.149ns 1.456ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.601ns 0.742ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.726ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[12\] F20_EmulateADC:inst1\|SRDATA\[13\] SR\[0\] 6.294 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[12\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[13\]\" for clock \"SR\[0\]\" (Hold time is 6.294 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.626 ns + Largest " "Info: + Largest clock skew is 7.626 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 18.413 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to destination register is 18.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SR\[0\] 1 CLK PIN_J12 15 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J12; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(0.601 ns) 3.653 ns F1_readADC_multimodes:inst2\|Add0~4 2 COMB LC_X11_Y5_N0 9 " "Info: 2: + IC(2.107 ns) + CELL(0.601 ns) = 3.653 ns; Loc. = LC_X11_Y5_N0; Fanout = 9; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.415 ns) 5.594 ns F1_readADC_multimodes:inst2\|Mux8~4 3 COMB LC_X11_Y4_N1 1 " "Info: 3: + IC(1.526 ns) + CELL(0.415 ns) = 5.594 ns; Loc. = LC_X11_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux8~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.415 ns) 7.462 ns F1_readADC_multimodes:inst2\|Mux8~5 4 COMB LC_X7_Y4_N0 1 " "Info: 4: + IC(1.453 ns) + CELL(0.415 ns) = 7.462 ns; Loc. = LC_X7_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.415 ns) 8.517 ns F1_readADC_multimodes:inst2\|Mux8 5 COMB LC_X7_Y4_N4 1 " "Info: 5: + IC(0.640 ns) + CELL(0.415 ns) = 8.517 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.163 ns) 9.114 ns F1_readADC_multimodes:inst2\|nFS 6 COMB LC_X7_Y4_N5 12 " "Info: 6: + IC(0.434 ns) + CELL(0.163 ns) = 9.114 ns; Loc. = LC_X7_Y4_N5; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(1.051 ns) 11.726 ns F1_readADC_multimodes:inst2\|AVGen_SCK 7 REG LC_X8_Y7_N6 2 " "Info: 7: + IC(1.561 ns) + CELL(1.051 ns) = 11.726 ns; Loc. = LC_X8_Y7_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.601 ns) 13.992 ns F1_readADC_multimodes:inst2\|SCKL 8 COMB LC_X8_Y4_N4 41 " "Info: 8: + IC(1.665 ns) + CELL(0.601 ns) = 13.992 ns; Loc. = LC_X8_Y4_N4; Fanout = 41; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.746 ns) 18.413 ns F20_EmulateADC:inst1\|SRDATA\[13\] 9 REG LC_X6_Y6_N7 1 " "Info: 9: + IC(3.675 ns) + CELL(0.746 ns) = 18.413 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[13\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.352 ns ( 29.07 % ) " "Info: Total cell delay = 5.352 ns ( 29.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.061 ns ( 70.93 % ) " "Info: Total interconnect delay = 13.061 ns ( 70.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.413 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.413 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.000ns 2.107ns 1.526ns 1.453ns 0.640ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.945ns 0.601ns 0.415ns 0.415ns 0.415ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 10.787 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[0\]\" to source register is 10.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SR\[0\] 1 CLK PIN_J12 15 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J12; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.742 ns) 3.406 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(1.719 ns) + CELL(0.742 ns) = 3.406 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.742 ns) 5.604 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N2 13 " "Info: 3: + IC(1.456 ns) + CELL(0.742 ns) = 5.604 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 6.366 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y4_N4 41 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 6.366 ns; Loc. = LC_X8_Y4_N4; Fanout = 41; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.746 ns) 10.787 ns F20_EmulateADC:inst1\|SRDATA\[12\] 5 REG LC_X6_Y6_N8 1 " "Info: 5: + IC(3.675 ns) + CELL(0.746 ns) = 10.787 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.338 ns ( 30.94 % ) " "Info: Total cell delay = 3.338 ns ( 30.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.449 ns ( 69.06 % ) " "Info: Total interconnect delay = 7.449 ns ( 69.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.787 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.787 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[12] {} } { 0.000ns 0.000ns 1.719ns 1.456ns 0.599ns 3.675ns } { 0.000ns 0.945ns 0.742ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.413 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.413 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.000ns 2.107ns 1.526ns 1.453ns 0.640ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.945ns 0.601ns 0.415ns 0.415ns 0.415ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.787 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.787 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[12] {} } { 0.000ns 0.000ns 1.719ns 1.456ns 0.599ns 3.675ns } { 0.000ns 0.945ns 0.742ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.206 ns - Shortest register register " "Info: - Shortest register to register delay is 1.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[12\] 1 REG LC_X6_Y6_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.480 ns) 1.206 ns F20_EmulateADC:inst1\|SRDATA\[13\] 2 REG LC_X6_Y6_N7 1 " "Info: 2: + IC(0.726 ns) + CELL(0.480 ns) = 1.206 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[13\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.80 % ) " "Info: Total cell delay = 0.480 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.726 ns ( 60.20 % ) " "Info: Total interconnect delay = 0.726 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.726ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.413 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux8~4 F1_readADC_multimodes:inst2|Mux8~5 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.413 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux8~4 {} F1_readADC_multimodes:inst2|Mux8~5 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.000ns 2.107ns 1.526ns 1.453ns 0.640ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.945ns 0.601ns 0.415ns 0.415ns 0.415ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.787 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.787 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[12] {} } { 0.000ns 0.000ns 1.719ns 1.456ns 0.599ns 3.675ns } { 0.000ns 0.945ns 0.742ns 0.742ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.726ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F1_readADC_multimodes:inst2\|sBUSYR F1_readADC_multimodes:inst2\|CNVen_SHFT MCLK 6.993 ns " "Info: Found hold time violation between source  pin or register \"F1_readADC_multimodes:inst2\|sBUSYR\" and destination pin or register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" for clock \"MCLK\" (Hold time is 6.993 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.728 ns + Largest " "Info: + Largest clock skew is 10.728 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 13.719 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 13.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_H5 27 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_H5; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.051 ns) 3.296 ns F1_readADC_multimodes:inst2\|MCLK_divider\[6\] 2 REG LC_X11_Y4_N9 5 " "Info: 2: + IC(1.300 ns) + CELL(1.051 ns) = 3.296 ns; Loc. = LC_X11_Y4_N9; Fanout = 5; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[6\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[6] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.334 ns) + CELL(0.742 ns) 6.372 ns F1_readADC_multimodes:inst2\|Mux16~0 3 COMB LC_X11_Y5_N6 1 " "Info: 3: + IC(2.334 ns) + CELL(0.742 ns) = 6.372 ns; Loc. = LC_X11_Y5_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux16~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { F1_readADC_multimodes:inst2|MCLK_divider[6] F1_readADC_multimodes:inst2|Mux16~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.742 ns) 7.691 ns F1_readADC_multimodes:inst2\|Mux16~2 4 COMB LC_X11_Y5_N8 1 " "Info: 4: + IC(0.577 ns) + CELL(0.742 ns) = 7.691 ns; Loc. = LC_X11_Y5_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux16~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { F1_readADC_multimodes:inst2|Mux16~0 F1_readADC_multimodes:inst2|Mux16~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.163 ns) 8.441 ns F1_readADC_multimodes:inst2\|Mux16 5 COMB LC_X11_Y5_N3 1 " "Info: 5: + IC(0.587 ns) + CELL(0.163 ns) = 8.441 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux16'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { F1_readADC_multimodes:inst2|Mux16~2 F1_readADC_multimodes:inst2|Mux16 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.742 ns) 11.166 ns F1_readADC_multimodes:inst2\|ReadCLK~0 6 COMB LC_X8_Y4_N1 1 " "Info: 6: + IC(1.983 ns) + CELL(0.742 ns) = 11.166 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { F1_readADC_multimodes:inst2|Mux16 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 11.577 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 7 COMB LC_X8_Y4_N2 13 " "Info: 7: + IC(0.248 ns) + CELL(0.163 ns) = 11.577 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.746 ns) 13.719 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 8 REG LC_X4_Y4_N3 2 " "Info: 8: + IC(1.396 ns) + CELL(0.746 ns) = 13.719 ns; Loc. = LC_X4_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.294 ns ( 38.59 % ) " "Info: Total cell delay = 5.294 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.425 ns ( 61.41 % ) " "Info: Total interconnect delay = 8.425 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.719 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[6] F1_readADC_multimodes:inst2|Mux16~0 F1_readADC_multimodes:inst2|Mux16~2 F1_readADC_multimodes:inst2|Mux16 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.719 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[6] {} F1_readADC_multimodes:inst2|Mux16~0 {} F1_readADC_multimodes:inst2|Mux16~2 {} F1_readADC_multimodes:inst2|Mux16 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.300ns 2.334ns 0.577ns 0.587ns 1.983ns 0.248ns 1.396ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.742ns 0.163ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 2.991 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to source register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_H5 27 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_H5; Fanout = 27; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns F1_readADC_multimodes:inst2\|sBUSYR 2 REG LC_X12_Y6_N7 8 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X12_Y6_N7; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|sBUSYR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.719 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[6] F1_readADC_multimodes:inst2|Mux16~0 F1_readADC_multimodes:inst2|Mux16~2 F1_readADC_multimodes:inst2|Mux16 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.719 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[6] {} F1_readADC_multimodes:inst2|Mux16~0 {} F1_readADC_multimodes:inst2|Mux16~2 {} F1_readADC_multimodes:inst2|Mux16 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.300ns 2.334ns 0.577ns 0.587ns 1.983ns 0.248ns 1.396ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.742ns 0.163ns 0.742ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.609 ns - Shortest register register " "Info: - Shortest register to register delay is 3.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|sBUSYR 1 REG LC_X12_Y6_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N7; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|sBUSYR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.599 ns) + CELL(1.010 ns) 3.609 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 2 REG LC_X4_Y4_N3 2 " "Info: 2: + IC(2.599 ns) + CELL(1.010 ns) = 3.609 ns; Loc. = LC_X4_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { F1_readADC_multimodes:inst2|sBUSYR F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.010 ns ( 27.99 % ) " "Info: Total cell delay = 1.010 ns ( 27.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.599 ns ( 72.01 % ) " "Info: Total interconnect delay = 2.599 ns ( 72.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { F1_readADC_multimodes:inst2|sBUSYR F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.609 ns" { F1_readADC_multimodes:inst2|sBUSYR {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 2.599ns } { 0.000ns 1.010ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.719 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[6] F1_readADC_multimodes:inst2|Mux16~0 F1_readADC_multimodes:inst2|Mux16~2 F1_readADC_multimodes:inst2|Mux16 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.719 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[6] {} F1_readADC_multimodes:inst2|Mux16~0 {} F1_readADC_multimodes:inst2|Mux16~2 {} F1_readADC_multimodes:inst2|Mux16 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.300ns 2.334ns 0.577ns 0.587ns 1.983ns 0.248ns 1.396ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.742ns 0.163ns 0.742ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { F1_readADC_multimodes:inst2|sBUSYR F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.609 ns" { F1_readADC_multimodes:inst2|sBUSYR {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 2.599ns } { 0.000ns 1.010ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[12\] F20_EmulateADC:inst1\|SRDATA\[13\] SR\[1\] 6.054 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[12\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[13\]\" for clock \"SR\[1\]\" (Hold time is 6.054 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.386 ns + Largest " "Info: + Largest clock skew is 7.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 17.553 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to destination register is 17.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[1\] 1 CLK PIN_J16 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_J16; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(0.163 ns) 2.786 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(1.703 ns) + CELL(0.163 ns) = 2.786 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.601 ns) 4.949 ns F1_readADC_multimodes:inst2\|Add0~2 3 COMB LC_X11_Y5_N5 3 " "Info: 3: + IC(1.562 ns) + CELL(0.601 ns) = 4.949 ns; Loc. = LC_X11_Y5_N5; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.742 ns) 7.657 ns F1_readADC_multimodes:inst2\|Mux8 4 COMB LC_X7_Y4_N4 1 " "Info: 4: + IC(1.966 ns) + CELL(0.742 ns) = 7.657 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.163 ns) 8.254 ns F1_readADC_multimodes:inst2\|nFS 5 COMB LC_X7_Y4_N5 12 " "Info: 5: + IC(0.434 ns) + CELL(0.163 ns) = 8.254 ns; Loc. = LC_X7_Y4_N5; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(1.051 ns) 10.866 ns F1_readADC_multimodes:inst2\|AVGen_SCK 6 REG LC_X8_Y7_N6 2 " "Info: 6: + IC(1.561 ns) + CELL(1.051 ns) = 10.866 ns; Loc. = LC_X8_Y7_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.601 ns) 13.132 ns F1_readADC_multimodes:inst2\|SCKL 7 COMB LC_X8_Y4_N4 41 " "Info: 7: + IC(1.665 ns) + CELL(0.601 ns) = 13.132 ns; Loc. = LC_X8_Y4_N4; Fanout = 41; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.746 ns) 17.553 ns F20_EmulateADC:inst1\|SRDATA\[13\] 8 REG LC_X6_Y6_N7 1 " "Info: 8: + IC(3.675 ns) + CELL(0.746 ns) = 17.553 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[13\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.987 ns ( 28.41 % ) " "Info: Total cell delay = 4.987 ns ( 28.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.566 ns ( 71.59 % ) " "Info: Total interconnect delay = 12.566 ns ( 71.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.553 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.553 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.000ns 1.703ns 1.562ns 1.966ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.742ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 10.167 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[1\]\" to source register is 10.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[1\] 1 CLK PIN_J16 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_J16; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(0.163 ns) 2.786 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(1.703 ns) + CELL(0.163 ns) = 2.786 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.742 ns) 4.984 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N2 13 " "Info: 3: + IC(1.456 ns) + CELL(0.742 ns) = 4.984 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 5.746 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y4_N4 41 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 5.746 ns; Loc. = LC_X8_Y4_N4; Fanout = 41; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.746 ns) 10.167 ns F20_EmulateADC:inst1\|SRDATA\[12\] 5 REG LC_X6_Y6_N8 1 " "Info: 5: + IC(3.675 ns) + CELL(0.746 ns) = 10.167 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.734 ns ( 26.89 % ) " "Info: Total cell delay = 2.734 ns ( 26.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.433 ns ( 73.11 % ) " "Info: Total interconnect delay = 7.433 ns ( 73.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.167 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.167 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[12] {} } { 0.000ns 0.000ns 1.703ns 1.456ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.553 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.553 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.000ns 1.703ns 1.562ns 1.966ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.742ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.167 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.167 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[12] {} } { 0.000ns 0.000ns 1.703ns 1.456ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.206 ns - Shortest register register " "Info: - Shortest register to register delay is 1.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[12\] 1 REG LC_X6_Y6_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.480 ns) 1.206 ns F20_EmulateADC:inst1\|SRDATA\[13\] 2 REG LC_X6_Y6_N7 1 " "Info: 2: + IC(0.726 ns) + CELL(0.480 ns) = 1.206 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[13\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.80 % ) " "Info: Total cell delay = 0.480 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.726 ns ( 60.20 % ) " "Info: Total interconnect delay = 0.726 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.726ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.553 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.553 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.000ns 1.703ns 1.562ns 1.966ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.742ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.167 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.167 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[12] {} } { 0.000ns 0.000ns 1.703ns 1.456ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.726ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[12\] F20_EmulateADC:inst1\|SRDATA\[13\] AVG\[1\] 6.054 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[12\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[13\]\" for clock \"AVG\[1\]\" (Hold time is 6.054 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.386 ns + Largest " "Info: + Largest clock skew is 7.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 18.352 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 18.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_G15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_G15; Fanout = 15; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(0.415 ns) 3.585 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(2.250 ns) + CELL(0.415 ns) = 3.585 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.601 ns) 5.748 ns F1_readADC_multimodes:inst2\|Add0~2 3 COMB LC_X11_Y5_N5 3 " "Info: 3: + IC(1.562 ns) + CELL(0.601 ns) = 5.748 ns; Loc. = LC_X11_Y5_N5; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.742 ns) 8.456 ns F1_readADC_multimodes:inst2\|Mux8 4 COMB LC_X7_Y4_N4 1 " "Info: 4: + IC(1.966 ns) + CELL(0.742 ns) = 8.456 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.163 ns) 9.053 ns F1_readADC_multimodes:inst2\|nFS 5 COMB LC_X7_Y4_N5 12 " "Info: 5: + IC(0.434 ns) + CELL(0.163 ns) = 9.053 ns; Loc. = LC_X7_Y4_N5; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(1.051 ns) 11.665 ns F1_readADC_multimodes:inst2\|AVGen_SCK 6 REG LC_X8_Y7_N6 2 " "Info: 6: + IC(1.561 ns) + CELL(1.051 ns) = 11.665 ns; Loc. = LC_X8_Y7_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.601 ns) 13.931 ns F1_readADC_multimodes:inst2\|SCKL 7 COMB LC_X8_Y4_N4 41 " "Info: 7: + IC(1.665 ns) + CELL(0.601 ns) = 13.931 ns; Loc. = LC_X8_Y4_N4; Fanout = 41; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.746 ns) 18.352 ns F20_EmulateADC:inst1\|SRDATA\[13\] 8 REG LC_X6_Y6_N7 1 " "Info: 8: + IC(3.675 ns) + CELL(0.746 ns) = 18.352 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[13\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.239 ns ( 28.55 % ) " "Info: Total cell delay = 5.239 ns ( 28.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.113 ns ( 71.45 % ) " "Info: Total interconnect delay = 13.113 ns ( 71.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.352 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.352 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.000ns 2.250ns 1.562ns 1.966ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.742ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 10.966 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[1\]\" to source register is 10.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_G15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_G15; Fanout = 15; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(0.415 ns) 3.585 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(2.250 ns) + CELL(0.415 ns) = 3.585 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.742 ns) 5.783 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N2 13 " "Info: 3: + IC(1.456 ns) + CELL(0.742 ns) = 5.783 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 6.545 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y4_N4 41 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 6.545 ns; Loc. = LC_X8_Y4_N4; Fanout = 41; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.746 ns) 10.966 ns F20_EmulateADC:inst1\|SRDATA\[12\] 5 REG LC_X6_Y6_N8 1 " "Info: 5: + IC(3.675 ns) + CELL(0.746 ns) = 10.966 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.986 ns ( 27.23 % ) " "Info: Total cell delay = 2.986 ns ( 27.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.980 ns ( 72.77 % ) " "Info: Total interconnect delay = 7.980 ns ( 72.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.966 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.966 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[12] {} } { 0.000ns 0.000ns 2.250ns 1.456ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.352 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.352 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.000ns 2.250ns 1.562ns 1.966ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.742ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.966 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.966 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[12] {} } { 0.000ns 0.000ns 2.250ns 1.456ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.206 ns - Shortest register register " "Info: - Shortest register to register delay is 1.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[12\] 1 REG LC_X6_Y6_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.480 ns) 1.206 ns F20_EmulateADC:inst1\|SRDATA\[13\] 2 REG LC_X6_Y6_N7 1 " "Info: 2: + IC(0.726 ns) + CELL(0.480 ns) = 1.206 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[13\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.80 % ) " "Info: Total cell delay = 0.480 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.726 ns ( 60.20 % ) " "Info: Total interconnect delay = 0.726 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.726ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.352 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.352 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.000ns 2.250ns 1.562ns 1.966ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.742ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.966 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.966 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[12] {} } { 0.000ns 0.000ns 2.250ns 1.456ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] F20_EmulateADC:inst1|SRDATA[13] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.206 ns" { F20_EmulateADC:inst1|SRDATA[12] {} F20_EmulateADC:inst1|SRDATA[13] {} } { 0.000ns 0.726ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[23\] F1_readADC_multimodes:inst2\|r_DATAR\[17\] SR\[2\] 6.609 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[23\]\" and destination pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[17\]\" for clock \"SR\[2\]\" (Hold time is 6.609 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.488 ns + Largest " "Info: + Largest clock skew is 8.488 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 17.137 ns + Longest register " "Info: + Longest clock path from clock \"SR\[2\]\" to destination register is 17.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[2\] 1 CLK PIN_J14 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_J14; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.601 ns) 3.344 ns F1_readADC_multimodes:inst2\|Add3~2 2 COMB LC_X10_Y4_N9 3 " "Info: 2: + IC(1.823 ns) + CELL(0.601 ns) = 3.344 ns; Loc. = LC_X10_Y4_N9; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.163 ns) 4.124 ns F1_readADC_multimodes:inst2\|Add2~1 3 COMB LC_X10_Y4_N6 1 " "Info: 3: + IC(0.617 ns) + CELL(0.163 ns) = 4.124 ns; Loc. = LC_X10_Y4_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.415 ns) 5.168 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 4 COMB LC_X10_Y4_N7 2 " "Info: 4: + IC(0.629 ns) + CELL(0.415 ns) = 5.168 ns; Loc. = LC_X10_Y4_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.601 ns) 6.360 ns F1_readADC_multimodes:inst2\|Mux15~3 5 COMB LC_X10_Y4_N8 1 " "Info: 5: + IC(0.591 ns) + CELL(0.601 ns) = 6.360 ns; Loc. = LC_X10_Y4_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.742 ns) 8.671 ns F1_readADC_multimodes:inst2\|Mux15 6 COMB LC_X8_Y4_N9 1 " "Info: 6: + IC(1.569 ns) + CELL(0.742 ns) = 8.671 ns; Loc. = LC_X8_Y4_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.163 ns) 9.430 ns F1_readADC_multimodes:inst2\|ReadCLK~0 7 COMB LC_X8_Y4_N1 1 " "Info: 7: + IC(0.596 ns) + CELL(0.163 ns) = 9.430 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 9.841 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 8 COMB LC_X8_Y4_N2 13 " "Info: 8: + IC(0.248 ns) + CELL(0.163 ns) = 9.841 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(1.051 ns) 11.455 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 9 REG LC_X8_Y4_N3 2 " "Info: 9: + IC(0.563 ns) + CELL(1.051 ns) = 11.455 ns; Loc. = LC_X8_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 11.939 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 10 COMB LC_X8_Y4_N3 25 " "Info: 10: + IC(0.000 ns) + CELL(0.484 ns) = 11.939 ns; Loc. = LC_X8_Y4_N3; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.452 ns) + CELL(0.746 ns) 17.137 ns F1_readADC_multimodes:inst2\|r_DATAR\[17\] 11 REG LC_X8_Y5_N9 2 " "Info: 11: + IC(4.452 ns) + CELL(0.746 ns) = 17.137 ns; Loc. = LC_X8_Y5_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.049 ns ( 35.30 % ) " "Info: Total cell delay = 6.049 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.088 ns ( 64.70 % ) " "Info: Total interconnect delay = 11.088 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.137 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.137 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 0.000ns 1.823ns 0.617ns 0.629ns 0.591ns 1.569ns 0.596ns 0.248ns 0.563ns 0.000ns 4.452ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.415ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 8.649 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to source register is 8.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[2\] 1 CLK PIN_J14 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_J14; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.415 ns) 3.466 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X8_Y4_N2 13 " "Info: 2: + IC(2.131 ns) + CELL(0.415 ns) = 3.466 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 4.228 ns F1_readADC_multimodes:inst2\|SCKL 3 COMB LC_X8_Y4_N4 41 " "Info: 3: + IC(0.599 ns) + CELL(0.163 ns) = 4.228 ns; Loc. = LC_X8_Y4_N4; Fanout = 41; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.746 ns) 8.649 ns F20_EmulateADC:inst1\|SRDATA\[23\] 4 REG LC_X7_Y5_N9 14 " "Info: 4: + IC(3.675 ns) + CELL(0.746 ns) = 8.649 ns; Loc. = LC_X7_Y5_N9; Fanout = 14; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 25.95 % ) " "Info: Total cell delay = 2.244 ns ( 25.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.405 ns ( 74.05 % ) " "Info: Total interconnect delay = 6.405 ns ( 74.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[23] {} } { 0.000ns 0.000ns 2.131ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.137 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.137 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 0.000ns 1.823ns 0.617ns 0.629ns 0.591ns 1.569ns 0.596ns 0.248ns 0.563ns 0.000ns 4.452ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.415ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[23] {} } { 0.000ns 0.000ns 2.131ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.753 ns - Shortest register register " "Info: - Shortest register to register delay is 1.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[23\] 1 REG LC_X7_Y5_N9 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N9; Fanout = 14; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.653 ns) 1.753 ns F1_readADC_multimodes:inst2\|r_DATAR\[17\] 2 REG LC_X8_Y5_N9 2 " "Info: 2: + IC(1.100 ns) + CELL(0.653 ns) = 1.753 ns; Loc. = LC_X8_Y5_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.653 ns ( 37.25 % ) " "Info: Total cell delay = 0.653 ns ( 37.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 62.75 % ) " "Info: Total interconnect delay = 1.100 ns ( 62.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 1.100ns } { 0.000ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 520 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.137 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.137 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 0.000ns 1.823ns 0.617ns 0.629ns 0.591ns 1.569ns 0.596ns 0.248ns 0.563ns 0.000ns 4.452ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.415ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[23] {} } { 0.000ns 0.000ns 2.131ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 1.100ns } { 0.000ns 0.653ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[23\] F1_readADC_multimodes:inst2\|r_DATAR\[17\] AVG\[2\] 8.454 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[23\]\" and destination pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[17\]\" for clock \"AVG\[2\]\" (Hold time is 8.454 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.333 ns + Largest " "Info: + Largest clock skew is 10.333 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 18.913 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[2\]\" to destination register is 18.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_M8 33 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_M8; Fanout = 33; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.601 ns) 3.424 ns F1_readADC_multimodes:inst2\|Equal0~0 2 COMB LC_X9_Y4_N1 11 " "Info: 2: + IC(1.903 ns) + CELL(0.601 ns) = 3.424 ns; Loc. = LC_X9_Y4_N1; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.601 ns) 4.651 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~3 3 COMB LC_X9_Y4_N7 1 " "Info: 3: + IC(0.626 ns) + CELL(0.601 ns) = 4.651 ns; Loc. = LC_X9_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.415 ns) 5.689 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4 4 COMB LC_X9_Y4_N9 4 " "Info: 4: + IC(0.623 ns) + CELL(0.415 ns) = 5.689 ns; Loc. = LC_X9_Y4_N9; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.415 ns) 7.085 ns F1_readADC_multimodes:inst2\|Mux15~2 5 COMB LC_X10_Y4_N0 1 " "Info: 5: + IC(0.981 ns) + CELL(0.415 ns) = 7.085 ns; Loc. = LC_X10_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 8.136 ns F1_readADC_multimodes:inst2\|Mux15~3 6 COMB LC_X10_Y4_N8 1 " "Info: 6: + IC(0.636 ns) + CELL(0.415 ns) = 8.136 ns; Loc. = LC_X10_Y4_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.742 ns) 10.447 ns F1_readADC_multimodes:inst2\|Mux15 7 COMB LC_X8_Y4_N9 1 " "Info: 7: + IC(1.569 ns) + CELL(0.742 ns) = 10.447 ns; Loc. = LC_X8_Y4_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.163 ns) 11.206 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X8_Y4_N1 1 " "Info: 8: + IC(0.596 ns) + CELL(0.163 ns) = 11.206 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 11.617 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X8_Y4_N2 13 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 11.617 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(1.051 ns) 13.231 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 10 REG LC_X8_Y4_N3 2 " "Info: 10: + IC(0.563 ns) + CELL(1.051 ns) = 13.231 ns; Loc. = LC_X8_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 13.715 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 11 COMB LC_X8_Y4_N3 25 " "Info: 11: + IC(0.000 ns) + CELL(0.484 ns) = 13.715 ns; Loc. = LC_X8_Y4_N3; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.452 ns) + CELL(0.746 ns) 18.913 ns F1_readADC_multimodes:inst2\|r_DATAR\[17\] 12 REG LC_X8_Y5_N9 2 " "Info: 12: + IC(4.452 ns) + CELL(0.746 ns) = 18.913 ns; Loc. = LC_X8_Y5_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.716 ns ( 35.51 % ) " "Info: Total cell delay = 6.716 ns ( 35.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.197 ns ( 64.49 % ) " "Info: Total interconnect delay = 12.197 ns ( 64.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.913 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.913 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 0.000ns 1.903ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 0.563ns 0.000ns 4.452ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 8.580 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[2\]\" to source register is 8.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_M8 33 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_M8; Fanout = 33; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.601 ns) 3.397 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X8_Y4_N2 13 " "Info: 2: + IC(1.876 ns) + CELL(0.601 ns) = 3.397 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 4.159 ns F1_readADC_multimodes:inst2\|SCKL 3 COMB LC_X8_Y4_N4 41 " "Info: 3: + IC(0.599 ns) + CELL(0.163 ns) = 4.159 ns; Loc. = LC_X8_Y4_N4; Fanout = 41; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.746 ns) 8.580 ns F20_EmulateADC:inst1\|SRDATA\[23\] 4 REG LC_X7_Y5_N9 14 " "Info: 4: + IC(3.675 ns) + CELL(0.746 ns) = 8.580 ns; Loc. = LC_X7_Y5_N9; Fanout = 14; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.430 ns ( 28.32 % ) " "Info: Total cell delay = 2.430 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.150 ns ( 71.68 % ) " "Info: Total interconnect delay = 6.150 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.580 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.580 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[23] {} } { 0.000ns 0.000ns 1.876ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.913 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.913 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 0.000ns 1.903ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 0.563ns 0.000ns 4.452ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.580 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.580 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[23] {} } { 0.000ns 0.000ns 1.876ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.753 ns - Shortest register register " "Info: - Shortest register to register delay is 1.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[23\] 1 REG LC_X7_Y5_N9 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N9; Fanout = 14; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.653 ns) 1.753 ns F1_readADC_multimodes:inst2\|r_DATAR\[17\] 2 REG LC_X8_Y5_N9 2 " "Info: 2: + IC(1.100 ns) + CELL(0.653 ns) = 1.753 ns; Loc. = LC_X8_Y5_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.653 ns ( 37.25 % ) " "Info: Total cell delay = 0.653 ns ( 37.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 62.75 % ) " "Info: Total interconnect delay = 1.100 ns ( 62.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 1.100ns } { 0.000ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 520 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.913 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.913 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 0.000ns 1.903ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 0.563ns 0.000ns 4.452ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.580 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.580 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[23] {} } { 0.000ns 0.000ns 1.876ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 1.100ns } { 0.000ns 0.653ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AQMODE 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"AQMODE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst1\|SRDATA\[23\] F1_readADC_multimodes:inst2\|r_DATAR\[17\] AQMODE 234 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst1\|SRDATA\[23\]\" and destination pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[17\]\" for clock \"AQMODE\" (Hold time is 234 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.113 ns + Largest " "Info: + Largest clock skew is 2.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE destination 11.207 ns + Longest register " "Info: + Longest clock path from clock \"AQMODE\" to destination register is 11.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AQMODE 1 CLK PIN_M4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_M4; Fanout = 16; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.415 ns) 3.500 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X8_Y4_N1 1 " "Info: 2: + IC(2.165 ns) + CELL(0.415 ns) = 3.500 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 3.911 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N2 13 " "Info: 3: + IC(0.248 ns) + CELL(0.163 ns) = 3.911 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(1.051 ns) 5.525 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X8_Y4_N3 2 " "Info: 4: + IC(0.563 ns) + CELL(1.051 ns) = 5.525 ns; Loc. = LC_X8_Y4_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 6.009 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 5 COMB LC_X8_Y4_N3 25 " "Info: 5: + IC(0.000 ns) + CELL(0.484 ns) = 6.009 ns; Loc. = LC_X8_Y4_N3; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.452 ns) + CELL(0.746 ns) 11.207 ns F1_readADC_multimodes:inst2\|r_DATAR\[17\] 6 REG LC_X8_Y5_N9 2 " "Info: 6: + IC(4.452 ns) + CELL(0.746 ns) = 11.207 ns; Loc. = LC_X8_Y5_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.779 ns ( 33.72 % ) " "Info: Total cell delay = 3.779 ns ( 33.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.428 ns ( 66.28 % ) " "Info: Total interconnect delay = 7.428 ns ( 66.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.207 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.207 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 0.000ns 2.165ns 0.248ns 0.563ns 0.000ns 4.452ns } { 0.000ns 0.920ns 0.415ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE source 9.094 ns - Shortest register " "Info: - Shortest clock path from clock \"AQMODE\" to source register is 9.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AQMODE 1 CLK PIN_M4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_M4; Fanout = 16; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.415 ns) 3.500 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X8_Y4_N1 1 " "Info: 2: + IC(2.165 ns) + CELL(0.415 ns) = 3.500 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 3.911 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y4_N2 13 " "Info: 3: + IC(0.248 ns) + CELL(0.163 ns) = 3.911 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.163 ns) 4.673 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y4_N4 41 " "Info: 4: + IC(0.599 ns) + CELL(0.163 ns) = 4.673 ns; Loc. = LC_X8_Y4_N4; Fanout = 41; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.746 ns) 9.094 ns F20_EmulateADC:inst1\|SRDATA\[23\] 5 REG LC_X7_Y5_N9 14 " "Info: 5: + IC(3.675 ns) + CELL(0.746 ns) = 9.094 ns; Loc. = LC_X7_Y5_N9; Fanout = 14; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.407 ns ( 26.47 % ) " "Info: Total cell delay = 2.407 ns ( 26.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.53 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[23] {} } { 0.000ns 0.000ns 2.165ns 0.248ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.207 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.207 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 0.000ns 2.165ns 0.248ns 0.563ns 0.000ns 4.452ns } { 0.000ns 0.920ns 0.415ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[23] {} } { 0.000ns 0.000ns 2.165ns 0.248ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.753 ns - Shortest register register " "Info: - Shortest register to register delay is 1.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[23\] 1 REG LC_X7_Y5_N9 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N9; Fanout = 14; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.653 ns) 1.753 ns F1_readADC_multimodes:inst2\|r_DATAR\[17\] 2 REG LC_X8_Y5_N9 2 " "Info: 2: + IC(1.100 ns) + CELL(0.653 ns) = 1.753 ns; Loc. = LC_X8_Y5_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 520 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.653 ns ( 37.25 % ) " "Info: Total cell delay = 0.653 ns ( 37.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 62.75 % ) " "Info: Total interconnect delay = 1.100 ns ( 62.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 1.100ns } { 0.000ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 520 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.207 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.207 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 0.000ns 2.165ns 0.248ns 0.563ns 0.000ns 4.452ns } { 0.000ns 0.920ns 0.415ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[23] {} } { 0.000ns 0.000ns 2.165ns 0.248ns 0.599ns 3.675ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] F1_readADC_multimodes:inst2|r_DATAR[17] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.753 ns" { F20_EmulateADC:inst1|SRDATA[23] {} F1_readADC_multimodes:inst2|r_DATAR[17] {} } { 0.000ns 1.100ns } { 0.000ns 0.653ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F1_readADC_multimodes:inst2\|AVGen_READ AQMODE AVG\[2\] 14.803 ns register " "Info: tsu for register \"F1_readADC_multimodes:inst2\|AVGen_READ\" (data pin = \"AQMODE\", clock pin = \"AVG\[2\]\") is 14.803 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.013 ns + Longest pin register " "Info: + Longest pin to register delay is 20.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AQMODE 1 CLK PIN_M4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_M4; Fanout = 16; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.259 ns) + CELL(0.607 ns) 4.786 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT 2 COMB LC_X10_Y5_N7 1 " "Info: 2: + IC(3.259 ns) + CELL(0.607 ns) = 4.786 ns; Loc. = LC_X10_Y5_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.866 ns" { AQMODE F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 5.448 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20 3 COMB LC_X10_Y5_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.662 ns) = 5.448 ns; Loc. = LC_X10_Y5_N8; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.794 ns) 6.822 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17 4 COMB LC_X10_Y5_N0 2 " "Info: 4: + IC(0.580 ns) + CELL(0.794 ns) = 6.822 ns; Loc. = LC_X10_Y5_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.922 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12 5 COMB LC_X10_Y5_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 6.922 ns; Loc. = LC_X10_Y5_N1; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 7.022 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7 6 COMB LC_X10_Y5_N2 1 " "Info: 6: + IC(0.000 ns) + CELL(0.100 ns) = 7.022 ns; Loc. = LC_X10_Y5_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 7.684 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0 7 COMB LC_X10_Y5_N3 4 " "Info: 7: + IC(0.000 ns) + CELL(0.662 ns) = 7.684 ns; Loc. = LC_X10_Y5_N3; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.415 ns) 9.097 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[11\]~2 8 COMB LC_X9_Y5_N8 4 " "Info: 8: + IC(0.998 ns) + CELL(0.415 ns) = 9.097 ns; Loc. = LC_X9_Y5_N8; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[11\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.794 ns) 10.479 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12 9 COMB LC_X9_Y5_N2 2 " "Info: 9: + IC(0.588 ns) + CELL(0.794 ns) = 10.479 ns; Loc. = LC_X9_Y5_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 10.579 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 10 COMB LC_X9_Y5_N3 1 " "Info: 10: + IC(0.000 ns) + CELL(0.100 ns) = 10.579 ns; Loc. = LC_X9_Y5_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 11.241 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 11 COMB LC_X9_Y5_N4 1 " "Info: 11: + IC(0.000 ns) + CELL(0.662 ns) = 11.241 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.415 ns) 12.289 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\] 12 COMB LC_X9_Y5_N6 5 " "Info: 12: + IC(0.633 ns) + CELL(0.415 ns) = 12.289 ns; Loc. = LC_X9_Y5_N6; Fanout = 5; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 54 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.163 ns) 14.026 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~5 13 COMB LC_X9_Y6_N1 2 " "Info: 13: + IC(1.574 ns) + CELL(0.163 ns) = 14.026 ns; Loc. = LC_X9_Y6_N1; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.794 ns) 15.759 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17 14 COMB LC_X8_Y6_N3 1 " "Info: 14: + IC(0.939 ns) + CELL(0.794 ns) = 15.759 ns; Loc. = LC_X8_Y6_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.212 ns) 15.971 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12 15 COMB LC_X8_Y6_N4 1 " "Info: 15: + IC(0.000 ns) + CELL(0.212 ns) = 15.971 ns; Loc. = LC_X8_Y6_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.212 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 16.763 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0 16 COMB LC_X8_Y6_N6 1 " "Info: 16: + IC(0.000 ns) + CELL(0.792 ns) = 16.763 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.415 ns) 17.793 ns F1_readADC_multimodes:inst2\|LessThan6~2 17 COMB LC_X8_Y6_N9 1 " "Info: 17: + IC(0.615 ns) + CELL(0.415 ns) = 17.793 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.163 ns) 18.533 ns F1_readADC_multimodes:inst2\|LessThan6~3 18 COMB LC_X8_Y6_N7 1 " "Info: 18: + IC(0.577 ns) + CELL(0.163 ns) = 18.533 ns; Loc. = LC_X8_Y6_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { F1_readADC_multimodes:inst2|LessThan6~2 F1_readADC_multimodes:inst2|LessThan6~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 18.944 ns F1_readADC_multimodes:inst2\|LessThan6~5 19 COMB LC_X8_Y6_N8 1 " "Info: 19: + IC(0.248 ns) + CELL(0.163 ns) = 18.944 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|LessThan6~3 F1_readADC_multimodes:inst2|LessThan6~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.480 ns) 20.013 ns F1_readADC_multimodes:inst2\|AVGen_READ 20 REG LC_X8_Y6_N0 3 " "Info: 20: + IC(0.589 ns) + CELL(0.480 ns) = 20.013 ns; Loc. = LC_X8_Y6_N0; Fanout = 3; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { F1_readADC_multimodes:inst2|LessThan6~5 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.413 ns ( 47.03 % ) " "Info: Total cell delay = 9.413 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 52.97 % ) " "Info: Total interconnect delay = 10.600 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "20.013 ns" { AQMODE F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~2 F1_readADC_multimodes:inst2|LessThan6~3 F1_readADC_multimodes:inst2|LessThan6~5 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "20.013 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|LessThan6~2 {} F1_readADC_multimodes:inst2|LessThan6~3 {} F1_readADC_multimodes:inst2|LessThan6~5 {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 3.259ns 0.000ns 0.580ns 0.000ns 0.000ns 0.000ns 0.998ns 0.588ns 0.000ns 0.000ns 0.633ns 1.574ns 0.939ns 0.000ns 0.000ns 0.615ns 0.577ns 0.248ns 0.589ns } { 0.000ns 0.920ns 0.607ns 0.662ns 0.794ns 0.100ns 0.100ns 0.662ns 0.415ns 0.794ns 0.100ns 0.662ns 0.415ns 0.163ns 0.794ns 0.212ns 0.792ns 0.415ns 0.163ns 0.163ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 5.481 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[2\]\" to destination register is 5.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_M8 33 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_M8; Fanout = 33; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.601 ns) 3.180 ns F1_readADC_multimodes:inst2\|nFS 2 COMB LC_X7_Y4_N5 12 " "Info: 2: + IC(1.659 ns) + CELL(0.601 ns) = 3.180 ns; Loc. = LC_X7_Y4_N5; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.260 ns" { AVG[2] F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.746 ns) 5.481 ns F1_readADC_multimodes:inst2\|AVGen_READ 3 REG LC_X8_Y6_N0 3 " "Info: 3: + IC(1.555 ns) + CELL(0.746 ns) = 5.481 ns; Loc. = LC_X8_Y6_N0; Fanout = 3; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.267 ns ( 41.36 % ) " "Info: Total cell delay = 2.267 ns ( 41.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.214 ns ( 58.64 % ) " "Info: Total interconnect delay = 3.214 ns ( 58.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.481 ns" { AVG[2] F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.481 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 1.659ns 1.555ns } { 0.000ns 0.920ns 0.601ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "20.013 ns" { AQMODE F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~2 F1_readADC_multimodes:inst2|LessThan6~3 F1_readADC_multimodes:inst2|LessThan6~5 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "20.013 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|LessThan6~2 {} F1_readADC_multimodes:inst2|LessThan6~3 {} F1_readADC_multimodes:inst2|LessThan6~5 {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 3.259ns 0.000ns 0.580ns 0.000ns 0.000ns 0.000ns 0.998ns 0.588ns 0.000ns 0.000ns 0.633ns 1.574ns 0.939ns 0.000ns 0.000ns 0.615ns 0.577ns 0.248ns 0.589ns } { 0.000ns 0.920ns 0.607ns 0.662ns 0.794ns 0.100ns 0.100ns 0.662ns 0.415ns 0.794ns 0.100ns 0.662ns 0.415ns 0.163ns 0.794ns 0.212ns 0.792ns 0.415ns 0.163ns 0.163ns 0.480ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.481 ns" { AVG[2] F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.481 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 1.659ns 1.555ns } { 0.000ns 0.920ns 0.601ns 0.746ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "AVG\[0\] SDOR F20_EmulateADC:inst1\|SRDATA\[23\] 22.772 ns register " "Info: tco from clock \"AVG\[0\]\" to destination pin \"SDOR\" through register \"F20_EmulateADC:inst1\|SRDATA\[23\]\" is 22.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 18.437 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to source register is 18.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_F14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_F14; Fanout = 13; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.601 ns) 3.670 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(2.149 ns) + CELL(0.601 ns) = 3.670 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.601 ns) 5.833 ns F1_readADC_multimodes:inst2\|Add0~2 3 COMB LC_X11_Y5_N5 3 " "Info: 3: + IC(1.562 ns) + CELL(0.601 ns) = 5.833 ns; Loc. = LC_X11_Y5_N5; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.742 ns) 8.541 ns F1_readADC_multimodes:inst2\|Mux8 4 COMB LC_X7_Y4_N4 1 " "Info: 4: + IC(1.966 ns) + CELL(0.742 ns) = 8.541 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.163 ns) 9.138 ns F1_readADC_multimodes:inst2\|nFS 5 COMB LC_X7_Y4_N5 12 " "Info: 5: + IC(0.434 ns) + CELL(0.163 ns) = 9.138 ns; Loc. = LC_X7_Y4_N5; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(1.051 ns) 11.750 ns F1_readADC_multimodes:inst2\|AVGen_SCK 6 REG LC_X8_Y7_N6 2 " "Info: 6: + IC(1.561 ns) + CELL(1.051 ns) = 11.750 ns; Loc. = LC_X8_Y7_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.601 ns) 14.016 ns F1_readADC_multimodes:inst2\|SCKL 7 COMB LC_X8_Y4_N4 41 " "Info: 7: + IC(1.665 ns) + CELL(0.601 ns) = 14.016 ns; Loc. = LC_X8_Y4_N4; Fanout = 41; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.746 ns) 18.437 ns F20_EmulateADC:inst1\|SRDATA\[23\] 8 REG LC_X7_Y5_N9 14 " "Info: 8: + IC(3.675 ns) + CELL(0.746 ns) = 18.437 ns; Loc. = LC_X7_Y5_N9; Fanout = 14; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.425 ns ( 29.42 % ) " "Info: Total cell delay = 5.425 ns ( 29.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.012 ns ( 70.58 % ) " "Info: Total interconnect delay = 13.012 ns ( 70.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.437 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.437 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[23] {} } { 0.000ns 0.000ns 2.149ns 1.562ns 1.966ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.742ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.030 ns + Longest register pin " "Info: + Longest register to pin delay is 4.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|SRDATA\[23\] 1 REG LC_X7_Y5_N9 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N9; Fanout = 14; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(1.883 ns) 4.030 ns SDOR 2 PIN PIN_L3 0 " "Info: 2: + IC(2.147 ns) + CELL(1.883 ns) = 4.030 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'SDOR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.030 ns" { F20_EmulateADC:inst1|SRDATA[23] SDOR } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 184 552 728 200 "SDOR" "" } { 168 856 904 184 "SDOR" "" } { 256 488 544 272 "SDOR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.883 ns ( 46.72 % ) " "Info: Total cell delay = 1.883 ns ( 46.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.147 ns ( 53.28 % ) " "Info: Total interconnect delay = 2.147 ns ( 53.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.030 ns" { F20_EmulateADC:inst1|SRDATA[23] SDOR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.030 ns" { F20_EmulateADC:inst1|SRDATA[23] {} SDOR {} } { 0.000ns 2.147ns } { 0.000ns 1.883ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.437 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "18.437 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[23] {} } { 0.000ns 0.000ns 2.149ns 1.562ns 1.966ns 0.434ns 1.561ns 1.665ns 3.675ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.742ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.030 ns" { F20_EmulateADC:inst1|SRDATA[23] SDOR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.030 ns" { F20_EmulateADC:inst1|SRDATA[23] {} SDOR {} } { 0.000ns 2.147ns } { 0.000ns 1.883ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AVG\[2\] Test_ADC_SHIFT 17.323 ns Longest " "Info: Longest tpd from source pin \"AVG\[2\]\" to destination pin \"Test_ADC_SHIFT\" is 17.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_M8 33 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_M8; Fanout = 33; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.601 ns) 3.424 ns F1_readADC_multimodes:inst2\|Equal0~0 2 COMB LC_X9_Y4_N1 11 " "Info: 2: + IC(1.903 ns) + CELL(0.601 ns) = 3.424 ns; Loc. = LC_X9_Y4_N1; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.601 ns) 4.651 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~3 3 COMB LC_X9_Y4_N7 1 " "Info: 3: + IC(0.626 ns) + CELL(0.601 ns) = 4.651 ns; Loc. = LC_X9_Y4_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.415 ns) 5.689 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4 4 COMB LC_X9_Y4_N9 4 " "Info: 4: + IC(0.623 ns) + CELL(0.415 ns) = 5.689 ns; Loc. = LC_X9_Y4_N9; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.415 ns) 7.085 ns F1_readADC_multimodes:inst2\|Mux15~2 5 COMB LC_X10_Y4_N0 1 " "Info: 5: + IC(0.981 ns) + CELL(0.415 ns) = 7.085 ns; Loc. = LC_X10_Y4_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.415 ns) 8.136 ns F1_readADC_multimodes:inst2\|Mux15~3 6 COMB LC_X10_Y4_N8 1 " "Info: 6: + IC(0.636 ns) + CELL(0.415 ns) = 8.136 ns; Loc. = LC_X10_Y4_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.742 ns) 10.447 ns F1_readADC_multimodes:inst2\|Mux15 7 COMB LC_X8_Y4_N9 1 " "Info: 7: + IC(1.569 ns) + CELL(0.742 ns) = 10.447 ns; Loc. = LC_X8_Y4_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.163 ns) 11.206 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X8_Y4_N1 1 " "Info: 8: + IC(0.596 ns) + CELL(0.163 ns) = 11.206 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 11.617 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X8_Y4_N2 13 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 11.617 ns; Loc. = LC_X8_Y4_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.742 ns) 13.298 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 10 COMB LC_X8_Y4_N3 25 " "Info: 10: + IC(0.939 ns) + CELL(0.742 ns) = 13.298 ns; Loc. = LC_X8_Y4_N3; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(1.883 ns) 17.323 ns Test_ADC_SHIFT 11 PIN PIN_P11 0 " "Info: 11: + IC(2.142 ns) + CELL(1.883 ns) = 17.323 ns; Loc. = PIN_P11; Fanout = 0; PIN Node = 'Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT Test_ADC_SHIFT } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 336 1448 1631 352 "Test_ADC_SHIFT" "" } { 328 1120 1228 344 "Test_ADC_SHIFT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.060 ns ( 40.76 % ) " "Info: Total cell delay = 7.060 ns ( 40.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.263 ns ( 59.24 % ) " "Info: Total interconnect delay = 10.263 ns ( 59.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.323 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal0~0 F1_readADC_multimodes:inst2|SEL_RDCLK~3 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT Test_ADC_SHIFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.323 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal0~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~3 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} Test_ADC_SHIFT {} } { 0.000ns 0.000ns 1.903ns 0.626ns 0.623ns 0.981ns 0.636ns 1.569ns 0.596ns 0.248ns 0.939ns 2.142ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.415ns 0.415ns 0.415ns 0.742ns 0.163ns 0.163ns 0.742ns 1.883ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F1_readADC_multimodes:inst2\|AVGen_SCK AQMODE AVG\[0\] 6.465 ns register " "Info: th for register \"F1_readADC_multimodes:inst2\|AVGen_SCK\" (data pin = \"AQMODE\", clock pin = \"AVG\[0\]\") is 6.465 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 11.445 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to destination register is 11.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_F14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_F14; Fanout = 13; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.601 ns) 3.670 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X10_Y4_N2 12 " "Info: 2: + IC(2.149 ns) + CELL(0.601 ns) = 3.670 ns; Loc. = LC_X10_Y4_N2; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.601 ns) 5.833 ns F1_readADC_multimodes:inst2\|Add0~2 3 COMB LC_X11_Y5_N5 3 " "Info: 3: + IC(1.562 ns) + CELL(0.601 ns) = 5.833 ns; Loc. = LC_X11_Y5_N5; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.742 ns) 8.541 ns F1_readADC_multimodes:inst2\|Mux8 4 COMB LC_X7_Y4_N4 1 " "Info: 4: + IC(1.966 ns) + CELL(0.742 ns) = 8.541 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.163 ns) 9.138 ns F1_readADC_multimodes:inst2\|nFS 5 COMB LC_X7_Y4_N5 12 " "Info: 5: + IC(0.434 ns) + CELL(0.163 ns) = 9.138 ns; Loc. = LC_X7_Y4_N5; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.746 ns) 11.445 ns F1_readADC_multimodes:inst2\|AVGen_SCK 6 REG LC_X8_Y7_N6 2 " "Info: 6: + IC(1.561 ns) + CELL(0.746 ns) = 11.445 ns; Loc. = LC_X8_Y7_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.773 ns ( 32.97 % ) " "Info: Total cell delay = 3.773 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.672 ns ( 67.03 % ) " "Info: Total interconnect delay = 7.672 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.445 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.445 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} } { 0.000ns 0.000ns 2.149ns 1.562ns 1.966ns 0.434ns 1.561ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.159 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AQMODE 1 CLK PIN_M4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_M4; Fanout = 16; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.586 ns) + CELL(0.653 ns) 5.159 ns F1_readADC_multimodes:inst2\|AVGen_SCK 2 REG LC_X8_Y7_N6 2 " "Info: 2: + IC(3.586 ns) + CELL(0.653 ns) = 5.159 ns; Loc. = LC_X8_Y7_N6; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { AQMODE F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 30.49 % ) " "Info: Total cell delay = 1.573 ns ( 30.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.586 ns ( 69.51 % ) " "Info: Total interconnect delay = 3.586 ns ( 69.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.159 ns" { AQMODE F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.159 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|AVGen_SCK {} } { 0.000ns 0.000ns 3.586ns } { 0.000ns 0.920ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.445 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add0~2 F1_readADC_multimodes:inst2|Mux8 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.445 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add0~2 {} F1_readADC_multimodes:inst2|Mux8 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} } { 0.000ns 0.000ns 2.149ns 1.562ns 1.966ns 0.434ns 1.561ns } { 0.000ns 0.920ns 0.601ns 0.601ns 0.742ns 0.163ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.159 ns" { AQMODE F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.159 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|AVGen_SCK {} } { 0.000ns 0.000ns 3.586ns } { 0.000ns 0.920ns 0.653ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 08:46:57 2024 " "Info: Processing ended: Wed Jan 31 08:46:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
