library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity RFSend is
	port(
		clk : in std_logic;
		reset : in std_logic;
		--Inphase, Streaming interface, FIFO
		rfSend_i_clk : out std_logic;
		rfSend_i_ready : out std_logic;
		rfSend_i_valid : in std_logic;
		rfSend_i_data : in std_logic_vector(15 downto 0);
		--Quardra, Streaming interface, FIFO
		rfSend_q_clk : out std_logic;
		rfSend_q_ready : out std_logic;
		rfSend_q_valid : in std_logic;
		rfSend_q_data : in std_logic_vector(15 downto 0);
		--RF Board interface
		TXD : out std_logic_vector(11 downto 0);
		TXEN : out std_logic;
		TXIQSEL : out std_logic;
		TXCLK : in std_logic;
		--Send control interface
		SendEnable : in std_logic
	);
end RFSend;

architecture behave of RFSend is

begin 

end behave;