--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "i_clock_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421060 paths analyzed, 37101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.197ns.
--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk000007da (SLICE_X89Y16.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          inst_divfp/blk000007da (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.197ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to inst_divfp/blk000007da
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.YQ      Tcko                  0.652   tfm_inst/CalculatePixOsCPSP_mux
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y45.G4      net (fanout=420)      3.268   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y45.Y       Tilo                  0.759   subfpr<3>
                                                       tfm_inst/divfpa<0>121
    SLICE_X43Y50.F2      net (fanout=66)       1.419   tfm_inst/N481
    SLICE_X43Y50.X       Tilo                  0.704   tfm_inst/divfpce20
                                                       tfm_inst/divfpond20
    SLICE_X41Y54.G3      net (fanout=1)        0.619   tfm_inst/divfpce20
    SLICE_X41Y54.Y       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond98
    SLICE_X41Y54.F3      net (fanout=1)        0.023   tfm_inst/divfpond98/O
    SLICE_X41Y54.X       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond131_SW0
    SLICE_X54Y65.F1      net (fanout=1)        1.369   N4872
    SLICE_X54Y65.X       Tilo                  0.759   divfpce
                                                       tfm_inst/divfpond131
    SLICE_X89Y16.CE      net (fanout=788)      7.662   divfpce
    SLICE_X89Y16.CLK     Tceck                 0.555   inst_divfp/sig00000b14
                                                       inst_divfp/blk000007da
    -------------------------------------------------  ---------------------------
    Total                                     19.197ns (4.837ns logic, 14.360ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          inst_divfp/blk000007da (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.870ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to inst_divfp/blk000007da
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y59.XQ      Tcko                  0.592   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X17Y51.F1      net (fanout=385)      3.076   tfm_inst/CalculateVirCompensated_mux
    SLICE_X17Y51.X       Tilo                  0.704   tfm_inst/inst_CalculateTo/subfpa_internal<30>
                                                       tfm_inst/divfpond79_SW0
    SLICE_X25Y55.F3      net (fanout=1)        1.055   N4188
    SLICE_X25Y55.X       Tilo                  0.704   tfm_inst/divfpce79
                                                       tfm_inst/divfpond79
    SLICE_X41Y54.G4      net (fanout=1)        0.963   tfm_inst/divfpce79
    SLICE_X41Y54.Y       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond98
    SLICE_X41Y54.F3      net (fanout=1)        0.023   tfm_inst/divfpond98/O
    SLICE_X41Y54.X       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond131_SW0
    SLICE_X54Y65.F1      net (fanout=1)        1.369   N4872
    SLICE_X54Y65.X       Tilo                  0.759   divfpce
                                                       tfm_inst/divfpond131
    SLICE_X89Y16.CE      net (fanout=788)      7.662   divfpce
    SLICE_X89Y16.CLK     Tceck                 0.555   inst_divfp/sig00000b14
                                                       inst_divfp/blk000007da
    -------------------------------------------------  ---------------------------
    Total                                     18.870ns (4.722ns logic, 14.148ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          inst_divfp/blk000007da (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.614ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to inst_divfp/blk000007da
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y53.YQ      Tcko                  0.587   tfm_inst/CalculatePixOS_mux
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X24Y46.F1      net (fanout=480)      3.783   tfm_inst/CalculatePixOS_mux
    SLICE_X24Y46.X       Tilo                  0.759   tfm_inst/inst_CalculatePixOS/dia<2>
                                                       tfm_inst/divfpond46
    SLICE_X41Y54.G2      net (fanout=1)        1.709   tfm_inst/divfpce46
    SLICE_X41Y54.Y       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond98
    SLICE_X41Y54.F3      net (fanout=1)        0.023   tfm_inst/divfpond98/O
    SLICE_X41Y54.X       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond131_SW0
    SLICE_X54Y65.F1      net (fanout=1)        1.369   N4872
    SLICE_X54Y65.X       Tilo                  0.759   divfpce
                                                       tfm_inst/divfpond131
    SLICE_X89Y16.CE      net (fanout=788)      7.662   divfpce
    SLICE_X89Y16.CLK     Tceck                 0.555   inst_divfp/sig00000b14
                                                       inst_divfp/blk000007da
    -------------------------------------------------  ---------------------------
    Total                                     18.614ns (4.068ns logic, 14.546ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk0000018e (SLICE_X89Y16.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          inst_divfp/blk0000018e (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.197ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to inst_divfp/blk0000018e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.YQ      Tcko                  0.652   tfm_inst/CalculatePixOsCPSP_mux
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y45.G4      net (fanout=420)      3.268   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y45.Y       Tilo                  0.759   subfpr<3>
                                                       tfm_inst/divfpa<0>121
    SLICE_X43Y50.F2      net (fanout=66)       1.419   tfm_inst/N481
    SLICE_X43Y50.X       Tilo                  0.704   tfm_inst/divfpce20
                                                       tfm_inst/divfpond20
    SLICE_X41Y54.G3      net (fanout=1)        0.619   tfm_inst/divfpce20
    SLICE_X41Y54.Y       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond98
    SLICE_X41Y54.F3      net (fanout=1)        0.023   tfm_inst/divfpond98/O
    SLICE_X41Y54.X       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond131_SW0
    SLICE_X54Y65.F1      net (fanout=1)        1.369   N4872
    SLICE_X54Y65.X       Tilo                  0.759   divfpce
                                                       tfm_inst/divfpond131
    SLICE_X89Y16.CE      net (fanout=788)      7.662   divfpce
    SLICE_X89Y16.CLK     Tceck                 0.555   inst_divfp/sig00000b14
                                                       inst_divfp/blk0000018e
    -------------------------------------------------  ---------------------------
    Total                                     19.197ns (4.837ns logic, 14.360ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          inst_divfp/blk0000018e (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.870ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to inst_divfp/blk0000018e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y59.XQ      Tcko                  0.592   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X17Y51.F1      net (fanout=385)      3.076   tfm_inst/CalculateVirCompensated_mux
    SLICE_X17Y51.X       Tilo                  0.704   tfm_inst/inst_CalculateTo/subfpa_internal<30>
                                                       tfm_inst/divfpond79_SW0
    SLICE_X25Y55.F3      net (fanout=1)        1.055   N4188
    SLICE_X25Y55.X       Tilo                  0.704   tfm_inst/divfpce79
                                                       tfm_inst/divfpond79
    SLICE_X41Y54.G4      net (fanout=1)        0.963   tfm_inst/divfpce79
    SLICE_X41Y54.Y       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond98
    SLICE_X41Y54.F3      net (fanout=1)        0.023   tfm_inst/divfpond98/O
    SLICE_X41Y54.X       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond131_SW0
    SLICE_X54Y65.F1      net (fanout=1)        1.369   N4872
    SLICE_X54Y65.X       Tilo                  0.759   divfpce
                                                       tfm_inst/divfpond131
    SLICE_X89Y16.CE      net (fanout=788)      7.662   divfpce
    SLICE_X89Y16.CLK     Tceck                 0.555   inst_divfp/sig00000b14
                                                       inst_divfp/blk0000018e
    -------------------------------------------------  ---------------------------
    Total                                     18.870ns (4.722ns logic, 14.148ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          inst_divfp/blk0000018e (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.614ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to inst_divfp/blk0000018e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y53.YQ      Tcko                  0.587   tfm_inst/CalculatePixOS_mux
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X24Y46.F1      net (fanout=480)      3.783   tfm_inst/CalculatePixOS_mux
    SLICE_X24Y46.X       Tilo                  0.759   tfm_inst/inst_CalculatePixOS/dia<2>
                                                       tfm_inst/divfpond46
    SLICE_X41Y54.G2      net (fanout=1)        1.709   tfm_inst/divfpce46
    SLICE_X41Y54.Y       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond98
    SLICE_X41Y54.F3      net (fanout=1)        0.023   tfm_inst/divfpond98/O
    SLICE_X41Y54.X       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond131_SW0
    SLICE_X54Y65.F1      net (fanout=1)        1.369   N4872
    SLICE_X54Y65.X       Tilo                  0.759   divfpce
                                                       tfm_inst/divfpond131
    SLICE_X89Y16.CE      net (fanout=788)      7.662   divfpce
    SLICE_X89Y16.CLK     Tceck                 0.555   inst_divfp/sig00000b14
                                                       inst_divfp/blk0000018e
    -------------------------------------------------  ---------------------------
    Total                                     18.614ns (4.068ns logic, 14.546ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk000001bd (SLICE_X89Y17.CE), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          inst_divfp/blk000001bd (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.197ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to inst_divfp/blk000001bd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.YQ      Tcko                  0.652   tfm_inst/CalculatePixOsCPSP_mux
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y45.G4      net (fanout=420)      3.268   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X44Y45.Y       Tilo                  0.759   subfpr<3>
                                                       tfm_inst/divfpa<0>121
    SLICE_X43Y50.F2      net (fanout=66)       1.419   tfm_inst/N481
    SLICE_X43Y50.X       Tilo                  0.704   tfm_inst/divfpce20
                                                       tfm_inst/divfpond20
    SLICE_X41Y54.G3      net (fanout=1)        0.619   tfm_inst/divfpce20
    SLICE_X41Y54.Y       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond98
    SLICE_X41Y54.F3      net (fanout=1)        0.023   tfm_inst/divfpond98/O
    SLICE_X41Y54.X       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond131_SW0
    SLICE_X54Y65.F1      net (fanout=1)        1.369   N4872
    SLICE_X54Y65.X       Tilo                  0.759   divfpce
                                                       tfm_inst/divfpond131
    SLICE_X89Y17.CE      net (fanout=788)      7.662   divfpce
    SLICE_X89Y17.CLK     Tceck                 0.555   inst_divfp/sig00000af5
                                                       inst_divfp/blk000001bd
    -------------------------------------------------  ---------------------------
    Total                                     19.197ns (4.837ns logic, 14.360ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          inst_divfp/blk000001bd (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.870ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to inst_divfp/blk000001bd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y59.XQ      Tcko                  0.592   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X17Y51.F1      net (fanout=385)      3.076   tfm_inst/CalculateVirCompensated_mux
    SLICE_X17Y51.X       Tilo                  0.704   tfm_inst/inst_CalculateTo/subfpa_internal<30>
                                                       tfm_inst/divfpond79_SW0
    SLICE_X25Y55.F3      net (fanout=1)        1.055   N4188
    SLICE_X25Y55.X       Tilo                  0.704   tfm_inst/divfpce79
                                                       tfm_inst/divfpond79
    SLICE_X41Y54.G4      net (fanout=1)        0.963   tfm_inst/divfpce79
    SLICE_X41Y54.Y       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond98
    SLICE_X41Y54.F3      net (fanout=1)        0.023   tfm_inst/divfpond98/O
    SLICE_X41Y54.X       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond131_SW0
    SLICE_X54Y65.F1      net (fanout=1)        1.369   N4872
    SLICE_X54Y65.X       Tilo                  0.759   divfpce
                                                       tfm_inst/divfpond131
    SLICE_X89Y17.CE      net (fanout=788)      7.662   divfpce
    SLICE_X89Y17.CLK     Tceck                 0.555   inst_divfp/sig00000af5
                                                       inst_divfp/blk000001bd
    -------------------------------------------------  ---------------------------
    Total                                     18.870ns (4.722ns logic, 14.148ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          inst_divfp/blk000001bd (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.614ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to inst_divfp/blk000001bd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y53.YQ      Tcko                  0.587   tfm_inst/CalculatePixOS_mux
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X24Y46.F1      net (fanout=480)      3.783   tfm_inst/CalculatePixOS_mux
    SLICE_X24Y46.X       Tilo                  0.759   tfm_inst/inst_CalculatePixOS/dia<2>
                                                       tfm_inst/divfpond46
    SLICE_X41Y54.G2      net (fanout=1)        1.709   tfm_inst/divfpce46
    SLICE_X41Y54.Y       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond98
    SLICE_X41Y54.F3      net (fanout=1)        0.023   tfm_inst/divfpond98/O
    SLICE_X41Y54.X       Tilo                  0.704   N4872
                                                       tfm_inst/divfpond131_SW0
    SLICE_X54Y65.F1      net (fanout=1)        1.369   N4872
    SLICE_X54Y65.X       Tilo                  0.759   divfpce
                                                       tfm_inst/divfpond131
    SLICE_X89Y17.CE      net (fanout=788)      7.662   divfpce
    SLICE_X89Y17.CLK     Tceck                 0.555   inst_divfp/sig00000af5
                                                       inst_divfp/blk000001bd
    -------------------------------------------------  ---------------------------
    Total                                     18.614ns (4.068ns logic, 14.546ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk000001e4 (SLICE_X70Y115.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_mulfp/blk00000420 (FF)
  Destination:          inst_mulfp/blk000001e4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.051 - 0.042)
  Source Clock:         i_clock_BUFGP rising at 20.000ns
  Destination Clock:    i_clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_mulfp/blk00000420 to inst_mulfp/blk000001e4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y115.XQ     Tcko                  0.473   inst_mulfp/sig000007f2
                                                       inst_mulfp/blk00000420
    SLICE_X70Y115.BX     net (fanout=1)        0.364   inst_mulfp/sig000007f2
    SLICE_X70Y115.CLK    Tdh         (-Th)     0.149   inst_mulfp/sig00000904
                                                       inst_mulfp/blk000001e4
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.324ns logic, 0.364ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk000001ea (SLICE_X70Y119.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_mulfp/blk0000041a (FF)
  Destination:          inst_mulfp/blk000001ea (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.054 - 0.045)
  Source Clock:         i_clock_BUFGP rising at 20.000ns
  Destination Clock:    i_clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_mulfp/blk0000041a to inst_mulfp/blk000001ea
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y118.XQ     Tcko                  0.473   inst_mulfp/sig000007f8
                                                       inst_mulfp/blk0000041a
    SLICE_X70Y119.BX     net (fanout=1)        0.364   inst_mulfp/sig000007f8
    SLICE_X70Y119.CLK    Tdh         (-Th)     0.149   inst_mulfp/sig0000090b
                                                       inst_mulfp/blk000001ea
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.324ns logic, 0.364ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk000001e8 (SLICE_X70Y117.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_mulfp/blk0000041c (FF)
  Destination:          inst_mulfp/blk000001e8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.052 - 0.044)
  Source Clock:         i_clock_BUFGP rising at 20.000ns
  Destination Clock:    i_clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_mulfp/blk0000041c to inst_mulfp/blk000001e8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y117.XQ     Tcko                  0.473   inst_mulfp/sig000007f6
                                                       inst_mulfp/blk0000041c
    SLICE_X70Y117.BX     net (fanout=1)        0.364   inst_mulfp/sig000007f6
    SLICE_X70Y117.CLK    Tdh         (-Th)     0.149   inst_mulfp/sig00000908
                                                       inst_mulfp/blk000001e8
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.324ns logic, 0.364ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1.A/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1.A/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1.A/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |   19.197|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 421060 paths, 0 nets, and 64833 connections

Design statistics:
   Minimum period:  19.197ns{1}   (Maximum frequency:  52.091MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 17 21:12:40 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 572 MB



