{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78363,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79713,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0163746,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0162203,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00279536,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0162203,
	"finish__design__instance__count__class:fill_cell": 31222,
	"finish__design__instance__area__class:fill_cell": 170725,
	"finish__design__instance__count__class:tap_cell": 5687,
	"finish__design__instance__area__class:tap_cell": 7115.57,
	"finish__design__instance__count__class:antenna_cell": 194,
	"finish__design__instance__area__class:antenna_cell": 485.466,
	"finish__design__instance__count__class:clock_buffer": 427,
	"finish__design__instance__area__class:clock_buffer": 8964.85,
	"finish__design__instance__count__class:timing_repair_buffer": 1106,
	"finish__design__instance__area__class:timing_repair_buffer": 8553.2,
	"finish__design__instance__count__class:inverter": 635,
	"finish__design__instance__area__class:inverter": 2712.6,
	"finish__design__instance__count__class:clock_inverter": 176,
	"finish__design__instance__area__class:clock_inverter": 2095.76,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78942,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11650,
	"finish__design__instance__area__class:multi_input_combinational_cell": 147415,
	"finish__design__instance__count": 53884,
	"finish__design__instance__area": 427010,
	"finish__timing__setup__tns": -41.8963,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.539758,
	"finish__timing__hold__ws": 0.467226,
	"finish__clock__skew__setup": 0.0851266,
	"finish__clock__skew__hold": 0.0851266,
	"finish__timing__drv__max_slew_limit": -2.92748,
	"finish__timing__drv__max_slew": 437,
	"finish__timing__drv__max_cap_limit": -3.12986,
	"finish__timing__drv__max_cap": 8,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 247,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.209955,
	"finish__power__switching__total": 0.253405,
	"finish__power__leakage__total": 8.71362e-08,
	"finish__power__total": 0.46336,
	"finish__design__io": 771,
	"finish__design__die__area": 431202,
	"finish__design__core__area": 427010,
	"finish__design__instance__count": 22662,
	"finish__design__instance__area": 256285,
	"finish__design__instance__count__stdcell": 22662,
	"finish__design__instance__area__stdcell": 256285,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.600185,
	"finish__design__instance__utilization__stdcell": 0.600185,
	"finish__design__rows": 240,
	"finish__design__rows:unithd": 240,
	"finish__design__sites": 341280,
	"finish__design__sites:unithd": 341280,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}