# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2026, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2026-01-04 11:00+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Other language features/stub.rst:3
msgid "Stub"
msgstr ""

#: ../../SpinalHDL/Other language features/stub.rst:5
msgid "You can empty an Component Hierarchy as stub:"
msgstr ""

#: ../../SpinalHDL/Other language features/stub.rst:20
msgid "It will generate the following Verilog code for example:"
msgstr ""

#: ../../SpinalHDL/Other language features/stub.rst:43
msgid "You can also empty the top Component"
msgstr ""

#: ../../SpinalHDL/Other language features/stub.rst:49
msgid "What does `stub` do ?"
msgstr ""

#: ../../SpinalHDL/Other language features/stub.rst:51
msgid "first walk all the components and find out clock, then keep clock"
msgstr ""

#: ../../SpinalHDL/Other language features/stub.rst:52
msgid "then remove all children component"
msgstr ""

#: ../../SpinalHDL/Other language features/stub.rst:53
msgid "then remove all assignment and logic we don't want"
msgstr ""

#: ../../SpinalHDL/Other language features/stub.rst:54
msgid "tile 0 to output port"
msgstr ""
