//Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
//Date        : Wed Sep 27 08:59:54 2023
//Host        : DESKTOP-PEVG67J running 64-bit major release  (build 9200)
//Command     : generate_target system.bd
//Design      : system
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module Analog_Input_imp_1FFEQO1
   (M00_AXIS_tdata,
    M00_AXIS_tvalid,
    M01_AXIS_tdata,
    M01_AXIS_tvalid,
    M02_AXIS_tdata,
    M02_AXIS_tvalid,
    M03_AXIS_tdata,
    M03_AXIS_tvalid,
    M_AXIS_tdata,
    M_AXIS_tvalid,
    Vaux0_v_n,
    Vaux0_v_p,
    Vaux1_v_n,
    Vaux1_v_p,
    Vaux8_v_n,
    Vaux8_v_p,
    Vaux9_v_n,
    Vaux9_v_p,
    Vp_Vn_v_n,
    Vp_Vn_v_p,
    aclk,
    adc_csn_o,
    adc_dat_a_i,
    adc_dat_b_i,
    aresetn);
  output [15:0]M00_AXIS_tdata;
  output [0:0]M00_AXIS_tvalid;
  output [15:0]M01_AXIS_tdata;
  output [0:0]M01_AXIS_tvalid;
  output [15:0]M02_AXIS_tdata;
  output [0:0]M02_AXIS_tvalid;
  output [15:0]M03_AXIS_tdata;
  output [0:0]M03_AXIS_tvalid;
  output [31:0]M_AXIS_tdata;
  output M_AXIS_tvalid;
  input Vaux0_v_n;
  input Vaux0_v_p;
  input Vaux1_v_n;
  input Vaux1_v_p;
  input Vaux8_v_n;
  input Vaux8_v_p;
  input Vaux9_v_n;
  input Vaux9_v_p;
  input Vp_Vn_v_n;
  input Vp_Vn_v_p;
  input aclk;
  output adc_csn_o;
  input [15:0]adc_dat_a_i;
  input [15:0]adc_dat_b_i;
  input aresetn;

  wire Vaux0_1_V_N;
  wire Vaux0_1_V_P;
  wire Vaux1_1_V_N;
  wire Vaux1_1_V_P;
  wire Vaux8_1_V_N;
  wire Vaux8_1_V_P;
  wire Vaux9_1_V_N;
  wire Vaux9_1_V_P;
  wire Vp_Vn_1_V_N;
  wire Vp_Vn_1_V_P;
  wire [15:0]adc_dat_a_i_1;
  wire [15:0]adc_dat_b_i_1;
  wire [31:0]axis_red_pitaya_adc_0_M_AXIS_TDATA;
  wire axis_red_pitaya_adc_0_M_AXIS_TVALID;
  wire axis_red_pitaya_adc_0_adc_csn;
  wire [15:0]ch1_mem_fb_split_M00_AXIS_TDATA;
  wire [0:0]ch1_mem_fb_split_M00_AXIS_TVALID;
  wire [31:16]ch1_mem_fb_split_M01_AXIS_TDATA;
  wire [1:1]ch1_mem_fb_split_M01_AXIS_TVALID;
  wire [47:32]ch1_mem_fb_split_M02_AXIS_TDATA;
  wire [2:2]ch1_mem_fb_split_M02_AXIS_TVALID;
  wire [63:48]ch1_mem_fb_split_M03_AXIS_TDATA;
  wire [3:3]ch1_mem_fb_split_M03_AXIS_TVALID;
  wire pll_0_clk_out1;
  wire rst_0_peripheral_aresetn;
  wire [63:0]xadc_read_0_m_axis_TDATA;
  wire xadc_read_0_m_axis_TVALID;
  wire [15:0]xadc_wiz_0_M_AXIS_TDATA;
  wire [4:0]xadc_wiz_0_M_AXIS_TID;
  wire xadc_wiz_0_M_AXIS_TREADY;
  wire xadc_wiz_0_M_AXIS_TVALID;

  assign M00_AXIS_tdata[15:0] = ch1_mem_fb_split_M00_AXIS_TDATA;
  assign M00_AXIS_tvalid[0] = ch1_mem_fb_split_M00_AXIS_TVALID;
  assign M01_AXIS_tdata[15:0] = ch1_mem_fb_split_M01_AXIS_TDATA;
  assign M01_AXIS_tvalid[0] = ch1_mem_fb_split_M01_AXIS_TVALID;
  assign M02_AXIS_tdata[15:0] = ch1_mem_fb_split_M02_AXIS_TDATA;
  assign M02_AXIS_tvalid[0] = ch1_mem_fb_split_M02_AXIS_TVALID;
  assign M03_AXIS_tdata[15:0] = ch1_mem_fb_split_M03_AXIS_TDATA;
  assign M03_AXIS_tvalid[0] = ch1_mem_fb_split_M03_AXIS_TVALID;
  assign M_AXIS_tdata[31:0] = axis_red_pitaya_adc_0_M_AXIS_TDATA;
  assign M_AXIS_tvalid = axis_red_pitaya_adc_0_M_AXIS_TVALID;
  assign Vaux0_1_V_N = Vaux0_v_n;
  assign Vaux0_1_V_P = Vaux0_v_p;
  assign Vaux1_1_V_N = Vaux1_v_n;
  assign Vaux1_1_V_P = Vaux1_v_p;
  assign Vaux8_1_V_N = Vaux8_v_n;
  assign Vaux8_1_V_P = Vaux8_v_p;
  assign Vaux9_1_V_N = Vaux9_v_n;
  assign Vaux9_1_V_P = Vaux9_v_p;
  assign Vp_Vn_1_V_N = Vp_Vn_v_n;
  assign Vp_Vn_1_V_P = Vp_Vn_v_p;
  assign adc_csn_o = axis_red_pitaya_adc_0_adc_csn;
  assign adc_dat_a_i_1 = adc_dat_a_i[15:0];
  assign adc_dat_b_i_1 = adc_dat_b_i[15:0];
  assign pll_0_clk_out1 = aclk;
  assign rst_0_peripheral_aresetn = aresetn;
  system_axis_red_pitaya_adc_0_0 axis_red_pitaya_adc_0
       (.aclk(pll_0_clk_out1),
        .adc_csn(axis_red_pitaya_adc_0_adc_csn),
        .adc_dat_a(adc_dat_a_i_1),
        .adc_dat_b(adc_dat_b_i_1),
        .m_axis_tdata(axis_red_pitaya_adc_0_M_AXIS_TDATA),
        .m_axis_tvalid(axis_red_pitaya_adc_0_M_AXIS_TVALID));
  system_ch1_mem_fb_split_1 ch1_mem_fb_split
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_tdata({ch1_mem_fb_split_M03_AXIS_TDATA,ch1_mem_fb_split_M02_AXIS_TDATA,ch1_mem_fb_split_M01_AXIS_TDATA,ch1_mem_fb_split_M00_AXIS_TDATA}),
        .m_axis_tvalid({ch1_mem_fb_split_M03_AXIS_TVALID,ch1_mem_fb_split_M02_AXIS_TVALID,ch1_mem_fb_split_M01_AXIS_TVALID,ch1_mem_fb_split_M00_AXIS_TVALID}),
        .s_axis_tdata(xadc_read_0_m_axis_TDATA),
        .s_axis_tvalid(xadc_read_0_m_axis_TVALID));
  system_xadc_read_0_0 xadc_read_0
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_tdata(xadc_read_0_m_axis_TDATA),
        .m_axis_tvalid(xadc_read_0_m_axis_TVALID),
        .s_axis_tdata(xadc_wiz_0_M_AXIS_TDATA),
        .s_axis_tid(xadc_wiz_0_M_AXIS_TID),
        .s_axis_tready(xadc_wiz_0_M_AXIS_TREADY),
        .s_axis_tvalid(xadc_wiz_0_M_AXIS_TVALID));
  system_xadc_wiz_0_0 xadc_wiz_0
       (.m_axis_aclk(pll_0_clk_out1),
        .m_axis_resetn(rst_0_peripheral_aresetn),
        .m_axis_tdata(xadc_wiz_0_M_AXIS_TDATA),
        .m_axis_tid(xadc_wiz_0_M_AXIS_TID),
        .m_axis_tready(xadc_wiz_0_M_AXIS_TREADY),
        .m_axis_tvalid(xadc_wiz_0_M_AXIS_TVALID),
        .s_axis_aclk(pll_0_clk_out1),
        .vauxn0(Vaux0_1_V_N),
        .vauxn1(Vaux1_1_V_N),
        .vauxn8(Vaux8_1_V_N),
        .vauxn9(Vaux9_1_V_N),
        .vauxp0(Vaux0_1_V_P),
        .vauxp1(Vaux1_1_V_P),
        .vauxp8(Vaux8_1_V_P),
        .vauxp9(Vaux9_1_V_P),
        .vn_in(Vp_Vn_1_V_N),
        .vp_in(Vp_Vn_1_V_P));
endmodule

module Calculation_imp_801JAY
   (M00_AXIS1_tdata,
    M00_AXIS1_tvalid,
    M00_AXIS_tdata,
    M00_AXIS_tvalid,
    M01_AXIS_tdata,
    M01_AXIS_tvalid,
    M03_AXIS_tdata,
    M03_AXIS_tvalid,
    M_AXIS_tdata,
    M_AXIS_tvalid,
    S_AXIS_tdata,
    S_AXIS_tvalid,
    aclk,
    aresetn,
    exp_p_tri_io,
    sel,
    trig_in);
  output M00_AXIS1_tdata;
  output M00_AXIS1_tvalid;
  output M00_AXIS_tdata;
  output M00_AXIS_tvalid;
  output M01_AXIS_tdata;
  output M01_AXIS_tvalid;
  output M03_AXIS_tdata;
  output M03_AXIS_tvalid;
  output M_AXIS_tdata;
  output M_AXIS_tvalid;
  input S_AXIS_tdata;
  input S_AXIS_tvalid;
  input aclk;
  input aresetn;
  output exp_p_tri_io;
  input [1:0]sel;
  input trig_in;

  wire [31:16]Conn1_TDATA;
  wire [1:1]Conn1_TVALID;
  wire [15:0]Conn2_TDATA;
  wire Conn2_TVALID;
  wire axis_red_pitaya_adc_0_M_AXIS_TDATA;
  wire axis_red_pitaya_adc_0_M_AXIS_TVALID;
  wire [15:0]ch1_mem_fb_split_M00_AXIS_TDATA;
  wire [0:0]ch1_mem_fb_split_M00_AXIS_TVALID;
  wire [63:48]ch1_mem_fb_split_M03_AXIS_TDATA;
  wire [3:3]ch1_mem_fb_split_M03_AXIS_TVALID;
  wire [15:0]ch1_output_dac_mem_split_M00_AXIS_TDATA;
  wire [0:0]ch1_output_dac_mem_split_M00_AXIS_TVALID;
  wire pll_0_clk_out1;
  wire rst_0_peripheral_aresetn;
  wire [15:0]xlconstant_0_dout;
  wire [63:0]NLW_ch1_mem_fb_split_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_ch1_mem_fb_split_m_axis_tvalid_UNCONNECTED;

  assign M00_AXIS1_tdata = ch1_output_dac_mem_split_M00_AXIS_TDATA[0];
  assign M00_AXIS1_tvalid = ch1_output_dac_mem_split_M00_AXIS_TVALID;
  assign M00_AXIS_tdata = ch1_mem_fb_split_M00_AXIS_TDATA[0];
  assign M00_AXIS_tvalid = ch1_mem_fb_split_M00_AXIS_TVALID;
  assign M01_AXIS_tdata = Conn1_TDATA[16];
  assign M01_AXIS_tvalid = Conn1_TVALID;
  assign M03_AXIS_tdata = ch1_mem_fb_split_M03_AXIS_TDATA[48];
  assign M03_AXIS_tvalid = ch1_mem_fb_split_M03_AXIS_TVALID;
  assign M_AXIS_tdata = Conn2_TDATA[0];
  assign M_AXIS_tvalid = Conn2_TVALID;
  assign axis_red_pitaya_adc_0_M_AXIS_TDATA = S_AXIS_tdata;
  assign axis_red_pitaya_adc_0_M_AXIS_TVALID = S_AXIS_tvalid;
  assign pll_0_clk_out1 = aclk;
  assign rst_0_peripheral_aresetn = aresetn;
  system_axis_constant_0_1 axis_constant_0
       (.aclk(pll_0_clk_out1),
        .cfg_data(xlconstant_0_dout),
        .m_axis_tdata(Conn2_TDATA),
        .m_axis_tvalid(Conn2_TVALID));
  system_axis_broadcaster_0_2 ch1_mem_fb_split
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_tdata({ch1_mem_fb_split_M03_AXIS_TDATA,NLW_ch1_mem_fb_split_m_axis_tdata_UNCONNECTED[47:16],ch1_mem_fb_split_M00_AXIS_TDATA}),
        .m_axis_tvalid({ch1_mem_fb_split_M03_AXIS_TVALID,NLW_ch1_mem_fb_split_m_axis_tvalid_UNCONNECTED[2:1],ch1_mem_fb_split_M00_AXIS_TVALID}),
        .s_axis_tdata({axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA,axis_red_pitaya_adc_0_M_AXIS_TDATA}),
        .s_axis_tvalid(axis_red_pitaya_adc_0_M_AXIS_TVALID));
  system_ch1_mem_fb_split_0 ch1_output_dac_mem_split
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_tdata({Conn1_TDATA,ch1_output_dac_mem_split_M00_AXIS_TDATA}),
        .m_axis_tvalid({Conn1_TVALID,ch1_output_dac_mem_split_M00_AXIS_TVALID}),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0));
  system_xlconstant_0_0 xlconstant_0
       (.dout(xlconstant_0_dout));
endmodule

module Core_imp_12NMCLA
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wvalid,
    M01_AXI_araddr,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    S00_ARESETN,
    S_AXI_ACP_awaddr,
    S_AXI_ACP_awburst,
    S_AXI_ACP_awcache,
    S_AXI_ACP_awid,
    S_AXI_ACP_awlen,
    S_AXI_ACP_awready,
    S_AXI_ACP_awsize,
    S_AXI_ACP_awvalid,
    S_AXI_ACP_bready,
    S_AXI_ACP_bvalid,
    S_AXI_ACP_wdata,
    S_AXI_ACP_wid,
    S_AXI_ACP_wlast,
    S_AXI_ACP_wready,
    S_AXI_ACP_wstrb,
    S_AXI_ACP_wvalid,
    adc_clk_n_i,
    adc_clk_p_i,
    clk_out1,
    clk_out2,
    locked);
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;
  output [31:0]M00_AXI_araddr;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output M00_AXI_wvalid;
  output [31:0]M01_AXI_araddr;
  input M01_AXI_arready;
  output M01_AXI_arvalid;
  output [31:0]M01_AXI_awaddr;
  input M01_AXI_awready;
  output M01_AXI_awvalid;
  output M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output M01_AXI_wvalid;
  output [0:0]S00_ARESETN;
  input [31:0]S_AXI_ACP_awaddr;
  input [1:0]S_AXI_ACP_awburst;
  input [3:0]S_AXI_ACP_awcache;
  input [2:0]S_AXI_ACP_awid;
  input [3:0]S_AXI_ACP_awlen;
  output S_AXI_ACP_awready;
  input [2:0]S_AXI_ACP_awsize;
  input S_AXI_ACP_awvalid;
  input S_AXI_ACP_bready;
  output S_AXI_ACP_bvalid;
  input [63:0]S_AXI_ACP_wdata;
  input [2:0]S_AXI_ACP_wid;
  input S_AXI_ACP_wlast;
  output S_AXI_ACP_wready;
  input [7:0]S_AXI_ACP_wstrb;
  input S_AXI_ACP_wvalid;
  input adc_clk_n_i;
  input adc_clk_p_i;
  output clk_out1;
  output clk_out2;
  output locked;

  wire adc_clk_n_i_1;
  wire adc_clk_p_i_1;
  wire pll_0_clk_out1;
  wire pll_0_clk_out2;
  wire pll_0_locked;
  wire [14:0]ps_0_DDR_ADDR;
  wire [2:0]ps_0_DDR_BA;
  wire ps_0_DDR_CAS_N;
  wire ps_0_DDR_CKE;
  wire ps_0_DDR_CK_N;
  wire ps_0_DDR_CK_P;
  wire ps_0_DDR_CS_N;
  wire [3:0]ps_0_DDR_DM;
  wire [31:0]ps_0_DDR_DQ;
  wire [3:0]ps_0_DDR_DQS_N;
  wire [3:0]ps_0_DDR_DQS_P;
  wire ps_0_DDR_ODT;
  wire ps_0_DDR_RAS_N;
  wire ps_0_DDR_RESET_N;
  wire ps_0_DDR_WE_N;
  wire ps_0_FIXED_IO_DDR_VRN;
  wire ps_0_FIXED_IO_DDR_VRP;
  wire [53:0]ps_0_FIXED_IO_MIO;
  wire ps_0_FIXED_IO_PS_CLK;
  wire ps_0_FIXED_IO_PS_PORB;
  wire ps_0_FIXED_IO_PS_SRSTB;
  wire [31:0]ps_0_M_AXI_GP0_ARADDR;
  wire [1:0]ps_0_M_AXI_GP0_ARBURST;
  wire [3:0]ps_0_M_AXI_GP0_ARCACHE;
  wire [11:0]ps_0_M_AXI_GP0_ARID;
  wire [3:0]ps_0_M_AXI_GP0_ARLEN;
  wire [1:0]ps_0_M_AXI_GP0_ARLOCK;
  wire [2:0]ps_0_M_AXI_GP0_ARPROT;
  wire [3:0]ps_0_M_AXI_GP0_ARQOS;
  wire ps_0_M_AXI_GP0_ARREADY;
  wire [2:0]ps_0_M_AXI_GP0_ARSIZE;
  wire ps_0_M_AXI_GP0_ARVALID;
  wire [31:0]ps_0_M_AXI_GP0_AWADDR;
  wire [1:0]ps_0_M_AXI_GP0_AWBURST;
  wire [3:0]ps_0_M_AXI_GP0_AWCACHE;
  wire [11:0]ps_0_M_AXI_GP0_AWID;
  wire [3:0]ps_0_M_AXI_GP0_AWLEN;
  wire [1:0]ps_0_M_AXI_GP0_AWLOCK;
  wire [2:0]ps_0_M_AXI_GP0_AWPROT;
  wire [3:0]ps_0_M_AXI_GP0_AWQOS;
  wire ps_0_M_AXI_GP0_AWREADY;
  wire [2:0]ps_0_M_AXI_GP0_AWSIZE;
  wire ps_0_M_AXI_GP0_AWVALID;
  wire [11:0]ps_0_M_AXI_GP0_BID;
  wire ps_0_M_AXI_GP0_BREADY;
  wire [1:0]ps_0_M_AXI_GP0_BRESP;
  wire ps_0_M_AXI_GP0_BVALID;
  wire [31:0]ps_0_M_AXI_GP0_RDATA;
  wire [11:0]ps_0_M_AXI_GP0_RID;
  wire ps_0_M_AXI_GP0_RLAST;
  wire ps_0_M_AXI_GP0_RREADY;
  wire [1:0]ps_0_M_AXI_GP0_RRESP;
  wire ps_0_M_AXI_GP0_RVALID;
  wire [31:0]ps_0_M_AXI_GP0_WDATA;
  wire [11:0]ps_0_M_AXI_GP0_WID;
  wire ps_0_M_AXI_GP0_WLAST;
  wire ps_0_M_AXI_GP0_WREADY;
  wire [3:0]ps_0_M_AXI_GP0_WSTRB;
  wire ps_0_M_AXI_GP0_WVALID;
  wire [31:0]ps_0_axi_periph_M00_AXI_ARADDR;
  wire ps_0_axi_periph_M00_AXI_ARREADY;
  wire ps_0_axi_periph_M00_AXI_ARVALID;
  wire [31:0]ps_0_axi_periph_M00_AXI_AWADDR;
  wire ps_0_axi_periph_M00_AXI_AWREADY;
  wire ps_0_axi_periph_M00_AXI_AWVALID;
  wire ps_0_axi_periph_M00_AXI_BREADY;
  wire [1:0]ps_0_axi_periph_M00_AXI_BRESP;
  wire ps_0_axi_periph_M00_AXI_BVALID;
  wire [31:0]ps_0_axi_periph_M00_AXI_RDATA;
  wire ps_0_axi_periph_M00_AXI_RREADY;
  wire [1:0]ps_0_axi_periph_M00_AXI_RRESP;
  wire ps_0_axi_periph_M00_AXI_RVALID;
  wire [31:0]ps_0_axi_periph_M00_AXI_WDATA;
  wire ps_0_axi_periph_M00_AXI_WREADY;
  wire ps_0_axi_periph_M00_AXI_WVALID;
  wire [31:0]ps_0_axi_periph_M01_AXI_ARADDR;
  wire ps_0_axi_periph_M01_AXI_ARREADY;
  wire ps_0_axi_periph_M01_AXI_ARVALID;
  wire [31:0]ps_0_axi_periph_M01_AXI_AWADDR;
  wire ps_0_axi_periph_M01_AXI_AWREADY;
  wire ps_0_axi_periph_M01_AXI_AWVALID;
  wire ps_0_axi_periph_M01_AXI_BREADY;
  wire [1:0]ps_0_axi_periph_M01_AXI_BRESP;
  wire ps_0_axi_periph_M01_AXI_BVALID;
  wire [31:0]ps_0_axi_periph_M01_AXI_RDATA;
  wire ps_0_axi_periph_M01_AXI_RREADY;
  wire [1:0]ps_0_axi_periph_M01_AXI_RRESP;
  wire ps_0_axi_periph_M01_AXI_RVALID;
  wire [31:0]ps_0_axi_periph_M01_AXI_WDATA;
  wire ps_0_axi_periph_M01_AXI_WREADY;
  wire [3:0]ps_0_axi_periph_M01_AXI_WSTRB;
  wire ps_0_axi_periph_M01_AXI_WVALID;
  wire [0:0]rst_0_peripheral_aresetn;
  wire [31:0]writer_0_M_AXI_AWADDR;
  wire [1:0]writer_0_M_AXI_AWBURST;
  wire [3:0]writer_0_M_AXI_AWCACHE;
  wire [2:0]writer_0_M_AXI_AWID;
  wire [3:0]writer_0_M_AXI_AWLEN;
  wire writer_0_M_AXI_AWREADY;
  wire [2:0]writer_0_M_AXI_AWSIZE;
  wire writer_0_M_AXI_AWVALID;
  wire writer_0_M_AXI_BREADY;
  wire writer_0_M_AXI_BVALID;
  wire [63:0]writer_0_M_AXI_WDATA;
  wire [2:0]writer_0_M_AXI_WID;
  wire writer_0_M_AXI_WLAST;
  wire writer_0_M_AXI_WREADY;
  wire [7:0]writer_0_M_AXI_WSTRB;
  wire writer_0_M_AXI_WVALID;
  wire [0:0]xlconstant_0_dout;

  assign M00_AXI_araddr[31:0] = ps_0_axi_periph_M00_AXI_ARADDR;
  assign M00_AXI_arvalid = ps_0_axi_periph_M00_AXI_ARVALID;
  assign M00_AXI_awaddr[31:0] = ps_0_axi_periph_M00_AXI_AWADDR;
  assign M00_AXI_awvalid = ps_0_axi_periph_M00_AXI_AWVALID;
  assign M00_AXI_bready = ps_0_axi_periph_M00_AXI_BREADY;
  assign M00_AXI_rready = ps_0_axi_periph_M00_AXI_RREADY;
  assign M00_AXI_wdata[31:0] = ps_0_axi_periph_M00_AXI_WDATA;
  assign M00_AXI_wvalid = ps_0_axi_periph_M00_AXI_WVALID;
  assign M01_AXI_araddr[31:0] = ps_0_axi_periph_M01_AXI_ARADDR;
  assign M01_AXI_arvalid = ps_0_axi_periph_M01_AXI_ARVALID;
  assign M01_AXI_awaddr[31:0] = ps_0_axi_periph_M01_AXI_AWADDR;
  assign M01_AXI_awvalid = ps_0_axi_periph_M01_AXI_AWVALID;
  assign M01_AXI_bready = ps_0_axi_periph_M01_AXI_BREADY;
  assign M01_AXI_rready = ps_0_axi_periph_M01_AXI_RREADY;
  assign M01_AXI_wdata[31:0] = ps_0_axi_periph_M01_AXI_WDATA;
  assign M01_AXI_wstrb[3:0] = ps_0_axi_periph_M01_AXI_WSTRB;
  assign M01_AXI_wvalid = ps_0_axi_periph_M01_AXI_WVALID;
  assign S00_ARESETN[0] = rst_0_peripheral_aresetn;
  assign S_AXI_ACP_awready = writer_0_M_AXI_AWREADY;
  assign S_AXI_ACP_bvalid = writer_0_M_AXI_BVALID;
  assign S_AXI_ACP_wready = writer_0_M_AXI_WREADY;
  assign adc_clk_n_i_1 = adc_clk_n_i;
  assign adc_clk_p_i_1 = adc_clk_p_i;
  assign clk_out1 = pll_0_clk_out1;
  assign clk_out2 = pll_0_clk_out2;
  assign locked = pll_0_locked;
  assign ps_0_axi_periph_M00_AXI_ARREADY = M00_AXI_arready;
  assign ps_0_axi_periph_M00_AXI_AWREADY = M00_AXI_awready;
  assign ps_0_axi_periph_M00_AXI_BRESP = M00_AXI_bresp[1:0];
  assign ps_0_axi_periph_M00_AXI_BVALID = M00_AXI_bvalid;
  assign ps_0_axi_periph_M00_AXI_RDATA = M00_AXI_rdata[31:0];
  assign ps_0_axi_periph_M00_AXI_RRESP = M00_AXI_rresp[1:0];
  assign ps_0_axi_periph_M00_AXI_RVALID = M00_AXI_rvalid;
  assign ps_0_axi_periph_M00_AXI_WREADY = M00_AXI_wready;
  assign ps_0_axi_periph_M01_AXI_ARREADY = M01_AXI_arready;
  assign ps_0_axi_periph_M01_AXI_AWREADY = M01_AXI_awready;
  assign ps_0_axi_periph_M01_AXI_BRESP = M01_AXI_bresp[1:0];
  assign ps_0_axi_periph_M01_AXI_BVALID = M01_AXI_bvalid;
  assign ps_0_axi_periph_M01_AXI_RDATA = M01_AXI_rdata[31:0];
  assign ps_0_axi_periph_M01_AXI_RRESP = M01_AXI_rresp[1:0];
  assign ps_0_axi_periph_M01_AXI_RVALID = M01_AXI_rvalid;
  assign ps_0_axi_periph_M01_AXI_WREADY = M01_AXI_wready;
  assign writer_0_M_AXI_AWADDR = S_AXI_ACP_awaddr[31:0];
  assign writer_0_M_AXI_AWBURST = S_AXI_ACP_awburst[1:0];
  assign writer_0_M_AXI_AWCACHE = S_AXI_ACP_awcache[3:0];
  assign writer_0_M_AXI_AWID = S_AXI_ACP_awid[2:0];
  assign writer_0_M_AXI_AWLEN = S_AXI_ACP_awlen[3:0];
  assign writer_0_M_AXI_AWSIZE = S_AXI_ACP_awsize[2:0];
  assign writer_0_M_AXI_AWVALID = S_AXI_ACP_awvalid;
  assign writer_0_M_AXI_BREADY = S_AXI_ACP_bready;
  assign writer_0_M_AXI_WDATA = S_AXI_ACP_wdata[63:0];
  assign writer_0_M_AXI_WID = S_AXI_ACP_wid[2:0];
  assign writer_0_M_AXI_WLAST = S_AXI_ACP_wlast;
  assign writer_0_M_AXI_WSTRB = S_AXI_ACP_wstrb[7:0];
  assign writer_0_M_AXI_WVALID = S_AXI_ACP_wvalid;
  system_xlconstant_0_1 external_reset_fake
       (.dout(xlconstant_0_dout));
  system_pll_0_0 pll_0
       (.clk_in1_n(adc_clk_n_i_1),
        .clk_in1_p(adc_clk_p_i_1),
        .clk_out1(pll_0_clk_out1),
        .clk_out2(pll_0_clk_out2),
        .locked(pll_0_locked));
  system_ps_0_0 ps_0
       (.DDR_Addr(DDR_addr[14:0]),
        .DDR_BankAddr(DDR_ba[2:0]),
        .DDR_CAS_n(DDR_cas_n),
        .DDR_CKE(DDR_cke),
        .DDR_CS_n(DDR_cs_n),
        .DDR_Clk(DDR_ck_p),
        .DDR_Clk_n(DDR_ck_n),
        .DDR_DM(DDR_dm[3:0]),
        .DDR_DQ(DDR_dq[31:0]),
        .DDR_DQS(DDR_dqs_p[3:0]),
        .DDR_DQS_n(DDR_dqs_n[3:0]),
        .DDR_DRSTB(DDR_reset_n),
        .DDR_ODT(DDR_odt),
        .DDR_RAS_n(DDR_ras_n),
        .DDR_VRN(FIXED_IO_ddr_vrn),
        .DDR_VRP(FIXED_IO_ddr_vrp),
        .DDR_WEB(DDR_we_n),
        .GPIO_I({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MIO(FIXED_IO_mio[53:0]),
        .M_AXI_GP0_ACLK(pll_0_clk_out1),
        .M_AXI_GP0_ARADDR(ps_0_M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(ps_0_M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(ps_0_M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARID(ps_0_M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(ps_0_M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(ps_0_M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(ps_0_M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(ps_0_M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(ps_0_M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(ps_0_M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(ps_0_M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(ps_0_M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(ps_0_M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(ps_0_M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(ps_0_M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(ps_0_M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(ps_0_M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(ps_0_M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(ps_0_M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(ps_0_M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(ps_0_M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(ps_0_M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(ps_0_M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(ps_0_M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(ps_0_M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(ps_0_M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(ps_0_M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(ps_0_M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(ps_0_M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(ps_0_M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(ps_0_M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(ps_0_M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(ps_0_M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(ps_0_M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(ps_0_M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(ps_0_M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(ps_0_M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(ps_0_M_AXI_GP0_WVALID),
        .PS_CLK(FIXED_IO_ps_clk),
        .PS_PORB(FIXED_IO_ps_porb),
        .PS_SRSTB(FIXED_IO_ps_srstb),
        .SPI0_MISO_I(1'b0),
        .SPI0_MOSI_I(1'b0),
        .SPI0_SCLK_I(1'b0),
        .SPI0_SS_I(1'b0),
        .S_AXI_ACP_ACLK(pll_0_clk_out1),
        .S_AXI_ACP_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARBURST({1'b0,1'b1}),
        .S_AXI_ACP_ARCACHE({1'b0,1'b0,1'b1,1'b1}),
        .S_AXI_ACP_ARID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLOCK({1'b0,1'b0}),
        .S_AXI_ACP_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARSIZE({1'b0,1'b1,1'b1}),
        .S_AXI_ACP_ARUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARVALID(1'b0),
        .S_AXI_ACP_AWADDR(writer_0_M_AXI_AWADDR),
        .S_AXI_ACP_AWBURST(writer_0_M_AXI_AWBURST),
        .S_AXI_ACP_AWCACHE(writer_0_M_AXI_AWCACHE),
        .S_AXI_ACP_AWID(writer_0_M_AXI_AWID),
        .S_AXI_ACP_AWLEN(writer_0_M_AXI_AWLEN),
        .S_AXI_ACP_AWLOCK({1'b0,1'b0}),
        .S_AXI_ACP_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWREADY(writer_0_M_AXI_AWREADY),
        .S_AXI_ACP_AWSIZE(writer_0_M_AXI_AWSIZE),
        .S_AXI_ACP_AWUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWVALID(writer_0_M_AXI_AWVALID),
        .S_AXI_ACP_BREADY(writer_0_M_AXI_BREADY),
        .S_AXI_ACP_BVALID(writer_0_M_AXI_BVALID),
        .S_AXI_ACP_RREADY(1'b0),
        .S_AXI_ACP_WDATA(writer_0_M_AXI_WDATA),
        .S_AXI_ACP_WID(writer_0_M_AXI_WID),
        .S_AXI_ACP_WLAST(writer_0_M_AXI_WLAST),
        .S_AXI_ACP_WREADY(writer_0_M_AXI_WREADY),
        .S_AXI_ACP_WSTRB(writer_0_M_AXI_WSTRB),
        .S_AXI_ACP_WVALID(writer_0_M_AXI_WVALID),
        .USB0_VBUS_PWRFAULT(1'b0));
  system_ps_0_axi_periph_0 ps_0_axi_periph
       (.ACLK(pll_0_clk_out1),
        .ARESETN(rst_0_peripheral_aresetn),
        .M00_ACLK(pll_0_clk_out1),
        .M00_ARESETN(rst_0_peripheral_aresetn),
        .M00_AXI_araddr(ps_0_axi_periph_M00_AXI_ARADDR),
        .M00_AXI_arready(ps_0_axi_periph_M00_AXI_ARREADY),
        .M00_AXI_arvalid(ps_0_axi_periph_M00_AXI_ARVALID),
        .M00_AXI_awaddr(ps_0_axi_periph_M00_AXI_AWADDR),
        .M00_AXI_awready(ps_0_axi_periph_M00_AXI_AWREADY),
        .M00_AXI_awvalid(ps_0_axi_periph_M00_AXI_AWVALID),
        .M00_AXI_bready(ps_0_axi_periph_M00_AXI_BREADY),
        .M00_AXI_bresp(ps_0_axi_periph_M00_AXI_BRESP),
        .M00_AXI_bvalid(ps_0_axi_periph_M00_AXI_BVALID),
        .M00_AXI_rdata(ps_0_axi_periph_M00_AXI_RDATA),
        .M00_AXI_rready(ps_0_axi_periph_M00_AXI_RREADY),
        .M00_AXI_rresp(ps_0_axi_periph_M00_AXI_RRESP),
        .M00_AXI_rvalid(ps_0_axi_periph_M00_AXI_RVALID),
        .M00_AXI_wdata(ps_0_axi_periph_M00_AXI_WDATA),
        .M00_AXI_wready(ps_0_axi_periph_M00_AXI_WREADY),
        .M00_AXI_wvalid(ps_0_axi_periph_M00_AXI_WVALID),
        .M01_ACLK(pll_0_clk_out1),
        .M01_ARESETN(rst_0_peripheral_aresetn),
        .M01_AXI_araddr(ps_0_axi_periph_M01_AXI_ARADDR),
        .M01_AXI_arready(ps_0_axi_periph_M01_AXI_ARREADY),
        .M01_AXI_arvalid(ps_0_axi_periph_M01_AXI_ARVALID),
        .M01_AXI_awaddr(ps_0_axi_periph_M01_AXI_AWADDR),
        .M01_AXI_awready(ps_0_axi_periph_M01_AXI_AWREADY),
        .M01_AXI_awvalid(ps_0_axi_periph_M01_AXI_AWVALID),
        .M01_AXI_bready(ps_0_axi_periph_M01_AXI_BREADY),
        .M01_AXI_bresp(ps_0_axi_periph_M01_AXI_BRESP),
        .M01_AXI_bvalid(ps_0_axi_periph_M01_AXI_BVALID),
        .M01_AXI_rdata(ps_0_axi_periph_M01_AXI_RDATA),
        .M01_AXI_rready(ps_0_axi_periph_M01_AXI_RREADY),
        .M01_AXI_rresp(ps_0_axi_periph_M01_AXI_RRESP),
        .M01_AXI_rvalid(ps_0_axi_periph_M01_AXI_RVALID),
        .M01_AXI_wdata(ps_0_axi_periph_M01_AXI_WDATA),
        .M01_AXI_wready(ps_0_axi_periph_M01_AXI_WREADY),
        .M01_AXI_wstrb(ps_0_axi_periph_M01_AXI_WSTRB),
        .M01_AXI_wvalid(ps_0_axi_periph_M01_AXI_WVALID),
        .S00_ACLK(pll_0_clk_out1),
        .S00_ARESETN(rst_0_peripheral_aresetn),
        .S00_AXI_araddr(ps_0_M_AXI_GP0_ARADDR),
        .S00_AXI_arburst(ps_0_M_AXI_GP0_ARBURST),
        .S00_AXI_arcache(ps_0_M_AXI_GP0_ARCACHE),
        .S00_AXI_arid(ps_0_M_AXI_GP0_ARID),
        .S00_AXI_arlen(ps_0_M_AXI_GP0_ARLEN),
        .S00_AXI_arlock(ps_0_M_AXI_GP0_ARLOCK),
        .S00_AXI_arprot(ps_0_M_AXI_GP0_ARPROT),
        .S00_AXI_arqos(ps_0_M_AXI_GP0_ARQOS),
        .S00_AXI_arready(ps_0_M_AXI_GP0_ARREADY),
        .S00_AXI_arsize(ps_0_M_AXI_GP0_ARSIZE),
        .S00_AXI_arvalid(ps_0_M_AXI_GP0_ARVALID),
        .S00_AXI_awaddr(ps_0_M_AXI_GP0_AWADDR),
        .S00_AXI_awburst(ps_0_M_AXI_GP0_AWBURST),
        .S00_AXI_awcache(ps_0_M_AXI_GP0_AWCACHE),
        .S00_AXI_awid(ps_0_M_AXI_GP0_AWID),
        .S00_AXI_awlen(ps_0_M_AXI_GP0_AWLEN),
        .S00_AXI_awlock(ps_0_M_AXI_GP0_AWLOCK),
        .S00_AXI_awprot(ps_0_M_AXI_GP0_AWPROT),
        .S00_AXI_awqos(ps_0_M_AXI_GP0_AWQOS),
        .S00_AXI_awready(ps_0_M_AXI_GP0_AWREADY),
        .S00_AXI_awsize(ps_0_M_AXI_GP0_AWSIZE),
        .S00_AXI_awvalid(ps_0_M_AXI_GP0_AWVALID),
        .S00_AXI_bid(ps_0_M_AXI_GP0_BID),
        .S00_AXI_bready(ps_0_M_AXI_GP0_BREADY),
        .S00_AXI_bresp(ps_0_M_AXI_GP0_BRESP),
        .S00_AXI_bvalid(ps_0_M_AXI_GP0_BVALID),
        .S00_AXI_rdata(ps_0_M_AXI_GP0_RDATA),
        .S00_AXI_rid(ps_0_M_AXI_GP0_RID),
        .S00_AXI_rlast(ps_0_M_AXI_GP0_RLAST),
        .S00_AXI_rready(ps_0_M_AXI_GP0_RREADY),
        .S00_AXI_rresp(ps_0_M_AXI_GP0_RRESP),
        .S00_AXI_rvalid(ps_0_M_AXI_GP0_RVALID),
        .S00_AXI_wdata(ps_0_M_AXI_GP0_WDATA),
        .S00_AXI_wid(ps_0_M_AXI_GP0_WID),
        .S00_AXI_wlast(ps_0_M_AXI_GP0_WLAST),
        .S00_AXI_wready(ps_0_M_AXI_GP0_WREADY),
        .S00_AXI_wstrb(ps_0_M_AXI_GP0_WSTRB),
        .S00_AXI_wvalid(ps_0_M_AXI_GP0_WVALID));
  system_rst_0_0 rst_0
       (.aux_reset_in(1'b1),
        .dcm_locked(pll_0_locked),
        .ext_reset_in(xlconstant_0_dout),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(rst_0_peripheral_aresetn),
        .slowest_sync_clk(pll_0_clk_out1));
endmodule

module Memory_IO_imp_1UEKTOT
   (M_AXI_awaddr,
    M_AXI_awburst,
    M_AXI_awcache,
    M_AXI_awid,
    M_AXI_awlen,
    M_AXI_awready,
    M_AXI_awsize,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bvalid,
    M_AXI_wdata,
    M_AXI_wid,
    M_AXI_wlast,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_AXI1_araddr,
    S_AXI1_arready,
    S_AXI1_arvalid,
    S_AXI1_awaddr,
    S_AXI1_awready,
    S_AXI1_awvalid,
    S_AXI1_bready,
    S_AXI1_bresp,
    S_AXI1_bvalid,
    S_AXI1_rdata,
    S_AXI1_rready,
    S_AXI1_rresp,
    S_AXI1_rvalid,
    S_AXI1_wdata,
    S_AXI1_wready,
    S_AXI1_wvalid,
    S_AXIS_tdata,
    S_AXIS_tready,
    S_AXIS_tvalid,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid,
    aclk,
    aresetn,
    aresetn1,
    cfg_data,
    cfg_data1,
    sts_data,
    sts_data1);
  output [31:0]M_AXI_awaddr;
  output [1:0]M_AXI_awburst;
  output [3:0]M_AXI_awcache;
  output [2:0]M_AXI_awid;
  output [3:0]M_AXI_awlen;
  input M_AXI_awready;
  output [2:0]M_AXI_awsize;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input M_AXI_bvalid;
  output [63:0]M_AXI_wdata;
  output [2:0]M_AXI_wid;
  output M_AXI_wlast;
  input M_AXI_wready;
  output [7:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input [31:0]S_AXI1_araddr;
  output S_AXI1_arready;
  input S_AXI1_arvalid;
  input [31:0]S_AXI1_awaddr;
  output S_AXI1_awready;
  input S_AXI1_awvalid;
  input S_AXI1_bready;
  output [1:0]S_AXI1_bresp;
  output S_AXI1_bvalid;
  output [31:0]S_AXI1_rdata;
  input S_AXI1_rready;
  output [1:0]S_AXI1_rresp;
  output S_AXI1_rvalid;
  input [31:0]S_AXI1_wdata;
  output S_AXI1_wready;
  input S_AXI1_wvalid;
  input [127:0]S_AXIS_tdata;
  output S_AXIS_tready;
  input S_AXIS_tvalid;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;
  input aclk;
  input aresetn;
  input aresetn1;
  output [319:0]cfg_data;
  input [31:0]cfg_data1;
  input [63:0]sts_data;
  output [15:0]sts_data1;

  wire [31:0]S_AXI1_1_ARADDR;
  wire S_AXI1_1_ARREADY;
  wire S_AXI1_1_ARVALID;
  wire [31:0]S_AXI1_1_AWADDR;
  wire S_AXI1_1_AWREADY;
  wire S_AXI1_1_AWVALID;
  wire S_AXI1_1_BREADY;
  wire [1:0]S_AXI1_1_BRESP;
  wire S_AXI1_1_BVALID;
  wire [31:0]S_AXI1_1_RDATA;
  wire S_AXI1_1_RREADY;
  wire [1:0]S_AXI1_1_RRESP;
  wire S_AXI1_1_RVALID;
  wire [31:0]S_AXI1_1_WDATA;
  wire S_AXI1_1_WREADY;
  wire S_AXI1_1_WVALID;
  wire [127:0]S_AXIS_1_TDATA;
  wire S_AXIS_1_TREADY;
  wire S_AXIS_1_TVALID;
  wire [31:0]S_AXI_1_ARADDR;
  wire S_AXI_1_ARREADY;
  wire S_AXI_1_ARVALID;
  wire [31:0]S_AXI_1_AWADDR;
  wire S_AXI_1_AWREADY;
  wire S_AXI_1_AWVALID;
  wire S_AXI_1_BREADY;
  wire [1:0]S_AXI_1_BRESP;
  wire S_AXI_1_BVALID;
  wire [31:0]S_AXI_1_RDATA;
  wire S_AXI_1_RREADY;
  wire [1:0]S_AXI_1_RRESP;
  wire S_AXI_1_RVALID;
  wire [31:0]S_AXI_1_WDATA;
  wire S_AXI_1_WREADY;
  wire [3:0]S_AXI_1_WSTRB;
  wire S_AXI_1_WVALID;
  wire aresetn1_1;
  wire [319:0]axi_cfg_register_0_cfg_data;
  wire [31:0]axis_ram_writer_0_M_AXI_AWADDR;
  wire [1:0]axis_ram_writer_0_M_AXI_AWBURST;
  wire [3:0]axis_ram_writer_0_M_AXI_AWCACHE;
  wire [2:0]axis_ram_writer_0_M_AXI_AWID;
  wire [3:0]axis_ram_writer_0_M_AXI_AWLEN;
  wire axis_ram_writer_0_M_AXI_AWREADY;
  wire [2:0]axis_ram_writer_0_M_AXI_AWSIZE;
  wire axis_ram_writer_0_M_AXI_AWVALID;
  wire axis_ram_writer_0_M_AXI_BREADY;
  wire axis_ram_writer_0_M_AXI_BVALID;
  wire [63:0]axis_ram_writer_0_M_AXI_WDATA;
  wire [2:0]axis_ram_writer_0_M_AXI_WID;
  wire axis_ram_writer_0_M_AXI_WLAST;
  wire axis_ram_writer_0_M_AXI_WREADY;
  wire [7:0]axis_ram_writer_0_M_AXI_WSTRB;
  wire axis_ram_writer_0_M_AXI_WVALID;
  wire [15:0]axis_ram_writer_0_sts_data;
  wire [31:0]cfg_data1_1;
  wire pll_0_clk_out1;
  wire rst_0_peripheral_aresetn;
  wire [63:0]sts_data_1;

  assign M_AXI_awaddr[31:0] = axis_ram_writer_0_M_AXI_AWADDR;
  assign M_AXI_awburst[1:0] = axis_ram_writer_0_M_AXI_AWBURST;
  assign M_AXI_awcache[3:0] = axis_ram_writer_0_M_AXI_AWCACHE;
  assign M_AXI_awid[2:0] = axis_ram_writer_0_M_AXI_AWID;
  assign M_AXI_awlen[3:0] = axis_ram_writer_0_M_AXI_AWLEN;
  assign M_AXI_awsize[2:0] = axis_ram_writer_0_M_AXI_AWSIZE;
  assign M_AXI_awvalid = axis_ram_writer_0_M_AXI_AWVALID;
  assign M_AXI_bready = axis_ram_writer_0_M_AXI_BREADY;
  assign M_AXI_wdata[63:0] = axis_ram_writer_0_M_AXI_WDATA;
  assign M_AXI_wid[2:0] = axis_ram_writer_0_M_AXI_WID;
  assign M_AXI_wlast = axis_ram_writer_0_M_AXI_WLAST;
  assign M_AXI_wstrb[7:0] = axis_ram_writer_0_M_AXI_WSTRB;
  assign M_AXI_wvalid = axis_ram_writer_0_M_AXI_WVALID;
  assign S_AXI1_1_ARADDR = S_AXI1_araddr[31:0];
  assign S_AXI1_1_ARVALID = S_AXI1_arvalid;
  assign S_AXI1_1_AWADDR = S_AXI1_awaddr[31:0];
  assign S_AXI1_1_AWVALID = S_AXI1_awvalid;
  assign S_AXI1_1_BREADY = S_AXI1_bready;
  assign S_AXI1_1_RREADY = S_AXI1_rready;
  assign S_AXI1_1_WDATA = S_AXI1_wdata[31:0];
  assign S_AXI1_1_WVALID = S_AXI1_wvalid;
  assign S_AXI1_arready = S_AXI1_1_ARREADY;
  assign S_AXI1_awready = S_AXI1_1_AWREADY;
  assign S_AXI1_bresp[1:0] = S_AXI1_1_BRESP;
  assign S_AXI1_bvalid = S_AXI1_1_BVALID;
  assign S_AXI1_rdata[31:0] = S_AXI1_1_RDATA;
  assign S_AXI1_rresp[1:0] = S_AXI1_1_RRESP;
  assign S_AXI1_rvalid = S_AXI1_1_RVALID;
  assign S_AXI1_wready = S_AXI1_1_WREADY;
  assign S_AXIS_1_TDATA = S_AXIS_tdata[127:0];
  assign S_AXIS_1_TVALID = S_AXIS_tvalid;
  assign S_AXIS_tready = S_AXIS_1_TREADY;
  assign S_AXI_1_ARADDR = S_AXI_araddr[31:0];
  assign S_AXI_1_ARVALID = S_AXI_arvalid;
  assign S_AXI_1_AWADDR = S_AXI_awaddr[31:0];
  assign S_AXI_1_AWVALID = S_AXI_awvalid;
  assign S_AXI_1_BREADY = S_AXI_bready;
  assign S_AXI_1_RREADY = S_AXI_rready;
  assign S_AXI_1_WDATA = S_AXI_wdata[31:0];
  assign S_AXI_1_WSTRB = S_AXI_wstrb[3:0];
  assign S_AXI_1_WVALID = S_AXI_wvalid;
  assign S_AXI_arready = S_AXI_1_ARREADY;
  assign S_AXI_awready = S_AXI_1_AWREADY;
  assign S_AXI_bresp[1:0] = S_AXI_1_BRESP;
  assign S_AXI_bvalid = S_AXI_1_BVALID;
  assign S_AXI_rdata[31:0] = S_AXI_1_RDATA;
  assign S_AXI_rresp[1:0] = S_AXI_1_RRESP;
  assign S_AXI_rvalid = S_AXI_1_RVALID;
  assign S_AXI_wready = S_AXI_1_WREADY;
  assign aresetn1_1 = aresetn1;
  assign axis_ram_writer_0_M_AXI_AWREADY = M_AXI_awready;
  assign axis_ram_writer_0_M_AXI_BVALID = M_AXI_bvalid;
  assign axis_ram_writer_0_M_AXI_WREADY = M_AXI_wready;
  assign cfg_data[319:0] = axi_cfg_register_0_cfg_data;
  assign cfg_data1_1 = cfg_data1[31:0];
  assign pll_0_clk_out1 = aclk;
  assign rst_0_peripheral_aresetn = aresetn;
  assign sts_data1[15:0] = axis_ram_writer_0_sts_data;
  assign sts_data_1 = sts_data[63:0];
  system_axi_cfg_register_0_0 axi_cfg_register_0
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .cfg_data(axi_cfg_register_0_cfg_data),
        .s_axi_araddr(S_AXI_1_ARADDR),
        .s_axi_arready(S_AXI_1_ARREADY),
        .s_axi_arvalid(S_AXI_1_ARVALID),
        .s_axi_awaddr(S_AXI_1_AWADDR),
        .s_axi_awready(S_AXI_1_AWREADY),
        .s_axi_awvalid(S_AXI_1_AWVALID),
        .s_axi_bready(S_AXI_1_BREADY),
        .s_axi_bresp(S_AXI_1_BRESP),
        .s_axi_bvalid(S_AXI_1_BVALID),
        .s_axi_rdata(S_AXI_1_RDATA),
        .s_axi_rready(S_AXI_1_RREADY),
        .s_axi_rresp(S_AXI_1_RRESP),
        .s_axi_rvalid(S_AXI_1_RVALID),
        .s_axi_wdata(S_AXI_1_WDATA),
        .s_axi_wready(S_AXI_1_WREADY),
        .s_axi_wstrb(S_AXI_1_WSTRB),
        .s_axi_wvalid(S_AXI_1_WVALID));
  system_axi_sts_register_0_0 axi_sts_register_0
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .s_axi_araddr(S_AXI1_1_ARADDR),
        .s_axi_arready(S_AXI1_1_ARREADY),
        .s_axi_arvalid(S_AXI1_1_ARVALID),
        .s_axi_awaddr(S_AXI1_1_AWADDR),
        .s_axi_awready(S_AXI1_1_AWREADY),
        .s_axi_awvalid(S_AXI1_1_AWVALID),
        .s_axi_bready(S_AXI1_1_BREADY),
        .s_axi_bresp(S_AXI1_1_BRESP),
        .s_axi_bvalid(S_AXI1_1_BVALID),
        .s_axi_rdata(S_AXI1_1_RDATA),
        .s_axi_rready(S_AXI1_1_RREADY),
        .s_axi_rresp(S_AXI1_1_RRESP),
        .s_axi_rvalid(S_AXI1_1_RVALID),
        .s_axi_wdata(S_AXI1_1_WDATA),
        .s_axi_wready(S_AXI1_1_WREADY),
        .s_axi_wvalid(S_AXI1_1_WVALID),
        .sts_data(sts_data_1));
  system_axis_ram_writer_0_2 axis_ram_writer_0
       (.aclk(pll_0_clk_out1),
        .aresetn(aresetn1_1),
        .cfg_data(cfg_data1_1),
        .m_axi_awaddr(axis_ram_writer_0_M_AXI_AWADDR),
        .m_axi_awburst(axis_ram_writer_0_M_AXI_AWBURST),
        .m_axi_awcache(axis_ram_writer_0_M_AXI_AWCACHE),
        .m_axi_awid(axis_ram_writer_0_M_AXI_AWID),
        .m_axi_awlen(axis_ram_writer_0_M_AXI_AWLEN),
        .m_axi_awready(axis_ram_writer_0_M_AXI_AWREADY),
        .m_axi_awsize(axis_ram_writer_0_M_AXI_AWSIZE),
        .m_axi_awvalid(axis_ram_writer_0_M_AXI_AWVALID),
        .m_axi_bready(axis_ram_writer_0_M_AXI_BREADY),
        .m_axi_bvalid(axis_ram_writer_0_M_AXI_BVALID),
        .m_axi_wdata(axis_ram_writer_0_M_AXI_WDATA),
        .m_axi_wid(axis_ram_writer_0_M_AXI_WID),
        .m_axi_wlast(axis_ram_writer_0_M_AXI_WLAST),
        .m_axi_wready(axis_ram_writer_0_M_AXI_WREADY),
        .m_axi_wstrb(axis_ram_writer_0_M_AXI_WSTRB),
        .m_axi_wvalid(axis_ram_writer_0_M_AXI_WVALID),
        .s_axis_tdata(S_AXIS_1_TDATA),
        .s_axis_tready(S_AXIS_1_TREADY),
        .s_axis_tvalid(S_AXIS_1_TVALID),
        .sts_data(axis_ram_writer_0_sts_data));
endmodule

module Prozessing_System_imp_VE239K
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    M_AXIS2_tdata,
    M_AXIS2_tvalid,
    M_AXIS_dds_out_tdata,
    M_AXIS_dds_out_tvalid,
    M_AXIS_tdata,
    M_AXIS_tvalid,
    S_AXIS_tdata,
    S_AXIS_tready,
    S_AXIS_tvalid,
    aclk,
    adc_clk_n_i,
    adc_clk_p_i,
    aresetn,
    clk_out2,
    locked);
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;
  output [31:0]M_AXIS2_tdata;
  output M_AXIS2_tvalid;
  output [31:0]M_AXIS_dds_out_tdata;
  output M_AXIS_dds_out_tvalid;
  output [15:0]M_AXIS_tdata;
  output M_AXIS_tvalid;
  input [127:0]S_AXIS_tdata;
  output S_AXIS_tready;
  input S_AXIS_tvalid;
  output aclk;
  input adc_clk_n_i;
  input adc_clk_p_i;
  output [0:0]aresetn;
  output clk_out2;
  output locked;

  wire In3_1;
  wire [31:0]Measurment_control_0_M_AXIS_dds_out_TDATA;
  wire Measurment_control_0_M_AXIS_dds_out_TVALID;
  wire [319:0]Memory_IO_cfg_data;
  wire [31:0]Reg_Brakeout_M_AXIS2_TDATA;
  wire Reg_Brakeout_M_AXIS2_TREADY;
  wire Reg_Brakeout_M_AXIS2_TVALID;
  wire [63:0]Reg_Brakeout_dout;
  wire [0:0]Reg_Brakeout_dout5;
  wire adc_clk_n_i_1;
  wire adc_clk_p_i_1;
  wire [31:0]ch1_output_dac_mem_split_1_M00_AXIS_TDATA;
  wire [0:0]ch1_output_dac_mem_split_1_M00_AXIS_TVALID;
  wire [63:32]ch1_output_dac_mem_split_1_M01_AXIS_TDATA;
  wire [1:1]ch1_output_dac_mem_split_1_M01_AXIS_TVALID;
  wire [127:0]conv_0_M_AXIS_TDATA;
  wire conv_0_M_AXIS_TREADY;
  wire conv_0_M_AXIS_TVALID;
  wire [31:0]dds_compiler_0_M_AXIS_DATA_TDATA;
  wire dds_compiler_0_M_AXIS_DATA_TVALID;
  wire pll_0_clk_out1;
  wire pll_0_clk_out2;
  wire pll_0_locked;
  wire [14:0]ps_0_DDR_ADDR;
  wire [2:0]ps_0_DDR_BA;
  wire ps_0_DDR_CAS_N;
  wire ps_0_DDR_CKE;
  wire ps_0_DDR_CK_N;
  wire ps_0_DDR_CK_P;
  wire ps_0_DDR_CS_N;
  wire [3:0]ps_0_DDR_DM;
  wire [31:0]ps_0_DDR_DQ;
  wire [3:0]ps_0_DDR_DQS_N;
  wire [3:0]ps_0_DDR_DQS_P;
  wire ps_0_DDR_ODT;
  wire ps_0_DDR_RAS_N;
  wire ps_0_DDR_RESET_N;
  wire ps_0_DDR_WE_N;
  wire ps_0_FIXED_IO_DDR_VRN;
  wire ps_0_FIXED_IO_DDR_VRP;
  wire [53:0]ps_0_FIXED_IO_MIO;
  wire ps_0_FIXED_IO_PS_CLK;
  wire ps_0_FIXED_IO_PS_PORB;
  wire ps_0_FIXED_IO_PS_SRSTB;
  wire [31:0]ps_0_axi_periph_M00_AXI_ARADDR;
  wire ps_0_axi_periph_M00_AXI_ARREADY;
  wire ps_0_axi_periph_M00_AXI_ARVALID;
  wire [31:0]ps_0_axi_periph_M00_AXI_AWADDR;
  wire ps_0_axi_periph_M00_AXI_AWREADY;
  wire ps_0_axi_periph_M00_AXI_AWVALID;
  wire ps_0_axi_periph_M00_AXI_BREADY;
  wire [1:0]ps_0_axi_periph_M00_AXI_BRESP;
  wire ps_0_axi_periph_M00_AXI_BVALID;
  wire [31:0]ps_0_axi_periph_M00_AXI_RDATA;
  wire ps_0_axi_periph_M00_AXI_RREADY;
  wire [1:0]ps_0_axi_periph_M00_AXI_RRESP;
  wire ps_0_axi_periph_M00_AXI_RVALID;
  wire [31:0]ps_0_axi_periph_M00_AXI_WDATA;
  wire ps_0_axi_periph_M00_AXI_WREADY;
  wire ps_0_axi_periph_M00_AXI_WVALID;
  wire [31:0]ps_0_axi_periph_M01_AXI_ARADDR;
  wire ps_0_axi_periph_M01_AXI_ARREADY;
  wire ps_0_axi_periph_M01_AXI_ARVALID;
  wire [31:0]ps_0_axi_periph_M01_AXI_AWADDR;
  wire ps_0_axi_periph_M01_AXI_AWREADY;
  wire ps_0_axi_periph_M01_AXI_AWVALID;
  wire ps_0_axi_periph_M01_AXI_BREADY;
  wire [1:0]ps_0_axi_periph_M01_AXI_BRESP;
  wire ps_0_axi_periph_M01_AXI_BVALID;
  wire [31:0]ps_0_axi_periph_M01_AXI_RDATA;
  wire ps_0_axi_periph_M01_AXI_RREADY;
  wire [1:0]ps_0_axi_periph_M01_AXI_RRESP;
  wire ps_0_axi_periph_M01_AXI_RVALID;
  wire [31:0]ps_0_axi_periph_M01_AXI_WDATA;
  wire ps_0_axi_periph_M01_AXI_WREADY;
  wire [3:0]ps_0_axi_periph_M01_AXI_WSTRB;
  wire ps_0_axi_periph_M01_AXI_WVALID;
  wire [15:0]rate_0_M_AXIS_TDATA;
  wire rate_0_M_AXIS_TVALID;
  wire [0:0]rst_0_peripheral_aresetn;
  wire [31:0]slice_3_dout;
  wire [31:0]writer_0_M_AXI_AWADDR;
  wire [1:0]writer_0_M_AXI_AWBURST;
  wire [3:0]writer_0_M_AXI_AWCACHE;
  wire [2:0]writer_0_M_AXI_AWID;
  wire [3:0]writer_0_M_AXI_AWLEN;
  wire writer_0_M_AXI_AWREADY;
  wire [2:0]writer_0_M_AXI_AWSIZE;
  wire writer_0_M_AXI_AWVALID;
  wire writer_0_M_AXI_BREADY;
  wire writer_0_M_AXI_BVALID;
  wire [63:0]writer_0_M_AXI_WDATA;
  wire [2:0]writer_0_M_AXI_WID;
  wire writer_0_M_AXI_WLAST;
  wire writer_0_M_AXI_WREADY;
  wire [7:0]writer_0_M_AXI_WSTRB;
  wire writer_0_M_AXI_WVALID;
  wire [15:0]writer_0_sts_data;

  assign M_AXIS2_tdata[31:0] = ch1_output_dac_mem_split_1_M01_AXIS_TDATA;
  assign M_AXIS2_tvalid = ch1_output_dac_mem_split_1_M01_AXIS_TVALID;
  assign M_AXIS_dds_out_tdata[31:0] = Measurment_control_0_M_AXIS_dds_out_TDATA;
  assign M_AXIS_dds_out_tvalid = Measurment_control_0_M_AXIS_dds_out_TVALID;
  assign M_AXIS_tdata[15:0] = rate_0_M_AXIS_TDATA;
  assign M_AXIS_tvalid = rate_0_M_AXIS_TVALID;
  assign S_AXIS_tready = conv_0_M_AXIS_TREADY;
  assign aclk = pll_0_clk_out1;
  assign adc_clk_n_i_1 = adc_clk_n_i;
  assign adc_clk_p_i_1 = adc_clk_p_i;
  assign aresetn[0] = rst_0_peripheral_aresetn;
  assign clk_out2 = pll_0_clk_out2;
  assign conv_0_M_AXIS_TDATA = S_AXIS_tdata[127:0];
  assign conv_0_M_AXIS_TVALID = S_AXIS_tvalid;
  assign locked = pll_0_locked;
  Core_imp_12NMCLA Core
       (.DDR_addr(DDR_addr[14:0]),
        .DDR_ba(DDR_ba[2:0]),
        .DDR_cas_n(DDR_cas_n),
        .DDR_ck_n(DDR_ck_n),
        .DDR_ck_p(DDR_ck_p),
        .DDR_cke(DDR_cke),
        .DDR_cs_n(DDR_cs_n),
        .DDR_dm(DDR_dm[3:0]),
        .DDR_dq(DDR_dq[31:0]),
        .DDR_dqs_n(DDR_dqs_n[3:0]),
        .DDR_dqs_p(DDR_dqs_p[3:0]),
        .DDR_odt(DDR_odt),
        .DDR_ras_n(DDR_ras_n),
        .DDR_reset_n(DDR_reset_n),
        .DDR_we_n(DDR_we_n),
        .FIXED_IO_ddr_vrn(FIXED_IO_ddr_vrn),
        .FIXED_IO_ddr_vrp(FIXED_IO_ddr_vrp),
        .FIXED_IO_mio(FIXED_IO_mio[53:0]),
        .FIXED_IO_ps_clk(FIXED_IO_ps_clk),
        .FIXED_IO_ps_porb(FIXED_IO_ps_porb),
        .FIXED_IO_ps_srstb(FIXED_IO_ps_srstb),
        .M00_AXI_araddr(ps_0_axi_periph_M00_AXI_ARADDR),
        .M00_AXI_arready(ps_0_axi_periph_M00_AXI_ARREADY),
        .M00_AXI_arvalid(ps_0_axi_periph_M00_AXI_ARVALID),
        .M00_AXI_awaddr(ps_0_axi_periph_M00_AXI_AWADDR),
        .M00_AXI_awready(ps_0_axi_periph_M00_AXI_AWREADY),
        .M00_AXI_awvalid(ps_0_axi_periph_M00_AXI_AWVALID),
        .M00_AXI_bready(ps_0_axi_periph_M00_AXI_BREADY),
        .M00_AXI_bresp(ps_0_axi_periph_M00_AXI_BRESP),
        .M00_AXI_bvalid(ps_0_axi_periph_M00_AXI_BVALID),
        .M00_AXI_rdata(ps_0_axi_periph_M00_AXI_RDATA),
        .M00_AXI_rready(ps_0_axi_periph_M00_AXI_RREADY),
        .M00_AXI_rresp(ps_0_axi_periph_M00_AXI_RRESP),
        .M00_AXI_rvalid(ps_0_axi_periph_M00_AXI_RVALID),
        .M00_AXI_wdata(ps_0_axi_periph_M00_AXI_WDATA),
        .M00_AXI_wready(ps_0_axi_periph_M00_AXI_WREADY),
        .M00_AXI_wvalid(ps_0_axi_periph_M00_AXI_WVALID),
        .M01_AXI_araddr(ps_0_axi_periph_M01_AXI_ARADDR),
        .M01_AXI_arready(ps_0_axi_periph_M01_AXI_ARREADY),
        .M01_AXI_arvalid(ps_0_axi_periph_M01_AXI_ARVALID),
        .M01_AXI_awaddr(ps_0_axi_periph_M01_AXI_AWADDR),
        .M01_AXI_awready(ps_0_axi_periph_M01_AXI_AWREADY),
        .M01_AXI_awvalid(ps_0_axi_periph_M01_AXI_AWVALID),
        .M01_AXI_bready(ps_0_axi_periph_M01_AXI_BREADY),
        .M01_AXI_bresp(ps_0_axi_periph_M01_AXI_BRESP),
        .M01_AXI_bvalid(ps_0_axi_periph_M01_AXI_BVALID),
        .M01_AXI_rdata(ps_0_axi_periph_M01_AXI_RDATA),
        .M01_AXI_rready(ps_0_axi_periph_M01_AXI_RREADY),
        .M01_AXI_rresp(ps_0_axi_periph_M01_AXI_RRESP),
        .M01_AXI_rvalid(ps_0_axi_periph_M01_AXI_RVALID),
        .M01_AXI_wdata(ps_0_axi_periph_M01_AXI_WDATA),
        .M01_AXI_wready(ps_0_axi_periph_M01_AXI_WREADY),
        .M01_AXI_wstrb(ps_0_axi_periph_M01_AXI_WSTRB),
        .M01_AXI_wvalid(ps_0_axi_periph_M01_AXI_WVALID),
        .S00_ARESETN(rst_0_peripheral_aresetn),
        .S_AXI_ACP_awaddr(writer_0_M_AXI_AWADDR),
        .S_AXI_ACP_awburst(writer_0_M_AXI_AWBURST),
        .S_AXI_ACP_awcache(writer_0_M_AXI_AWCACHE),
        .S_AXI_ACP_awid(writer_0_M_AXI_AWID),
        .S_AXI_ACP_awlen(writer_0_M_AXI_AWLEN),
        .S_AXI_ACP_awready(writer_0_M_AXI_AWREADY),
        .S_AXI_ACP_awsize(writer_0_M_AXI_AWSIZE),
        .S_AXI_ACP_awvalid(writer_0_M_AXI_AWVALID),
        .S_AXI_ACP_bready(writer_0_M_AXI_BREADY),
        .S_AXI_ACP_bvalid(writer_0_M_AXI_BVALID),
        .S_AXI_ACP_wdata(writer_0_M_AXI_WDATA),
        .S_AXI_ACP_wid(writer_0_M_AXI_WID),
        .S_AXI_ACP_wlast(writer_0_M_AXI_WLAST),
        .S_AXI_ACP_wready(writer_0_M_AXI_WREADY),
        .S_AXI_ACP_wstrb(writer_0_M_AXI_WSTRB),
        .S_AXI_ACP_wvalid(writer_0_M_AXI_WVALID),
        .adc_clk_n_i(adc_clk_n_i_1),
        .adc_clk_p_i(adc_clk_p_i_1),
        .clk_out1(pll_0_clk_out1),
        .clk_out2(pll_0_clk_out2),
        .locked(pll_0_locked));
  system_Measurment_control_0_0 Measurment_control_0
       (.M_AXIS_dds_out_tdata(Measurment_control_0_M_AXIS_dds_out_TDATA),
        .M_AXIS_dds_out_tvalid(Measurment_control_0_M_AXIS_dds_out_TVALID),
        .S_AXIS_dds_in_tdata(dds_compiler_0_M_AXIS_DATA_TDATA),
        .S_AXIS_dds_in_tvalid(dds_compiler_0_M_AXIS_DATA_TVALID),
        .aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .is_measure(In3_1),
        .measure(Reg_Brakeout_dout5));
  Memory_IO_imp_1UEKTOT Memory_IO
       (.M_AXI_awaddr(writer_0_M_AXI_AWADDR),
        .M_AXI_awburst(writer_0_M_AXI_AWBURST),
        .M_AXI_awcache(writer_0_M_AXI_AWCACHE),
        .M_AXI_awid(writer_0_M_AXI_AWID),
        .M_AXI_awlen(writer_0_M_AXI_AWLEN),
        .M_AXI_awready(writer_0_M_AXI_AWREADY),
        .M_AXI_awsize(writer_0_M_AXI_AWSIZE),
        .M_AXI_awvalid(writer_0_M_AXI_AWVALID),
        .M_AXI_bready(writer_0_M_AXI_BREADY),
        .M_AXI_bvalid(writer_0_M_AXI_BVALID),
        .M_AXI_wdata(writer_0_M_AXI_WDATA),
        .M_AXI_wid(writer_0_M_AXI_WID),
        .M_AXI_wlast(writer_0_M_AXI_WLAST),
        .M_AXI_wready(writer_0_M_AXI_WREADY),
        .M_AXI_wstrb(writer_0_M_AXI_WSTRB),
        .M_AXI_wvalid(writer_0_M_AXI_WVALID),
        .S_AXI1_araddr(ps_0_axi_periph_M00_AXI_ARADDR),
        .S_AXI1_arready(ps_0_axi_periph_M00_AXI_ARREADY),
        .S_AXI1_arvalid(ps_0_axi_periph_M00_AXI_ARVALID),
        .S_AXI1_awaddr(ps_0_axi_periph_M00_AXI_AWADDR),
        .S_AXI1_awready(ps_0_axi_periph_M00_AXI_AWREADY),
        .S_AXI1_awvalid(ps_0_axi_periph_M00_AXI_AWVALID),
        .S_AXI1_bready(ps_0_axi_periph_M00_AXI_BREADY),
        .S_AXI1_bresp(ps_0_axi_periph_M00_AXI_BRESP),
        .S_AXI1_bvalid(ps_0_axi_periph_M00_AXI_BVALID),
        .S_AXI1_rdata(ps_0_axi_periph_M00_AXI_RDATA),
        .S_AXI1_rready(ps_0_axi_periph_M00_AXI_RREADY),
        .S_AXI1_rresp(ps_0_axi_periph_M00_AXI_RRESP),
        .S_AXI1_rvalid(ps_0_axi_periph_M00_AXI_RVALID),
        .S_AXI1_wdata(ps_0_axi_periph_M00_AXI_WDATA),
        .S_AXI1_wready(ps_0_axi_periph_M00_AXI_WREADY),
        .S_AXI1_wvalid(ps_0_axi_periph_M00_AXI_WVALID),
        .S_AXIS_tdata(conv_0_M_AXIS_TDATA),
        .S_AXIS_tready(conv_0_M_AXIS_TREADY),
        .S_AXIS_tvalid(conv_0_M_AXIS_TVALID),
        .S_AXI_araddr(ps_0_axi_periph_M01_AXI_ARADDR),
        .S_AXI_arready(ps_0_axi_periph_M01_AXI_ARREADY),
        .S_AXI_arvalid(ps_0_axi_periph_M01_AXI_ARVALID),
        .S_AXI_awaddr(ps_0_axi_periph_M01_AXI_AWADDR),
        .S_AXI_awready(ps_0_axi_periph_M01_AXI_AWREADY),
        .S_AXI_awvalid(ps_0_axi_periph_M01_AXI_AWVALID),
        .S_AXI_bready(ps_0_axi_periph_M01_AXI_BREADY),
        .S_AXI_bresp(ps_0_axi_periph_M01_AXI_BRESP),
        .S_AXI_bvalid(ps_0_axi_periph_M01_AXI_BVALID),
        .S_AXI_rdata(ps_0_axi_periph_M01_AXI_RDATA),
        .S_AXI_rready(ps_0_axi_periph_M01_AXI_RREADY),
        .S_AXI_rresp(ps_0_axi_periph_M01_AXI_RRESP),
        .S_AXI_rvalid(ps_0_axi_periph_M01_AXI_RVALID),
        .S_AXI_wdata(ps_0_axi_periph_M01_AXI_WDATA),
        .S_AXI_wready(ps_0_axi_periph_M01_AXI_WREADY),
        .S_AXI_wstrb(ps_0_axi_periph_M01_AXI_WSTRB),
        .S_AXI_wvalid(ps_0_axi_periph_M01_AXI_WVALID),
        .aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .aresetn1(In3_1),
        .cfg_data(Memory_IO_cfg_data),
        .cfg_data1(slice_3_dout),
        .sts_data(Reg_Brakeout_dout),
        .sts_data1(writer_0_sts_data));
  Reg_Brakeout_imp_1144GQA Reg_Brakeout
       (.Din1(Memory_IO_cfg_data),
        .In2(writer_0_sts_data),
        .In3(In3_1),
        .M_AXIS2_tdata(Reg_Brakeout_M_AXIS2_TDATA),
        .M_AXIS2_tready(Reg_Brakeout_M_AXIS2_TREADY),
        .M_AXIS2_tvalid(Reg_Brakeout_M_AXIS2_TVALID),
        .M_AXIS_tdata(rate_0_M_AXIS_TDATA),
        .M_AXIS_tvalid(rate_0_M_AXIS_TVALID),
        .aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .dout(Reg_Brakeout_dout),
        .dout1(slice_3_dout),
        .dout5(Reg_Brakeout_dout5));
  system_ch1_output_dac_mem_split_1_0 ch1_output_dac_mem_split_1
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_tdata({ch1_output_dac_mem_split_1_M01_AXIS_TDATA,ch1_output_dac_mem_split_1_M00_AXIS_TDATA}),
        .m_axis_tready({1'b0,1'b1}),
        .m_axis_tvalid({ch1_output_dac_mem_split_1_M01_AXIS_TVALID,ch1_output_dac_mem_split_1_M00_AXIS_TVALID}),
        .s_axis_tdata(Reg_Brakeout_M_AXIS2_TDATA),
        .s_axis_tready(Reg_Brakeout_M_AXIS2_TREADY),
        .s_axis_tvalid(Reg_Brakeout_M_AXIS2_TVALID));
  system_dds_compiler_0_1 dds_compiler_0
       (.aclk(pll_0_clk_out1),
        .m_axis_data_tdata(dds_compiler_0_M_AXIS_DATA_TDATA),
        .m_axis_data_tvalid(dds_compiler_0_M_AXIS_DATA_TVALID),
        .s_axis_config_tdata(ch1_output_dac_mem_split_1_M00_AXIS_TDATA),
        .s_axis_config_tvalid(ch1_output_dac_mem_split_1_M00_AXIS_TVALID));
endmodule

module Reg_Brakeout_imp_1144GQA
   (Din1,
    In2,
    In3,
    M_AXIS2_tdata,
    M_AXIS2_tready,
    M_AXIS2_tvalid,
    M_AXIS_tdata,
    M_AXIS_tvalid,
    aclk,
    aresetn,
    dout,
    dout1,
    dout5);
  input [319:0]Din1;
  input [15:0]In2;
  input [0:0]In3;
  output [31:0]M_AXIS2_tdata;
  input M_AXIS2_tready;
  output M_AXIS2_tvalid;
  output [15:0]M_AXIS_tdata;
  output M_AXIS_tvalid;
  input aclk;
  input aresetn;
  output [63:0]dout;
  output [31:0]dout1;
  output [0:0]dout5;

  wire [31:0]Conn1_TDATA;
  wire Conn1_TREADY;
  wire Conn1_TVALID;
  wire [319:0]Din1_1;
  wire [15:0]In2_1;
  wire [0:0]In3_1;
  wire [31:0]RAM_addres_Dout;
  wire [15:0]axis_variable_0_M_AXIS_TDATA;
  wire axis_variable_0_M_AXIS_TVALID;
  wire [15:0]external_reset_fake_1_dout;
  wire pll_0_clk_out1;
  wire [0:0]ram_writer_reset_Dout;
  wire rst_0_peripheral_aresetn;
  wire [31:0]sample_rate_divider1_Dout;
  wire [15:0]sample_rate_divider_Dout;
  wire [63:0]status_concat_1_dout;
  wire [30:0]zero_add_2_dout;

  assign Conn1_TREADY = M_AXIS2_tready;
  assign Din1_1 = Din1[319:0];
  assign In2_1 = In2[15:0];
  assign In3_1 = In3[0];
  assign M_AXIS2_tdata[31:0] = Conn1_TDATA;
  assign M_AXIS2_tvalid = Conn1_TVALID;
  assign M_AXIS_tdata[15:0] = axis_variable_0_M_AXIS_TDATA;
  assign M_AXIS_tvalid = axis_variable_0_M_AXIS_TVALID;
  assign dout[63:0] = status_concat_1_dout;
  assign dout1[31:0] = RAM_addres_Dout;
  assign dout5[0] = ram_writer_reset_Dout;
  assign pll_0_clk_out1 = aclk;
  assign rst_0_peripheral_aresetn = aresetn;
  system_sample_rate_divider_2 DDS_phase
       (.Din(Din1_1),
        .Dout(sample_rate_divider1_Dout));
  system_Feedback_State_0 RAM_addres
       (.Din(Din1_1),
        .Dout(RAM_addres_Dout));
  system_axis_variable_0_0 axis_variable_0
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .cfg_data(sample_rate_divider_Dout),
        .m_axis_tdata(axis_variable_0_M_AXIS_TDATA),
        .m_axis_tready(1'b1),
        .m_axis_tvalid(axis_variable_0_M_AXIS_TVALID));
  system_axis_variable_0_2 axis_variable_1
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .cfg_data(sample_rate_divider1_Dout),
        .m_axis_tdata(Conn1_TDATA),
        .m_axis_tready(Conn1_TREADY),
        .m_axis_tvalid(Conn1_TVALID));
  system_pre_memory_reset_0 measure
       (.Din(Din1_1),
        .Dout(ram_writer_reset_Dout));
  system_Feedback_config_bus_0 sample_rate_divider
       (.Din(Din1_1),
        .Dout(sample_rate_divider_Dout));
  system_concat_1_0 status_concat_1
       (.In0(In2_1),
        .In1(external_reset_fake_1_dout),
        .In2(In3_1),
        .In3(zero_add_2_dout),
        .dout(status_concat_1_dout));
  system_zero_add_to_address_0 zero_add_2
       (.dout(zero_add_2_dout));
  system_external_reset_fake_0 zero_add_to_address
       (.dout(external_reset_fake_1_dout));
endmodule

module data_aquisition_imp_1HJBSSC
   (M01_AXIS_tdata,
    M01_AXIS_tvalid,
    M03_AXIS_tdata,
    M03_AXIS_tvalid,
    M_AXIS_tdata,
    M_AXIS_tready,
    M_AXIS_tvalid,
    S_AXIS1_tdata,
    S_AXIS1_tvalid,
    S_AXIS_CANNEL_3_tdata,
    S_AXIS_CANNEL_3_tvalid,
    S_AXIS_CANNEL_4_tdata,
    S_AXIS_CANNEL_4_tvalid,
    S_AXIS_CANNEL_5_tdata,
    S_AXIS_CANNEL_5_tvalid,
    S_AXIS_CANNEL_6_tdata,
    S_AXIS_CANNEL_6_tvalid,
    S_AXIS_CANNEL_8_tdata,
    S_AXIS_CANNEL_8_tvalid,
    S_AXIS_tdata,
    S_AXIS_tvalid,
    aclk,
    aresetn1);
  output M01_AXIS_tdata;
  output M01_AXIS_tvalid;
  output M03_AXIS_tdata;
  output M03_AXIS_tvalid;
  output [127:0]M_AXIS_tdata;
  input M_AXIS_tready;
  output M_AXIS_tvalid;
  input [31:0]S_AXIS1_tdata;
  input S_AXIS1_tvalid;
  input [15:0]S_AXIS_CANNEL_3_tdata;
  input [0:0]S_AXIS_CANNEL_3_tvalid;
  input [15:0]S_AXIS_CANNEL_4_tdata;
  input [0:0]S_AXIS_CANNEL_4_tvalid;
  input [15:0]S_AXIS_CANNEL_5_tdata;
  input [0:0]S_AXIS_CANNEL_5_tvalid;
  input [15:0]S_AXIS_CANNEL_6_tdata;
  input [0:0]S_AXIS_CANNEL_6_tvalid;
  input [31:0]S_AXIS_CANNEL_8_tdata;
  input S_AXIS_CANNEL_8_tvalid;
  input [15:0]S_AXIS_tdata;
  input S_AXIS_tvalid;
  input aclk;
  input aresetn1;

  wire [31:16]Conn1_TDATA;
  wire [1:1]Conn1_TVALID;
  wire [63:48]Conn2_TDATA;
  wire [3:3]Conn2_TVALID;
  wire [31:0]Conn3_TDATA;
  wire Conn3_TVALID;
  wire [15:0]Conn4_TDATA;
  wire [0:0]Conn4_TVALID;
  wire [15:0]Conn5_TDATA;
  wire [0:0]Conn5_TVALID;
  wire [15:0]Conn6_TDATA;
  wire [0:0]Conn6_TVALID;
  wire [15:0]S_AXIS_1_TDATA;
  wire S_AXIS_1_TVALID;
  wire [15:0]S_AXIS_CANNEL_6_1_TDATA;
  wire [0:0]S_AXIS_CANNEL_6_1_TVALID;
  wire [31:0]S_AXIS_CANNEL_8_1_TDATA;
  wire S_AXIS_CANNEL_8_1_TVALID;
  wire [15:0]Sample_Hold_0_M_AXIS_CANNEL_1_TDATA;
  wire Sample_Hold_0_M_AXIS_CANNEL_1_TVALID;
  wire [15:0]Sample_Hold_0_M_AXIS_CANNEL_2_TDATA;
  wire Sample_Hold_0_M_AXIS_CANNEL_2_TVALID;
  wire [15:0]Sample_Hold_0_M_AXIS_CANNEL_3_TDATA;
  wire Sample_Hold_0_M_AXIS_CANNEL_3_TVALID;
  wire [15:0]Sample_Hold_0_M_AXIS_CANNEL_4_TDATA;
  wire Sample_Hold_0_M_AXIS_CANNEL_4_TVALID;
  wire [15:0]Sample_Hold_0_M_AXIS_CANNEL_5_TDATA;
  wire Sample_Hold_0_M_AXIS_CANNEL_5_TVALID;
  wire [15:0]Sample_Hold_0_M_AXIS_CANNEL_6_TDATA;
  wire Sample_Hold_0_M_AXIS_CANNEL_6_TVALID;
  wire [15:0]Sample_Hold_0_M_AXIS_CANNEL_7_TDATA;
  wire Sample_Hold_0_M_AXIS_CANNEL_7_TVALID;
  wire [15:0]Sample_Hold_0_M_AXIS_CANNEL_8_TDATA;
  wire Sample_Hold_0_M_AXIS_CANNEL_8_TVALID;
  wire [127:0]axis_combiner_0_M_AXIS_TDATA;
  wire axis_combiner_0_M_AXIS_TREADY;
  wire axis_combiner_0_M_AXIS_TVALID;
  wire [15:0]ch1_output_dac_mem_split_1_M00_AXIS_TDATA;
  wire [0:0]ch1_output_dac_mem_split_1_M00_AXIS_TVALID;
  wire [31:16]ch1_output_dac_mem_split_1_M01_AXIS_TDATA;
  wire [1:1]ch1_output_dac_mem_split_1_M01_AXIS_TVALID;
  wire [15:0]ch1_output_dac_mem_split_M00_AXIS_TDATA;
  wire [0:0]ch1_output_dac_mem_split_M00_AXIS_TVALID;
  wire [47:32]ch1_output_dac_mem_split_M02_AXIS_TDATA;
  wire [2:2]ch1_output_dac_mem_split_M02_AXIS_TVALID;
  wire pll_0_clk_out1;
  wire rst_0_peripheral_aresetn;

  assign Conn3_TDATA = S_AXIS1_tdata[31:0];
  assign Conn3_TVALID = S_AXIS1_tvalid;
  assign Conn4_TDATA = S_AXIS_CANNEL_3_tdata[15:0];
  assign Conn4_TVALID = S_AXIS_CANNEL_3_tvalid[0];
  assign Conn5_TDATA = S_AXIS_CANNEL_4_tdata[15:0];
  assign Conn5_TVALID = S_AXIS_CANNEL_4_tvalid[0];
  assign Conn6_TDATA = S_AXIS_CANNEL_5_tdata[15:0];
  assign Conn6_TVALID = S_AXIS_CANNEL_5_tvalid[0];
  assign M01_AXIS_tdata = Conn1_TDATA[16];
  assign M01_AXIS_tvalid = Conn1_TVALID;
  assign M03_AXIS_tdata = Conn2_TDATA[48];
  assign M03_AXIS_tvalid = Conn2_TVALID;
  assign M_AXIS_tdata[127:0] = axis_combiner_0_M_AXIS_TDATA;
  assign M_AXIS_tvalid = axis_combiner_0_M_AXIS_TVALID;
  assign S_AXIS_1_TDATA = S_AXIS_tdata[15:0];
  assign S_AXIS_1_TVALID = S_AXIS_tvalid;
  assign S_AXIS_CANNEL_6_1_TDATA = S_AXIS_CANNEL_6_tdata[15:0];
  assign S_AXIS_CANNEL_6_1_TVALID = S_AXIS_CANNEL_6_tvalid[0];
  assign S_AXIS_CANNEL_8_1_TDATA = S_AXIS_CANNEL_8_tdata[31:0];
  assign S_AXIS_CANNEL_8_1_TVALID = S_AXIS_CANNEL_8_tvalid;
  assign axis_combiner_0_M_AXIS_TREADY = M_AXIS_tready;
  assign pll_0_clk_out1 = aclk;
  assign rst_0_peripheral_aresetn = aresetn1;
  system_Sample_Hold_0_0 Sample_Hold_0
       (.M_AXIS_CANNEL_1_tdata(Sample_Hold_0_M_AXIS_CANNEL_1_TDATA),
        .M_AXIS_CANNEL_1_tvalid(Sample_Hold_0_M_AXIS_CANNEL_1_TVALID),
        .M_AXIS_CANNEL_2_tdata(Sample_Hold_0_M_AXIS_CANNEL_2_TDATA),
        .M_AXIS_CANNEL_2_tvalid(Sample_Hold_0_M_AXIS_CANNEL_2_TVALID),
        .M_AXIS_CANNEL_3_tdata(Sample_Hold_0_M_AXIS_CANNEL_3_TDATA),
        .M_AXIS_CANNEL_3_tvalid(Sample_Hold_0_M_AXIS_CANNEL_3_TVALID),
        .M_AXIS_CANNEL_4_tdata(Sample_Hold_0_M_AXIS_CANNEL_4_TDATA),
        .M_AXIS_CANNEL_4_tvalid(Sample_Hold_0_M_AXIS_CANNEL_4_TVALID),
        .M_AXIS_CANNEL_5_tdata(Sample_Hold_0_M_AXIS_CANNEL_5_TDATA),
        .M_AXIS_CANNEL_5_tvalid(Sample_Hold_0_M_AXIS_CANNEL_5_TVALID),
        .M_AXIS_CANNEL_6_tdata(Sample_Hold_0_M_AXIS_CANNEL_6_TDATA),
        .M_AXIS_CANNEL_6_tvalid(Sample_Hold_0_M_AXIS_CANNEL_6_TVALID),
        .M_AXIS_CANNEL_7_tdata(Sample_Hold_0_M_AXIS_CANNEL_7_TDATA),
        .M_AXIS_CANNEL_7_tvalid(Sample_Hold_0_M_AXIS_CANNEL_7_TVALID),
        .M_AXIS_CANNEL_8_tdata(Sample_Hold_0_M_AXIS_CANNEL_8_TDATA),
        .M_AXIS_CANNEL_8_tvalid(Sample_Hold_0_M_AXIS_CANNEL_8_TVALID),
        .S_AXIS_CANNEL_1_tdata(ch1_output_dac_mem_split_1_M00_AXIS_TDATA),
        .S_AXIS_CANNEL_1_tvalid(ch1_output_dac_mem_split_1_M00_AXIS_TVALID),
        .S_AXIS_CANNEL_2_tdata(ch1_output_dac_mem_split_1_M01_AXIS_TDATA),
        .S_AXIS_CANNEL_2_tvalid(ch1_output_dac_mem_split_1_M01_AXIS_TVALID),
        .S_AXIS_CANNEL_3_tdata(Conn4_TDATA),
        .S_AXIS_CANNEL_3_tvalid(Conn4_TVALID),
        .S_AXIS_CANNEL_4_tdata(Conn5_TDATA),
        .S_AXIS_CANNEL_4_tvalid(Conn5_TVALID),
        .S_AXIS_CANNEL_5_tdata(Conn6_TDATA),
        .S_AXIS_CANNEL_5_tvalid(Conn6_TVALID),
        .S_AXIS_CANNEL_6_tdata(S_AXIS_CANNEL_6_1_TDATA),
        .S_AXIS_CANNEL_6_tvalid(S_AXIS_CANNEL_6_1_TVALID),
        .S_AXIS_CANNEL_7_tdata(ch1_output_dac_mem_split_M00_AXIS_TDATA),
        .S_AXIS_CANNEL_7_tvalid(ch1_output_dac_mem_split_M00_AXIS_TVALID),
        .S_AXIS_CANNEL_8_tdata(ch1_output_dac_mem_split_M02_AXIS_TDATA),
        .S_AXIS_CANNEL_8_tvalid(ch1_output_dac_mem_split_M02_AXIS_TVALID),
        .S_AXIS_CONFIG_tdata(S_AXIS_1_TDATA),
        .S_AXIS_CONFIG_tvalid(S_AXIS_1_TVALID),
        .aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn));
  system_axis_combiner_0_0 axis_combiner_0
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_tdata(axis_combiner_0_M_AXIS_TDATA),
        .m_axis_tready(axis_combiner_0_M_AXIS_TREADY),
        .m_axis_tvalid(axis_combiner_0_M_AXIS_TVALID),
        .s_axis_tdata({Sample_Hold_0_M_AXIS_CANNEL_8_TDATA,Sample_Hold_0_M_AXIS_CANNEL_7_TDATA,Sample_Hold_0_M_AXIS_CANNEL_6_TDATA,Sample_Hold_0_M_AXIS_CANNEL_5_TDATA,Sample_Hold_0_M_AXIS_CANNEL_4_TDATA,Sample_Hold_0_M_AXIS_CANNEL_3_TDATA,Sample_Hold_0_M_AXIS_CANNEL_2_TDATA,Sample_Hold_0_M_AXIS_CANNEL_1_TDATA}),
        .s_axis_tvalid({Sample_Hold_0_M_AXIS_CANNEL_8_TVALID,Sample_Hold_0_M_AXIS_CANNEL_7_TVALID,Sample_Hold_0_M_AXIS_CANNEL_6_TVALID,Sample_Hold_0_M_AXIS_CANNEL_5_TVALID,Sample_Hold_0_M_AXIS_CANNEL_4_TVALID,Sample_Hold_0_M_AXIS_CANNEL_3_TVALID,Sample_Hold_0_M_AXIS_CANNEL_2_TVALID,Sample_Hold_0_M_AXIS_CANNEL_1_TVALID}));
  system_ch1_output_dac_mem_split_0 ch1_output_dac_mem_split
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_tdata({Conn2_TDATA,ch1_output_dac_mem_split_M02_AXIS_TDATA,Conn1_TDATA,ch1_output_dac_mem_split_M00_AXIS_TDATA}),
        .m_axis_tvalid({Conn2_TVALID,ch1_output_dac_mem_split_M02_AXIS_TVALID,Conn1_TVALID,ch1_output_dac_mem_split_M00_AXIS_TVALID}),
        .s_axis_tdata(S_AXIS_CANNEL_8_1_TDATA),
        .s_axis_tvalid(S_AXIS_CANNEL_8_1_TVALID));
  system_ch1_output_dac_mem_split_1 ch1_output_dac_mem_split_1
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_tdata({ch1_output_dac_mem_split_1_M01_AXIS_TDATA,ch1_output_dac_mem_split_1_M00_AXIS_TDATA}),
        .m_axis_tvalid({ch1_output_dac_mem_split_1_M01_AXIS_TVALID,ch1_output_dac_mem_split_1_M00_AXIS_TVALID}),
        .s_axis_tdata(Conn3_TDATA),
        .s_axis_tvalid(Conn3_TVALID));
endmodule

module m00_couplers_imp_1B2EQ5R
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input S_AXI_wvalid;

  wire [31:0]m00_couplers_to_m00_couplers_ARADDR;
  wire m00_couplers_to_m00_couplers_ARREADY;
  wire m00_couplers_to_m00_couplers_ARVALID;
  wire [31:0]m00_couplers_to_m00_couplers_AWADDR;
  wire m00_couplers_to_m00_couplers_AWREADY;
  wire m00_couplers_to_m00_couplers_AWVALID;
  wire m00_couplers_to_m00_couplers_BREADY;
  wire [1:0]m00_couplers_to_m00_couplers_BRESP;
  wire m00_couplers_to_m00_couplers_BVALID;
  wire [31:0]m00_couplers_to_m00_couplers_RDATA;
  wire m00_couplers_to_m00_couplers_RREADY;
  wire [1:0]m00_couplers_to_m00_couplers_RRESP;
  wire m00_couplers_to_m00_couplers_RVALID;
  wire [31:0]m00_couplers_to_m00_couplers_WDATA;
  wire m00_couplers_to_m00_couplers_WREADY;
  wire m00_couplers_to_m00_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m00_couplers_to_m00_couplers_ARADDR;
  assign M_AXI_arvalid = m00_couplers_to_m00_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m00_couplers_to_m00_couplers_AWADDR;
  assign M_AXI_awvalid = m00_couplers_to_m00_couplers_AWVALID;
  assign M_AXI_bready = m00_couplers_to_m00_couplers_BREADY;
  assign M_AXI_rready = m00_couplers_to_m00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m00_couplers_to_m00_couplers_WDATA;
  assign M_AXI_wvalid = m00_couplers_to_m00_couplers_WVALID;
  assign S_AXI_arready = m00_couplers_to_m00_couplers_ARREADY;
  assign S_AXI_awready = m00_couplers_to_m00_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m00_couplers_to_m00_couplers_BRESP;
  assign S_AXI_bvalid = m00_couplers_to_m00_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m00_couplers_to_m00_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m00_couplers_to_m00_couplers_RRESP;
  assign S_AXI_rvalid = m00_couplers_to_m00_couplers_RVALID;
  assign S_AXI_wready = m00_couplers_to_m00_couplers_WREADY;
  assign m00_couplers_to_m00_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m00_couplers_to_m00_couplers_ARREADY = M_AXI_arready;
  assign m00_couplers_to_m00_couplers_ARVALID = S_AXI_arvalid;
  assign m00_couplers_to_m00_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m00_couplers_to_m00_couplers_AWREADY = M_AXI_awready;
  assign m00_couplers_to_m00_couplers_AWVALID = S_AXI_awvalid;
  assign m00_couplers_to_m00_couplers_BREADY = S_AXI_bready;
  assign m00_couplers_to_m00_couplers_BRESP = M_AXI_bresp[1:0];
  assign m00_couplers_to_m00_couplers_BVALID = M_AXI_bvalid;
  assign m00_couplers_to_m00_couplers_RDATA = M_AXI_rdata[31:0];
  assign m00_couplers_to_m00_couplers_RREADY = S_AXI_rready;
  assign m00_couplers_to_m00_couplers_RRESP = M_AXI_rresp[1:0];
  assign m00_couplers_to_m00_couplers_RVALID = M_AXI_rvalid;
  assign m00_couplers_to_m00_couplers_WDATA = S_AXI_wdata[31:0];
  assign m00_couplers_to_m00_couplers_WREADY = M_AXI_wready;
  assign m00_couplers_to_m00_couplers_WVALID = S_AXI_wvalid;
endmodule

module m01_couplers_imp_25RW5A
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m01_couplers_to_m01_couplers_ARADDR;
  wire m01_couplers_to_m01_couplers_ARREADY;
  wire m01_couplers_to_m01_couplers_ARVALID;
  wire [31:0]m01_couplers_to_m01_couplers_AWADDR;
  wire m01_couplers_to_m01_couplers_AWREADY;
  wire m01_couplers_to_m01_couplers_AWVALID;
  wire m01_couplers_to_m01_couplers_BREADY;
  wire [1:0]m01_couplers_to_m01_couplers_BRESP;
  wire m01_couplers_to_m01_couplers_BVALID;
  wire [31:0]m01_couplers_to_m01_couplers_RDATA;
  wire m01_couplers_to_m01_couplers_RREADY;
  wire [1:0]m01_couplers_to_m01_couplers_RRESP;
  wire m01_couplers_to_m01_couplers_RVALID;
  wire [31:0]m01_couplers_to_m01_couplers_WDATA;
  wire m01_couplers_to_m01_couplers_WREADY;
  wire [3:0]m01_couplers_to_m01_couplers_WSTRB;
  wire m01_couplers_to_m01_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m01_couplers_to_m01_couplers_ARADDR;
  assign M_AXI_arvalid = m01_couplers_to_m01_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m01_couplers_to_m01_couplers_AWADDR;
  assign M_AXI_awvalid = m01_couplers_to_m01_couplers_AWVALID;
  assign M_AXI_bready = m01_couplers_to_m01_couplers_BREADY;
  assign M_AXI_rready = m01_couplers_to_m01_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m01_couplers_to_m01_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m01_couplers_to_m01_couplers_WSTRB;
  assign M_AXI_wvalid = m01_couplers_to_m01_couplers_WVALID;
  assign S_AXI_arready = m01_couplers_to_m01_couplers_ARREADY;
  assign S_AXI_awready = m01_couplers_to_m01_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m01_couplers_to_m01_couplers_BRESP;
  assign S_AXI_bvalid = m01_couplers_to_m01_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m01_couplers_to_m01_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m01_couplers_to_m01_couplers_RRESP;
  assign S_AXI_rvalid = m01_couplers_to_m01_couplers_RVALID;
  assign S_AXI_wready = m01_couplers_to_m01_couplers_WREADY;
  assign m01_couplers_to_m01_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m01_couplers_to_m01_couplers_ARREADY = M_AXI_arready;
  assign m01_couplers_to_m01_couplers_ARVALID = S_AXI_arvalid;
  assign m01_couplers_to_m01_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m01_couplers_to_m01_couplers_AWREADY = M_AXI_awready;
  assign m01_couplers_to_m01_couplers_AWVALID = S_AXI_awvalid;
  assign m01_couplers_to_m01_couplers_BREADY = S_AXI_bready;
  assign m01_couplers_to_m01_couplers_BRESP = M_AXI_bresp[1:0];
  assign m01_couplers_to_m01_couplers_BVALID = M_AXI_bvalid;
  assign m01_couplers_to_m01_couplers_RDATA = M_AXI_rdata[31:0];
  assign m01_couplers_to_m01_couplers_RREADY = S_AXI_rready;
  assign m01_couplers_to_m01_couplers_RRESP = M_AXI_rresp[1:0];
  assign m01_couplers_to_m01_couplers_RVALID = M_AXI_rvalid;
  assign m01_couplers_to_m01_couplers_WDATA = S_AXI_wdata[31:0];
  assign m01_couplers_to_m01_couplers_WREADY = M_AXI_wready;
  assign m01_couplers_to_m01_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m01_couplers_to_m01_couplers_WVALID = S_AXI_wvalid;
endmodule

module s00_couplers_imp_17W2P32
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wid,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [11:0]S_AXI_arid;
  input [3:0]S_AXI_arlen;
  input [1:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [11:0]S_AXI_awid;
  input [3:0]S_AXI_awlen;
  input [1:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  output [11:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [11:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input [11:0]S_AXI_wid;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [31:0]auto_pc_to_s00_couplers_ARADDR;
  wire [2:0]auto_pc_to_s00_couplers_ARPROT;
  wire auto_pc_to_s00_couplers_ARREADY;
  wire auto_pc_to_s00_couplers_ARVALID;
  wire [31:0]auto_pc_to_s00_couplers_AWADDR;
  wire [2:0]auto_pc_to_s00_couplers_AWPROT;
  wire auto_pc_to_s00_couplers_AWREADY;
  wire auto_pc_to_s00_couplers_AWVALID;
  wire auto_pc_to_s00_couplers_BREADY;
  wire [1:0]auto_pc_to_s00_couplers_BRESP;
  wire auto_pc_to_s00_couplers_BVALID;
  wire [31:0]auto_pc_to_s00_couplers_RDATA;
  wire auto_pc_to_s00_couplers_RREADY;
  wire [1:0]auto_pc_to_s00_couplers_RRESP;
  wire auto_pc_to_s00_couplers_RVALID;
  wire [31:0]auto_pc_to_s00_couplers_WDATA;
  wire auto_pc_to_s00_couplers_WREADY;
  wire [3:0]auto_pc_to_s00_couplers_WSTRB;
  wire auto_pc_to_s00_couplers_WVALID;
  wire [31:0]s00_couplers_to_auto_pc_ARADDR;
  wire [1:0]s00_couplers_to_auto_pc_ARBURST;
  wire [3:0]s00_couplers_to_auto_pc_ARCACHE;
  wire [11:0]s00_couplers_to_auto_pc_ARID;
  wire [3:0]s00_couplers_to_auto_pc_ARLEN;
  wire [1:0]s00_couplers_to_auto_pc_ARLOCK;
  wire [2:0]s00_couplers_to_auto_pc_ARPROT;
  wire [3:0]s00_couplers_to_auto_pc_ARQOS;
  wire s00_couplers_to_auto_pc_ARREADY;
  wire [2:0]s00_couplers_to_auto_pc_ARSIZE;
  wire s00_couplers_to_auto_pc_ARVALID;
  wire [31:0]s00_couplers_to_auto_pc_AWADDR;
  wire [1:0]s00_couplers_to_auto_pc_AWBURST;
  wire [3:0]s00_couplers_to_auto_pc_AWCACHE;
  wire [11:0]s00_couplers_to_auto_pc_AWID;
  wire [3:0]s00_couplers_to_auto_pc_AWLEN;
  wire [1:0]s00_couplers_to_auto_pc_AWLOCK;
  wire [2:0]s00_couplers_to_auto_pc_AWPROT;
  wire [3:0]s00_couplers_to_auto_pc_AWQOS;
  wire s00_couplers_to_auto_pc_AWREADY;
  wire [2:0]s00_couplers_to_auto_pc_AWSIZE;
  wire s00_couplers_to_auto_pc_AWVALID;
  wire [11:0]s00_couplers_to_auto_pc_BID;
  wire s00_couplers_to_auto_pc_BREADY;
  wire [1:0]s00_couplers_to_auto_pc_BRESP;
  wire s00_couplers_to_auto_pc_BVALID;
  wire [31:0]s00_couplers_to_auto_pc_RDATA;
  wire [11:0]s00_couplers_to_auto_pc_RID;
  wire s00_couplers_to_auto_pc_RLAST;
  wire s00_couplers_to_auto_pc_RREADY;
  wire [1:0]s00_couplers_to_auto_pc_RRESP;
  wire s00_couplers_to_auto_pc_RVALID;
  wire [31:0]s00_couplers_to_auto_pc_WDATA;
  wire [11:0]s00_couplers_to_auto_pc_WID;
  wire s00_couplers_to_auto_pc_WLAST;
  wire s00_couplers_to_auto_pc_WREADY;
  wire [3:0]s00_couplers_to_auto_pc_WSTRB;
  wire s00_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[31:0] = auto_pc_to_s00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = auto_pc_to_s00_couplers_ARPROT;
  assign M_AXI_arvalid = auto_pc_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = auto_pc_to_s00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = auto_pc_to_s00_couplers_AWPROT;
  assign M_AXI_awvalid = auto_pc_to_s00_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_s00_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_s00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = auto_pc_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_s00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s00_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = s00_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bid[11:0] = s00_couplers_to_auto_pc_BID;
  assign S_AXI_bresp[1:0] = s00_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[31:0] = s00_couplers_to_auto_pc_RDATA;
  assign S_AXI_rid[11:0] = s00_couplers_to_auto_pc_RID;
  assign S_AXI_rlast = s00_couplers_to_auto_pc_RLAST;
  assign S_AXI_rresp[1:0] = s00_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = s00_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_s00_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_s00_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_auto_pc_ARADDR = S_AXI_araddr[31:0];
  assign s00_couplers_to_auto_pc_ARBURST = S_AXI_arburst[1:0];
  assign s00_couplers_to_auto_pc_ARCACHE = S_AXI_arcache[3:0];
  assign s00_couplers_to_auto_pc_ARID = S_AXI_arid[11:0];
  assign s00_couplers_to_auto_pc_ARLEN = S_AXI_arlen[3:0];
  assign s00_couplers_to_auto_pc_ARLOCK = S_AXI_arlock[1:0];
  assign s00_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_auto_pc_ARQOS = S_AXI_arqos[3:0];
  assign s00_couplers_to_auto_pc_ARSIZE = S_AXI_arsize[2:0];
  assign s00_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[31:0];
  assign s00_couplers_to_auto_pc_AWBURST = S_AXI_awburst[1:0];
  assign s00_couplers_to_auto_pc_AWCACHE = S_AXI_awcache[3:0];
  assign s00_couplers_to_auto_pc_AWID = S_AXI_awid[11:0];
  assign s00_couplers_to_auto_pc_AWLEN = S_AXI_awlen[3:0];
  assign s00_couplers_to_auto_pc_AWLOCK = S_AXI_awlock[1:0];
  assign s00_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_auto_pc_AWQOS = S_AXI_awqos[3:0];
  assign s00_couplers_to_auto_pc_AWSIZE = S_AXI_awsize[2:0];
  assign s00_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign s00_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign s00_couplers_to_auto_pc_WDATA = S_AXI_wdata[31:0];
  assign s00_couplers_to_auto_pc_WID = S_AXI_wid[11:0];
  assign s00_couplers_to_auto_pc_WLAST = S_AXI_wlast;
  assign s00_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[3:0];
  assign s00_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  system_auto_pc_0 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_s00_couplers_ARADDR),
        .m_axi_arprot(auto_pc_to_s00_couplers_ARPROT),
        .m_axi_arready(auto_pc_to_s00_couplers_ARREADY),
        .m_axi_arvalid(auto_pc_to_s00_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_s00_couplers_AWADDR),
        .m_axi_awprot(auto_pc_to_s00_couplers_AWPROT),
        .m_axi_awready(auto_pc_to_s00_couplers_AWREADY),
        .m_axi_awvalid(auto_pc_to_s00_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_s00_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_s00_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_s00_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_s00_couplers_RDATA),
        .m_axi_rready(auto_pc_to_s00_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_s00_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_s00_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_s00_couplers_WDATA),
        .m_axi_wready(auto_pc_to_s00_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_s00_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_s00_couplers_WVALID),
        .s_axi_araddr(s00_couplers_to_auto_pc_ARADDR),
        .s_axi_arburst(s00_couplers_to_auto_pc_ARBURST),
        .s_axi_arcache(s00_couplers_to_auto_pc_ARCACHE),
        .s_axi_arid(s00_couplers_to_auto_pc_ARID),
        .s_axi_arlen(s00_couplers_to_auto_pc_ARLEN),
        .s_axi_arlock(s00_couplers_to_auto_pc_ARLOCK),
        .s_axi_arprot(s00_couplers_to_auto_pc_ARPROT),
        .s_axi_arqos(s00_couplers_to_auto_pc_ARQOS),
        .s_axi_arready(s00_couplers_to_auto_pc_ARREADY),
        .s_axi_arsize(s00_couplers_to_auto_pc_ARSIZE),
        .s_axi_arvalid(s00_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(s00_couplers_to_auto_pc_AWADDR),
        .s_axi_awburst(s00_couplers_to_auto_pc_AWBURST),
        .s_axi_awcache(s00_couplers_to_auto_pc_AWCACHE),
        .s_axi_awid(s00_couplers_to_auto_pc_AWID),
        .s_axi_awlen(s00_couplers_to_auto_pc_AWLEN),
        .s_axi_awlock(s00_couplers_to_auto_pc_AWLOCK),
        .s_axi_awprot(s00_couplers_to_auto_pc_AWPROT),
        .s_axi_awqos(s00_couplers_to_auto_pc_AWQOS),
        .s_axi_awready(s00_couplers_to_auto_pc_AWREADY),
        .s_axi_awsize(s00_couplers_to_auto_pc_AWSIZE),
        .s_axi_awvalid(s00_couplers_to_auto_pc_AWVALID),
        .s_axi_bid(s00_couplers_to_auto_pc_BID),
        .s_axi_bready(s00_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(s00_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(s00_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(s00_couplers_to_auto_pc_RDATA),
        .s_axi_rid(s00_couplers_to_auto_pc_RID),
        .s_axi_rlast(s00_couplers_to_auto_pc_RLAST),
        .s_axi_rready(s00_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(s00_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(s00_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(s00_couplers_to_auto_pc_WDATA),
        .s_axi_wid(s00_couplers_to_auto_pc_WID),
        .s_axi_wlast(s00_couplers_to_auto_pc_WLAST),
        .s_axi_wready(s00_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(s00_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(s00_couplers_to_auto_pc_WVALID));
endmodule

(* CORE_GENERATION_INFO = "system,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=system,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=51,numReposBlks=40,numNonXlnxBlks=0,numHierBlks=11,maxHierDepth=2,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=3,numPkgbdBlks=0,bdsource=USER,\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"da_clkrst_cnt\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"=13,\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"da_clkrst_cnt\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"\"=10,\"\"\"\"\"\"\"\"\"\"da_clkrst_cnt\"\"\"\"\"\"\"\"\"\"=3,synth_mode=Global}" *) (* HW_HANDOFF = "system.hwdef" *) 
module system
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    Vaux0_v_n,
    Vaux0_v_p,
    Vaux1_v_n,
    Vaux1_v_p,
    Vaux8_v_n,
    Vaux8_v_p,
    Vaux9_v_n,
    Vaux9_v_p,
    Vp_Vn_v_n,
    Vp_Vn_v_p,
    adc_clk_n_i,
    adc_clk_p_i,
    adc_csn_o,
    adc_dat_a_i,
    adc_dat_b_i,
    adc_enc_n_o,
    adc_enc_p_o,
    dac_clk_o,
    dac_dat_o,
    dac_pwm_o,
    dac_rst_o,
    dac_sel_o,
    dac_wrt_o,
    exp_n_tri_io,
    exp_p_tri_io,
    led_o);
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DDR, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250" *) inout [14:0]DDR_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_ba;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_cas_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_ck_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_ck_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_cke;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_cs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_dm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_dq;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_dqs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) inout [3:0]DDR_dqs_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_odt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_ras_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_we_n;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false" *) inout FIXED_IO_ddr_vrn;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout FIXED_IO_ddr_vrp;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]FIXED_IO_mio;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout FIXED_IO_ps_clk;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) inout FIXED_IO_ps_porb;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout FIXED_IO_ps_srstb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:diff_analog_io:1.0 Vaux0 V_N" *) input Vaux0_v_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:diff_analog_io:1.0 Vaux0 V_P" *) input Vaux0_v_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:diff_analog_io:1.0 Vaux1 V_N" *) input Vaux1_v_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:diff_analog_io:1.0 Vaux1 V_P" *) input Vaux1_v_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:diff_analog_io:1.0 Vaux8 V_N" *) input Vaux8_v_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:diff_analog_io:1.0 Vaux8 V_P" *) input Vaux8_v_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:diff_analog_io:1.0 Vaux9 V_N" *) input Vaux9_v_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:diff_analog_io:1.0 Vaux9 V_P" *) input Vaux9_v_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:diff_analog_io:1.0 Vp_Vn V_N" *) input Vp_Vn_v_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:diff_analog_io:1.0 Vp_Vn V_P" *) input Vp_Vn_v_p;
  input adc_clk_n_i;
  input adc_clk_p_i;
  output adc_csn_o;
  input [15:0]adc_dat_a_i;
  input [15:0]adc_dat_b_i;
  output adc_enc_n_o;
  output adc_enc_p_o;
  output dac_clk_o;
  output [13:0]dac_dat_o;
  output [3:0]dac_pwm_o;
  output dac_rst_o;
  output dac_sel_o;
  output dac_wrt_o;
  inout [7:0]exp_n_tri_io;
  inout [7:0]exp_p_tri_io;
  output [7:0]led_o;

  wire [15:0]Analog_Input_M00_AXIS_TDATA;
  wire [0:0]Analog_Input_M00_AXIS_TVALID;
  wire [15:0]Analog_Input_M01_AXIS_TDATA;
  wire [0:0]Analog_Input_M01_AXIS_TVALID;
  wire [15:0]Analog_Input_M02_AXIS_TDATA;
  wire [0:0]Analog_Input_M02_AXIS_TVALID;
  wire [15:0]Analog_Input_M03_AXIS_TDATA;
  wire [0:0]Analog_Input_M03_AXIS_TVALID;
  wire [31:0]Analog_Input_M_AXIS_TDATA;
  wire Analog_Input_M_AXIS_TVALID;
  wire [31:0]Prozessing_System_M_AXIS2_TDATA;
  wire Prozessing_System_M_AXIS2_TVALID;
  wire [15:0]Prozessing_System_M_AXIS_TDATA;
  wire Prozessing_System_M_AXIS_TVALID;
  wire Prozessing_System_clk_out2;
  wire Prozessing_System_locked;
  wire [31:0]S_AXIS_CANNEL_8_1_TDATA;
  wire S_AXIS_CANNEL_8_1_TVALID;
  wire Vaux0_1_V_N;
  wire Vaux0_1_V_P;
  wire Vaux1_1_V_N;
  wire Vaux1_1_V_P;
  wire Vaux8_1_V_N;
  wire Vaux8_1_V_P;
  wire Vaux9_1_V_N;
  wire Vaux9_1_V_P;
  wire Vp_Vn_1_V_N;
  wire Vp_Vn_1_V_P;
  wire adc_clk_n_i_1;
  wire adc_clk_p_i_1;
  wire [15:0]adc_dat_a_i_1;
  wire [15:0]adc_dat_b_i_1;
  wire [31:0]axis_combiner_1_M_AXIS_TDATA;
  wire axis_combiner_1_M_AXIS_TREADY;
  wire axis_combiner_1_M_AXIS_TVALID;
  wire axis_red_pitaya_adc_0_adc_csn;
  wire axis_red_pitaya_dac_0_dac_clk;
  wire [13:0]axis_red_pitaya_dac_0_dac_dat;
  wire axis_red_pitaya_dac_0_dac_rst;
  wire axis_red_pitaya_dac_0_dac_sel;
  wire axis_red_pitaya_dac_0_dac_wrt;
  wire [15:0]ch1_output_dac_mem_split_1_M00_AXIS_TDATA;
  wire [0:0]ch1_output_dac_mem_split_1_M00_AXIS_TVALID;
  wire [15:0]ch1_output_dac_mem_split_2_M00_AXIS_TDATA;
  wire [0:0]ch1_output_dac_mem_split_2_M00_AXIS_TVALID;
  wire [127:0]conv_0_M_AXIS_TDATA;
  wire conv_0_M_AXIS_TREADY;
  wire conv_0_M_AXIS_TVALID;
  wire [31:0]dds_compiler_0_M_AXIS_DATA_TDATA;
  wire dds_compiler_0_M_AXIS_DATA_TVALID;
  wire [31:0]dds_compiler_0_m_axis_phase_tdata;
  wire dds_compiler_0_m_axis_phase_tvalid;
  wire [31:0]dds_compiler_1_M_AXIS_DATA_TDATA;
  wire dds_compiler_1_M_AXIS_DATA_TVALID;
  wire feedback_combined_0_trig_out;
  wire pll_0_clk_out1;
  wire [14:0]ps_0_DDR_ADDR;
  wire [2:0]ps_0_DDR_BA;
  wire ps_0_DDR_CAS_N;
  wire ps_0_DDR_CKE;
  wire ps_0_DDR_CK_N;
  wire ps_0_DDR_CK_P;
  wire ps_0_DDR_CS_N;
  wire [3:0]ps_0_DDR_DM;
  wire [31:0]ps_0_DDR_DQ;
  wire [3:0]ps_0_DDR_DQS_N;
  wire [3:0]ps_0_DDR_DQS_P;
  wire ps_0_DDR_ODT;
  wire ps_0_DDR_RAS_N;
  wire ps_0_DDR_RESET_N;
  wire ps_0_DDR_WE_N;
  wire ps_0_FIXED_IO_DDR_VRN;
  wire ps_0_FIXED_IO_DDR_VRP;
  wire [53:0]ps_0_FIXED_IO_MIO;
  wire ps_0_FIXED_IO_PS_CLK;
  wire ps_0_FIXED_IO_PS_PORB;
  wire ps_0_FIXED_IO_PS_SRSTB;
  wire [0:0]rst_0_peripheral_aresetn;
  wire [15:0]xlslice_0_Dout;

  assign Vaux0_1_V_N = Vaux0_v_n;
  assign Vaux0_1_V_P = Vaux0_v_p;
  assign Vaux1_1_V_N = Vaux1_v_n;
  assign Vaux1_1_V_P = Vaux1_v_p;
  assign Vaux8_1_V_N = Vaux8_v_n;
  assign Vaux8_1_V_P = Vaux8_v_p;
  assign Vaux9_1_V_N = Vaux9_v_n;
  assign Vaux9_1_V_P = Vaux9_v_p;
  assign Vp_Vn_1_V_N = Vp_Vn_v_n;
  assign Vp_Vn_1_V_P = Vp_Vn_v_p;
  assign adc_clk_n_i_1 = adc_clk_n_i;
  assign adc_clk_p_i_1 = adc_clk_p_i;
  assign adc_csn_o = axis_red_pitaya_adc_0_adc_csn;
  assign adc_dat_a_i_1 = adc_dat_a_i[15:0];
  assign adc_dat_b_i_1 = adc_dat_b_i[15:0];
  assign dac_clk_o = axis_red_pitaya_dac_0_dac_clk;
  assign dac_dat_o[13:0] = axis_red_pitaya_dac_0_dac_dat;
  assign dac_rst_o = axis_red_pitaya_dac_0_dac_rst;
  assign dac_sel_o = axis_red_pitaya_dac_0_dac_sel;
  assign dac_wrt_o = axis_red_pitaya_dac_0_dac_wrt;
  assign led_o[0] = exp_p_tri_io[0];
  Analog_Input_imp_1FFEQO1 Analog_Input
       (.M00_AXIS_tdata(Analog_Input_M00_AXIS_TDATA),
        .M00_AXIS_tvalid(Analog_Input_M00_AXIS_TVALID),
        .M01_AXIS_tdata(Analog_Input_M01_AXIS_TDATA),
        .M01_AXIS_tvalid(Analog_Input_M01_AXIS_TVALID),
        .M02_AXIS_tdata(Analog_Input_M02_AXIS_TDATA),
        .M02_AXIS_tvalid(Analog_Input_M02_AXIS_TVALID),
        .M03_AXIS_tdata(Analog_Input_M03_AXIS_TDATA),
        .M03_AXIS_tvalid(Analog_Input_M03_AXIS_TVALID),
        .M_AXIS_tdata(Analog_Input_M_AXIS_TDATA),
        .M_AXIS_tvalid(Analog_Input_M_AXIS_TVALID),
        .Vaux0_v_n(Vaux0_1_V_N),
        .Vaux0_v_p(Vaux0_1_V_P),
        .Vaux1_v_n(Vaux1_1_V_N),
        .Vaux1_v_p(Vaux1_1_V_P),
        .Vaux8_v_n(Vaux8_1_V_N),
        .Vaux8_v_p(Vaux8_1_V_P),
        .Vaux9_v_n(Vaux9_1_V_N),
        .Vaux9_v_p(Vaux9_1_V_P),
        .Vp_Vn_v_n(Vp_Vn_1_V_N),
        .Vp_Vn_v_p(Vp_Vn_1_V_P),
        .aclk(pll_0_clk_out1),
        .adc_csn_o(axis_red_pitaya_adc_0_adc_csn),
        .adc_dat_a_i(adc_dat_a_i_1),
        .adc_dat_b_i(adc_dat_b_i_1),
        .aresetn(rst_0_peripheral_aresetn));
  Calculation_imp_801JAY Calculation
       (.S_AXIS_tdata(1'b0),
        .S_AXIS_tvalid(1'b0),
        .aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .exp_p_tri_io(exp_p_tri_io[0]),
        .sel({1'b0,1'b0}),
        .trig_in(1'b0));
  Prozessing_System_imp_VE239K Prozessing_System
       (.DDR_addr(DDR_addr[14:0]),
        .DDR_ba(DDR_ba[2:0]),
        .DDR_cas_n(DDR_cas_n),
        .DDR_ck_n(DDR_ck_n),
        .DDR_ck_p(DDR_ck_p),
        .DDR_cke(DDR_cke),
        .DDR_cs_n(DDR_cs_n),
        .DDR_dm(DDR_dm[3:0]),
        .DDR_dq(DDR_dq[31:0]),
        .DDR_dqs_n(DDR_dqs_n[3:0]),
        .DDR_dqs_p(DDR_dqs_p[3:0]),
        .DDR_odt(DDR_odt),
        .DDR_ras_n(DDR_ras_n),
        .DDR_reset_n(DDR_reset_n),
        .DDR_we_n(DDR_we_n),
        .FIXED_IO_ddr_vrn(FIXED_IO_ddr_vrn),
        .FIXED_IO_ddr_vrp(FIXED_IO_ddr_vrp),
        .FIXED_IO_mio(FIXED_IO_mio[53:0]),
        .FIXED_IO_ps_clk(FIXED_IO_ps_clk),
        .FIXED_IO_ps_porb(FIXED_IO_ps_porb),
        .FIXED_IO_ps_srstb(FIXED_IO_ps_srstb),
        .M_AXIS2_tdata(Prozessing_System_M_AXIS2_TDATA),
        .M_AXIS2_tvalid(Prozessing_System_M_AXIS2_TVALID),
        .M_AXIS_dds_out_tdata(S_AXIS_CANNEL_8_1_TDATA),
        .M_AXIS_dds_out_tvalid(S_AXIS_CANNEL_8_1_TVALID),
        .M_AXIS_tdata(Prozessing_System_M_AXIS_TDATA),
        .M_AXIS_tvalid(Prozessing_System_M_AXIS_TVALID),
        .S_AXIS_tdata(conv_0_M_AXIS_TDATA),
        .S_AXIS_tready(conv_0_M_AXIS_TREADY),
        .S_AXIS_tvalid(conv_0_M_AXIS_TVALID),
        .aclk(pll_0_clk_out1),
        .adc_clk_n_i(adc_clk_n_i_1),
        .adc_clk_p_i(adc_clk_p_i_1),
        .aresetn(rst_0_peripheral_aresetn),
        .clk_out2(Prozessing_System_clk_out2),
        .locked(Prozessing_System_locked));
  system_axis_combiner_0_1 axis_combiner_1
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_tdata(axis_combiner_1_M_AXIS_TDATA),
        .m_axis_tready(axis_combiner_1_M_AXIS_TREADY),
        .m_axis_tvalid(axis_combiner_1_M_AXIS_TVALID),
        .s_axis_tdata({ch1_output_dac_mem_split_2_M00_AXIS_TDATA,ch1_output_dac_mem_split_1_M00_AXIS_TDATA}),
        .s_axis_tvalid({ch1_output_dac_mem_split_2_M00_AXIS_TVALID,ch1_output_dac_mem_split_1_M00_AXIS_TVALID}));
  system_axis_red_pitaya_dac_0_0 axis_red_pitaya_dac_0
       (.aclk(pll_0_clk_out1),
        .dac_clk(axis_red_pitaya_dac_0_dac_clk),
        .dac_dat(axis_red_pitaya_dac_0_dac_dat),
        .dac_rst(axis_red_pitaya_dac_0_dac_rst),
        .dac_sel(axis_red_pitaya_dac_0_dac_sel),
        .dac_wrt(axis_red_pitaya_dac_0_dac_wrt),
        .ddr_clk(Prozessing_System_clk_out2),
        .locked(Prozessing_System_locked),
        .s_axis_tdata(axis_combiner_1_M_AXIS_TDATA),
        .s_axis_tready(axis_combiner_1_M_AXIS_TREADY),
        .s_axis_tvalid(axis_combiner_1_M_AXIS_TVALID),
        .wrt_clk(Prozessing_System_clk_out2));
  system_ch1_output_dac_mem_split_1_1 ch1_output_dac_mem_split_1
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_tdata(ch1_output_dac_mem_split_1_M00_AXIS_TDATA),
        .m_axis_tvalid(ch1_output_dac_mem_split_1_M00_AXIS_TVALID),
        .s_axis_tdata(dds_compiler_0_M_AXIS_DATA_TDATA),
        .s_axis_tvalid(dds_compiler_0_M_AXIS_DATA_TVALID));
  system_ch1_output_dac_mem_split_1_2 ch1_output_dac_mem_split_2
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_tdata(ch1_output_dac_mem_split_2_M00_AXIS_TDATA),
        .m_axis_tvalid(ch1_output_dac_mem_split_2_M00_AXIS_TVALID),
        .s_axis_tdata(dds_compiler_1_M_AXIS_DATA_TDATA),
        .s_axis_tvalid(dds_compiler_1_M_AXIS_DATA_TVALID));
  data_aquisition_imp_1HJBSSC data_aquisition
       (.M_AXIS_tdata(conv_0_M_AXIS_TDATA),
        .M_AXIS_tready(conv_0_M_AXIS_TREADY),
        .M_AXIS_tvalid(conv_0_M_AXIS_TVALID),
        .S_AXIS1_tdata(Analog_Input_M_AXIS_TDATA),
        .S_AXIS1_tvalid(Analog_Input_M_AXIS_TVALID),
        .S_AXIS_CANNEL_3_tdata(Analog_Input_M00_AXIS_TDATA),
        .S_AXIS_CANNEL_3_tvalid(Analog_Input_M00_AXIS_TVALID),
        .S_AXIS_CANNEL_4_tdata(Analog_Input_M01_AXIS_TDATA),
        .S_AXIS_CANNEL_4_tvalid(Analog_Input_M01_AXIS_TVALID),
        .S_AXIS_CANNEL_5_tdata(Analog_Input_M02_AXIS_TDATA),
        .S_AXIS_CANNEL_5_tvalid(Analog_Input_M02_AXIS_TVALID),
        .S_AXIS_CANNEL_6_tdata(Analog_Input_M03_AXIS_TDATA),
        .S_AXIS_CANNEL_6_tvalid(Analog_Input_M03_AXIS_TVALID),
        .S_AXIS_CANNEL_8_tdata(S_AXIS_CANNEL_8_1_TDATA),
        .S_AXIS_CANNEL_8_tvalid(S_AXIS_CANNEL_8_1_TVALID),
        .S_AXIS_tdata(Prozessing_System_M_AXIS_TDATA),
        .S_AXIS_tvalid(Prozessing_System_M_AXIS_TVALID),
        .aclk(pll_0_clk_out1),
        .aresetn1(rst_0_peripheral_aresetn));
  system_dds_compiler_0_2 dds_compiler_0
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_data_tdata(dds_compiler_0_M_AXIS_DATA_TDATA),
        .m_axis_data_tvalid(dds_compiler_0_M_AXIS_DATA_TVALID),
        .m_axis_phase_tdata(dds_compiler_0_m_axis_phase_tdata),
        .m_axis_phase_tvalid(dds_compiler_0_m_axis_phase_tvalid),
        .s_axis_phase_tdata(Prozessing_System_M_AXIS2_TDATA),
        .s_axis_phase_tvalid(Prozessing_System_M_AXIS2_TVALID));
  system_dds_compiler_1_0 dds_compiler_1
       (.aclk(pll_0_clk_out1),
        .aresetn(rst_0_peripheral_aresetn),
        .m_axis_data_tdata(dds_compiler_1_M_AXIS_DATA_TDATA),
        .m_axis_data_tvalid(dds_compiler_1_M_AXIS_DATA_TVALID),
        .s_axis_phase_tdata(xlslice_0_Dout),
        .s_axis_phase_tvalid(dds_compiler_0_m_axis_phase_tvalid));
  system_xlslice_0_0 xlslice_0
       (.Din(dds_compiler_0_m_axis_phase_tdata),
        .Dout(xlslice_0_Dout));
endmodule

module system_ps_0_axi_periph_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wid,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output M00_AXI_wvalid;
  input M01_ACLK;
  input M01_ARESETN;
  output [31:0]M01_AXI_araddr;
  input M01_AXI_arready;
  output M01_AXI_arvalid;
  output [31:0]M01_AXI_awaddr;
  input M01_AXI_awready;
  output M01_AXI_awvalid;
  output M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output M01_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [11:0]S00_AXI_arid;
  input [3:0]S00_AXI_arlen;
  input [1:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [11:0]S00_AXI_awid;
  input [3:0]S00_AXI_awlen;
  input [1:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [11:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [11:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [11:0]S00_AXI_wid;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire [31:0]m00_couplers_to_ps_0_axi_periph_ARADDR;
  wire m00_couplers_to_ps_0_axi_periph_ARREADY;
  wire m00_couplers_to_ps_0_axi_periph_ARVALID;
  wire [31:0]m00_couplers_to_ps_0_axi_periph_AWADDR;
  wire m00_couplers_to_ps_0_axi_periph_AWREADY;
  wire m00_couplers_to_ps_0_axi_periph_AWVALID;
  wire m00_couplers_to_ps_0_axi_periph_BREADY;
  wire [1:0]m00_couplers_to_ps_0_axi_periph_BRESP;
  wire m00_couplers_to_ps_0_axi_periph_BVALID;
  wire [31:0]m00_couplers_to_ps_0_axi_periph_RDATA;
  wire m00_couplers_to_ps_0_axi_periph_RREADY;
  wire [1:0]m00_couplers_to_ps_0_axi_periph_RRESP;
  wire m00_couplers_to_ps_0_axi_periph_RVALID;
  wire [31:0]m00_couplers_to_ps_0_axi_periph_WDATA;
  wire m00_couplers_to_ps_0_axi_periph_WREADY;
  wire m00_couplers_to_ps_0_axi_periph_WVALID;
  wire [31:0]m01_couplers_to_ps_0_axi_periph_ARADDR;
  wire m01_couplers_to_ps_0_axi_periph_ARREADY;
  wire m01_couplers_to_ps_0_axi_periph_ARVALID;
  wire [31:0]m01_couplers_to_ps_0_axi_periph_AWADDR;
  wire m01_couplers_to_ps_0_axi_periph_AWREADY;
  wire m01_couplers_to_ps_0_axi_periph_AWVALID;
  wire m01_couplers_to_ps_0_axi_periph_BREADY;
  wire [1:0]m01_couplers_to_ps_0_axi_periph_BRESP;
  wire m01_couplers_to_ps_0_axi_periph_BVALID;
  wire [31:0]m01_couplers_to_ps_0_axi_periph_RDATA;
  wire m01_couplers_to_ps_0_axi_periph_RREADY;
  wire [1:0]m01_couplers_to_ps_0_axi_periph_RRESP;
  wire m01_couplers_to_ps_0_axi_periph_RVALID;
  wire [31:0]m01_couplers_to_ps_0_axi_periph_WDATA;
  wire m01_couplers_to_ps_0_axi_periph_WREADY;
  wire [3:0]m01_couplers_to_ps_0_axi_periph_WSTRB;
  wire m01_couplers_to_ps_0_axi_periph_WVALID;
  wire ps_0_axi_periph_ACLK_net;
  wire ps_0_axi_periph_ARESETN_net;
  wire [31:0]ps_0_axi_periph_to_s00_couplers_ARADDR;
  wire [1:0]ps_0_axi_periph_to_s00_couplers_ARBURST;
  wire [3:0]ps_0_axi_periph_to_s00_couplers_ARCACHE;
  wire [11:0]ps_0_axi_periph_to_s00_couplers_ARID;
  wire [3:0]ps_0_axi_periph_to_s00_couplers_ARLEN;
  wire [1:0]ps_0_axi_periph_to_s00_couplers_ARLOCK;
  wire [2:0]ps_0_axi_periph_to_s00_couplers_ARPROT;
  wire [3:0]ps_0_axi_periph_to_s00_couplers_ARQOS;
  wire ps_0_axi_periph_to_s00_couplers_ARREADY;
  wire [2:0]ps_0_axi_periph_to_s00_couplers_ARSIZE;
  wire ps_0_axi_periph_to_s00_couplers_ARVALID;
  wire [31:0]ps_0_axi_periph_to_s00_couplers_AWADDR;
  wire [1:0]ps_0_axi_periph_to_s00_couplers_AWBURST;
  wire [3:0]ps_0_axi_periph_to_s00_couplers_AWCACHE;
  wire [11:0]ps_0_axi_periph_to_s00_couplers_AWID;
  wire [3:0]ps_0_axi_periph_to_s00_couplers_AWLEN;
  wire [1:0]ps_0_axi_periph_to_s00_couplers_AWLOCK;
  wire [2:0]ps_0_axi_periph_to_s00_couplers_AWPROT;
  wire [3:0]ps_0_axi_periph_to_s00_couplers_AWQOS;
  wire ps_0_axi_periph_to_s00_couplers_AWREADY;
  wire [2:0]ps_0_axi_periph_to_s00_couplers_AWSIZE;
  wire ps_0_axi_periph_to_s00_couplers_AWVALID;
  wire [11:0]ps_0_axi_periph_to_s00_couplers_BID;
  wire ps_0_axi_periph_to_s00_couplers_BREADY;
  wire [1:0]ps_0_axi_periph_to_s00_couplers_BRESP;
  wire ps_0_axi_periph_to_s00_couplers_BVALID;
  wire [31:0]ps_0_axi_periph_to_s00_couplers_RDATA;
  wire [11:0]ps_0_axi_periph_to_s00_couplers_RID;
  wire ps_0_axi_periph_to_s00_couplers_RLAST;
  wire ps_0_axi_periph_to_s00_couplers_RREADY;
  wire [1:0]ps_0_axi_periph_to_s00_couplers_RRESP;
  wire ps_0_axi_periph_to_s00_couplers_RVALID;
  wire [31:0]ps_0_axi_periph_to_s00_couplers_WDATA;
  wire [11:0]ps_0_axi_periph_to_s00_couplers_WID;
  wire ps_0_axi_periph_to_s00_couplers_WLAST;
  wire ps_0_axi_periph_to_s00_couplers_WREADY;
  wire [3:0]ps_0_axi_periph_to_s00_couplers_WSTRB;
  wire ps_0_axi_periph_to_s00_couplers_WVALID;
  wire [31:0]s00_couplers_to_xbar_ARADDR;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire [0:0]s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARVALID;
  wire [31:0]s00_couplers_to_xbar_AWADDR;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire [0:0]s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire [0:0]s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire [0:0]s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire [0:0]s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire [31:0]xbar_to_m00_couplers_ARADDR;
  wire xbar_to_m00_couplers_ARREADY;
  wire [0:0]xbar_to_m00_couplers_ARVALID;
  wire [31:0]xbar_to_m00_couplers_AWADDR;
  wire xbar_to_m00_couplers_AWREADY;
  wire [0:0]xbar_to_m00_couplers_AWVALID;
  wire [0:0]xbar_to_m00_couplers_BREADY;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire xbar_to_m00_couplers_BVALID;
  wire [31:0]xbar_to_m00_couplers_RDATA;
  wire [0:0]xbar_to_m00_couplers_RREADY;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire xbar_to_m00_couplers_RVALID;
  wire [31:0]xbar_to_m00_couplers_WDATA;
  wire xbar_to_m00_couplers_WREADY;
  wire [0:0]xbar_to_m00_couplers_WVALID;
  wire [63:32]xbar_to_m01_couplers_ARADDR;
  wire xbar_to_m01_couplers_ARREADY;
  wire [1:1]xbar_to_m01_couplers_ARVALID;
  wire [63:32]xbar_to_m01_couplers_AWADDR;
  wire xbar_to_m01_couplers_AWREADY;
  wire [1:1]xbar_to_m01_couplers_AWVALID;
  wire [1:1]xbar_to_m01_couplers_BREADY;
  wire [1:0]xbar_to_m01_couplers_BRESP;
  wire xbar_to_m01_couplers_BVALID;
  wire [31:0]xbar_to_m01_couplers_RDATA;
  wire [1:1]xbar_to_m01_couplers_RREADY;
  wire [1:0]xbar_to_m01_couplers_RRESP;
  wire xbar_to_m01_couplers_RVALID;
  wire [63:32]xbar_to_m01_couplers_WDATA;
  wire xbar_to_m01_couplers_WREADY;
  wire [7:4]xbar_to_m01_couplers_WSTRB;
  wire [1:1]xbar_to_m01_couplers_WVALID;
  wire [7:0]NLW_xbar_m_axi_wstrb_UNCONNECTED;

  assign M00_AXI_araddr[31:0] = m00_couplers_to_ps_0_axi_periph_ARADDR;
  assign M00_AXI_arvalid = m00_couplers_to_ps_0_axi_periph_ARVALID;
  assign M00_AXI_awaddr[31:0] = m00_couplers_to_ps_0_axi_periph_AWADDR;
  assign M00_AXI_awvalid = m00_couplers_to_ps_0_axi_periph_AWVALID;
  assign M00_AXI_bready = m00_couplers_to_ps_0_axi_periph_BREADY;
  assign M00_AXI_rready = m00_couplers_to_ps_0_axi_periph_RREADY;
  assign M00_AXI_wdata[31:0] = m00_couplers_to_ps_0_axi_periph_WDATA;
  assign M00_AXI_wvalid = m00_couplers_to_ps_0_axi_periph_WVALID;
  assign M01_AXI_araddr[31:0] = m01_couplers_to_ps_0_axi_periph_ARADDR;
  assign M01_AXI_arvalid = m01_couplers_to_ps_0_axi_periph_ARVALID;
  assign M01_AXI_awaddr[31:0] = m01_couplers_to_ps_0_axi_periph_AWADDR;
  assign M01_AXI_awvalid = m01_couplers_to_ps_0_axi_periph_AWVALID;
  assign M01_AXI_bready = m01_couplers_to_ps_0_axi_periph_BREADY;
  assign M01_AXI_rready = m01_couplers_to_ps_0_axi_periph_RREADY;
  assign M01_AXI_wdata[31:0] = m01_couplers_to_ps_0_axi_periph_WDATA;
  assign M01_AXI_wstrb[3:0] = m01_couplers_to_ps_0_axi_periph_WSTRB;
  assign M01_AXI_wvalid = m01_couplers_to_ps_0_axi_periph_WVALID;
  assign S00_AXI_arready = ps_0_axi_periph_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = ps_0_axi_periph_to_s00_couplers_AWREADY;
  assign S00_AXI_bid[11:0] = ps_0_axi_periph_to_s00_couplers_BID;
  assign S00_AXI_bresp[1:0] = ps_0_axi_periph_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = ps_0_axi_periph_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[31:0] = ps_0_axi_periph_to_s00_couplers_RDATA;
  assign S00_AXI_rid[11:0] = ps_0_axi_periph_to_s00_couplers_RID;
  assign S00_AXI_rlast = ps_0_axi_periph_to_s00_couplers_RLAST;
  assign S00_AXI_rresp[1:0] = ps_0_axi_periph_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = ps_0_axi_periph_to_s00_couplers_RVALID;
  assign S00_AXI_wready = ps_0_axi_periph_to_s00_couplers_WREADY;
  assign m00_couplers_to_ps_0_axi_periph_ARREADY = M00_AXI_arready;
  assign m00_couplers_to_ps_0_axi_periph_AWREADY = M00_AXI_awready;
  assign m00_couplers_to_ps_0_axi_periph_BRESP = M00_AXI_bresp[1:0];
  assign m00_couplers_to_ps_0_axi_periph_BVALID = M00_AXI_bvalid;
  assign m00_couplers_to_ps_0_axi_periph_RDATA = M00_AXI_rdata[31:0];
  assign m00_couplers_to_ps_0_axi_periph_RRESP = M00_AXI_rresp[1:0];
  assign m00_couplers_to_ps_0_axi_periph_RVALID = M00_AXI_rvalid;
  assign m00_couplers_to_ps_0_axi_periph_WREADY = M00_AXI_wready;
  assign m01_couplers_to_ps_0_axi_periph_ARREADY = M01_AXI_arready;
  assign m01_couplers_to_ps_0_axi_periph_AWREADY = M01_AXI_awready;
  assign m01_couplers_to_ps_0_axi_periph_BRESP = M01_AXI_bresp[1:0];
  assign m01_couplers_to_ps_0_axi_periph_BVALID = M01_AXI_bvalid;
  assign m01_couplers_to_ps_0_axi_periph_RDATA = M01_AXI_rdata[31:0];
  assign m01_couplers_to_ps_0_axi_periph_RRESP = M01_AXI_rresp[1:0];
  assign m01_couplers_to_ps_0_axi_periph_RVALID = M01_AXI_rvalid;
  assign m01_couplers_to_ps_0_axi_periph_WREADY = M01_AXI_wready;
  assign ps_0_axi_periph_ACLK_net = ACLK;
  assign ps_0_axi_periph_ARESETN_net = ARESETN;
  assign ps_0_axi_periph_to_s00_couplers_ARADDR = S00_AXI_araddr[31:0];
  assign ps_0_axi_periph_to_s00_couplers_ARBURST = S00_AXI_arburst[1:0];
  assign ps_0_axi_periph_to_s00_couplers_ARCACHE = S00_AXI_arcache[3:0];
  assign ps_0_axi_periph_to_s00_couplers_ARID = S00_AXI_arid[11:0];
  assign ps_0_axi_periph_to_s00_couplers_ARLEN = S00_AXI_arlen[3:0];
  assign ps_0_axi_periph_to_s00_couplers_ARLOCK = S00_AXI_arlock[1:0];
  assign ps_0_axi_periph_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign ps_0_axi_periph_to_s00_couplers_ARQOS = S00_AXI_arqos[3:0];
  assign ps_0_axi_periph_to_s00_couplers_ARSIZE = S00_AXI_arsize[2:0];
  assign ps_0_axi_periph_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign ps_0_axi_periph_to_s00_couplers_AWADDR = S00_AXI_awaddr[31:0];
  assign ps_0_axi_periph_to_s00_couplers_AWBURST = S00_AXI_awburst[1:0];
  assign ps_0_axi_periph_to_s00_couplers_AWCACHE = S00_AXI_awcache[3:0];
  assign ps_0_axi_periph_to_s00_couplers_AWID = S00_AXI_awid[11:0];
  assign ps_0_axi_periph_to_s00_couplers_AWLEN = S00_AXI_awlen[3:0];
  assign ps_0_axi_periph_to_s00_couplers_AWLOCK = S00_AXI_awlock[1:0];
  assign ps_0_axi_periph_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign ps_0_axi_periph_to_s00_couplers_AWQOS = S00_AXI_awqos[3:0];
  assign ps_0_axi_periph_to_s00_couplers_AWSIZE = S00_AXI_awsize[2:0];
  assign ps_0_axi_periph_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign ps_0_axi_periph_to_s00_couplers_BREADY = S00_AXI_bready;
  assign ps_0_axi_periph_to_s00_couplers_RREADY = S00_AXI_rready;
  assign ps_0_axi_periph_to_s00_couplers_WDATA = S00_AXI_wdata[31:0];
  assign ps_0_axi_periph_to_s00_couplers_WID = S00_AXI_wid[11:0];
  assign ps_0_axi_periph_to_s00_couplers_WLAST = S00_AXI_wlast;
  assign ps_0_axi_periph_to_s00_couplers_WSTRB = S00_AXI_wstrb[3:0];
  assign ps_0_axi_periph_to_s00_couplers_WVALID = S00_AXI_wvalid;
  m00_couplers_imp_1B2EQ5R m00_couplers
       (.M_ACLK(ps_0_axi_periph_ACLK_net),
        .M_ARESETN(ps_0_axi_periph_ARESETN_net),
        .M_AXI_araddr(m00_couplers_to_ps_0_axi_periph_ARADDR),
        .M_AXI_arready(m00_couplers_to_ps_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m00_couplers_to_ps_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m00_couplers_to_ps_0_axi_periph_AWADDR),
        .M_AXI_awready(m00_couplers_to_ps_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m00_couplers_to_ps_0_axi_periph_AWVALID),
        .M_AXI_bready(m00_couplers_to_ps_0_axi_periph_BREADY),
        .M_AXI_bresp(m00_couplers_to_ps_0_axi_periph_BRESP),
        .M_AXI_bvalid(m00_couplers_to_ps_0_axi_periph_BVALID),
        .M_AXI_rdata(m00_couplers_to_ps_0_axi_periph_RDATA),
        .M_AXI_rready(m00_couplers_to_ps_0_axi_periph_RREADY),
        .M_AXI_rresp(m00_couplers_to_ps_0_axi_periph_RRESP),
        .M_AXI_rvalid(m00_couplers_to_ps_0_axi_periph_RVALID),
        .M_AXI_wdata(m00_couplers_to_ps_0_axi_periph_WDATA),
        .M_AXI_wready(m00_couplers_to_ps_0_axi_periph_WREADY),
        .M_AXI_wvalid(m00_couplers_to_ps_0_axi_periph_WVALID),
        .S_ACLK(ps_0_axi_periph_ACLK_net),
        .S_ARESETN(ps_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m00_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m00_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m00_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m00_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m00_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m00_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m00_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m00_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m00_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m00_couplers_RDATA),
        .S_AXI_rready(xbar_to_m00_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m00_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m00_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m00_couplers_WDATA),
        .S_AXI_wready(xbar_to_m00_couplers_WREADY),
        .S_AXI_wvalid(xbar_to_m00_couplers_WVALID));
  m01_couplers_imp_25RW5A m01_couplers
       (.M_ACLK(ps_0_axi_periph_ACLK_net),
        .M_ARESETN(ps_0_axi_periph_ARESETN_net),
        .M_AXI_araddr(m01_couplers_to_ps_0_axi_periph_ARADDR),
        .M_AXI_arready(m01_couplers_to_ps_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m01_couplers_to_ps_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m01_couplers_to_ps_0_axi_periph_AWADDR),
        .M_AXI_awready(m01_couplers_to_ps_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m01_couplers_to_ps_0_axi_periph_AWVALID),
        .M_AXI_bready(m01_couplers_to_ps_0_axi_periph_BREADY),
        .M_AXI_bresp(m01_couplers_to_ps_0_axi_periph_BRESP),
        .M_AXI_bvalid(m01_couplers_to_ps_0_axi_periph_BVALID),
        .M_AXI_rdata(m01_couplers_to_ps_0_axi_periph_RDATA),
        .M_AXI_rready(m01_couplers_to_ps_0_axi_periph_RREADY),
        .M_AXI_rresp(m01_couplers_to_ps_0_axi_periph_RRESP),
        .M_AXI_rvalid(m01_couplers_to_ps_0_axi_periph_RVALID),
        .M_AXI_wdata(m01_couplers_to_ps_0_axi_periph_WDATA),
        .M_AXI_wready(m01_couplers_to_ps_0_axi_periph_WREADY),
        .M_AXI_wstrb(m01_couplers_to_ps_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m01_couplers_to_ps_0_axi_periph_WVALID),
        .S_ACLK(ps_0_axi_periph_ACLK_net),
        .S_ARESETN(ps_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m01_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m01_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m01_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m01_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m01_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m01_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m01_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m01_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m01_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m01_couplers_RDATA),
        .S_AXI_rready(xbar_to_m01_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m01_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m01_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m01_couplers_WDATA),
        .S_AXI_wready(xbar_to_m01_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m01_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m01_couplers_WVALID));
  s00_couplers_imp_17W2P32 s00_couplers
       (.M_ACLK(ps_0_axi_periph_ACLK_net),
        .M_ARESETN(ps_0_axi_periph_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_xbar_ARADDR),
        .M_AXI_arprot(s00_couplers_to_xbar_ARPROT),
        .M_AXI_arready(s00_couplers_to_xbar_ARREADY),
        .M_AXI_arvalid(s00_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_xbar_AWADDR),
        .M_AXI_awprot(s00_couplers_to_xbar_AWPROT),
        .M_AXI_awready(s00_couplers_to_xbar_AWREADY),
        .M_AXI_awvalid(s00_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s00_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s00_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s00_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s00_couplers_to_xbar_RDATA),
        .M_AXI_rready(s00_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s00_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s00_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s00_couplers_to_xbar_WDATA),
        .M_AXI_wready(s00_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s00_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_xbar_WVALID),
        .S_ACLK(ps_0_axi_periph_ACLK_net),
        .S_ARESETN(ps_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(ps_0_axi_periph_to_s00_couplers_ARADDR),
        .S_AXI_arburst(ps_0_axi_periph_to_s00_couplers_ARBURST),
        .S_AXI_arcache(ps_0_axi_periph_to_s00_couplers_ARCACHE),
        .S_AXI_arid(ps_0_axi_periph_to_s00_couplers_ARID),
        .S_AXI_arlen(ps_0_axi_periph_to_s00_couplers_ARLEN),
        .S_AXI_arlock(ps_0_axi_periph_to_s00_couplers_ARLOCK),
        .S_AXI_arprot(ps_0_axi_periph_to_s00_couplers_ARPROT),
        .S_AXI_arqos(ps_0_axi_periph_to_s00_couplers_ARQOS),
        .S_AXI_arready(ps_0_axi_periph_to_s00_couplers_ARREADY),
        .S_AXI_arsize(ps_0_axi_periph_to_s00_couplers_ARSIZE),
        .S_AXI_arvalid(ps_0_axi_periph_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(ps_0_axi_periph_to_s00_couplers_AWADDR),
        .S_AXI_awburst(ps_0_axi_periph_to_s00_couplers_AWBURST),
        .S_AXI_awcache(ps_0_axi_periph_to_s00_couplers_AWCACHE),
        .S_AXI_awid(ps_0_axi_periph_to_s00_couplers_AWID),
        .S_AXI_awlen(ps_0_axi_periph_to_s00_couplers_AWLEN),
        .S_AXI_awlock(ps_0_axi_periph_to_s00_couplers_AWLOCK),
        .S_AXI_awprot(ps_0_axi_periph_to_s00_couplers_AWPROT),
        .S_AXI_awqos(ps_0_axi_periph_to_s00_couplers_AWQOS),
        .S_AXI_awready(ps_0_axi_periph_to_s00_couplers_AWREADY),
        .S_AXI_awsize(ps_0_axi_periph_to_s00_couplers_AWSIZE),
        .S_AXI_awvalid(ps_0_axi_periph_to_s00_couplers_AWVALID),
        .S_AXI_bid(ps_0_axi_periph_to_s00_couplers_BID),
        .S_AXI_bready(ps_0_axi_periph_to_s00_couplers_BREADY),
        .S_AXI_bresp(ps_0_axi_periph_to_s00_couplers_BRESP),
        .S_AXI_bvalid(ps_0_axi_periph_to_s00_couplers_BVALID),
        .S_AXI_rdata(ps_0_axi_periph_to_s00_couplers_RDATA),
        .S_AXI_rid(ps_0_axi_periph_to_s00_couplers_RID),
        .S_AXI_rlast(ps_0_axi_periph_to_s00_couplers_RLAST),
        .S_AXI_rready(ps_0_axi_periph_to_s00_couplers_RREADY),
        .S_AXI_rresp(ps_0_axi_periph_to_s00_couplers_RRESP),
        .S_AXI_rvalid(ps_0_axi_periph_to_s00_couplers_RVALID),
        .S_AXI_wdata(ps_0_axi_periph_to_s00_couplers_WDATA),
        .S_AXI_wid(ps_0_axi_periph_to_s00_couplers_WID),
        .S_AXI_wlast(ps_0_axi_periph_to_s00_couplers_WLAST),
        .S_AXI_wready(ps_0_axi_periph_to_s00_couplers_WREADY),
        .S_AXI_wstrb(ps_0_axi_periph_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(ps_0_axi_periph_to_s00_couplers_WVALID));
  system_xbar_0 xbar
       (.aclk(ps_0_axi_periph_ACLK_net),
        .aresetn(ps_0_axi_periph_ARESETN_net),
        .m_axi_araddr({xbar_to_m01_couplers_ARADDR,xbar_to_m00_couplers_ARADDR}),
        .m_axi_arready({xbar_to_m01_couplers_ARREADY,xbar_to_m00_couplers_ARREADY}),
        .m_axi_arvalid({xbar_to_m01_couplers_ARVALID,xbar_to_m00_couplers_ARVALID}),
        .m_axi_awaddr({xbar_to_m01_couplers_AWADDR,xbar_to_m00_couplers_AWADDR}),
        .m_axi_awready({xbar_to_m01_couplers_AWREADY,xbar_to_m00_couplers_AWREADY}),
        .m_axi_awvalid({xbar_to_m01_couplers_AWVALID,xbar_to_m00_couplers_AWVALID}),
        .m_axi_bready({xbar_to_m01_couplers_BREADY,xbar_to_m00_couplers_BREADY}),
        .m_axi_bresp({xbar_to_m01_couplers_BRESP,xbar_to_m00_couplers_BRESP}),
        .m_axi_bvalid({xbar_to_m01_couplers_BVALID,xbar_to_m00_couplers_BVALID}),
        .m_axi_rdata({xbar_to_m01_couplers_RDATA,xbar_to_m00_couplers_RDATA}),
        .m_axi_rready({xbar_to_m01_couplers_RREADY,xbar_to_m00_couplers_RREADY}),
        .m_axi_rresp({xbar_to_m01_couplers_RRESP,xbar_to_m00_couplers_RRESP}),
        .m_axi_rvalid({xbar_to_m01_couplers_RVALID,xbar_to_m00_couplers_RVALID}),
        .m_axi_wdata({xbar_to_m01_couplers_WDATA,xbar_to_m00_couplers_WDATA}),
        .m_axi_wready({xbar_to_m01_couplers_WREADY,xbar_to_m00_couplers_WREADY}),
        .m_axi_wstrb({xbar_to_m01_couplers_WSTRB,NLW_xbar_m_axi_wstrb_UNCONNECTED[3:0]}),
        .m_axi_wvalid({xbar_to_m01_couplers_WVALID,xbar_to_m00_couplers_WVALID}),
        .s_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .s_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .s_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s00_couplers_to_xbar_WDATA),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule
