Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Nov 30 15:07:44 2018
| Host         : LAPTOP-HRAQ4RRP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALUOnBoard_control_sets_placed.rpt
| Design       : ALUOnBoard
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+----------------------------------------------+----------------------------------------------+------------------+----------------+
|             Clock Signal             |                 Enable Signal                |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+--------------------------------------+----------------------------------------------+----------------------------------------------+------------------+----------------+
|  BTBComp/thousandsvec_reg[3]_i_2_n_0 |                                              |                                              |                1 |              1 |
|  clk_IBUF_BUFG                       |                                              |                                              |                1 |              3 |
|  clk_IBUF_BUFG                       | SDrvComp/divCnt0_inferred__0/i__carry__2_n_0 | SDrvComp/segmentSel[3]_i_1_n_0               |                3 |              4 |
|  clk_IBUF_BUFG                       | SDrvComp/divCnt0_inferred__0/i__carry__2_n_0 |                                              |                2 |              7 |
|  clk_IBUF_BUFG                       |                                              | SDrvComp/divCnt0_inferred__0/i__carry__2_n_0 |                8 |             32 |
+--------------------------------------+----------------------------------------------+----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 7      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


