<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include_b/instance/tcc2.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_77906d78eadec3b490d272609fc2ad07.html">include_b</a></li><li class="navelem"><a class="el" href="dir_cb6526d79f0e6269a49150cf8e575202.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tcc2.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="saml21_2include__b_2instance_2tcc2_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAML21_TCC2_INSTANCE_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAML21_TCC2_INSTANCE_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========== Register definition for TCC2 peripheral ========== */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define REG_TCC2_CTRLA             (0x42001C00U) </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define REG_TCC2_CTRLBCLR          (0x42001C04U) </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define REG_TCC2_CTRLBSET          (0x42001C05U) </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define REG_TCC2_SYNCBUSY          (0x42001C08U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define REG_TCC2_FCTRLA            (0x42001C0CU) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REG_TCC2_FCTRLB            (0x42001C10U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define REG_TCC2_DRVCTRL           (0x42001C18U) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_TCC2_DBGCTRL           (0x42001C1EU) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_TCC2_EVCTRL            (0x42001C20U) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_TCC2_INTENCLR          (0x42001C24U) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_TCC2_INTENSET          (0x42001C28U) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_TCC2_INTFLAG           (0x42001C2CU) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_TCC2_STATUS            (0x42001C30U) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_TCC2_COUNT             (0x42001C34U) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_TCC2_WAVE              (0x42001C3CU) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define REG_TCC2_PER               (0x42001C40U) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define REG_TCC2_CC0               (0x42001C44U) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define REG_TCC2_CC1               (0x42001C48U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define REG_TCC2_PERBUF            (0x42001C6CU) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_TCC2_CCBUF0            (0x42001C70U) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_TCC2_CCBUF1            (0x42001C74U) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#ae9e265f8eab902b132b7207477c11186">   71</a></span>&#160;<span class="preprocessor">#define REG_TCC2_CTRLA             (*(RwReg  *)0x42001C00U) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a075cb438518cad995f7a3dd37c448380">   72</a></span>&#160;<span class="preprocessor">#define REG_TCC2_CTRLBCLR          (*(RwReg8 *)0x42001C04U) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#aa15939ad1687ab0adc3d83bc0421f506">   73</a></span>&#160;<span class="preprocessor">#define REG_TCC2_CTRLBSET          (*(RwReg8 *)0x42001C05U) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a4294afbc8227d1e091ef5e5a6443efbc">   74</a></span>&#160;<span class="preprocessor">#define REG_TCC2_SYNCBUSY          (*(RoReg  *)0x42001C08U) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a6f52c4617f6f91738c05b8d2d2beee31">   75</a></span>&#160;<span class="preprocessor">#define REG_TCC2_FCTRLA            (*(RwReg  *)0x42001C0CU) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a9c29c4da47c83ae031454c7c537e1ce3">   76</a></span>&#160;<span class="preprocessor">#define REG_TCC2_FCTRLB            (*(RwReg  *)0x42001C10U) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#ad9337b877daf46a084d33f5f21b3221b">   77</a></span>&#160;<span class="preprocessor">#define REG_TCC2_DRVCTRL           (*(RwReg  *)0x42001C18U) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#aa7d0cdfab16794c96ca3cce2df2c0092">   78</a></span>&#160;<span class="preprocessor">#define REG_TCC2_DBGCTRL           (*(RwReg8 *)0x42001C1EU) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#aa38e633ea3d0c8c576256fa9e39e953b">   79</a></span>&#160;<span class="preprocessor">#define REG_TCC2_EVCTRL            (*(RwReg  *)0x42001C20U) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#abb953dfa443311185ac2e9d13433504c">   80</a></span>&#160;<span class="preprocessor">#define REG_TCC2_INTENCLR          (*(RwReg  *)0x42001C24U) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a0e9765b809332e5e12cf6f627fade991">   81</a></span>&#160;<span class="preprocessor">#define REG_TCC2_INTENSET          (*(RwReg  *)0x42001C28U) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#aadc2b213b137de696fc3e4634d6b0b9c">   82</a></span>&#160;<span class="preprocessor">#define REG_TCC2_INTFLAG           (*(RwReg  *)0x42001C2CU) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#aa695c68491b44f7c48c410d58753a592">   83</a></span>&#160;<span class="preprocessor">#define REG_TCC2_STATUS            (*(RwReg  *)0x42001C30U) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#ae37cb55b57014f401eb313802928f290">   84</a></span>&#160;<span class="preprocessor">#define REG_TCC2_COUNT             (*(RwReg  *)0x42001C34U) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a55f6ac089fdec116b0d252605505177c">   85</a></span>&#160;<span class="preprocessor">#define REG_TCC2_WAVE              (*(RwReg  *)0x42001C3CU) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a9a2062df26765f326ebf4986b5fbf1d4">   86</a></span>&#160;<span class="preprocessor">#define REG_TCC2_PER               (*(RwReg  *)0x42001C40U) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a56cb68200f9ab70d563be4034c082a0c">   87</a></span>&#160;<span class="preprocessor">#define REG_TCC2_CC0               (*(RwReg  *)0x42001C44U) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a1cdbad1339a6d67872c1d7f3a438aa9d">   88</a></span>&#160;<span class="preprocessor">#define REG_TCC2_CC1               (*(RwReg  *)0x42001C48U) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a81ff00582dbc8c4c837208faf3c6b417">   89</a></span>&#160;<span class="preprocessor">#define REG_TCC2_PERBUF            (*(RwReg  *)0x42001C6CU) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#afdc508d0cefb89e5c277406f74aa39ac">   90</a></span>&#160;<span class="preprocessor">#define REG_TCC2_CCBUF0            (*(RwReg  *)0x42001C70U) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#ab9eb11f61475566635701139d7c068bb">   91</a></span>&#160;<span class="preprocessor">#define REG_TCC2_CCBUF1            (*(RwReg  *)0x42001C74U) </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* ========== Instance parameters for TCC2 peripheral ========== */</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#adaecf6a447e83a1ac2a55d1ca379eaae">   95</a></span>&#160;<span class="preprocessor">#define TCC2_CC_NUM                 2        // Number of Compare/Capture units</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a7c58d7fabc284245c9a683b552dfdd49">   96</a></span>&#160;<span class="preprocessor">#define TCC2_DITHERING              0        // Dithering feature implemented</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#adb171edbaf6aacb632dbe9050ec86b03">   97</a></span>&#160;<span class="preprocessor">#define TCC2_DMAC_ID_MC_0           20</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a859b883362a1b224b8bba2897af2ad87">   98</a></span>&#160;<span class="preprocessor">#define TCC2_DMAC_ID_MC_1           21</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a91068dc25132c0960bff5cc99c84ff3e">   99</a></span>&#160;<span class="preprocessor">#define TCC2_DMAC_ID_MC_LSB         20</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#ac712fbaac554986273fbb11ec0fa3e44">  100</a></span>&#160;<span class="preprocessor">#define TCC2_DMAC_ID_MC_MSB         21</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a3ebf98a049837942acd8967f40d6e46c">  101</a></span>&#160;<span class="preprocessor">#define TCC2_DMAC_ID_MC_SIZE        2</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a4a402579f864934560e5076d58f99427">  102</a></span>&#160;<span class="preprocessor">#define TCC2_DMAC_ID_OVF            19       // DMA overflow/underflow/retrigger trigger</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a606815be8687a0a58900522d90ed1dc1">  103</a></span>&#160;<span class="preprocessor">#define TCC2_DTI                    0        // Dead-Time-Insertion feature implemented</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#aeeaf95dc40dbf14c534d74335a9a91f6">  104</a></span>&#160;<span class="preprocessor">#define TCC2_EXT                    0        // Coding of implemented extended features</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#aaff56702369cf35f36444a76942fe08e">  105</a></span>&#160;<span class="preprocessor">#define TCC2_GCLK_ID                26       // Index of Generic Clock</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#af00ba555cb690667e907fe192d71637f">  106</a></span>&#160;<span class="preprocessor">#define TCC2_OTMX                   0        // Output Matrix feature implemented</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a980c62efac8b285b4eb0e823c0d6f58f">  107</a></span>&#160;<span class="preprocessor">#define TCC2_OW_NUM                 2        // Number of Output Waveforms</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a1ec9df304f617a2126bbbaa366a837ea">  108</a></span>&#160;<span class="preprocessor">#define TCC2_PG                     0        // Pattern Generation feature implemented</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#a7c0e6e31eb8a72543eda0f967ffe64a9">  109</a></span>&#160;<span class="preprocessor">#define TCC2_SIZE                   16</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#ae6317f07d8e1bd65b346c3dfd3984ef3">  110</a></span>&#160;<span class="preprocessor">#define TCC2_SWAP                   0        // DTI outputs swap feature implemented</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc2_8h.html#afb01ba49e8b357c0bd88c068ab10fc69">  111</a></span>&#160;<span class="preprocessor">#define TCC2_TYPE                   0        // TCC type 0 : NA, 1 : Master, 2 : Slave</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAML21_TCC2_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:02 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
