Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,2604
design__instance__area,46916.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0035878466442227364
power__switching__total,0.0009364282013848424
power__leakage__total,0.000001338572587883391
power__total,0.004525613505393267
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27209826828517947
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27577274577812705
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.0989878207420531
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.1259098416722
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098988
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.874865
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3036082859943474
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.30898159905204714
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5734608505929535
timing__setup__ws__corner:nom_slow_1p08V_125C,14.226426661607011
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.573461
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.305657
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28205841238769125
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2881575892794197
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27611297363364573
timing__setup__ws__corner:nom_typ_1p20V_25C,14.786535969728215
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.276113
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.928106
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27209826828517947
clock__skew__worst_setup,0.27577274577812705
timing__hold__ws,0.0989878207420531
timing__setup__ws,14.226426661607011
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098988
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.305657
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2604
design__instance__area__stdcell,46916.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.780525
design__instance__utilization__stdcell,0.780525
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,8
design__instance__area__class:buffer,63.504
design__instance__count__class:inverter,61
design__instance__area__class:inverter,332.035
design__instance__count__class:sequential_cell,413
design__instance__area__class:sequential_cell,19483
design__instance__count__class:multi_input_combinational_cell,1268
design__instance__area__class:multi_input_combinational_cell,14382.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,776
design__instance__area__class:timing_repair_buffer,11978.7
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,52272.9
design__violations,0
design__instance__count__class:clock_buffer,65
design__instance__area__class:clock_buffer,589.68
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,624
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,3
design__instance__count__class:antenna_cell,3
design__instance__area__class:antenna_cell,16.3296
route__net,3021
route__net__special,2
route__drc_errors__iter:0,762
route__wirelength__iter:0,54956
route__drc_errors__iter:1,241
route__wirelength__iter:1,54449
route__drc_errors__iter:2,176
route__wirelength__iter:2,54320
route__drc_errors__iter:3,13
route__wirelength__iter:3,54208
route__drc_errors__iter:4,5
route__wirelength__iter:4,54198
route__drc_errors__iter:5,0
route__wirelength__iter:5,54191
route__drc_errors,0
route__wirelength,54191
route__vias,14499
route__vias__singlecut,14499
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,527.185
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,439
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,439
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,439
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,439
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000041372
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000403386
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000275487
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000403386
design_powergrid__voltage__worst,0.0000403386
design_powergrid__voltage__worst__net:VPWR,1.19996
design_powergrid__drop__worst,0.000041372
design_powergrid__drop__worst__net:VPWR,0.000041372
design_powergrid__voltage__worst__net:VGND,0.0000403386
design_powergrid__drop__worst__net:VGND,0.0000403386
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00002799999999999999957998007837911558226551278494298458099365234375
ir__drop__worst,0.0000413999999999999966442641718966655162148526869714260101318359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
