Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jun 11 19:40:23 2024
| Host         : in running 64-bit Void Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ToFMAP_timing_summary_routed.rpt -pb ToFMAP_timing_summary_routed.pb -rpx ToFMAP_timing_summary_routed.rpx -warn_on_violation
| Design       : ToFMAP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    240         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-16  Warning           Large setup violation          113         
TIMING-18  Warning           Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (240)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (412)
5. checking no_input_delay (5)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (240)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: PWM_conn/PWM_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: PWM_conn_motor_i/PWM_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: PWM_conn_motor_ii/PWM_clk_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: UART_conn/div_clk_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: UART_conn/tx_event_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: clk_div_stepper_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: servo_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (412)
--------------------------------------------------
 There are 412 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.810     -760.243                    113                 1704        0.103        0.000                      0                 1704        4.500        0.000                       0                   852  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.810     -760.243                    113                 1671        0.103        0.000                      0                 1671        4.500        0.000                       0                   852  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.257        0.000                      0                   33        0.958        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          113  Failing Endpoints,  Worst Slack       -8.810ns,  Total Violation     -760.243ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.810ns  (required time - arrival time)
  Source:                 vehicle_location_process.loc_y_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vehicle_location_process.loc_y_signed_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.775ns  (logic 10.140ns (54.008%)  route 8.635ns (45.992%))
  Logic Levels:           39  (CARRY4=27 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X47Y0          FDRE                                         r  vehicle_location_process.loc_y_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.456     5.545 f  vehicle_location_process.loc_y_v_reg[0]/Q
                         net (fo=7, routed)           0.208     5.754    vehicle_location_process.loc_y_v_reg_n_0_[0]
    SLICE_X46Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.878 r  vehicle_location_process.loc_y_signed[4]_i_58/O
                         net (fo=1, routed)           0.323     6.201    vehicle_location_process.loc_y_signed[4]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  vehicle_location_process.loc_y_signed_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.781    vehicle_location_process.loc_y_signed_reg[4]_i_53_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  vehicle_location_process.loc_y_signed_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.895    vehicle_location_process.loc_y_signed_reg[8]_i_52_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  vehicle_location_process.loc_y_signed_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.009    vehicle_location_process.loc_y_signed_reg[12]_i_52_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  vehicle_location_process.loc_y_signed_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.123    vehicle_location_process.loc_y_signed_reg[16]_i_51_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 f  vehicle_location_process.loc_y_signed_reg[27]_i_73/O[1]
                         net (fo=11, routed)          0.418     7.875    loc_y_signed3[18]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.303     8.178 f  vehicle_location_process.loc_y_signed[20]_i_54/O
                         net (fo=23, routed)          0.481     8.659    vehicle_location_process.loc_y_signed[20]_i_54_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.783 r  vehicle_location_process.loc_y_signed[4]_i_33/O
                         net (fo=2, routed)           0.704     9.487    vehicle_location_process.loc_y_signed[4]_i_33_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.872 r  vehicle_location_process.loc_y_signed_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     9.872    vehicle_location_process.loc_y_signed_reg[0]_i_84_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  vehicle_location_process.loc_y_signed_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.986    vehicle_location_process.loc_y_signed_reg[0]_i_40_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  vehicle_location_process.loc_y_signed_reg[4]_i_54/O[2]
                         net (fo=4, routed)           0.772    10.997    vehicle_location_process.loc_y_signed_reg[4]_i_54_n_5
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    11.299 r  vehicle_location_process.loc_y_signed[0]_i_64/O
                         net (fo=1, routed)           0.676    11.975    vehicle_location_process.loc_y_signed[0]_i_64_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.379 r  vehicle_location_process.loc_y_signed_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.379    vehicle_location_process.loc_y_signed_reg[0]_i_23_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.496 r  vehicle_location_process.loc_y_signed_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.496    vehicle_location_process.loc_y_signed_reg[4]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  vehicle_location_process.loc_y_signed_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.613    vehicle_location_process.loc_y_signed_reg[8]_i_18_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.928 r  vehicle_location_process.loc_y_signed_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.635    13.563    vehicle_location_process.loc_y_signed_reg[12]_i_18_n_4
    SLICE_X57Y8          LUT3 (Prop_lut3_I2_O)        0.307    13.870 r  vehicle_location_process.loc_y_signed[12]_i_20/O
                         net (fo=2, routed)           0.423    14.293    vehicle_location_process.loc_y_signed[12]_i_20_n_0
    SLICE_X55Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.417 r  vehicle_location_process.loc_y_signed[12]_i_9/O
                         net (fo=2, routed)           0.459    14.877    vehicle_location_process.loc_y_signed[12]_i_9_n_0
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.001 r  vehicle_location_process.loc_y_signed[12]_i_13/O
                         net (fo=1, routed)           0.000    15.001    vehicle_location_process.loc_y_signed[12]_i_13_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.381 r  vehicle_location_process.loc_y_signed_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.381    vehicle_location_process.loc_y_signed_reg[12]_i_3_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.704 r  vehicle_location_process.loc_y_signed_reg[16]_i_3/O[1]
                         net (fo=6, routed)           0.530    16.234    vehicle_location_process.loc_y_signed_reg[16]_i_3_n_6
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.306    16.540 r  vehicle_location_process.loc_y_signed[27]_i_115/O
                         net (fo=1, routed)           0.000    16.540    vehicle_location_process.loc_y_signed[27]_i_115_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.090 r  vehicle_location_process.loc_y_signed_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.090    vehicle_location_process.loc_y_signed_reg[27]_i_98_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.204 r  vehicle_location_process.loc_y_signed_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    17.204    vehicle_location_process.loc_y_signed_reg[27]_i_78_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.538 r  vehicle_location_process.loc_y_signed_reg[27]_i_41/O[1]
                         net (fo=3, routed)           0.498    18.036    vehicle_location_process.loc_y_signed_reg[27]_i_41_n_6
    SLICE_X49Y13         LUT4 (Prop_lut4_I0_O)        0.303    18.339 r  vehicle_location_process.loc_y_signed[27]_i_64/O
                         net (fo=1, routed)           0.880    19.219    vehicle_location_process.loc_y_signed[27]_i_64_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.617 r  vehicle_location_process.loc_y_signed_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.617    vehicle_location_process.loc_y_signed_reg[27]_i_26_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  vehicle_location_process.loc_y_signed_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.731    vehicle_location_process.loc_y_signed_reg[27]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.002 f  vehicle_location_process.loc_y_signed_reg[27]_i_5/CO[0]
                         net (fo=2, routed)           0.536    20.538    vehicle_location_process.loc_y_signed_reg[27]_i_5_n_3
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.373    20.911 r  vehicle_location_process.loc_y_signed[27]_i_3/O
                         net (fo=55, routed)          0.791    21.702    vehicle_location_process.loc_y_signed[27]_i_3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124    21.826 r  vehicle_location_process.loc_y_signed[4]_i_8/O
                         net (fo=1, routed)           0.000    21.826    vehicle_location_process.loc_y_signed[4]_i_8_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.358 r  vehicle_location_process.loc_y_signed_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.358    vehicle_location_process.loc_y_signed_reg[4]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  vehicle_location_process.loc_y_signed_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.472    vehicle_location_process.loc_y_signed_reg[8]_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  vehicle_location_process.loc_y_signed_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.586    vehicle_location_process.loc_y_signed_reg[12]_i_2_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  vehicle_location_process.loc_y_signed_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.700    vehicle_location_process.loc_y_signed_reg[16]_i_2_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  vehicle_location_process.loc_y_signed_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.814    vehicle_location_process.loc_y_signed_reg[20]_i_2_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.928 r  vehicle_location_process.loc_y_signed_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.928    vehicle_location_process.loc_y_signed_reg[24]_i_2_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.262 r  vehicle_location_process.loc_y_signed_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.300    23.561    loc_y_signed1[26]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.303    23.864 r  vehicle_location_process.loc_y_signed[26]_i_1/O
                         net (fo=1, routed)           0.000    23.864    vehicle_location_process.loc_y_signed[26]_i_1_n_0
    SLICE_X45Y14         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X45Y14         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[26]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X45Y14         FDRE (Setup_fdre_C_D)        0.031    15.054    vehicle_location_process.loc_y_signed_reg[26]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -23.864    
  -------------------------------------------------------------------
                         slack                                 -8.810    

Slack (VIOLATED) :        -8.809ns  (required time - arrival time)
  Source:                 vehicle_location_process.loc_y_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vehicle_location_process.loc_y_signed_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.807ns  (logic 9.741ns (51.795%)  route 9.066ns (48.205%))
  Logic Levels:           39  (CARRY4=27 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X47Y0          FDRE                                         r  vehicle_location_process.loc_y_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.456     5.545 f  vehicle_location_process.loc_y_v_reg[0]/Q
                         net (fo=7, routed)           0.208     5.754    vehicle_location_process.loc_y_v_reg_n_0_[0]
    SLICE_X46Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.878 r  vehicle_location_process.loc_y_signed[4]_i_58/O
                         net (fo=1, routed)           0.323     6.201    vehicle_location_process.loc_y_signed[4]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  vehicle_location_process.loc_y_signed_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.781    vehicle_location_process.loc_y_signed_reg[4]_i_53_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  vehicle_location_process.loc_y_signed_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.895    vehicle_location_process.loc_y_signed_reg[8]_i_52_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  vehicle_location_process.loc_y_signed_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.009    vehicle_location_process.loc_y_signed_reg[12]_i_52_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  vehicle_location_process.loc_y_signed_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.123    vehicle_location_process.loc_y_signed_reg[16]_i_51_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 f  vehicle_location_process.loc_y_signed_reg[27]_i_73/O[1]
                         net (fo=11, routed)          0.418     7.875    loc_y_signed3[18]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.303     8.178 f  vehicle_location_process.loc_y_signed[20]_i_54/O
                         net (fo=23, routed)          0.481     8.659    vehicle_location_process.loc_y_signed[20]_i_54_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.783 r  vehicle_location_process.loc_y_signed[4]_i_33/O
                         net (fo=2, routed)           0.704     9.487    vehicle_location_process.loc_y_signed[4]_i_33_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.872 r  vehicle_location_process.loc_y_signed_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     9.872    vehicle_location_process.loc_y_signed_reg[0]_i_84_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  vehicle_location_process.loc_y_signed_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.986    vehicle_location_process.loc_y_signed_reg[0]_i_40_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  vehicle_location_process.loc_y_signed_reg[4]_i_54/O[2]
                         net (fo=4, routed)           0.772    10.997    vehicle_location_process.loc_y_signed_reg[4]_i_54_n_5
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    11.299 r  vehicle_location_process.loc_y_signed[0]_i_64/O
                         net (fo=1, routed)           0.676    11.975    vehicle_location_process.loc_y_signed[0]_i_64_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.379 r  vehicle_location_process.loc_y_signed_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.379    vehicle_location_process.loc_y_signed_reg[0]_i_23_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.496 r  vehicle_location_process.loc_y_signed_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.496    vehicle_location_process.loc_y_signed_reg[4]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  vehicle_location_process.loc_y_signed_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.613    vehicle_location_process.loc_y_signed_reg[8]_i_18_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.928 r  vehicle_location_process.loc_y_signed_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.635    13.563    vehicle_location_process.loc_y_signed_reg[12]_i_18_n_4
    SLICE_X57Y8          LUT3 (Prop_lut3_I2_O)        0.307    13.870 r  vehicle_location_process.loc_y_signed[12]_i_20/O
                         net (fo=2, routed)           0.423    14.293    vehicle_location_process.loc_y_signed[12]_i_20_n_0
    SLICE_X55Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.417 r  vehicle_location_process.loc_y_signed[12]_i_9/O
                         net (fo=2, routed)           0.459    14.877    vehicle_location_process.loc_y_signed[12]_i_9_n_0
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.001 r  vehicle_location_process.loc_y_signed[12]_i_13/O
                         net (fo=1, routed)           0.000    15.001    vehicle_location_process.loc_y_signed[12]_i_13_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.381 r  vehicle_location_process.loc_y_signed_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.381    vehicle_location_process.loc_y_signed_reg[12]_i_3_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.704 r  vehicle_location_process.loc_y_signed_reg[16]_i_3/O[1]
                         net (fo=6, routed)           0.530    16.234    vehicle_location_process.loc_y_signed_reg[16]_i_3_n_6
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.306    16.540 r  vehicle_location_process.loc_y_signed[27]_i_115/O
                         net (fo=1, routed)           0.000    16.540    vehicle_location_process.loc_y_signed[27]_i_115_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.090 r  vehicle_location_process.loc_y_signed_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.090    vehicle_location_process.loc_y_signed_reg[27]_i_98_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.204 r  vehicle_location_process.loc_y_signed_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    17.204    vehicle_location_process.loc_y_signed_reg[27]_i_78_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.538 r  vehicle_location_process.loc_y_signed_reg[27]_i_41/O[1]
                         net (fo=3, routed)           0.498    18.036    vehicle_location_process.loc_y_signed_reg[27]_i_41_n_6
    SLICE_X49Y13         LUT4 (Prop_lut4_I0_O)        0.303    18.339 r  vehicle_location_process.loc_y_signed[27]_i_64/O
                         net (fo=1, routed)           0.880    19.219    vehicle_location_process.loc_y_signed[27]_i_64_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.617 r  vehicle_location_process.loc_y_signed_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.617    vehicle_location_process.loc_y_signed_reg[27]_i_26_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  vehicle_location_process.loc_y_signed_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.731    vehicle_location_process.loc_y_signed_reg[27]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.002 f  vehicle_location_process.loc_y_signed_reg[27]_i_5/CO[0]
                         net (fo=2, routed)           0.536    20.538    vehicle_location_process.loc_y_signed_reg[27]_i_5_n_3
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.373    20.911 r  vehicle_location_process.loc_y_signed[27]_i_3/O
                         net (fo=55, routed)          0.791    21.702    vehicle_location_process.loc_y_signed[27]_i_3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124    21.826 r  vehicle_location_process.loc_y_signed[4]_i_8/O
                         net (fo=1, routed)           0.000    21.826    vehicle_location_process.loc_y_signed[4]_i_8_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.358 r  vehicle_location_process.loc_y_signed_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.358    vehicle_location_process.loc_y_signed_reg[4]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  vehicle_location_process.loc_y_signed_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.472    vehicle_location_process.loc_y_signed_reg[8]_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  vehicle_location_process.loc_y_signed_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.586    vehicle_location_process.loc_y_signed_reg[12]_i_2_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  vehicle_location_process.loc_y_signed_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.700    vehicle_location_process.loc_y_signed_reg[16]_i_2_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  vehicle_location_process.loc_y_signed_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.814    vehicle_location_process.loc_y_signed_reg[20]_i_2_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.928 r  vehicle_location_process.loc_y_signed_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.928    vehicle_location_process.loc_y_signed_reg[24]_i_2_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.042 f  vehicle_location_process.loc_y_signed_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.731    23.772    vehicle_location_process.loc_y_signed_reg[28]_i_2_n_0
    SLICE_X42Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.896 r  vehicle_location_process.loc_y_signed[28]_i_1/O
                         net (fo=1, routed)           0.000    23.896    vehicle_location_process.loc_y_signed[28]_i_1_n_0
    SLICE_X42Y14         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[28]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X42Y14         FDRE (Setup_fdre_C_D)        0.079    15.087    vehicle_location_process.loc_y_signed_reg[28]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -23.896    
  -------------------------------------------------------------------
                         slack                                 -8.809    

Slack (VIOLATED) :        -8.725ns  (required time - arrival time)
  Source:                 vehicle_location_process.loc_y_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vehicle_location_process.loc_y_signed_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.690ns  (logic 10.044ns (53.740%)  route 8.646ns (46.260%))
  Logic Levels:           39  (CARRY4=27 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X47Y0          FDRE                                         r  vehicle_location_process.loc_y_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.456     5.545 f  vehicle_location_process.loc_y_v_reg[0]/Q
                         net (fo=7, routed)           0.208     5.754    vehicle_location_process.loc_y_v_reg_n_0_[0]
    SLICE_X46Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.878 r  vehicle_location_process.loc_y_signed[4]_i_58/O
                         net (fo=1, routed)           0.323     6.201    vehicle_location_process.loc_y_signed[4]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  vehicle_location_process.loc_y_signed_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.781    vehicle_location_process.loc_y_signed_reg[4]_i_53_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  vehicle_location_process.loc_y_signed_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.895    vehicle_location_process.loc_y_signed_reg[8]_i_52_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  vehicle_location_process.loc_y_signed_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.009    vehicle_location_process.loc_y_signed_reg[12]_i_52_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  vehicle_location_process.loc_y_signed_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.123    vehicle_location_process.loc_y_signed_reg[16]_i_51_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 f  vehicle_location_process.loc_y_signed_reg[27]_i_73/O[1]
                         net (fo=11, routed)          0.418     7.875    loc_y_signed3[18]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.303     8.178 f  vehicle_location_process.loc_y_signed[20]_i_54/O
                         net (fo=23, routed)          0.481     8.659    vehicle_location_process.loc_y_signed[20]_i_54_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.783 r  vehicle_location_process.loc_y_signed[4]_i_33/O
                         net (fo=2, routed)           0.704     9.487    vehicle_location_process.loc_y_signed[4]_i_33_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.872 r  vehicle_location_process.loc_y_signed_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     9.872    vehicle_location_process.loc_y_signed_reg[0]_i_84_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  vehicle_location_process.loc_y_signed_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.986    vehicle_location_process.loc_y_signed_reg[0]_i_40_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  vehicle_location_process.loc_y_signed_reg[4]_i_54/O[2]
                         net (fo=4, routed)           0.772    10.997    vehicle_location_process.loc_y_signed_reg[4]_i_54_n_5
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    11.299 r  vehicle_location_process.loc_y_signed[0]_i_64/O
                         net (fo=1, routed)           0.676    11.975    vehicle_location_process.loc_y_signed[0]_i_64_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.379 r  vehicle_location_process.loc_y_signed_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.379    vehicle_location_process.loc_y_signed_reg[0]_i_23_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.496 r  vehicle_location_process.loc_y_signed_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.496    vehicle_location_process.loc_y_signed_reg[4]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  vehicle_location_process.loc_y_signed_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.613    vehicle_location_process.loc_y_signed_reg[8]_i_18_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.928 r  vehicle_location_process.loc_y_signed_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.635    13.563    vehicle_location_process.loc_y_signed_reg[12]_i_18_n_4
    SLICE_X57Y8          LUT3 (Prop_lut3_I2_O)        0.307    13.870 r  vehicle_location_process.loc_y_signed[12]_i_20/O
                         net (fo=2, routed)           0.423    14.293    vehicle_location_process.loc_y_signed[12]_i_20_n_0
    SLICE_X55Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.417 r  vehicle_location_process.loc_y_signed[12]_i_9/O
                         net (fo=2, routed)           0.459    14.877    vehicle_location_process.loc_y_signed[12]_i_9_n_0
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.001 r  vehicle_location_process.loc_y_signed[12]_i_13/O
                         net (fo=1, routed)           0.000    15.001    vehicle_location_process.loc_y_signed[12]_i_13_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.381 r  vehicle_location_process.loc_y_signed_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.381    vehicle_location_process.loc_y_signed_reg[12]_i_3_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.704 r  vehicle_location_process.loc_y_signed_reg[16]_i_3/O[1]
                         net (fo=6, routed)           0.530    16.234    vehicle_location_process.loc_y_signed_reg[16]_i_3_n_6
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.306    16.540 r  vehicle_location_process.loc_y_signed[27]_i_115/O
                         net (fo=1, routed)           0.000    16.540    vehicle_location_process.loc_y_signed[27]_i_115_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.090 r  vehicle_location_process.loc_y_signed_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.090    vehicle_location_process.loc_y_signed_reg[27]_i_98_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.204 r  vehicle_location_process.loc_y_signed_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    17.204    vehicle_location_process.loc_y_signed_reg[27]_i_78_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.538 r  vehicle_location_process.loc_y_signed_reg[27]_i_41/O[1]
                         net (fo=3, routed)           0.498    18.036    vehicle_location_process.loc_y_signed_reg[27]_i_41_n_6
    SLICE_X49Y13         LUT4 (Prop_lut4_I0_O)        0.303    18.339 r  vehicle_location_process.loc_y_signed[27]_i_64/O
                         net (fo=1, routed)           0.880    19.219    vehicle_location_process.loc_y_signed[27]_i_64_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.617 r  vehicle_location_process.loc_y_signed_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.617    vehicle_location_process.loc_y_signed_reg[27]_i_26_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  vehicle_location_process.loc_y_signed_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.731    vehicle_location_process.loc_y_signed_reg[27]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.002 f  vehicle_location_process.loc_y_signed_reg[27]_i_5/CO[0]
                         net (fo=2, routed)           0.536    20.538    vehicle_location_process.loc_y_signed_reg[27]_i_5_n_3
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.373    20.911 r  vehicle_location_process.loc_y_signed[27]_i_3/O
                         net (fo=55, routed)          0.791    21.702    vehicle_location_process.loc_y_signed[27]_i_3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124    21.826 r  vehicle_location_process.loc_y_signed[4]_i_8/O
                         net (fo=1, routed)           0.000    21.826    vehicle_location_process.loc_y_signed[4]_i_8_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.358 r  vehicle_location_process.loc_y_signed_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.358    vehicle_location_process.loc_y_signed_reg[4]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  vehicle_location_process.loc_y_signed_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.472    vehicle_location_process.loc_y_signed_reg[8]_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  vehicle_location_process.loc_y_signed_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.586    vehicle_location_process.loc_y_signed_reg[12]_i_2_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  vehicle_location_process.loc_y_signed_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.700    vehicle_location_process.loc_y_signed_reg[16]_i_2_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  vehicle_location_process.loc_y_signed_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.814    vehicle_location_process.loc_y_signed_reg[20]_i_2_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.928 r  vehicle_location_process.loc_y_signed_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.928    vehicle_location_process.loc_y_signed_reg[24]_i_2_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.167 r  vehicle_location_process.loc_y_signed_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.311    23.477    loc_y_signed1[27]
    SLICE_X44Y14         LUT5 (Prop_lut5_I0_O)        0.302    23.779 r  vehicle_location_process.loc_y_signed[27]_i_1/O
                         net (fo=1, routed)           0.000    23.779    vehicle_location_process.loc_y_signed[27]_i_1_n_0
    SLICE_X44Y14         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X44Y14         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[27]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)        0.031    15.054    vehicle_location_process.loc_y_signed_reg[27]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -23.779    
  -------------------------------------------------------------------
                         slack                                 -8.725    

Slack (VIOLATED) :        -8.721ns  (required time - arrival time)
  Source:                 vehicle_location_process.loc_y_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vehicle_location_process.loc_y_signed_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.690ns  (logic 9.894ns (52.938%)  route 8.796ns (47.062%))
  Logic Levels:           37  (CARRY4=25 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X47Y0          FDRE                                         r  vehicle_location_process.loc_y_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.456     5.545 f  vehicle_location_process.loc_y_v_reg[0]/Q
                         net (fo=7, routed)           0.208     5.754    vehicle_location_process.loc_y_v_reg_n_0_[0]
    SLICE_X46Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.878 r  vehicle_location_process.loc_y_signed[4]_i_58/O
                         net (fo=1, routed)           0.323     6.201    vehicle_location_process.loc_y_signed[4]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  vehicle_location_process.loc_y_signed_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.781    vehicle_location_process.loc_y_signed_reg[4]_i_53_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  vehicle_location_process.loc_y_signed_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.895    vehicle_location_process.loc_y_signed_reg[8]_i_52_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  vehicle_location_process.loc_y_signed_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.009    vehicle_location_process.loc_y_signed_reg[12]_i_52_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  vehicle_location_process.loc_y_signed_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.123    vehicle_location_process.loc_y_signed_reg[16]_i_51_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 f  vehicle_location_process.loc_y_signed_reg[27]_i_73/O[1]
                         net (fo=11, routed)          0.418     7.875    loc_y_signed3[18]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.303     8.178 f  vehicle_location_process.loc_y_signed[20]_i_54/O
                         net (fo=23, routed)          0.481     8.659    vehicle_location_process.loc_y_signed[20]_i_54_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.783 r  vehicle_location_process.loc_y_signed[4]_i_33/O
                         net (fo=2, routed)           0.704     9.487    vehicle_location_process.loc_y_signed[4]_i_33_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.872 r  vehicle_location_process.loc_y_signed_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     9.872    vehicle_location_process.loc_y_signed_reg[0]_i_84_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  vehicle_location_process.loc_y_signed_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.986    vehicle_location_process.loc_y_signed_reg[0]_i_40_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  vehicle_location_process.loc_y_signed_reg[4]_i_54/O[2]
                         net (fo=4, routed)           0.772    10.997    vehicle_location_process.loc_y_signed_reg[4]_i_54_n_5
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    11.299 r  vehicle_location_process.loc_y_signed[0]_i_64/O
                         net (fo=1, routed)           0.676    11.975    vehicle_location_process.loc_y_signed[0]_i_64_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.379 r  vehicle_location_process.loc_y_signed_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.379    vehicle_location_process.loc_y_signed_reg[0]_i_23_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.496 r  vehicle_location_process.loc_y_signed_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.496    vehicle_location_process.loc_y_signed_reg[4]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  vehicle_location_process.loc_y_signed_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.613    vehicle_location_process.loc_y_signed_reg[8]_i_18_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.928 r  vehicle_location_process.loc_y_signed_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.635    13.563    vehicle_location_process.loc_y_signed_reg[12]_i_18_n_4
    SLICE_X57Y8          LUT3 (Prop_lut3_I2_O)        0.307    13.870 r  vehicle_location_process.loc_y_signed[12]_i_20/O
                         net (fo=2, routed)           0.423    14.293    vehicle_location_process.loc_y_signed[12]_i_20_n_0
    SLICE_X55Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.417 r  vehicle_location_process.loc_y_signed[12]_i_9/O
                         net (fo=2, routed)           0.459    14.877    vehicle_location_process.loc_y_signed[12]_i_9_n_0
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.001 r  vehicle_location_process.loc_y_signed[12]_i_13/O
                         net (fo=1, routed)           0.000    15.001    vehicle_location_process.loc_y_signed[12]_i_13_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.381 r  vehicle_location_process.loc_y_signed_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.381    vehicle_location_process.loc_y_signed_reg[12]_i_3_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.704 r  vehicle_location_process.loc_y_signed_reg[16]_i_3/O[1]
                         net (fo=6, routed)           0.530    16.234    vehicle_location_process.loc_y_signed_reg[16]_i_3_n_6
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.306    16.540 r  vehicle_location_process.loc_y_signed[27]_i_115/O
                         net (fo=1, routed)           0.000    16.540    vehicle_location_process.loc_y_signed[27]_i_115_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.090 r  vehicle_location_process.loc_y_signed_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.090    vehicle_location_process.loc_y_signed_reg[27]_i_98_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.204 r  vehicle_location_process.loc_y_signed_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    17.204    vehicle_location_process.loc_y_signed_reg[27]_i_78_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.538 r  vehicle_location_process.loc_y_signed_reg[27]_i_41/O[1]
                         net (fo=3, routed)           0.498    18.036    vehicle_location_process.loc_y_signed_reg[27]_i_41_n_6
    SLICE_X49Y13         LUT4 (Prop_lut4_I0_O)        0.303    18.339 r  vehicle_location_process.loc_y_signed[27]_i_64/O
                         net (fo=1, routed)           0.880    19.219    vehicle_location_process.loc_y_signed[27]_i_64_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.617 r  vehicle_location_process.loc_y_signed_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.617    vehicle_location_process.loc_y_signed_reg[27]_i_26_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  vehicle_location_process.loc_y_signed_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.731    vehicle_location_process.loc_y_signed_reg[27]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.002 f  vehicle_location_process.loc_y_signed_reg[27]_i_5/CO[0]
                         net (fo=2, routed)           0.536    20.538    vehicle_location_process.loc_y_signed_reg[27]_i_5_n_3
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.373    20.911 r  vehicle_location_process.loc_y_signed[27]_i_3/O
                         net (fo=55, routed)          0.791    21.702    vehicle_location_process.loc_y_signed[27]_i_3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124    21.826 r  vehicle_location_process.loc_y_signed[4]_i_8/O
                         net (fo=1, routed)           0.000    21.826    vehicle_location_process.loc_y_signed[4]_i_8_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.358 r  vehicle_location_process.loc_y_signed_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.358    vehicle_location_process.loc_y_signed_reg[4]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  vehicle_location_process.loc_y_signed_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.472    vehicle_location_process.loc_y_signed_reg[8]_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  vehicle_location_process.loc_y_signed_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.586    vehicle_location_process.loc_y_signed_reg[12]_i_2_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  vehicle_location_process.loc_y_signed_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.700    vehicle_location_process.loc_y_signed_reg[16]_i_2_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.013 r  vehicle_location_process.loc_y_signed_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.460    23.473    loc_y_signed1[20]
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.306    23.779 r  vehicle_location_process.loc_y_signed[20]_i_1/O
                         net (fo=1, routed)           0.000    23.779    vehicle_location_process.loc_y_signed[20]_i_1_n_0
    SLICE_X45Y10         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.446    14.787    CLK_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[20]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X45Y10         FDRE (Setup_fdre_C_D)        0.032    15.058    vehicle_location_process.loc_y_signed_reg[20]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -23.779    
  -------------------------------------------------------------------
                         slack                                 -8.721    

Slack (VIOLATED) :        -8.709ns  (required time - arrival time)
  Source:                 vehicle_location_process.loc_y_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vehicle_location_process.loc_y_signed_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.671ns  (logic 10.026ns (53.697%)  route 8.645ns (46.303%))
  Logic Levels:           38  (CARRY4=26 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X47Y0          FDRE                                         r  vehicle_location_process.loc_y_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.456     5.545 f  vehicle_location_process.loc_y_v_reg[0]/Q
                         net (fo=7, routed)           0.208     5.754    vehicle_location_process.loc_y_v_reg_n_0_[0]
    SLICE_X46Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.878 r  vehicle_location_process.loc_y_signed[4]_i_58/O
                         net (fo=1, routed)           0.323     6.201    vehicle_location_process.loc_y_signed[4]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  vehicle_location_process.loc_y_signed_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.781    vehicle_location_process.loc_y_signed_reg[4]_i_53_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  vehicle_location_process.loc_y_signed_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.895    vehicle_location_process.loc_y_signed_reg[8]_i_52_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  vehicle_location_process.loc_y_signed_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.009    vehicle_location_process.loc_y_signed_reg[12]_i_52_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  vehicle_location_process.loc_y_signed_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.123    vehicle_location_process.loc_y_signed_reg[16]_i_51_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 f  vehicle_location_process.loc_y_signed_reg[27]_i_73/O[1]
                         net (fo=11, routed)          0.418     7.875    loc_y_signed3[18]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.303     8.178 f  vehicle_location_process.loc_y_signed[20]_i_54/O
                         net (fo=23, routed)          0.481     8.659    vehicle_location_process.loc_y_signed[20]_i_54_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.783 r  vehicle_location_process.loc_y_signed[4]_i_33/O
                         net (fo=2, routed)           0.704     9.487    vehicle_location_process.loc_y_signed[4]_i_33_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.872 r  vehicle_location_process.loc_y_signed_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     9.872    vehicle_location_process.loc_y_signed_reg[0]_i_84_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  vehicle_location_process.loc_y_signed_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.986    vehicle_location_process.loc_y_signed_reg[0]_i_40_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  vehicle_location_process.loc_y_signed_reg[4]_i_54/O[2]
                         net (fo=4, routed)           0.772    10.997    vehicle_location_process.loc_y_signed_reg[4]_i_54_n_5
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    11.299 r  vehicle_location_process.loc_y_signed[0]_i_64/O
                         net (fo=1, routed)           0.676    11.975    vehicle_location_process.loc_y_signed[0]_i_64_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.379 r  vehicle_location_process.loc_y_signed_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.379    vehicle_location_process.loc_y_signed_reg[0]_i_23_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.496 r  vehicle_location_process.loc_y_signed_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.496    vehicle_location_process.loc_y_signed_reg[4]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  vehicle_location_process.loc_y_signed_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.613    vehicle_location_process.loc_y_signed_reg[8]_i_18_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.928 r  vehicle_location_process.loc_y_signed_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.635    13.563    vehicle_location_process.loc_y_signed_reg[12]_i_18_n_4
    SLICE_X57Y8          LUT3 (Prop_lut3_I2_O)        0.307    13.870 r  vehicle_location_process.loc_y_signed[12]_i_20/O
                         net (fo=2, routed)           0.423    14.293    vehicle_location_process.loc_y_signed[12]_i_20_n_0
    SLICE_X55Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.417 r  vehicle_location_process.loc_y_signed[12]_i_9/O
                         net (fo=2, routed)           0.459    14.877    vehicle_location_process.loc_y_signed[12]_i_9_n_0
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.001 r  vehicle_location_process.loc_y_signed[12]_i_13/O
                         net (fo=1, routed)           0.000    15.001    vehicle_location_process.loc_y_signed[12]_i_13_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.381 r  vehicle_location_process.loc_y_signed_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.381    vehicle_location_process.loc_y_signed_reg[12]_i_3_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.704 r  vehicle_location_process.loc_y_signed_reg[16]_i_3/O[1]
                         net (fo=6, routed)           0.530    16.234    vehicle_location_process.loc_y_signed_reg[16]_i_3_n_6
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.306    16.540 r  vehicle_location_process.loc_y_signed[27]_i_115/O
                         net (fo=1, routed)           0.000    16.540    vehicle_location_process.loc_y_signed[27]_i_115_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.090 r  vehicle_location_process.loc_y_signed_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.090    vehicle_location_process.loc_y_signed_reg[27]_i_98_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.204 r  vehicle_location_process.loc_y_signed_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    17.204    vehicle_location_process.loc_y_signed_reg[27]_i_78_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.538 r  vehicle_location_process.loc_y_signed_reg[27]_i_41/O[1]
                         net (fo=3, routed)           0.498    18.036    vehicle_location_process.loc_y_signed_reg[27]_i_41_n_6
    SLICE_X49Y13         LUT4 (Prop_lut4_I0_O)        0.303    18.339 r  vehicle_location_process.loc_y_signed[27]_i_64/O
                         net (fo=1, routed)           0.880    19.219    vehicle_location_process.loc_y_signed[27]_i_64_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.617 r  vehicle_location_process.loc_y_signed_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.617    vehicle_location_process.loc_y_signed_reg[27]_i_26_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  vehicle_location_process.loc_y_signed_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.731    vehicle_location_process.loc_y_signed_reg[27]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.002 f  vehicle_location_process.loc_y_signed_reg[27]_i_5/CO[0]
                         net (fo=2, routed)           0.536    20.538    vehicle_location_process.loc_y_signed_reg[27]_i_5_n_3
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.373    20.911 r  vehicle_location_process.loc_y_signed[27]_i_3/O
                         net (fo=55, routed)          0.791    21.702    vehicle_location_process.loc_y_signed[27]_i_3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124    21.826 r  vehicle_location_process.loc_y_signed[4]_i_8/O
                         net (fo=1, routed)           0.000    21.826    vehicle_location_process.loc_y_signed[4]_i_8_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.358 r  vehicle_location_process.loc_y_signed_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.358    vehicle_location_process.loc_y_signed_reg[4]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  vehicle_location_process.loc_y_signed_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.472    vehicle_location_process.loc_y_signed_reg[8]_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  vehicle_location_process.loc_y_signed_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.586    vehicle_location_process.loc_y_signed_reg[12]_i_2_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  vehicle_location_process.loc_y_signed_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.700    vehicle_location_process.loc_y_signed_reg[16]_i_2_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  vehicle_location_process.loc_y_signed_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.814    vehicle_location_process.loc_y_signed_reg[20]_i_2_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.148 r  vehicle_location_process.loc_y_signed_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.310    23.458    loc_y_signed1[22]
    SLICE_X44Y13         LUT5 (Prop_lut5_I0_O)        0.303    23.761 r  vehicle_location_process.loc_y_signed[22]_i_1/O
                         net (fo=1, routed)           0.000    23.761    vehicle_location_process.loc_y_signed[22]_i_1_n_0
    SLICE_X44Y13         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X44Y13         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[22]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X44Y13         FDRE (Setup_fdre_C_D)        0.029    15.052    vehicle_location_process.loc_y_signed_reg[22]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -23.761    
  -------------------------------------------------------------------
                         slack                                 -8.709    

Slack (VIOLATED) :        -8.698ns  (required time - arrival time)
  Source:                 vehicle_location_process.loc_y_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vehicle_location_process.loc_y_signed_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.698ns  (logic 10.008ns (53.525%)  route 8.690ns (46.475%))
  Logic Levels:           38  (CARRY4=26 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X47Y0          FDRE                                         r  vehicle_location_process.loc_y_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.456     5.545 f  vehicle_location_process.loc_y_v_reg[0]/Q
                         net (fo=7, routed)           0.208     5.754    vehicle_location_process.loc_y_v_reg_n_0_[0]
    SLICE_X46Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.878 r  vehicle_location_process.loc_y_signed[4]_i_58/O
                         net (fo=1, routed)           0.323     6.201    vehicle_location_process.loc_y_signed[4]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  vehicle_location_process.loc_y_signed_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.781    vehicle_location_process.loc_y_signed_reg[4]_i_53_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  vehicle_location_process.loc_y_signed_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.895    vehicle_location_process.loc_y_signed_reg[8]_i_52_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  vehicle_location_process.loc_y_signed_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.009    vehicle_location_process.loc_y_signed_reg[12]_i_52_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  vehicle_location_process.loc_y_signed_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.123    vehicle_location_process.loc_y_signed_reg[16]_i_51_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 f  vehicle_location_process.loc_y_signed_reg[27]_i_73/O[1]
                         net (fo=11, routed)          0.418     7.875    loc_y_signed3[18]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.303     8.178 f  vehicle_location_process.loc_y_signed[20]_i_54/O
                         net (fo=23, routed)          0.481     8.659    vehicle_location_process.loc_y_signed[20]_i_54_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.783 r  vehicle_location_process.loc_y_signed[4]_i_33/O
                         net (fo=2, routed)           0.704     9.487    vehicle_location_process.loc_y_signed[4]_i_33_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.872 r  vehicle_location_process.loc_y_signed_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     9.872    vehicle_location_process.loc_y_signed_reg[0]_i_84_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  vehicle_location_process.loc_y_signed_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.986    vehicle_location_process.loc_y_signed_reg[0]_i_40_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  vehicle_location_process.loc_y_signed_reg[4]_i_54/O[2]
                         net (fo=4, routed)           0.772    10.997    vehicle_location_process.loc_y_signed_reg[4]_i_54_n_5
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    11.299 r  vehicle_location_process.loc_y_signed[0]_i_64/O
                         net (fo=1, routed)           0.676    11.975    vehicle_location_process.loc_y_signed[0]_i_64_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.379 r  vehicle_location_process.loc_y_signed_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.379    vehicle_location_process.loc_y_signed_reg[0]_i_23_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.496 r  vehicle_location_process.loc_y_signed_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.496    vehicle_location_process.loc_y_signed_reg[4]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  vehicle_location_process.loc_y_signed_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.613    vehicle_location_process.loc_y_signed_reg[8]_i_18_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.928 r  vehicle_location_process.loc_y_signed_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.635    13.563    vehicle_location_process.loc_y_signed_reg[12]_i_18_n_4
    SLICE_X57Y8          LUT3 (Prop_lut3_I2_O)        0.307    13.870 r  vehicle_location_process.loc_y_signed[12]_i_20/O
                         net (fo=2, routed)           0.423    14.293    vehicle_location_process.loc_y_signed[12]_i_20_n_0
    SLICE_X55Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.417 r  vehicle_location_process.loc_y_signed[12]_i_9/O
                         net (fo=2, routed)           0.459    14.877    vehicle_location_process.loc_y_signed[12]_i_9_n_0
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.001 r  vehicle_location_process.loc_y_signed[12]_i_13/O
                         net (fo=1, routed)           0.000    15.001    vehicle_location_process.loc_y_signed[12]_i_13_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.381 r  vehicle_location_process.loc_y_signed_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.381    vehicle_location_process.loc_y_signed_reg[12]_i_3_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.704 r  vehicle_location_process.loc_y_signed_reg[16]_i_3/O[1]
                         net (fo=6, routed)           0.530    16.234    vehicle_location_process.loc_y_signed_reg[16]_i_3_n_6
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.306    16.540 r  vehicle_location_process.loc_y_signed[27]_i_115/O
                         net (fo=1, routed)           0.000    16.540    vehicle_location_process.loc_y_signed[27]_i_115_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.090 r  vehicle_location_process.loc_y_signed_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.090    vehicle_location_process.loc_y_signed_reg[27]_i_98_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.204 r  vehicle_location_process.loc_y_signed_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    17.204    vehicle_location_process.loc_y_signed_reg[27]_i_78_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.538 r  vehicle_location_process.loc_y_signed_reg[27]_i_41/O[1]
                         net (fo=3, routed)           0.498    18.036    vehicle_location_process.loc_y_signed_reg[27]_i_41_n_6
    SLICE_X49Y13         LUT4 (Prop_lut4_I0_O)        0.303    18.339 r  vehicle_location_process.loc_y_signed[27]_i_64/O
                         net (fo=1, routed)           0.880    19.219    vehicle_location_process.loc_y_signed[27]_i_64_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.617 r  vehicle_location_process.loc_y_signed_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.617    vehicle_location_process.loc_y_signed_reg[27]_i_26_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  vehicle_location_process.loc_y_signed_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.731    vehicle_location_process.loc_y_signed_reg[27]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.002 f  vehicle_location_process.loc_y_signed_reg[27]_i_5/CO[0]
                         net (fo=2, routed)           0.536    20.538    vehicle_location_process.loc_y_signed_reg[27]_i_5_n_3
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.373    20.911 r  vehicle_location_process.loc_y_signed[27]_i_3/O
                         net (fo=55, routed)          0.791    21.702    vehicle_location_process.loc_y_signed[27]_i_3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124    21.826 r  vehicle_location_process.loc_y_signed[4]_i_8/O
                         net (fo=1, routed)           0.000    21.826    vehicle_location_process.loc_y_signed[4]_i_8_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.358 r  vehicle_location_process.loc_y_signed_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.358    vehicle_location_process.loc_y_signed_reg[4]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  vehicle_location_process.loc_y_signed_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.472    vehicle_location_process.loc_y_signed_reg[8]_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  vehicle_location_process.loc_y_signed_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.586    vehicle_location_process.loc_y_signed_reg[12]_i_2_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  vehicle_location_process.loc_y_signed_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.700    vehicle_location_process.loc_y_signed_reg[16]_i_2_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  vehicle_location_process.loc_y_signed_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.814    vehicle_location_process.loc_y_signed_reg[20]_i_2_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.127 r  vehicle_location_process.loc_y_signed_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.354    23.481    loc_y_signed1[24]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.306    23.787 r  vehicle_location_process.loc_y_signed[24]_i_1/O
                         net (fo=1, routed)           0.000    23.787    vehicle_location_process.loc_y_signed[24]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[24]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.081    15.089    vehicle_location_process.loc_y_signed_reg[24]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -23.787    
  -------------------------------------------------------------------
                         slack                                 -8.698    

Slack (VIOLATED) :        -8.693ns  (required time - arrival time)
  Source:                 vehicle_location_process.loc_y_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vehicle_location_process.loc_y_signed_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.658ns  (logic 10.024ns (53.725%)  route 8.634ns (46.275%))
  Logic Levels:           39  (CARRY4=27 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X47Y0          FDRE                                         r  vehicle_location_process.loc_y_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.456     5.545 f  vehicle_location_process.loc_y_v_reg[0]/Q
                         net (fo=7, routed)           0.208     5.754    vehicle_location_process.loc_y_v_reg_n_0_[0]
    SLICE_X46Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.878 r  vehicle_location_process.loc_y_signed[4]_i_58/O
                         net (fo=1, routed)           0.323     6.201    vehicle_location_process.loc_y_signed[4]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  vehicle_location_process.loc_y_signed_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.781    vehicle_location_process.loc_y_signed_reg[4]_i_53_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  vehicle_location_process.loc_y_signed_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.895    vehicle_location_process.loc_y_signed_reg[8]_i_52_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  vehicle_location_process.loc_y_signed_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.009    vehicle_location_process.loc_y_signed_reg[12]_i_52_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  vehicle_location_process.loc_y_signed_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.123    vehicle_location_process.loc_y_signed_reg[16]_i_51_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 f  vehicle_location_process.loc_y_signed_reg[27]_i_73/O[1]
                         net (fo=11, routed)          0.418     7.875    loc_y_signed3[18]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.303     8.178 f  vehicle_location_process.loc_y_signed[20]_i_54/O
                         net (fo=23, routed)          0.481     8.659    vehicle_location_process.loc_y_signed[20]_i_54_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.783 r  vehicle_location_process.loc_y_signed[4]_i_33/O
                         net (fo=2, routed)           0.704     9.487    vehicle_location_process.loc_y_signed[4]_i_33_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.872 r  vehicle_location_process.loc_y_signed_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     9.872    vehicle_location_process.loc_y_signed_reg[0]_i_84_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  vehicle_location_process.loc_y_signed_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.986    vehicle_location_process.loc_y_signed_reg[0]_i_40_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  vehicle_location_process.loc_y_signed_reg[4]_i_54/O[2]
                         net (fo=4, routed)           0.772    10.997    vehicle_location_process.loc_y_signed_reg[4]_i_54_n_5
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    11.299 r  vehicle_location_process.loc_y_signed[0]_i_64/O
                         net (fo=1, routed)           0.676    11.975    vehicle_location_process.loc_y_signed[0]_i_64_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.379 r  vehicle_location_process.loc_y_signed_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.379    vehicle_location_process.loc_y_signed_reg[0]_i_23_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.496 r  vehicle_location_process.loc_y_signed_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.496    vehicle_location_process.loc_y_signed_reg[4]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  vehicle_location_process.loc_y_signed_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.613    vehicle_location_process.loc_y_signed_reg[8]_i_18_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.928 r  vehicle_location_process.loc_y_signed_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.635    13.563    vehicle_location_process.loc_y_signed_reg[12]_i_18_n_4
    SLICE_X57Y8          LUT3 (Prop_lut3_I2_O)        0.307    13.870 r  vehicle_location_process.loc_y_signed[12]_i_20/O
                         net (fo=2, routed)           0.423    14.293    vehicle_location_process.loc_y_signed[12]_i_20_n_0
    SLICE_X55Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.417 r  vehicle_location_process.loc_y_signed[12]_i_9/O
                         net (fo=2, routed)           0.459    14.877    vehicle_location_process.loc_y_signed[12]_i_9_n_0
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.001 r  vehicle_location_process.loc_y_signed[12]_i_13/O
                         net (fo=1, routed)           0.000    15.001    vehicle_location_process.loc_y_signed[12]_i_13_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.381 r  vehicle_location_process.loc_y_signed_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.381    vehicle_location_process.loc_y_signed_reg[12]_i_3_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.704 r  vehicle_location_process.loc_y_signed_reg[16]_i_3/O[1]
                         net (fo=6, routed)           0.530    16.234    vehicle_location_process.loc_y_signed_reg[16]_i_3_n_6
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.306    16.540 r  vehicle_location_process.loc_y_signed[27]_i_115/O
                         net (fo=1, routed)           0.000    16.540    vehicle_location_process.loc_y_signed[27]_i_115_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.090 r  vehicle_location_process.loc_y_signed_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.090    vehicle_location_process.loc_y_signed_reg[27]_i_98_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.204 r  vehicle_location_process.loc_y_signed_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    17.204    vehicle_location_process.loc_y_signed_reg[27]_i_78_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.538 r  vehicle_location_process.loc_y_signed_reg[27]_i_41/O[1]
                         net (fo=3, routed)           0.498    18.036    vehicle_location_process.loc_y_signed_reg[27]_i_41_n_6
    SLICE_X49Y13         LUT4 (Prop_lut4_I0_O)        0.303    18.339 r  vehicle_location_process.loc_y_signed[27]_i_64/O
                         net (fo=1, routed)           0.880    19.219    vehicle_location_process.loc_y_signed[27]_i_64_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.617 r  vehicle_location_process.loc_y_signed_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.617    vehicle_location_process.loc_y_signed_reg[27]_i_26_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  vehicle_location_process.loc_y_signed_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.731    vehicle_location_process.loc_y_signed_reg[27]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.002 f  vehicle_location_process.loc_y_signed_reg[27]_i_5/CO[0]
                         net (fo=2, routed)           0.536    20.538    vehicle_location_process.loc_y_signed_reg[27]_i_5_n_3
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.373    20.911 r  vehicle_location_process.loc_y_signed[27]_i_3/O
                         net (fo=55, routed)          0.791    21.702    vehicle_location_process.loc_y_signed[27]_i_3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124    21.826 r  vehicle_location_process.loc_y_signed[4]_i_8/O
                         net (fo=1, routed)           0.000    21.826    vehicle_location_process.loc_y_signed[4]_i_8_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.358 r  vehicle_location_process.loc_y_signed_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.358    vehicle_location_process.loc_y_signed_reg[4]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  vehicle_location_process.loc_y_signed_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.472    vehicle_location_process.loc_y_signed_reg[8]_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  vehicle_location_process.loc_y_signed_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.586    vehicle_location_process.loc_y_signed_reg[12]_i_2_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  vehicle_location_process.loc_y_signed_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.700    vehicle_location_process.loc_y_signed_reg[16]_i_2_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  vehicle_location_process.loc_y_signed_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.814    vehicle_location_process.loc_y_signed_reg[20]_i_2_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.928 r  vehicle_location_process.loc_y_signed_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.928    vehicle_location_process.loc_y_signed_reg[24]_i_2_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.150 r  vehicle_location_process.loc_y_signed_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.299    23.448    loc_y_signed1[25]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.299    23.747 r  vehicle_location_process.loc_y_signed[25]_i_1/O
                         net (fo=1, routed)           0.000    23.747    vehicle_location_process.loc_y_signed[25]_i_1_n_0
    SLICE_X45Y14         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X45Y14         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[25]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X45Y14         FDRE (Setup_fdre_C_D)        0.031    15.054    vehicle_location_process.loc_y_signed_reg[25]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -23.747    
  -------------------------------------------------------------------
                         slack                                 -8.693    

Slack (VIOLATED) :        -8.678ns  (required time - arrival time)
  Source:                 vehicle_location_process.loc_y_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vehicle_location_process.loc_y_signed_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.674ns  (logic 9.910ns (53.068%)  route 8.764ns (46.932%))
  Logic Levels:           38  (CARRY4=26 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X47Y0          FDRE                                         r  vehicle_location_process.loc_y_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.456     5.545 f  vehicle_location_process.loc_y_v_reg[0]/Q
                         net (fo=7, routed)           0.208     5.754    vehicle_location_process.loc_y_v_reg_n_0_[0]
    SLICE_X46Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.878 r  vehicle_location_process.loc_y_signed[4]_i_58/O
                         net (fo=1, routed)           0.323     6.201    vehicle_location_process.loc_y_signed[4]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  vehicle_location_process.loc_y_signed_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.781    vehicle_location_process.loc_y_signed_reg[4]_i_53_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  vehicle_location_process.loc_y_signed_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.895    vehicle_location_process.loc_y_signed_reg[8]_i_52_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  vehicle_location_process.loc_y_signed_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.009    vehicle_location_process.loc_y_signed_reg[12]_i_52_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  vehicle_location_process.loc_y_signed_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.123    vehicle_location_process.loc_y_signed_reg[16]_i_51_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 f  vehicle_location_process.loc_y_signed_reg[27]_i_73/O[1]
                         net (fo=11, routed)          0.418     7.875    loc_y_signed3[18]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.303     8.178 f  vehicle_location_process.loc_y_signed[20]_i_54/O
                         net (fo=23, routed)          0.481     8.659    vehicle_location_process.loc_y_signed[20]_i_54_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.783 r  vehicle_location_process.loc_y_signed[4]_i_33/O
                         net (fo=2, routed)           0.704     9.487    vehicle_location_process.loc_y_signed[4]_i_33_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.872 r  vehicle_location_process.loc_y_signed_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     9.872    vehicle_location_process.loc_y_signed_reg[0]_i_84_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  vehicle_location_process.loc_y_signed_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.986    vehicle_location_process.loc_y_signed_reg[0]_i_40_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  vehicle_location_process.loc_y_signed_reg[4]_i_54/O[2]
                         net (fo=4, routed)           0.772    10.997    vehicle_location_process.loc_y_signed_reg[4]_i_54_n_5
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    11.299 r  vehicle_location_process.loc_y_signed[0]_i_64/O
                         net (fo=1, routed)           0.676    11.975    vehicle_location_process.loc_y_signed[0]_i_64_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.379 r  vehicle_location_process.loc_y_signed_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.379    vehicle_location_process.loc_y_signed_reg[0]_i_23_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.496 r  vehicle_location_process.loc_y_signed_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.496    vehicle_location_process.loc_y_signed_reg[4]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  vehicle_location_process.loc_y_signed_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.613    vehicle_location_process.loc_y_signed_reg[8]_i_18_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.928 r  vehicle_location_process.loc_y_signed_reg[12]_i_18/O[3]
                         net (fo=3, routed)           0.635    13.563    vehicle_location_process.loc_y_signed_reg[12]_i_18_n_4
    SLICE_X57Y8          LUT3 (Prop_lut3_I2_O)        0.307    13.870 r  vehicle_location_process.loc_y_signed[12]_i_20/O
                         net (fo=2, routed)           0.423    14.293    vehicle_location_process.loc_y_signed[12]_i_20_n_0
    SLICE_X55Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.417 r  vehicle_location_process.loc_y_signed[12]_i_9/O
                         net (fo=2, routed)           0.459    14.877    vehicle_location_process.loc_y_signed[12]_i_9_n_0
    SLICE_X52Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.001 r  vehicle_location_process.loc_y_signed[12]_i_13/O
                         net (fo=1, routed)           0.000    15.001    vehicle_location_process.loc_y_signed[12]_i_13_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.381 r  vehicle_location_process.loc_y_signed_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.381    vehicle_location_process.loc_y_signed_reg[12]_i_3_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.704 r  vehicle_location_process.loc_y_signed_reg[16]_i_3/O[1]
                         net (fo=6, routed)           0.530    16.234    vehicle_location_process.loc_y_signed_reg[16]_i_3_n_6
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.306    16.540 r  vehicle_location_process.loc_y_signed[27]_i_115/O
                         net (fo=1, routed)           0.000    16.540    vehicle_location_process.loc_y_signed[27]_i_115_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.090 r  vehicle_location_process.loc_y_signed_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.090    vehicle_location_process.loc_y_signed_reg[27]_i_98_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.204 r  vehicle_location_process.loc_y_signed_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    17.204    vehicle_location_process.loc_y_signed_reg[27]_i_78_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.538 r  vehicle_location_process.loc_y_signed_reg[27]_i_41/O[1]
                         net (fo=3, routed)           0.498    18.036    vehicle_location_process.loc_y_signed_reg[27]_i_41_n_6
    SLICE_X49Y13         LUT4 (Prop_lut4_I0_O)        0.303    18.339 r  vehicle_location_process.loc_y_signed[27]_i_64/O
                         net (fo=1, routed)           0.880    19.219    vehicle_location_process.loc_y_signed[27]_i_64_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.617 r  vehicle_location_process.loc_y_signed_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.617    vehicle_location_process.loc_y_signed_reg[27]_i_26_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  vehicle_location_process.loc_y_signed_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.731    vehicle_location_process.loc_y_signed_reg[27]_i_13_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.002 f  vehicle_location_process.loc_y_signed_reg[27]_i_5/CO[0]
                         net (fo=2, routed)           0.536    20.538    vehicle_location_process.loc_y_signed_reg[27]_i_5_n_3
    SLICE_X45Y10         LUT5 (Prop_lut5_I0_O)        0.373    20.911 r  vehicle_location_process.loc_y_signed[27]_i_3/O
                         net (fo=55, routed)          0.791    21.702    vehicle_location_process.loc_y_signed[27]_i_3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124    21.826 r  vehicle_location_process.loc_y_signed[4]_i_8/O
                         net (fo=1, routed)           0.000    21.826    vehicle_location_process.loc_y_signed[4]_i_8_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.358 r  vehicle_location_process.loc_y_signed_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.358    vehicle_location_process.loc_y_signed_reg[4]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  vehicle_location_process.loc_y_signed_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.472    vehicle_location_process.loc_y_signed_reg[8]_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  vehicle_location_process.loc_y_signed_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.586    vehicle_location_process.loc_y_signed_reg[12]_i_2_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  vehicle_location_process.loc_y_signed_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.700    vehicle_location_process.loc_y_signed_reg[16]_i_2_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  vehicle_location_process.loc_y_signed_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.814    vehicle_location_process.loc_y_signed_reg[20]_i_2_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.036 r  vehicle_location_process.loc_y_signed_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.429    23.464    loc_y_signed1[21]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.299    23.763 r  vehicle_location_process.loc_y_signed[21]_i_1/O
                         net (fo=1, routed)           0.000    23.763    vehicle_location_process.loc_y_signed[21]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  vehicle_location_process.loc_y_signed_reg[21]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.077    15.085    vehicle_location_process.loc_y_signed_reg[21]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -23.763    
  -------------------------------------------------------------------
                         slack                                 -8.678    

Slack (VIOLATED) :        -8.649ns  (required time - arrival time)
  Source:                 vehicle_location_process.loc_x_v_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vehicle_location_process.loc_x_signed_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.655ns  (logic 9.956ns (53.370%)  route 8.699ns (46.630%))
  Logic Levels:           37  (CARRY4=25 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.566     5.087    CLK_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  vehicle_location_process.loc_x_v_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  vehicle_location_process.loc_x_v_reg[0]_replica/Q
                         net (fo=10, routed)          0.315     5.859    vehicle_location_process.loc_x_v_reg_n_0_[0]_repN
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.983 r  vehicle_location_process.loc_x_signed[4]_i_58/O
                         net (fo=1, routed)           0.323     6.305    vehicle_location_process.loc_x_signed[4]_i_58_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.885 r  vehicle_location_process.loc_x_signed_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.885    vehicle_location_process.loc_x_signed_reg[4]_i_53_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  vehicle_location_process.loc_x_signed_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.999    vehicle_location_process.loc_x_signed_reg[8]_i_52_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  vehicle_location_process.loc_x_signed_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.113    vehicle_location_process.loc_x_signed_reg[12]_i_52_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  vehicle_location_process.loc_x_signed_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.227    vehicle_location_process.loc_x_signed_reg[16]_i_51_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  vehicle_location_process.loc_x_signed_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.341    vehicle_location_process.loc_x_signed_reg[27]_i_73_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 f  vehicle_location_process.loc_x_signed_reg[27]_i_36/O[1]
                         net (fo=11, routed)          0.664     8.339    loc_x_signed3[22]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.303     8.642 f  vehicle_location_process.loc_x_signed[24]_i_40/O
                         net (fo=23, routed)          0.325     8.967    vehicle_location_process.loc_x_signed[24]_i_40_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.091 r  vehicle_location_process.loc_x_signed[8]_i_32/O
                         net (fo=2, routed)           0.897     9.988    vehicle_location_process.loc_x_signed[8]_i_32_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.373 r  vehicle_location_process.loc_x_signed_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.373    vehicle_location_process.loc_x_signed_reg[0]_i_40_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.686 r  vehicle_location_process.loc_x_signed_reg[4]_i_54/O[3]
                         net (fo=3, routed)           0.620    11.305    vehicle_location_process.loc_x_signed_reg[4]_i_54_n_4
    SLICE_X29Y7          LUT6 (Prop_lut6_I5_O)        0.306    11.611 r  vehicle_location_process.loc_x_signed[4]_i_44/O
                         net (fo=1, routed)           0.530    12.141    vehicle_location_process.loc_x_signed[4]_i_44_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    12.697 r  vehicle_location_process.loc_x_signed_reg[4]_i_19/O[2]
                         net (fo=3, routed)           0.478    13.175    vehicle_location_process.loc_x_signed_reg[4]_i_19_n_5
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.302    13.477 r  vehicle_location_process.loc_x_signed[4]_i_23/O
                         net (fo=2, routed)           0.468    13.945    vehicle_location_process.loc_x_signed[4]_i_23_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.124    14.069 r  vehicle_location_process.loc_x_signed[4]_i_11/O
                         net (fo=2, routed)           0.623    14.692    vehicle_location_process.loc_x_signed[4]_i_11_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.816 r  vehicle_location_process.loc_x_signed[4]_i_15/O
                         net (fo=1, routed)           0.000    14.816    vehicle_location_process.loc_x_signed[4]_i_15_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.349 r  vehicle_location_process.loc_x_signed_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.349    vehicle_location_process.loc_x_signed_reg[4]_i_3_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.466 r  vehicle_location_process.loc_x_signed_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.466    vehicle_location_process.loc_x_signed_reg[8]_i_3_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.781 r  vehicle_location_process.loc_x_signed_reg[12]_i_3/O[3]
                         net (fo=6, routed)           0.832    16.614    vehicle_location_process.loc_x_signed_reg[12]_i_3_n_4
    SLICE_X33Y9          LUT2 (Prop_lut2_I1_O)        0.307    16.921 r  vehicle_location_process.loc_x_signed[27]_i_115/O
                         net (fo=1, routed)           0.000    16.921    vehicle_location_process.loc_x_signed[27]_i_115_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  vehicle_location_process.loc_x_signed_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.471    vehicle_location_process.loc_x_signed_reg[27]_i_98_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  vehicle_location_process.loc_x_signed_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    17.585    vehicle_location_process.loc_x_signed_reg[27]_i_78_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.807 r  vehicle_location_process.loc_x_signed_reg[27]_i_41/O[0]
                         net (fo=3, routed)           0.337    18.144    vehicle_location_process.loc_x_signed_reg[27]_i_41_n_7
    SLICE_X35Y11         LUT4 (Prop_lut4_I0_O)        0.299    18.443 r  vehicle_location_process.loc_x_signed[27]_i_65/O
                         net (fo=1, routed)           0.780    19.223    vehicle_location_process.loc_x_signed[27]_i_65_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.730 r  vehicle_location_process.loc_x_signed_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.730    vehicle_location_process.loc_x_signed_reg[27]_i_26_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.844 r  vehicle_location_process.loc_x_signed_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.844    vehicle_location_process.loc_x_signed_reg[27]_i_13_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.115 f  vehicle_location_process.loc_x_signed_reg[27]_i_5/CO[0]
                         net (fo=2, routed)           0.312    20.427    vehicle_location_process.loc_x_signed_reg[27]_i_5_n_3
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.373    20.800 r  vehicle_location_process.loc_x_signed[27]_i_3/O
                         net (fo=55, routed)          0.737    21.537    vehicle_location_process.loc_x_signed[27]_i_3_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I1_O)        0.124    21.661 r  vehicle_location_process.loc_x_signed[4]_i_8/O
                         net (fo=1, routed)           0.000    21.661    vehicle_location_process.loc_x_signed[4]_i_8_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.193 r  vehicle_location_process.loc_x_signed_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.193    vehicle_location_process.loc_x_signed_reg[4]_i_2_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.307 r  vehicle_location_process.loc_x_signed_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.307    vehicle_location_process.loc_x_signed_reg[8]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.421 r  vehicle_location_process.loc_x_signed_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.421    vehicle_location_process.loc_x_signed_reg[12]_i_2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.535 r  vehicle_location_process.loc_x_signed_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.535    vehicle_location_process.loc_x_signed_reg[16]_i_2_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.649 r  vehicle_location_process.loc_x_signed_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.649    vehicle_location_process.loc_x_signed_reg[20]_i_2_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.763 r  vehicle_location_process.loc_x_signed_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.763    vehicle_location_process.loc_x_signed_reg[24]_i_2_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.985 r  vehicle_location_process.loc_x_signed_reg[28]_i_3/O[0]
                         net (fo=1, routed)           0.458    23.443    loc_x_signed1[25]
    SLICE_X38Y18         LUT5 (Prop_lut5_I0_O)        0.299    23.742 r  vehicle_location_process.loc_x_signed[25]_i_1/O
                         net (fo=1, routed)           0.000    23.742    vehicle_location_process.loc_x_signed[25]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  vehicle_location_process.loc_x_signed_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  vehicle_location_process.loc_x_signed_reg[25]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X38Y18         FDRE (Setup_fdre_C_D)        0.077    15.093    vehicle_location_process.loc_x_signed_reg[25]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -23.742    
  -------------------------------------------------------------------
                         slack                                 -8.649    

Slack (VIOLATED) :        -8.649ns  (required time - arrival time)
  Source:                 vehicle_location_process.loc_x_v_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vehicle_location_process.loc_x_signed_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.611ns  (logic 9.958ns (53.505%)  route 8.653ns (46.495%))
  Logic Levels:           36  (CARRY4=24 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.566     5.087    CLK_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  vehicle_location_process.loc_x_v_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  vehicle_location_process.loc_x_v_reg[0]_replica/Q
                         net (fo=10, routed)          0.315     5.859    vehicle_location_process.loc_x_v_reg_n_0_[0]_repN
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.983 r  vehicle_location_process.loc_x_signed[4]_i_58/O
                         net (fo=1, routed)           0.323     6.305    vehicle_location_process.loc_x_signed[4]_i_58_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.885 r  vehicle_location_process.loc_x_signed_reg[4]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.885    vehicle_location_process.loc_x_signed_reg[4]_i_53_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  vehicle_location_process.loc_x_signed_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.999    vehicle_location_process.loc_x_signed_reg[8]_i_52_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  vehicle_location_process.loc_x_signed_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.113    vehicle_location_process.loc_x_signed_reg[12]_i_52_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  vehicle_location_process.loc_x_signed_reg[16]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.227    vehicle_location_process.loc_x_signed_reg[16]_i_51_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  vehicle_location_process.loc_x_signed_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.341    vehicle_location_process.loc_x_signed_reg[27]_i_73_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 f  vehicle_location_process.loc_x_signed_reg[27]_i_36/O[1]
                         net (fo=11, routed)          0.664     8.339    loc_x_signed3[22]
    SLICE_X32Y5          LUT3 (Prop_lut3_I0_O)        0.303     8.642 f  vehicle_location_process.loc_x_signed[24]_i_40/O
                         net (fo=23, routed)          0.325     8.967    vehicle_location_process.loc_x_signed[24]_i_40_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.091 r  vehicle_location_process.loc_x_signed[8]_i_32/O
                         net (fo=2, routed)           0.897     9.988    vehicle_location_process.loc_x_signed[8]_i_32_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.373 r  vehicle_location_process.loc_x_signed_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.373    vehicle_location_process.loc_x_signed_reg[0]_i_40_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.686 r  vehicle_location_process.loc_x_signed_reg[4]_i_54/O[3]
                         net (fo=3, routed)           0.620    11.305    vehicle_location_process.loc_x_signed_reg[4]_i_54_n_4
    SLICE_X29Y7          LUT6 (Prop_lut6_I5_O)        0.306    11.611 r  vehicle_location_process.loc_x_signed[4]_i_44/O
                         net (fo=1, routed)           0.530    12.141    vehicle_location_process.loc_x_signed[4]_i_44_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    12.697 r  vehicle_location_process.loc_x_signed_reg[4]_i_19/O[2]
                         net (fo=3, routed)           0.478    13.175    vehicle_location_process.loc_x_signed_reg[4]_i_19_n_5
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.302    13.477 r  vehicle_location_process.loc_x_signed[4]_i_23/O
                         net (fo=2, routed)           0.468    13.945    vehicle_location_process.loc_x_signed[4]_i_23_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.124    14.069 r  vehicle_location_process.loc_x_signed[4]_i_11/O
                         net (fo=2, routed)           0.623    14.692    vehicle_location_process.loc_x_signed[4]_i_11_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.816 r  vehicle_location_process.loc_x_signed[4]_i_15/O
                         net (fo=1, routed)           0.000    14.816    vehicle_location_process.loc_x_signed[4]_i_15_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.349 r  vehicle_location_process.loc_x_signed_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.349    vehicle_location_process.loc_x_signed_reg[4]_i_3_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.466 r  vehicle_location_process.loc_x_signed_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.466    vehicle_location_process.loc_x_signed_reg[8]_i_3_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.781 r  vehicle_location_process.loc_x_signed_reg[12]_i_3/O[3]
                         net (fo=6, routed)           0.832    16.614    vehicle_location_process.loc_x_signed_reg[12]_i_3_n_4
    SLICE_X33Y9          LUT2 (Prop_lut2_I1_O)        0.307    16.921 r  vehicle_location_process.loc_x_signed[27]_i_115/O
                         net (fo=1, routed)           0.000    16.921    vehicle_location_process.loc_x_signed[27]_i_115_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  vehicle_location_process.loc_x_signed_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    17.471    vehicle_location_process.loc_x_signed_reg[27]_i_98_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  vehicle_location_process.loc_x_signed_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    17.585    vehicle_location_process.loc_x_signed_reg[27]_i_78_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.807 r  vehicle_location_process.loc_x_signed_reg[27]_i_41/O[0]
                         net (fo=3, routed)           0.337    18.144    vehicle_location_process.loc_x_signed_reg[27]_i_41_n_7
    SLICE_X35Y11         LUT4 (Prop_lut4_I0_O)        0.299    18.443 r  vehicle_location_process.loc_x_signed[27]_i_65/O
                         net (fo=1, routed)           0.780    19.223    vehicle_location_process.loc_x_signed[27]_i_65_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.730 r  vehicle_location_process.loc_x_signed_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.730    vehicle_location_process.loc_x_signed_reg[27]_i_26_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.844 r  vehicle_location_process.loc_x_signed_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.844    vehicle_location_process.loc_x_signed_reg[27]_i_13_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.115 f  vehicle_location_process.loc_x_signed_reg[27]_i_5/CO[0]
                         net (fo=2, routed)           0.312    20.427    vehicle_location_process.loc_x_signed_reg[27]_i_5_n_3
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.373    20.800 r  vehicle_location_process.loc_x_signed[27]_i_3/O
                         net (fo=55, routed)          0.737    21.537    vehicle_location_process.loc_x_signed[27]_i_3_n_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I1_O)        0.124    21.661 r  vehicle_location_process.loc_x_signed[4]_i_8/O
                         net (fo=1, routed)           0.000    21.661    vehicle_location_process.loc_x_signed[4]_i_8_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.193 r  vehicle_location_process.loc_x_signed_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.193    vehicle_location_process.loc_x_signed_reg[4]_i_2_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.307 r  vehicle_location_process.loc_x_signed_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.307    vehicle_location_process.loc_x_signed_reg[8]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.421 r  vehicle_location_process.loc_x_signed_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.421    vehicle_location_process.loc_x_signed_reg[12]_i_2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.535 r  vehicle_location_process.loc_x_signed_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.535    vehicle_location_process.loc_x_signed_reg[16]_i_2_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.649 r  vehicle_location_process.loc_x_signed_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.649    vehicle_location_process.loc_x_signed_reg[20]_i_2_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.983 r  vehicle_location_process.loc_x_signed_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.412    23.396    loc_x_signed1[22]
    SLICE_X37Y16         LUT5 (Prop_lut5_I0_O)        0.303    23.699 r  vehicle_location_process.loc_x_signed[22]_i_1/O
                         net (fo=1, routed)           0.000    23.699    vehicle_location_process.loc_x_signed[22]_i_1_n_0
    SLICE_X37Y16         FDRE                                         r  vehicle_location_process.loc_x_signed_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.438    14.779    CLK_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  vehicle_location_process.loc_x_signed_reg[22]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X37Y16         FDRE (Setup_fdre_C_D)        0.031    15.050    vehicle_location_process.loc_x_signed_reg[22]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -23.699    
  -------------------------------------------------------------------
                         slack                                 -8.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Servo_clk_div.servo_current_clk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo_clk_div.servo_current_clk_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Servo_clk_div.servo_current_clk_reg[23]/Q
                         net (fo=3, routed)           0.119     1.707    Servo_clk_div.servo_current_clk_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Servo_clk_div.servo_current_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    Servo_clk_div.servo_current_clk_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  Servo_clk_div.servo_current_clk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    Servo_clk_div.servo_current_clk_reg[24]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Servo_clk_div.servo_current_clk_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Servo_clk_div.servo_current_clk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo_clk_div.servo_current_clk_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Servo_clk_div.servo_current_clk_reg[23]/Q
                         net (fo=3, routed)           0.119     1.707    Servo_clk_div.servo_current_clk_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Servo_clk_div.servo_current_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    Servo_clk_div.servo_current_clk_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  Servo_clk_div.servo_current_clk_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    Servo_clk_div.servo_current_clk_reg[24]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Servo_clk_div.servo_current_clk_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Servo_clk_div.servo_current_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.386ns (78.161%)  route 0.108ns (21.839%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  Servo_clk_div.servo_current_clk_reg[19]/Q
                         net (fo=3, routed)           0.107     1.695    Servo_clk_div.servo_current_clk_reg[19]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.049     1.744 r  Servo_clk_div.servo_current_clk[0]_i_16/O
                         net (fo=1, routed)           0.000     1.744    Servo_clk_div.servo_current_clk[0]_i_16_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.836 r  Servo_clk_div.servo_current_clk_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.836    Servo_clk_div.servo_current_clk_reg[0]_i_7_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.875 r  Servo_clk_div.servo_current_clk_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.876    Servo_clk_div.servo_current_clk_reg[0]_i_3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.941 r  Servo_clk_div.servo_current_clk_reg[0]_i_1/O[2]
                         net (fo=33, routed)          0.000     1.941    Servo_clk_div.servo_current_clk_reg[0]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.102     1.816    servo_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Servo_clk_div.servo_current_clk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo_clk_div.servo_current_clk_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Servo_clk_div.servo_current_clk_reg[23]/Q
                         net (fo=3, routed)           0.119     1.707    Servo_clk_div.servo_current_clk_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Servo_clk_div.servo_current_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    Servo_clk_div.servo_current_clk_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  Servo_clk_div.servo_current_clk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    Servo_clk_div.servo_current_clk_reg[24]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Servo_clk_div.servo_current_clk_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Servo_clk_div.servo_current_clk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo_clk_div.servo_current_clk_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Servo_clk_div.servo_current_clk_reg[23]/Q
                         net (fo=3, routed)           0.119     1.707    Servo_clk_div.servo_current_clk_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Servo_clk_div.servo_current_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    Servo_clk_div.servo_current_clk_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  Servo_clk_div.servo_current_clk_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    Servo_clk_div.servo_current_clk_reg[24]_i_1_n_4
    SLICE_X37Y50         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Servo_clk_div.servo_current_clk_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Servo_clk_div.servo_current_clk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo_clk_div.servo_current_clk_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Servo_clk_div.servo_current_clk_reg[23]/Q
                         net (fo=3, routed)           0.119     1.707    Servo_clk_div.servo_current_clk_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Servo_clk_div.servo_current_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    Servo_clk_div.servo_current_clk_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  Servo_clk_div.servo_current_clk_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    Servo_clk_div.servo_current_clk_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  Servo_clk_div.servo_current_clk_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    Servo_clk_div.servo_current_clk_reg[28]_i_1_n_7
    SLICE_X37Y51         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    Servo_clk_div.servo_current_clk_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Servo_clk_div.servo_current_clk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo_clk_div.servo_current_clk_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Servo_clk_div.servo_current_clk_reg[23]/Q
                         net (fo=3, routed)           0.119     1.707    Servo_clk_div.servo_current_clk_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Servo_clk_div.servo_current_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    Servo_clk_div.servo_current_clk_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  Servo_clk_div.servo_current_clk_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    Servo_clk_div.servo_current_clk_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  Servo_clk_div.servo_current_clk_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    Servo_clk_div.servo_current_clk_reg[28]_i_1_n_5
    SLICE_X37Y51         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  Servo_clk_div.servo_current_clk_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    Servo_clk_div.servo_current_clk_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 PWM_conn_motor_ii/PWM_clk_divider.current_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn_motor_ii/PWM_clk_divider.current_clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.130%)  route 0.174ns (32.870%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.564     1.447    PWM_conn_motor_ii/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  PWM_conn_motor_ii/PWM_clk_divider.current_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  PWM_conn_motor_ii/PWM_clk_divider.current_clk_reg[11]/Q
                         net (fo=2, routed)           0.173     1.761    PWM_conn_motor_ii/PWM_clk_divider.current_clk_reg[11]
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.806 r  PWM_conn_motor_ii/PWM_clk_divider.current_clk[8]_i_2__1/O
                         net (fo=1, routed)           0.000     1.806    PWM_conn_motor_ii/PWM_clk_divider.current_clk[8]_i_2__1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.921 r  PWM_conn_motor_ii/PWM_clk_divider.current_clk_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.922    PWM_conn_motor_ii/PWM_clk_divider.current_clk_reg[8]_i_1__1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.976 r  PWM_conn_motor_ii/PWM_clk_divider.current_clk_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.976    PWM_conn_motor_ii/PWM_clk_divider.current_clk_reg[12]_i_1__1_n_7
    SLICE_X28Y50         FDRE                                         r  PWM_conn_motor_ii/PWM_clk_divider.current_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.832     1.959    PWM_conn_motor_ii/CLK_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  PWM_conn_motor_ii/PWM_clk_divider.current_clk_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    PWM_conn_motor_ii/PWM_clk_divider.current_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pmodToF_i2c_conn/a/data_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmodToF_i2c_conn/pmodToFMSB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.727%)  route 0.126ns (47.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.556     1.439    pmodToF_i2c_conn/a/CLK_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  pmodToF_i2c_conn/a/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  pmodToF_i2c_conn/a/data_rd_reg[2]/Q
                         net (fo=2, routed)           0.126     1.707    pmodToF_i2c_conn/data_rd[2]
    SLICE_X11Y22         FDRE                                         r  pmodToF_i2c_conn/pmodToFMSB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.823     1.950    pmodToF_i2c_conn/CLK_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  pmodToF_i2c_conn/pmodToFMSB_reg[2]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.070     1.542    pmodToF_i2c_conn/pmodToFMSB_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pmodToF_i2c_conn/a/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmodToF_i2c_conn/a/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.550%)  route 0.085ns (31.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.580     1.463    pmodToF_i2c_conn/a/CLK_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  pmodToF_i2c_conn/a/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  pmodToF_i2c_conn/a/FSM_onehot_state_reg[6]/Q
                         net (fo=17, routed)          0.085     1.689    pmodToF_i2c_conn/a/FSM_onehot_state_reg_n_0_[6]
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.734 r  pmodToF_i2c_conn/a/busy_i_1/O
                         net (fo=1, routed)           0.000     1.734    pmodToF_i2c_conn/a/busy_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  pmodToF_i2c_conn/a/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.848     1.975    pmodToF_i2c_conn/a/CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  pmodToF_i2c_conn/a/busy_reg/C
                         clock pessimism             -0.499     1.476    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.092     1.568    pmodToF_i2c_conn/a/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    sincos_lut_conn/cos_data_int_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7    sincos_lut_conn/sin_data_int_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y26    BUZZER_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y29    IRQ_IOBUF_inst_i_1/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y21   Servo_clk_div.current_upd_await_cycles_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y23   Servo_clk_div.current_upd_await_cycles_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y23   Servo_clk_div.current_upd_await_cycles_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y24   Servo_clk_div.current_upd_await_cycles_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y24   Servo_clk_div.current_upd_await_cycles_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y26    BUZZER_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y26    BUZZER_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    IRQ_IOBUF_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    IRQ_IOBUF_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y21   Servo_clk_div.current_upd_await_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y21   Servo_clk_div.current_upd_await_cycles_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y23   Servo_clk_div.current_upd_await_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y23   Servo_clk_div.current_upd_await_cycles_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y23   Servo_clk_div.current_upd_await_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y23   Servo_clk_div.current_upd_await_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y26    BUZZER_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y26    BUZZER_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    IRQ_IOBUF_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29    IRQ_IOBUF_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y21   Servo_clk_div.current_upd_await_cycles_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y21   Servo_clk_div.current_upd_await_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y23   Servo_clk_div.current_upd_await_cycles_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y23   Servo_clk_div.current_upd_await_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y23   Servo_clk_div.current_upd_await_cycles_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y23   Servo_clk_div.current_upd_await_cycles_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.552ns (17.310%)  route 2.637ns (82.690%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.878     6.409    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.505 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          1.759     8.264    PWM_conn/servo_clk_BUFG
    SLICE_X36Y36         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.440    14.781    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[10]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X36Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    PWM_conn/PWM_clk_divider.current_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.552ns (17.310%)  route 2.637ns (82.690%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.878     6.409    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.505 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          1.759     8.264    PWM_conn/servo_clk_BUFG
    SLICE_X36Y36         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.440    14.781    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[11]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X36Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    PWM_conn/PWM_clk_divider.current_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.552ns (17.305%)  route 2.638ns (82.695%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.878     6.409    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.505 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          1.760     8.265    PWM_conn/servo_clk_BUFG
    SLICE_X36Y37         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.441    14.782    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[12]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X36Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    PWM_conn/PWM_clk_divider.current_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.552ns (17.305%)  route 2.638ns (82.695%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.878     6.409    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.505 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          1.760     8.265    PWM_conn/servo_clk_BUFG
    SLICE_X36Y37         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.441    14.782    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[13]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X36Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    PWM_conn/PWM_clk_divider.current_clk_reg[13]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.552ns (17.305%)  route 2.638ns (82.695%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.878     6.409    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.505 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          1.760     8.265    PWM_conn/servo_clk_BUFG
    SLICE_X36Y37         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.441    14.782    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[14]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X36Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    PWM_conn/PWM_clk_divider.current_clk_reg[14]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.552ns (17.305%)  route 2.638ns (82.695%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.878     6.409    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.505 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          1.760     8.265    PWM_conn/servo_clk_BUFG
    SLICE_X36Y37         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.441    14.782    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[15]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X36Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    PWM_conn/PWM_clk_divider.current_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.552ns (17.299%)  route 2.639ns (82.701%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.878     6.409    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.505 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          1.761     8.266    PWM_conn/servo_clk_BUFG
    SLICE_X36Y38         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.442    14.783    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[16]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    PWM_conn/PWM_clk_divider.current_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.552ns (17.299%)  route 2.639ns (82.701%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.878     6.409    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.505 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          1.761     8.266    PWM_conn/servo_clk_BUFG
    SLICE_X36Y38         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.442    14.783    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[17]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    PWM_conn/PWM_clk_divider.current_clk_reg[17]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.552ns (17.299%)  route 2.639ns (82.701%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.878     6.409    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.505 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          1.761     8.266    PWM_conn/servo_clk_BUFG
    SLICE_X36Y38         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.442    14.783    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[18]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    PWM_conn/PWM_clk_divider.current_clk_reg[18]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.552ns (17.299%)  route 2.639ns (82.701%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.878     6.409    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.505 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          1.761     8.266    PWM_conn/servo_clk_BUFG
    SLICE_X36Y38         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.442    14.783    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[19]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    PWM_conn/PWM_clk_divider.current_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.167ns (14.725%)  route 0.967ns (85.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.341     1.927    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.953 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          0.626     2.579    PWM_conn/servo_clk_BUFG
    SLICE_X36Y38         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.957    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[16]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    PWM_conn/PWM_clk_divider.current_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.167ns (14.725%)  route 0.967ns (85.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.341     1.927    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.953 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          0.626     2.579    PWM_conn/servo_clk_BUFG
    SLICE_X36Y38         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.957    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[17]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    PWM_conn/PWM_clk_divider.current_clk_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.167ns (14.725%)  route 0.967ns (85.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.341     1.927    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.953 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          0.626     2.579    PWM_conn/servo_clk_BUFG
    SLICE_X36Y38         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.957    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[18]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    PWM_conn/PWM_clk_divider.current_clk_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.167ns (14.725%)  route 0.967ns (85.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.341     1.927    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.953 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          0.626     2.579    PWM_conn/servo_clk_BUFG
    SLICE_X36Y38         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.957    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[19]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    PWM_conn/PWM_clk_divider.current_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.167ns (14.725%)  route 0.967ns (85.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.341     1.927    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.953 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          0.626     2.579    PWM_conn/servo_clk_BUFG
    SLICE_X36Y39         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.957    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X36Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    PWM_conn/PWM_clk_divider.current_clk_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.167ns (14.725%)  route 0.967ns (85.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.341     1.927    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.953 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          0.626     2.579    PWM_conn/servo_clk_BUFG
    SLICE_X36Y39         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.957    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X36Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    PWM_conn/PWM_clk_divider.current_clk_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.167ns (14.725%)  route 0.967ns (85.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.341     1.927    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.953 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          0.626     2.579    PWM_conn/servo_clk_BUFG
    SLICE_X36Y39         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.957    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X36Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    PWM_conn/PWM_clk_divider.current_clk_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.167ns (14.725%)  route 0.967ns (85.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.341     1.927    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.953 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          0.626     2.579    PWM_conn/servo_clk_BUFG
    SLICE_X36Y39         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.830     1.957    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X36Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    PWM_conn/PWM_clk_divider.current_clk_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.167ns (14.712%)  route 0.968ns (85.288%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.341     1.927    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.953 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          0.627     2.580    PWM_conn/servo_clk_BUFG
    SLICE_X36Y40         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.831     1.958    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    PWM_conn/PWM_clk_divider.current_clk_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 servo_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_clk_divider.current_clk_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.167ns (14.712%)  route 0.968ns (85.288%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  servo_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  servo_clk_reg/Q
                         net (fo=2, routed)           0.341     1.927    servo_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.953 f  servo_clk_BUFG_inst/O
                         net (fo=69, routed)          0.627     2.580    PWM_conn/servo_clk_BUFG
    SLICE_X36Y40         FDCE                                         f  PWM_conn/PWM_clk_divider.current_clk_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.831     1.958    PWM_conn/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  PWM_conn/PWM_clk_divider.current_clk_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    PWM_conn/PWM_clk_divider.current_clk_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.958    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           400 Endpoints
Min Delay           400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HEXDEC
                            (input port)
  Destination:            disp_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.820ns  (logic 5.714ns (41.345%)  route 8.106ns (58.655%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  HEXDEC (IN)
                         net (fo=0)                   0.000     0.000    HEXDEC
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  HEXDEC_IBUF_inst/O
                         net (fo=22, routed)          2.035     3.488    DISPLAY_conn/HEXDEC_IBUF
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     3.612 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.032     4.643    DISPLAY_conn/disp_out_OBUF[6]_inst_i_36_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.857     5.625    DISPLAY_conn/disp_out_OBUF[6]_inst_i_12_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.749 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.973     6.722    DISPLAY_conn/bcd[2]
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.153     6.875 r  DISPLAY_conn/disp_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.209    10.084    disp_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736    13.820 r  disp_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.820    disp_out[5]
    W6                                                                r  disp_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEXDEC
                            (input port)
  Destination:            disp_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.708ns  (logic 5.681ns (41.446%)  route 8.026ns (58.554%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  HEXDEC (IN)
                         net (fo=0)                   0.000     0.000    HEXDEC
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  HEXDEC_IBUF_inst/O
                         net (fo=22, routed)          2.035     3.488    DISPLAY_conn/HEXDEC_IBUF
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     3.612 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.032     4.643    DISPLAY_conn/disp_out_OBUF[6]_inst_i_36_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.857     5.625    DISPLAY_conn/disp_out_OBUF[6]_inst_i_12_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.749 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.824     6.573    DISPLAY_conn/bcd[2]
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.148     6.721 r  DISPLAY_conn/disp_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.278     9.999    disp_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.708    13.708 r  disp_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.708    disp_out[1]
    V5                                                                r  disp_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEXDEC
                            (input port)
  Destination:            disp_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.494ns  (logic 5.469ns (40.527%)  route 8.025ns (59.473%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  HEXDEC (IN)
                         net (fo=0)                   0.000     0.000    HEXDEC
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  HEXDEC_IBUF_inst/O
                         net (fo=22, routed)          2.035     3.488    DISPLAY_conn/HEXDEC_IBUF
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     3.612 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.032     4.643    DISPLAY_conn/disp_out_OBUF[6]_inst_i_36_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.857     5.625    DISPLAY_conn/disp_out_OBUF[6]_inst_i_12_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.749 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.822     6.571    DISPLAY_conn/bcd[2]
    SLICE_X14Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.695 r  DISPLAY_conn/disp_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.279     9.974    disp_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.494 r  disp_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.494    disp_out[2]
    U5                                                                r  disp_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEXDEC
                            (input port)
  Destination:            disp_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.450ns  (logic 5.484ns (40.774%)  route 7.966ns (59.226%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  HEXDEC (IN)
                         net (fo=0)                   0.000     0.000    HEXDEC
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  HEXDEC_IBUF_inst/O
                         net (fo=22, routed)          2.035     3.488    DISPLAY_conn/HEXDEC_IBUF
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     3.612 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.032     4.643    DISPLAY_conn/disp_out_OBUF[6]_inst_i_36_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.857     5.625    DISPLAY_conn/disp_out_OBUF[6]_inst_i_12_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.749 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.973     6.722    DISPLAY_conn/bcd[2]
    SLICE_X14Y17         LUT4 (Prop_lut4_I3_O)        0.124     6.846 r  DISPLAY_conn/disp_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.069     9.915    disp_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.450 r  disp_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.450    disp_out[4]
    U8                                                                r  disp_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEXDEC
                            (input port)
  Destination:            disp_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.378ns  (logic 5.734ns (42.865%)  route 7.643ns (57.135%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  HEXDEC (IN)
                         net (fo=0)                   0.000     0.000    HEXDEC
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  HEXDEC_IBUF_inst/O
                         net (fo=22, routed)          2.035     3.488    DISPLAY_conn/HEXDEC_IBUF
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     3.612 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.032     4.643    DISPLAY_conn/disp_out_OBUF[6]_inst_i_36_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.857     5.625    DISPLAY_conn/disp_out_OBUF[6]_inst_i_12_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.749 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.822     6.571    DISPLAY_conn/bcd[2]
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.150     6.721 r  DISPLAY_conn/disp_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.897     9.618    disp_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.378 r  disp_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.378    disp_out[3]
    V8                                                                r  disp_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEXDEC
                            (input port)
  Destination:            disp_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.296ns  (logic 5.480ns (41.218%)  route 7.816ns (58.782%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  HEXDEC (IN)
                         net (fo=0)                   0.000     0.000    HEXDEC
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  HEXDEC_IBUF_inst/O
                         net (fo=22, routed)          2.035     3.488    DISPLAY_conn/HEXDEC_IBUF
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     3.612 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.032     4.643    DISPLAY_conn/disp_out_OBUF[6]_inst_i_36_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.857     5.625    DISPLAY_conn/disp_out_OBUF[6]_inst_i_12_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.749 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.824     6.573    DISPLAY_conn/bcd[2]
    SLICE_X14Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.697 r  DISPLAY_conn/disp_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.068     9.764    disp_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.296 r  disp_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.296    disp_out[0]
    U7                                                                r  disp_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEXDEC
                            (input port)
  Destination:            disp_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.293ns  (logic 5.460ns (41.071%)  route 7.834ns (58.929%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  HEXDEC (IN)
                         net (fo=0)                   0.000     0.000    HEXDEC
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  HEXDEC_IBUF_inst/O
                         net (fo=22, routed)          2.035     3.488    DISPLAY_conn/HEXDEC_IBUF
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     3.612 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.032     4.643    DISPLAY_conn/disp_out_OBUF[6]_inst_i_36_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I0_O)        0.124     4.767 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.857     5.625    DISPLAY_conn/disp_out_OBUF[6]_inst_i_12_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.749 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.992     6.741    DISPLAY_conn/bcd[2]
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.865 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.918     9.782    disp_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.293 r  disp_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.293    disp_out[6]
    W7                                                                r  disp_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_conn/pwm_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.307ns  (logic 3.948ns (42.421%)  route 5.359ns (57.579%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE                         0.000     0.000 r  PWM_conn/pwm_out_reg/C
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  PWM_conn/pwm_out_reg/Q
                         net (fo=1, routed)           5.359     5.815    PWM_o_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492     9.307 r  PWM_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.307    PWM_o
    C16                                                               r  PWM_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_conn/tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.254ns  (logic 4.008ns (43.311%)  route 5.246ns (56.689%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDPE                         0.000     0.000 r  UART_conn/tx_reg/C
    SLICE_X38Y16         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  UART_conn/tx_reg/Q
                         net (fo=1, routed)           5.246     5.764    TX_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     9.254 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     9.254    TX
    G2                                                                r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.093ns  (logic 4.978ns (61.507%)  route 3.115ns (38.493%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=67, routed)          3.115     4.571    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.093 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.093    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_conn/rx_buffer_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_conn/rx_out_data_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.650%)  route 0.122ns (46.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  UART_conn/rx_buffer_data_reg[3]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_conn/rx_buffer_data_reg[3]/Q
                         net (fo=2, routed)           0.122     0.263    UART_conn/rx_buffer_data[3]
    SLICE_X0Y13          FDRE                                         r  UART_conn/rx_out_data_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_conn/rx_buffer_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_conn/rx_out_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  UART_conn/rx_buffer_data_reg[2]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_conn/rx_buffer_data_reg[2]/Q
                         net (fo=2, routed)           0.122     0.263    UART_conn/rx_buffer_data[2]
    SLICE_X2Y13          FDRE                                         r  UART_conn/rx_out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_upd_process.cont_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SOUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE                         0.000     0.000 r  stepper_upd_process.cont_reg[0]/C
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  stepper_upd_process.cont_reg[0]/Q
                         net (fo=7, routed)           0.109     0.250    stepper_upd_process.cont_reg[0]
    SLICE_X1Y131         LUT3 (Prop_lut3_I0_O)        0.045     0.295 r  SOUT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    SOUT[1]_i_1_n_0
    SLICE_X1Y131         FDRE                                         r  SOUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_upd_process.cont_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SOUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE                         0.000     0.000 r  stepper_upd_process.cont_reg[0]/C
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  stepper_upd_process.cont_reg[0]/Q
                         net (fo=7, routed)           0.109     0.250    stepper_upd_process.cont_reg[0]
    SLICE_X1Y131         LUT3 (Prop_lut3_I0_O)        0.048     0.298 r  SOUT[3]_i_1/O
                         net (fo=1, routed)           0.000     0.298    SOUT[3]_i_1_n_0
    SLICE_X1Y131         FDRE                                         r  SOUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_conn/rx_buffer_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_conn/rx_out_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.710%)  route 0.182ns (56.290%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  UART_conn/rx_buffer_data_reg[3]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_conn/rx_buffer_data_reg[3]/Q
                         net (fo=2, routed)           0.182     0.323    UART_conn/rx_buffer_data[3]
    SLICE_X0Y13          FDRE                                         r  UART_conn/rx_out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_conn/rx_buffer_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_conn/rx_out_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.759%)  route 0.189ns (57.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  UART_conn/rx_buffer_data_reg[0]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_conn/rx_buffer_data_reg[0]/Q
                         net (fo=2, routed)           0.189     0.330    UART_conn/rx_buffer_data[0]
    SLICE_X0Y13          FDRE                                         r  UART_conn/rx_out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_conn/rx_buffer_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_conn/rx_out_data_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.677%)  route 0.206ns (59.323%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  UART_conn/rx_buffer_data_reg[5]/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_conn/rx_buffer_data_reg[5]/Q
                         net (fo=2, routed)           0.206     0.347    UART_conn/rx_buffer_data[5]
    SLICE_X4Y13          FDRE                                         r  UART_conn/rx_out_data_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_conn/rx_buffer_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_conn/rx_out_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.141ns (39.623%)  route 0.215ns (60.377%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  UART_conn/rx_buffer_data_reg[5]/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_conn/rx_buffer_data_reg[5]/Q
                         net (fo=2, routed)           0.215     0.356    UART_conn/rx_buffer_data[5]
    SLICE_X4Y13          FDRE                                         r  UART_conn/rx_out_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_upd_process.cont_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SOUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.691%)  route 0.174ns (48.309%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE                         0.000     0.000 r  stepper_upd_process.cont_reg[0]/C
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  stepper_upd_process.cont_reg[0]/Q
                         net (fo=7, routed)           0.174     0.315    stepper_upd_process.cont_reg[0]
    SLICE_X1Y132         LUT3 (Prop_lut3_I2_O)        0.045     0.360 r  SOUT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    SOUT[0]_i_1_n_0
    SLICE_X1Y132         FDRE                                         r  SOUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_conn/rx_buffer_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_conn/rx_out_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.928%)  route 0.221ns (61.072%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  UART_conn/rx_buffer_data_reg[1]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_conn/rx_buffer_data_reg[1]/Q
                         net (fo=2, routed)           0.221     0.362    UART_conn/rx_buffer_data[1]
    SLICE_X1Y16          FDRE                                         r  UART_conn/rx_out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decimal_v1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.731ns  (logic 13.428ns (43.696%)  route 17.303ns (56.304%))
  Logic Levels:           21  (CARRY4=8 LUT3=4 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.651     5.172    CLK_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  decimal_v1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.181 r  decimal_v1/P[16]
                         net (fo=9, routed)           1.543    10.723    DISPLAY_conn/P[0]
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    11.360 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.360    DISPLAY_conn/disp_out_OBUF[6]_inst_i_243_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    11.477    DISPLAY_conn/disp_out_OBUF[6]_inst_i_213_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.792 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_214/O[3]
                         net (fo=2, routed)           0.859    12.651    DISPLAY_conn/disp_out_OBUF[6]_inst_i_214_n_4
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.337    12.988 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_162/O
                         net (fo=2, routed)           1.103    14.091    DISPLAY_conn/disp_out_OBUF[6]_inst_i_162_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I3_O)        0.327    14.418 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_166/O
                         net (fo=1, routed)           0.000    14.418    DISPLAY_conn/disp_out_OBUF[6]_inst_i_166_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.819 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_103/CO[3]
                         net (fo=1, routed)           0.000    14.819    DISPLAY_conn/disp_out_OBUF[6]_inst_i_103_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.933 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.933    DISPLAY_conn/disp_out_OBUF[6]_inst_i_68_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.155 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_78/O[0]
                         net (fo=14, routed)          1.472    16.628    DISPLAY_conn/disp_out_OBUF[6]_inst_i_78_n_7
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.327    16.955 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.642    17.596    DISPLAY_conn/disp_out_OBUF[6]_inst_i_175_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    18.394 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_112/O[3]
                         net (fo=3, routed)           1.063    19.457    DISPLAY_conn/disp_out_OBUF[6]_inst_i_112_n_4
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.306    19.763 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_123/O
                         net (fo=1, routed)           0.000    19.763    DISPLAY_conn/disp_out_OBUF[6]_inst_i_123_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.296 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_73/CO[3]
                         net (fo=3, routed)           1.325    21.621    DISPLAY_conn/disp_out_OBUF[6]_inst_i_73_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.124    21.745 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_69/O
                         net (fo=4, routed)           0.824    22.569    DISPLAY_conn/disp_out_OBUF[6]_inst_i_69_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124    22.693 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_126/O
                         net (fo=4, routed)           0.871    23.565    DISPLAY_conn/disp_out_OBUF[6]_inst_i_126_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_74/O
                         net (fo=3, routed)           0.584    24.273    DISPLAY_conn/disp_out_OBUF[6]_inst_i_74_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I2_O)        0.150    24.423 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.981    25.404    DISPLAY_conn/disp_out_OBUF[6]_inst_i_55_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.326    25.730 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.797    26.527    DISPLAY_conn/disp_out_OBUF[6]_inst_i_27_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    26.651 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.983    27.635    DISPLAY_conn/disp_out_OBUF[6]_inst_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    27.759 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.045    28.804    DISPLAY_conn/bcd[3]
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.153    28.957 r  DISPLAY_conn/disp_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.209    32.166    disp_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736    35.902 r  disp_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    35.902    disp_out[5]
    W6                                                                r  disp_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decimal_v1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.503ns  (logic 13.397ns (43.922%)  route 17.105ns (56.078%))
  Logic Levels:           21  (CARRY4=8 LUT3=4 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.651     5.172    CLK_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  decimal_v1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.181 r  decimal_v1/P[16]
                         net (fo=9, routed)           1.543    10.723    DISPLAY_conn/P[0]
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    11.360 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.360    DISPLAY_conn/disp_out_OBUF[6]_inst_i_243_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    11.477    DISPLAY_conn/disp_out_OBUF[6]_inst_i_213_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.792 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_214/O[3]
                         net (fo=2, routed)           0.859    12.651    DISPLAY_conn/disp_out_OBUF[6]_inst_i_214_n_4
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.337    12.988 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_162/O
                         net (fo=2, routed)           1.103    14.091    DISPLAY_conn/disp_out_OBUF[6]_inst_i_162_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I3_O)        0.327    14.418 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_166/O
                         net (fo=1, routed)           0.000    14.418    DISPLAY_conn/disp_out_OBUF[6]_inst_i_166_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.819 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_103/CO[3]
                         net (fo=1, routed)           0.000    14.819    DISPLAY_conn/disp_out_OBUF[6]_inst_i_103_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.933 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.933    DISPLAY_conn/disp_out_OBUF[6]_inst_i_68_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.155 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_78/O[0]
                         net (fo=14, routed)          1.472    16.628    DISPLAY_conn/disp_out_OBUF[6]_inst_i_78_n_7
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.327    16.955 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.642    17.596    DISPLAY_conn/disp_out_OBUF[6]_inst_i_175_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    18.394 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_112/O[3]
                         net (fo=3, routed)           1.063    19.457    DISPLAY_conn/disp_out_OBUF[6]_inst_i_112_n_4
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.306    19.763 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_123/O
                         net (fo=1, routed)           0.000    19.763    DISPLAY_conn/disp_out_OBUF[6]_inst_i_123_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.296 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_73/CO[3]
                         net (fo=3, routed)           1.325    21.621    DISPLAY_conn/disp_out_OBUF[6]_inst_i_73_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.124    21.745 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_69/O
                         net (fo=4, routed)           0.824    22.569    DISPLAY_conn/disp_out_OBUF[6]_inst_i_69_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124    22.693 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_126/O
                         net (fo=4, routed)           0.871    23.565    DISPLAY_conn/disp_out_OBUF[6]_inst_i_126_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_74/O
                         net (fo=3, routed)           0.584    24.273    DISPLAY_conn/disp_out_OBUF[6]_inst_i_74_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I2_O)        0.150    24.423 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.981    25.404    DISPLAY_conn/disp_out_OBUF[6]_inst_i_55_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.326    25.730 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.797    26.527    DISPLAY_conn/disp_out_OBUF[6]_inst_i_27_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    26.651 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.983    27.635    DISPLAY_conn/disp_out_OBUF[6]_inst_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    27.759 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.779    28.538    DISPLAY_conn/bcd[3]
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.150    28.688 r  DISPLAY_conn/disp_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.278    31.966    disp_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.708    35.675 r  disp_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.675    disp_out[1]
    V5                                                                r  disp_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decimal_v1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.490ns  (logic 13.183ns (43.236%)  route 17.307ns (56.764%))
  Logic Levels:           21  (CARRY4=8 LUT3=4 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.651     5.172    CLK_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  decimal_v1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.181 r  decimal_v1/P[16]
                         net (fo=9, routed)           1.543    10.723    DISPLAY_conn/P[0]
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    11.360 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.360    DISPLAY_conn/disp_out_OBUF[6]_inst_i_243_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    11.477    DISPLAY_conn/disp_out_OBUF[6]_inst_i_213_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.792 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_214/O[3]
                         net (fo=2, routed)           0.859    12.651    DISPLAY_conn/disp_out_OBUF[6]_inst_i_214_n_4
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.337    12.988 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_162/O
                         net (fo=2, routed)           1.103    14.091    DISPLAY_conn/disp_out_OBUF[6]_inst_i_162_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I3_O)        0.327    14.418 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_166/O
                         net (fo=1, routed)           0.000    14.418    DISPLAY_conn/disp_out_OBUF[6]_inst_i_166_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.819 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_103/CO[3]
                         net (fo=1, routed)           0.000    14.819    DISPLAY_conn/disp_out_OBUF[6]_inst_i_103_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.933 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.933    DISPLAY_conn/disp_out_OBUF[6]_inst_i_68_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.155 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_78/O[0]
                         net (fo=14, routed)          1.472    16.628    DISPLAY_conn/disp_out_OBUF[6]_inst_i_78_n_7
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.327    16.955 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.642    17.596    DISPLAY_conn/disp_out_OBUF[6]_inst_i_175_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    18.394 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_112/O[3]
                         net (fo=3, routed)           1.063    19.457    DISPLAY_conn/disp_out_OBUF[6]_inst_i_112_n_4
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.306    19.763 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_123/O
                         net (fo=1, routed)           0.000    19.763    DISPLAY_conn/disp_out_OBUF[6]_inst_i_123_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.296 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_73/CO[3]
                         net (fo=3, routed)           1.325    21.621    DISPLAY_conn/disp_out_OBUF[6]_inst_i_73_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.124    21.745 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_69/O
                         net (fo=4, routed)           0.824    22.569    DISPLAY_conn/disp_out_OBUF[6]_inst_i_69_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124    22.693 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_126/O
                         net (fo=4, routed)           0.871    23.565    DISPLAY_conn/disp_out_OBUF[6]_inst_i_126_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_74/O
                         net (fo=3, routed)           0.584    24.273    DISPLAY_conn/disp_out_OBUF[6]_inst_i_74_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I2_O)        0.150    24.423 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.981    25.404    DISPLAY_conn/disp_out_OBUF[6]_inst_i_55_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.326    25.730 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.797    26.527    DISPLAY_conn/disp_out_OBUF[6]_inst_i_27_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    26.651 f  DISPLAY_conn/disp_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.983    27.635    DISPLAY_conn/disp_out_OBUF[6]_inst_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    27.759 f  DISPLAY_conn/disp_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.980    28.739    DISPLAY_conn/bcd[3]
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    28.863 r  DISPLAY_conn/disp_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.279    32.142    disp_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    35.662 r  disp_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    35.662    disp_out[2]
    U5                                                                r  disp_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decimal_v1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.376ns  (logic 13.451ns (44.280%)  route 16.926ns (55.720%))
  Logic Levels:           21  (CARRY4=8 LUT3=4 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.651     5.172    CLK_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  decimal_v1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.181 r  decimal_v1/P[16]
                         net (fo=9, routed)           1.543    10.723    DISPLAY_conn/P[0]
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    11.360 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.360    DISPLAY_conn/disp_out_OBUF[6]_inst_i_243_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    11.477    DISPLAY_conn/disp_out_OBUF[6]_inst_i_213_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.792 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_214/O[3]
                         net (fo=2, routed)           0.859    12.651    DISPLAY_conn/disp_out_OBUF[6]_inst_i_214_n_4
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.337    12.988 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_162/O
                         net (fo=2, routed)           1.103    14.091    DISPLAY_conn/disp_out_OBUF[6]_inst_i_162_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I3_O)        0.327    14.418 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_166/O
                         net (fo=1, routed)           0.000    14.418    DISPLAY_conn/disp_out_OBUF[6]_inst_i_166_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.819 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_103/CO[3]
                         net (fo=1, routed)           0.000    14.819    DISPLAY_conn/disp_out_OBUF[6]_inst_i_103_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.933 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.933    DISPLAY_conn/disp_out_OBUF[6]_inst_i_68_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.155 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_78/O[0]
                         net (fo=14, routed)          1.472    16.628    DISPLAY_conn/disp_out_OBUF[6]_inst_i_78_n_7
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.327    16.955 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.642    17.596    DISPLAY_conn/disp_out_OBUF[6]_inst_i_175_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    18.394 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_112/O[3]
                         net (fo=3, routed)           1.063    19.457    DISPLAY_conn/disp_out_OBUF[6]_inst_i_112_n_4
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.306    19.763 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_123/O
                         net (fo=1, routed)           0.000    19.763    DISPLAY_conn/disp_out_OBUF[6]_inst_i_123_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.296 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_73/CO[3]
                         net (fo=3, routed)           1.325    21.621    DISPLAY_conn/disp_out_OBUF[6]_inst_i_73_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.124    21.745 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_69/O
                         net (fo=4, routed)           0.824    22.569    DISPLAY_conn/disp_out_OBUF[6]_inst_i_69_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124    22.693 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_126/O
                         net (fo=4, routed)           0.871    23.565    DISPLAY_conn/disp_out_OBUF[6]_inst_i_126_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_74/O
                         net (fo=3, routed)           0.584    24.273    DISPLAY_conn/disp_out_OBUF[6]_inst_i_74_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I2_O)        0.150    24.423 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.981    25.404    DISPLAY_conn/disp_out_OBUF[6]_inst_i_55_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.326    25.730 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.797    26.527    DISPLAY_conn/disp_out_OBUF[6]_inst_i_27_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    26.651 f  DISPLAY_conn/disp_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.983    27.635    DISPLAY_conn/disp_out_OBUF[6]_inst_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    27.759 f  DISPLAY_conn/disp_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.980    28.739    DISPLAY_conn/bcd[3]
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    28.891 r  DISPLAY_conn/disp_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.897    31.788    disp_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    35.548 r  disp_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.548    disp_out[3]
    V8                                                                r  disp_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decimal_v1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.360ns  (logic 13.198ns (43.472%)  route 17.162ns (56.528%))
  Logic Levels:           21  (CARRY4=8 LUT3=4 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.651     5.172    CLK_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  decimal_v1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.181 r  decimal_v1/P[16]
                         net (fo=9, routed)           1.543    10.723    DISPLAY_conn/P[0]
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    11.360 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.360    DISPLAY_conn/disp_out_OBUF[6]_inst_i_243_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    11.477    DISPLAY_conn/disp_out_OBUF[6]_inst_i_213_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.792 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_214/O[3]
                         net (fo=2, routed)           0.859    12.651    DISPLAY_conn/disp_out_OBUF[6]_inst_i_214_n_4
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.337    12.988 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_162/O
                         net (fo=2, routed)           1.103    14.091    DISPLAY_conn/disp_out_OBUF[6]_inst_i_162_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I3_O)        0.327    14.418 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_166/O
                         net (fo=1, routed)           0.000    14.418    DISPLAY_conn/disp_out_OBUF[6]_inst_i_166_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.819 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_103/CO[3]
                         net (fo=1, routed)           0.000    14.819    DISPLAY_conn/disp_out_OBUF[6]_inst_i_103_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.933 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.933    DISPLAY_conn/disp_out_OBUF[6]_inst_i_68_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.155 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_78/O[0]
                         net (fo=14, routed)          1.472    16.628    DISPLAY_conn/disp_out_OBUF[6]_inst_i_78_n_7
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.327    16.955 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.642    17.596    DISPLAY_conn/disp_out_OBUF[6]_inst_i_175_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    18.394 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_112/O[3]
                         net (fo=3, routed)           1.063    19.457    DISPLAY_conn/disp_out_OBUF[6]_inst_i_112_n_4
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.306    19.763 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_123/O
                         net (fo=1, routed)           0.000    19.763    DISPLAY_conn/disp_out_OBUF[6]_inst_i_123_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.296 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_73/CO[3]
                         net (fo=3, routed)           1.325    21.621    DISPLAY_conn/disp_out_OBUF[6]_inst_i_73_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.124    21.745 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_69/O
                         net (fo=4, routed)           0.824    22.569    DISPLAY_conn/disp_out_OBUF[6]_inst_i_69_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124    22.693 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_126/O
                         net (fo=4, routed)           0.871    23.565    DISPLAY_conn/disp_out_OBUF[6]_inst_i_126_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_74/O
                         net (fo=3, routed)           0.584    24.273    DISPLAY_conn/disp_out_OBUF[6]_inst_i_74_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I2_O)        0.150    24.423 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.981    25.404    DISPLAY_conn/disp_out_OBUF[6]_inst_i_55_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.326    25.730 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.797    26.527    DISPLAY_conn/disp_out_OBUF[6]_inst_i_27_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    26.651 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.983    27.635    DISPLAY_conn/disp_out_OBUF[6]_inst_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    27.759 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.045    28.804    DISPLAY_conn/bcd[3]
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    28.928 r  DISPLAY_conn/disp_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.069    31.997    disp_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    35.532 r  disp_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    35.532    disp_out[4]
    U8                                                                r  disp_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decimal_v1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.133ns  (logic 13.174ns (43.718%)  route 16.960ns (56.282%))
  Logic Levels:           21  (CARRY4=8 LUT3=4 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.651     5.172    CLK_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  decimal_v1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.181 r  decimal_v1/P[16]
                         net (fo=9, routed)           1.543    10.723    DISPLAY_conn/P[0]
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    11.360 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.360    DISPLAY_conn/disp_out_OBUF[6]_inst_i_243_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    11.477    DISPLAY_conn/disp_out_OBUF[6]_inst_i_213_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.792 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_214/O[3]
                         net (fo=2, routed)           0.859    12.651    DISPLAY_conn/disp_out_OBUF[6]_inst_i_214_n_4
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.337    12.988 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_162/O
                         net (fo=2, routed)           1.103    14.091    DISPLAY_conn/disp_out_OBUF[6]_inst_i_162_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I3_O)        0.327    14.418 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_166/O
                         net (fo=1, routed)           0.000    14.418    DISPLAY_conn/disp_out_OBUF[6]_inst_i_166_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.819 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_103/CO[3]
                         net (fo=1, routed)           0.000    14.819    DISPLAY_conn/disp_out_OBUF[6]_inst_i_103_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.933 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.933    DISPLAY_conn/disp_out_OBUF[6]_inst_i_68_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.155 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_78/O[0]
                         net (fo=14, routed)          1.472    16.628    DISPLAY_conn/disp_out_OBUF[6]_inst_i_78_n_7
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.327    16.955 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.642    17.596    DISPLAY_conn/disp_out_OBUF[6]_inst_i_175_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    18.394 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_112/O[3]
                         net (fo=3, routed)           1.063    19.457    DISPLAY_conn/disp_out_OBUF[6]_inst_i_112_n_4
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.306    19.763 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_123/O
                         net (fo=1, routed)           0.000    19.763    DISPLAY_conn/disp_out_OBUF[6]_inst_i_123_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.296 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_73/CO[3]
                         net (fo=3, routed)           1.325    21.621    DISPLAY_conn/disp_out_OBUF[6]_inst_i_73_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.124    21.745 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_69/O
                         net (fo=4, routed)           0.824    22.569    DISPLAY_conn/disp_out_OBUF[6]_inst_i_69_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124    22.693 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_126/O
                         net (fo=4, routed)           0.871    23.565    DISPLAY_conn/disp_out_OBUF[6]_inst_i_126_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_74/O
                         net (fo=3, routed)           0.584    24.273    DISPLAY_conn/disp_out_OBUF[6]_inst_i_74_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I2_O)        0.150    24.423 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.981    25.404    DISPLAY_conn/disp_out_OBUF[6]_inst_i_55_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.326    25.730 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.797    26.527    DISPLAY_conn/disp_out_OBUF[6]_inst_i_27_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    26.651 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.983    27.635    DISPLAY_conn/disp_out_OBUF[6]_inst_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    27.759 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.994    28.753    DISPLAY_conn/bcd[3]
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    28.877 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.918    31.794    disp_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    35.305 r  disp_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    35.305    disp_out[6]
    W7                                                                r  disp_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decimal_v1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.089ns  (logic 13.194ns (43.851%)  route 16.895ns (56.149%))
  Logic Levels:           21  (CARRY4=8 LUT3=4 LUT4=3 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.651     5.172    CLK_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  decimal_v1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.181 r  decimal_v1/P[16]
                         net (fo=9, routed)           1.543    10.723    DISPLAY_conn/P[0]
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    11.360 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.360    DISPLAY_conn/disp_out_OBUF[6]_inst_i_243_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    11.477    DISPLAY_conn/disp_out_OBUF[6]_inst_i_213_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.792 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_214/O[3]
                         net (fo=2, routed)           0.859    12.651    DISPLAY_conn/disp_out_OBUF[6]_inst_i_214_n_4
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.337    12.988 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_162/O
                         net (fo=2, routed)           1.103    14.091    DISPLAY_conn/disp_out_OBUF[6]_inst_i_162_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I3_O)        0.327    14.418 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_166/O
                         net (fo=1, routed)           0.000    14.418    DISPLAY_conn/disp_out_OBUF[6]_inst_i_166_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.819 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_103/CO[3]
                         net (fo=1, routed)           0.000    14.819    DISPLAY_conn/disp_out_OBUF[6]_inst_i_103_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.933 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.933    DISPLAY_conn/disp_out_OBUF[6]_inst_i_68_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.155 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_78/O[0]
                         net (fo=14, routed)          1.472    16.628    DISPLAY_conn/disp_out_OBUF[6]_inst_i_78_n_7
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.327    16.955 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_175/O
                         net (fo=1, routed)           0.642    17.596    DISPLAY_conn/disp_out_OBUF[6]_inst_i_175_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    18.394 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_112/O[3]
                         net (fo=3, routed)           1.063    19.457    DISPLAY_conn/disp_out_OBUF[6]_inst_i_112_n_4
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.306    19.763 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_123/O
                         net (fo=1, routed)           0.000    19.763    DISPLAY_conn/disp_out_OBUF[6]_inst_i_123_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.296 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_73/CO[3]
                         net (fo=3, routed)           1.325    21.621    DISPLAY_conn/disp_out_OBUF[6]_inst_i_73_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.124    21.745 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_69/O
                         net (fo=4, routed)           0.824    22.569    DISPLAY_conn/disp_out_OBUF[6]_inst_i_69_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124    22.693 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_126/O
                         net (fo=4, routed)           0.871    23.565    DISPLAY_conn/disp_out_OBUF[6]_inst_i_126_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124    23.689 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_74/O
                         net (fo=3, routed)           0.584    24.273    DISPLAY_conn/disp_out_OBUF[6]_inst_i_74_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I2_O)        0.150    24.423 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_55/O
                         net (fo=5, routed)           0.981    25.404    DISPLAY_conn/disp_out_OBUF[6]_inst_i_55_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.326    25.730 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.797    26.527    DISPLAY_conn/disp_out_OBUF[6]_inst_i_27_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    26.651 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.983    27.635    DISPLAY_conn/disp_out_OBUF[6]_inst_i_6_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.124    27.759 r  DISPLAY_conn/disp_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.779    28.538    DISPLAY_conn/bcd[3]
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    28.662 r  DISPLAY_conn/disp_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.068    31.730    disp_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    35.261 r  disp_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.261    disp_out[0]
    U7                                                                r  disp_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUZZER_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUZZER
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.370ns  (logic 3.961ns (42.273%)  route 5.409ns (57.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.617     5.138    CLK_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  BUZZER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  BUZZER_reg/Q
                         net (fo=1, routed)           5.409    11.003    BUZZER_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.508 r  BUZZER_OBUF_inst/O
                         net (fo=0)                   0.000    14.508    BUZZER
    J1                                                                r  BUZZER (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_conn/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.170ns  (logic 4.083ns (44.525%)  route 5.087ns (55.475%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.558     5.079    DISPLAY_conn/CLK_IBUF_BUFG
    SLICE_X28Y16         FDCE                                         r  DISPLAY_conn/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  DISPLAY_conn/refresh_counter_reg[19]/Q
                         net (fo=16, routed)          1.624     7.160    DISPLAY_conn/disp_select[1]
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.284 r  DISPLAY_conn/disp_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.463    10.746    disp_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.249 r  disp_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.249    disp_sel[0]
    U2                                                                r  disp_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_conn/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.974ns  (logic 4.331ns (48.263%)  route 4.643ns (51.737%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.558     5.079    DISPLAY_conn/CLK_IBUF_BUFG
    SLICE_X28Y16         FDCE                                         r  DISPLAY_conn/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  DISPLAY_conn/refresh_counter_reg[19]/Q
                         net (fo=16, routed)          1.329     6.864    DISPLAY_conn/disp_select[1]
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.148     7.012 r  DISPLAY_conn/disp_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.314    10.326    disp_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    14.053 r  disp_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.053    disp_sel[2]
    V4                                                                r  disp_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vehicle_location_process.loc_x_signed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.882%)  route 0.187ns (50.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.560     1.443    CLK_IBUF_BUFG
    SLICE_X40Y12         FDRE                                         r  vehicle_location_process.loc_x_signed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vehicle_location_process.loc_x_signed_reg[2]/Q
                         net (fo=1, routed)           0.187     1.771    vehicle_location_process.loc_x_signed_reg_n_0_[2]
    SLICE_X40Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  data_send[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    byte_packet[0][2]
    SLICE_X40Y14         FDPE                                         r  data_send_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vehicle_location_process.loc_x_signed_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.713%)  route 0.212ns (53.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X37Y13         FDRE                                         r  vehicle_location_process.loc_x_signed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vehicle_location_process.loc_x_signed_reg[12]/Q
                         net (fo=1, routed)           0.212     1.795    data1[4]
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  data_send[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    byte_packet[0][4]
    SLICE_X37Y14         FDPE                                         r  data_send_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vehicle_location_process.loc_x_signed_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.186ns (40.508%)  route 0.273ns (59.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  vehicle_location_process.loc_x_signed_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vehicle_location_process.loc_x_signed_reg[14]/Q
                         net (fo=1, routed)           0.273     1.856    data1[6]
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  data_send[6]_i_1/O
                         net (fo=1, routed)           0.000     1.901    byte_packet[0][6]
    SLICE_X37Y14         FDPE                                         r  data_send_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vehicle_location_process.loc_x_signed_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.186ns (34.347%)  route 0.356ns (65.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.560     1.443    CLK_IBUF_BUFG
    SLICE_X37Y12         FDRE                                         r  vehicle_location_process.loc_x_signed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vehicle_location_process.loc_x_signed_reg[3]/Q
                         net (fo=1, routed)           0.356     1.940    vehicle_location_process.loc_x_signed_reg_n_0_[3]
    SLICE_X35Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.985 r  data_send[3]_i_1/O
                         net (fo=1, routed)           0.000     1.985    byte_packet[0][3]
    SLICE_X35Y15         FDCE                                         r  data_send_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_div_sweep_time_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/pwm_out_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.209ns (38.064%)  route 0.340ns (61.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  enable_div_sweep_time_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  enable_div_sweep_time_reg/Q
                         net (fo=2, routed)           0.115     1.725    PWM_conn/ena
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.770 f  PWM_conn/pwm_out_i_4/O
                         net (fo=34, routed)          0.225     1.995    PWM_conn/pwm_out_i_4_n_0
    SLICE_X33Y39         FDCE                                         f  PWM_conn/pwm_out_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vehicle_location_process.azimuth_signed_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.209ns (35.875%)  route 0.374ns (64.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  vehicle_location_process.azimuth_signed_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vehicle_location_process.azimuth_signed_reg[29]/Q
                         net (fo=1, routed)           0.374     1.983    data11[5]
    SLICE_X35Y13         LUT6 (Prop_lut6_I0_O)        0.045     2.028 r  data_send[5]_i_1/O
                         net (fo=1, routed)           0.000     2.028    byte_packet[0][5]
    SLICE_X35Y13         FDCE                                         r  data_send_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vehicle_location_process.azimuth_signed_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.209ns (35.570%)  route 0.379ns (64.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  vehicle_location_process.azimuth_signed_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vehicle_location_process.azimuth_signed_reg[31]/Q
                         net (fo=1, routed)           0.379     1.988    data11[7]
    SLICE_X34Y13         LUT6 (Prop_lut6_I0_O)        0.045     2.033 r  data_send[7]_i_1/O
                         net (fo=1, routed)           0.000     2.033    byte_packet[0][7]
    SLICE_X34Y13         FDCE                                         r  data_send_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vehicle_location_process.loc_x_signed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.186ns (31.522%)  route 0.404ns (68.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.560     1.443    CLK_IBUF_BUFG
    SLICE_X37Y12         FDRE                                         r  vehicle_location_process.loc_x_signed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vehicle_location_process.loc_x_signed_reg[1]/Q
                         net (fo=1, routed)           0.404     1.988    vehicle_location_process.loc_x_signed_reg_n_0_[1]
    SLICE_X31Y13         LUT5 (Prop_lut5_I0_O)        0.045     2.033 r  data_send[1]_i_1/O
                         net (fo=1, routed)           0.000     2.033    byte_packet[0][1]
    SLICE_X31Y13         FDCE                                         r  data_send_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_div_sweep_time_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/pwm_out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.209ns (34.195%)  route 0.402ns (65.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  enable_div_sweep_time_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  enable_div_sweep_time_reg/Q
                         net (fo=2, routed)           0.115     1.725    PWM_conn/ena
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.770 f  PWM_conn/pwm_out_i_4/O
                         net (fo=34, routed)          0.288     2.057    PWM_conn/pwm_out_i_4_n_0
    SLICE_X33Y37         FDCE                                         f  PWM_conn/pwm_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_div_sweep_time_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_conn/PWM_process.iter_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.209ns (31.186%)  route 0.461ns (68.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  enable_div_sweep_time_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  enable_div_sweep_time_reg/Q
                         net (fo=2, routed)           0.115     1.725    PWM_conn/ena
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.770 f  PWM_conn/pwm_out_i_4/O
                         net (fo=34, routed)          0.347     2.116    PWM_conn/pwm_out_i_4_n_0
    SLICE_X31Y39         FDCE                                         f  PWM_conn/PWM_process.iter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           330 Endpoints
Min Delay           330 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.loc_y_v_reg[31]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.965ns  (logic 1.874ns (23.528%)  route 6.091ns (76.472%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_conn/rx_out_data_reg[5]/Q
                         net (fo=125, routed)         4.139     4.595    sincos_lut_conn/data_recv[0]
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.152     4.747 r  sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4/O
                         net (fo=2, routed)           0.787     5.534    sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.243 r  sincos_lut_conn/vehicle_location_process.loc_y_v_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.243    UART_conn/vehicle_location_process.loc_y_v_reg[23][0]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.357    UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.471 r  UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.471    UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.800 r  UART_conn/vehicle_location_process.loc_y_v_reg[31]_i_1/O[3]
                         net (fo=3, routed)           1.165     7.965    UART_conn_n_22
    SLICE_X47Y0          FDRE                                         r  vehicle_location_process.loc_y_v_reg[31]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.449     4.790    CLK_IBUF_BUFG
    SLICE_X47Y0          FDRE                                         r  vehicle_location_process.loc_y_v_reg[31]_rep/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.loc_x_v_reg[31]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 1.771ns (22.882%)  route 5.969ns (77.118%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_conn/rx_out_data_reg[5]/Q
                         net (fo=125, routed)         4.024     4.480    sincos_lut_conn/data_recv[0]
    SLICE_X42Y5          LUT3 (Prop_lut3_I2_O)        0.146     4.626 r  sincos_lut_conn/vehicle_location_process.loc_x_v[23]_i_3/O
                         net (fo=2, routed)           0.745     5.371    sincos_lut_conn/vehicle_location_process.loc_x_v[23]_i_3_n_0
    SLICE_X36Y5          LUT4 (Prop_lut4_I3_O)        0.328     5.699 r  sincos_lut_conn/vehicle_location_process.loc_x_v[23]_i_7/O
                         net (fo=1, routed)           0.000     5.699    sincos_lut_conn/vehicle_location_process.loc_x_v[23]_i_7_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.097 r  sincos_lut_conn/vehicle_location_process.loc_x_v_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.097    sincos_lut_conn/vehicle_location_process.loc_x_v_reg[23]_i_1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  sincos_lut_conn/vehicle_location_process.loc_x_v_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.211    sincos_lut_conn/vehicle_location_process.loc_x_v_reg[27]_i_1_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.540 r  sincos_lut_conn/vehicle_location_process.loc_x_v_reg[31]_i_2/O[3]
                         net (fo=3, routed)           1.200     7.740    sincos_lut_conn_n_20
    SLICE_X33Y7          FDRE                                         r  vehicle_location_process.loc_x_v_reg[31]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.444     4.785    CLK_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  vehicle_location_process.loc_x_v_reg[31]_rep__0/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.loc_y_v_reg[31]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 1.874ns (24.588%)  route 5.748ns (75.412%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_conn/rx_out_data_reg[5]/Q
                         net (fo=125, routed)         4.139     4.595    sincos_lut_conn/data_recv[0]
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.152     4.747 r  sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4/O
                         net (fo=2, routed)           0.787     5.534    sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.243 r  sincos_lut_conn/vehicle_location_process.loc_y_v_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.243    UART_conn/vehicle_location_process.loc_y_v_reg[23][0]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.357    UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.471 r  UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.471    UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.800 r  UART_conn/vehicle_location_process.loc_y_v_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.822     7.622    UART_conn_n_22
    SLICE_X45Y6          FDRE                                         r  vehicle_location_process.loc_y_v_reg[31]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.448     4.789    CLK_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  vehicle_location_process.loc_y_v_reg[31]_rep__0/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.loc_x_v_reg[31]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.771ns (23.688%)  route 5.705ns (76.312%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_conn/rx_out_data_reg[5]/Q
                         net (fo=125, routed)         4.024     4.480    sincos_lut_conn/data_recv[0]
    SLICE_X42Y5          LUT3 (Prop_lut3_I2_O)        0.146     4.626 r  sincos_lut_conn/vehicle_location_process.loc_x_v[23]_i_3/O
                         net (fo=2, routed)           0.745     5.371    sincos_lut_conn/vehicle_location_process.loc_x_v[23]_i_3_n_0
    SLICE_X36Y5          LUT4 (Prop_lut4_I3_O)        0.328     5.699 r  sincos_lut_conn/vehicle_location_process.loc_x_v[23]_i_7/O
                         net (fo=1, routed)           0.000     5.699    sincos_lut_conn/vehicle_location_process.loc_x_v[23]_i_7_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.097 r  sincos_lut_conn/vehicle_location_process.loc_x_v_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.097    sincos_lut_conn/vehicle_location_process.loc_x_v_reg[23]_i_1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  sincos_lut_conn/vehicle_location_process.loc_x_v_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.211    sincos_lut_conn/vehicle_location_process.loc_x_v_reg[27]_i_1_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.540 r  sincos_lut_conn/vehicle_location_process.loc_x_v_reg[31]_i_2/O[3]
                         net (fo=3, routed)           0.936     7.476    sincos_lut_conn_n_20
    SLICE_X35Y0          FDRE                                         r  vehicle_location_process.loc_x_v_reg[31]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.445     4.786    CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  vehicle_location_process.loc_x_v_reg[31]_rep/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.loc_y_v_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.805ns  (logic 1.879ns (27.612%)  route 4.926ns (72.388%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_conn/rx_out_data_reg[5]/Q
                         net (fo=125, routed)         4.139     4.595    sincos_lut_conn/data_recv[0]
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.152     4.747 r  sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4/O
                         net (fo=2, routed)           0.787     5.534    sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.243 r  sincos_lut_conn/vehicle_location_process.loc_y_v_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.243    UART_conn/vehicle_location_process.loc_y_v_reg[23][0]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.357    UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.471 r  UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.471    UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.805 r  UART_conn/vehicle_location_process.loc_y_v_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.805    UART_conn_n_24
    SLICE_X44Y7          FDRE                                         r  vehicle_location_process.loc_y_v_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.447     4.788    CLK_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  vehicle_location_process.loc_y_v_reg[29]/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.loc_y_v_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.800ns  (logic 1.874ns (27.558%)  route 4.926ns (72.442%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_conn/rx_out_data_reg[5]/Q
                         net (fo=125, routed)         4.139     4.595    sincos_lut_conn/data_recv[0]
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.152     4.747 r  sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4/O
                         net (fo=2, routed)           0.787     5.534    sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.243 r  sincos_lut_conn/vehicle_location_process.loc_y_v_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.243    UART_conn/vehicle_location_process.loc_y_v_reg[23][0]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.357    UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.471 r  UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.471    UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.800 r  UART_conn/vehicle_location_process.loc_y_v_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.000     6.800    UART_conn_n_22
    SLICE_X44Y7          FDRE                                         r  vehicle_location_process.loc_y_v_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.447     4.788    CLK_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  vehicle_location_process.loc_y_v_reg[31]/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.loc_y_v_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.710ns  (logic 1.784ns (26.587%)  route 4.926ns (73.413%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_conn/rx_out_data_reg[5]/Q
                         net (fo=125, routed)         4.139     4.595    sincos_lut_conn/data_recv[0]
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.152     4.747 r  sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4/O
                         net (fo=2, routed)           0.787     5.534    sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.243 r  sincos_lut_conn/vehicle_location_process.loc_y_v_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.243    UART_conn/vehicle_location_process.loc_y_v_reg[23][0]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.357    UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.471 r  UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.471    UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.710 r  UART_conn/vehicle_location_process.loc_y_v_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.710    UART_conn_n_23
    SLICE_X44Y7          FDRE                                         r  vehicle_location_process.loc_y_v_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.447     4.788    CLK_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  vehicle_location_process.loc_y_v_reg[30]/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.loc_y_v_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.694ns  (logic 1.768ns (26.411%)  route 4.926ns (73.589%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_conn/rx_out_data_reg[5]/Q
                         net (fo=125, routed)         4.139     4.595    sincos_lut_conn/data_recv[0]
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.152     4.747 r  sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4/O
                         net (fo=2, routed)           0.787     5.534    sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.243 r  sincos_lut_conn/vehicle_location_process.loc_y_v_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.243    UART_conn/vehicle_location_process.loc_y_v_reg[23][0]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.357    UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.471 r  UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.471    UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.694 r  UART_conn/vehicle_location_process.loc_y_v_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.694    UART_conn_n_25
    SLICE_X44Y7          FDRE                                         r  vehicle_location_process.loc_y_v_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.447     4.788    CLK_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  vehicle_location_process.loc_y_v_reg[28]/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.loc_y_v_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.691ns  (logic 1.765ns (26.378%)  route 4.926ns (73.622%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_conn/rx_out_data_reg[5]/Q
                         net (fo=125, routed)         4.139     4.595    sincos_lut_conn/data_recv[0]
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.152     4.747 r  sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4/O
                         net (fo=2, routed)           0.787     5.534    sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.243 r  sincos_lut_conn/vehicle_location_process.loc_y_v_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.243    UART_conn/vehicle_location_process.loc_y_v_reg[23][0]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.357    UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.691 r  UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.691    UART_conn_n_28
    SLICE_X44Y6          FDRE                                         r  vehicle_location_process.loc_y_v_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.448     4.789    CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  vehicle_location_process.loc_y_v_reg[25]/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.loc_y_v_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.670ns  (logic 1.744ns (26.147%)  route 4.926ns (73.853%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_conn/rx_out_data_reg[5]/Q
                         net (fo=125, routed)         4.139     4.595    sincos_lut_conn/data_recv[0]
    SLICE_X44Y4          LUT3 (Prop_lut3_I2_O)        0.152     4.747 r  sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4/O
                         net (fo=2, routed)           0.787     5.534    sincos_lut_conn/vehicle_location_process.loc_y_v[19]_i_4_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.243 r  sincos_lut_conn/vehicle_location_process.loc_y_v_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.243    UART_conn/vehicle_location_process.loc_y_v_reg[23][0]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.357    UART_conn/vehicle_location_process.loc_y_v_reg[23]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.670 r  UART_conn/vehicle_location_process.loc_y_v_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.670    UART_conn_n_26
    SLICE_X44Y6          FDRE                                         r  vehicle_location_process.loc_y_v_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.448     4.789    CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  vehicle_location_process.loc_y_v_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_nibble_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.631%)  route 0.161ns (46.369%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[3]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_conn/rx_out_data_reg[3]/Q
                         net (fo=72, routed)          0.161     0.302    UART_conn/data_recv[3]
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  UART_conn/motor_nibble[2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    UART_conn_n_63
    SLICE_X0Y14          FDRE                                         r  motor_nibble_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.861     1.988    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  motor_nibble_reg[2]/C

Slack:                    inf
  Source:                 PWM_conn_motor_i/pwm_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_nibble_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.347%)  route 0.162ns (43.653%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  PWM_conn_motor_i/pwm_out_reg/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PWM_conn_motor_i/pwm_out_reg/Q
                         net (fo=4, routed)           0.162     0.326    UART_conn/pwm_out
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  UART_conn/motor_nibble[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    UART_conn_n_61
    SLICE_X0Y14          FDRE                                         r  motor_nibble_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.861     1.988    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  motor_nibble_reg[0]/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_nibble_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.572%)  route 0.197ns (51.428%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[0]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_conn/rx_out_data_reg[0]/Q
                         net (fo=7, routed)           0.197     0.338    UART_conn/data_recv[0]
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.045     0.383 r  UART_conn/motor_nibble[3]_i_1/O
                         net (fo=1, routed)           0.000     0.383    UART_conn_n_62
    SLICE_X0Y14          FDRE                                         r  motor_nibble_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.861     1.988    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  motor_nibble_reg[3]/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_current_sleep_period_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.980%)  route 0.329ns (70.020%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[3]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_conn/rx_out_data_reg[3]/Q
                         net (fo=72, routed)          0.329     0.470    LED_OBUF[3]
    SLICE_X3Y7           FDRE                                         r  stepper_current_sleep_period_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.865     1.992    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  stepper_current_sleep_period_reg[12]/C

Slack:                    inf
  Source:                 PWM_conn_motor_i/pwm_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_nibble_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.076%)  route 0.276ns (56.924%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  PWM_conn_motor_i/pwm_out_reg/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PWM_conn_motor_i/pwm_out_reg/Q
                         net (fo=4, routed)           0.276     0.440    UART_conn/pwm_out
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.045     0.485 r  UART_conn/motor_nibble[1]_i_1/O
                         net (fo=1, routed)           0.000     0.485    UART_conn_n_60
    SLICE_X0Y14          FDRE                                         r  motor_nibble_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.861     1.988    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  motor_nibble_reg[1]/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.azimuth_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.989%)  route 0.434ns (70.011%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[3]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  UART_conn/rx_out_data_reg[3]/Q
                         net (fo=72, routed)          0.434     0.575    UART_conn/data_recv[3]
    SLICE_X7Y6           LUT5 (Prop_lut5_I0_O)        0.045     0.620 r  UART_conn/vehicle_location_process.azimuth[25]_i_1/O
                         net (fo=1, routed)           0.000     0.620    UART_conn_n_71
    SLICE_X7Y6           FDRE                                         r  vehicle_location_process.azimuth_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  vehicle_location_process.azimuth_reg[25]/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.azimuth_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.750%)  route 0.439ns (70.250%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[3]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  UART_conn/rx_out_data_reg[3]/Q
                         net (fo=72, routed)          0.439     0.580    UART_conn/data_recv[3]
    SLICE_X6Y6           LUT5 (Prop_lut5_I0_O)        0.045     0.625 r  UART_conn/vehicle_location_process.azimuth[22]_i_1/O
                         net (fo=1, routed)           0.000     0.625    UART_conn_n_74
    SLICE_X6Y6           FDRE                                         r  vehicle_location_process.azimuth_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.864     1.991    CLK_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  vehicle_location_process.azimuth_reg[22]/C

Slack:                    inf
  Source:                 cur_duty_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Servo_clk_div.servo_current_udegrees_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.251ns (39.732%)  route 0.381ns (60.268%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  cur_duty_reg/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cur_duty_reg/Q
                         net (fo=56, routed)          0.381     0.522    LED_OBUF[14]
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.045     0.567 r  Servo_clk_div.servo_current_udegrees[29]_i_5/O
                         net (fo=1, routed)           0.000     0.567    Servo_clk_div.servo_current_udegrees[29]_i_5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.632 r  Servo_clk_div.servo_current_udegrees_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.632    Servo_clk_div.servo_current_udegrees_reg[29]_i_1_n_6
    SLICE_X31Y21         FDRE                                         r  Servo_clk_div.servo_current_udegrees_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.820     1.947    CLK_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  Servo_clk_div.servo_current_udegrees_reg[30]/C

Slack:                    inf
  Source:                 cur_duty_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Servo_clk_div.servo_current_udegrees_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.256ns (40.268%)  route 0.380ns (59.732%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  cur_duty_reg/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cur_duty_reg/Q
                         net (fo=56, routed)          0.380     0.521    LED_OBUF[14]
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.045     0.566 r  Servo_clk_div.servo_current_udegrees[29]_i_6/O
                         net (fo=1, routed)           0.000     0.566    Servo_clk_div.servo_current_udegrees[29]_i_6_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.636 r  Servo_clk_div.servo_current_udegrees_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.636    Servo_clk_div.servo_current_udegrees_reg[29]_i_1_n_7
    SLICE_X31Y21         FDRE                                         r  Servo_clk_div.servo_current_udegrees_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.820     1.947    CLK_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  Servo_clk_div.servo_current_udegrees_reg[29]/C

Slack:                    inf
  Source:                 UART_conn/rx_out_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vehicle_location_process.azimuth_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.695%)  route 0.462ns (71.305%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  UART_conn/rx_out_data_reg[3]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_conn/rx_out_data_reg[3]/Q
                         net (fo=72, routed)          0.183     0.324    UART_conn/data_recv[3]
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.045     0.369 r  UART_conn/vehicle_location_process.azimuth[31]_i_1/O
                         net (fo=36, routed)          0.279     0.648    azimuth
    SLICE_X7Y7           FDRE                                         r  vehicle_location_process.azimuth_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.863     1.990    CLK_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  vehicle_location_process.azimuth_reg[24]/C





