# üìã ‡∏™‡∏£‡∏∏‡∏õ‡∏Å‡∏≤‡∏£‡∏ï‡∏±‡πâ‡∏á‡∏Ñ‡πà‡∏≤‡∏Å‡πà‡∏≠‡∏ô Synthesize

## ‚öôÔ∏è **FPGA #2 - Final Configuration:**

### **1. TEST_MODE**
```vhdl
// File: fpga2_top_3bit_rgb_Version2.vhd
// Line: ~52

constant TEST_MODE : boolean := false;  // false = ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ö FPGA #1
```

### **2. Clock Configuration**
```vhdl
// Input: 20 MHz (OSC)
// DCM: 20 MHz ‚Üí 50 MHz
// Divider: 50 MHz ‚Üí 25 MHz (VGA pixel clock)
```

### **3. Display Settings**
```vhdl
// Title: "WORDLE" (32√ó32 pixels, ‡∏™‡∏µ‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ß)
// Position: X=214, Y=10

// Grid: 6 rows √ó 5 columns
// Cell: 55√ó55 pixels
// Spacing: 8 pixels
// Position: X=167, Y=70
```

### **4. Debug Signals**
```vhdl
// LED Configuration (UCF):
// LED L0 (P82): DCM locked (clk_locked)
// LED L1 (P81): debug_led[0] - FSM state bit 0
// LED L2 (P80): debug_led[1] - FSM state bit 1
// LED L3 (P79): debug_led[2] - tx_busy

// Debug Pin Outputs:
// Pin P12: debug_tx_clk = serial_tx_clk_i (clock output)
// Pin P15: debug_data_valid = data_valid_i (data valid signal)

// LED Interpretation (L3:L2:L1 = binary):
// 000 = INPUT_LETTERS
// 001 = START_TX
// 101 = WAIT_TX (with tx_busy=1)
// 001 = WAIT_TX (tx_busy=0, waiting to complete)
// 010 = WAIT_ACKNOWLEDGE
// 110 = RECEIVE_RESULT
// 011 = GAME_END
```

---

## ‚öôÔ∏è **FPGA #1 - Configuration:**

### **1. Game Settings**
```vhdl
// File: fpga1_top_serial.vhd

constant MAX_GUESSES : integer := 6;  // ‡∏ó‡∏≤‡∏¢ 6 ‡∏Ñ‡∏£‡∏±‡πâ‡∏á

// Status:
// "000" = ‡∏Å‡∏≥‡∏•‡∏±‡∏á‡πÄ‡∏•‡πà‡∏ô
// "001" = ‡∏ä‡∏ô‡∏∞
// "010" = ‡πÅ‡∏û‡πâ
```

### **2. Debug LEDs**
```vhdl
// LED Configuration (UCF):
// LED L3 (P79): heartbeat_led (‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö‡∏ó‡∏∏‡∏Å 0.5 ‡∏ß‡∏¥‡∏ô‡∏≤‡∏ó‡∏µ)
// LED L0 (P82): debug_led[0] = data_valid_s2 (synchronized)
// LED L1 (P81): debug_led[1] = word_received
// LED L2 (P80): debug_led[2] = serial_rx_clk

// LED Functions:
// L3: ‡∏ï‡∏¥‡∏î‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö = FPGA ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏õ‡∏Å‡∏ï‡∏¥
// L0: ‡∏ï‡∏¥‡∏î = ‡πÑ‡∏î‡πâ‡∏£‡∏±‡∏ö data_valid ‡∏à‡∏≤‡∏Å FPGA #2
// L1: ‡∏ï‡∏¥‡∏î = ‡∏£‡∏±‡∏ö‡∏Ñ‡∏≥‡∏ó‡∏≤‡∏¢ 40 bits ‡∏™‡∏≥‡πÄ‡∏£‡πá‡∏à
// L2: ‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö = ‡∏Å‡∏≥‡∏•‡∏±‡∏á‡∏£‡∏±‡∏ö serial clock ‡∏à‡∏≤‡∏Å FPGA #2
```

---

## üìÅ **Files to Synthesize:**

### **FPGA #2:**
```
Top Module: fpga2_top_3bit_rgb_Version2.vhd
UCF: fpga2_constraints_3bit_rgb_Version2.ucf

Dependencies:
- clock_generator.vhd (‡∏´‡∏£‡∏∑‡∏≠ clock_generator_pll.vhd)
- ps2_keyboard_20mhz.vhd
- vga_controller_20mhz.vhd
- display_renderer_3bit_rgb_Version2.vhd
- char_rom.vhd
- serial_transmitter.vhd
- serial_receiver.vhd
```

### **FPGA #1:**
```
Top Module: fpga1_top_serial.vhd
UCF: fpga1_constraints_final.ucf

Dependencies:
- serial_transmitter.vhd
- serial_receiver.vhd
- word_comparator_20mhz.vhd
- word_rom_20mhz.vhd
```

---

## üéØ **Synthesis Checklist:**

### **FPGA #2:**
```
‚òê TEST_MODE = false ‚úÖ
‚òê All files added to project
‚òê Top module selected
‚òê UCF constraints applied
‚òê Synthesize ‚Üí Implement ‚Üí Generate Programming File
‚òê Check for errors
‚òê Generate .bit file
```

### **FPGA #1:**
```
‚òê All files added to project
‚òê Top module selected
‚òê UCF constraints applied
‚òê Synthesize ‚Üí Implement ‚Üí Generate Programming File
‚òê Check for errors
‚òê Generate .bit file
```

---

## üîå **Connection Summary:**

### **Quick Reference:**
```
‡∏ï‡πà‡∏≠‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ô (Pin-to-Pin):
P5  ‚Üî P5   (TX Data #2 ‚Üî RX Data #1)
P7  ‚Üî P7   (TX Clock #2 ‚Üî RX Clock #1)
P9  ‚Üî P9   (Data Valid #2 ‚Üî RX Valid #1)
P11 ‚Üî P11  (RX Data #2 ‚Üî TX Data #1)
P14 ‚Üî P14  (RX Clock #2 ‚Üî TX Clock #1)
P16 ‚Üî P16  (RX Ack #2 ‚Üî TX Ack #1)
P21 ‚Üî P21  (RX Valid #2 ‚Üî TX Valid #1)

Status (Bi-directional):
P6  ‚Üî P6   (Status[0])
P8  ‚Üî P8   (Status[1])
P10 ‚Üî P10  (Status[2])

GND ‚Üî GND  ‚ö†Ô∏è ‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç!
```

---

## üìå **Complete Pin Assignment Reference:**

### **FPGA #2 Pin Assignments:**
```
// Serial TX (to FPGA #1):
P5  - serial_tx_data
P7  - serial_tx_clk
P9  - data_valid

// Serial RX (from FPGA #1):
P11 - serial_rx_data
P14 - serial_rx_clk
P16 - acknowledge
P21 - result_valid

// Game Status (from FPGA #1):
P6  - game_status[0]
P8  - game_status[1]
P10 - game_status[2]

// Debug Outputs:
P12 - debug_tx_clk (serial_tx_clk monitor)
P15 - debug_data_valid (data_valid monitor)

// LEDs:
P82 - led_locked (L0)
P81 - debug_led[0] (L1)
P80 - debug_led[1] (L2)
P79 - debug_led[2] (L3)

// VGA:
P35 - vga_r (Red)
P33 - vga_g (Green)
P34 - vga_b (Blue)
P43 - vga_hsync
P44 - vga_vsync

// PS/2 Keyboard:
P22 - ps2_clk
P23 - ps2_data
```

### **FPGA #1 Pin Assignments:**
```
// Serial RX (from FPGA #2):
P5  - serial_rx_data
P7  - serial_rx_clk
P9  - data_valid

// Serial TX (to FPGA #2):
P11 - serial_tx_data
P14 - serial_tx_clk
P16 - acknowledge
P21 - result_valid

// Game Status (to FPGA #2):
P6  - game_status[0]
P8  - game_status[1]
P10 - game_status[2]

// LEDs:
P79 - heartbeat_led (L3)
P82 - debug_led[0] (L0)
P81 - debug_led[1] (L1)
P80 - debug_led[2] (L2)
```

---

## ‚úÖ **Final Checks Before Upload:**

### **1. Code Verification:**
```
‚òê TEST_MODE = false (FPGA #2)
‚òê No syntax errors
‚òê No warnings (‡∏´‡∏£‡∏∑‡∏≠‡πÄ‡∏Ç‡πâ‡∏≤‡πÉ‡∏à warnings)
‚òê Timing constraints met
```

### **2. Hardware Verification:**
```
‚òê ‡∏™‡∏≤‡∏¢‡∏ï‡πà‡∏≠‡∏Ñ‡∏£‡∏ö 11 ‡πÄ‡∏™‡πâ‡∏ô + GND
‚òê ‡πÉ‡∏ä‡πâ multimeter ‡∏ï‡∏£‡∏ß‡∏à continuity
‚òê ‡πÑ‡∏°‡πà‡∏°‡∏µ short circuit
‚òê GND ‡∏ï‡πà‡∏≠‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á‡∏ö‡∏≠‡∏£‡πå‡∏î
```

### **3. Upload Process:**
```
‚òê ‡πÄ‡∏õ‡∏¥‡∏î‡πÄ‡∏Ñ‡∏£‡∏∑‡πà‡∏≠‡∏á FPGA #1
‚òê Upload fpga1_top_serial.bit
‚òê ‡πÄ‡∏ä‡πá‡∏Ñ LED L3 ‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö
‚òê ‡πÄ‡∏õ‡∏¥‡∏î‡πÄ‡∏Ñ‡∏£‡∏∑‡πà‡∏≠‡∏á FPGA #2  
‚òê Upload fpga2_top_3bit_rgb_Version2.bit
‚òê ‡πÄ‡∏ä‡πá‡∏Ñ LED L0 ‡∏ï‡πâ‡∏≠‡∏á‡∏ï‡∏¥‡∏î (DCM)
```

---

## üéÆ **Expected Behavior:**

### **‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô‡∏Å‡∏≤‡∏£‡πÄ‡∏•‡πà‡∏ô:**
```
1. ‡πÄ‡∏õ‡∏¥‡∏î‡∏ó‡∏±‡πâ‡∏á 2 ‡∏ö‡∏≠‡∏£‡πå‡∏î
   FPGA #1: L3 ‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö (Heartbeat)
   FPGA #2: L0 ‡∏ï‡∏¥‡∏î (DCM), ‡∏à‡∏≠‡πÅ‡∏™‡∏î‡∏á "WORDLE"

2. ‡∏û‡∏¥‡∏°‡∏û‡πå‡∏Ñ‡∏≥ 5 ‡∏ï‡∏±‡∏ß (‡πÄ‡∏ä‡πà‡∏ô HELLO)
   FPGA #2: L1-L3 ‡πÄ‡∏û‡∏¥‡πà‡∏°‡∏Ç‡∏∂‡πâ‡∏ô (001‚Üí010‚Üí011‚Üí100‚Üí101)
   ‡∏à‡∏≠: ‡πÅ‡∏™‡∏î‡∏á "HELLO" ‡∏™‡∏µ‡∏°‡πà‡∏ß‡∏á

3. ‡∏Å‡∏î Enter
   FPGA #2: P15 ‡∏ï‡∏¥‡∏î 1 ‡∏ß‡∏¥‡∏ô‡∏≤‡∏ó‡∏µ
   FPGA #1: L0 ‡∏ï‡∏¥‡∏î (data_valid)
   FPGA #1: L1 ‡∏ï‡∏¥‡∏î (word_received)

4. ‡∏£‡∏≠ 1-2 ‡∏ß‡∏¥‡∏ô‡∏≤‡∏ó‡∏µ
   FPGA #1: ‡∏õ‡∏£‡∏∞‡∏°‡∏ß‡∏•‡∏ú‡∏•‡∏Ñ‡∏≥‡∏ï‡∏≠‡∏ö
   FPGA #1: ‡∏™‡πà‡∏á‡∏ú‡∏•‡∏•‡∏±‡∏û‡∏ò‡πå‡∏Å‡∏•‡∏±‡∏ö

5. ‡∏à‡∏≠‡πÅ‡∏™‡∏î‡∏á‡∏™‡∏µ:
   üü¢ ‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ß = ‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á
   üü° ‡πÄ‡∏´‡∏•‡∏∑‡∏≠‡∏á = ‡∏°‡∏µ‡∏ï‡∏±‡∏ß‡∏≠‡∏±‡∏Å‡∏©‡∏£ ‡πÅ‡∏ï‡πà‡∏ï‡∏≥‡πÅ‡∏´‡∏ô‡πà‡∏á‡∏ú‡∏¥‡∏î
   üü£ ‡∏°‡πà‡∏ß‡∏á = ‡πÑ‡∏°‡πà‡∏°‡∏µ‡∏ï‡∏±‡∏ß‡∏≠‡∏±‡∏Å‡∏©‡∏£‡∏ô‡∏µ‡πâ

6. ‡∏ó‡∏≥‡∏ã‡πâ‡∏≥‡πÑ‡∏î‡πâ 6 ‡∏£‡∏≠‡∏ö
```

---

## üîç **LED Troubleshooting Guide:**

### **FPGA #2 LED States:**

| LED State | L3 | L2 | L1 | L0 | Meaning |
|-----------|----|----|----|----|---------|
| Power On | 0 | 0 | 0 | 1 | DCM locked, waiting for input |
| Typing (1 letter) | 0 | 0 | 1 | 1 | Buffer has 1 letter |
| Typing (5 letters) | 1 | 0 | 1 | 1 | Buffer full, ready to send |
| START_TX | 0 | 0 | 1 | 1 | Starting transmission |
| WAIT_TX (busy) | 1 | 0 | 1 | 1 | Transmitting (tx_busy=1) |
| WAIT_ACK | 0 | 1 | 0 | 1 | Waiting for FPGA #1 acknowledge |
| Success | 0 | 0 | 0 | 1 | Back to INPUT_LETTERS |

**‚ö†Ô∏è If stuck at:**
- **`010` (WAIT_ACK)** = FPGA #1 not responding ‚Üí Check wiring P11,P14,P16,P21
- **`101` (WAIT_TX forever)** = tx_busy stuck ‚Üí Check serial_transmitter
- **`001` (START_TX forever)** = Not entering WAIT_TX ‚Üí Check tx_send_start

### **FPGA #1 LED States:**

| LED | Pin | Signal | Normal Behavior |
|-----|-----|--------|-----------------|
| L3 | P79 | heartbeat | ‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö‡∏ó‡∏∏‡∏Å 0.5 ‡∏ß‡∏¥‡∏ô‡∏≤‡∏ó‡∏µ |
| L2 | P80 | serial_rx_clk | ‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö‡πÄ‡∏°‡∏∑‡πà‡∏≠‡∏£‡∏±‡∏ö‡∏Ç‡πâÔøΩÔøΩ‡∏°‡∏π‡∏• |
| L1 | P81 | word_received | ‡∏ï‡∏¥‡∏î‡πÄ‡∏°‡∏∑‡πà‡∏≠‡∏£‡∏±‡∏ö‡∏Ñ‡∏£‡∏ö 40 bits |
| L0 | P82 | data_valid | ‡∏ï‡∏¥‡∏î‡πÄ‡∏°‡∏∑‡πà‡∏≠ FPGA #2 ‡∏™‡πà‡∏á data_valid |

**‚ö†Ô∏è If:**
- **L3 not blinking** = FPGA #1 not running ‚Üí Re-upload .bit file
- **L0 ON, L2 OFF** = No serial clock ‚Üí Check P7 connection
- **L0 ON, L2 ON, L1 OFF** = Clock but no data complete ‚Üí Check serial_receiver
- **All LEDs OFF** = Power issue or wrong .bit file

---

## üèÜ **Success Criteria:**

```
‚úÖ ‡∏à‡∏≠‡πÅ‡∏™‡∏î‡∏á "WORDLE" ‡∏™‡∏µ‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ß
‚úÖ ‡∏û‡∏¥‡∏°‡∏û‡πå‡∏ï‡∏±‡∏ß‡∏≠‡∏±‡∏Å‡∏©‡∏£‡πÑ‡∏î‡πâ (A-Z)
‚úÖ ‡∏Å‡∏î Enter/Space ‡∏™‡πà‡∏á‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•
‚úÖ FPGA #1 ‡∏£‡∏±‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡πÑ‡∏î‡πâ (L0-L1 ‡∏ï‡∏¥‡∏î)
‚úÖ ‡∏à‡∏≠‡πÅ‡∏™‡∏î‡∏á‡∏™‡∏µ 3 ‡πÅ‡∏ö‡∏ö (‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ß/‡πÄ‡∏´‡∏•‡∏∑‡∏≠‡∏á/‡∏°‡πà‡∏ß‡∏á)
‚úÖ ‡πÄ‡∏•‡πà‡∏ô‡πÑ‡∏î‡πâ 6 ‡∏£‡∏≠‡∏ö
‚úÖ ‡∏ä‡∏ô‡∏∞ ‚Üí Status bar ‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ß
‚úÖ ‡πÅ‡∏û‡πâ ‚Üí Status bar ‡πÄ‡∏´‡∏•‡∏∑‡∏≠‡∏á
```

---

## üìû **Contact for Help:**

‡∏ñ‡πâ‡∏≤‡∏°‡∏µ‡∏õ‡∏±‡∏ç‡∏´‡∏≤ ‡πÉ‡∏´‡πâ‡πÄ‡∏Å‡πá‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ô‡∏µ‡πâ:
- LED status ‡∏Ç‡∏≠‡∏á‡∏ó‡∏±‡πâ‡∏á 2 ‡∏ö‡∏≠‡∏£‡πå‡∏î
- ‡∏à‡∏≠‡πÅ‡∏™‡∏î‡∏á‡∏≠‡∏∞‡πÑ‡∏£
- ‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô‡∏ó‡∏µ‡πà‡∏ó‡∏≥‡∏Å‡πà‡∏≠‡∏ô‡πÄ‡∏Å‡∏¥‡∏î‡∏õ‡∏±‡∏ç‡∏´‡∏≤
- Error messages (‡∏ñ‡πâ‡∏≤‡∏°‡∏µ)

Good luck! üéâ
