qm-fir-digital-filter-core
==========================

VHDL implementation of a quadrature demodulation finite impulse response digital filter IP core

Developed in spring 2011.

Ported and improved a quadrature demodulation finite impulse response digital filter IP core to the Virtex-5 FPGA using Xilinx ISE and EDK. Extensive testing and debugging with ChipScope, UART, Ethernet communication with UDP and TCP/IP, Wireshark, Matlab, Python, C++.
