Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Nov 15 17:26:02 2023
| Host         : andy-VirtualBox running 64-bit Ubuntu 20.04 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/andy/Desktop/SoC_Lab_4-2/testbench/counter_la_fir/timing.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.396        0.000                      0                 1089        0.149        0.000                      0                 1089        8.750        0.000                       0                   310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            5.396        0.000                      0                 1089        0.149        0.000                      0                 1089        8.750        0.000                       0                   310  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 user_fir/receive_address_for_read_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/fir_result_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.467ns  (logic 8.940ns (61.794%)  route 5.527ns (38.206%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/receive_address_for_read_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/receive_address_for_read_r_reg[11]/Q
                         net (fo=1, unplaced)         0.741     4.599    user_fir/receive_address_for_read_r_reg_n_0_[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.894 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.354    user_fir/wbs_dat_o_OBUF[31]_inst_i_7_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.478 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=6, unplaced)         0.934     6.412    user_fir/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.536 f  user_fir/fir_result_w1_i_34/O
                         net (fo=36, unplaced)        0.493     7.029    user_fir/fir_result_w1_i_34_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.153 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     7.953    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.804 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.859    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.377 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.177    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.301 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.301    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.843    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.960 r  user_fir/fir_result_w1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.960    user_fir/fir_result_w1_carry__0_n_0
                                                                      r  user_fir/fir_result_w1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.291 r  user_fir/fir_result_w1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    15.909    user_fir/fir_result_w1_carry__1_n_4
                                                                      r  user_fir/fir_result_w0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.216 r  user_fir/fir_result_w0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    16.216    user_fir/fir_result_w0_carry__5_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.592 r  user_fir/fir_result_w0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    16.592    user_fir/fir_result_w0_carry__5_n_0
                                                                      r  user_fir/fir_result_w0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.923 r  user_fir/fir_result_w0_carry__6/O[3]
                         net (fo=1, unplaced)         0.618    17.541    user_fir/fir_result_w0__2[31]
                                                                      r  user_fir/fir_result_r[31]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.848 r  user_fir/fir_result_r[31]_i_3/O
                         net (fo=1, unplaced)         0.000    17.848    user_fir/fir_result_r[31]_i_3_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[31]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.044    23.244    user_fir/fir_result_r_reg[31]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                         -17.848    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 user_fir/receive_address_for_read_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/fir_result_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.350ns  (logic 8.823ns (61.482%)  route 5.527ns (38.518%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/receive_address_for_read_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/receive_address_for_read_r_reg[11]/Q
                         net (fo=1, unplaced)         0.741     4.599    user_fir/receive_address_for_read_r_reg_n_0_[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.894 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.354    user_fir/wbs_dat_o_OBUF[31]_inst_i_7_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.478 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=6, unplaced)         0.934     6.412    user_fir/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.536 f  user_fir/fir_result_w1_i_34/O
                         net (fo=36, unplaced)        0.493     7.029    user_fir/fir_result_w1_i_34_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.153 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     7.953    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.804 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.859    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.377 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.177    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.301 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.301    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.843    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.174 r  user_fir/fir_result_w1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    15.792    user_fir/fir_result_w1_carry__0_n_4
                                                                      r  user_fir/fir_result_w0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.099 r  user_fir/fir_result_w0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    16.099    user_fir/fir_result_w0_carry__4_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.475 r  user_fir/fir_result_w0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    16.475    user_fir/fir_result_w0_carry__4_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.806 r  user_fir/fir_result_w0_carry__5/O[3]
                         net (fo=1, unplaced)         0.618    17.424    user_fir/fir_result_w0__2[27]
                                                                      r  user_fir/fir_result_r[27]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.731 r  user_fir/fir_result_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000    17.731    user_fir/fir_result_r[27]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[27]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.044    23.244    user_fir/fir_result_r_reg[27]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                         -17.731    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 user_fir/receive_address_for_read_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/fir_result_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.220ns  (logic 8.859ns (62.298%)  route 5.361ns (37.702%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/receive_address_for_read_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/receive_address_for_read_r_reg[11]/Q
                         net (fo=1, unplaced)         0.741     4.599    user_fir/receive_address_for_read_r_reg_n_0_[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.894 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.354    user_fir/wbs_dat_o_OBUF[31]_inst_i_7_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.478 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=6, unplaced)         0.934     6.412    user_fir/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.536 f  user_fir/fir_result_w1_i_34/O
                         net (fo=36, unplaced)        0.493     7.029    user_fir/fir_result_w1_i_34_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.153 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     7.953    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.804 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.859    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.377 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.177    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.301 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.301    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.843    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.960 r  user_fir/fir_result_w1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.960    user_fir/fir_result_w1_carry__0_n_0
                                                                      r  user_fir/fir_result_w1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.291 r  user_fir/fir_result_w1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    15.909    user_fir/fir_result_w1_carry__1_n_4
                                                                      r  user_fir/fir_result_w0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.216 r  user_fir/fir_result_w0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    16.216    user_fir/fir_result_w0_carry__5_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.592 r  user_fir/fir_result_w0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    16.592    user_fir/fir_result_w0_carry__5_n_0
                                                                      r  user_fir/fir_result_w0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.848 r  user_fir/fir_result_w0_carry__6/O[2]
                         net (fo=1, unplaced)         0.452    17.300    user_fir/fir_result_w0__2[30]
                                                                      r  user_fir/fir_result_r[30]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    17.601 r  user_fir/fir_result_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000    17.601    user_fir/fir_result_r[30]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[30]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.044    23.244    user_fir/fir_result_r_reg[30]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                         -17.601    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 user_fir/receive_address_for_read_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/fir_result_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.166ns  (logic 8.945ns (63.142%)  route 5.221ns (36.858%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/receive_address_for_read_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/receive_address_for_read_r_reg[11]/Q
                         net (fo=1, unplaced)         0.741     4.599    user_fir/receive_address_for_read_r_reg_n_0_[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.894 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.354    user_fir/wbs_dat_o_OBUF[31]_inst_i_7_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.478 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=6, unplaced)         0.934     6.412    user_fir/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.536 f  user_fir/fir_result_w1_i_34/O
                         net (fo=36, unplaced)        0.493     7.029    user_fir/fir_result_w1_i_34_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.153 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     7.953    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.804 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.859    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.377 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.177    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.301 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.301    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.843    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.960 r  user_fir/fir_result_w1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.960    user_fir/fir_result_w1_carry__0_n_0
                                                                      r  user_fir/fir_result_w1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.291 r  user_fir/fir_result_w1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    15.909    user_fir/fir_result_w1_carry__1_n_4
                                                                      r  user_fir/fir_result_w0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.216 r  user_fir/fir_result_w0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    16.216    user_fir/fir_result_w0_carry__5_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.592 r  user_fir/fir_result_w0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    16.592    user_fir/fir_result_w0_carry__5_n_0
                                                                      r  user_fir/fir_result_w0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.929 r  user_fir/fir_result_w0_carry__6/O[1]
                         net (fo=1, unplaced)         0.312    17.241    user_fir/fir_result_w0__2[29]
                                                                      r  user_fir/fir_result_r[29]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    17.547 r  user_fir/fir_result_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000    17.547    user_fir/fir_result_r[29]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[29]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.044    23.244    user_fir/fir_result_r_reg[29]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                         -17.547    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 user_fir/receive_address_for_read_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/fir_result_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.120ns  (logic 8.602ns (60.919%)  route 5.518ns (39.081%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/receive_address_for_read_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/receive_address_for_read_r_reg[11]/Q
                         net (fo=1, unplaced)         0.741     4.599    user_fir/receive_address_for_read_r_reg_n_0_[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.894 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.354    user_fir/wbs_dat_o_OBUF[31]_inst_i_7_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.478 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=6, unplaced)         0.934     6.412    user_fir/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.536 f  user_fir/fir_result_w1_i_34/O
                         net (fo=36, unplaced)        0.493     7.029    user_fir/fir_result_w1_i_34_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.153 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     7.953    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.804 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.859    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.377 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.177    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.301 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.301    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.944 r  user_fir/fir_result_w1_carry/O[3]
                         net (fo=1, unplaced)         0.618    15.562    user_fir/fir_result_w1_carry_n_4
                                                                      r  user_fir/fir_result_w0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    15.869 r  user_fir/fir_result_w0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    15.869    user_fir/fir_result_w0_carry__3_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.245 r  user_fir/fir_result_w0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    16.245    user_fir/fir_result_w0_carry__3_n_0
                                                                      r  user_fir/fir_result_w0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.576 r  user_fir/fir_result_w0_carry__4/O[3]
                         net (fo=1, unplaced)         0.618    17.194    user_fir/fir_result_w0__2[23]
                                                                      r  user_fir/fir_result_r[23]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    17.501 r  user_fir/fir_result_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000    17.501    user_fir/fir_result_r[23]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[23]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.044    23.244    user_fir/fir_result_r_reg[23]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                         -17.501    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 user_fir/receive_address_for_read_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/fir_result_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.103ns  (logic 8.742ns (61.985%)  route 5.361ns (38.015%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/receive_address_for_read_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/receive_address_for_read_r_reg[11]/Q
                         net (fo=1, unplaced)         0.741     4.599    user_fir/receive_address_for_read_r_reg_n_0_[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.894 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.354    user_fir/wbs_dat_o_OBUF[31]_inst_i_7_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.478 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=6, unplaced)         0.934     6.412    user_fir/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.536 f  user_fir/fir_result_w1_i_34/O
                         net (fo=36, unplaced)        0.493     7.029    user_fir/fir_result_w1_i_34_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.153 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     7.953    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.804 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.859    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.377 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.177    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.301 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.301    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.843    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.174 r  user_fir/fir_result_w1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    15.792    user_fir/fir_result_w1_carry__0_n_4
                                                                      r  user_fir/fir_result_w0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.099 r  user_fir/fir_result_w0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    16.099    user_fir/fir_result_w0_carry__4_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.475 r  user_fir/fir_result_w0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    16.475    user_fir/fir_result_w0_carry__4_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.731 r  user_fir/fir_result_w0_carry__5/O[2]
                         net (fo=1, unplaced)         0.452    17.183    user_fir/fir_result_w0__2[26]
                                                                      r  user_fir/fir_result_r[26]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    17.484 r  user_fir/fir_result_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000    17.484    user_fir/fir_result_r[26]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[26]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.044    23.244    user_fir/fir_result_r_reg[26]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                         -17.484    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 user_fir/receive_address_for_read_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/fir_result_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.049ns  (logic 8.828ns (62.835%)  route 5.221ns (37.165%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/receive_address_for_read_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/receive_address_for_read_r_reg[11]/Q
                         net (fo=1, unplaced)         0.741     4.599    user_fir/receive_address_for_read_r_reg_n_0_[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.894 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.354    user_fir/wbs_dat_o_OBUF[31]_inst_i_7_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.478 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=6, unplaced)         0.934     6.412    user_fir/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.536 f  user_fir/fir_result_w1_i_34/O
                         net (fo=36, unplaced)        0.493     7.029    user_fir/fir_result_w1_i_34_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.153 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     7.953    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.804 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.859    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.377 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.177    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.301 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.301    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.843    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.174 r  user_fir/fir_result_w1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    15.792    user_fir/fir_result_w1_carry__0_n_4
                                                                      r  user_fir/fir_result_w0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.099 r  user_fir/fir_result_w0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    16.099    user_fir/fir_result_w0_carry__4_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.475 r  user_fir/fir_result_w0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    16.475    user_fir/fir_result_w0_carry__4_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.812 r  user_fir/fir_result_w0_carry__5/O[1]
                         net (fo=1, unplaced)         0.312    17.124    user_fir/fir_result_w0__2[25]
                                                                      r  user_fir/fir_result_r[25]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    17.430 r  user_fir/fir_result_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000    17.430    user_fir/fir_result_r[25]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[25]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.044    23.244    user_fir/fir_result_r_reg[25]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 user_fir/receive_address_for_read_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/fir_result_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        14.049ns  (logic 8.829ns (62.842%)  route 5.220ns (37.158%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/receive_address_for_read_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/receive_address_for_read_r_reg[11]/Q
                         net (fo=1, unplaced)         0.741     4.599    user_fir/receive_address_for_read_r_reg_n_0_[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.894 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.354    user_fir/wbs_dat_o_OBUF[31]_inst_i_7_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.478 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=6, unplaced)         0.934     6.412    user_fir/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.536 f  user_fir/fir_result_w1_i_34/O
                         net (fo=36, unplaced)        0.493     7.029    user_fir/fir_result_w1_i_34_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.153 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     7.953    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.804 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.859    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.377 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.177    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.301 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.301    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.843    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.960 r  user_fir/fir_result_w1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.960    user_fir/fir_result_w1_carry__0_n_0
                                                                      r  user_fir/fir_result_w1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.291 r  user_fir/fir_result_w1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    15.909    user_fir/fir_result_w1_carry__1_n_4
                                                                      r  user_fir/fir_result_w0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.216 r  user_fir/fir_result_w0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    16.216    user_fir/fir_result_w0_carry__5_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.592 r  user_fir/fir_result_w0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    16.592    user_fir/fir_result_w0_carry__5_n_0
                                                                      r  user_fir/fir_result_w0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.824 r  user_fir/fir_result_w0_carry__6/O[0]
                         net (fo=1, unplaced)         0.311    17.135    user_fir/fir_result_w0__2[28]
                                                                      r  user_fir/fir_result_r[28]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    17.430 r  user_fir/fir_result_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000    17.430    user_fir/fir_result_r[28]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[28]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.044    23.244    user_fir/fir_result_r_reg[28]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 user_fir/receive_address_for_read_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/fir_result_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.932ns  (logic 8.712ns (62.530%)  route 5.220ns (37.470%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/receive_address_for_read_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/receive_address_for_read_r_reg[11]/Q
                         net (fo=1, unplaced)         0.741     4.599    user_fir/receive_address_for_read_r_reg_n_0_[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.894 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.354    user_fir/wbs_dat_o_OBUF[31]_inst_i_7_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.478 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=6, unplaced)         0.934     6.412    user_fir/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.536 f  user_fir/fir_result_w1_i_34/O
                         net (fo=36, unplaced)        0.493     7.029    user_fir/fir_result_w1_i_34_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.153 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     7.953    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.804 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.859    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.377 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.177    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.301 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.301    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.834 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    14.843    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.174 r  user_fir/fir_result_w1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    15.792    user_fir/fir_result_w1_carry__0_n_4
                                                                      r  user_fir/fir_result_w0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.099 r  user_fir/fir_result_w0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    16.099    user_fir/fir_result_w0_carry__4_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.475 r  user_fir/fir_result_w0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    16.475    user_fir/fir_result_w0_carry__4_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.707 r  user_fir/fir_result_w0_carry__5/O[0]
                         net (fo=1, unplaced)         0.311    17.018    user_fir/fir_result_w0__2[24]
                                                                      r  user_fir/fir_result_r[24]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    17.313 r  user_fir/fir_result_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000    17.313    user_fir/fir_result_r[24]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[24]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.044    23.244    user_fir/fir_result_r_reg[24]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                         -17.313    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 user_fir/receive_address_for_read_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/fir_result_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wb_clk_i rise@20.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.873ns  (logic 8.521ns (61.420%)  route 5.352ns (38.580%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 22.988 - 20.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/receive_address_for_read_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.858 r  user_fir/receive_address_for_read_r_reg[11]/Q
                         net (fo=1, unplaced)         0.741     4.599    user_fir/receive_address_for_read_r_reg_n_0_[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.894 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.354    user_fir/wbs_dat_o_OBUF[31]_inst_i_7_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.478 f  user_fir/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=6, unplaced)         0.934     6.412    user_fir/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_34/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.536 f  user_fir/fir_result_w1_i_34/O
                         net (fo=36, unplaced)        0.493     7.029    user_fir/fir_result_w1_i_34_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     7.153 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     7.953    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.804 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    11.859    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.377 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.177    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.301 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    14.301    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.944 r  user_fir/fir_result_w1_carry/O[3]
                         net (fo=1, unplaced)         0.618    15.562    user_fir/fir_result_w1_carry_n_4
                                                                      r  user_fir/fir_result_w0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    15.869 r  user_fir/fir_result_w0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    15.869    user_fir/fir_result_w0_carry__3_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.245 r  user_fir/fir_result_w0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    16.245    user_fir/fir_result_w0_carry__3_n_0
                                                                      r  user_fir/fir_result_w0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.501 r  user_fir/fir_result_w0_carry__4/O[2]
                         net (fo=1, unplaced)         0.452    16.953    user_fir/fir_result_w0__2[22]
                                                                      r  user_fir/fir_result_r[22]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    17.254 r  user_fir/fir_result_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000    17.254    user_fir/fir_result_r[22]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     20.000    20.000 r  
                                                      0.000    20.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    20.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    20.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    21.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    22.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    22.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439    22.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[22]/C
                         clock pessimism              0.248    23.235    
                         clock uncertainty           -0.035    23.200    
                         FDRE (Setup_fdre_C_D)        0.044    23.244    user_fir/fir_result_r_reg[22]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                         -17.254    
  -------------------------------------------------------------------
                         slack                                  5.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 user_fir/bram_first_data_position_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/bram_first_data_position_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/bram_first_data_position_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/bram_first_data_position_r_reg[2]/Q
                         net (fo=9, unplaced)         0.148     1.355    user_fir/bram_first_data_position_r_reg[2]
                                                                      r  user_fir/bram_first_data_position_r[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.453 r  user_fir/bram_first_data_position_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.453    user_fir/bram_first_data_position_r[0]_i_1_n_0
                         FDRE                                         r  user_fir/bram_first_data_position_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/bram_first_data_position_r_reg[0]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    user_fir/bram_first_data_position_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 user_fir/bram_first_data_position_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/bram_first_data_position_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/bram_first_data_position_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/bram_first_data_position_r_reg[2]/Q
                         net (fo=9, unplaced)         0.148     1.355    user_fir/bram_first_data_position_r_reg[2]
                                                                      r  user_fir/bram_first_data_position_r[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.453 r  user_fir/bram_first_data_position_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.453    user_fir/p_0_in[2]
                         FDRE                                         r  user_fir/bram_first_data_position_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/bram_first_data_position_r_reg[2]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    user_fir/bram_first_data_position_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 user_fir/bram_first_data_position_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/bram_first_data_position_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.248ns (62.434%)  route 0.149ns (37.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/bram_first_data_position_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/bram_first_data_position_r_reg[0]/Q
                         net (fo=10, unplaced)        0.149     1.356    user_fir/bram_first_data_position_r_reg[0]
                                                                      r  user_fir/bram_first_data_position_r[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.457 r  user_fir/bram_first_data_position_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.457    user_fir/bram_first_data_position_r[1]_i_1_n_0
                         FDRE                                         r  user_fir/bram_first_data_position_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/bram_first_data_position_r_reg[1]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    user_fir/bram_first_data_position_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 user_fir/bram_first_data_position_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/bram_first_data_position_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.248ns (62.434%)  route 0.149ns (37.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/bram_first_data_position_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/bram_first_data_position_r_reg[0]/Q
                         net (fo=10, unplaced)        0.149     1.356    user_fir/bram_first_data_position_r_reg[0]
                                                                      r  user_fir/bram_first_data_position_r[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.457 r  user_fir/bram_first_data_position_r[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.457    user_fir/p_0_in[3]
                         FDRE                                         r  user_fir/bram_first_data_position_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/bram_first_data_position_r_reg[3]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    user_fir/bram_first_data_position_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 user_fir/write_state_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/data_length_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.245ns (59.175%)  route 0.169ns (40.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/write_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  user_fir/write_state_r_reg[0]/Q
                         net (fo=68, unplaced)        0.169     1.376    user_fir/write_state_r[0]
                                                                      f  user_fir/data_length_r[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.474 r  user_fir/data_length_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.474    user_fir/data_length_r[0]_i_1_n_0
                         FDRE                                         r  user_fir/data_length_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[0]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    user_fir/data_length_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 user_fir/write_state_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/data_length_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.245ns (59.175%)  route 0.169ns (40.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/write_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  user_fir/write_state_r_reg[0]/Q
                         net (fo=68, unplaced)        0.169     1.376    user_fir/write_state_r[0]
                                                                      f  user_fir/data_length_r[10]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.474 r  user_fir/data_length_r[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.474    user_fir/data_length_r[10]_i_1_n_0
                         FDRE                                         r  user_fir/data_length_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[10]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    user_fir/data_length_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 user_fir/write_state_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/data_length_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.245ns (59.175%)  route 0.169ns (40.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/write_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  user_fir/write_state_r_reg[0]/Q
                         net (fo=68, unplaced)        0.169     1.376    user_fir/write_state_r[0]
                                                                      f  user_fir/data_length_r[12]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.474 r  user_fir/data_length_r[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.474    user_fir/data_length_r[12]_i_1_n_0
                         FDRE                                         r  user_fir/data_length_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[12]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    user_fir/data_length_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 user_fir/write_state_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/data_length_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.245ns (59.175%)  route 0.169ns (40.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/write_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  user_fir/write_state_r_reg[0]/Q
                         net (fo=68, unplaced)        0.169     1.376    user_fir/write_state_r[0]
                                                                      f  user_fir/data_length_r[14]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.474 r  user_fir/data_length_r[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.474    user_fir/data_length_r[14]_i_1_n_0
                         FDRE                                         r  user_fir/data_length_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[14]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    user_fir/data_length_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 user_fir/write_state_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/data_length_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.245ns (59.175%)  route 0.169ns (40.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/write_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  user_fir/write_state_r_reg[0]/Q
                         net (fo=68, unplaced)        0.169     1.376    user_fir/write_state_r[0]
                                                                      f  user_fir/data_length_r[16]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.474 r  user_fir/data_length_r[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.474    user_fir/data_length_r[16]_i_1_n_0
                         FDRE                                         r  user_fir/data_length_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[16]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    user_fir/data_length_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 user_fir/write_state_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            user_fir/data_length_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.245ns (59.175%)  route 0.169ns (40.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/write_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 f  user_fir/write_state_r_reg[0]/Q
                         net (fo=68, unplaced)        0.169     1.376    user_fir/write_state_r[0]
                                                                      f  user_fir/data_length_r[18]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.474 r  user_fir/data_length_r[18]_i_1/O
                         net (fo=1, unplaced)         0.000     1.474    user_fir/data_length_r[18]_i_1_n_0
                         FDRE                                         r  user_fir/data_length_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[18]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)         0.099     1.304    user_fir/data_length_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056               user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056               user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845               clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               delayed_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               delayed_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               delayed_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               delayed_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               delayed_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               delayed_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               delayed_count_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                user_bram11_data/RAM_reg_0_15_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 4.102ns (52.319%)  route 3.738ns (47.681%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[13]
                                                                      r  user_fir/receive_address_for_read_r[11]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_fir/receive_address_for_read_r[11]_i_4/O
                         net (fo=7, unplaced)         1.146     3.041    user_fir/wbs_adr_i[20]
                                                                      r  user_fir/count[0]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.165 r  user_fir/count[0]_i_5/O
                         net (fo=3, unplaced)         0.467     3.632    user_fir/pending_sm_tready_w
                                                                      r  user_fir/count[0]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.756 r  user_fir/count[0]_i_2/O
                         net (fo=40, unplaced)        0.526     4.282    user_fir/count0
                                                                      r  user_fir/wbs_ack_o_OBUF_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.406 r  user_fir/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.206    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.841 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.841    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_fir/la_data_in_IBUF[0]
                                                                      r  user_fir/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  user_fir/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=146, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 5.362ns (68.191%)  route 2.501ns (31.809%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[15])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[15]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/mem_rdata[31]
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     6.784 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=1, unplaced)         0.902     7.686    user_fir/wbs_dat_o_OBUF[31]_inst_i_3_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[31]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.810 r  user_fir/wbs_dat_o_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.610    wbs_dat_o_OBUF[31]
                                                                      r  wbs_dat_o_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.244 r  wbs_dat_o_OBUF[31]_inst/O
                         net (fo=0)                   0.000    11.244    wbs_dat_o[31]
                                                                      r  wbs_dat_o[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 5.336ns (68.085%)  route 2.501ns (31.915%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/mem_rdata[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[0]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     7.660    user_fir/wbs_dat_o_OBUF[0]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.784 r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.584    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.218 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.218    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 5.336ns (68.085%)  route 2.501ns (31.915%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOADO[10]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/mem_rdata[10]
                                                                      r  user_fir/wbs_dat_o_OBUF[10]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     7.660    user_fir/wbs_dat_o_OBUF[10]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.784 r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.584    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.218 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.218    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 5.336ns (68.085%)  route 2.501ns (31.915%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOADO[11]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/mem_rdata[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[11]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     7.660    user_fir/wbs_dat_o_OBUF[11]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.784 r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.584    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.218 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.218    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 5.336ns (68.085%)  route 2.501ns (31.915%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOADO[12]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/mem_rdata[12]
                                                                      r  user_fir/wbs_dat_o_OBUF[12]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[12]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     7.660    user_fir/wbs_dat_o_OBUF[12]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.784 r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.584    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.218 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.218    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 5.336ns (68.085%)  route 2.501ns (31.915%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOADO[13]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/mem_rdata[13]
                                                                      r  user_fir/wbs_dat_o_OBUF[13]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     7.660    user_fir/wbs_dat_o_OBUF[13]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.784 r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.584    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.218 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.218    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 5.336ns (68.085%)  route 2.501ns (31.915%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOADO[14]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/mem_rdata[14]
                                                                      r  user_fir/wbs_dat_o_OBUF[14]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[14]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     7.660    user_fir/wbs_dat_o_OBUF[14]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.784 r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.584    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.218 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.218    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 5.336ns (68.085%)  route 2.501ns (31.915%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOADO[15]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/mem_rdata[15]
                                                                      r  user_fir/wbs_dat_o_OBUF[15]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     7.660    user_fir/wbs_dat_o_OBUF[15]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.784 r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.584    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.218 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.218    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 5.336ns (68.085%)  route 2.501ns (31.915%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/mem_rdata[16]
                                                                      r  user_fir/wbs_dat_o_OBUF[16]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[16]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     7.660    user_fir/wbs_dat_o_OBUF[16]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.784 r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.584    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.218 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000    11.218    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 5.336ns (68.085%)  route 2.501ns (31.915%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     5.834 r  user_bram/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    user_fir/mem_rdata[17]
                                                                      r  user_fir/wbs_dat_o_OBUF[17]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  user_fir/wbs_dat_o_OBUF[17]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     7.660    user_fir/wbs_dat_o_OBUF[17]_inst_i_2_n_0
                                                                      r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     7.784 r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.584    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    11.218 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000    11.218    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_fir/data_length_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/data_length_r_reg[0]/Q
                         net (fo=1, unplaced)         0.281     1.487    user_fir/data_length_r[0]
                                                                      r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.585 r  user_fir/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/data_length_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/data_length_r_reg[10]/Q
                         net (fo=1, unplaced)         0.281     1.487    user_fir/data_length_r[10]
                                                                      r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.585 r  user_fir/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/data_length_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/data_length_r_reg[11]/Q
                         net (fo=1, unplaced)         0.281     1.487    user_fir/data_length_r[11]
                                                                      r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.585 r  user_fir/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/data_length_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/data_length_r_reg[12]/Q
                         net (fo=1, unplaced)         0.281     1.487    user_fir/data_length_r[12]
                                                                      r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.585 r  user_fir/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/data_length_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/data_length_r_reg[13]/Q
                         net (fo=1, unplaced)         0.281     1.487    user_fir/data_length_r[13]
                                                                      r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.585 r  user_fir/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/data_length_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/data_length_r_reg[14]/Q
                         net (fo=1, unplaced)         0.281     1.487    user_fir/data_length_r[14]
                                                                      r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.585 r  user_fir/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/data_length_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/data_length_r_reg[15]/Q
                         net (fo=1, unplaced)         0.281     1.487    user_fir/data_length_r[15]
                                                                      r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.585 r  user_fir/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/data_length_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/data_length_r_reg[16]/Q
                         net (fo=1, unplaced)         0.281     1.487    user_fir/data_length_r[16]
                                                                      r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.585 r  user_fir/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/data_length_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/data_length_r_reg[17]/Q
                         net (fo=1, unplaced)         0.281     1.487    user_fir/data_length_r[17]
                                                                      r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.585 r  user_fir/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_fir/data_length_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.114     1.060    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/data_length_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  user_fir/data_length_r_reg[18]/Q
                         net (fo=1, unplaced)         0.281     1.487    user_fir/data_length_r[18]
                                                                      r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.585 r  user_fir/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.922    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.074    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay          1283 Endpoints
Min Delay          1283 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            user_fir/fir_result_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.355ns  (logic 9.263ns (60.324%)  route 6.092ns (39.676%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      r  user_fir/receive_address_for_read_r[11]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_fir/receive_address_for_read_r[11]_i_6/O
                         net (fo=6, unplaced)         0.934     2.829    user_fir/receive_address_for_read_r[11]_i_6_n_0
                                                                      r  user_fir/fir_result_r[31]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.953 f  user_fir/fir_result_r[31]_i_6/O
                         net (fo=3, unplaced)         0.467     3.420    user_fir/fir_result_r[31]_i_6_n_0
                                                                      f  user_fir/counter_r[3]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.544 f  user_fir/counter_r[3]_i_5/O
                         net (fo=68, unplaced)        0.992     4.536    user_fir/counter_r[3]_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.660 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     5.460    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.311 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.366    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.884 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.684    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.808 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.808    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.341 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.350    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.467 r  user_fir/fir_result_w1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.467    user_fir/fir_result_w1_carry__0_n_0
                                                                      r  user_fir/fir_result_w1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.798 r  user_fir/fir_result_w1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    13.416    user_fir/fir_result_w1_carry__1_n_4
                                                                      r  user_fir/fir_result_w0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.723 r  user_fir/fir_result_w0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.723    user_fir/fir_result_w0_carry__5_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.099 r  user_fir/fir_result_w0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    14.099    user_fir/fir_result_w0_carry__5_n_0
                                                                      r  user_fir/fir_result_w0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.430 r  user_fir/fir_result_w0_carry__6/O[3]
                         net (fo=1, unplaced)         0.618    15.048    user_fir/fir_result_w0__2[31]
                                                                      r  user_fir/fir_result_r[31]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    15.355 r  user_fir/fir_result_r[31]_i_3/O
                         net (fo=1, unplaced)         0.000    15.355    user_fir/fir_result_r[31]_i_3_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[31]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            user_fir/fir_result_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.238ns  (logic 9.146ns (60.020%)  route 6.092ns (39.980%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      r  user_fir/receive_address_for_read_r[11]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_fir/receive_address_for_read_r[11]_i_6/O
                         net (fo=6, unplaced)         0.934     2.829    user_fir/receive_address_for_read_r[11]_i_6_n_0
                                                                      r  user_fir/fir_result_r[31]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.953 f  user_fir/fir_result_r[31]_i_6/O
                         net (fo=3, unplaced)         0.467     3.420    user_fir/fir_result_r[31]_i_6_n_0
                                                                      f  user_fir/counter_r[3]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.544 f  user_fir/counter_r[3]_i_5/O
                         net (fo=68, unplaced)        0.992     4.536    user_fir/counter_r[3]_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.660 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     5.460    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.311 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.366    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.884 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.684    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.808 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.808    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.341 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.350    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.681 r  user_fir/fir_result_w1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    13.299    user_fir/fir_result_w1_carry__0_n_4
                                                                      r  user_fir/fir_result_w0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.606 r  user_fir/fir_result_w0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.606    user_fir/fir_result_w0_carry__4_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.982 r  user_fir/fir_result_w0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.982    user_fir/fir_result_w0_carry__4_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.313 r  user_fir/fir_result_w0_carry__5/O[3]
                         net (fo=1, unplaced)         0.618    14.931    user_fir/fir_result_w0__2[27]
                                                                      r  user_fir/fir_result_r[27]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    15.238 r  user_fir/fir_result_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000    15.238    user_fir/fir_result_r[27]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[27]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            user_fir/fir_result_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.108ns  (logic 9.182ns (60.774%)  route 5.926ns (39.226%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      r  user_fir/receive_address_for_read_r[11]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_fir/receive_address_for_read_r[11]_i_6/O
                         net (fo=6, unplaced)         0.934     2.829    user_fir/receive_address_for_read_r[11]_i_6_n_0
                                                                      r  user_fir/fir_result_r[31]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.953 f  user_fir/fir_result_r[31]_i_6/O
                         net (fo=3, unplaced)         0.467     3.420    user_fir/fir_result_r[31]_i_6_n_0
                                                                      f  user_fir/counter_r[3]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.544 f  user_fir/counter_r[3]_i_5/O
                         net (fo=68, unplaced)        0.992     4.536    user_fir/counter_r[3]_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.660 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     5.460    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.311 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.366    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.884 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.684    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.808 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.808    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.341 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.350    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.467 r  user_fir/fir_result_w1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.467    user_fir/fir_result_w1_carry__0_n_0
                                                                      r  user_fir/fir_result_w1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.798 r  user_fir/fir_result_w1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    13.416    user_fir/fir_result_w1_carry__1_n_4
                                                                      r  user_fir/fir_result_w0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.723 r  user_fir/fir_result_w0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.723    user_fir/fir_result_w0_carry__5_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.099 r  user_fir/fir_result_w0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    14.099    user_fir/fir_result_w0_carry__5_n_0
                                                                      r  user_fir/fir_result_w0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.355 r  user_fir/fir_result_w0_carry__6/O[2]
                         net (fo=1, unplaced)         0.452    14.807    user_fir/fir_result_w0__2[30]
                                                                      r  user_fir/fir_result_r[30]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    15.108 r  user_fir/fir_result_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000    15.108    user_fir/fir_result_r[30]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[30]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            user_fir/fir_result_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.054ns  (logic 9.268ns (61.564%)  route 5.786ns (38.436%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      r  user_fir/receive_address_for_read_r[11]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_fir/receive_address_for_read_r[11]_i_6/O
                         net (fo=6, unplaced)         0.934     2.829    user_fir/receive_address_for_read_r[11]_i_6_n_0
                                                                      r  user_fir/fir_result_r[31]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.953 f  user_fir/fir_result_r[31]_i_6/O
                         net (fo=3, unplaced)         0.467     3.420    user_fir/fir_result_r[31]_i_6_n_0
                                                                      f  user_fir/counter_r[3]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.544 f  user_fir/counter_r[3]_i_5/O
                         net (fo=68, unplaced)        0.992     4.536    user_fir/counter_r[3]_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.660 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     5.460    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.311 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.366    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.884 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.684    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.808 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.808    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.341 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.350    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.467 r  user_fir/fir_result_w1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.467    user_fir/fir_result_w1_carry__0_n_0
                                                                      r  user_fir/fir_result_w1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.798 r  user_fir/fir_result_w1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    13.416    user_fir/fir_result_w1_carry__1_n_4
                                                                      r  user_fir/fir_result_w0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.723 r  user_fir/fir_result_w0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.723    user_fir/fir_result_w0_carry__5_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.099 r  user_fir/fir_result_w0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    14.099    user_fir/fir_result_w0_carry__5_n_0
                                                                      r  user_fir/fir_result_w0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.436 r  user_fir/fir_result_w0_carry__6/O[1]
                         net (fo=1, unplaced)         0.312    14.748    user_fir/fir_result_w0__2[29]
                                                                      r  user_fir/fir_result_r[29]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    15.054 r  user_fir/fir_result_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000    15.054    user_fir/fir_result_r[29]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[29]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            user_fir/fir_result_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.008ns  (logic 8.925ns (59.467%)  route 6.083ns (40.533%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      r  user_fir/receive_address_for_read_r[11]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_fir/receive_address_for_read_r[11]_i_6/O
                         net (fo=6, unplaced)         0.934     2.829    user_fir/receive_address_for_read_r[11]_i_6_n_0
                                                                      r  user_fir/fir_result_r[31]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.953 f  user_fir/fir_result_r[31]_i_6/O
                         net (fo=3, unplaced)         0.467     3.420    user_fir/fir_result_r[31]_i_6_n_0
                                                                      f  user_fir/counter_r[3]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.544 f  user_fir/counter_r[3]_i_5/O
                         net (fo=68, unplaced)        0.992     4.536    user_fir/counter_r[3]_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.660 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     5.460    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.311 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.366    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.884 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.684    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.808 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.808    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.451 r  user_fir/fir_result_w1_carry/O[3]
                         net (fo=1, unplaced)         0.618    13.069    user_fir/fir_result_w1_carry_n_4
                                                                      r  user_fir/fir_result_w0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.376 r  user_fir/fir_result_w0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    13.376    user_fir/fir_result_w0_carry__3_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.752 r  user_fir/fir_result_w0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    13.752    user_fir/fir_result_w0_carry__3_n_0
                                                                      r  user_fir/fir_result_w0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.083 r  user_fir/fir_result_w0_carry__4/O[3]
                         net (fo=1, unplaced)         0.618    14.701    user_fir/fir_result_w0__2[23]
                                                                      r  user_fir/fir_result_r[23]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    15.008 r  user_fir/fir_result_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000    15.008    user_fir/fir_result_r[23]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[23]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            user_fir/fir_result_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.991ns  (logic 9.065ns (60.468%)  route 5.926ns (39.532%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      r  user_fir/receive_address_for_read_r[11]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_fir/receive_address_for_read_r[11]_i_6/O
                         net (fo=6, unplaced)         0.934     2.829    user_fir/receive_address_for_read_r[11]_i_6_n_0
                                                                      r  user_fir/fir_result_r[31]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.953 f  user_fir/fir_result_r[31]_i_6/O
                         net (fo=3, unplaced)         0.467     3.420    user_fir/fir_result_r[31]_i_6_n_0
                                                                      f  user_fir/counter_r[3]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.544 f  user_fir/counter_r[3]_i_5/O
                         net (fo=68, unplaced)        0.992     4.536    user_fir/counter_r[3]_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.660 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     5.460    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.311 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.366    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.884 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.684    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.808 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.808    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.341 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.350    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.681 r  user_fir/fir_result_w1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    13.299    user_fir/fir_result_w1_carry__0_n_4
                                                                      r  user_fir/fir_result_w0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.606 r  user_fir/fir_result_w0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.606    user_fir/fir_result_w0_carry__4_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.982 r  user_fir/fir_result_w0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.982    user_fir/fir_result_w0_carry__4_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.238 r  user_fir/fir_result_w0_carry__5/O[2]
                         net (fo=1, unplaced)         0.452    14.690    user_fir/fir_result_w0__2[26]
                                                                      r  user_fir/fir_result_r[26]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    14.991 r  user_fir/fir_result_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000    14.991    user_fir/fir_result_r[26]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[26]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            user_fir/fir_result_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.937ns  (logic 9.151ns (61.263%)  route 5.786ns (38.737%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      r  user_fir/receive_address_for_read_r[11]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_fir/receive_address_for_read_r[11]_i_6/O
                         net (fo=6, unplaced)         0.934     2.829    user_fir/receive_address_for_read_r[11]_i_6_n_0
                                                                      r  user_fir/fir_result_r[31]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.953 f  user_fir/fir_result_r[31]_i_6/O
                         net (fo=3, unplaced)         0.467     3.420    user_fir/fir_result_r[31]_i_6_n_0
                                                                      f  user_fir/counter_r[3]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.544 f  user_fir/counter_r[3]_i_5/O
                         net (fo=68, unplaced)        0.992     4.536    user_fir/counter_r[3]_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.660 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     5.460    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.311 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.366    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.884 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.684    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.808 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.808    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.341 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.350    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.681 r  user_fir/fir_result_w1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    13.299    user_fir/fir_result_w1_carry__0_n_4
                                                                      r  user_fir/fir_result_w0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.606 r  user_fir/fir_result_w0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.606    user_fir/fir_result_w0_carry__4_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.982 r  user_fir/fir_result_w0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.982    user_fir/fir_result_w0_carry__4_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.319 r  user_fir/fir_result_w0_carry__5/O[1]
                         net (fo=1, unplaced)         0.312    14.631    user_fir/fir_result_w0__2[25]
                                                                      r  user_fir/fir_result_r[25]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    14.937 r  user_fir/fir_result_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000    14.937    user_fir/fir_result_r[25]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[25]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            user_fir/fir_result_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.937ns  (logic 9.152ns (61.269%)  route 5.785ns (38.731%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      r  user_fir/receive_address_for_read_r[11]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_fir/receive_address_for_read_r[11]_i_6/O
                         net (fo=6, unplaced)         0.934     2.829    user_fir/receive_address_for_read_r[11]_i_6_n_0
                                                                      r  user_fir/fir_result_r[31]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.953 f  user_fir/fir_result_r[31]_i_6/O
                         net (fo=3, unplaced)         0.467     3.420    user_fir/fir_result_r[31]_i_6_n_0
                                                                      f  user_fir/counter_r[3]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.544 f  user_fir/counter_r[3]_i_5/O
                         net (fo=68, unplaced)        0.992     4.536    user_fir/counter_r[3]_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.660 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     5.460    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.311 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.366    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.884 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.684    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.808 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.808    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.341 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.350    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.467 r  user_fir/fir_result_w1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.467    user_fir/fir_result_w1_carry__0_n_0
                                                                      r  user_fir/fir_result_w1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.798 r  user_fir/fir_result_w1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    13.416    user_fir/fir_result_w1_carry__1_n_4
                                                                      r  user_fir/fir_result_w0_carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.723 r  user_fir/fir_result_w0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    13.723    user_fir/fir_result_w0_carry__5_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.099 r  user_fir/fir_result_w0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    14.099    user_fir/fir_result_w0_carry__5_n_0
                                                                      r  user_fir/fir_result_w0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.331 r  user_fir/fir_result_w0_carry__6/O[0]
                         net (fo=1, unplaced)         0.311    14.642    user_fir/fir_result_w0__2[28]
                                                                      r  user_fir/fir_result_r[28]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    14.937 r  user_fir/fir_result_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000    14.937    user_fir/fir_result_r[28]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[28]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            user_fir/fir_result_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.820ns  (logic 9.035ns (60.963%)  route 5.785ns (39.037%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      r  user_fir/receive_address_for_read_r[11]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_fir/receive_address_for_read_r[11]_i_6/O
                         net (fo=6, unplaced)         0.934     2.829    user_fir/receive_address_for_read_r[11]_i_6_n_0
                                                                      r  user_fir/fir_result_r[31]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.953 f  user_fir/fir_result_r[31]_i_6/O
                         net (fo=3, unplaced)         0.467     3.420    user_fir/fir_result_r[31]_i_6_n_0
                                                                      f  user_fir/counter_r[3]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.544 f  user_fir/counter_r[3]_i_5/O
                         net (fo=68, unplaced)        0.992     4.536    user_fir/counter_r[3]_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.660 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     5.460    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.311 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.366    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.884 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.684    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.808 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.808    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.341 r  user_fir/fir_result_w1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.350    user_fir/fir_result_w1_carry_n_0
                                                                      r  user_fir/fir_result_w1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.681 r  user_fir/fir_result_w1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    13.299    user_fir/fir_result_w1_carry__0_n_4
                                                                      r  user_fir/fir_result_w0_carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.606 r  user_fir/fir_result_w0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    13.606    user_fir/fir_result_w0_carry__4_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.982 r  user_fir/fir_result_w0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    13.982    user_fir/fir_result_w0_carry__4_n_0
                                                                      r  user_fir/fir_result_w0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.214 r  user_fir/fir_result_w0_carry__5/O[0]
                         net (fo=1, unplaced)         0.311    14.525    user_fir/fir_result_w0__2[24]
                                                                      r  user_fir/fir_result_r[24]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    14.820 r  user_fir/fir_result_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000    14.820    user_fir/fir_result_r[24]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[24]/C

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            user_fir/fir_result_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.761ns  (logic 8.844ns (59.913%)  route 5.917ns (40.087%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    user_fir/wbs_adr_i_IBUF[12]
                                                                      r  user_fir/receive_address_for_read_r[11]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  user_fir/receive_address_for_read_r[11]_i_6/O
                         net (fo=6, unplaced)         0.934     2.829    user_fir/receive_address_for_read_r[11]_i_6_n_0
                                                                      r  user_fir/fir_result_r[31]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.953 f  user_fir/fir_result_r[31]_i_6/O
                         net (fo=3, unplaced)         0.467     3.420    user_fir/fir_result_r[31]_i_6_n_0
                                                                      f  user_fir/counter_r[3]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.544 f  user_fir/counter_r[3]_i_5/O
                         net (fo=68, unplaced)        0.992     4.536    user_fir/counter_r[3]_i_5_n_0
                                                                      f  user_fir/fir_result_w1_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.660 r  user_fir/fir_result_w1_i_16/O
                         net (fo=4, unplaced)         0.800     5.460    user_fir/tap_Do[16]
                                                                      r  user_fir/fir_result_w1__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     9.311 r  user_fir/fir_result_w1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.366    user_fir/fir_result_w1__0_n_106
                                                                      r  user_fir/fir_result_w1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.884 r  user_fir/fir_result_w1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.684    user_fir/fir_result_w1__1_n_105
                                                                      r  user_fir/fir_result_w1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.808 r  user_fir/fir_result_w1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    11.808    user_fir/fir_result_w1_carry_i_3_n_0
                                                                      r  user_fir/fir_result_w1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.451 r  user_fir/fir_result_w1_carry/O[3]
                         net (fo=1, unplaced)         0.618    13.069    user_fir/fir_result_w1_carry_n_4
                                                                      r  user_fir/fir_result_w0_carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.376 r  user_fir/fir_result_w0_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    13.376    user_fir/fir_result_w0_carry__3_i_1_n_0
                                                                      r  user_fir/fir_result_w0_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.752 r  user_fir/fir_result_w0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    13.752    user_fir/fir_result_w0_carry__3_n_0
                                                                      r  user_fir/fir_result_w0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.008 r  user_fir/fir_result_w0_carry__4/O[2]
                         net (fo=1, unplaced)         0.452    14.460    user_fir/fir_result_w0__2[22]
                                                                      r  user_fir/fir_result_r[22]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    14.761 r  user_fir/fir_result_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000    14.761    user_fir/fir_result_r[22]_i_1_n_0
                         FDRE                                         r  user_fir/fir_result_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.439     2.988    user_fir/clk_BUFG
                         FDRE                                         r  user_fir/fir_result_r_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            user_WB2AXI/data_len_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[0]
                                                                      r  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=8, unplaced)         0.337     0.538    user_WB2AXI/wbs_dat_i_IBUF[0]
                         FDRE                                         r  user_WB2AXI/data_len_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_WB2AXI/clk_BUFG
                         FDRE                                         r  user_WB2AXI/data_len_reg[0]/C

Slack:                    inf
  Source:                 wbs_dat_i[10]
                            (input port)
  Destination:            user_WB2AXI/data_len_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[10]
                                                                      r  wbs_dat_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[10]_inst/O
                         net (fo=7, unplaced)         0.337     0.538    user_WB2AXI/wbs_dat_i_IBUF[10]
                         FDRE                                         r  user_WB2AXI/data_len_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_WB2AXI/clk_BUFG
                         FDRE                                         r  user_WB2AXI/data_len_reg[10]/C

Slack:                    inf
  Source:                 wbs_dat_i[11]
                            (input port)
  Destination:            user_WB2AXI/data_len_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[11] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[11]
                                                                      r  wbs_dat_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[11]_inst/O
                         net (fo=7, unplaced)         0.337     0.538    user_WB2AXI/wbs_dat_i_IBUF[11]
                         FDRE                                         r  user_WB2AXI/data_len_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_WB2AXI/clk_BUFG
                         FDRE                                         r  user_WB2AXI/data_len_reg[11]/C

Slack:                    inf
  Source:                 wbs_dat_i[12]
                            (input port)
  Destination:            user_WB2AXI/data_len_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[12] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[12]
                                                                      r  wbs_dat_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[12]_inst/O
                         net (fo=7, unplaced)         0.337     0.538    user_WB2AXI/wbs_dat_i_IBUF[12]
                         FDRE                                         r  user_WB2AXI/data_len_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_WB2AXI/clk_BUFG
                         FDRE                                         r  user_WB2AXI/data_len_reg[12]/C

Slack:                    inf
  Source:                 wbs_dat_i[13]
                            (input port)
  Destination:            user_WB2AXI/data_len_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[13]
                                                                      r  wbs_dat_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[13]_inst/O
                         net (fo=7, unplaced)         0.337     0.538    user_WB2AXI/wbs_dat_i_IBUF[13]
                         FDRE                                         r  user_WB2AXI/data_len_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_WB2AXI/clk_BUFG
                         FDRE                                         r  user_WB2AXI/data_len_reg[13]/C

Slack:                    inf
  Source:                 wbs_dat_i[14]
                            (input port)
  Destination:            user_WB2AXI/data_len_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[14] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[14]
                                                                      r  wbs_dat_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[14]_inst/O
                         net (fo=7, unplaced)         0.337     0.538    user_WB2AXI/wbs_dat_i_IBUF[14]
                         FDRE                                         r  user_WB2AXI/data_len_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_WB2AXI/clk_BUFG
                         FDRE                                         r  user_WB2AXI/data_len_reg[14]/C

Slack:                    inf
  Source:                 wbs_dat_i[15]
                            (input port)
  Destination:            user_WB2AXI/data_len_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[15] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[15]
                                                                      r  wbs_dat_i_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[15]_inst/O
                         net (fo=7, unplaced)         0.337     0.538    user_WB2AXI/wbs_dat_i_IBUF[15]
                         FDRE                                         r  user_WB2AXI/data_len_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_WB2AXI/clk_BUFG
                         FDRE                                         r  user_WB2AXI/data_len_reg[15]/C

Slack:                    inf
  Source:                 wbs_dat_i[16]
                            (input port)
  Destination:            user_WB2AXI/data_len_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[16]
                                                                      r  wbs_dat_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[16]_inst/O
                         net (fo=7, unplaced)         0.337     0.538    user_WB2AXI/wbs_dat_i_IBUF[16]
                         FDRE                                         r  user_WB2AXI/data_len_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_WB2AXI/clk_BUFG
                         FDRE                                         r  user_WB2AXI/data_len_reg[16]/C

Slack:                    inf
  Source:                 wbs_dat_i[17]
                            (input port)
  Destination:            user_WB2AXI/data_len_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[17] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[17]
                                                                      r  wbs_dat_i_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[17]_inst/O
                         net (fo=6, unplaced)         0.337     0.538    user_WB2AXI/wbs_dat_i_IBUF[17]
                         FDRE                                         r  user_WB2AXI/data_len_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_WB2AXI/clk_BUFG
                         FDRE                                         r  user_WB2AXI/data_len_reg[17]/C

Slack:                    inf
  Source:                 wbs_dat_i[18]
                            (input port)
  Destination:            user_WB2AXI/data_len_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[18]
                                                                      r  wbs_dat_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[18]_inst/O
                         net (fo=6, unplaced)         0.337     0.538    user_WB2AXI/wbs_dat_i_IBUF[18]
                         FDRE                                         r  user_WB2AXI/data_len_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=309, unplaced)       0.259     1.443    user_WB2AXI/clk_BUFG
                         FDRE                                         r  user_WB2AXI/data_len_reg[18]/C





