Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Dec 02 07:47:47 2015
| Host         : ThunderV2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    57 |
| Minimum Number of register sites lost to control set restrictions |    65 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           23 |
| Yes          | No                    | No                     |              51 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------+-----------------------+------------------+----------------+
|    Clock Signal   |            Enable Signal           |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------+------------------------------------+-----------------------+------------------+----------------+
|  clockdiv/clk12   |                                    |                       |                2 |              2 |
|  clockdiv/clkout0 |                                    |                       |                1 |              3 |
|  clockdiv/clk100  |                                    |                       |                3 |              4 |
|  clockdiv/clk12   | mips/dp/rf/E[0]                    | reset_IBUF            |                2 |              4 |
|  clockdiv/clk100  | keyb/count[3]_i_1_n_0              | keyb/count0           |                1 |              4 |
|  clockdiv/clk100  | keyb/char[13]_i_1_n_0              | keyb/char[31]_i_1_n_0 |                1 |              5 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_15            |                       |                3 |              6 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_16            |                       |                2 |              6 |
|  clockdiv/clk100  | keyb/char[13]_i_1_n_0              |                       |                8 |              9 |
|  clockdiv/clk100  | display/myvgatimer/xy/Every4thTick |                       |                3 |             10 |
|  clockdiv/clk100  | display/myvgatimer/xy/y[9]_i_1_n_0 |                       |                4 |             10 |
|  clockdiv/clk100  | keyb/bits[9]_i_1_n_0               |                       |                5 |             10 |
|  clockdiv/clk100  | keyb/count0                        |                       |                2 |             12 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_34            |                       |                4 |             16 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_14            |                       |                4 |             16 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_17            |                       |                4 |             16 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_18            |                       |                4 |             16 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_19            |                       |                4 |             16 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_20            |                       |                4 |             16 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_21            |                       |                4 |             16 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_35            |                       |                4 |             16 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_36            |                       |                4 |             16 |
|  clockdiv/clk100  |                                    | keyb/clear            |                5 |             20 |
|  clockdiv/clk12   |                                    | reset_IBUF            |               18 |             26 |
|  clockdiv/clk12   | mips/dp/rf/wr                      |                       |               12 |             96 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_23            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_25            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_27            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_28            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_41            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_42            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_43            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_44            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_45            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_46            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_47            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_48            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_49            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_50            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_51            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_52            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_53            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_39            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_55            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_56            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_57            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_22            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_38            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_37            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_40            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_33            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_32            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_31            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_30            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_26            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_29            |                       |               32 |            128 |
|  clockdiv/clk12   | mips/dp/rf/pc_reg[1]_54            |                       |               32 |            128 |
+-------------------+------------------------------------+-----------------------+------------------+----------------+


