ARM GAS  /tmp/ccEJB9jC.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32g0xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB452:
  26              		.file 1 "Src/stm32g0xx_it.c"
   1:Src/stm32g0xx_it.c **** /* USER CODE BEGIN Header */
   2:Src/stm32g0xx_it.c **** /**
   3:Src/stm32g0xx_it.c ****   ******************************************************************************
   4:Src/stm32g0xx_it.c ****   * @file    stm32g0xx_it.c
   5:Src/stm32g0xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Src/stm32g0xx_it.c ****   ******************************************************************************
   7:Src/stm32g0xx_it.c ****   * @attention
   8:Src/stm32g0xx_it.c ****   *
   9:Src/stm32g0xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Src/stm32g0xx_it.c ****   * All rights reserved.</center></h2>
  11:Src/stm32g0xx_it.c ****   *
  12:Src/stm32g0xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/stm32g0xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Src/stm32g0xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Src/stm32g0xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/stm32g0xx_it.c ****   *
  17:Src/stm32g0xx_it.c ****   ******************************************************************************
  18:Src/stm32g0xx_it.c ****   */
  19:Src/stm32g0xx_it.c **** /* USER CODE END Header */
  20:Src/stm32g0xx_it.c **** 
  21:Src/stm32g0xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Src/stm32g0xx_it.c **** #include "main.h"
  23:Src/stm32g0xx_it.c **** #include "stm32g0xx_it.h"
  24:Src/stm32g0xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Src/stm32g0xx_it.c **** /* USER CODE BEGIN Includes */
  26:Src/stm32g0xx_it.c **** /* USER CODE END Includes */
  27:Src/stm32g0xx_it.c **** 
  28:Src/stm32g0xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32g0xx_it.c **** /* USER CODE BEGIN TD */
  30:Src/stm32g0xx_it.c **** 
  31:Src/stm32g0xx_it.c **** /* USER CODE END TD */
  32:Src/stm32g0xx_it.c **** 
ARM GAS  /tmp/ccEJB9jC.s 			page 2


  33:Src/stm32g0xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32g0xx_it.c **** /* USER CODE BEGIN PD */
  35:Src/stm32g0xx_it.c **** 
  36:Src/stm32g0xx_it.c **** /* USER CODE END PD */
  37:Src/stm32g0xx_it.c **** 
  38:Src/stm32g0xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32g0xx_it.c **** /* USER CODE BEGIN PM */
  40:Src/stm32g0xx_it.c **** 
  41:Src/stm32g0xx_it.c **** /* USER CODE END PM */
  42:Src/stm32g0xx_it.c **** 
  43:Src/stm32g0xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32g0xx_it.c **** /* USER CODE BEGIN PV */
  45:Src/stm32g0xx_it.c **** 
  46:Src/stm32g0xx_it.c **** /* USER CODE END PV */
  47:Src/stm32g0xx_it.c **** 
  48:Src/stm32g0xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32g0xx_it.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32g0xx_it.c **** 
  51:Src/stm32g0xx_it.c **** /* USER CODE END PFP */
  52:Src/stm32g0xx_it.c **** 
  53:Src/stm32g0xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Src/stm32g0xx_it.c **** /* USER CODE BEGIN 0 */
  55:Src/stm32g0xx_it.c **** 
  56:Src/stm32g0xx_it.c **** /* USER CODE END 0 */
  57:Src/stm32g0xx_it.c **** 
  58:Src/stm32g0xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Src/stm32g0xx_it.c **** extern UART_HandleTypeDef huart2;
  60:Src/stm32g0xx_it.c **** extern UART_HandleTypeDef huart3;
  61:Src/stm32g0xx_it.c **** /* USER CODE BEGIN EV */
  62:Src/stm32g0xx_it.c **** 
  63:Src/stm32g0xx_it.c **** /* USER CODE END EV */
  64:Src/stm32g0xx_it.c **** 
  65:Src/stm32g0xx_it.c **** /******************************************************************************/
  66:Src/stm32g0xx_it.c **** /*           Cortex-M0+ Processor Interruption and Exception Handlers          */
  67:Src/stm32g0xx_it.c **** /******************************************************************************/
  68:Src/stm32g0xx_it.c **** /**
  69:Src/stm32g0xx_it.c ****   * @brief This function handles Non maskable interrupt.
  70:Src/stm32g0xx_it.c ****   */
  71:Src/stm32g0xx_it.c **** void NMI_Handler(void)
  72:Src/stm32g0xx_it.c **** {
  27              		.loc 1 72 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  73:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  74:Src/stm32g0xx_it.c **** 
  75:Src/stm32g0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  76:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  77:Src/stm32g0xx_it.c ****   while (1)
  34              		.loc 1 77 3 discriminator 1 view .LVU1
  78:Src/stm32g0xx_it.c ****   {
  79:Src/stm32g0xx_it.c ****   }
  35              		.loc 1 79 3 discriminator 1 view .LVU2
  77:Src/stm32g0xx_it.c ****   {
ARM GAS  /tmp/ccEJB9jC.s 			page 3


  36              		.loc 1 77 9 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE452:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.code	16
  46              		.thumb_func
  47              		.fpu softvfp
  49              	HardFault_Handler:
  50              	.LFB453:
  80:Src/stm32g0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  81:Src/stm32g0xx_it.c **** }
  82:Src/stm32g0xx_it.c **** 
  83:Src/stm32g0xx_it.c **** /**
  84:Src/stm32g0xx_it.c ****   * @brief This function handles Hard fault interrupt.
  85:Src/stm32g0xx_it.c ****   */
  86:Src/stm32g0xx_it.c **** void HardFault_Handler(void)
  87:Src/stm32g0xx_it.c **** {
  51              		.loc 1 87 1 view -0
  52              		.cfi_startproc
  53              		@ Volatile: function does not return.
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57              	.L4:
  88:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  89:Src/stm32g0xx_it.c **** 
  90:Src/stm32g0xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  91:Src/stm32g0xx_it.c ****   while (1)
  58              		.loc 1 91 3 discriminator 1 view .LVU5
  92:Src/stm32g0xx_it.c ****   {
  93:Src/stm32g0xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  94:Src/stm32g0xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  95:Src/stm32g0xx_it.c ****   }
  59              		.loc 1 95 3 discriminator 1 view .LVU6
  91:Src/stm32g0xx_it.c ****   {
  60              		.loc 1 91 9 discriminator 1 view .LVU7
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE453:
  65              		.section	.text.SVC_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	SVC_Handler
  68              		.syntax unified
  69              		.code	16
  70              		.thumb_func
  71              		.fpu softvfp
  73              	SVC_Handler:
  74              	.LFB454:
  96:Src/stm32g0xx_it.c **** }
  97:Src/stm32g0xx_it.c **** 
  98:Src/stm32g0xx_it.c **** /**
  99:Src/stm32g0xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 100:Src/stm32g0xx_it.c ****   */
ARM GAS  /tmp/ccEJB9jC.s 			page 4


 101:Src/stm32g0xx_it.c **** void SVC_Handler(void)
 102:Src/stm32g0xx_it.c **** {
  75              		.loc 1 102 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		@ link register save eliminated.
 103:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 0 */
 104:Src/stm32g0xx_it.c **** 
 105:Src/stm32g0xx_it.c ****   /* USER CODE END SVC_IRQn 0 */
 106:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 1 */
 107:Src/stm32g0xx_it.c **** 
 108:Src/stm32g0xx_it.c ****   /* USER CODE END SVC_IRQn 1 */
 109:Src/stm32g0xx_it.c **** }
  80              		.loc 1 109 1 view .LVU9
  81              		@ sp needed
  82 0000 7047     		bx	lr
  83              		.cfi_endproc
  84              	.LFE454:
  86              		.section	.text.PendSV_Handler,"ax",%progbits
  87              		.align	1
  88              		.global	PendSV_Handler
  89              		.syntax unified
  90              		.code	16
  91              		.thumb_func
  92              		.fpu softvfp
  94              	PendSV_Handler:
  95              	.LFB455:
 110:Src/stm32g0xx_it.c **** 
 111:Src/stm32g0xx_it.c **** /**
 112:Src/stm32g0xx_it.c ****   * @brief This function handles Pendable request for system service.
 113:Src/stm32g0xx_it.c ****   */
 114:Src/stm32g0xx_it.c **** void PendSV_Handler(void)
 115:Src/stm32g0xx_it.c **** {
  96              		.loc 1 115 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 116:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 117:Src/stm32g0xx_it.c **** 
 118:Src/stm32g0xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 119:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 120:Src/stm32g0xx_it.c **** 
 121:Src/stm32g0xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 122:Src/stm32g0xx_it.c **** }
 101              		.loc 1 122 1 view .LVU11
 102              		@ sp needed
 103 0000 7047     		bx	lr
 104              		.cfi_endproc
 105              	.LFE455:
 107              		.section	.text.SysTick_Handler,"ax",%progbits
 108              		.align	1
 109              		.global	SysTick_Handler
 110              		.syntax unified
 111              		.code	16
 112              		.thumb_func
ARM GAS  /tmp/ccEJB9jC.s 			page 5


 113              		.fpu softvfp
 115              	SysTick_Handler:
 116              	.LFB456:
 123:Src/stm32g0xx_it.c **** 
 124:Src/stm32g0xx_it.c **** /**
 125:Src/stm32g0xx_it.c ****   * @brief This function handles System tick timer.
 126:Src/stm32g0xx_it.c ****   */
 127:Src/stm32g0xx_it.c **** void SysTick_Handler(void)
 128:Src/stm32g0xx_it.c **** {
 117              		.loc 1 128 1 view -0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 0
 120              		@ frame_needed = 0, uses_anonymous_args = 0
 121 0000 10B5     		push	{r4, lr}
 122              	.LCFI0:
 123              		.cfi_def_cfa_offset 8
 124              		.cfi_offset 4, -8
 125              		.cfi_offset 14, -4
 129:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 130:Src/stm32g0xx_it.c **** 
 131:Src/stm32g0xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 132:Src/stm32g0xx_it.c ****   HAL_IncTick();
 126              		.loc 1 132 3 view .LVU13
 127 0002 FFF7FEFF 		bl	HAL_IncTick
 128              	.LVL0:
 133:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 134:Src/stm32g0xx_it.c **** 
 135:Src/stm32g0xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 136:Src/stm32g0xx_it.c **** }
 129              		.loc 1 136 1 is_stmt 0 view .LVU14
 130              		@ sp needed
 131 0006 10BD     		pop	{r4, pc}
 132              		.cfi_endproc
 133              	.LFE456:
 135              		.section	.text.USART2_IRQHandler,"ax",%progbits
 136              		.align	1
 137              		.global	USART2_IRQHandler
 138              		.syntax unified
 139              		.code	16
 140              		.thumb_func
 141              		.fpu softvfp
 143              	USART2_IRQHandler:
 144              	.LFB457:
 137:Src/stm32g0xx_it.c **** 
 138:Src/stm32g0xx_it.c **** /******************************************************************************/
 139:Src/stm32g0xx_it.c **** /* STM32G0xx Peripheral Interrupt Handlers                                    */
 140:Src/stm32g0xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 141:Src/stm32g0xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 142:Src/stm32g0xx_it.c **** /* please refer to the startup file (startup_stm32g0xx.s).                    */
 143:Src/stm32g0xx_it.c **** /******************************************************************************/
 144:Src/stm32g0xx_it.c **** 
 145:Src/stm32g0xx_it.c **** /**
 146:Src/stm32g0xx_it.c ****   * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI li
 147:Src/stm32g0xx_it.c ****   */
 148:Src/stm32g0xx_it.c **** void USART2_IRQHandler(void)
 149:Src/stm32g0xx_it.c **** {
 145              		.loc 1 149 1 is_stmt 1 view -0
ARM GAS  /tmp/ccEJB9jC.s 			page 6


 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149 0000 10B5     		push	{r4, lr}
 150              	.LCFI1:
 151              		.cfi_def_cfa_offset 8
 152              		.cfi_offset 4, -8
 153              		.cfi_offset 14, -4
 150:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 0 */
 151:Src/stm32g0xx_it.c **** 
 152:Src/stm32g0xx_it.c ****   /* USER CODE END USART2_IRQn 0 */
 153:Src/stm32g0xx_it.c ****   HAL_UART_IRQHandler(&huart2);
 154              		.loc 1 153 3 view .LVU16
 155 0002 0248     		ldr	r0, .L9
 156 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 157              	.LVL1:
 154:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 1 */
 155:Src/stm32g0xx_it.c **** 
 156:Src/stm32g0xx_it.c ****   /* USER CODE END USART2_IRQn 1 */
 157:Src/stm32g0xx_it.c **** }
 158              		.loc 1 157 1 is_stmt 0 view .LVU17
 159              		@ sp needed
 160 0008 10BD     		pop	{r4, pc}
 161              	.L10:
 162 000a C046     		.align	2
 163              	.L9:
 164 000c 00000000 		.word	huart2
 165              		.cfi_endproc
 166              	.LFE457:
 168              		.section	.text.USART3_4_LPUART1_IRQHandler,"ax",%progbits
 169              		.align	1
 170              		.global	USART3_4_LPUART1_IRQHandler
 171              		.syntax unified
 172              		.code	16
 173              		.thumb_func
 174              		.fpu softvfp
 176              	USART3_4_LPUART1_IRQHandler:
 177              	.LFB458:
 158:Src/stm32g0xx_it.c **** 
 159:Src/stm32g0xx_it.c **** /**
 160:Src/stm32g0xx_it.c ****   * @brief This function handles USART3, USART4 and LPUART1 interrupts / LPUART1 wake-up interrupt 
 161:Src/stm32g0xx_it.c ****   */
 162:Src/stm32g0xx_it.c **** void USART3_4_LPUART1_IRQHandler(void)
 163:Src/stm32g0xx_it.c **** {
 178              		.loc 1 163 1 is_stmt 1 view -0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182 0000 10B5     		push	{r4, lr}
 183              	.LCFI2:
 184              		.cfi_def_cfa_offset 8
 185              		.cfi_offset 4, -8
 186              		.cfi_offset 14, -4
 164:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN USART3_4_LPUART1_IRQn 0 */
 165:Src/stm32g0xx_it.c **** 
 166:Src/stm32g0xx_it.c ****   /* USER CODE END USART3_4_LPUART1_IRQn 0 */
 167:Src/stm32g0xx_it.c ****   HAL_UART_IRQHandler(&huart3);
ARM GAS  /tmp/ccEJB9jC.s 			page 7


 187              		.loc 1 167 3 view .LVU19
 188 0002 0248     		ldr	r0, .L12
 189 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 190              	.LVL2:
 168:Src/stm32g0xx_it.c ****   /* USER CODE BEGIN USART3_4_LPUART1_IRQn 1 */
 169:Src/stm32g0xx_it.c **** 
 170:Src/stm32g0xx_it.c ****   /* USER CODE END USART3_4_LPUART1_IRQn 1 */
 171:Src/stm32g0xx_it.c **** }
 191              		.loc 1 171 1 is_stmt 0 view .LVU20
 192              		@ sp needed
 193 0008 10BD     		pop	{r4, pc}
 194              	.L13:
 195 000a C046     		.align	2
 196              	.L12:
 197 000c 00000000 		.word	huart3
 198              		.cfi_endproc
 199              	.LFE458:
 201              		.text
 202              	.Letext0:
 203              		.file 2 "/opt/gcc-arm-none-eabi-9-2020-q2/arm-none-eabi/include/machine/_default_types.h"
 204              		.file 3 "/opt/gcc-arm-none-eabi-9-2020-q2/arm-none-eabi/include/sys/_stdint.h"
 205              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h"
 206              		.file 5 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h"
 207              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 208              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 209              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h"
 210              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h"
 211              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
 212              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
ARM GAS  /tmp/ccEJB9jC.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g0xx_it.c
     /tmp/ccEJB9jC.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccEJB9jC.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccEJB9jC.s:42     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccEJB9jC.s:49     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccEJB9jC.s:66     .text.SVC_Handler:0000000000000000 $t
     /tmp/ccEJB9jC.s:73     .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccEJB9jC.s:87     .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccEJB9jC.s:94     .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccEJB9jC.s:108    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccEJB9jC.s:115    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccEJB9jC.s:136    .text.USART2_IRQHandler:0000000000000000 $t
     /tmp/ccEJB9jC.s:143    .text.USART2_IRQHandler:0000000000000000 USART2_IRQHandler
     /tmp/ccEJB9jC.s:164    .text.USART2_IRQHandler:000000000000000c $d
     /tmp/ccEJB9jC.s:169    .text.USART3_4_LPUART1_IRQHandler:0000000000000000 $t
     /tmp/ccEJB9jC.s:176    .text.USART3_4_LPUART1_IRQHandler:0000000000000000 USART3_4_LPUART1_IRQHandler
     /tmp/ccEJB9jC.s:197    .text.USART3_4_LPUART1_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_UART_IRQHandler
huart2
huart3
