Flow report for Lab
Mon Sep 10 15:06:26 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Flow Summary                                                                          ;
+------------------------------------+--------------------------------------------------+
; Flow Status                        ; Flow Failed - Mon Sep 10 15:06:26 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Lab                                              ;
; Top-level Entity Name              ; ctrl_clavier_bon                                 ;
; Family                             ; Cyclone II                                       ;
; Device                             ; EP2C35F672C6                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/10/2018 15:06:25 ;
; Main task         ; Compilation         ;
; Revision Name     ; Lab                 ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                  ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------------+------------------+
; Assignment Name                      ; Value                                                                                                                                                ; Default Value ; Entity Name      ; Section Id       ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------------+------------------+
; COMPILER_SIGNATURE_ID                ; 61986973682597.153660638404036                                                                                                                       ; --            ; --               ; --               ;
; EDA_DESIGN_INSTANCE_NAME             ; U0_ctrl_clavier_bon                                                                                                                                  ; --            ; --               ; ctrl_clavier_tb  ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; ctrl_clavier_tb                                                                                                                                      ; --            ; --               ; eda_simulation   ;
; EDA_OUTPUT_DATA_FORMAT               ; Vhdl                                                                                                                                                 ; --            ; --               ; eda_simulation   ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (VHDL)                                                                                                                               ; <None>        ; --               ; --               ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                      ; --            ; --               ; eda_simulation   ;
; EDA_TEST_BENCH_FILE                  ; ../src/ctrl_clavier_tb.vhd                                                                                                                           ; --            ; --               ; ctrl_clavier_tb  ;
; EDA_TEST_BENCH_MODULE_NAME           ; ctrl_clavier_tb                                                                                                                                      ; --            ; --               ; ctrl_clavier_tb  ;
; EDA_TEST_BENCH_NAME                  ; ctrl_clavier_tb                                                                                                                                      ; --            ; --               ; eda_simulation   ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                   ; --            ; --               ; --               ;
; IP_TOOL_NAME                         ; ALTPLL                                                                                                                                               ; --            ; --               ; --               ;
; IP_TOOL_NAME                         ; LPM_COUNTER                                                                                                                                          ; --            ; --               ; --               ;
; IP_TOOL_VERSION                      ; 13.0                                                                                                                                                 ; --            ; --               ; --               ;
; IP_TOOL_VERSION                      ; 13.0                                                                                                                                                 ; --            ; --               ; --               ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                   ; --            ; --               ; --               ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                    ; --            ; --               ; --               ;
; MISC_FILE                            ; output_files/altpll0.bsf                                                                                                                             ; --            ; --               ; --               ;
; MISC_FILE                            ; output_files/altpll0.cmp                                                                                                                             ; --            ; --               ; --               ;
; MISC_FILE                            ; output_files/altpll0.ppf                                                                                                                             ; --            ; --               ; --               ;
; MISC_FILE                            ; output_files/lpm_counter0.bsf                                                                                                                        ; --            ; --               ; --               ;
; MISC_FILE                            ; output_files/lpm_counter0.cmp                                                                                                                        ; --            ; --               ; --               ;
; PARTITION_COLOR                      ; 16764057                                                                                                                                             ; --            ; ctrl_clavier_bon ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING                                                                                                                                ; --            ; ctrl_clavier_bon ; Top              ;
; PARTITION_NETLIST_TYPE               ; SOURCE                                                                                                                                               ; --            ; ctrl_clavier_bon ; Top              ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                                                  ; --            ; --               ; --               ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                ; --            ; --               ; --               ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                                                         ; --            ; --               ; --               ;
; SLD_FILE                             ; //vnode6.labos.polymtl.ca/ge/Usagers/Etudiants/ELE8307/ELE8307-104/My Documents/ELE8307/Lab1/QuartusProj/output_files/partie2_stp1_auto_stripped.stp ; --            ; --               ; --               ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                                  ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                        ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=25                                                                                                                                     ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=25                                                                                                                                  ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                              ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                               ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000                           ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=103                                                                                                                        ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                        ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=16384                                                                                                                               ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                           ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                       ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                                                                    ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                                                               ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                         ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_LOWORD=35146                                                                                                                            ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_HIWORD=29327                                                                                                                            ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                                                                  ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=16384                                                                                                                               ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                             ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                 ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                         ; --            ; --               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                        ; --            ; --               ; auto_signaltap_0 ;
; TOP_LEVEL_ENTITY                     ; ctrl_clavier_bon                                                                                                                                     ; Lab           ; --               ; --               ;
; USE_SIGNALTAP_FILE                   ; output_files/partie2_stp1.stp                                                                                                                        ; --            ; --               ; --               ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:03     ; 1.0                     ; 498 MB              ; 00:00:01                           ;
; Total                ; 00:00:03     ; --                      ; --                  ; 00:00:01                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+----------------------+------------------+-----------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+----------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis ; L5906-05         ; Windows 7 ; 6.1        ; x86_64         ;
+----------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Lab -c Lab



