0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0018: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x001c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0027: mov_imm:
	regs[5] = 0xdc65a2d9, opcode= 0x05
0x002e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0039: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x003c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x003f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0045: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x004b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x004e: mov_imm:
	regs[5] = 0xf54f55a, opcode= 0x05
0x0054: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0057: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x005b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0060: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0066: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0072: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0075: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x007b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x007e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0082: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x008b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0090: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0094: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0099: mov_imm:
	regs[5] = 0x77e72258, opcode= 0x05
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x00a8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x00ab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x00ae: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x00b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x00b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x00b7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x00bd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x00c0: mov_imm:
	regs[5] = 0xcf098db8, opcode= 0x05
0x00c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x00c9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x00cc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x00d2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x00d8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x00db: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x00de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x00e2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x00ea: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x00f1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00f6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x00f9: mov_imm:
	regs[5] = 0x8eb2d3e, opcode= 0x05
0x00ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0102: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0105: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0108: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x010b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x010e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0111: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0114: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0117: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x011a: mov_imm:
	regs[5] = 0x9423d820, opcode= 0x05
0x0120: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0123: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x012c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0132: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0138: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x013b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x013f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0144: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0147: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x014a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x014d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0150: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0153: mov_imm:
	regs[5] = 0x6c6cce8, opcode= 0x05
0x0159: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x015c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x015f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0162: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0165: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0168: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x016b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x016e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0177: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0180: mov_imm:
	regs[5] = 0x5854b82d, opcode= 0x05
0x0186: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0189: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x018c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0192: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0198: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x019b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x019e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x01a2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x01aa: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01b6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x01b9: mov_imm:
	regs[5] = 0xada98732, opcode= 0x05
0x01c0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x01c8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x01cb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x01ce: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x01d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x01d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x01d7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x01dd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x01e0: mov_imm:
	regs[5] = 0x58cffe32, opcode= 0x05
0x01e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x01e9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x01ec: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x01f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01f8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0204: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0207: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x020a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x020d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0210: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0213: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x021c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x021f: mov_imm:
	regs[5] = 0x6a452ba1, opcode= 0x05
0x0225: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0228: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x022b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x022e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0232: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0237: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x023a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x023d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0246: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0249: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x024c: mov_imm:
	regs[5] = 0x7eb60262, opcode= 0x05
0x0252: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0255: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0258: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x025e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0264: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0267: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x026a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x026d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0270: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0273: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0276: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0279: mov_imm:
	regs[5] = 0x61f404f, opcode= 0x05
0x0280: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0285: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0288: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x028b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0294: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0298: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x029d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x02a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x02a3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x02a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02af: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x02b3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02b8: mov_imm:
	regs[5] = 0x4554431a, opcode= 0x05
0x02be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x02c1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x02c4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x02cb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02d0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x02d6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x02d9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x02dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x02e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x02e8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x02eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x02ee: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x02f2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02f7: mov_imm:
	regs[5] = 0x45154bad, opcode= 0x05
0x02fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0300: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0303: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0306: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0309: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x030c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x030f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0312: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0315: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0318: mov_imm:
	regs[5] = 0xd00b465f, opcode= 0x05
0x031e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0321: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0324: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x032a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0330: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0333: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0336: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0339: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x033c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x033f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0342: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0346: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x034b: mov_imm:
	regs[5] = 0xe1acf19d, opcode= 0x05
0x0351: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0354: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0357: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x035a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x035d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0360: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0363: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0366: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0369: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x036c: mov_imm:
	regs[5] = 0x83b8a83c, opcode= 0x05
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0378: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x037b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0384: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x038b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0390: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0396: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0399: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x039c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x039f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x03a2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x03a6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x03ae: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x03b1: mov_imm:
	regs[5] = 0x702eaf82, opcode= 0x05
0x03b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x03ba: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x03bd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x03c0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x03c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x03c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x03ca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03cf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x03d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x03d5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x03d8: mov_imm:
	regs[5] = 0x12247a14, opcode= 0x05
0x03de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x03e1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x03e4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x03eb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03f0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x03f6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x03fa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03ff: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0402: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0405: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0408: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x040b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0414: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0417: mov_imm:
	regs[5] = 0xd0cc0445, opcode= 0x05
0x041d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0420: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0423: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0426: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x042a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x042f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0432: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0435: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x043c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0441: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0444: mov_imm:
	regs[5] = 0x5dba2dea, opcode= 0x05
0x044a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x044d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0450: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0457: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x045c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x046e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0474: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0478: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x047d: mov_imm:
	regs[5] = 0x16ef33df, opcode= 0x05
0x0483: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0486: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x048a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x048f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0492: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0496: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x049b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x049e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x04a1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x04a5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x04ad: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x04b0: mov_imm:
	regs[5] = 0x9c786013, opcode= 0x05
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x04bf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x04c2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x04c9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04ce: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x04d4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x04d7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x04db: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x04ec: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x04ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x04f2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x04f6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04fb: mov_imm:
	regs[5] = 0x8366d730, opcode= 0x05
0x0502: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0507: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x050a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x050e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0513: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0516: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0519: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x051c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x051f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0522: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0526: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x052b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x052e: mov_imm:
	regs[5] = 0xf1d86348, opcode= 0x05
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x053a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x053e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0543: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0547: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x054c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0552: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0558: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x055b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x055e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0561: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0564: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0567: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x056a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x056d: mov_imm:
	regs[5] = 0xf8a2013b, opcode= 0x05
0x0573: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0576: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0579: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x057c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x057f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0583: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0588: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x058b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x058e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0591: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0594: mov_imm:
	regs[5] = 0x10d6274b, opcode= 0x05
0x059a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x059d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x05a0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x05a6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x05ac: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x05af: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x05b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x05b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x05b8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x05bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x05bf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05c4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x05c7: mov_imm:
	regs[5] = 0xbab08437, opcode= 0x05
0x05cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x05d0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x05d3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x05d6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x05d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x05dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x05df: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x05e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05eb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x05ee: mov_imm:
	regs[5] = 0x8ac9aabc, opcode= 0x05
0x05f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x05f7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x05fa: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0601: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0606: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x060c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x060f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0615: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0618: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x061c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0621: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0624: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0627: mov_imm:
	regs[5] = 0x28305bc0, opcode= 0x05
0x062d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0630: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0633: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0637: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x063c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x063f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0642: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0645: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0648: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x064b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x064e: mov_imm:
	regs[5] = 0xcf73aa7e, opcode= 0x05
0x0654: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0657: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x065b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0660: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0666: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x066c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x066f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0672: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0675: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0678: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x067b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x067f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0684: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0687: mov_imm:
	regs[5] = 0x69a4ab5d, opcode= 0x05
0x068d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0690: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0693: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0696: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x069f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x06a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x06a5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x06a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x06b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06b7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x06ba: mov_imm:
	regs[5] = 0x9b0b0253, opcode= 0x05
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x06c9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x06cc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x06d3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06d8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x06de: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06e7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x06ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x06ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x06f1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06f6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x06f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x06fc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x06ff: mov_imm:
	regs[5] = 0x4a1bf081, opcode= 0x05
0x0705: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0708: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x070b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0714: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0717: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x071a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x071d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0720: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0723: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0726: mov_imm:
	regs[5] = 0xf66c46d5, opcode= 0x05
0x072d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0732: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0735: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0738: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x073e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0744: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0747: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x074a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x074d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0750: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0754: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0759: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x075c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0760: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0765: mov_imm:
	regs[5] = 0x41ab69fb, opcode= 0x05
0x076b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x076e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0771: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0774: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0778: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x077d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0780: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0784: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0789: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x078c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x078f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0792: mov_imm:
	regs[5] = 0x655afd97, opcode= 0x05
0x0798: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x079b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x079e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x07a4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x07aa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x07ae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07b3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x07b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x07b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07bc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07c0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x07c8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x07cb: mov_imm:
	regs[5] = 0xa60b10ca, opcode= 0x05
0x07d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x07d4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07dd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x07e0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x07e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x07ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07ef: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x07f5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x07f8: mov_imm:
	regs[5] = 0xaa61dbbc, opcode= 0x05
0x07fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0801: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0804: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x080a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0810: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0813: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0816: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0819: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x081d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0822: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0826: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x082b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0834: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x083d: mov_imm:
	regs[5] = 0x7af40d48, opcode= 0x05
0x0843: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0846: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0849: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x084c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x084f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0852: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0855: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0858: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x085b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x085e: mov_imm:
	regs[5] = 0xeaeeba23, opcode= 0x05
0x0864: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0868: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x086d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0870: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0876: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x087c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x087f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0882: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0886: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x088b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x088e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0892: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0897: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x089a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x089d: mov_imm:
	regs[5] = 0xb6e046b, opcode= 0x05
0x08a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08ac: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x08af: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x08b2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x08b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x08c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08c7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x08d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08d9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x08dc: mov_imm:
	regs[5] = 0x823f9ed4, opcode= 0x05
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x08eb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x08ee: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x08f4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0900: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0903: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0907: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x090c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x090f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0912: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0916: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x091b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x091f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0924: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0927: mov_imm:
	regs[5] = 0xf836b793, opcode= 0x05
0x092d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0931: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0936: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x093a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x093f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0942: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0945: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0948: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x094c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0951: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0955: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x095a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x095d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0960: mov_imm:
	regs[5] = 0x954e7d64, opcode= 0x05
0x0967: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x096c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x096f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0978: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x097f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0984: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x098b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0990: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0999: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x099c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x099f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x09a2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x09ae: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x09b1: mov_imm:
	regs[5] = 0x90f0847a, opcode= 0x05
0x09b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x09bb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09c0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x09c3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x09c6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x09c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x09cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x09cf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x09d3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09e1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x09e4: mov_imm:
	regs[5] = 0x56d73575, opcode= 0x05
0x09ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x09ed: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x09f0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x09f7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09fc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0a02: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0a05: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0a08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0a0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a0f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a14: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a1a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0a1d: mov_imm:
	regs[5] = 0xf8999594, opcode= 0x05
0x0a23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a27: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a2c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0a2f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0a32: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0a35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0a38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a3b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a3f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a47: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0a4a: mov_imm:
	regs[5] = 0xc96723ba, opcode= 0x05
0x0a50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a54: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a59: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0a5c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a68: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0a6e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0a71: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0a74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0a77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a80: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a86: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0a89: mov_imm:
	regs[5] = 0x54821f2f, opcode= 0x05
0x0a90: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a98: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0a9b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0a9f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0aa4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0aa7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0aaa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0aad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ab0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ab4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ab9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0abd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ac2: mov_imm:
	regs[5] = 0xa13301a, opcode= 0x05
0x0ac8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0acc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ad1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0ad4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0ada: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0ae1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ae6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0aea: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0aef: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0af2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0af5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0afe: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b04: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0b07: mov_imm:
	regs[5] = 0x7f82e01c, opcode= 0x05
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b16: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0b1a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b1f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0b22: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0b25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0b28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b2c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b31: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b37: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b40: mov_imm:
	regs[5] = 0xe77792a3, opcode= 0x05
0x0b46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b49: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0b4c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0b52: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0b58: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0b5b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0b5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0b61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b64: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b6a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0b6d: mov_imm:
	regs[5] = 0x757f5e9f, opcode= 0x05
0x0b73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b77: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b7c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0b7f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0b82: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0b85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0b88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b8c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b91: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b97: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ba0: mov_imm:
	regs[5] = 0xb715a9f6, opcode= 0x05
0x0ba6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ba9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0bac: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0bb2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0bb8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0bbc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bc1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0bc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0bc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0bca: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0bcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0bd0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0bd4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bd9: mov_imm:
	regs[5] = 0x87ab112b, opcode= 0x05
0x0bdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0be2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0be5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0be9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bee: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0bf1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0bf4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0bf7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0bfb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c03: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0c06: mov_imm:
	regs[5] = 0x12e6e1db, opcode= 0x05
0x0c0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c0f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0c12: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0c18: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0c1e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0c22: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c27: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0c2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0c2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c31: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c36: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c3c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0c40: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c45: mov_imm:
	regs[5] = 0x14be98db, opcode= 0x05
0x0c4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c4e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0c51: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0c55: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c5a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0c5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0c61: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c69: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c6f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0c72: mov_imm:
	regs[5] = 0xb80f4bfd, opcode= 0x05
0x0c78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c7c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c81: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0c84: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0c8a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0c90: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0c93: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0c96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0c9a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ca2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ca5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ca8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0cac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cb1: mov_imm:
	regs[5] = 0xe7860620, opcode= 0x05
0x0cb7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0cba: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0cbd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0cc1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cc6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0cc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0ccd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0cd5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0cd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0cdb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0cde: mov_imm:
	regs[5] = 0xf14a583, opcode= 0x05
0x0ce4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ce7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0cea: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0cf0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0cf7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cfc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0cff: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0d02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0d06: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d0e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d14: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0d18: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d1d: mov_imm:
	regs[5] = 0x1f636743, opcode= 0x05
0x0d23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d26: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0d29: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0d2c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0d30: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0d38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d3b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d41: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0d44: mov_imm:
	regs[5] = 0x4b7ee5ef, opcode= 0x05
0x0d4b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d54: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d59: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0d5c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0d62: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d6e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0d71: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d86: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d92: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0d95: mov_imm:
	regs[5] = 0x1ed67595, opcode= 0x05
0x0d9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d9e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0da1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0da4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0da7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0dab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0db0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0db3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0db6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0db9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0dbc: mov_imm:
	regs[5] = 0x87ee4288, opcode= 0x05
0x0dc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0dc6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dcb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0dce: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0dd4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0dda: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0ddd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0de1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0de6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0de9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0dec: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0def: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0df2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0df5: mov_imm:
	regs[5] = 0xaec3de63, opcode= 0x05
0x0dfc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e04: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0e07: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0e0a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0e0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0e11: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e19: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e1d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e25: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0e29: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e2e: mov_imm:
	regs[5] = 0x2f4d87f3, opcode= 0x05
0x0e34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e37: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0e3a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0e40: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0e46: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0e49: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0e4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0e4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e52: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e56: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e5e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0e61: mov_imm:
	regs[5] = 0xf3ddec0a, opcode= 0x05
0x0e67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e6b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e70: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0e73: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0e76: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0e79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0e7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e7f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e85: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0e89: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e8e: mov_imm:
	regs[5] = 0xcb0fe17f, opcode= 0x05
0x0e95: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e9d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0ea1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ea6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0eac: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0eb2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0eb5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0eb8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0ebb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ebe: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ec1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0eca: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0ecd: mov_imm:
	regs[5] = 0x7106f388, opcode= 0x05
0x0ed3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ed6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0ed9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0edc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0edf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0ee2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ee5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ee8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0eeb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0eef: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ef4: mov_imm:
	regs[5] = 0x502764ff, opcode= 0x05
0x0efa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0efd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0f00: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0f06: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0f0c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f15: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0f18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0f1c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f24: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f2a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0f2d: mov_imm:
	regs[5] = 0x9165477a, opcode= 0x05
0x0f33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f36: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0f39: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0f3c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0f3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0f42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f45: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f49: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f51: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0f54: mov_imm:
	regs[5] = 0x4b2563cd, opcode= 0x05
0x0f5b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f63: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f6c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0f72: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0f79: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f7e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0f81: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0f85: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0f8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f96: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f9c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0f9f: mov_imm:
	regs[5] = 0x2457120e, opcode= 0x05
0x0fa5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0fa8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0fac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fb1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0fb4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0fb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0fba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fc3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0fc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0fca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fcf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0fd2: mov_imm:
	regs[5] = 0xc0cc50cd, opcode= 0x05
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0fe1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0fe4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0fea: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0ff1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ff6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0ff9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ffc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x0fff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1002: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1005: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1008: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x100b: mov_imm:
	regs[5] = 0xa4811a17, opcode= 0x05
0x1011: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1014: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1017: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x101a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x101d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1020: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1023: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1026: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x102a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x102f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1032: mov_imm:
	regs[5] = 0xcc1cc28d, opcode= 0x05
0x1039: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x103e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1041: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x104a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1050: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1056: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1059: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x105c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x105f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1062: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1065: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1069: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x106e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1072: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1077: mov_imm:
	regs[5] = 0xd3a3baef, opcode= 0x05
0x107d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1081: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1086: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1089: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x108c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x108f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1092: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1096: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x109b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x109e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x10a1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x10a4: mov_imm:
	regs[5] = 0xdccc9ad8, opcode= 0x05
0x10aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x10ad: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x10b0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x10b6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x10bc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x10bf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x10c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x10c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x10c8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x10cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x10cf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10d4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x10d7: mov_imm:
	regs[5] = 0xf0c7b50f, opcode= 0x05
0x10dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x10e0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x10e3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x10e6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x10e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x10ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10f5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x10f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x10fb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x10fe: mov_imm:
	regs[5] = 0xece6b8a8, opcode= 0x05
0x1105: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x110a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x110d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1110: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1116: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x111c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x111f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1122: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1125: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1128: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x112b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x112e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1132: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1137: mov_imm:
	regs[5] = 0xb8fc2466, opcode= 0x05
0x113d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1140: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1143: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1146: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x114a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x114f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1152: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1155: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1158: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x115b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x115e: mov_imm:
	regs[5] = 0xc28eabe3, opcode= 0x05
0x1164: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1167: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x116b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1170: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x117c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1188: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x118b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x118e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1192: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1197: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x119a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x119d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x11a0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x11a3: mov_imm:
	regs[5] = 0xebeca92, opcode= 0x05
0x11a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x11ac: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x11af: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x11b2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x11b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x11b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x11c1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x11c8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11cd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x11d0: mov_imm:
	regs[5] = 0x6e1aaba5, opcode= 0x05
0x11d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x11d9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x11dc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x11e2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x11e8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x11eb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x11ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x11f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x11f4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1200: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1204: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1209: mov_imm:
	regs[5] = 0xf1b67f1a, opcode= 0x05
0x120f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1212: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1215: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1218: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x121b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1224: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1227: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x122a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x122d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1236: mov_imm:
	regs[5] = 0xe96f25f5, opcode= 0x05
0x123c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x123f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1242: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1248: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x124f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1254: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x125d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1260: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1263: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1266: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1269: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x126c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1270: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1275: mov_imm:
	regs[5] = 0xc1478e67, opcode= 0x05
0x127b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x127f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1284: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1287: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x128a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x128d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1290: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1293: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1296: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1299: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x129c: mov_imm:
	regs[5] = 0x60dddec3, opcode= 0x05
0x12a3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x12ab: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x12ae: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x12b4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x12ba: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x12bd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x12c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x12c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x12c6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x12c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x12cc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x12cf: mov_imm:
	regs[5] = 0x3f3953be, opcode= 0x05
0x12d6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12e4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x12e7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x12ea: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x12ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x12f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x12f3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1300: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1305: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1308: mov_imm:
	regs[5] = 0xf86d752f, opcode= 0x05
0x130e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1311: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1315: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x131a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1320: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1326: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1329: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x132c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x132f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1332: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1335: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1338: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x133c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1341: mov_imm:
	regs[5] = 0xb43131d1, opcode= 0x05
0x1348: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x134d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1350: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1359: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x135c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x135f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1362: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1365: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1369: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x136e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1371: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1375: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x137a: mov_imm:
	regs[5] = 0x5d729397, opcode= 0x05
0x1380: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1383: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1387: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x138c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1393: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1398: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x139f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13a4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x13a7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x13b4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x13bc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x13c2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x13c5: mov_imm:
	regs[5] = 0x2c269940, opcode= 0x05
0x13cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x13ce: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x13d1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x13d4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x13e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x13e3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x13e9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x13ec: mov_imm:
	regs[5] = 0x16140db0, opcode= 0x05
0x13f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x13f5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x13f8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x13fe: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1404: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1407: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x140a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x140e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1413: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1416: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x141a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x141f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1422: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1425: mov_imm:
	regs[5] = 0x15469045, opcode= 0x05
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1431: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1434: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1437: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x143b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1440: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1443: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1446: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1449: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x144c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1450: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1455: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1458: mov_imm:
	regs[5] = 0x5f893911, opcode= 0x05
0x145e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1461: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1464: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x146a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1470: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1473: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1476: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1479: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x147c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1485: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1489: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x148e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1491: mov_imm:
	regs[5] = 0xf2510a44, opcode= 0x05
0x1497: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x149a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x149d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x14a0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x14a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x14a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x14a9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x14ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x14af: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14b8: mov_imm:
	regs[5] = 0xc8be8685, opcode= 0x05
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x14c7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x14ca: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x14d0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x14d6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x14d9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x14dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x14df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x14e2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x14e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x14e8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14f1: mov_imm:
	regs[5] = 0xfcc5cc28, opcode= 0x05
0x14f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x14fa: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x14fd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1501: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1506: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1509: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x150c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1515: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1518: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x151b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1524: mov_imm:
	regs[5] = 0xe35d3819, opcode= 0x05
0x152b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1530: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1534: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1539: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x153c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1542: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1548: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x154c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1551: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1554: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1557: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x155a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x155d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1561: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1566: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1569: mov_imm:
	regs[5] = 0xc9a22f6b, opcode= 0x05
0x1570: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1575: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1578: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x157b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1584: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1587: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x158a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x158d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1590: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1593: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1596: mov_imm:
	regs[5] = 0x184a03e1, opcode= 0x05
0x159d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x15a5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x15a8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x15ae: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x15b4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x15b8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15bd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x15c1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x15c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x15cc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x15cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x15d3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15d8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x15db: mov_imm:
	regs[5] = 0x9a325fb0, opcode= 0x05
0x15e2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x15eb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15f0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15f9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x15fc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x15ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1608: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x160c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1611: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1614: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1617: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x161a: mov_imm:
	regs[5] = 0x248ee2c5, opcode= 0x05
0x1620: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1623: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1626: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x162d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1632: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1638: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1641: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1645: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x164a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1653: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1656: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x165a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x165f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1668: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x166b: mov_imm:
	regs[5] = 0x27d0b743, opcode= 0x05
0x1671: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1674: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1677: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x167a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x167d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1680: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1683: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1687: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x168c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x168f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1692: mov_imm:
	regs[5] = 0xb7351d18, opcode= 0x05
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x169e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x16a1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x16a4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x16aa: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x16b0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x16b4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16b9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x16c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x16c8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x16d4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x16d7: mov_imm:
	regs[5] = 0x66c7204d, opcode= 0x05
0x16dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x16e0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x16e3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x16e6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x16e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x16ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x16ef: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x16f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x16f5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x16f9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16fe: mov_imm:
	regs[5] = 0x357f7619, opcode= 0x05
0x1704: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1707: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x170a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1710: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1716: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1719: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x171c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x171f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1722: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1725: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1729: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x172e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1731: mov_imm:
	regs[5] = 0x615c576f, opcode= 0x05
0x1737: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x173b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1740: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1744: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1749: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x174c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x174f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1752: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1755: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1759: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x175e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1761: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1764: mov_imm:
	regs[5] = 0xfd7c5d59, opcode= 0x05
0x176a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x176d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1770: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1776: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x177c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x177f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1782: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1785: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1788: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x178b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x178e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1791: mov_imm:
	regs[5] = 0x9f1d4182, opcode= 0x05
0x1798: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x179d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x17a0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x17a3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x17a6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x17a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x17ad: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x17b5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x17bb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x17be: mov_imm:
	regs[5] = 0xe6d67fa3, opcode= 0x05
0x17c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x17c7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x17ca: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x17d0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x17d6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x17d9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x17e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x17e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17ee: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x17f4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x17f7: mov_imm:
	regs[5] = 0xabaee525, opcode= 0x05
0x17fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1801: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1806: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1809: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x180c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1810: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1815: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1818: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x181b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x181e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1821: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1825: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x182a: mov_imm:
	regs[5] = 0xe244cd98, opcode= 0x05
0x1830: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1833: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x183c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1842: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1848: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x184b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x184e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1852: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1857: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x185a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1863: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1866: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1869: mov_imm:
	regs[5] = 0xc2da2aea, opcode= 0x05
0x186f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1873: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1878: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x187b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x187f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1884: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1887: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x188a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x188d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1890: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1893: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1897: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x189c: mov_imm:
	regs[5] = 0x372543ee, opcode= 0x05
0x18a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x18a5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x18a8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x18ae: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x18b4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x18b7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x18ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x18be: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x18c6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x18c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x18cc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x18cf: mov_imm:
	regs[5] = 0x24a3c45f, opcode= 0x05
0x18d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x18d9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18de: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x18e1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x18e5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18ea: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x18ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x18f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x18f3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x18f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x18f9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1902: mov_imm:
	regs[5] = 0x8cebf5ac, opcode= 0x05
0x1908: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x190b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x190e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1914: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x191a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x191e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1923: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1926: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1929: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x192c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x192f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1938: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x193b: mov_imm:
	regs[5] = 0x82ec8ece, opcode= 0x05
0x1941: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1944: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1948: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x194d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1950: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1953: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1956: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1959: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x195c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x195f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1962: mov_imm:
	regs[5] = 0x603abb74, opcode= 0x05
0x1968: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x196b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x196f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1974: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x197a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1980: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1983: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1986: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1989: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x198c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x198f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1993: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1998: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x199b: mov_imm:
	regs[5] = 0xaaa717ab, opcode= 0x05
0x19a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19aa: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x19ae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19b3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x19b6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x19ba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x19c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x19c6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19cb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x19d1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x19d4: mov_imm:
	regs[5] = 0x6d1ed49b, opcode= 0x05
0x19da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x19dd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19e6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x19ec: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x19f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19f8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x19fb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x19fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1a01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a04: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a0a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1a0d: mov_imm:
	regs[5] = 0x41a9cdba, opcode= 0x05
0x1a13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1a16: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1a1a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a1f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1a22: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1a25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1a29: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a32: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a37: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a3d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1a40: mov_imm:
	regs[5] = 0x30d3446a, opcode= 0x05
0x1a46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1a4a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a4f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a58: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a64: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1a6a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1a6d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1a71: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a88: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a8f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a94: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1a97: mov_imm:
	regs[5] = 0x40868c79, opcode= 0x05
0x1a9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1aa0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1aa3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1aa6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1aa9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1aad: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ab2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ab5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ab8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1abb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1abe: mov_imm:
	regs[5] = 0xcb169fdb, opcode= 0x05
0x1ac4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1ac7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1aca: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1ad0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1ad6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1ad9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1adc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1adf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ae2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ae5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1ae9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1aee: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1af1: mov_imm:
	regs[5] = 0x297063a6, opcode= 0x05
0x1af7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1afa: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1afd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1b00: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1b03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1b06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b0a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b0f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b13: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b1b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1b1f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b24: mov_imm:
	regs[5] = 0xf8cde203, opcode= 0x05
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b33: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1b36: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1b3c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1b42: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1b45: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1b48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1b4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b4e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b55: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b5a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1b5e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b63: mov_imm:
	regs[5] = 0x5d6b5025, opcode= 0x05
0x1b69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b6c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1b6f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1b72: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1b75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1b78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b7c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b81: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b87: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1b8a: mov_imm:
	regs[5] = 0x7a328cdd, opcode= 0x05
0x1b90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b94: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b99: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1b9c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1ba2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bae: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1bb1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1bbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1bc1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bc6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1bc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1bcc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bd5: mov_imm:
	regs[5] = 0x451fd93d, opcode= 0x05
0x1bdb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1bde: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1be2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1be7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1beb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bf0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bf9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1bfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c00: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c05: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c09: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c12: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c17: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1c1b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c20: mov_imm:
	regs[5] = 0xb6d0d31f, opcode= 0x05
0x1c26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c29: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1c2c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1c32: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1c38: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1c3c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c41: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1c44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1c48: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c50: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c5c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1c5f: mov_imm:
	regs[5] = 0x122e02b0, opcode= 0x05
0x1c66: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c6e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1c71: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1c74: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1c77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1c7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c7e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c83: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c8a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c8f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1c92: mov_imm:
	regs[5] = 0x97fb97f5, opcode= 0x05
0x1c98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c9b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1c9e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1ca5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1caa: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1cb0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1cb3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1cb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1cc2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1cc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1cc8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1ccc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cd1: mov_imm:
	regs[5] = 0xbbdaeb57, opcode= 0x05
0x1cd8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cdd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1ce0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1ce3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ce7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cec: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1cef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1cf2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1cf6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cfb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1cfe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d02: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d07: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d10: mov_imm:
	regs[5] = 0xd558a398, opcode= 0x05
0x1d16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d1a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d1f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1d22: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d2e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1d34: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1d38: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d3d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1d40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d4c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d52: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1d55: mov_imm:
	regs[5] = 0xfd46cad8, opcode= 0x05
0x1d5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d5e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1d61: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1d65: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d6a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1d6e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1d76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d7a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d7f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d85: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1d89: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d8e: mov_imm:
	regs[5] = 0x6cbbc2f0, opcode= 0x05
0x1d94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d97: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1d9b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1da0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1da6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1dac: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1daf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1db2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1db5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1db8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1dbc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dc1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1dc5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dca: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1dce: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dd3: mov_imm:
	regs[5] = 0xa8573788, opcode= 0x05
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ddf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1de3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1de8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1deb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1dee: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1df1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1df4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1df7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1dfb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e03: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1e06: mov_imm:
	regs[5] = 0xebf5afd0, opcode= 0x05
0x1e0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e0f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e18: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1e1e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1e24: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1e27: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1e33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e36: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e3c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1e3f: mov_imm:
	regs[5] = 0x9e9d8fe5, opcode= 0x05
0x1e45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e48: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1e4b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e54: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1e58: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1e61: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e6a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e6f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e75: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1e78: mov_imm:
	regs[5] = 0x9a28df58, opcode= 0x05
0x1e7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e81: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1e84: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1e8a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1e90: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1e94: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e99: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1e9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1e9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ea2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ea5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1ea8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1eab: mov_imm:
	regs[5] = 0x6a9ed2e9, opcode= 0x05
0x1eb2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1eb7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1eba: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1ebd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ec1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ec6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1eca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ecf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1ed2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ed5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ed8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1edb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1ede: mov_imm:
	regs[5] = 0xa5b431da, opcode= 0x05
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1eea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1eed: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1ef1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ef6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1efd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f02: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1f08: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1f0b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1f0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1f11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f14: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f21: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f26: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1f29: mov_imm:
	regs[5] = 0xf1574612, opcode= 0x05
0x1f2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f32: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1f36: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f3b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1f3e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1f41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1f44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f47: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f4b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f53: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1f56: mov_imm:
	regs[5] = 0x2ce7cb34, opcode= 0x05
0x1f5d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f66: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f6b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1f6f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f74: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1f7b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f80: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1f86: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1f89: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1f8d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1f95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f9e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1fa2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fa7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1faa: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1fae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fb3: mov_imm:
	regs[5] = 0x257f818c, opcode= 0x05
0x1fba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1fc2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1fc5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1fc8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1fcb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x1fce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1fd1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1fd5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1fdd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1fe1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fe6: mov_imm:
	regs[5] = 0xbf0a54a7, opcode= 0x05
0x1fec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1fef: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1ff2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1ff8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1ffe: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2001: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2004: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2007: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x200b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2010: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2013: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2016: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x201a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x201f: mov_imm:
	regs[5] = 0x4e15f738, opcode= 0x05
0x2025: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2028: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x202b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x202e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2031: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2035: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x203a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x203d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2040: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2043: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2046: mov_imm:
	regs[5] = 0x1060127e, opcode= 0x05
0x204d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2052: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2055: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2058: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x205e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2065: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x206a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x206d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2070: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2073: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x207c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2085: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2088: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x208c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2091: mov_imm:
	regs[5] = 0xd3d708a3, opcode= 0x05
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x209d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x20a0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x20a3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x20a6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x20a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x20ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x20b0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20b5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x20c1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x20c4: mov_imm:
	regs[5] = 0x53ffba7f, opcode= 0x05
0x20ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x20cd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x20d0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x20d7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20dc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x20e2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x20e6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20eb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x20ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x20f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x20f5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20fa: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20fe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2103: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x210c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2110: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2115: mov_imm:
	regs[5] = 0x2a25b9be, opcode= 0x05
0x211b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x211f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2124: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2127: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x212a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2133: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2136: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2139: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x213c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x213f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2142: mov_imm:
	regs[5] = 0xc5fca9b7, opcode= 0x05
0x2148: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x214b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x214e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2155: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x215a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2160: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2164: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2169: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x216d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2172: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2176: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x217b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x217e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2182: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2187: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x218a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x218e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2193: mov_imm:
	regs[5] = 0xe2dc0889, opcode= 0x05
0x2199: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21a2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x21a5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x21a8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x21ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x21ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x21b1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x21b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x21b8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21bd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x21c0: mov_imm:
	regs[5] = 0x1301da71, opcode= 0x05
0x21c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x21c9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x21cd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21d2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21de: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x21e4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x21e8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21ed: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x21f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x21f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x21f6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x21f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x21fc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x21ff: mov_imm:
	regs[5] = 0xc4ebbc9c, opcode= 0x05
0x2206: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x220b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x220f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2214: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2217: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x221b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2220: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2224: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2229: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x222c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2230: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2235: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2238: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2241: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2244: mov_imm:
	regs[5] = 0xef0e1435, opcode= 0x05
0x224a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x224d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2250: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2256: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x225c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2260: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2265: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2268: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x226c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2271: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2274: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2277: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x227a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x227e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2283: mov_imm:
	regs[5] = 0xaecc1bb2, opcode= 0x05
0x228a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x228f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2292: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2295: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2298: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x229b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x229e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x22a1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x22a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x22a7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x22aa: mov_imm:
	regs[5] = 0x96abc7b3, opcode= 0x05
0x22b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x22b3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22bc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22c8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x22ce: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x22d1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x22d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x22d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x22db: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22e0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x22e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22ec: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x22ef: mov_imm:
	regs[5] = 0x8c13f41b, opcode= 0x05
0x22f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x22f8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x22fc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2301: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2304: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2307: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x230b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2310: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2313: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2317: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x231c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x231f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2323: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2328: mov_imm:
	regs[5] = 0x2d3ae69f, opcode= 0x05
0x232f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2334: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2337: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x233a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2340: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2346: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2349: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x234c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x234f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2352: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2355: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2358: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x235c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2361: mov_imm:
	regs[5] = 0x5f71fafd, opcode= 0x05
0x2367: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x236a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x236d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2376: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2379: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x237c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x237f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2382: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2385: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2388: mov_imm:
	regs[5] = 0x860e0f87, opcode= 0x05
0x238e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2391: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2395: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x239a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x23a0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x23a6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x23a9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x23ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x23af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23b8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23bc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x23c4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x23c8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23cd: mov_imm:
	regs[5] = 0x3c1ec4fe, opcode= 0x05
0x23d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x23dc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23e5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x23e8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x23eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x23ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x23f1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x23f8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23fd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2400: mov_imm:
	regs[5] = 0xf755d3cd, opcode= 0x05
0x2406: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2409: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x240c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2418: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x241f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2424: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2427: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x242a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x242d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2430: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2434: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2439: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x243c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x243f: mov_imm:
	regs[5] = 0xb55539ac, opcode= 0x05
0x2445: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2448: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x244b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2454: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2458: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x245d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2460: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2463: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2466: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x246a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x246f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2472: mov_imm:
	regs[5] = 0xbb7eca4c, opcode= 0x05
0x2478: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x247b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x247f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2484: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x248a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2490: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2493: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2496: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x249a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x249f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x24a2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x24a6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x24af: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24b4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x24b8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24bd: mov_imm:
	regs[5] = 0xcd614847, opcode= 0x05
0x24c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x24c6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x24c9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x24cc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x24d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24e1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x24e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24ed: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x24f0: mov_imm:
	regs[5] = 0xb7cc1413, opcode= 0x05
0x24f7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x24ff: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2502: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2508: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2514: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2517: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x251b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2520: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2523: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2526: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2529: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x252d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2532: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2535: mov_imm:
	regs[5] = 0xed24fa86, opcode= 0x05
0x253c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2541: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2544: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2547: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x254a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x254d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2550: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2559: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2562: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2565: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2569: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x256e: mov_imm:
	regs[5] = 0x2871d808, opcode= 0x05
0x2574: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2577: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x257a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2581: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2586: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x258c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x258f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2592: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2595: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2599: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x259e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x25a4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x25a7: mov_imm:
	regs[5] = 0x2d157e79, opcode= 0x05
0x25ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25b6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x25ba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25bf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x25c2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x25d7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x25dd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x25e0: mov_imm:
	regs[5] = 0x4ddb04b0, opcode= 0x05
0x25e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x25e9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x25ec: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x25f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25f8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x25fe: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2601: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x260a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x260e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2613: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2616: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2619: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x261c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2620: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2625: mov_imm:
	regs[5] = 0x25a58c2c, opcode= 0x05
0x262b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x262e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2631: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x263a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x263e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2643: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x264c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x264f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2658: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x265b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x265e: mov_imm:
	regs[5] = 0x27aea4a3, opcode= 0x05
0x2664: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2668: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x266d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2670: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2676: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2682: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2685: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2688: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x268b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x268e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2691: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2694: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2697: mov_imm:
	regs[5] = 0x8425af48, opcode= 0x05
0x269d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x26a0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x26a3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x26a6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x26a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x26ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26b5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x26b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x26c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26c7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x26ca: mov_imm:
	regs[5] = 0xc152b8dc, opcode= 0x05
0x26d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x26d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26d9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x26dc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x26e2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x26e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26ee: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x26f1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x26f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x26f8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2700: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2703: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2706: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x270f: mov_imm:
	regs[5] = 0x866ccdc6, opcode= 0x05
0x2715: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2718: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x271c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2721: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2725: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x272a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x272d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2731: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2736: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2739: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x273d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2742: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2745: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2748: mov_imm:
	regs[5] = 0x6e1ea5ed, opcode= 0x05
0x274f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2754: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x275d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2760: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2766: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x276d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2772: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2776: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x277b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x277e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2782: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2787: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x278b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2790: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2793: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2797: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x279c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x27a0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27a5: mov_imm:
	regs[5] = 0x6a7c44b9, opcode= 0x05
0x27ac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x27b4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x27b7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x27ba: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x27be: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x27c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x27c9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x27cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x27cf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x27d3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27d8: mov_imm:
	regs[5] = 0xc5389e6, opcode= 0x05
0x27de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x27e2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27e7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x27ea: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x27f0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x27f6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x27f9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x27fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x27ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2802: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2805: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2808: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2811: mov_imm:
	regs[5] = 0x88bad1ff, opcode= 0x05
0x2817: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x281b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2820: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2823: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x282c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x282f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2838: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x283b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x283e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2841: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2844: mov_imm:
	regs[5] = 0x8aae5a6e, opcode= 0x05
0x284b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2850: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2859: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x285d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2862: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2868: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x286e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2871: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2874: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2877: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x287a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x287d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2880: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2883: mov_imm:
	regs[5] = 0xdc1475d6, opcode= 0x05
0x2889: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x288c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x288f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2892: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2896: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x289b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x289f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x28a7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x28aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x28ad: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x28b0: mov_imm:
	regs[5] = 0x54aaef7d, opcode= 0x05
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x28c0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28c5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x28c8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x28ce: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x28d4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x28d7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x28da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x28dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x28e0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x28e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x28ed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28f2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x28f5: mov_imm:
	regs[5] = 0x856987f3, opcode= 0x05
0x28fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x28fe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2901: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2904: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2907: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x290a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x290d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2910: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2919: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x291c: mov_imm:
	regs[5] = 0x851934cb, opcode= 0x05
0x2922: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2925: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2928: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x292e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2934: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2938: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x293d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2940: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2943: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2946: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2949: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x294c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x294f: mov_imm:
	regs[5] = 0x3e627bc9, opcode= 0x05
0x2955: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2959: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x295e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2961: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2965: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x296a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x296e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2973: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2976: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2979: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x297d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2982: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2985: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2988: mov_imm:
	regs[5] = 0xae9b8022, opcode= 0x05
0x298e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2991: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2994: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x299b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29a0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x29a6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x29a9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x29ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x29af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29b3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29b8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29bc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x29c4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x29c7: mov_imm:
	regs[5] = 0x2b58c4e1, opcode= 0x05
0x29cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x29d0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x29d3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x29d6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x29da: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x29e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29e5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x29f1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x29f5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29fa: mov_imm:
	regs[5] = 0xd2e2a7ff, opcode= 0x05
0x2a00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a03: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2a07: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a0c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2a12: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2a18: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2a1b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2a1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2a21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a24: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a2a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2a2d: mov_imm:
	regs[5] = 0xb474d16a, opcode= 0x05
0x2a33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a37: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a3c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2a40: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a45: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2a48: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2a4c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2a55: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a5d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a69: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2a6c: mov_imm:
	regs[5] = 0x29dfec81, opcode= 0x05
0x2a72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a75: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2a78: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2a7e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2a84: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2a88: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a8d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2a90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2a93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a96: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2aa2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2aa6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2aab: mov_imm:
	regs[5] = 0x43e49f9, opcode= 0x05
0x2ab2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ab7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2aba: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2abd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2ac1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ac6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ac9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2acc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2acf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ad2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ad5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2ad8: mov_imm:
	regs[5] = 0x6c16a8ba, opcode= 0x05
0x2ade: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ae1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2ae5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2aea: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2af1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2af6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2afc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2aff: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2b02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2b05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b08: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b0f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b14: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2b17: mov_imm:
	regs[5] = 0xa8eae1a7, opcode= 0x05
0x2b1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b20: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2b23: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2b26: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2b2a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2b32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b35: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b3b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2b3e: mov_imm:
	regs[5] = 0xe53bbb60, opcode= 0x05
0x2b44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b47: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2b4b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b50: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2b56: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2b5c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2b5f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2b62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2b66: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b6e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b7a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2b7d: mov_imm:
	regs[5] = 0xb8eadeb0, opcode= 0x05
0x2b83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b87: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b8c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2b90: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b95: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2b98: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2b9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2b9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ba2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ba7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2baa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2bad: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bb6: mov_imm:
	regs[5] = 0xfa422c57, opcode= 0x05
0x2bbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2bbf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2bc2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2bc8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2bce: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2bd2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bd7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2bda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2bde: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2be3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2be6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2be9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2bec: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2bf0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bf5: mov_imm:
	regs[5] = 0x29edcbd6, opcode= 0x05
0x2bfb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2bfe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2c01: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2c04: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2c10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c13: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c19: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2c1c: mov_imm:
	regs[5] = 0x8361c515, opcode= 0x05
0x2c22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c26: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c2b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2c2e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c3a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2c40: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2c43: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2c46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2c4a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c53: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c58: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c5c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c64: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2c68: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c6d: mov_imm:
	regs[5] = 0xb2c1e6e8, opcode= 0x05
0x2c73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c76: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2c7a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c7f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2c83: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c88: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2c8c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2c94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c97: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c9e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ca3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2ca6: mov_imm:
	regs[5] = 0xf347bf4, opcode= 0x05
0x2cac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2caf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2cb2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2cb8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2cbe: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2cc2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cc7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2ccb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cd9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2cdd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ce2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ce5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cee: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cf7: mov_imm:
	regs[5] = 0x99a465d3, opcode= 0x05
0x2cfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d00: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2d03: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2d06: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2d09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2d0d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d16: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d1b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d1f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d27: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2d2a: mov_imm:
	regs[5] = 0xaad26eaa, opcode= 0x05
0x2d30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d33: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2d36: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2d3c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2d42: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2d45: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2d48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2d4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d4e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d54: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2d58: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d5d: mov_imm:
	regs[5] = 0xddf4deb9, opcode= 0x05
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d72: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2d75: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2d79: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d7e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2d8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d8e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d93: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d9f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2da2: mov_imm:
	regs[5] = 0xbb62e709, opcode= 0x05
0x2da9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2dae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2db1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2db4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2dba: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2dc0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2dc3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2dc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2dc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2dcc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2dcf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2dd2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2dd5: mov_imm:
	regs[5] = 0x7d2ef6ee, opcode= 0x05
0x2ddc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2de1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2de5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2dea: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2ded: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2df0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2df3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2df6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2df9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2dfc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2dff: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2e02: mov_imm:
	regs[5] = 0xe53ee2da, opcode= 0x05
0x2e08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e0b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2e0e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2e14: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2e1a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2e1d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e2c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e38: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2e3b: mov_imm:
	regs[5] = 0xdbf8d103, opcode= 0x05
0x2e41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e44: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2e48: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e4d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2e50: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2e53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e56: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e59: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e65: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e6e: mov_imm:
	regs[5] = 0x24b36ff6, opcode= 0x05
0x2e74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e77: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2e7a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2e80: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2e86: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2e89: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2e8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2e8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e92: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e98: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2e9b: mov_imm:
	regs[5] = 0x12dd62e7, opcode= 0x05
0x2ea2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ea7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2eaa: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2ead: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2eb0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2eb3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ebc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ebf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ec2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ec5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2ec8: mov_imm:
	regs[5] = 0x8fcfc8bd, opcode= 0x05
0x2ece: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ed1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2ed4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2eda: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2ee0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2ee4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ee9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2eed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ef2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2ef5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ef8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2efb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2efe: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2f01: mov_imm:
	regs[5] = 0x59cf3cb2, opcode= 0x05
0x2f07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f0a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2f0e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f13: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f16: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2f1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f1f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f2b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2f2e: mov_imm:
	regs[5] = 0x8fd87b62, opcode= 0x05
0x2f35: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f3d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2f41: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f46: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2f4c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2f52: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2f56: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f5b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2f5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2f61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f64: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f6a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f73: mov_imm:
	regs[5] = 0xecd83dde, opcode= 0x05
0x2f79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f7c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2f7f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f82: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2f88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f8b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f8f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f98: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f9d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2fa0: mov_imm:
	regs[5] = 0xdd7d9d5f, opcode= 0x05
0x2fa6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2faa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2faf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2fb2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2fb8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2fbe: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2fc1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2fc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2fc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2fca: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2fcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2fd0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2fd3: mov_imm:
	regs[5] = 0xa5bb21b6, opcode= 0x05
0x2fd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2fdd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fe2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2fe5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2fe9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fee: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ff1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x2ff4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ff7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ffb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3000: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3004: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3009: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x300d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3012: mov_imm:
	regs[5] = 0x9228cd26, opcode= 0x05
0x3018: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x301b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x301e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3024: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x302a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x302e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3033: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3037: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x303c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x303f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3043: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3048: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3051: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3054: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3057: mov_imm:
	regs[5] = 0x5a3a102d, opcode= 0x05
0x305d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3060: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3063: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3066: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x306a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x306f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3072: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3075: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3078: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x307b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x307e: mov_imm:
	regs[5] = 0x68e3bb41, opcode= 0x05
0x3085: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x308a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x308d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3090: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3096: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x309c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x309f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x30a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x30a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x30a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30ae: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x30b5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30ba: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x30bd: mov_imm:
	regs[5] = 0xc72aea4e, opcode= 0x05
0x30c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x30c6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x30c9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x30cc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x30d0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x30d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x30db: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x30e2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30e7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x30ea: mov_imm:
	regs[5] = 0x906dea46, opcode= 0x05
0x30f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x30f3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x30f7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30fc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3102: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3108: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x310b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x310e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3111: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3114: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3117: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x311a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3123: mov_imm:
	regs[5] = 0xf3a82b0a, opcode= 0x05
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x312f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3138: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x313b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x313e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3141: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3144: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3147: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x314a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x314d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3151: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3156: mov_imm:
	regs[5] = 0x9829b54a, opcode= 0x05
0x315c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x315f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3162: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3168: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x316e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3171: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3174: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3177: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x317a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x317d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3180: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3183: mov_imm:
	regs[5] = 0x7cd313cb, opcode= 0x05
0x3189: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x318c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3190: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3195: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x319e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x31aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31ae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31b3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x31b9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x31bc: mov_imm:
	regs[5] = 0x80efb799, opcode= 0x05
0x31c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x31c5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x31c8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x31cf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31d4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x31da: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x31dd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x31e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x31e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31ec: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x31f2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x31f5: mov_imm:
	regs[5] = 0xf548d0e2, opcode= 0x05
0x31fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x31ff: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3204: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3208: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x320d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3210: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3214: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3219: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x321c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3220: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3225: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x322b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x322e: mov_imm:
	regs[5] = 0x5309f11b, opcode= 0x05
0x3234: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3237: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x323a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3240: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3246: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3249: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3252: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3255: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3258: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x325b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x325e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3261: mov_imm:
	regs[5] = 0x296cc81e, opcode= 0x05
0x3268: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x326d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3270: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3273: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3276: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3279: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x327d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3282: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3285: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3288: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x328b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x328e: mov_imm:
	regs[5] = 0x9001386a, opcode= 0x05
0x3295: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x329a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x329d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x32a0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x32a6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x32ac: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x32af: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x32b3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x32bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x32be: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x32c4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x32c7: mov_imm:
	regs[5] = 0xb5c48232, opcode= 0x05
0x32ce: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x32d7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32dc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x32df: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x32e2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x32e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x32e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x32eb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32ef: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32fd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3300: mov_imm:
	regs[5] = 0x36ca672d, opcode= 0x05
0x3306: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3309: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x330c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3312: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3319: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x331e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3321: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x332a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x332d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3330: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3334: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3339: mov_imm:
	regs[5] = 0xfc9b94aa, opcode= 0x05
0x333f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3343: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3348: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x334c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3351: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3354: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3358: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x335d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3360: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3363: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3366: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3369: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x336c: mov_imm:
	regs[5] = 0x313d6fcb, opcode= 0x05
0x3372: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3376: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x337b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x337e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3384: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x338a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x338d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3396: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3399: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x339c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x339f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x33a3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33a8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x33ac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33b1: mov_imm:
	regs[5] = 0x4f8d55e9, opcode= 0x05
0x33b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33c0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x33c3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33cc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x33d0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x33d9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x33e1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x33e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x33e7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x33ea: mov_imm:
	regs[5] = 0x762164c, opcode= 0x05
0x33f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x33f3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x33f6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x33fc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3403: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3408: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x340b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x340e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3411: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3415: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x341a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x341e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3423: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3427: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x342c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3430: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3435: mov_imm:
	regs[5] = 0x33e824ad, opcode= 0x05
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3444: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3448: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x344d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3450: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3453: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3457: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x345c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x345f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3462: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3466: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x346b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x346f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3474: mov_imm:
	regs[5] = 0xac5bd26c, opcode= 0x05
0x347a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x347d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3480: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3486: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x348c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3490: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3495: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3499: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x349e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x34a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x34a4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x34a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x34aa: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x34ad: mov_imm:
	regs[5] = 0xcc0fe1f9, opcode= 0x05
0x34b4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x34bc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x34bf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34c8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x34d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x34d8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34dd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x34e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x34e3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x34e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34ec: mov_imm:
	regs[5] = 0xd3a12a77, opcode= 0x05
0x34f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x34f5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34fe: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3504: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x350b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3510: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3514: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3519: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x351c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x351f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3523: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3528: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x352b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x352e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3531: mov_imm:
	regs[5] = 0x37ffbcd2, opcode= 0x05
0x3537: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x353a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x353d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3540: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3543: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3546: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x354f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3552: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3555: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x355e: mov_imm:
	regs[5] = 0x52d246c9, opcode= 0x05
0x3564: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3567: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x356a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3571: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3576: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x357c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x357f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3582: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3586: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x358b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3594: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x359d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x35a0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x35a3: mov_imm:
	regs[5] = 0x472d0434, opcode= 0x05
0x35a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x35ac: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x35b0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35b5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x35b8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x35bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x35be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x35c1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x35c7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x35ca: mov_imm:
	regs[5] = 0x89efe459, opcode= 0x05
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x35d9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x35dc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x35e2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x35e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35ee: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x35f2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35f7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x35fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3603: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3606: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3609: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x360c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x360f: mov_imm:
	regs[5] = 0xa03271fd, opcode= 0x05
0x3615: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3618: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x361b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x361f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3624: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3627: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x362a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x362d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3630: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3633: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3636: mov_imm:
	regs[5] = 0x8efc7079, opcode= 0x05
0x363c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3640: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3645: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3648: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x364e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3654: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3657: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x365a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x365d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3660: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3663: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3667: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x366c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x366f: mov_imm:
	regs[5] = 0x387eecb3, opcode= 0x05
0x3675: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3678: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x367b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x367e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3681: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3684: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3687: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x368b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3690: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3693: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3696: mov_imm:
	regs[5] = 0x670a4ea1, opcode= 0x05
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x36a5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x36a8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x36ae: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x36b5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36ba: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x36bd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x36c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x36c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x36c6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x36ca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x36d2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x36d5: mov_imm:
	regs[5] = 0xa4f0a4a5, opcode= 0x05
0x36db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x36de: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x36e1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x36e4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x36f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x36f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36f9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x36fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3700: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3705: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3709: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x370e: mov_imm:
	regs[5] = 0xa2ac1c1f, opcode= 0x05
0x3715: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x371a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x371e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3723: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3726: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x372c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3732: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3736: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x373b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x373e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3741: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3745: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x374a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x374d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3750: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3753: mov_imm:
	regs[5] = 0x3e11f9c7, opcode= 0x05
0x375a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x375f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3762: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3765: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3769: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x376e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3771: shl_regs:
	regs[2] <<= regs[20], opcode= 0x00
0x3774: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3777: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x377b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3780: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3783: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3786: mov_imm:
	regs[5] = 0x3ab31076, opcode= 0x05
0x378c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x378f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3792: mov_imm:
	regs[30] = 0x7f1156a2, opcode= 0x05
0x3798: mov_imm:
	regs[31] = 0x1e8975c0, opcode= 0x05
0x379f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x37a4: xor_regs:
	regs[0] ^= regs[30], opcode= 0x0a
0x37a7: xor_regs:
	regs[1] ^= regs[31], opcode= 0x0a
max register index:31
