{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574616972386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574616972397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 11:36:11 2019 " "Processing started: Sun Nov 24 11:36:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574616972397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574616972397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline -c pipeline " "Command: quartus_sta pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574616972397 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574616972687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574616973655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574616973655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574616973718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574616973718 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "878 " "The Timing Analyzer is analyzing 878 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574616974124 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574616974188 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574616974188 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensa_boton:inst7\|RELOJ sensa_boton:inst7\|RELOJ " "create_clock -period 1.000 -name sensa_boton:inst7\|RELOJ sensa_boton:inst7\|RELOJ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574616974200 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " "create_clock -period 1.000 -name etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574616974200 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574616974200 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574616974200 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa3:inst2\|reg_acoplo_4:inst107\|memw etapa3:inst2\|reg_acoplo_4:inst107\|memw " "create_clock -period 1.000 -name etapa3:inst2\|reg_acoplo_4:inst107\|memw etapa3:inst2\|reg_acoplo_4:inst107\|memw" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574616974200 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574616974200 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574616974200 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~4  from: dataa  to: combout " "Cell: inst2\|inst3\|ci~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout " "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: datab  to: combout " "Cell: inst2\|inst3\|ni~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: datac  to: combout " "Cell: inst2\|inst3\|zi~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~4  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~13  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[3\]~11  from: dataa  to: combout " "Cell: inst3\|inst2\|sal\[3\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~6  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[4\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~0  from: datad  to: combout " "Cell: inst3\|inst3\|Add0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~10  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~10  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~10  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~1  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~1  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~6  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~6  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~6  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~8  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~8  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~8  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616974219 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574616974219 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574616974223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574616974226 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574616974243 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574616974271 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1574616974308 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574616974349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.210 " "Worst-case setup slack is -13.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.210           -4491.663 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "  -13.210           -4491.663 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.652            -150.485 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "  -10.652            -150.485 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.893            -585.902 sensa_boton:inst7\|RELOJ  " "   -8.893            -585.902 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.847           -3215.031 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -6.847           -3215.031 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.688             -26.836 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -5.688             -26.836 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk  " "    0.177               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574616974351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.419 " "Worst-case hold slack is -2.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.419            -224.352 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -2.419            -224.352 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564             -58.553 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -1.564             -58.553 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -0.484 sensa_boton:inst7\|RELOJ  " "   -0.484              -0.484 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -0.188 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -0.096              -0.188 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 clk  " "    0.432               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.549               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574616974395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574616974399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574616974403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.042 " "Worst-case minimum pulse width slack is -6.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.042          -23483.190 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -6.042          -23483.190 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.542           -9866.794 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -4.542           -9866.794 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.806 clk  " "   -3.000              -5.806 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -251.137 sensa_boton:inst7\|RELOJ  " "   -1.403            -251.137 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.342               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.426               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616974409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574616974409 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574616974468 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574616974468 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574616974479 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574616974522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574616979098 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~4  from: dataa  to: combout " "Cell: inst2\|inst3\|ci~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout " "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: datab  to: combout " "Cell: inst2\|inst3\|ni~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: datac  to: combout " "Cell: inst2\|inst3\|zi~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~4  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~13  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[3\]~11  from: dataa  to: combout " "Cell: inst3\|inst2\|sal\[3\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~6  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[4\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~0  from: datad  to: combout " "Cell: inst3\|inst3\|Add0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~10  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~10  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~10  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~1  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~1  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~6  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~6  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~6  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~8  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~8  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~8  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979429 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574616979429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574616979445 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574616979555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.856 " "Worst-case setup slack is -11.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.856           -4226.063 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "  -11.856           -4226.063 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.995            -139.927 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -9.995            -139.927 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.031            -529.771 sensa_boton:inst7\|RELOJ  " "   -8.031            -529.771 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.481           -3012.321 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -6.481           -3012.321 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.173             -24.360 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -5.173             -24.360 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 clk  " "    0.249               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574616979557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.098 " "Worst-case hold slack is -2.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.098            -223.314 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -2.098            -223.314 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.223             -52.096 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -1.223             -52.096 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445              -0.445 sensa_boton:inst7\|RELOJ  " "   -0.445              -0.445 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.163              -0.176 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -0.163              -0.176 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 clk  " "    0.398               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.523               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574616979594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574616979597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574616979601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.731 " "Worst-case minimum pulse width slack is -5.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.731          -21283.768 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -5.731          -21283.768 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.162           -8844.553 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -4.162           -8844.553 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.806 clk  " "   -3.000              -5.806 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -251.137 sensa_boton:inst7\|RELOJ  " "   -1.403            -251.137 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.384               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.445               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616979606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574616979606 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574616979667 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574616979667 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574616979681 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~4  from: dataa  to: combout " "Cell: inst2\|inst3\|ci~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout " "Cell: inst2\|inst3\|ii~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: datab  to: combout " "Cell: inst2\|inst3\|ni~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: datac  to: combout " "Cell: inst2\|inst3\|zi~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~4  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[0\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~13  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[3\]~11  from: dataa  to: combout " "Cell: inst3\|inst2\|sal\[3\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~6  from: datac  to: combout " "Cell: inst3\|inst2\|sal\[4\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~0  from: datad  to: combout " "Cell: inst3\|inst3\|Add0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~10  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~10  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~10  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~1  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~1  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~6  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~6  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~6  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~8  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~8  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~8  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574616979946 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574616979946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574616979967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574616980016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.877 " "Worst-case setup slack is -5.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.877           -1981.813 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -5.877           -1981.813 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.567             -62.363 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -4.567             -62.363 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.575            -211.859 sensa_boton:inst7\|RELOJ  " "   -3.575            -211.859 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.124           -1365.475 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -3.124           -1365.475 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.047              -9.482 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -2.047              -9.482 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 clk  " "    0.640               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574616980019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.089 " "Worst-case hold slack is -1.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.089             -60.776 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -1.089             -60.776 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.519              -6.729 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -0.519              -6.729 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -0.448 sensa_boton:inst7\|RELOJ  " "   -0.448              -0.448 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -0.285 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -0.187              -0.285 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 clk  " "    0.164               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.228               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574616980056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574616980059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574616980062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.068 clk  " "   -3.000              -5.068 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.691           -7474.590 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -2.691           -7474.590 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.852           -2594.655 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\]  " "   -1.852           -2594.655 etapa1:inst\|registro_inst:inst5\|valor_interno\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -179.000 sensa_boton:inst7\|RELOJ  " "   -1.000            -179.000 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.395               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.411               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574616980067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574616980067 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574616980149 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574616980149 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574616982043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574616982043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574616982139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 11:36:22 2019 " "Processing ended: Sun Nov 24 11:36:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574616982139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574616982139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574616982139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574616982139 ""}
