-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

-- DATE "10/17/2017 20:39:15"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	harddrive IS
    PORT (
	data_write : IN std_logic_vector(31 DOWNTO 0);
	track : IN std_logic_vector(6 DOWNTO 0);
	sector : IN std_logic_vector(13 DOWNTO 0);
	clock : IN std_logic;
	output_hard_drive : BUFFER std_logic_vector(31 DOWNTO 0);
	flag_write_hd : IN std_logic
	);
END harddrive;

-- Design Ports Information
-- track[6]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[7]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[8]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[9]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[10]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[11]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[12]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[13]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[0]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[3]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[4]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[6]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[7]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[8]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[9]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[10]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[11]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[12]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[14]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[15]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[16]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[18]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[19]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[20]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[21]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[22]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[23]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[24]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[25]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[26]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[27]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[28]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[29]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[30]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[31]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[5]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[1]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[5]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[0]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- flag_write_hd	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[1]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[2]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[3]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[4]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[5]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[6]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[7]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[8]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[10]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[11]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[12]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[13]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[14]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[15]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[16]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[17]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[18]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[19]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[20]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[21]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[22]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[23]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[24]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[25]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[26]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[27]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[28]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[29]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[30]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[31]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF harddrive IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_data_write : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_track : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_sector : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_clock : std_logic;
SIGNAL ww_output_hard_drive : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_flag_write_hd : std_logic;
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \track[6]~input_o\ : std_logic;
SIGNAL \sector[7]~input_o\ : std_logic;
SIGNAL \sector[8]~input_o\ : std_logic;
SIGNAL \sector[9]~input_o\ : std_logic;
SIGNAL \sector[10]~input_o\ : std_logic;
SIGNAL \sector[11]~input_o\ : std_logic;
SIGNAL \sector[12]~input_o\ : std_logic;
SIGNAL \sector[13]~input_o\ : std_logic;
SIGNAL \output_hard_drive[0]~output_o\ : std_logic;
SIGNAL \output_hard_drive[1]~output_o\ : std_logic;
SIGNAL \output_hard_drive[2]~output_o\ : std_logic;
SIGNAL \output_hard_drive[3]~output_o\ : std_logic;
SIGNAL \output_hard_drive[4]~output_o\ : std_logic;
SIGNAL \output_hard_drive[5]~output_o\ : std_logic;
SIGNAL \output_hard_drive[6]~output_o\ : std_logic;
SIGNAL \output_hard_drive[7]~output_o\ : std_logic;
SIGNAL \output_hard_drive[8]~output_o\ : std_logic;
SIGNAL \output_hard_drive[9]~output_o\ : std_logic;
SIGNAL \output_hard_drive[10]~output_o\ : std_logic;
SIGNAL \output_hard_drive[11]~output_o\ : std_logic;
SIGNAL \output_hard_drive[12]~output_o\ : std_logic;
SIGNAL \output_hard_drive[13]~output_o\ : std_logic;
SIGNAL \output_hard_drive[14]~output_o\ : std_logic;
SIGNAL \output_hard_drive[15]~output_o\ : std_logic;
SIGNAL \output_hard_drive[16]~output_o\ : std_logic;
SIGNAL \output_hard_drive[17]~output_o\ : std_logic;
SIGNAL \output_hard_drive[18]~output_o\ : std_logic;
SIGNAL \output_hard_drive[19]~output_o\ : std_logic;
SIGNAL \output_hard_drive[20]~output_o\ : std_logic;
SIGNAL \output_hard_drive[21]~output_o\ : std_logic;
SIGNAL \output_hard_drive[22]~output_o\ : std_logic;
SIGNAL \output_hard_drive[23]~output_o\ : std_logic;
SIGNAL \output_hard_drive[24]~output_o\ : std_logic;
SIGNAL \output_hard_drive[25]~output_o\ : std_logic;
SIGNAL \output_hard_drive[26]~output_o\ : std_logic;
SIGNAL \output_hard_drive[27]~output_o\ : std_logic;
SIGNAL \output_hard_drive[28]~output_o\ : std_logic;
SIGNAL \output_hard_drive[29]~output_o\ : std_logic;
SIGNAL \output_hard_drive[30]~output_o\ : std_logic;
SIGNAL \output_hard_drive[31]~output_o\ : std_logic;
SIGNAL \track[5]~input_o\ : std_logic;
SIGNAL \track[4]~input_o\ : std_logic;
SIGNAL \track[3]~input_o\ : std_logic;
SIGNAL \track[2]~input_o\ : std_logic;
SIGNAL \track[1]~input_o\ : std_logic;
SIGNAL \track[0]~input_o\ : std_logic;
SIGNAL \Add0~1_cout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \sector[6]~input_o\ : std_logic;
SIGNAL \sector[5]~input_o\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \sector[4]~input_o\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \sector[3]~input_o\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \sector[2]~input_o\ : std_logic;
SIGNAL \sector[1]~input_o\ : std_logic;
SIGNAL \Add2~1\ : std_logic;
SIGNAL \Add2~3\ : std_logic;
SIGNAL \Add2~5\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~9\ : std_logic;
SIGNAL \Add2~10_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \Add2~8_combout\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \HD~3226_combout\ : std_logic;
SIGNAL \HD~3227_combout\ : std_logic;
SIGNAL \sector[0]~input_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \data_write[0]~input_o\ : std_logic;
SIGNAL \flag_write_hd~input_o\ : std_logic;
SIGNAL \HD~5333_combout\ : std_logic;
SIGNAL \HD~5335_combout\ : std_logic;
SIGNAL \HD~3072_q\ : std_logic;
SIGNAL \HD~5334_combout\ : std_logic;
SIGNAL \HD~3104_q\ : std_logic;
SIGNAL \HD~3228_combout\ : std_logic;
SIGNAL \HD~5266_combout\ : std_logic;
SIGNAL \HD~5338_combout\ : std_logic;
SIGNAL \HD~5352_combout\ : std_logic;
SIGNAL \HD~2432_q\ : std_logic;
SIGNAL \HD~5342_combout\ : std_logic;
SIGNAL \HD~5355_combout\ : std_logic;
SIGNAL \HD~2496_q\ : std_logic;
SIGNAL \HD~5336_combout\ : std_logic;
SIGNAL \HD~5353_combout\ : std_logic;
SIGNAL \HD~2368_q\ : std_logic;
SIGNAL \HD~5340_combout\ : std_logic;
SIGNAL \HD~5354_combout\ : std_logic;
SIGNAL \HD~2304_q\ : std_logic;
SIGNAL \HD~3239_combout\ : std_logic;
SIGNAL \HD~3240_combout\ : std_logic;
SIGNAL \HD~5360_combout\ : std_logic;
SIGNAL \HD~2176_q\ : std_logic;
SIGNAL \HD~5363_combout\ : std_logic;
SIGNAL \HD~2240_q\ : std_logic;
SIGNAL \HD~5362_combout\ : std_logic;
SIGNAL \HD~2048_q\ : std_logic;
SIGNAL \HD~5361_combout\ : std_logic;
SIGNAL \HD~2112_q\ : std_logic;
SIGNAL \HD~3243_combout\ : std_logic;
SIGNAL \HD~3244_combout\ : std_logic;
SIGNAL \HD~2144feeder_combout\ : std_logic;
SIGNAL \HD~5356_combout\ : std_logic;
SIGNAL \HD~2144_q\ : std_logic;
SIGNAL \HD~5359_combout\ : std_logic;
SIGNAL \HD~2272_q\ : std_logic;
SIGNAL \HD~5358_combout\ : std_logic;
SIGNAL \HD~2080_q\ : std_logic;
SIGNAL \HD~2208feeder_combout\ : std_logic;
SIGNAL \HD~5357_combout\ : std_logic;
SIGNAL \HD~2208_q\ : std_logic;
SIGNAL \HD~3241_combout\ : std_logic;
SIGNAL \HD~3242_combout\ : std_logic;
SIGNAL \HD~3245_combout\ : std_logic;
SIGNAL \HD~2400feeder_combout\ : std_logic;
SIGNAL \HD~5317_combout\ : std_logic;
SIGNAL \HD~5364_combout\ : std_logic;
SIGNAL \HD~2400_q\ : std_logic;
SIGNAL \HD~5367_combout\ : std_logic;
SIGNAL \HD~2528_q\ : std_logic;
SIGNAL \HD~5366_combout\ : std_logic;
SIGNAL \HD~2336_q\ : std_logic;
SIGNAL \HD~5365_combout\ : std_logic;
SIGNAL \HD~2464_q\ : std_logic;
SIGNAL \HD~3246_combout\ : std_logic;
SIGNAL \HD~3247_combout\ : std_logic;
SIGNAL \HD~3248_combout\ : std_logic;
SIGNAL \HD~2656feeder_combout\ : std_logic;
SIGNAL \HD~5270_combout\ : std_logic;
SIGNAL \HD~5337_combout\ : std_logic;
SIGNAL \HD~2656_q\ : std_logic;
SIGNAL \HD~5343_combout\ : std_logic;
SIGNAL \HD~2784_q\ : std_logic;
SIGNAL \HD~5341_combout\ : std_logic;
SIGNAL \HD~2592_q\ : std_logic;
SIGNAL \HD~5339_combout\ : std_logic;
SIGNAL \HD~2720_q\ : std_logic;
SIGNAL \HD~3229_combout\ : std_logic;
SIGNAL \HD~3230_combout\ : std_logic;
SIGNAL \HD~5377_combout\ : std_logic;
SIGNAL \HD~2880_q\ : std_logic;
SIGNAL \HD~5378_combout\ : std_logic;
SIGNAL \HD~2816_q\ : std_logic;
SIGNAL \HD~3231_combout\ : std_logic;
SIGNAL \HD~5379_combout\ : std_logic;
SIGNAL \HD~3008_q\ : std_logic;
SIGNAL \HD~2944feeder_combout\ : std_logic;
SIGNAL \HD~5376_combout\ : std_logic;
SIGNAL \HD~2944_q\ : std_logic;
SIGNAL \HD~3232_combout\ : std_logic;
SIGNAL \HD~5346_combout\ : std_logic;
SIGNAL \HD~2560_q\ : std_logic;
SIGNAL \HD~5345_combout\ : std_logic;
SIGNAL \HD~2624_q\ : std_logic;
SIGNAL \HD~3233_combout\ : std_logic;
SIGNAL \HD~5347_combout\ : std_logic;
SIGNAL \HD~2752_q\ : std_logic;
SIGNAL \HD~2688feeder_combout\ : std_logic;
SIGNAL \HD~5344_combout\ : std_logic;
SIGNAL \HD~2688_q\ : std_logic;
SIGNAL \HD~3234_combout\ : std_logic;
SIGNAL \HD~3235_combout\ : std_logic;
SIGNAL \HD~5348_combout\ : std_logic;
SIGNAL \HD~2912_q\ : std_logic;
SIGNAL \HD~5351_combout\ : std_logic;
SIGNAL \HD~3040_q\ : std_logic;
SIGNAL \HD~5349_combout\ : std_logic;
SIGNAL \HD~2976_q\ : std_logic;
SIGNAL \HD~5350_combout\ : std_logic;
SIGNAL \HD~2848_q\ : std_logic;
SIGNAL \HD~3236_combout\ : std_logic;
SIGNAL \HD~3237_combout\ : std_logic;
SIGNAL \HD~3238_combout\ : std_logic;
SIGNAL \HD~3249_combout\ : std_logic;
SIGNAL \HD~5269_combout\ : std_logic;
SIGNAL \HD~5368_combout\ : std_logic;
SIGNAL \HD~896_q\ : std_logic;
SIGNAL \HD~5271_combout\ : std_logic;
SIGNAL \HD~384_q\ : std_logic;
SIGNAL \HD~3184_combout\ : std_logic;
SIGNAL \HD~5267_combout\ : std_logic;
SIGNAL \HD~5369_combout\ : std_logic;
SIGNAL \HD~1920_q\ : std_logic;
SIGNAL \HD~5268_combout\ : std_logic;
SIGNAL \HD~1408_q\ : std_logic;
SIGNAL \HD~3185_combout\ : std_logic;
SIGNAL \HD~5272_combout\ : std_logic;
SIGNAL \HD~5275_combout\ : std_logic;
SIGNAL \HD~320_q\ : std_logic;
SIGNAL \HD~5273_combout\ : std_logic;
SIGNAL \HD~5274_combout\ : std_logic;
SIGNAL \HD~1344_q\ : std_logic;
SIGNAL \HD~3186_combout\ : std_logic;
SIGNAL \HD~5370_combout\ : std_logic;
SIGNAL \HD~832_q\ : std_logic;
SIGNAL \HD~5371_combout\ : std_logic;
SIGNAL \HD~1856_q\ : std_logic;
SIGNAL \HD~3187_combout\ : std_logic;
SIGNAL \HD~5278_combout\ : std_logic;
SIGNAL \HD~5279_combout\ : std_logic;
SIGNAL \HD~256_q\ : std_logic;
SIGNAL \HD~768feeder_combout\ : std_logic;
SIGNAL \HD~5372_combout\ : std_logic;
SIGNAL \HD~768_q\ : std_logic;
SIGNAL \HD~3188_combout\ : std_logic;
SIGNAL \HD~5276_combout\ : std_logic;
SIGNAL \HD~5373_combout\ : std_logic;
SIGNAL \HD~1792_q\ : std_logic;
SIGNAL \HD~5277_combout\ : std_logic;
SIGNAL \HD~1280_q\ : std_logic;
SIGNAL \HD~3189_combout\ : std_logic;
SIGNAL \HD~3190_combout\ : std_logic;
SIGNAL \HD~960feeder_combout\ : std_logic;
SIGNAL \HD~5280_combout\ : std_logic;
SIGNAL \HD~5374_combout\ : std_logic;
SIGNAL \HD~960_q\ : std_logic;
SIGNAL \HD~5281_combout\ : std_logic;
SIGNAL \HD~5375_combout\ : std_logic;
SIGNAL \HD~1984_q\ : std_logic;
SIGNAL \HD~5283_combout\ : std_logic;
SIGNAL \HD~448_q\ : std_logic;
SIGNAL \HD~5282_combout\ : std_logic;
SIGNAL \HD~1472_q\ : std_logic;
SIGNAL \HD~3191_combout\ : std_logic;
SIGNAL \HD~3192_combout\ : std_logic;
SIGNAL \HD~3193_combout\ : std_logic;
SIGNAL \HD~5331_combout\ : std_logic;
SIGNAL \HD~480_q\ : std_logic;
SIGNAL \HD~5330_combout\ : std_logic;
SIGNAL \HD~1504_q\ : std_logic;
SIGNAL \HD~3222_combout\ : std_logic;
SIGNAL \HD~5332_combout\ : std_logic;
SIGNAL \HD~2016_q\ : std_logic;
SIGNAL \HD~5329_combout\ : std_logic;
SIGNAL \HD~992_q\ : std_logic;
SIGNAL \HD~3223_combout\ : std_logic;
SIGNAL \HD~1312feeder_combout\ : std_logic;
SIGNAL \HD~5325_combout\ : std_logic;
SIGNAL \HD~1312_q\ : std_logic;
SIGNAL \HD~5328_combout\ : std_logic;
SIGNAL \HD~1824_q\ : std_logic;
SIGNAL \HD~5327_combout\ : std_logic;
SIGNAL \HD~288_q\ : std_logic;
SIGNAL \HD~800feeder_combout\ : std_logic;
SIGNAL \HD~5326_combout\ : std_logic;
SIGNAL \HD~800_q\ : std_logic;
SIGNAL \HD~3219_combout\ : std_logic;
SIGNAL \HD~3220_combout\ : std_logic;
SIGNAL \HD~5322_combout\ : std_logic;
SIGNAL \HD~928_q\ : std_logic;
SIGNAL \HD~5323_combout\ : std_logic;
SIGNAL \HD~416_q\ : std_logic;
SIGNAL \HD~3217_combout\ : std_logic;
SIGNAL \HD~5321_combout\ : std_logic;
SIGNAL \HD~1440_q\ : std_logic;
SIGNAL \HD~5324_combout\ : std_logic;
SIGNAL \HD~1952_q\ : std_logic;
SIGNAL \HD~3218_combout\ : std_logic;
SIGNAL \HD~3221_combout\ : std_logic;
SIGNAL \HD~5316_combout\ : std_logic;
SIGNAL \HD~864_q\ : std_logic;
SIGNAL \HD~5320_combout\ : std_logic;
SIGNAL \HD~1888_q\ : std_logic;
SIGNAL \HD~5319_combout\ : std_logic;
SIGNAL \HD~352_q\ : std_logic;
SIGNAL \HD~5318_combout\ : std_logic;
SIGNAL \HD~1376_q\ : std_logic;
SIGNAL \HD~3215_combout\ : std_logic;
SIGNAL \HD~3216_combout\ : std_logic;
SIGNAL \HD~3224_combout\ : std_logic;
SIGNAL \HD~5296_combout\ : std_logic;
SIGNAL \HD~736_q\ : std_logic;
SIGNAL \HD~5299_combout\ : std_logic;
SIGNAL \HD~1760_q\ : std_logic;
SIGNAL \HD~5298_combout\ : std_logic;
SIGNAL \HD~224_q\ : std_logic;
SIGNAL \HD~5297_combout\ : std_logic;
SIGNAL \HD~1248_q\ : std_logic;
SIGNAL \HD~3201_combout\ : std_logic;
SIGNAL \HD~3202_combout\ : std_logic;
SIGNAL \HD~5286_combout\ : std_logic;
SIGNAL \HD~96_q\ : std_logic;
SIGNAL \HD~5285_combout\ : std_logic;
SIGNAL \HD~1120_q\ : std_logic;
SIGNAL \HD~3194_combout\ : std_logic;
SIGNAL \HD~5287_combout\ : std_logic;
SIGNAL \HD~1632_q\ : std_logic;
SIGNAL \HD~5284_combout\ : std_logic;
SIGNAL \HD~608_q\ : std_logic;
SIGNAL \HD~3195_combout\ : std_logic;
SIGNAL \HD~5290_combout\ : std_logic;
SIGNAL \HD~160_q\ : std_logic;
SIGNAL \HD~5289_combout\ : std_logic;
SIGNAL \HD~672_q\ : std_logic;
SIGNAL \HD~3196_combout\ : std_logic;
SIGNAL \HD~5291_combout\ : std_logic;
SIGNAL \HD~1696_q\ : std_logic;
SIGNAL \HD~5288_combout\ : std_logic;
SIGNAL \HD~1184_q\ : std_logic;
SIGNAL \HD~3197_combout\ : std_logic;
SIGNAL \HD~5294_combout\ : std_logic;
SIGNAL \HD~32_q\ : std_logic;
SIGNAL \HD~544feeder_combout\ : std_logic;
SIGNAL \HD~5293_combout\ : std_logic;
SIGNAL \HD~544_q\ : std_logic;
SIGNAL \HD~3198_combout\ : std_logic;
SIGNAL \HD~5295_combout\ : std_logic;
SIGNAL \HD~1568_q\ : std_logic;
SIGNAL \HD~1056feeder_combout\ : std_logic;
SIGNAL \HD~5292_combout\ : std_logic;
SIGNAL \HD~1056_q\ : std_logic;
SIGNAL \HD~3199_combout\ : std_logic;
SIGNAL \HD~3200_combout\ : std_logic;
SIGNAL \HD~3203_combout\ : std_logic;
SIGNAL \HD~5314_combout\ : std_logic;
SIGNAL \HD~192_q\ : std_logic;
SIGNAL \HD~1216feeder_combout\ : std_logic;
SIGNAL \HD~5313_combout\ : std_logic;
SIGNAL \HD~1216_q\ : std_logic;
SIGNAL \HD~3211_combout\ : std_logic;
SIGNAL \HD~5315_combout\ : std_logic;
SIGNAL \HD~1728_q\ : std_logic;
SIGNAL \HD~5312_combout\ : std_logic;
SIGNAL \HD~704_q\ : std_logic;
SIGNAL \HD~3212_combout\ : std_logic;
SIGNAL \HD~5304_combout\ : std_logic;
SIGNAL \HD~576_q\ : std_logic;
SIGNAL \HD~5307_combout\ : std_logic;
SIGNAL \HD~1600_q\ : std_logic;
SIGNAL \HD~5305_combout\ : std_logic;
SIGNAL \HD~1088_q\ : std_logic;
SIGNAL \HD~5306_combout\ : std_logic;
SIGNAL \HD~64_q\ : std_logic;
SIGNAL \HD~3206_combout\ : std_logic;
SIGNAL \HD~3207_combout\ : std_logic;
SIGNAL \HD~1024feeder_combout\ : std_logic;
SIGNAL \HD~5308_combout\ : std_logic;
SIGNAL \HD~1024_q\ : std_logic;
SIGNAL \HD~5311_combout\ : std_logic;
SIGNAL \HD~1536_q\ : std_logic;
SIGNAL \HD~5310_combout\ : std_logic;
SIGNAL \HD~0_q\ : std_logic;
SIGNAL \HD~512feeder_combout\ : std_logic;
SIGNAL \HD~5309_combout\ : std_logic;
SIGNAL \HD~512_q\ : std_logic;
SIGNAL \HD~3208_combout\ : std_logic;
SIGNAL \HD~3209_combout\ : std_logic;
SIGNAL \HD~3210_combout\ : std_logic;
SIGNAL \HD~5300_combout\ : std_logic;
SIGNAL \HD~1152_q\ : std_logic;
SIGNAL \HD~5303_combout\ : std_logic;
SIGNAL \HD~1664_q\ : std_logic;
SIGNAL \HD~5302_combout\ : std_logic;
SIGNAL \HD~128_q\ : std_logic;
SIGNAL \HD~5301_combout\ : std_logic;
SIGNAL \HD~640_q\ : std_logic;
SIGNAL \HD~3204_combout\ : std_logic;
SIGNAL \HD~3205_combout\ : std_logic;
SIGNAL \HD~3213_combout\ : std_logic;
SIGNAL \HD~3214_combout\ : std_logic;
SIGNAL \HD~3225_combout\ : std_logic;
SIGNAL \HD~3250_combout\ : std_logic;
SIGNAL \data_write[1]~input_o\ : std_logic;
SIGNAL \HD~833feeder_combout\ : std_logic;
SIGNAL \HD~833_q\ : std_logic;
SIGNAL \HD~321_q\ : std_logic;
SIGNAL \HD~3251_combout\ : std_logic;
SIGNAL \HD~1345feeder_combout\ : std_logic;
SIGNAL \HD~1345_q\ : std_logic;
SIGNAL \HD~1857_q\ : std_logic;
SIGNAL \HD~3252_combout\ : std_logic;
SIGNAL \HD~577feeder_combout\ : std_logic;
SIGNAL \HD~577_q\ : std_logic;
SIGNAL \HD~65_q\ : std_logic;
SIGNAL \HD~3255_combout\ : std_logic;
SIGNAL \HD~1089feeder_combout\ : std_logic;
SIGNAL \HD~1089_q\ : std_logic;
SIGNAL \HD~1601_q\ : std_logic;
SIGNAL \HD~3256_combout\ : std_logic;
SIGNAL \HD~1121feeder_combout\ : std_logic;
SIGNAL \HD~1121_q\ : std_logic;
SIGNAL \HD~97_q\ : std_logic;
SIGNAL \HD~3253_combout\ : std_logic;
SIGNAL \HD~1633_q\ : std_logic;
SIGNAL \HD~609feeder_combout\ : std_logic;
SIGNAL \HD~609_q\ : std_logic;
SIGNAL \HD~3254_combout\ : std_logic;
SIGNAL \HD~3257_combout\ : std_logic;
SIGNAL \HD~353_q\ : std_logic;
SIGNAL \HD~1377feeder_combout\ : std_logic;
SIGNAL \HD~1377_q\ : std_logic;
SIGNAL \HD~3258_combout\ : std_logic;
SIGNAL \HD~1889_q\ : std_logic;
SIGNAL \HD~865feeder_combout\ : std_logic;
SIGNAL \HD~865_q\ : std_logic;
SIGNAL \HD~3259_combout\ : std_logic;
SIGNAL \HD~3260_combout\ : std_logic;
SIGNAL \HD~1249_q\ : std_logic;
SIGNAL \HD~225_q\ : std_logic;
SIGNAL \HD~3282_combout\ : std_logic;
SIGNAL \HD~1761_q\ : std_logic;
SIGNAL \HD~737feeder_combout\ : std_logic;
SIGNAL \HD~737_q\ : std_logic;
SIGNAL \HD~3283_combout\ : std_logic;
SIGNAL \HD~481_q\ : std_logic;
SIGNAL \HD~1505_q\ : std_logic;
SIGNAL \HD~3289_combout\ : std_logic;
SIGNAL \HD~2017_q\ : std_logic;
SIGNAL \HD~993_q\ : std_logic;
SIGNAL \HD~3290_combout\ : std_logic;
SIGNAL \HD~193_q\ : std_logic;
SIGNAL \HD~705_q\ : std_logic;
SIGNAL \HD~3286_combout\ : std_logic;
SIGNAL \HD~1729_q\ : std_logic;
SIGNAL \HD~1217feeder_combout\ : std_logic;
SIGNAL \HD~1217_q\ : std_logic;
SIGNAL \HD~3287_combout\ : std_logic;
SIGNAL \HD~1473_q\ : std_logic;
SIGNAL \HD~1985_q\ : std_logic;
SIGNAL \HD~449_q\ : std_logic;
SIGNAL \HD~961_q\ : std_logic;
SIGNAL \HD~3284_combout\ : std_logic;
SIGNAL \HD~3285_combout\ : std_logic;
SIGNAL \HD~3288_combout\ : std_logic;
SIGNAL \HD~3291_combout\ : std_logic;
SIGNAL \HD~1313_q\ : std_logic;
SIGNAL \HD~289_q\ : std_logic;
SIGNAL \HD~3278_combout\ : std_logic;
SIGNAL \HD~1825_q\ : std_logic;
SIGNAL \HD~801_q\ : std_logic;
SIGNAL \HD~3279_combout\ : std_logic;
SIGNAL \HD~257_q\ : std_logic;
SIGNAL \HD~769_q\ : std_logic;
SIGNAL \HD~3271_combout\ : std_logic;
SIGNAL \HD~1793_q\ : std_logic;
SIGNAL \HD~1281feeder_combout\ : std_logic;
SIGNAL \HD~1281_q\ : std_logic;
SIGNAL \HD~3272_combout\ : std_logic;
SIGNAL \HD~33_q\ : std_logic;
SIGNAL \HD~1057_q\ : std_logic;
SIGNAL \HD~3273_combout\ : std_logic;
SIGNAL \HD~1569_q\ : std_logic;
SIGNAL \HD~545feeder_combout\ : std_logic;
SIGNAL \HD~545_q\ : std_logic;
SIGNAL \HD~3274_combout\ : std_logic;
SIGNAL \HD~1025feeder_combout\ : std_logic;
SIGNAL \HD~1025_q\ : std_logic;
SIGNAL \HD~1537_q\ : std_logic;
SIGNAL \HD~1_q\ : std_logic;
SIGNAL \HD~513feeder_combout\ : std_logic;
SIGNAL \HD~513_q\ : std_logic;
SIGNAL \HD~3275_combout\ : std_logic;
SIGNAL \HD~3276_combout\ : std_logic;
SIGNAL \HD~3277_combout\ : std_logic;
SIGNAL \HD~3280_combout\ : std_logic;
SIGNAL \HD~1441_q\ : std_logic;
SIGNAL \HD~417_q\ : std_logic;
SIGNAL \HD~3268_combout\ : std_logic;
SIGNAL \HD~929feeder_combout\ : std_logic;
SIGNAL \HD~929_q\ : std_logic;
SIGNAL \HD~1953_q\ : std_logic;
SIGNAL \HD~3269_combout\ : std_logic;
SIGNAL \HD~161_q\ : std_logic;
SIGNAL \HD~1185feeder_combout\ : std_logic;
SIGNAL \HD~1185_q\ : std_logic;
SIGNAL \HD~3261_combout\ : std_logic;
SIGNAL \HD~1697_q\ : std_logic;
SIGNAL \HD~673_q\ : std_logic;
SIGNAL \HD~3262_combout\ : std_logic;
SIGNAL \HD~385_q\ : std_logic;
SIGNAL \HD~897_q\ : std_logic;
SIGNAL \HD~3263_combout\ : std_logic;
SIGNAL \HD~1921_q\ : std_logic;
SIGNAL \HD~1409_q\ : std_logic;
SIGNAL \HD~3264_combout\ : std_logic;
SIGNAL \HD~1153feeder_combout\ : std_logic;
SIGNAL \HD~1153_q\ : std_logic;
SIGNAL \HD~1665_q\ : std_logic;
SIGNAL \HD~129_q\ : std_logic;
SIGNAL \HD~641feeder_combout\ : std_logic;
SIGNAL \HD~641_q\ : std_logic;
SIGNAL \HD~3265_combout\ : std_logic;
SIGNAL \HD~3266_combout\ : std_logic;
SIGNAL \HD~3267_combout\ : std_logic;
SIGNAL \HD~3270_combout\ : std_logic;
SIGNAL \HD~3281_combout\ : std_logic;
SIGNAL \HD~3292_combout\ : std_logic;
SIGNAL \HD~3105_q\ : std_logic;
SIGNAL \HD~3073_q\ : std_logic;
SIGNAL \HD~3293_combout\ : std_logic;
SIGNAL \HD~2401_q\ : std_logic;
SIGNAL \HD~2529_q\ : std_logic;
SIGNAL \HD~2337_q\ : std_logic;
SIGNAL \HD~2465feeder_combout\ : std_logic;
SIGNAL \HD~2465_q\ : std_logic;
SIGNAL \HD~3311_combout\ : std_logic;
SIGNAL \HD~3312_combout\ : std_logic;
SIGNAL \HD~2433feeder_combout\ : std_logic;
SIGNAL \HD~2433_q\ : std_logic;
SIGNAL \HD~2497_q\ : std_logic;
SIGNAL \HD~2305_q\ : std_logic;
SIGNAL \HD~2369_q\ : std_logic;
SIGNAL \HD~3304_combout\ : std_logic;
SIGNAL \HD~3305_combout\ : std_logic;
SIGNAL \HD~2145_q\ : std_logic;
SIGNAL \HD~2273_q\ : std_logic;
SIGNAL \HD~2209_q\ : std_logic;
SIGNAL \HD~2081_q\ : std_logic;
SIGNAL \HD~3306_combout\ : std_logic;
SIGNAL \HD~3307_combout\ : std_logic;
SIGNAL \HD~2113_q\ : std_logic;
SIGNAL \HD~2049_q\ : std_logic;
SIGNAL \HD~3308_combout\ : std_logic;
SIGNAL \HD~2177_q\ : std_logic;
SIGNAL \HD~2241_q\ : std_logic;
SIGNAL \HD~3309_combout\ : std_logic;
SIGNAL \HD~3310_combout\ : std_logic;
SIGNAL \HD~3313_combout\ : std_logic;
SIGNAL \HD~2593_q\ : std_logic;
SIGNAL \HD~2721_q\ : std_logic;
SIGNAL \HD~3294_combout\ : std_logic;
SIGNAL \HD~2785_q\ : std_logic;
SIGNAL \HD~2657feeder_combout\ : std_logic;
SIGNAL \HD~2657_q\ : std_logic;
SIGNAL \HD~3295_combout\ : std_logic;
SIGNAL \HD~2977_q\ : std_logic;
SIGNAL \HD~2849_q\ : std_logic;
SIGNAL \HD~3301_combout\ : std_logic;
SIGNAL \HD~3041_q\ : std_logic;
SIGNAL \HD~2913feeder_combout\ : std_logic;
SIGNAL \HD~2913_q\ : std_logic;
SIGNAL \HD~3302_combout\ : std_logic;
SIGNAL \HD~2561_q\ : std_logic;
SIGNAL \HD~2625feeder_combout\ : std_logic;
SIGNAL \HD~2625_q\ : std_logic;
SIGNAL \HD~3298_combout\ : std_logic;
SIGNAL \HD~2753_q\ : std_logic;
SIGNAL \HD~2689_q\ : std_logic;
SIGNAL \HD~3299_combout\ : std_logic;
SIGNAL \HD~2881feeder_combout\ : std_logic;
SIGNAL \HD~2881_q\ : std_logic;
SIGNAL \HD~2817_q\ : std_logic;
SIGNAL \HD~3296_combout\ : std_logic;
SIGNAL \HD~3009_q\ : std_logic;
SIGNAL \HD~2945_q\ : std_logic;
SIGNAL \HD~3297_combout\ : std_logic;
SIGNAL \HD~3300_combout\ : std_logic;
SIGNAL \HD~3303_combout\ : std_logic;
SIGNAL \HD~3314_combout\ : std_logic;
SIGNAL \HD~3315_combout\ : std_logic;
SIGNAL \data_write[2]~input_o\ : std_logic;
SIGNAL \HD~2562_q\ : std_logic;
SIGNAL \HD~2626feeder_combout\ : std_logic;
SIGNAL \HD~2626_q\ : std_logic;
SIGNAL \HD~3363_combout\ : std_logic;
SIGNAL \HD~2754_q\ : std_logic;
SIGNAL \HD~2690_q\ : std_logic;
SIGNAL \HD~3364_combout\ : std_logic;
SIGNAL \HD~2882_q\ : std_logic;
SIGNAL \HD~2818_q\ : std_logic;
SIGNAL \HD~3361_combout\ : std_logic;
SIGNAL \HD~3010_q\ : std_logic;
SIGNAL \HD~2946_q\ : std_logic;
SIGNAL \HD~3362_combout\ : std_logic;
SIGNAL \HD~3365_combout\ : std_logic;
SIGNAL \HD~2722_q\ : std_logic;
SIGNAL \HD~2594_q\ : std_logic;
SIGNAL \HD~3359_combout\ : std_logic;
SIGNAL \HD~2786_q\ : std_logic;
SIGNAL \HD~2658_q\ : std_logic;
SIGNAL \HD~3360_combout\ : std_logic;
SIGNAL \HD~2978feeder_combout\ : std_logic;
SIGNAL \HD~2978_q\ : std_logic;
SIGNAL \HD~2850_q\ : std_logic;
SIGNAL \HD~3366_combout\ : std_logic;
SIGNAL \HD~3042_q\ : std_logic;
SIGNAL \HD~2914feeder_combout\ : std_logic;
SIGNAL \HD~2914_q\ : std_logic;
SIGNAL \HD~3367_combout\ : std_logic;
SIGNAL \HD~3368_combout\ : std_logic;
SIGNAL \HD~2178_q\ : std_logic;
SIGNAL \HD~2242_q\ : std_logic;
SIGNAL \HD~2114feeder_combout\ : std_logic;
SIGNAL \HD~2114_q\ : std_logic;
SIGNAL \HD~2050_q\ : std_logic;
SIGNAL \HD~3373_combout\ : std_logic;
SIGNAL \HD~3374_combout\ : std_logic;
SIGNAL \HD~2146feeder_combout\ : std_logic;
SIGNAL \HD~2146_q\ : std_logic;
SIGNAL \HD~2274_q\ : std_logic;
SIGNAL \HD~2082_q\ : std_logic;
SIGNAL \HD~2210_q\ : std_logic;
SIGNAL \HD~3371_combout\ : std_logic;
SIGNAL \HD~3372_combout\ : std_logic;
SIGNAL \HD~3375_combout\ : std_logic;
SIGNAL \HD~2466_q\ : std_logic;
SIGNAL \HD~2338_q\ : std_logic;
SIGNAL \HD~3376_combout\ : std_logic;
SIGNAL \HD~2530_q\ : std_logic;
SIGNAL \HD~2402feeder_combout\ : std_logic;
SIGNAL \HD~2402_q\ : std_logic;
SIGNAL \HD~3377_combout\ : std_logic;
SIGNAL \HD~2370_q\ : std_logic;
SIGNAL \HD~2306_q\ : std_logic;
SIGNAL \HD~3369_combout\ : std_logic;
SIGNAL \HD~2434_q\ : std_logic;
SIGNAL \HD~2498_q\ : std_logic;
SIGNAL \HD~3370_combout\ : std_logic;
SIGNAL \HD~3378_combout\ : std_logic;
SIGNAL \HD~3379_combout\ : std_logic;
SIGNAL \HD~3106_q\ : std_logic;
SIGNAL \HD~3074_q\ : std_logic;
SIGNAL \HD~3358_combout\ : std_logic;
SIGNAL \HD~1122feeder_combout\ : std_logic;
SIGNAL \HD~1122_q\ : std_logic;
SIGNAL \HD~98_q\ : std_logic;
SIGNAL \HD~3316_combout\ : std_logic;
SIGNAL \HD~1634_q\ : std_logic;
SIGNAL \HD~610_q\ : std_logic;
SIGNAL \HD~3317_combout\ : std_logic;
SIGNAL \HD~738feeder_combout\ : std_logic;
SIGNAL \HD~738_q\ : std_logic;
SIGNAL \HD~1762_q\ : std_logic;
SIGNAL \HD~1250_q\ : std_logic;
SIGNAL \HD~226_q\ : std_logic;
SIGNAL \HD~3323_combout\ : std_logic;
SIGNAL \HD~3324_combout\ : std_logic;
SIGNAL \HD~34_q\ : std_logic;
SIGNAL \HD~546_q\ : std_logic;
SIGNAL \HD~3320_combout\ : std_logic;
SIGNAL \HD~1570_q\ : std_logic;
SIGNAL \HD~1058_q\ : std_logic;
SIGNAL \HD~3321_combout\ : std_logic;
SIGNAL \HD~1186_q\ : std_logic;
SIGNAL \HD~1698_q\ : std_logic;
SIGNAL \HD~674_q\ : std_logic;
SIGNAL \HD~162_q\ : std_logic;
SIGNAL \HD~3318_combout\ : std_logic;
SIGNAL \HD~3319_combout\ : std_logic;
SIGNAL \HD~3322_combout\ : std_logic;
SIGNAL \HD~3325_combout\ : std_logic;
SIGNAL \HD~1026_q\ : std_logic;
SIGNAL \HD~1538_q\ : std_logic;
SIGNAL \HD~2_q\ : std_logic;
SIGNAL \HD~514_q\ : std_logic;
SIGNAL \HD~3340_combout\ : std_logic;
SIGNAL \HD~3341_combout\ : std_logic;
SIGNAL \HD~66_q\ : std_logic;
SIGNAL \HD~1090feeder_combout\ : std_logic;
SIGNAL \HD~1090_q\ : std_logic;
SIGNAL \HD~3338_combout\ : std_logic;
SIGNAL \HD~1602_q\ : std_logic;
SIGNAL \HD~578_q\ : std_logic;
SIGNAL \HD~3339_combout\ : std_logic;
SIGNAL \HD~3342_combout\ : std_logic;
SIGNAL \HD~706feeder_combout\ : std_logic;
SIGNAL \HD~706_q\ : std_logic;
SIGNAL \HD~1730_q\ : std_logic;
SIGNAL \HD~194_q\ : std_logic;
SIGNAL \HD~1218_q\ : std_logic;
SIGNAL \HD~3343_combout\ : std_logic;
SIGNAL \HD~3344_combout\ : std_logic;
SIGNAL \HD~130_q\ : std_logic;
SIGNAL \HD~642feeder_combout\ : std_logic;
SIGNAL \HD~642_q\ : std_logic;
SIGNAL \HD~3336_combout\ : std_logic;
SIGNAL \HD~1666_q\ : std_logic;
SIGNAL \HD~1154_q\ : std_logic;
SIGNAL \HD~3337_combout\ : std_logic;
SIGNAL \HD~3345_combout\ : std_logic;
SIGNAL \HD~386_q\ : std_logic;
SIGNAL \HD~898_q\ : std_logic;
SIGNAL \HD~3326_combout\ : std_logic;
SIGNAL \HD~1922_q\ : std_logic;
SIGNAL \HD~1410_q\ : std_logic;
SIGNAL \HD~3327_combout\ : std_logic;
SIGNAL \HD~962feeder_combout\ : std_logic;
SIGNAL \HD~962_q\ : std_logic;
SIGNAL \HD~450_q\ : std_logic;
SIGNAL \HD~1474_q\ : std_logic;
SIGNAL \HD~3333_combout\ : std_logic;
SIGNAL \HD~1986_q\ : std_logic;
SIGNAL \HD~3334_combout\ : std_logic;
SIGNAL \HD~834feeder_combout\ : std_logic;
SIGNAL \HD~834_q\ : std_logic;
SIGNAL \HD~1858_q\ : std_logic;
SIGNAL \HD~1346feeder_combout\ : std_logic;
SIGNAL \HD~1346_q\ : std_logic;
SIGNAL \HD~322_q\ : std_logic;
SIGNAL \HD~3328_combout\ : std_logic;
SIGNAL \HD~3329_combout\ : std_logic;
SIGNAL \HD~1282feeder_combout\ : std_logic;
SIGNAL \HD~1282_q\ : std_logic;
SIGNAL \HD~1794_q\ : std_logic;
SIGNAL \HD~258_q\ : std_logic;
SIGNAL \HD~770_q\ : std_logic;
SIGNAL \HD~3330_combout\ : std_logic;
SIGNAL \HD~3331_combout\ : std_logic;
SIGNAL \HD~3332_combout\ : std_logic;
SIGNAL \HD~3335_combout\ : std_logic;
SIGNAL \HD~3346_combout\ : std_logic;
SIGNAL \HD~1314feeder_combout\ : std_logic;
SIGNAL \HD~1314_q\ : std_logic;
SIGNAL \HD~290_q\ : std_logic;
SIGNAL \HD~802_q\ : std_logic;
SIGNAL \HD~3351_combout\ : std_logic;
SIGNAL \HD~1826_q\ : std_logic;
SIGNAL \HD~3352_combout\ : std_logic;
SIGNAL \HD~1442_q\ : std_logic;
SIGNAL \HD~1954_q\ : std_logic;
SIGNAL \HD~418_q\ : std_logic;
SIGNAL \HD~930_q\ : std_logic;
SIGNAL \HD~3349_combout\ : std_logic;
SIGNAL \HD~3350_combout\ : std_logic;
SIGNAL \HD~3353_combout\ : std_logic;
SIGNAL \HD~482_q\ : std_logic;
SIGNAL \HD~1506_q\ : std_logic;
SIGNAL \HD~3354_combout\ : std_logic;
SIGNAL \HD~2018_q\ : std_logic;
SIGNAL \HD~994_q\ : std_logic;
SIGNAL \HD~3355_combout\ : std_logic;
SIGNAL \HD~866feeder_combout\ : std_logic;
SIGNAL \HD~866_q\ : std_logic;
SIGNAL \HD~354_q\ : std_logic;
SIGNAL \HD~1378_q\ : std_logic;
SIGNAL \HD~3347_combout\ : std_logic;
SIGNAL \HD~1890_q\ : std_logic;
SIGNAL \HD~3348_combout\ : std_logic;
SIGNAL \HD~3356_combout\ : std_logic;
SIGNAL \HD~3357_combout\ : std_logic;
SIGNAL \HD~3380_combout\ : std_logic;
SIGNAL \data_write[3]~input_o\ : std_logic;
SIGNAL \HD~2403_q\ : std_logic;
SIGNAL \HD~2531_q\ : std_logic;
SIGNAL \HD~2339_q\ : std_logic;
SIGNAL \HD~2467feeder_combout\ : std_logic;
SIGNAL \HD~2467_q\ : std_logic;
SIGNAL \HD~3441_combout\ : std_logic;
SIGNAL \HD~3442_combout\ : std_logic;
SIGNAL \HD~2083_q\ : std_logic;
SIGNAL \HD~2211_q\ : std_logic;
SIGNAL \HD~3436_combout\ : std_logic;
SIGNAL \HD~2275_q\ : std_logic;
SIGNAL \HD~2147feeder_combout\ : std_logic;
SIGNAL \HD~2147_q\ : std_logic;
SIGNAL \HD~3437_combout\ : std_logic;
SIGNAL \HD~2179_q\ : std_logic;
SIGNAL \HD~2243_q\ : std_logic;
SIGNAL \HD~2051_q\ : std_logic;
SIGNAL \HD~2115_q\ : std_logic;
SIGNAL \HD~3438_combout\ : std_logic;
SIGNAL \HD~3439_combout\ : std_logic;
SIGNAL \HD~3440_combout\ : std_logic;
SIGNAL \HD~2307_q\ : std_logic;
SIGNAL \HD~2371_q\ : std_logic;
SIGNAL \HD~3434_combout\ : std_logic;
SIGNAL \HD~2499_q\ : std_logic;
SIGNAL \HD~2435_q\ : std_logic;
SIGNAL \HD~3435_combout\ : std_logic;
SIGNAL \HD~3443_combout\ : std_logic;
SIGNAL \HD~2947_q\ : std_logic;
SIGNAL \HD~2883_q\ : std_logic;
SIGNAL \HD~2819_q\ : std_logic;
SIGNAL \HD~3426_combout\ : std_logic;
SIGNAL \HD~3011_q\ : std_logic;
SIGNAL \HD~3427_combout\ : std_logic;
SIGNAL \HD~2563_q\ : std_logic;
SIGNAL \HD~2627feeder_combout\ : std_logic;
SIGNAL \HD~2627_q\ : std_logic;
SIGNAL \HD~3428_combout\ : std_logic;
SIGNAL \HD~2755_q\ : std_logic;
SIGNAL \HD~2691feeder_combout\ : std_logic;
SIGNAL \HD~2691_q\ : std_logic;
SIGNAL \HD~3429_combout\ : std_logic;
SIGNAL \HD~3430_combout\ : std_logic;
SIGNAL \HD~2915feeder_combout\ : std_logic;
SIGNAL \HD~2915_q\ : std_logic;
SIGNAL \HD~3043_q\ : std_logic;
SIGNAL \HD~2979_q\ : std_logic;
SIGNAL \HD~2851_q\ : std_logic;
SIGNAL \HD~3431_combout\ : std_logic;
SIGNAL \HD~3432_combout\ : std_logic;
SIGNAL \HD~2659feeder_combout\ : std_logic;
SIGNAL \HD~2659_q\ : std_logic;
SIGNAL \HD~2787_q\ : std_logic;
SIGNAL \HD~2723_q\ : std_logic;
SIGNAL \HD~2595_q\ : std_logic;
SIGNAL \HD~3424_combout\ : std_logic;
SIGNAL \HD~3425_combout\ : std_logic;
SIGNAL \HD~3433_combout\ : std_logic;
SIGNAL \HD~3444_combout\ : std_logic;
SIGNAL \HD~835_q\ : std_logic;
SIGNAL \HD~323_q\ : std_logic;
SIGNAL \HD~3391_combout\ : std_logic;
SIGNAL \HD~1859_q\ : std_logic;
SIGNAL \HD~1347feeder_combout\ : std_logic;
SIGNAL \HD~1347_q\ : std_logic;
SIGNAL \HD~3392_combout\ : std_logic;
SIGNAL \HD~355_q\ : std_logic;
SIGNAL \HD~1379_q\ : std_logic;
SIGNAL \HD~3398_combout\ : std_logic;
SIGNAL \HD~1891_q\ : std_logic;
SIGNAL \HD~867feeder_combout\ : std_logic;
SIGNAL \HD~867_q\ : std_logic;
SIGNAL \HD~3399_combout\ : std_logic;
SIGNAL \HD~1091feeder_combout\ : std_logic;
SIGNAL \HD~1091_q\ : std_logic;
SIGNAL \HD~67_q\ : std_logic;
SIGNAL \HD~579feeder_combout\ : std_logic;
SIGNAL \HD~579_q\ : std_logic;
SIGNAL \HD~3395_combout\ : std_logic;
SIGNAL \HD~1603_q\ : std_logic;
SIGNAL \HD~3396_combout\ : std_logic;
SIGNAL \HD~99_q\ : std_logic;
SIGNAL \HD~1123_q\ : std_logic;
SIGNAL \HD~3393_combout\ : std_logic;
SIGNAL \HD~1635_q\ : std_logic;
SIGNAL \HD~611_q\ : std_logic;
SIGNAL \HD~3394_combout\ : std_logic;
SIGNAL \HD~3397_combout\ : std_logic;
SIGNAL \HD~3400_combout\ : std_logic;
SIGNAL \HD~259_q\ : std_logic;
SIGNAL \HD~771_q\ : std_logic;
SIGNAL \HD~3401_combout\ : std_logic;
SIGNAL \HD~1795_q\ : std_logic;
SIGNAL \HD~1283_q\ : std_logic;
SIGNAL \HD~3402_combout\ : std_logic;
SIGNAL \HD~35_q\ : std_logic;
SIGNAL \HD~1059_q\ : std_logic;
SIGNAL \HD~3403_combout\ : std_logic;
SIGNAL \HD~1571_q\ : std_logic;
SIGNAL \HD~547feeder_combout\ : std_logic;
SIGNAL \HD~547_q\ : std_logic;
SIGNAL \HD~3404_combout\ : std_logic;
SIGNAL \HD~1027feeder_combout\ : std_logic;
SIGNAL \HD~1027_q\ : std_logic;
SIGNAL \HD~1539_q\ : std_logic;
SIGNAL \HD~3_q\ : std_logic;
SIGNAL \HD~515_q\ : std_logic;
SIGNAL \HD~3405_combout\ : std_logic;
SIGNAL \HD~3406_combout\ : std_logic;
SIGNAL \HD~3407_combout\ : std_logic;
SIGNAL \HD~803feeder_combout\ : std_logic;
SIGNAL \HD~803_q\ : std_logic;
SIGNAL \HD~1827_q\ : std_logic;
SIGNAL \HD~291_q\ : std_logic;
SIGNAL \HD~1315feeder_combout\ : std_logic;
SIGNAL \HD~1315_q\ : std_logic;
SIGNAL \HD~3408_combout\ : std_logic;
SIGNAL \HD~3409_combout\ : std_logic;
SIGNAL \HD~3410_combout\ : std_logic;
SIGNAL \HD~3411_combout\ : std_logic;
SIGNAL \HD~1155feeder_combout\ : std_logic;
SIGNAL \HD~1155_q\ : std_logic;
SIGNAL \HD~1667_q\ : std_logic;
SIGNAL \HD~131_q\ : std_logic;
SIGNAL \HD~643_q\ : std_logic;
SIGNAL \HD~3385_combout\ : std_logic;
SIGNAL \HD~3386_combout\ : std_logic;
SIGNAL \HD~387_q\ : std_logic;
SIGNAL \HD~899feeder_combout\ : std_logic;
SIGNAL \HD~899_q\ : std_logic;
SIGNAL \HD~3383_combout\ : std_logic;
SIGNAL \HD~1923_q\ : std_logic;
SIGNAL \HD~1411_q\ : std_logic;
SIGNAL \HD~3384_combout\ : std_logic;
SIGNAL \HD~3387_combout\ : std_logic;
SIGNAL \HD~931feeder_combout\ : std_logic;
SIGNAL \HD~931_q\ : std_logic;
SIGNAL \HD~1443_q\ : std_logic;
SIGNAL \HD~419_q\ : std_logic;
SIGNAL \HD~3388_combout\ : std_logic;
SIGNAL \HD~1955_q\ : std_logic;
SIGNAL \HD~3389_combout\ : std_logic;
SIGNAL \HD~675_q\ : std_logic;
SIGNAL \HD~1699_q\ : std_logic;
SIGNAL \HD~163_q\ : std_logic;
SIGNAL \HD~1187feeder_combout\ : std_logic;
SIGNAL \HD~1187_q\ : std_logic;
SIGNAL \HD~3381_combout\ : std_logic;
SIGNAL \HD~3382_combout\ : std_logic;
SIGNAL \HD~3390_combout\ : std_logic;
SIGNAL \HD~1475feeder_combout\ : std_logic;
SIGNAL \HD~1475_q\ : std_logic;
SIGNAL \HD~1987_q\ : std_logic;
SIGNAL \HD~451_q\ : std_logic;
SIGNAL \HD~963_q\ : std_logic;
SIGNAL \HD~3414_combout\ : std_logic;
SIGNAL \HD~3415_combout\ : std_logic;
SIGNAL \HD~1219_q\ : std_logic;
SIGNAL \HD~1731_q\ : std_logic;
SIGNAL \HD~195_q\ : std_logic;
SIGNAL \HD~707feeder_combout\ : std_logic;
SIGNAL \HD~707_q\ : std_logic;
SIGNAL \HD~3416_combout\ : std_logic;
SIGNAL \HD~3417_combout\ : std_logic;
SIGNAL \HD~3418_combout\ : std_logic;
SIGNAL \HD~995_q\ : std_logic;
SIGNAL \HD~2019_q\ : std_logic;
SIGNAL \HD~483_q\ : std_logic;
SIGNAL \HD~1507_q\ : std_logic;
SIGNAL \HD~3419_combout\ : std_logic;
SIGNAL \HD~3420_combout\ : std_logic;
SIGNAL \HD~739feeder_combout\ : std_logic;
SIGNAL \HD~739_q\ : std_logic;
SIGNAL \HD~1763_q\ : std_logic;
SIGNAL \HD~227_q\ : std_logic;
SIGNAL \HD~1251_q\ : std_logic;
SIGNAL \HD~3412_combout\ : std_logic;
SIGNAL \HD~3413_combout\ : std_logic;
SIGNAL \HD~3421_combout\ : std_logic;
SIGNAL \HD~3422_combout\ : std_logic;
SIGNAL \HD~3107_q\ : std_logic;
SIGNAL \HD~3075_q\ : std_logic;
SIGNAL \HD~3423_combout\ : std_logic;
SIGNAL \HD~3445_combout\ : std_logic;
SIGNAL \data_write[4]~input_o\ : std_logic;
SIGNAL \HD~612feeder_combout\ : std_logic;
SIGNAL \HD~612_q\ : std_logic;
SIGNAL \HD~100_q\ : std_logic;
SIGNAL \HD~1124feeder_combout\ : std_logic;
SIGNAL \HD~1124_q\ : std_logic;
SIGNAL \HD~3456_combout\ : std_logic;
SIGNAL \HD~1636_q\ : std_logic;
SIGNAL \HD~3457_combout\ : std_logic;
SIGNAL \HD~228_q\ : std_logic;
SIGNAL \HD~1252_q\ : std_logic;
SIGNAL \HD~3463_combout\ : std_logic;
SIGNAL \HD~740feeder_combout\ : std_logic;
SIGNAL \HD~740_q\ : std_logic;
SIGNAL \HD~1764_q\ : std_logic;
SIGNAL \HD~3464_combout\ : std_logic;
SIGNAL \HD~1060_q\ : std_logic;
SIGNAL \HD~1572_q\ : std_logic;
SIGNAL \HD~36_q\ : std_logic;
SIGNAL \HD~548_q\ : std_logic;
SIGNAL \HD~3460_combout\ : std_logic;
SIGNAL \HD~3461_combout\ : std_logic;
SIGNAL \HD~1188_q\ : std_logic;
SIGNAL \HD~1700_q\ : std_logic;
SIGNAL \HD~676_q\ : std_logic;
SIGNAL \HD~164_q\ : std_logic;
SIGNAL \HD~3458_combout\ : std_logic;
SIGNAL \HD~3459_combout\ : std_logic;
SIGNAL \HD~3462_combout\ : std_logic;
SIGNAL \HD~3465_combout\ : std_logic;
SIGNAL \HD~196_q\ : std_logic;
SIGNAL \HD~1220feeder_combout\ : std_logic;
SIGNAL \HD~1220_q\ : std_logic;
SIGNAL \HD~3473_combout\ : std_logic;
SIGNAL \HD~1732_q\ : std_logic;
SIGNAL \HD~708_q\ : std_logic;
SIGNAL \HD~3474_combout\ : std_logic;
SIGNAL \HD~580_q\ : std_logic;
SIGNAL \HD~1604_q\ : std_logic;
SIGNAL \HD~68_q\ : std_logic;
SIGNAL \HD~1092_q\ : std_logic;
SIGNAL \HD~3468_combout\ : std_logic;
SIGNAL \HD~3469_combout\ : std_logic;
SIGNAL \HD~1028feeder_combout\ : std_logic;
SIGNAL \HD~1028_q\ : std_logic;
SIGNAL \HD~4_q\ : std_logic;
SIGNAL \HD~516feeder_combout\ : std_logic;
SIGNAL \HD~516_q\ : std_logic;
SIGNAL \HD~3470_combout\ : std_logic;
SIGNAL \HD~1540_q\ : std_logic;
SIGNAL \HD~3471_combout\ : std_logic;
SIGNAL \HD~3472_combout\ : std_logic;
SIGNAL \HD~1156_q\ : std_logic;
SIGNAL \HD~1668_q\ : std_logic;
SIGNAL \HD~644_q\ : std_logic;
SIGNAL \HD~132_q\ : std_logic;
SIGNAL \HD~3466_combout\ : std_logic;
SIGNAL \HD~3467_combout\ : std_logic;
SIGNAL \HD~3475_combout\ : std_logic;
SIGNAL \HD~3476_combout\ : std_logic;
SIGNAL \HD~1508_q\ : std_logic;
SIGNAL \HD~484_q\ : std_logic;
SIGNAL \HD~3484_combout\ : std_logic;
SIGNAL \HD~996_q\ : std_logic;
SIGNAL \HD~2020_q\ : std_logic;
SIGNAL \HD~3485_combout\ : std_logic;
SIGNAL \HD~292_q\ : std_logic;
SIGNAL \HD~804feeder_combout\ : std_logic;
SIGNAL \HD~804_q\ : std_logic;
SIGNAL \HD~3481_combout\ : std_logic;
SIGNAL \HD~1828_q\ : std_logic;
SIGNAL \HD~1316feeder_combout\ : std_logic;
SIGNAL \HD~1316_q\ : std_logic;
SIGNAL \HD~3482_combout\ : std_logic;
SIGNAL \HD~1444_q\ : std_logic;
SIGNAL \HD~1956_q\ : std_logic;
SIGNAL \HD~932_q\ : std_logic;
SIGNAL \HD~420_q\ : std_logic;
SIGNAL \HD~3479_combout\ : std_logic;
SIGNAL \HD~3480_combout\ : std_logic;
SIGNAL \HD~3483_combout\ : std_logic;
SIGNAL \HD~868_q\ : std_logic;
SIGNAL \HD~1380feeder_combout\ : std_logic;
SIGNAL \HD~1380_q\ : std_logic;
SIGNAL \HD~356_q\ : std_logic;
SIGNAL \HD~3477_combout\ : std_logic;
SIGNAL \HD~1892_q\ : std_logic;
SIGNAL \HD~3478_combout\ : std_logic;
SIGNAL \HD~3486_combout\ : std_logic;
SIGNAL \HD~1412_q\ : std_logic;
SIGNAL \HD~1924_q\ : std_logic;
SIGNAL \HD~388_q\ : std_logic;
SIGNAL \HD~900feeder_combout\ : std_logic;
SIGNAL \HD~900_q\ : std_logic;
SIGNAL \HD~3446_combout\ : std_logic;
SIGNAL \HD~3447_combout\ : std_logic;
SIGNAL \HD~1476_q\ : std_logic;
SIGNAL \HD~452_q\ : std_logic;
SIGNAL \HD~3453_combout\ : std_logic;
SIGNAL \HD~964_q\ : std_logic;
SIGNAL \HD~1988_q\ : std_logic;
SIGNAL \HD~3454_combout\ : std_logic;
SIGNAL \HD~1348feeder_combout\ : std_logic;
SIGNAL \HD~1348_q\ : std_logic;
SIGNAL \HD~324_q\ : std_logic;
SIGNAL \HD~3448_combout\ : std_logic;
SIGNAL \HD~1860_q\ : std_logic;
SIGNAL \HD~836_q\ : std_logic;
SIGNAL \HD~3449_combout\ : std_logic;
SIGNAL \HD~1284_q\ : std_logic;
SIGNAL \HD~772_q\ : std_logic;
SIGNAL \HD~260_q\ : std_logic;
SIGNAL \HD~3450_combout\ : std_logic;
SIGNAL \HD~1796_q\ : std_logic;
SIGNAL \HD~3451_combout\ : std_logic;
SIGNAL \HD~3452_combout\ : std_logic;
SIGNAL \HD~3455_combout\ : std_logic;
SIGNAL \HD~3487_combout\ : std_logic;
SIGNAL \HD~2660_q\ : std_logic;
SIGNAL \HD~2788_q\ : std_logic;
SIGNAL \HD~2596_q\ : std_logic;
SIGNAL \HD~2724_q\ : std_logic;
SIGNAL \HD~3489_combout\ : std_logic;
SIGNAL \HD~3490_combout\ : std_logic;
SIGNAL \HD~2948_q\ : std_logic;
SIGNAL \HD~3012_q\ : std_logic;
SIGNAL \HD~2820_q\ : std_logic;
SIGNAL \HD~2884feeder_combout\ : std_logic;
SIGNAL \HD~2884_q\ : std_logic;
SIGNAL \HD~3491_combout\ : std_logic;
SIGNAL \HD~3492_combout\ : std_logic;
SIGNAL \HD~2628feeder_combout\ : std_logic;
SIGNAL \HD~2628_q\ : std_logic;
SIGNAL \HD~2564_q\ : std_logic;
SIGNAL \HD~3493_combout\ : std_logic;
SIGNAL \HD~2756_q\ : std_logic;
SIGNAL \HD~2692_q\ : std_logic;
SIGNAL \HD~3494_combout\ : std_logic;
SIGNAL \HD~3495_combout\ : std_logic;
SIGNAL \HD~2916_q\ : std_logic;
SIGNAL \HD~3044_q\ : std_logic;
SIGNAL \HD~2852_q\ : std_logic;
SIGNAL \HD~2980feeder_combout\ : std_logic;
SIGNAL \HD~2980_q\ : std_logic;
SIGNAL \HD~3496_combout\ : std_logic;
SIGNAL \HD~3497_combout\ : std_logic;
SIGNAL \HD~3498_combout\ : std_logic;
SIGNAL \HD~2372feeder_combout\ : std_logic;
SIGNAL \HD~2372_q\ : std_logic;
SIGNAL \HD~2308_q\ : std_logic;
SIGNAL \HD~3499_combout\ : std_logic;
SIGNAL \HD~2500_q\ : std_logic;
SIGNAL \HD~2436feeder_combout\ : std_logic;
SIGNAL \HD~2436_q\ : std_logic;
SIGNAL \HD~3500_combout\ : std_logic;
SIGNAL \HD~2340_q\ : std_logic;
SIGNAL \HD~2468feeder_combout\ : std_logic;
SIGNAL \HD~2468_q\ : std_logic;
SIGNAL \HD~3506_combout\ : std_logic;
SIGNAL \HD~2532_q\ : std_logic;
SIGNAL \HD~2404_q\ : std_logic;
SIGNAL \HD~3507_combout\ : std_logic;
SIGNAL \HD~2148_q\ : std_logic;
SIGNAL \HD~2276_q\ : std_logic;
SIGNAL \HD~2084_q\ : std_logic;
SIGNAL \HD~2212_q\ : std_logic;
SIGNAL \HD~3501_combout\ : std_logic;
SIGNAL \HD~3502_combout\ : std_logic;
SIGNAL \HD~2052_q\ : std_logic;
SIGNAL \HD~2116_q\ : std_logic;
SIGNAL \HD~3503_combout\ : std_logic;
SIGNAL \HD~2244_q\ : std_logic;
SIGNAL \HD~2180_q\ : std_logic;
SIGNAL \HD~3504_combout\ : std_logic;
SIGNAL \HD~3505_combout\ : std_logic;
SIGNAL \HD~3508_combout\ : std_logic;
SIGNAL \HD~3509_combout\ : std_logic;
SIGNAL \HD~3108_q\ : std_logic;
SIGNAL \HD~3076_q\ : std_logic;
SIGNAL \HD~3488_combout\ : std_logic;
SIGNAL \HD~3510_combout\ : std_logic;
SIGNAL \data_write[5]~input_o\ : std_logic;
SIGNAL \HD~485_q\ : std_logic;
SIGNAL \HD~1509_q\ : std_logic;
SIGNAL \HD~3549_combout\ : std_logic;
SIGNAL \HD~2021_q\ : std_logic;
SIGNAL \HD~997_q\ : std_logic;
SIGNAL \HD~3550_combout\ : std_logic;
SIGNAL \HD~741_q\ : std_logic;
SIGNAL \HD~1765_q\ : std_logic;
SIGNAL \HD~229_q\ : std_logic;
SIGNAL \HD~1253_q\ : std_logic;
SIGNAL \HD~3542_combout\ : std_logic;
SIGNAL \HD~3543_combout\ : std_logic;
SIGNAL \HD~1477_q\ : std_logic;
SIGNAL \HD~1989_q\ : std_logic;
SIGNAL \HD~453_q\ : std_logic;
SIGNAL \HD~965feeder_combout\ : std_logic;
SIGNAL \HD~965_q\ : std_logic;
SIGNAL \HD~3544_combout\ : std_logic;
SIGNAL \HD~3545_combout\ : std_logic;
SIGNAL \HD~709feeder_combout\ : std_logic;
SIGNAL \HD~709_q\ : std_logic;
SIGNAL \HD~197_q\ : std_logic;
SIGNAL \HD~3546_combout\ : std_logic;
SIGNAL \HD~1733_q\ : std_logic;
SIGNAL \HD~1221feeder_combout\ : std_logic;
SIGNAL \HD~1221_q\ : std_logic;
SIGNAL \HD~3547_combout\ : std_logic;
SIGNAL \HD~3548_combout\ : std_logic;
SIGNAL \HD~3551_combout\ : std_logic;
SIGNAL \HD~837feeder_combout\ : std_logic;
SIGNAL \HD~837_q\ : std_logic;
SIGNAL \HD~325_q\ : std_logic;
SIGNAL \HD~3511_combout\ : std_logic;
SIGNAL \HD~1861_q\ : std_logic;
SIGNAL \HD~1349feeder_combout\ : std_logic;
SIGNAL \HD~1349_q\ : std_logic;
SIGNAL \HD~3512_combout\ : std_logic;
SIGNAL \HD~1381feeder_combout\ : std_logic;
SIGNAL \HD~1381_q\ : std_logic;
SIGNAL \HD~357_q\ : std_logic;
SIGNAL \HD~3518_combout\ : std_logic;
SIGNAL \HD~1893_q\ : std_logic;
SIGNAL \HD~869_q\ : std_logic;
SIGNAL \HD~3519_combout\ : std_logic;
SIGNAL \HD~1093_q\ : std_logic;
SIGNAL \HD~1605_q\ : std_logic;
SIGNAL \HD~69_q\ : std_logic;
SIGNAL \HD~581_q\ : std_logic;
SIGNAL \HD~3515_combout\ : std_logic;
SIGNAL \HD~3516_combout\ : std_logic;
SIGNAL \HD~1125_q\ : std_logic;
SIGNAL \HD~101_q\ : std_logic;
SIGNAL \HD~3513_combout\ : std_logic;
SIGNAL \HD~1637_q\ : std_logic;
SIGNAL \HD~613_q\ : std_logic;
SIGNAL \HD~3514_combout\ : std_logic;
SIGNAL \HD~3517_combout\ : std_logic;
SIGNAL \HD~3520_combout\ : std_logic;
SIGNAL \HD~1413feeder_combout\ : std_logic;
SIGNAL \HD~1413_q\ : std_logic;
SIGNAL \HD~1925_q\ : std_logic;
SIGNAL \HD~901feeder_combout\ : std_logic;
SIGNAL \HD~901_q\ : std_logic;
SIGNAL \HD~389_q\ : std_logic;
SIGNAL \HD~3523_combout\ : std_logic;
SIGNAL \HD~3524_combout\ : std_logic;
SIGNAL \HD~1157feeder_combout\ : std_logic;
SIGNAL \HD~1157_q\ : std_logic;
SIGNAL \HD~1669_q\ : std_logic;
SIGNAL \HD~645feeder_combout\ : std_logic;
SIGNAL \HD~645_q\ : std_logic;
SIGNAL \HD~133_q\ : std_logic;
SIGNAL \HD~3525_combout\ : std_logic;
SIGNAL \HD~3526_combout\ : std_logic;
SIGNAL \HD~3527_combout\ : std_logic;
SIGNAL \HD~421_q\ : std_logic;
SIGNAL \HD~1445_q\ : std_logic;
SIGNAL \HD~3528_combout\ : std_logic;
SIGNAL \HD~1957_q\ : std_logic;
SIGNAL \HD~933_q\ : std_logic;
SIGNAL \HD~3529_combout\ : std_logic;
SIGNAL \HD~677_q\ : std_logic;
SIGNAL \HD~1701_q\ : std_logic;
SIGNAL \HD~165_q\ : std_logic;
SIGNAL \HD~1189feeder_combout\ : std_logic;
SIGNAL \HD~1189_q\ : std_logic;
SIGNAL \HD~3521_combout\ : std_logic;
SIGNAL \HD~3522_combout\ : std_logic;
SIGNAL \HD~3530_combout\ : std_logic;
SIGNAL \HD~773feeder_combout\ : std_logic;
SIGNAL \HD~773_q\ : std_logic;
SIGNAL \HD~261_q\ : std_logic;
SIGNAL \HD~3531_combout\ : std_logic;
SIGNAL \HD~1797_q\ : std_logic;
SIGNAL \HD~1285feeder_combout\ : std_logic;
SIGNAL \HD~1285_q\ : std_logic;
SIGNAL \HD~3532_combout\ : std_logic;
SIGNAL \HD~1029feeder_combout\ : std_logic;
SIGNAL \HD~1029_q\ : std_logic;
SIGNAL \HD~1541_q\ : std_logic;
SIGNAL \HD~5_q\ : std_logic;
SIGNAL \HD~517_q\ : std_logic;
SIGNAL \HD~3535_combout\ : std_logic;
SIGNAL \HD~3536_combout\ : std_logic;
SIGNAL \HD~37_q\ : std_logic;
SIGNAL \HD~1061_q\ : std_logic;
SIGNAL \HD~3533_combout\ : std_logic;
SIGNAL \HD~1573_q\ : std_logic;
SIGNAL \HD~549_q\ : std_logic;
SIGNAL \HD~3534_combout\ : std_logic;
SIGNAL \HD~3537_combout\ : std_logic;
SIGNAL \HD~805feeder_combout\ : std_logic;
SIGNAL \HD~805_q\ : std_logic;
SIGNAL \HD~293_q\ : std_logic;
SIGNAL \HD~1317feeder_combout\ : std_logic;
SIGNAL \HD~1317_q\ : std_logic;
SIGNAL \HD~3538_combout\ : std_logic;
SIGNAL \HD~1829_q\ : std_logic;
SIGNAL \HD~3539_combout\ : std_logic;
SIGNAL \HD~3540_combout\ : std_logic;
SIGNAL \HD~3541_combout\ : std_logic;
SIGNAL \HD~3552_combout\ : std_logic;
SIGNAL \HD~3077_q\ : std_logic;
SIGNAL \HD~3109_q\ : std_logic;
SIGNAL \HD~3553_combout\ : std_logic;
SIGNAL \HD~2981_q\ : std_logic;
SIGNAL \HD~2853_q\ : std_logic;
SIGNAL \HD~3561_combout\ : std_logic;
SIGNAL \HD~3045_q\ : std_logic;
SIGNAL \HD~2917_q\ : std_logic;
SIGNAL \HD~3562_combout\ : std_logic;
SIGNAL \HD~2949_q\ : std_logic;
SIGNAL \HD~3013_q\ : std_logic;
SIGNAL \HD~2821_q\ : std_logic;
SIGNAL \HD~2885_q\ : std_logic;
SIGNAL \HD~3556_combout\ : std_logic;
SIGNAL \HD~3557_combout\ : std_logic;
SIGNAL \HD~2693feeder_combout\ : std_logic;
SIGNAL \HD~2693_q\ : std_logic;
SIGNAL \HD~2757_q\ : std_logic;
SIGNAL \HD~2565_q\ : std_logic;
SIGNAL \HD~2629feeder_combout\ : std_logic;
SIGNAL \HD~2629_q\ : std_logic;
SIGNAL \HD~3558_combout\ : std_logic;
SIGNAL \HD~3559_combout\ : std_logic;
SIGNAL \HD~3560_combout\ : std_logic;
SIGNAL \HD~2661_q\ : std_logic;
SIGNAL \HD~2789_q\ : std_logic;
SIGNAL \HD~2597_q\ : std_logic;
SIGNAL \HD~2725feeder_combout\ : std_logic;
SIGNAL \HD~2725_q\ : std_logic;
SIGNAL \HD~3554_combout\ : std_logic;
SIGNAL \HD~3555_combout\ : std_logic;
SIGNAL \HD~3563_combout\ : std_logic;
SIGNAL \HD~2437_q\ : std_logic;
SIGNAL \HD~2501_q\ : std_logic;
SIGNAL \HD~2373feeder_combout\ : std_logic;
SIGNAL \HD~2373_q\ : std_logic;
SIGNAL \HD~2309_q\ : std_logic;
SIGNAL \HD~3564_combout\ : std_logic;
SIGNAL \HD~3565_combout\ : std_logic;
SIGNAL \HD~2405_q\ : std_logic;
SIGNAL \HD~2533_q\ : std_logic;
SIGNAL \HD~2341_q\ : std_logic;
SIGNAL \HD~2469feeder_combout\ : std_logic;
SIGNAL \HD~2469_q\ : std_logic;
SIGNAL \HD~3571_combout\ : std_logic;
SIGNAL \HD~3572_combout\ : std_logic;
SIGNAL \HD~2085_q\ : std_logic;
SIGNAL \HD~2213_q\ : std_logic;
SIGNAL \HD~3566_combout\ : std_logic;
SIGNAL \HD~2277_q\ : std_logic;
SIGNAL \HD~2149_q\ : std_logic;
SIGNAL \HD~3567_combout\ : std_logic;
SIGNAL \HD~2053_q\ : std_logic;
SIGNAL \HD~2117_q\ : std_logic;
SIGNAL \HD~3568_combout\ : std_logic;
SIGNAL \HD~2245_q\ : std_logic;
SIGNAL \HD~2181_q\ : std_logic;
SIGNAL \HD~3569_combout\ : std_logic;
SIGNAL \HD~3570_combout\ : std_logic;
SIGNAL \HD~3573_combout\ : std_logic;
SIGNAL \HD~3574_combout\ : std_logic;
SIGNAL \HD~3575_combout\ : std_logic;
SIGNAL \data_write[6]~input_o\ : std_logic;
SIGNAL \HD~710feeder_combout\ : std_logic;
SIGNAL \HD~710_q\ : std_logic;
SIGNAL \HD~198_q\ : std_logic;
SIGNAL \HD~1222_q\ : std_logic;
SIGNAL \HD~3603_combout\ : std_logic;
SIGNAL \HD~1734_q\ : std_logic;
SIGNAL \HD~3604_combout\ : std_logic;
SIGNAL \HD~134_q\ : std_logic;
SIGNAL \HD~646feeder_combout\ : std_logic;
SIGNAL \HD~646_q\ : std_logic;
SIGNAL \HD~3596_combout\ : std_logic;
SIGNAL \HD~1670_q\ : std_logic;
SIGNAL \HD~1158_q\ : std_logic;
SIGNAL \HD~3597_combout\ : std_logic;
SIGNAL \HD~582_q\ : std_logic;
SIGNAL \HD~70_q\ : std_logic;
SIGNAL \HD~1094_q\ : std_logic;
SIGNAL \HD~3598_combout\ : std_logic;
SIGNAL \HD~1606_q\ : std_logic;
SIGNAL \HD~3599_combout\ : std_logic;
SIGNAL \HD~1030_q\ : std_logic;
SIGNAL \HD~6_q\ : std_logic;
SIGNAL \HD~518feeder_combout\ : std_logic;
SIGNAL \HD~518_q\ : std_logic;
SIGNAL \HD~3600_combout\ : std_logic;
SIGNAL \HD~1542_q\ : std_logic;
SIGNAL \HD~3601_combout\ : std_logic;
SIGNAL \HD~3602_combout\ : std_logic;
SIGNAL \HD~3605_combout\ : std_logic;
SIGNAL \HD~966feeder_combout\ : std_logic;
SIGNAL \HD~966_q\ : std_logic;
SIGNAL \HD~1990_q\ : std_logic;
SIGNAL \HD~454_q\ : std_logic;
SIGNAL \HD~1478feeder_combout\ : std_logic;
SIGNAL \HD~1478_q\ : std_logic;
SIGNAL \HD~3593_combout\ : std_logic;
SIGNAL \HD~3594_combout\ : std_logic;
SIGNAL \HD~390_q\ : std_logic;
SIGNAL \HD~902_q\ : std_logic;
SIGNAL \HD~3586_combout\ : std_logic;
SIGNAL \HD~1926_q\ : std_logic;
SIGNAL \HD~1414_q\ : std_logic;
SIGNAL \HD~3587_combout\ : std_logic;
SIGNAL \HD~838_q\ : std_logic;
SIGNAL \HD~1350feeder_combout\ : std_logic;
SIGNAL \HD~1350_q\ : std_logic;
SIGNAL \HD~326_q\ : std_logic;
SIGNAL \HD~3588_combout\ : std_logic;
SIGNAL \HD~1862_q\ : std_logic;
SIGNAL \HD~3589_combout\ : std_logic;
SIGNAL \HD~1286feeder_combout\ : std_logic;
SIGNAL \HD~1286_q\ : std_logic;
SIGNAL \HD~1798_q\ : std_logic;
SIGNAL \HD~774_q\ : std_logic;
SIGNAL \HD~262_q\ : std_logic;
SIGNAL \HD~3590_combout\ : std_logic;
SIGNAL \HD~3591_combout\ : std_logic;
SIGNAL \HD~3592_combout\ : std_logic;
SIGNAL \HD~3595_combout\ : std_logic;
SIGNAL \HD~3606_combout\ : std_logic;
SIGNAL \HD~998feeder_combout\ : std_logic;
SIGNAL \HD~998_q\ : std_logic;
SIGNAL \HD~2022_q\ : std_logic;
SIGNAL \HD~486_q\ : std_logic;
SIGNAL \HD~1510feeder_combout\ : std_logic;
SIGNAL \HD~1510_q\ : std_logic;
SIGNAL \HD~3614_combout\ : std_logic;
SIGNAL \HD~3615_combout\ : std_logic;
SIGNAL \HD~1318feeder_combout\ : std_logic;
SIGNAL \HD~1318_q\ : std_logic;
SIGNAL \HD~1830_q\ : std_logic;
SIGNAL \HD~294_q\ : std_logic;
SIGNAL \HD~806_q\ : std_logic;
SIGNAL \HD~3611_combout\ : std_logic;
SIGNAL \HD~3612_combout\ : std_logic;
SIGNAL \HD~934_q\ : std_logic;
SIGNAL \HD~422_q\ : std_logic;
SIGNAL \HD~3609_combout\ : std_logic;
SIGNAL \HD~1958_q\ : std_logic;
SIGNAL \HD~1446feeder_combout\ : std_logic;
SIGNAL \HD~1446_q\ : std_logic;
SIGNAL \HD~3610_combout\ : std_logic;
SIGNAL \HD~3613_combout\ : std_logic;
SIGNAL \HD~1382feeder_combout\ : std_logic;
SIGNAL \HD~1382_q\ : std_logic;
SIGNAL \HD~358_q\ : std_logic;
SIGNAL \HD~3607_combout\ : std_logic;
SIGNAL \HD~1894_q\ : std_logic;
SIGNAL \HD~870feeder_combout\ : std_logic;
SIGNAL \HD~870_q\ : std_logic;
SIGNAL \HD~3608_combout\ : std_logic;
SIGNAL \HD~3616_combout\ : std_logic;
SIGNAL \HD~614feeder_combout\ : std_logic;
SIGNAL \HD~614_q\ : std_logic;
SIGNAL \HD~1638_q\ : std_logic;
SIGNAL \HD~102_q\ : std_logic;
SIGNAL \HD~1126feeder_combout\ : std_logic;
SIGNAL \HD~1126_q\ : std_logic;
SIGNAL \HD~3576_combout\ : std_logic;
SIGNAL \HD~3577_combout\ : std_logic;
SIGNAL \HD~742_q\ : std_logic;
SIGNAL \HD~1766_q\ : std_logic;
SIGNAL \HD~230_q\ : std_logic;
SIGNAL \HD~1254_q\ : std_logic;
SIGNAL \HD~3583_combout\ : std_logic;
SIGNAL \HD~3584_combout\ : std_logic;
SIGNAL \HD~166_q\ : std_logic;
SIGNAL \HD~678_q\ : std_logic;
SIGNAL \HD~3578_combout\ : std_logic;
SIGNAL \HD~1702_q\ : std_logic;
SIGNAL \HD~1190_q\ : std_logic;
SIGNAL \HD~3579_combout\ : std_logic;
SIGNAL \HD~1062_q\ : std_logic;
SIGNAL \HD~1574_q\ : std_logic;
SIGNAL \HD~38_q\ : std_logic;
SIGNAL \HD~550_q\ : std_logic;
SIGNAL \HD~3580_combout\ : std_logic;
SIGNAL \HD~3581_combout\ : std_logic;
SIGNAL \HD~3582_combout\ : std_logic;
SIGNAL \HD~3585_combout\ : std_logic;
SIGNAL \HD~3617_combout\ : std_logic;
SIGNAL \HD~3078_q\ : std_logic;
SIGNAL \HD~3110_q\ : std_logic;
SIGNAL \HD~3618_combout\ : std_logic;
SIGNAL \HD~2662_q\ : std_logic;
SIGNAL \HD~2790_q\ : std_logic;
SIGNAL \HD~2598_q\ : std_logic;
SIGNAL \HD~2726_q\ : std_logic;
SIGNAL \HD~3619_combout\ : std_logic;
SIGNAL \HD~3620_combout\ : std_logic;
SIGNAL \HD~2854_q\ : std_logic;
SIGNAL \HD~2982feeder_combout\ : std_logic;
SIGNAL \HD~2982_q\ : std_logic;
SIGNAL \HD~3626_combout\ : std_logic;
SIGNAL \HD~3046_q\ : std_logic;
SIGNAL \HD~2918_q\ : std_logic;
SIGNAL \HD~3627_combout\ : std_logic;
SIGNAL \HD~2886_q\ : std_logic;
SIGNAL \HD~2822_q\ : std_logic;
SIGNAL \HD~3621_combout\ : std_logic;
SIGNAL \HD~3014_q\ : std_logic;
SIGNAL \HD~2950_q\ : std_logic;
SIGNAL \HD~3622_combout\ : std_logic;
SIGNAL \HD~2694_q\ : std_logic;
SIGNAL \HD~2758_q\ : std_logic;
SIGNAL \HD~2566_q\ : std_logic;
SIGNAL \HD~2630feeder_combout\ : std_logic;
SIGNAL \HD~2630_q\ : std_logic;
SIGNAL \HD~3623_combout\ : std_logic;
SIGNAL \HD~3624_combout\ : std_logic;
SIGNAL \HD~3625_combout\ : std_logic;
SIGNAL \HD~3628_combout\ : std_logic;
SIGNAL \HD~2086_q\ : std_logic;
SIGNAL \HD~2214_q\ : std_logic;
SIGNAL \HD~3631_combout\ : std_logic;
SIGNAL \HD~2278_q\ : std_logic;
SIGNAL \HD~2150_q\ : std_logic;
SIGNAL \HD~3632_combout\ : std_logic;
SIGNAL \HD~2054_q\ : std_logic;
SIGNAL \HD~2118_q\ : std_logic;
SIGNAL \HD~3633_combout\ : std_logic;
SIGNAL \HD~2246_q\ : std_logic;
SIGNAL \HD~2182_q\ : std_logic;
SIGNAL \HD~3634_combout\ : std_logic;
SIGNAL \HD~3635_combout\ : std_logic;
SIGNAL \HD~2406_q\ : std_logic;
SIGNAL \HD~2470feeder_combout\ : std_logic;
SIGNAL \HD~2470_q\ : std_logic;
SIGNAL \HD~2342_q\ : std_logic;
SIGNAL \HD~3636_combout\ : std_logic;
SIGNAL \HD~2534_q\ : std_logic;
SIGNAL \HD~3637_combout\ : std_logic;
SIGNAL \HD~2310_q\ : std_logic;
SIGNAL \HD~2374_q\ : std_logic;
SIGNAL \HD~3629_combout\ : std_logic;
SIGNAL \HD~2502_q\ : std_logic;
SIGNAL \HD~2438_q\ : std_logic;
SIGNAL \HD~3630_combout\ : std_logic;
SIGNAL \HD~3638_combout\ : std_logic;
SIGNAL \HD~3639_combout\ : std_logic;
SIGNAL \HD~3640_combout\ : std_logic;
SIGNAL \data_write[7]~input_o\ : std_logic;
SIGNAL \HD~2407_q\ : std_logic;
SIGNAL \HD~2535_q\ : std_logic;
SIGNAL \HD~2343_q\ : std_logic;
SIGNAL \HD~2471_q\ : std_logic;
SIGNAL \HD~3701_combout\ : std_logic;
SIGNAL \HD~3702_combout\ : std_logic;
SIGNAL \HD~2439_q\ : std_logic;
SIGNAL \HD~2503_q\ : std_logic;
SIGNAL \HD~2311_q\ : std_logic;
SIGNAL \HD~2375_q\ : std_logic;
SIGNAL \HD~3694_combout\ : std_logic;
SIGNAL \HD~3695_combout\ : std_logic;
SIGNAL \HD~2215feeder_combout\ : std_logic;
SIGNAL \HD~2215_q\ : std_logic;
SIGNAL \HD~2087_q\ : std_logic;
SIGNAL \HD~3696_combout\ : std_logic;
SIGNAL \HD~2279_q\ : std_logic;
SIGNAL \HD~2151_q\ : std_logic;
SIGNAL \HD~3697_combout\ : std_logic;
SIGNAL \HD~2119feeder_combout\ : std_logic;
SIGNAL \HD~2119_q\ : std_logic;
SIGNAL \HD~2055_q\ : std_logic;
SIGNAL \HD~3698_combout\ : std_logic;
SIGNAL \HD~2183_q\ : std_logic;
SIGNAL \HD~2247_q\ : std_logic;
SIGNAL \HD~3699_combout\ : std_logic;
SIGNAL \HD~3700_combout\ : std_logic;
SIGNAL \HD~3703_combout\ : std_logic;
SIGNAL \HD~2663_q\ : std_logic;
SIGNAL \HD~2791_q\ : std_logic;
SIGNAL \HD~2599_q\ : std_logic;
SIGNAL \HD~2727_q\ : std_logic;
SIGNAL \HD~3684_combout\ : std_logic;
SIGNAL \HD~3685_combout\ : std_logic;
SIGNAL \HD~2855_q\ : std_logic;
SIGNAL \HD~2983_q\ : std_logic;
SIGNAL \HD~3691_combout\ : std_logic;
SIGNAL \HD~3047_q\ : std_logic;
SIGNAL \HD~2919_q\ : std_logic;
SIGNAL \HD~3692_combout\ : std_logic;
SIGNAL \HD~2951_q\ : std_logic;
SIGNAL \HD~3015_q\ : std_logic;
SIGNAL \HD~2887feeder_combout\ : std_logic;
SIGNAL \HD~2887_q\ : std_logic;
SIGNAL \HD~2823_q\ : std_logic;
SIGNAL \HD~3686_combout\ : std_logic;
SIGNAL \HD~3687_combout\ : std_logic;
SIGNAL \HD~2567_q\ : std_logic;
SIGNAL \HD~2631_q\ : std_logic;
SIGNAL \HD~3688_combout\ : std_logic;
SIGNAL \HD~2759_q\ : std_logic;
SIGNAL \HD~2695_q\ : std_logic;
SIGNAL \HD~3689_combout\ : std_logic;
SIGNAL \HD~3690_combout\ : std_logic;
SIGNAL \HD~3693_combout\ : std_logic;
SIGNAL \HD~3704_combout\ : std_logic;
SIGNAL \HD~679_q\ : std_logic;
SIGNAL \HD~1703_q\ : std_logic;
SIGNAL \HD~167_q\ : std_logic;
SIGNAL \HD~1191_q\ : std_logic;
SIGNAL \HD~3641_combout\ : std_logic;
SIGNAL \HD~3642_combout\ : std_logic;
SIGNAL \HD~1447feeder_combout\ : std_logic;
SIGNAL \HD~1447_q\ : std_logic;
SIGNAL \HD~423_q\ : std_logic;
SIGNAL \HD~3648_combout\ : std_logic;
SIGNAL \HD~1959_q\ : std_logic;
SIGNAL \HD~935feeder_combout\ : std_logic;
SIGNAL \HD~935_q\ : std_logic;
SIGNAL \HD~3649_combout\ : std_logic;
SIGNAL \HD~1159_q\ : std_logic;
SIGNAL \HD~1671_q\ : std_logic;
SIGNAL \HD~135_q\ : std_logic;
SIGNAL \HD~647_q\ : std_logic;
SIGNAL \HD~3645_combout\ : std_logic;
SIGNAL \HD~3646_combout\ : std_logic;
SIGNAL \HD~391_q\ : std_logic;
SIGNAL \HD~903feeder_combout\ : std_logic;
SIGNAL \HD~903_q\ : std_logic;
SIGNAL \HD~3643_combout\ : std_logic;
SIGNAL \HD~1415feeder_combout\ : std_logic;
SIGNAL \HD~1415_q\ : std_logic;
SIGNAL \HD~1927_q\ : std_logic;
SIGNAL \HD~3644_combout\ : std_logic;
SIGNAL \HD~3647_combout\ : std_logic;
SIGNAL \HD~3650_combout\ : std_logic;
SIGNAL \HD~1479feeder_combout\ : std_logic;
SIGNAL \HD~1479_q\ : std_logic;
SIGNAL \HD~1991_q\ : std_logic;
SIGNAL \HD~455_q\ : std_logic;
SIGNAL \HD~967feeder_combout\ : std_logic;
SIGNAL \HD~967_q\ : std_logic;
SIGNAL \HD~3674_combout\ : std_logic;
SIGNAL \HD~3675_combout\ : std_logic;
SIGNAL \HD~1223_q\ : std_logic;
SIGNAL \HD~1735_q\ : std_logic;
SIGNAL \HD~199_q\ : std_logic;
SIGNAL \HD~711feeder_combout\ : std_logic;
SIGNAL \HD~711_q\ : std_logic;
SIGNAL \HD~3676_combout\ : std_logic;
SIGNAL \HD~3677_combout\ : std_logic;
SIGNAL \HD~3678_combout\ : std_logic;
SIGNAL \HD~999feeder_combout\ : std_logic;
SIGNAL \HD~999_q\ : std_logic;
SIGNAL \HD~2023_q\ : std_logic;
SIGNAL \HD~487_q\ : std_logic;
SIGNAL \HD~1511feeder_combout\ : std_logic;
SIGNAL \HD~1511_q\ : std_logic;
SIGNAL \HD~3679_combout\ : std_logic;
SIGNAL \HD~3680_combout\ : std_logic;
SIGNAL \HD~743feeder_combout\ : std_logic;
SIGNAL \HD~743_q\ : std_logic;
SIGNAL \HD~1767_q\ : std_logic;
SIGNAL \HD~1255feeder_combout\ : std_logic;
SIGNAL \HD~1255_q\ : std_logic;
SIGNAL \HD~231_q\ : std_logic;
SIGNAL \HD~3672_combout\ : std_logic;
SIGNAL \HD~3673_combout\ : std_logic;
SIGNAL \HD~3681_combout\ : std_logic;
SIGNAL \HD~1287_q\ : std_logic;
SIGNAL \HD~1799_q\ : std_logic;
SIGNAL \HD~775_q\ : std_logic;
SIGNAL \HD~263_q\ : std_logic;
SIGNAL \HD~3661_combout\ : std_logic;
SIGNAL \HD~3662_combout\ : std_logic;
SIGNAL \HD~807feeder_combout\ : std_logic;
SIGNAL \HD~807_q\ : std_logic;
SIGNAL \HD~295_q\ : std_logic;
SIGNAL \HD~1319feeder_combout\ : std_logic;
SIGNAL \HD~1319_q\ : std_logic;
SIGNAL \HD~3668_combout\ : std_logic;
SIGNAL \HD~1831_q\ : std_logic;
SIGNAL \HD~3669_combout\ : std_logic;
SIGNAL \HD~39_q\ : std_logic;
SIGNAL \HD~1063_q\ : std_logic;
SIGNAL \HD~3663_combout\ : std_logic;
SIGNAL \HD~1575_q\ : std_logic;
SIGNAL \HD~551_q\ : std_logic;
SIGNAL \HD~3664_combout\ : std_logic;
SIGNAL \HD~7_q\ : std_logic;
SIGNAL \HD~519feeder_combout\ : std_logic;
SIGNAL \HD~519_q\ : std_logic;
SIGNAL \HD~3665_combout\ : std_logic;
SIGNAL \HD~1543_q\ : std_logic;
SIGNAL \HD~1031feeder_combout\ : std_logic;
SIGNAL \HD~1031_q\ : std_logic;
SIGNAL \HD~3666_combout\ : std_logic;
SIGNAL \HD~3667_combout\ : std_logic;
SIGNAL \HD~3670_combout\ : std_logic;
SIGNAL \HD~615_q\ : std_logic;
SIGNAL \HD~1639_q\ : std_logic;
SIGNAL \HD~103_q\ : std_logic;
SIGNAL \HD~1127_q\ : std_logic;
SIGNAL \HD~3653_combout\ : std_logic;
SIGNAL \HD~3654_combout\ : std_logic;
SIGNAL \HD~1095_q\ : std_logic;
SIGNAL \HD~1607_q\ : std_logic;
SIGNAL \HD~71_q\ : std_logic;
SIGNAL \HD~583_q\ : std_logic;
SIGNAL \HD~3655_combout\ : std_logic;
SIGNAL \HD~3656_combout\ : std_logic;
SIGNAL \HD~3657_combout\ : std_logic;
SIGNAL \HD~1383_q\ : std_logic;
SIGNAL \HD~359_q\ : std_logic;
SIGNAL \HD~3658_combout\ : std_logic;
SIGNAL \HD~871_q\ : std_logic;
SIGNAL \HD~1895_q\ : std_logic;
SIGNAL \HD~3659_combout\ : std_logic;
SIGNAL \HD~327_q\ : std_logic;
SIGNAL \HD~839_q\ : std_logic;
SIGNAL \HD~3651_combout\ : std_logic;
SIGNAL \HD~1863_q\ : std_logic;
SIGNAL \HD~1351_q\ : std_logic;
SIGNAL \HD~3652_combout\ : std_logic;
SIGNAL \HD~3660_combout\ : std_logic;
SIGNAL \HD~3671_combout\ : std_logic;
SIGNAL \HD~3682_combout\ : std_logic;
SIGNAL \HD~3079_q\ : std_logic;
SIGNAL \HD~3111_q\ : std_logic;
SIGNAL \HD~3683_combout\ : std_logic;
SIGNAL \HD~3705_combout\ : std_logic;
SIGNAL \data_write[8]~input_o\ : std_logic;
SIGNAL \HD~3080_q\ : std_logic;
SIGNAL \HD~3112_q\ : std_logic;
SIGNAL \HD~3748_combout\ : std_logic;
SIGNAL \HD~2600_q\ : std_logic;
SIGNAL \HD~2728feeder_combout\ : std_logic;
SIGNAL \HD~2728_q\ : std_logic;
SIGNAL \HD~3749_combout\ : std_logic;
SIGNAL \HD~2792_q\ : std_logic;
SIGNAL \HD~2664feeder_combout\ : std_logic;
SIGNAL \HD~2664_q\ : std_logic;
SIGNAL \HD~3750_combout\ : std_logic;
SIGNAL \HD~2696_q\ : std_logic;
SIGNAL \HD~2760_q\ : std_logic;
SIGNAL \HD~2568_q\ : std_logic;
SIGNAL \HD~2632feeder_combout\ : std_logic;
SIGNAL \HD~2632_q\ : std_logic;
SIGNAL \HD~3753_combout\ : std_logic;
SIGNAL \HD~3754_combout\ : std_logic;
SIGNAL \HD~2952feeder_combout\ : std_logic;
SIGNAL \HD~2952_q\ : std_logic;
SIGNAL \HD~3016_q\ : std_logic;
SIGNAL \HD~2824_q\ : std_logic;
SIGNAL \HD~2888_q\ : std_logic;
SIGNAL \HD~3751_combout\ : std_logic;
SIGNAL \HD~3752_combout\ : std_logic;
SIGNAL \HD~3755_combout\ : std_logic;
SIGNAL \HD~2984feeder_combout\ : std_logic;
SIGNAL \HD~2984_q\ : std_logic;
SIGNAL \HD~2856_q\ : std_logic;
SIGNAL \HD~3756_combout\ : std_logic;
SIGNAL \HD~3048_q\ : std_logic;
SIGNAL \HD~2920feeder_combout\ : std_logic;
SIGNAL \HD~2920_q\ : std_logic;
SIGNAL \HD~3757_combout\ : std_logic;
SIGNAL \HD~3758_combout\ : std_logic;
SIGNAL \HD~2312_q\ : std_logic;
SIGNAL \HD~2376feeder_combout\ : std_logic;
SIGNAL \HD~2376_q\ : std_logic;
SIGNAL \HD~3759_combout\ : std_logic;
SIGNAL \HD~2440_q\ : std_logic;
SIGNAL \HD~2504_q\ : std_logic;
SIGNAL \HD~3760_combout\ : std_logic;
SIGNAL \HD~2472_q\ : std_logic;
SIGNAL \HD~2344_q\ : std_logic;
SIGNAL \HD~3766_combout\ : std_logic;
SIGNAL \HD~2408_q\ : std_logic;
SIGNAL \HD~2536_q\ : std_logic;
SIGNAL \HD~3767_combout\ : std_logic;
SIGNAL \HD~2152_q\ : std_logic;
SIGNAL \HD~2280_q\ : std_logic;
SIGNAL \HD~2216_q\ : std_logic;
SIGNAL \HD~2088_q\ : std_logic;
SIGNAL \HD~3761_combout\ : std_logic;
SIGNAL \HD~3762_combout\ : std_logic;
SIGNAL \HD~2056_q\ : std_logic;
SIGNAL \HD~2120_q\ : std_logic;
SIGNAL \HD~3763_combout\ : std_logic;
SIGNAL \HD~2184_q\ : std_logic;
SIGNAL \HD~2248_q\ : std_logic;
SIGNAL \HD~3764_combout\ : std_logic;
SIGNAL \HD~3765_combout\ : std_logic;
SIGNAL \HD~3768_combout\ : std_logic;
SIGNAL \HD~3769_combout\ : std_logic;
SIGNAL \HD~1416feeder_combout\ : std_logic;
SIGNAL \HD~1416_q\ : std_logic;
SIGNAL \HD~1928_q\ : std_logic;
SIGNAL \HD~392_q\ : std_logic;
SIGNAL \HD~904feeder_combout\ : std_logic;
SIGNAL \HD~904_q\ : std_logic;
SIGNAL \HD~3706_combout\ : std_logic;
SIGNAL \HD~3707_combout\ : std_logic;
SIGNAL \HD~456_q\ : std_logic;
SIGNAL \HD~1480_q\ : std_logic;
SIGNAL \HD~3713_combout\ : std_logic;
SIGNAL \HD~1992_q\ : std_logic;
SIGNAL \HD~968feeder_combout\ : std_logic;
SIGNAL \HD~968_q\ : std_logic;
SIGNAL \HD~3714_combout\ : std_logic;
SIGNAL \HD~328_q\ : std_logic;
SIGNAL \HD~1352feeder_combout\ : std_logic;
SIGNAL \HD~1352_q\ : std_logic;
SIGNAL \HD~3708_combout\ : std_logic;
SIGNAL \HD~1864_q\ : std_logic;
SIGNAL \HD~840feeder_combout\ : std_logic;
SIGNAL \HD~840_q\ : std_logic;
SIGNAL \HD~3709_combout\ : std_logic;
SIGNAL \HD~1288feeder_combout\ : std_logic;
SIGNAL \HD~1288_q\ : std_logic;
SIGNAL \HD~1800_q\ : std_logic;
SIGNAL \HD~264_q\ : std_logic;
SIGNAL \HD~776feeder_combout\ : std_logic;
SIGNAL \HD~776_q\ : std_logic;
SIGNAL \HD~3710_combout\ : std_logic;
SIGNAL \HD~3711_combout\ : std_logic;
SIGNAL \HD~3712_combout\ : std_logic;
SIGNAL \HD~3715_combout\ : std_logic;
SIGNAL \HD~1000feeder_combout\ : std_logic;
SIGNAL \HD~1000_q\ : std_logic;
SIGNAL \HD~2024_q\ : std_logic;
SIGNAL \HD~488_q\ : std_logic;
SIGNAL \HD~1512feeder_combout\ : std_logic;
SIGNAL \HD~1512_q\ : std_logic;
SIGNAL \HD~3744_combout\ : std_logic;
SIGNAL \HD~3745_combout\ : std_logic;
SIGNAL \HD~1384feeder_combout\ : std_logic;
SIGNAL \HD~1384_q\ : std_logic;
SIGNAL \HD~360_q\ : std_logic;
SIGNAL \HD~3737_combout\ : std_logic;
SIGNAL \HD~1896_q\ : std_logic;
SIGNAL \HD~872feeder_combout\ : std_logic;
SIGNAL \HD~872_q\ : std_logic;
SIGNAL \HD~3738_combout\ : std_logic;
SIGNAL \HD~1320_q\ : std_logic;
SIGNAL \HD~296_q\ : std_logic;
SIGNAL \HD~808_q\ : std_logic;
SIGNAL \HD~3741_combout\ : std_logic;
SIGNAL \HD~1832_q\ : std_logic;
SIGNAL \HD~3742_combout\ : std_logic;
SIGNAL \HD~936feeder_combout\ : std_logic;
SIGNAL \HD~936_q\ : std_logic;
SIGNAL \HD~424_q\ : std_logic;
SIGNAL \HD~3739_combout\ : std_logic;
SIGNAL \HD~1960_q\ : std_logic;
SIGNAL \HD~1448feeder_combout\ : std_logic;
SIGNAL \HD~1448_q\ : std_logic;
SIGNAL \HD~3740_combout\ : std_logic;
SIGNAL \HD~3743_combout\ : std_logic;
SIGNAL \HD~3746_combout\ : std_logic;
SIGNAL \HD~616_q\ : std_logic;
SIGNAL \HD~1640_q\ : std_logic;
SIGNAL \HD~104_q\ : std_logic;
SIGNAL \HD~1128_q\ : std_logic;
SIGNAL \HD~3716_combout\ : std_logic;
SIGNAL \HD~3717_combout\ : std_logic;
SIGNAL \HD~744feeder_combout\ : std_logic;
SIGNAL \HD~744_q\ : std_logic;
SIGNAL \HD~1768_q\ : std_logic;
SIGNAL \HD~232_q\ : std_logic;
SIGNAL \HD~1256feeder_combout\ : std_logic;
SIGNAL \HD~1256_q\ : std_logic;
SIGNAL \HD~3723_combout\ : std_logic;
SIGNAL \HD~3724_combout\ : std_logic;
SIGNAL \HD~680_q\ : std_logic;
SIGNAL \HD~168_q\ : std_logic;
SIGNAL \HD~3718_combout\ : std_logic;
SIGNAL \HD~1704_q\ : std_logic;
SIGNAL \HD~1192_q\ : std_logic;
SIGNAL \HD~3719_combout\ : std_logic;
SIGNAL \HD~40_q\ : std_logic;
SIGNAL \HD~552feeder_combout\ : std_logic;
SIGNAL \HD~552_q\ : std_logic;
SIGNAL \HD~3720_combout\ : std_logic;
SIGNAL \HD~1576_q\ : std_logic;
SIGNAL \HD~1064feeder_combout\ : std_logic;
SIGNAL \HD~1064_q\ : std_logic;
SIGNAL \HD~3721_combout\ : std_logic;
SIGNAL \HD~3722_combout\ : std_logic;
SIGNAL \HD~3725_combout\ : std_logic;
SIGNAL \HD~1160feeder_combout\ : std_logic;
SIGNAL \HD~1160_q\ : std_logic;
SIGNAL \HD~1672_q\ : std_logic;
SIGNAL \HD~136_q\ : std_logic;
SIGNAL \HD~648feeder_combout\ : std_logic;
SIGNAL \HD~648_q\ : std_logic;
SIGNAL \HD~3726_combout\ : std_logic;
SIGNAL \HD~3727_combout\ : std_logic;
SIGNAL \HD~1224_q\ : std_logic;
SIGNAL \HD~200_q\ : std_logic;
SIGNAL \HD~3733_combout\ : std_logic;
SIGNAL \HD~1736_q\ : std_logic;
SIGNAL \HD~712_q\ : std_logic;
SIGNAL \HD~3734_combout\ : std_logic;
SIGNAL \HD~584feeder_combout\ : std_logic;
SIGNAL \HD~584_q\ : std_logic;
SIGNAL \HD~1608_q\ : std_logic;
SIGNAL \HD~72_q\ : std_logic;
SIGNAL \HD~1096_q\ : std_logic;
SIGNAL \HD~3728_combout\ : std_logic;
SIGNAL \HD~3729_combout\ : std_logic;
SIGNAL \HD~1032_q\ : std_logic;
SIGNAL \HD~1544_q\ : std_logic;
SIGNAL \HD~8_q\ : std_logic;
SIGNAL \HD~520feeder_combout\ : std_logic;
SIGNAL \HD~520_q\ : std_logic;
SIGNAL \HD~3730_combout\ : std_logic;
SIGNAL \HD~3731_combout\ : std_logic;
SIGNAL \HD~3732_combout\ : std_logic;
SIGNAL \HD~3735_combout\ : std_logic;
SIGNAL \HD~3736_combout\ : std_logic;
SIGNAL \HD~3747_combout\ : std_logic;
SIGNAL \HD~3770_combout\ : std_logic;
SIGNAL \data_write[9]~input_o\ : std_logic;
SIGNAL \HD~2569_q\ : std_logic;
SIGNAL \HD~2633_q\ : std_logic;
SIGNAL \HD~3818_combout\ : std_logic;
SIGNAL \HD~2761_q\ : std_logic;
SIGNAL \HD~2697feeder_combout\ : std_logic;
SIGNAL \HD~2697_q\ : std_logic;
SIGNAL \HD~3819_combout\ : std_logic;
SIGNAL \HD~2825_q\ : std_logic;
SIGNAL \HD~2889_q\ : std_logic;
SIGNAL \HD~3816_combout\ : std_logic;
SIGNAL \HD~2953_q\ : std_logic;
SIGNAL \HD~3017_q\ : std_logic;
SIGNAL \HD~3817_combout\ : std_logic;
SIGNAL \HD~3820_combout\ : std_logic;
SIGNAL \HD~2921_q\ : std_logic;
SIGNAL \HD~3049_q\ : std_logic;
SIGNAL \HD~2985feeder_combout\ : std_logic;
SIGNAL \HD~2985_q\ : std_logic;
SIGNAL \HD~2857_q\ : std_logic;
SIGNAL \HD~3821_combout\ : std_logic;
SIGNAL \HD~3822_combout\ : std_logic;
SIGNAL \HD~2665feeder_combout\ : std_logic;
SIGNAL \HD~2665_q\ : std_logic;
SIGNAL \HD~2793_q\ : std_logic;
SIGNAL \HD~2601_q\ : std_logic;
SIGNAL \HD~2729_q\ : std_logic;
SIGNAL \HD~3814_combout\ : std_logic;
SIGNAL \HD~3815_combout\ : std_logic;
SIGNAL \HD~3823_combout\ : std_logic;
SIGNAL \HD~2473_q\ : std_logic;
SIGNAL \HD~2345_q\ : std_logic;
SIGNAL \HD~3831_combout\ : std_logic;
SIGNAL \HD~2537_q\ : std_logic;
SIGNAL \HD~2409_q\ : std_logic;
SIGNAL \HD~3832_combout\ : std_logic;
SIGNAL \HD~2089_q\ : std_logic;
SIGNAL \HD~2217feeder_combout\ : std_logic;
SIGNAL \HD~2217_q\ : std_logic;
SIGNAL \HD~3826_combout\ : std_logic;
SIGNAL \HD~2281_q\ : std_logic;
SIGNAL \HD~2153_q\ : std_logic;
SIGNAL \HD~3827_combout\ : std_logic;
SIGNAL \HD~2057_q\ : std_logic;
SIGNAL \HD~2121_q\ : std_logic;
SIGNAL \HD~3828_combout\ : std_logic;
SIGNAL \HD~2249_q\ : std_logic;
SIGNAL \HD~2185_q\ : std_logic;
SIGNAL \HD~3829_combout\ : std_logic;
SIGNAL \HD~3830_combout\ : std_logic;
SIGNAL \HD~2377_q\ : std_logic;
SIGNAL \HD~2313_q\ : std_logic;
SIGNAL \HD~3824_combout\ : std_logic;
SIGNAL \HD~2505_q\ : std_logic;
SIGNAL \HD~2441_q\ : std_logic;
SIGNAL \HD~3825_combout\ : std_logic;
SIGNAL \HD~3833_combout\ : std_logic;
SIGNAL \HD~3834_combout\ : std_logic;
SIGNAL \HD~3081_q\ : std_logic;
SIGNAL \HD~3113_q\ : std_logic;
SIGNAL \HD~3813_combout\ : std_logic;
SIGNAL \HD~1161feeder_combout\ : std_logic;
SIGNAL \HD~1161_q\ : std_logic;
SIGNAL \HD~137_q\ : std_logic;
SIGNAL \HD~649feeder_combout\ : std_logic;
SIGNAL \HD~649_q\ : std_logic;
SIGNAL \HD~3785_combout\ : std_logic;
SIGNAL \HD~1673_q\ : std_logic;
SIGNAL \HD~3786_combout\ : std_logic;
SIGNAL \HD~1417_q\ : std_logic;
SIGNAL \HD~1929_q\ : std_logic;
SIGNAL \HD~905_q\ : std_logic;
SIGNAL \HD~393_q\ : std_logic;
SIGNAL \HD~3783_combout\ : std_logic;
SIGNAL \HD~3784_combout\ : std_logic;
SIGNAL \HD~3787_combout\ : std_logic;
SIGNAL \HD~937feeder_combout\ : std_logic;
SIGNAL \HD~937_q\ : std_logic;
SIGNAL \HD~1961_q\ : std_logic;
SIGNAL \HD~425_q\ : std_logic;
SIGNAL \HD~1449feeder_combout\ : std_logic;
SIGNAL \HD~1449_q\ : std_logic;
SIGNAL \HD~3788_combout\ : std_logic;
SIGNAL \HD~3789_combout\ : std_logic;
SIGNAL \HD~681_q\ : std_logic;
SIGNAL \HD~1705_q\ : std_logic;
SIGNAL \HD~169_q\ : std_logic;
SIGNAL \HD~1193feeder_combout\ : std_logic;
SIGNAL \HD~1193_q\ : std_logic;
SIGNAL \HD~3781_combout\ : std_logic;
SIGNAL \HD~3782_combout\ : std_logic;
SIGNAL \HD~3790_combout\ : std_logic;
SIGNAL \HD~777feeder_combout\ : std_logic;
SIGNAL \HD~777_q\ : std_logic;
SIGNAL \HD~265_q\ : std_logic;
SIGNAL \HD~3791_combout\ : std_logic;
SIGNAL \HD~1289_q\ : std_logic;
SIGNAL \HD~1801_q\ : std_logic;
SIGNAL \HD~3792_combout\ : std_logic;
SIGNAL \HD~1033_q\ : std_logic;
SIGNAL \HD~1545_q\ : std_logic;
SIGNAL \HD~9_q\ : std_logic;
SIGNAL \HD~521feeder_combout\ : std_logic;
SIGNAL \HD~521_q\ : std_logic;
SIGNAL \HD~3795_combout\ : std_logic;
SIGNAL \HD~3796_combout\ : std_logic;
SIGNAL \HD~41_q\ : std_logic;
SIGNAL \HD~1065_q\ : std_logic;
SIGNAL \HD~3793_combout\ : std_logic;
SIGNAL \HD~1577_q\ : std_logic;
SIGNAL \HD~553feeder_combout\ : std_logic;
SIGNAL \HD~553_q\ : std_logic;
SIGNAL \HD~3794_combout\ : std_logic;
SIGNAL \HD~3797_combout\ : std_logic;
SIGNAL \HD~297_q\ : std_logic;
SIGNAL \HD~1321feeder_combout\ : std_logic;
SIGNAL \HD~1321_q\ : std_logic;
SIGNAL \HD~3798_combout\ : std_logic;
SIGNAL \HD~1833_q\ : std_logic;
SIGNAL \HD~809_q\ : std_logic;
SIGNAL \HD~3799_combout\ : std_logic;
SIGNAL \HD~3800_combout\ : std_logic;
SIGNAL \HD~3801_combout\ : std_logic;
SIGNAL \HD~457_q\ : std_logic;
SIGNAL \HD~1481feeder_combout\ : std_logic;
SIGNAL \HD~1481_q\ : std_logic;
SIGNAL \HD~3802_combout\ : std_logic;
SIGNAL \HD~489_q\ : std_logic;
SIGNAL \HD~1513_q\ : std_logic;
SIGNAL \HD~3803_combout\ : std_logic;
SIGNAL \HD~745_q\ : std_logic;
SIGNAL \HD~1769_q\ : std_logic;
SIGNAL \HD~713_q\ : std_logic;
SIGNAL \HD~1737_q\ : std_logic;
SIGNAL \HD~3804_combout\ : std_logic;
SIGNAL \HD~3805_combout\ : std_logic;
SIGNAL \HD~201_q\ : std_logic;
SIGNAL \HD~1225feeder_combout\ : std_logic;
SIGNAL \HD~1225_q\ : std_logic;
SIGNAL \HD~3806_combout\ : std_logic;
SIGNAL \HD~1257_q\ : std_logic;
SIGNAL \HD~233feeder_combout\ : std_logic;
SIGNAL \HD~233_q\ : std_logic;
SIGNAL \HD~3807_combout\ : std_logic;
SIGNAL \HD~3808_combout\ : std_logic;
SIGNAL \HD~1001_q\ : std_logic;
SIGNAL \HD~2025_q\ : std_logic;
SIGNAL \HD~969_q\ : std_logic;
SIGNAL \HD~1993_q\ : std_logic;
SIGNAL \HD~3809_combout\ : std_logic;
SIGNAL \HD~3810_combout\ : std_logic;
SIGNAL \HD~3811_combout\ : std_logic;
SIGNAL \HD~1353feeder_combout\ : std_logic;
SIGNAL \HD~1353_q\ : std_logic;
SIGNAL \HD~1865_q\ : std_logic;
SIGNAL \HD~841_q\ : std_logic;
SIGNAL \HD~329_q\ : std_logic;
SIGNAL \HD~3771_combout\ : std_logic;
SIGNAL \HD~3772_combout\ : std_logic;
SIGNAL \HD~585_q\ : std_logic;
SIGNAL \HD~73_q\ : std_logic;
SIGNAL \HD~3775_combout\ : std_logic;
SIGNAL \HD~1609_q\ : std_logic;
SIGNAL \HD~1097_q\ : std_logic;
SIGNAL \HD~3776_combout\ : std_logic;
SIGNAL \HD~617_q\ : std_logic;
SIGNAL \HD~1641_q\ : std_logic;
SIGNAL \HD~105_q\ : std_logic;
SIGNAL \HD~1129feeder_combout\ : std_logic;
SIGNAL \HD~1129_q\ : std_logic;
SIGNAL \HD~3773_combout\ : std_logic;
SIGNAL \HD~3774_combout\ : std_logic;
SIGNAL \HD~3777_combout\ : std_logic;
SIGNAL \HD~1385_q\ : std_logic;
SIGNAL \HD~361_q\ : std_logic;
SIGNAL \HD~3778_combout\ : std_logic;
SIGNAL \HD~1897_q\ : std_logic;
SIGNAL \HD~873_q\ : std_logic;
SIGNAL \HD~3779_combout\ : std_logic;
SIGNAL \HD~3780_combout\ : std_logic;
SIGNAL \HD~3812_combout\ : std_logic;
SIGNAL \HD~3835_combout\ : std_logic;
SIGNAL \data_write[10]~input_o\ : std_logic;
SIGNAL \HD~3114_q\ : std_logic;
SIGNAL \HD~3082_q\ : std_logic;
SIGNAL \HD~3878_combout\ : std_logic;
SIGNAL \HD~2474_q\ : std_logic;
SIGNAL \HD~2346_q\ : std_logic;
SIGNAL \HD~3896_combout\ : std_logic;
SIGNAL \HD~2538_q\ : std_logic;
SIGNAL \HD~2410feeder_combout\ : std_logic;
SIGNAL \HD~2410_q\ : std_logic;
SIGNAL \HD~3897_combout\ : std_logic;
SIGNAL \HD~2122_q\ : std_logic;
SIGNAL \HD~2058_q\ : std_logic;
SIGNAL \HD~3893_combout\ : std_logic;
SIGNAL \HD~2250_q\ : std_logic;
SIGNAL \HD~2186_q\ : std_logic;
SIGNAL \HD~3894_combout\ : std_logic;
SIGNAL \HD~2154_q\ : std_logic;
SIGNAL \HD~2282_q\ : std_logic;
SIGNAL \HD~2090_q\ : std_logic;
SIGNAL \HD~2218_q\ : std_logic;
SIGNAL \HD~3891_combout\ : std_logic;
SIGNAL \HD~3892_combout\ : std_logic;
SIGNAL \HD~3895_combout\ : std_logic;
SIGNAL \HD~2378feeder_combout\ : std_logic;
SIGNAL \HD~2378_q\ : std_logic;
SIGNAL \HD~2314_q\ : std_logic;
SIGNAL \HD~3889_combout\ : std_logic;
SIGNAL \HD~2506_q\ : std_logic;
SIGNAL \HD~2442_q\ : std_logic;
SIGNAL \HD~3890_combout\ : std_logic;
SIGNAL \HD~3898_combout\ : std_logic;
SIGNAL \HD~2602_q\ : std_logic;
SIGNAL \HD~2730feeder_combout\ : std_logic;
SIGNAL \HD~2730_q\ : std_logic;
SIGNAL \HD~3879_combout\ : std_logic;
SIGNAL \HD~2794_q\ : std_logic;
SIGNAL \HD~2666_q\ : std_logic;
SIGNAL \HD~3880_combout\ : std_logic;
SIGNAL \HD~2634_q\ : std_logic;
SIGNAL \HD~2570_q\ : std_logic;
SIGNAL \HD~3883_combout\ : std_logic;
SIGNAL \HD~2762_q\ : std_logic;
SIGNAL \HD~2698feeder_combout\ : std_logic;
SIGNAL \HD~2698_q\ : std_logic;
SIGNAL \HD~3884_combout\ : std_logic;
SIGNAL \HD~2826_q\ : std_logic;
SIGNAL \HD~2890_q\ : std_logic;
SIGNAL \HD~3881_combout\ : std_logic;
SIGNAL \HD~3018_q\ : std_logic;
SIGNAL \HD~2954_q\ : std_logic;
SIGNAL \HD~3882_combout\ : std_logic;
SIGNAL \HD~3885_combout\ : std_logic;
SIGNAL \HD~2858_q\ : std_logic;
SIGNAL \HD~2986_q\ : std_logic;
SIGNAL \HD~3886_combout\ : std_logic;
SIGNAL \HD~3050_q\ : std_logic;
SIGNAL \HD~2922_q\ : std_logic;
SIGNAL \HD~3887_combout\ : std_logic;
SIGNAL \HD~3888_combout\ : std_logic;
SIGNAL \HD~3899_combout\ : std_logic;
SIGNAL \HD~106_q\ : std_logic;
SIGNAL \HD~234feeder_combout\ : std_logic;
SIGNAL \HD~234_q\ : std_logic;
SIGNAL \HD~3838_combout\ : std_logic;
SIGNAL \HD~1258_q\ : std_logic;
SIGNAL \HD~1130_q\ : std_logic;
SIGNAL \HD~3839_combout\ : std_logic;
SIGNAL \HD~170feeder_combout\ : std_logic;
SIGNAL \HD~170_q\ : std_logic;
SIGNAL \HD~42_q\ : std_logic;
SIGNAL \HD~3840_combout\ : std_logic;
SIGNAL \HD~1066_q\ : std_logic;
SIGNAL \HD~1194_q\ : std_logic;
SIGNAL \HD~3841_combout\ : std_logic;
SIGNAL \HD~3842_combout\ : std_logic;
SIGNAL \HD~618_q\ : std_logic;
SIGNAL \HD~746_q\ : std_logic;
SIGNAL \HD~3843_combout\ : std_logic;
SIGNAL \HD~1642_q\ : std_logic;
SIGNAL \HD~1770_q\ : std_logic;
SIGNAL \HD~3844_combout\ : std_logic;
SIGNAL \HD~1578_q\ : std_logic;
SIGNAL \HD~1706_q\ : std_logic;
SIGNAL \HD~554_q\ : std_logic;
SIGNAL \HD~682feeder_combout\ : std_logic;
SIGNAL \HD~682_q\ : std_logic;
SIGNAL \HD~3836_combout\ : std_logic;
SIGNAL \HD~3837_combout\ : std_logic;
SIGNAL \HD~3845_combout\ : std_logic;
SIGNAL \HD~1546_q\ : std_logic;
SIGNAL \HD~1610_q\ : std_logic;
SIGNAL \HD~586feeder_combout\ : std_logic;
SIGNAL \HD~586_q\ : std_logic;
SIGNAL \HD~522_q\ : std_logic;
SIGNAL \HD~3856_combout\ : std_logic;
SIGNAL \HD~3857_combout\ : std_logic;
SIGNAL \HD~714feeder_combout\ : std_logic;
SIGNAL \HD~714_q\ : std_logic;
SIGNAL \HD~650_q\ : std_logic;
SIGNAL \HD~3863_combout\ : std_logic;
SIGNAL \HD~1738_q\ : std_logic;
SIGNAL \HD~1674_q\ : std_logic;
SIGNAL \HD~3864_combout\ : std_logic;
SIGNAL \HD~10_q\ : std_logic;
SIGNAL \HD~74_q\ : std_logic;
SIGNAL \HD~3860_combout\ : std_logic;
SIGNAL \HD~1098_q\ : std_logic;
SIGNAL \HD~1034_q\ : std_logic;
SIGNAL \HD~3861_combout\ : std_logic;
SIGNAL \HD~1162feeder_combout\ : std_logic;
SIGNAL \HD~1162_q\ : std_logic;
SIGNAL \HD~1226_q\ : std_logic;
SIGNAL \HD~138_q\ : std_logic;
SIGNAL \HD~202_q\ : std_logic;
SIGNAL \HD~3858_combout\ : std_logic;
SIGNAL \HD~3859_combout\ : std_logic;
SIGNAL \HD~3862_combout\ : std_logic;
SIGNAL \HD~3865_combout\ : std_logic;
SIGNAL \HD~394_q\ : std_logic;
SIGNAL \HD~458_q\ : std_logic;
SIGNAL \HD~3848_combout\ : std_logic;
SIGNAL \HD~1482_q\ : std_logic;
SIGNAL \HD~1418feeder_combout\ : std_logic;
SIGNAL \HD~1418_q\ : std_logic;
SIGNAL \HD~3849_combout\ : std_logic;
SIGNAL \HD~1290_q\ : std_logic;
SIGNAL \HD~1354_q\ : std_logic;
SIGNAL \HD~266_q\ : std_logic;
SIGNAL \HD~330feeder_combout\ : std_logic;
SIGNAL \HD~330_q\ : std_logic;
SIGNAL \HD~3850_combout\ : std_logic;
SIGNAL \HD~3851_combout\ : std_logic;
SIGNAL \HD~3852_combout\ : std_logic;
SIGNAL \HD~970_q\ : std_logic;
SIGNAL \HD~906_q\ : std_logic;
SIGNAL \HD~3853_combout\ : std_logic;
SIGNAL \HD~1994_q\ : std_logic;
SIGNAL \HD~1930feeder_combout\ : std_logic;
SIGNAL \HD~1930_q\ : std_logic;
SIGNAL \HD~3854_combout\ : std_logic;
SIGNAL \HD~778_q\ : std_logic;
SIGNAL \HD~842_q\ : std_logic;
SIGNAL \HD~3846_combout\ : std_logic;
SIGNAL \HD~1866_q\ : std_logic;
SIGNAL \HD~1802feeder_combout\ : std_logic;
SIGNAL \HD~1802_q\ : std_logic;
SIGNAL \HD~3847_combout\ : std_logic;
SIGNAL \HD~3855_combout\ : std_logic;
SIGNAL \HD~3866_combout\ : std_logic;
SIGNAL \HD~810_q\ : std_logic;
SIGNAL \HD~938_q\ : std_logic;
SIGNAL \HD~3867_combout\ : std_logic;
SIGNAL \HD~1962_q\ : std_logic;
SIGNAL \HD~1834_q\ : std_logic;
SIGNAL \HD~3868_combout\ : std_logic;
SIGNAL \HD~1898feeder_combout\ : std_logic;
SIGNAL \HD~1898_q\ : std_logic;
SIGNAL \HD~2026_q\ : std_logic;
SIGNAL \HD~1002_q\ : std_logic;
SIGNAL \HD~874_q\ : std_logic;
SIGNAL \HD~3874_combout\ : std_logic;
SIGNAL \HD~3875_combout\ : std_logic;
SIGNAL \HD~426_q\ : std_logic;
SIGNAL \HD~298_q\ : std_logic;
SIGNAL \HD~3871_combout\ : std_logic;
SIGNAL \HD~1450_q\ : std_logic;
SIGNAL \HD~1322feeder_combout\ : std_logic;
SIGNAL \HD~1322_q\ : std_logic;
SIGNAL \HD~3872_combout\ : std_logic;
SIGNAL \HD~1386_q\ : std_logic;
SIGNAL \HD~1514_q\ : std_logic;
SIGNAL \HD~490feeder_combout\ : std_logic;
SIGNAL \HD~490_q\ : std_logic;
SIGNAL \HD~362_q\ : std_logic;
SIGNAL \HD~3869_combout\ : std_logic;
SIGNAL \HD~3870_combout\ : std_logic;
SIGNAL \HD~3873_combout\ : std_logic;
SIGNAL \HD~3876_combout\ : std_logic;
SIGNAL \HD~3877_combout\ : std_logic;
SIGNAL \HD~3900_combout\ : std_logic;
SIGNAL \data_write[11]~input_o\ : std_logic;
SIGNAL \HD~907_q\ : std_logic;
SIGNAL \HD~1931_q\ : std_logic;
SIGNAL \HD~3908_combout\ : std_logic;
SIGNAL \HD~1963_q\ : std_logic;
SIGNAL \HD~939_q\ : std_logic;
SIGNAL \HD~3909_combout\ : std_logic;
SIGNAL \HD~395_q\ : std_logic;
SIGNAL \HD~1419_q\ : std_logic;
SIGNAL \HD~3901_combout\ : std_logic;
SIGNAL \HD~1451_q\ : std_logic;
SIGNAL \HD~427_q\ : std_logic;
SIGNAL \HD~3902_combout\ : std_logic;
SIGNAL \HD~651_q\ : std_logic;
SIGNAL \HD~1675_q\ : std_logic;
SIGNAL \HD~3903_combout\ : std_logic;
SIGNAL \HD~1707_q\ : std_logic;
SIGNAL \HD~683feeder_combout\ : std_logic;
SIGNAL \HD~683_q\ : std_logic;
SIGNAL \HD~3904_combout\ : std_logic;
SIGNAL \HD~139_q\ : std_logic;
SIGNAL \HD~1163_q\ : std_logic;
SIGNAL \HD~3905_combout\ : std_logic;
SIGNAL \HD~171_q\ : std_logic;
SIGNAL \HD~1195_q\ : std_logic;
SIGNAL \HD~3906_combout\ : std_logic;
SIGNAL \HD~3907_combout\ : std_logic;
SIGNAL \HD~3910_combout\ : std_logic;
SIGNAL \HD~747feeder_combout\ : std_logic;
SIGNAL \HD~747_q\ : std_logic;
SIGNAL \HD~1771_q\ : std_logic;
SIGNAL \HD~715_q\ : std_logic;
SIGNAL \HD~1739_q\ : std_logic;
SIGNAL \HD~3932_combout\ : std_logic;
SIGNAL \HD~3933_combout\ : std_logic;
SIGNAL \HD~235feeder_combout\ : std_logic;
SIGNAL \HD~235_q\ : std_logic;
SIGNAL \HD~1259_q\ : std_logic;
SIGNAL \HD~203_q\ : std_logic;
SIGNAL \HD~1227_q\ : std_logic;
SIGNAL \HD~3936_combout\ : std_logic;
SIGNAL \HD~3937_combout\ : std_logic;
SIGNAL \HD~459_q\ : std_logic;
SIGNAL \HD~1483_q\ : std_logic;
SIGNAL \HD~3934_combout\ : std_logic;
SIGNAL \HD~491feeder_combout\ : std_logic;
SIGNAL \HD~491_q\ : std_logic;
SIGNAL \HD~1515_q\ : std_logic;
SIGNAL \HD~3935_combout\ : std_logic;
SIGNAL \HD~3938_combout\ : std_logic;
SIGNAL \HD~1003_q\ : std_logic;
SIGNAL \HD~1995_q\ : std_logic;
SIGNAL \HD~971_q\ : std_logic;
SIGNAL \HD~3939_combout\ : std_logic;
SIGNAL \HD~2027_q\ : std_logic;
SIGNAL \HD~3940_combout\ : std_logic;
SIGNAL \HD~3941_combout\ : std_logic;
SIGNAL \HD~1611_q\ : std_logic;
SIGNAL \HD~587_q\ : std_logic;
SIGNAL \HD~3911_combout\ : std_logic;
SIGNAL \HD~843_q\ : std_logic;
SIGNAL \HD~1867_q\ : std_logic;
SIGNAL \HD~3912_combout\ : std_logic;
SIGNAL \HD~619_q\ : std_logic;
SIGNAL \HD~1643_q\ : std_logic;
SIGNAL \HD~3918_combout\ : std_logic;
SIGNAL \HD~1899_q\ : std_logic;
SIGNAL \HD~875feeder_combout\ : std_logic;
SIGNAL \HD~875_q\ : std_logic;
SIGNAL \HD~3919_combout\ : std_logic;
SIGNAL \HD~107_q\ : std_logic;
SIGNAL \HD~1131_q\ : std_logic;
SIGNAL \HD~3913_combout\ : std_logic;
SIGNAL \HD~1387_q\ : std_logic;
SIGNAL \HD~363_q\ : std_logic;
SIGNAL \HD~3914_combout\ : std_logic;
SIGNAL \HD~331_q\ : std_logic;
SIGNAL \HD~1355_q\ : std_logic;
SIGNAL \HD~1099_q\ : std_logic;
SIGNAL \HD~75_q\ : std_logic;
SIGNAL \HD~3915_combout\ : std_logic;
SIGNAL \HD~3916_combout\ : std_logic;
SIGNAL \HD~3917_combout\ : std_logic;
SIGNAL \HD~3920_combout\ : std_logic;
SIGNAL \HD~299feeder_combout\ : std_logic;
SIGNAL \HD~299_q\ : std_logic;
SIGNAL \HD~43_q\ : std_logic;
SIGNAL \HD~1067feeder_combout\ : std_logic;
SIGNAL \HD~1067_q\ : std_logic;
SIGNAL \HD~3921_combout\ : std_logic;
SIGNAL \HD~1323_q\ : std_logic;
SIGNAL \HD~3922_combout\ : std_logic;
SIGNAL \HD~523_q\ : std_logic;
SIGNAL \HD~1547_q\ : std_logic;
SIGNAL \HD~3923_combout\ : std_logic;
SIGNAL \HD~1803_q\ : std_logic;
SIGNAL \HD~779feeder_combout\ : std_logic;
SIGNAL \HD~779_q\ : std_logic;
SIGNAL \HD~3924_combout\ : std_logic;
SIGNAL \HD~267_q\ : std_logic;
SIGNAL \HD~1035_q\ : std_logic;
SIGNAL \HD~11_q\ : std_logic;
SIGNAL \HD~3925_combout\ : std_logic;
SIGNAL \HD~1291_q\ : std_logic;
SIGNAL \HD~3926_combout\ : std_logic;
SIGNAL \HD~3927_combout\ : std_logic;
SIGNAL \HD~811feeder_combout\ : std_logic;
SIGNAL \HD~811_q\ : std_logic;
SIGNAL \HD~1835_q\ : std_logic;
SIGNAL \HD~555_q\ : std_logic;
SIGNAL \HD~1579_q\ : std_logic;
SIGNAL \HD~3928_combout\ : std_logic;
SIGNAL \HD~3929_combout\ : std_logic;
SIGNAL \HD~3930_combout\ : std_logic;
SIGNAL \HD~3931_combout\ : std_logic;
SIGNAL \HD~3942_combout\ : std_logic;
SIGNAL \HD~3115feeder_combout\ : std_logic;
SIGNAL \HD~3115_q\ : std_logic;
SIGNAL \HD~3083_q\ : std_logic;
SIGNAL \HD~3943_combout\ : std_logic;
SIGNAL \HD~2315_q\ : std_logic;
SIGNAL \HD~2379_q\ : std_logic;
SIGNAL \HD~3954_combout\ : std_logic;
SIGNAL \HD~2507_q\ : std_logic;
SIGNAL \HD~2443feeder_combout\ : std_logic;
SIGNAL \HD~2443_q\ : std_logic;
SIGNAL \HD~3955_combout\ : std_logic;
SIGNAL \HD~2347_q\ : std_logic;
SIGNAL \HD~2475feeder_combout\ : std_logic;
SIGNAL \HD~2475_q\ : std_logic;
SIGNAL \HD~3961_combout\ : std_logic;
SIGNAL \HD~2411_q\ : std_logic;
SIGNAL \HD~2539_q\ : std_logic;
SIGNAL \HD~3962_combout\ : std_logic;
SIGNAL \HD~2091_q\ : std_logic;
SIGNAL \HD~2219_q\ : std_logic;
SIGNAL \HD~3956_combout\ : std_logic;
SIGNAL \HD~2283_q\ : std_logic;
SIGNAL \HD~2155_q\ : std_logic;
SIGNAL \HD~3957_combout\ : std_logic;
SIGNAL \HD~2059_q\ : std_logic;
SIGNAL \HD~2123_q\ : std_logic;
SIGNAL \HD~3958_combout\ : std_logic;
SIGNAL \HD~2251_q\ : std_logic;
SIGNAL \HD~2187_q\ : std_logic;
SIGNAL \HD~3959_combout\ : std_logic;
SIGNAL \HD~3960_combout\ : std_logic;
SIGNAL \HD~3963_combout\ : std_logic;
SIGNAL \HD~2859_q\ : std_logic;
SIGNAL \HD~2987feeder_combout\ : std_logic;
SIGNAL \HD~2987_q\ : std_logic;
SIGNAL \HD~3951_combout\ : std_logic;
SIGNAL \HD~3051_q\ : std_logic;
SIGNAL \HD~2923_q\ : std_logic;
SIGNAL \HD~3952_combout\ : std_logic;
SIGNAL \HD~2571_q\ : std_logic;
SIGNAL \HD~2635feeder_combout\ : std_logic;
SIGNAL \HD~2635_q\ : std_logic;
SIGNAL \HD~3948_combout\ : std_logic;
SIGNAL \HD~2763_q\ : std_logic;
SIGNAL \HD~2699feeder_combout\ : std_logic;
SIGNAL \HD~2699_q\ : std_logic;
SIGNAL \HD~3949_combout\ : std_logic;
SIGNAL \HD~2827_q\ : std_logic;
SIGNAL \HD~2891feeder_combout\ : std_logic;
SIGNAL \HD~2891_q\ : std_logic;
SIGNAL \HD~3946_combout\ : std_logic;
SIGNAL \HD~3019_q\ : std_logic;
SIGNAL \HD~2955_q\ : std_logic;
SIGNAL \HD~3947_combout\ : std_logic;
SIGNAL \HD~3950_combout\ : std_logic;
SIGNAL \HD~2603_q\ : std_logic;
SIGNAL \HD~2731feeder_combout\ : std_logic;
SIGNAL \HD~2731_q\ : std_logic;
SIGNAL \HD~3944_combout\ : std_logic;
SIGNAL \HD~2795_q\ : std_logic;
SIGNAL \HD~2667feeder_combout\ : std_logic;
SIGNAL \HD~2667_q\ : std_logic;
SIGNAL \HD~3945_combout\ : std_logic;
SIGNAL \HD~3953_combout\ : std_logic;
SIGNAL \HD~3964_combout\ : std_logic;
SIGNAL \HD~3965_combout\ : std_logic;
SIGNAL \data_write[12]~input_o\ : std_logic;
SIGNAL \HD~3084_q\ : std_logic;
SIGNAL \HD~3116_q\ : std_logic;
SIGNAL \HD~4008_combout\ : std_logic;
SIGNAL \HD~172feeder_combout\ : std_logic;
SIGNAL \HD~172_q\ : std_logic;
SIGNAL \HD~44_q\ : std_logic;
SIGNAL \HD~3970_combout\ : std_logic;
SIGNAL \HD~1196_q\ : std_logic;
SIGNAL \HD~1068feeder_combout\ : std_logic;
SIGNAL \HD~1068_q\ : std_logic;
SIGNAL \HD~3971_combout\ : std_logic;
SIGNAL \HD~108_q\ : std_logic;
SIGNAL \HD~236_q\ : std_logic;
SIGNAL \HD~3968_combout\ : std_logic;
SIGNAL \HD~1260_q\ : std_logic;
SIGNAL \HD~1132_q\ : std_logic;
SIGNAL \HD~3969_combout\ : std_logic;
SIGNAL \HD~3972_combout\ : std_logic;
SIGNAL \HD~1644_q\ : std_logic;
SIGNAL \HD~620_q\ : std_logic;
SIGNAL \HD~748_q\ : std_logic;
SIGNAL \HD~3973_combout\ : std_logic;
SIGNAL \HD~1772_q\ : std_logic;
SIGNAL \HD~3974_combout\ : std_logic;
SIGNAL \HD~556_q\ : std_logic;
SIGNAL \HD~684_q\ : std_logic;
SIGNAL \HD~3966_combout\ : std_logic;
SIGNAL \HD~1708_q\ : std_logic;
SIGNAL \HD~1580_q\ : std_logic;
SIGNAL \HD~3967_combout\ : std_logic;
SIGNAL \HD~3975_combout\ : std_logic;
SIGNAL \HD~1964_q\ : std_logic;
SIGNAL \HD~2028_q\ : std_logic;
SIGNAL \HD~1004feeder_combout\ : std_logic;
SIGNAL \HD~1004_q\ : std_logic;
SIGNAL \HD~940_q\ : std_logic;
SIGNAL \HD~4004_combout\ : std_logic;
SIGNAL \HD~4005_combout\ : std_logic;
SIGNAL \HD~1836_q\ : std_logic;
SIGNAL \HD~812_q\ : std_logic;
SIGNAL \HD~876feeder_combout\ : std_logic;
SIGNAL \HD~876_q\ : std_logic;
SIGNAL \HD~3997_combout\ : std_logic;
SIGNAL \HD~1900_q\ : std_logic;
SIGNAL \HD~3998_combout\ : std_logic;
SIGNAL \HD~1452_q\ : std_logic;
SIGNAL \HD~1516_q\ : std_logic;
SIGNAL \HD~428_q\ : std_logic;
SIGNAL \HD~492_q\ : std_logic;
SIGNAL \HD~3999_combout\ : std_logic;
SIGNAL \HD~4000_combout\ : std_logic;
SIGNAL \HD~300_q\ : std_logic;
SIGNAL \HD~364_q\ : std_logic;
SIGNAL \HD~4001_combout\ : std_logic;
SIGNAL \HD~1388_q\ : std_logic;
SIGNAL \HD~1324_q\ : std_logic;
SIGNAL \HD~4002_combout\ : std_logic;
SIGNAL \HD~4003_combout\ : std_logic;
SIGNAL \HD~4006_combout\ : std_logic;
SIGNAL \HD~1164_q\ : std_logic;
SIGNAL \HD~1228_q\ : std_logic;
SIGNAL \HD~204_q\ : std_logic;
SIGNAL \HD~140_q\ : std_logic;
SIGNAL \HD~3988_combout\ : std_logic;
SIGNAL \HD~3989_combout\ : std_logic;
SIGNAL \HD~12_q\ : std_logic;
SIGNAL \HD~76feeder_combout\ : std_logic;
SIGNAL \HD~76_q\ : std_logic;
SIGNAL \HD~3990_combout\ : std_logic;
SIGNAL \HD~1100_q\ : std_logic;
SIGNAL \HD~1036feeder_combout\ : std_logic;
SIGNAL \HD~1036_q\ : std_logic;
SIGNAL \HD~3991_combout\ : std_logic;
SIGNAL \HD~3992_combout\ : std_logic;
SIGNAL \HD~716feeder_combout\ : std_logic;
SIGNAL \HD~716_q\ : std_logic;
SIGNAL \HD~652_q\ : std_logic;
SIGNAL \HD~3993_combout\ : std_logic;
SIGNAL \HD~1676_q\ : std_logic;
SIGNAL \HD~1740_q\ : std_logic;
SIGNAL \HD~3994_combout\ : std_logic;
SIGNAL \HD~1548feeder_combout\ : std_logic;
SIGNAL \HD~1548_q\ : std_logic;
SIGNAL \HD~1612_q\ : std_logic;
SIGNAL \HD~524_q\ : std_logic;
SIGNAL \HD~588feeder_combout\ : std_logic;
SIGNAL \HD~588_q\ : std_logic;
SIGNAL \HD~3986_combout\ : std_logic;
SIGNAL \HD~3987_combout\ : std_logic;
SIGNAL \HD~3995_combout\ : std_logic;
SIGNAL \HD~908feeder_combout\ : std_logic;
SIGNAL \HD~908_q\ : std_logic;
SIGNAL \HD~1932_q\ : std_logic;
SIGNAL \HD~1420feeder_combout\ : std_logic;
SIGNAL \HD~1420_q\ : std_logic;
SIGNAL \HD~396_q\ : std_logic;
SIGNAL \HD~3976_combout\ : std_logic;
SIGNAL \HD~3977_combout\ : std_logic;
SIGNAL \HD~1484feeder_combout\ : std_logic;
SIGNAL \HD~1484_q\ : std_logic;
SIGNAL \HD~460_q\ : std_logic;
SIGNAL \HD~3983_combout\ : std_logic;
SIGNAL \HD~1996_q\ : std_logic;
SIGNAL \HD~972feeder_combout\ : std_logic;
SIGNAL \HD~972_q\ : std_logic;
SIGNAL \HD~3984_combout\ : std_logic;
SIGNAL \HD~1292feeder_combout\ : std_logic;
SIGNAL \HD~1292_q\ : std_logic;
SIGNAL \HD~268_q\ : std_logic;
SIGNAL \HD~3980_combout\ : std_logic;
SIGNAL \HD~1804_q\ : std_logic;
SIGNAL \HD~780feeder_combout\ : std_logic;
SIGNAL \HD~780_q\ : std_logic;
SIGNAL \HD~3981_combout\ : std_logic;
SIGNAL \HD~332_q\ : std_logic;
SIGNAL \HD~1356_q\ : std_logic;
SIGNAL \HD~3978_combout\ : std_logic;
SIGNAL \HD~1868_q\ : std_logic;
SIGNAL \HD~844feeder_combout\ : std_logic;
SIGNAL \HD~844_q\ : std_logic;
SIGNAL \HD~3979_combout\ : std_logic;
SIGNAL \HD~3982_combout\ : std_logic;
SIGNAL \HD~3985_combout\ : std_logic;
SIGNAL \HD~3996_combout\ : std_logic;
SIGNAL \HD~4007_combout\ : std_logic;
SIGNAL \HD~2828_q\ : std_logic;
SIGNAL \HD~2892_q\ : std_logic;
SIGNAL \HD~4011_combout\ : std_logic;
SIGNAL \HD~3020_q\ : std_logic;
SIGNAL \HD~2956feeder_combout\ : std_logic;
SIGNAL \HD~2956_q\ : std_logic;
SIGNAL \HD~4012_combout\ : std_logic;
SIGNAL \HD~2572_q\ : std_logic;
SIGNAL \HD~2636feeder_combout\ : std_logic;
SIGNAL \HD~2636_q\ : std_logic;
SIGNAL \HD~4013_combout\ : std_logic;
SIGNAL \HD~2764_q\ : std_logic;
SIGNAL \HD~2700_q\ : std_logic;
SIGNAL \HD~4014_combout\ : std_logic;
SIGNAL \HD~4015_combout\ : std_logic;
SIGNAL \HD~2860_q\ : std_logic;
SIGNAL \HD~2988feeder_combout\ : std_logic;
SIGNAL \HD~2988_q\ : std_logic;
SIGNAL \HD~4016_combout\ : std_logic;
SIGNAL \HD~3052_q\ : std_logic;
SIGNAL \HD~2924_q\ : std_logic;
SIGNAL \HD~4017_combout\ : std_logic;
SIGNAL \HD~2604_q\ : std_logic;
SIGNAL \HD~2732feeder_combout\ : std_logic;
SIGNAL \HD~2732_q\ : std_logic;
SIGNAL \HD~4009_combout\ : std_logic;
SIGNAL \HD~2796_q\ : std_logic;
SIGNAL \HD~2668_q\ : std_logic;
SIGNAL \HD~4010_combout\ : std_logic;
SIGNAL \HD~4018_combout\ : std_logic;
SIGNAL \HD~2060_q\ : std_logic;
SIGNAL \HD~2124_q\ : std_logic;
SIGNAL \HD~4023_combout\ : std_logic;
SIGNAL \HD~2252_q\ : std_logic;
SIGNAL \HD~2188_q\ : std_logic;
SIGNAL \HD~4024_combout\ : std_logic;
SIGNAL \HD~2156_q\ : std_logic;
SIGNAL \HD~2284_q\ : std_logic;
SIGNAL \HD~2092_q\ : std_logic;
SIGNAL \HD~2220feeder_combout\ : std_logic;
SIGNAL \HD~2220_q\ : std_logic;
SIGNAL \HD~4021_combout\ : std_logic;
SIGNAL \HD~4022_combout\ : std_logic;
SIGNAL \HD~4025_combout\ : std_logic;
SIGNAL \HD~2348_q\ : std_logic;
SIGNAL \HD~2476_q\ : std_logic;
SIGNAL \HD~4026_combout\ : std_logic;
SIGNAL \HD~2540_q\ : std_logic;
SIGNAL \HD~2412_q\ : std_logic;
SIGNAL \HD~4027_combout\ : std_logic;
SIGNAL \HD~2444_q\ : std_logic;
SIGNAL \HD~2508_q\ : std_logic;
SIGNAL \HD~2316_q\ : std_logic;
SIGNAL \HD~2380_q\ : std_logic;
SIGNAL \HD~4019_combout\ : std_logic;
SIGNAL \HD~4020_combout\ : std_logic;
SIGNAL \HD~4028_combout\ : std_logic;
SIGNAL \HD~4029_combout\ : std_logic;
SIGNAL \HD~4030_combout\ : std_logic;
SIGNAL \data_write[13]~input_o\ : std_logic;
SIGNAL \HD~2733_q\ : std_logic;
SIGNAL \HD~2605_q\ : std_logic;
SIGNAL \HD~4074_combout\ : std_logic;
SIGNAL \HD~2797_q\ : std_logic;
SIGNAL \HD~2669_q\ : std_logic;
SIGNAL \HD~4075_combout\ : std_logic;
SIGNAL \HD~2925feeder_combout\ : std_logic;
SIGNAL \HD~2925_q\ : std_logic;
SIGNAL \HD~3053_q\ : std_logic;
SIGNAL \HD~2861_q\ : std_logic;
SIGNAL \HD~2989feeder_combout\ : std_logic;
SIGNAL \HD~2989_q\ : std_logic;
SIGNAL \HD~4081_combout\ : std_logic;
SIGNAL \HD~4082_combout\ : std_logic;
SIGNAL \HD~2573_q\ : std_logic;
SIGNAL \HD~2637_q\ : std_logic;
SIGNAL \HD~4078_combout\ : std_logic;
SIGNAL \HD~2765_q\ : std_logic;
SIGNAL \HD~2701_q\ : std_logic;
SIGNAL \HD~4079_combout\ : std_logic;
SIGNAL \HD~2957_q\ : std_logic;
SIGNAL \HD~3021_q\ : std_logic;
SIGNAL \HD~2829_q\ : std_logic;
SIGNAL \HD~2893feeder_combout\ : std_logic;
SIGNAL \HD~2893_q\ : std_logic;
SIGNAL \HD~4076_combout\ : std_logic;
SIGNAL \HD~4077_combout\ : std_logic;
SIGNAL \HD~4080_combout\ : std_logic;
SIGNAL \HD~4083_combout\ : std_logic;
SIGNAL \HD~2445_q\ : std_logic;
SIGNAL \HD~2509_q\ : std_logic;
SIGNAL \HD~2317_q\ : std_logic;
SIGNAL \HD~2381_q\ : std_logic;
SIGNAL \HD~4084_combout\ : std_logic;
SIGNAL \HD~4085_combout\ : std_logic;
SIGNAL \HD~2413_q\ : std_logic;
SIGNAL \HD~2541_q\ : std_logic;
SIGNAL \HD~2349_q\ : std_logic;
SIGNAL \HD~2477_q\ : std_logic;
SIGNAL \HD~4091_combout\ : std_logic;
SIGNAL \HD~4092_combout\ : std_logic;
SIGNAL \HD~2189_q\ : std_logic;
SIGNAL \HD~2253_q\ : std_logic;
SIGNAL \HD~2061_q\ : std_logic;
SIGNAL \HD~2125_q\ : std_logic;
SIGNAL \HD~4088_combout\ : std_logic;
SIGNAL \HD~4089_combout\ : std_logic;
SIGNAL \HD~2157_q\ : std_logic;
SIGNAL \HD~2285_q\ : std_logic;
SIGNAL \HD~2093_q\ : std_logic;
SIGNAL \HD~2221_q\ : std_logic;
SIGNAL \HD~4086_combout\ : std_logic;
SIGNAL \HD~4087_combout\ : std_logic;
SIGNAL \HD~4090_combout\ : std_logic;
SIGNAL \HD~4093_combout\ : std_logic;
SIGNAL \HD~4094_combout\ : std_logic;
SIGNAL \HD~3085_q\ : std_logic;
SIGNAL \HD~3117_q\ : std_logic;
SIGNAL \HD~4073_combout\ : std_logic;
SIGNAL \HD~1741feeder_combout\ : std_logic;
SIGNAL \HD~1741_q\ : std_logic;
SIGNAL \HD~717_q\ : std_logic;
SIGNAL \HD~4062_combout\ : std_logic;
SIGNAL \HD~1773_q\ : std_logic;
SIGNAL \HD~749_q\ : std_logic;
SIGNAL \HD~4063_combout\ : std_logic;
SIGNAL \HD~1997_q\ : std_logic;
SIGNAL \HD~973_q\ : std_logic;
SIGNAL \HD~4069_combout\ : std_logic;
SIGNAL \HD~1005feeder_combout\ : std_logic;
SIGNAL \HD~1005_q\ : std_logic;
SIGNAL \HD~2029_q\ : std_logic;
SIGNAL \HD~4070_combout\ : std_logic;
SIGNAL \HD~205_q\ : std_logic;
SIGNAL \HD~1229_q\ : std_logic;
SIGNAL \HD~4066_combout\ : std_logic;
SIGNAL \HD~1261_q\ : std_logic;
SIGNAL \HD~237_q\ : std_logic;
SIGNAL \HD~4067_combout\ : std_logic;
SIGNAL \HD~493feeder_combout\ : std_logic;
SIGNAL \HD~493_q\ : std_logic;
SIGNAL \HD~1517_q\ : std_logic;
SIGNAL \HD~461_q\ : std_logic;
SIGNAL \HD~1485_q\ : std_logic;
SIGNAL \HD~4064_combout\ : std_logic;
SIGNAL \HD~4065_combout\ : std_logic;
SIGNAL \HD~4068_combout\ : std_logic;
SIGNAL \HD~4071_combout\ : std_logic;
SIGNAL \HD~1101feeder_combout\ : std_logic;
SIGNAL \HD~1101_q\ : std_logic;
SIGNAL \HD~77_q\ : std_logic;
SIGNAL \HD~4035_combout\ : std_logic;
SIGNAL \HD~1357_q\ : std_logic;
SIGNAL \HD~333_q\ : std_logic;
SIGNAL \HD~4036_combout\ : std_logic;
SIGNAL \HD~365feeder_combout\ : std_logic;
SIGNAL \HD~365_q\ : std_logic;
SIGNAL \HD~1389_q\ : std_logic;
SIGNAL \HD~1133feeder_combout\ : std_logic;
SIGNAL \HD~1133_q\ : std_logic;
SIGNAL \HD~109_q\ : std_logic;
SIGNAL \HD~4033_combout\ : std_logic;
SIGNAL \HD~4034_combout\ : std_logic;
SIGNAL \HD~4037_combout\ : std_logic;
SIGNAL \HD~621_q\ : std_logic;
SIGNAL \HD~1645feeder_combout\ : std_logic;
SIGNAL \HD~1645_q\ : std_logic;
SIGNAL \HD~4038_combout\ : std_logic;
SIGNAL \HD~877_q\ : std_logic;
SIGNAL \HD~1901_q\ : std_logic;
SIGNAL \HD~4039_combout\ : std_logic;
SIGNAL \HD~589_q\ : std_logic;
SIGNAL \HD~1613feeder_combout\ : std_logic;
SIGNAL \HD~1613_q\ : std_logic;
SIGNAL \HD~4031_combout\ : std_logic;
SIGNAL \HD~1869_q\ : std_logic;
SIGNAL \HD~845feeder_combout\ : std_logic;
SIGNAL \HD~845_q\ : std_logic;
SIGNAL \HD~4032_combout\ : std_logic;
SIGNAL \HD~4040_combout\ : std_logic;
SIGNAL \HD~909_q\ : std_logic;
SIGNAL \HD~1933_q\ : std_logic;
SIGNAL \HD~4048_combout\ : std_logic;
SIGNAL \HD~941feeder_combout\ : std_logic;
SIGNAL \HD~941_q\ : std_logic;
SIGNAL \HD~1965_q\ : std_logic;
SIGNAL \HD~4049_combout\ : std_logic;
SIGNAL \HD~397_q\ : std_logic;
SIGNAL \HD~1421feeder_combout\ : std_logic;
SIGNAL \HD~1421_q\ : std_logic;
SIGNAL \HD~4041_combout\ : std_logic;
SIGNAL \HD~1453_q\ : std_logic;
SIGNAL \HD~429_q\ : std_logic;
SIGNAL \HD~4042_combout\ : std_logic;
SIGNAL \HD~173feeder_combout\ : std_logic;
SIGNAL \HD~173_q\ : std_logic;
SIGNAL \HD~141_q\ : std_logic;
SIGNAL \HD~1165_q\ : std_logic;
SIGNAL \HD~4045_combout\ : std_logic;
SIGNAL \HD~1197_q\ : std_logic;
SIGNAL \HD~4046_combout\ : std_logic;
SIGNAL \HD~685feeder_combout\ : std_logic;
SIGNAL \HD~685_q\ : std_logic;
SIGNAL \HD~1709_q\ : std_logic;
SIGNAL \HD~1677feeder_combout\ : std_logic;
SIGNAL \HD~1677_q\ : std_logic;
SIGNAL \HD~653_q\ : std_logic;
SIGNAL \HD~4043_combout\ : std_logic;
SIGNAL \HD~4044_combout\ : std_logic;
SIGNAL \HD~4047_combout\ : std_logic;
SIGNAL \HD~4050_combout\ : std_logic;
SIGNAL \HD~13_q\ : std_logic;
SIGNAL \HD~1037feeder_combout\ : std_logic;
SIGNAL \HD~1037_q\ : std_logic;
SIGNAL \HD~4055_combout\ : std_logic;
SIGNAL \HD~1293_q\ : std_logic;
SIGNAL \HD~269feeder_combout\ : std_logic;
SIGNAL \HD~269_q\ : std_logic;
SIGNAL \HD~4056_combout\ : std_logic;
SIGNAL \HD~781_q\ : std_logic;
SIGNAL \HD~1805_q\ : std_logic;
SIGNAL \HD~525_q\ : std_logic;
SIGNAL \HD~1549feeder_combout\ : std_logic;
SIGNAL \HD~1549_q\ : std_logic;
SIGNAL \HD~4053_combout\ : std_logic;
SIGNAL \HD~4054_combout\ : std_logic;
SIGNAL \HD~4057_combout\ : std_logic;
SIGNAL \HD~45_q\ : std_logic;
SIGNAL \HD~1069_q\ : std_logic;
SIGNAL \HD~4051_combout\ : std_logic;
SIGNAL \HD~301_q\ : std_logic;
SIGNAL \HD~1325_q\ : std_logic;
SIGNAL \HD~4052_combout\ : std_logic;
SIGNAL \HD~813feeder_combout\ : std_logic;
SIGNAL \HD~813_q\ : std_logic;
SIGNAL \HD~1837_q\ : std_logic;
SIGNAL \HD~1581_q\ : std_logic;
SIGNAL \HD~557_q\ : std_logic;
SIGNAL \HD~4058_combout\ : std_logic;
SIGNAL \HD~4059_combout\ : std_logic;
SIGNAL \HD~4060_combout\ : std_logic;
SIGNAL \HD~4061_combout\ : std_logic;
SIGNAL \HD~4072_combout\ : std_logic;
SIGNAL \HD~4095_combout\ : std_logic;
SIGNAL \data_write[14]~input_o\ : std_logic;
SIGNAL \HD~2734_q\ : std_logic;
SIGNAL \HD~2702_q\ : std_logic;
SIGNAL \HD~4141_combout\ : std_logic;
SIGNAL \HD~2990_q\ : std_logic;
SIGNAL \HD~2958feeder_combout\ : std_logic;
SIGNAL \HD~2958_q\ : std_logic;
SIGNAL \HD~4142_combout\ : std_logic;
SIGNAL \HD~2574_q\ : std_logic;
SIGNAL \HD~2830feeder_combout\ : std_logic;
SIGNAL \HD~2830_q\ : std_logic;
SIGNAL \HD~4143_combout\ : std_logic;
SIGNAL \HD~2606_q\ : std_logic;
SIGNAL \HD~2862_q\ : std_logic;
SIGNAL \HD~4144_combout\ : std_logic;
SIGNAL \HD~4145_combout\ : std_logic;
SIGNAL \HD~3022_q\ : std_logic;
SIGNAL \HD~3054_q\ : std_logic;
SIGNAL \HD~2766_q\ : std_logic;
SIGNAL \HD~2798_q\ : std_logic;
SIGNAL \HD~4146_combout\ : std_logic;
SIGNAL \HD~4147_combout\ : std_logic;
SIGNAL \HD~2638_q\ : std_logic;
SIGNAL \HD~2894_q\ : std_logic;
SIGNAL \HD~4139_combout\ : std_logic;
SIGNAL \HD~2670_q\ : std_logic;
SIGNAL \HD~2926_q\ : std_logic;
SIGNAL \HD~4140_combout\ : std_logic;
SIGNAL \HD~4148_combout\ : std_logic;
SIGNAL \HD~2126_q\ : std_logic;
SIGNAL \HD~2062_q\ : std_logic;
SIGNAL \HD~4153_combout\ : std_logic;
SIGNAL \HD~2254_q\ : std_logic;
SIGNAL \HD~2190_q\ : std_logic;
SIGNAL \HD~4154_combout\ : std_logic;
SIGNAL \HD~2094_q\ : std_logic;
SIGNAL \HD~2222_q\ : std_logic;
SIGNAL \HD~4151_combout\ : std_logic;
SIGNAL \HD~2286_q\ : std_logic;
SIGNAL \HD~2158_q\ : std_logic;
SIGNAL \HD~4152_combout\ : std_logic;
SIGNAL \HD~4155_combout\ : std_logic;
SIGNAL \HD~2318_q\ : std_logic;
SIGNAL \HD~2382_q\ : std_logic;
SIGNAL \HD~4149_combout\ : std_logic;
SIGNAL \HD~2510_q\ : std_logic;
SIGNAL \HD~2446feeder_combout\ : std_logic;
SIGNAL \HD~2446_q\ : std_logic;
SIGNAL \HD~4150_combout\ : std_logic;
SIGNAL \HD~2414_q\ : std_logic;
SIGNAL \HD~2542_q\ : std_logic;
SIGNAL \HD~2350_q\ : std_logic;
SIGNAL \HD~2478feeder_combout\ : std_logic;
SIGNAL \HD~2478_q\ : std_logic;
SIGNAL \HD~4156_combout\ : std_logic;
SIGNAL \HD~4157_combout\ : std_logic;
SIGNAL \HD~4158_combout\ : std_logic;
SIGNAL \HD~4159_combout\ : std_logic;
SIGNAL \HD~3086_q\ : std_logic;
SIGNAL \HD~3118_q\ : std_logic;
SIGNAL \HD~4138_combout\ : std_logic;
SIGNAL \HD~1358feeder_combout\ : std_logic;
SIGNAL \HD~1358_q\ : std_logic;
SIGNAL \HD~1486_q\ : std_logic;
SIGNAL \HD~334_q\ : std_logic;
SIGNAL \HD~462_q\ : std_logic;
SIGNAL \HD~4098_combout\ : std_logic;
SIGNAL \HD~4099_combout\ : std_logic;
SIGNAL \HD~1294feeder_combout\ : std_logic;
SIGNAL \HD~1294_q\ : std_logic;
SIGNAL \HD~1422_q\ : std_logic;
SIGNAL \HD~270_q\ : std_logic;
SIGNAL \HD~398feeder_combout\ : std_logic;
SIGNAL \HD~398_q\ : std_logic;
SIGNAL \HD~4100_combout\ : std_logic;
SIGNAL \HD~4101_combout\ : std_logic;
SIGNAL \HD~4102_combout\ : std_logic;
SIGNAL \HD~1870_q\ : std_logic;
SIGNAL \HD~1998_q\ : std_logic;
SIGNAL \HD~846_q\ : std_logic;
SIGNAL \HD~974_q\ : std_logic;
SIGNAL \HD~4103_combout\ : std_logic;
SIGNAL \HD~4104_combout\ : std_logic;
SIGNAL \HD~782_q\ : std_logic;
SIGNAL \HD~910feeder_combout\ : std_logic;
SIGNAL \HD~910_q\ : std_logic;
SIGNAL \HD~4096_combout\ : std_logic;
SIGNAL \HD~1806_q\ : std_logic;
SIGNAL \HD~1934_q\ : std_logic;
SIGNAL \HD~4097_combout\ : std_logic;
SIGNAL \HD~4105_combout\ : std_logic;
SIGNAL \HD~1454feeder_combout\ : std_logic;
SIGNAL \HD~1454_q\ : std_logic;
SIGNAL \HD~430_q\ : std_logic;
SIGNAL \HD~4129_combout\ : std_logic;
SIGNAL \HD~1966_q\ : std_logic;
SIGNAL \HD~942feeder_combout\ : std_logic;
SIGNAL \HD~942_q\ : std_logic;
SIGNAL \HD~4130_combout\ : std_logic;
SIGNAL \HD~814_q\ : std_logic;
SIGNAL \HD~1838_q\ : std_logic;
SIGNAL \HD~302_q\ : std_logic;
SIGNAL \HD~1326_q\ : std_logic;
SIGNAL \HD~4131_combout\ : std_logic;
SIGNAL \HD~4132_combout\ : std_logic;
SIGNAL \HD~4133_combout\ : std_logic;
SIGNAL \HD~878feeder_combout\ : std_logic;
SIGNAL \HD~878_q\ : std_logic;
SIGNAL \HD~1902_q\ : std_logic;
SIGNAL \HD~366_q\ : std_logic;
SIGNAL \HD~1390feeder_combout\ : std_logic;
SIGNAL \HD~1390_q\ : std_logic;
SIGNAL \HD~4127_combout\ : std_logic;
SIGNAL \HD~4128_combout\ : std_logic;
SIGNAL \HD~1006_q\ : std_logic;
SIGNAL \HD~2030_q\ : std_logic;
SIGNAL \HD~494_q\ : std_logic;
SIGNAL \HD~1518feeder_combout\ : std_logic;
SIGNAL \HD~1518_q\ : std_logic;
SIGNAL \HD~4134_combout\ : std_logic;
SIGNAL \HD~4135_combout\ : std_logic;
SIGNAL \HD~4136_combout\ : std_logic;
SIGNAL \HD~1710feeder_combout\ : std_logic;
SIGNAL \HD~1710_q\ : std_logic;
SIGNAL \HD~1774_q\ : std_logic;
SIGNAL \HD~750feeder_combout\ : std_logic;
SIGNAL \HD~750_q\ : std_logic;
SIGNAL \HD~686_q\ : std_logic;
SIGNAL \HD~4113_combout\ : std_logic;
SIGNAL \HD~4114_combout\ : std_logic;
SIGNAL \HD~558_q\ : std_logic;
SIGNAL \HD~622feeder_combout\ : std_logic;
SIGNAL \HD~622_q\ : std_logic;
SIGNAL \HD~4106_combout\ : std_logic;
SIGNAL \HD~1646_q\ : std_logic;
SIGNAL \HD~1582_q\ : std_logic;
SIGNAL \HD~4107_combout\ : std_logic;
SIGNAL \HD~238_q\ : std_logic;
SIGNAL \HD~174_q\ : std_logic;
SIGNAL \HD~4108_combout\ : std_logic;
SIGNAL \HD~1262_q\ : std_logic;
SIGNAL \HD~1198_q\ : std_logic;
SIGNAL \HD~4109_combout\ : std_logic;
SIGNAL \HD~1070_q\ : std_logic;
SIGNAL \HD~1134_q\ : std_logic;
SIGNAL \HD~46_q\ : std_logic;
SIGNAL \HD~110_q\ : std_logic;
SIGNAL \HD~4110_combout\ : std_logic;
SIGNAL \HD~4111_combout\ : std_logic;
SIGNAL \HD~4112_combout\ : std_logic;
SIGNAL \HD~4115_combout\ : std_logic;
SIGNAL \HD~590_q\ : std_logic;
SIGNAL \HD~718feeder_combout\ : std_logic;
SIGNAL \HD~718_q\ : std_logic;
SIGNAL \HD~4123_combout\ : std_logic;
SIGNAL \HD~1742_q\ : std_logic;
SIGNAL \HD~1614feeder_combout\ : std_logic;
SIGNAL \HD~1614_q\ : std_logic;
SIGNAL \HD~4124_combout\ : std_logic;
SIGNAL \HD~526_q\ : std_logic;
SIGNAL \HD~654feeder_combout\ : std_logic;
SIGNAL \HD~654_q\ : std_logic;
SIGNAL \HD~4116_combout\ : std_logic;
SIGNAL \HD~1678_q\ : std_logic;
SIGNAL \HD~1550_q\ : std_logic;
SIGNAL \HD~4117_combout\ : std_logic;
SIGNAL \HD~1038_q\ : std_logic;
SIGNAL \HD~1166_q\ : std_logic;
SIGNAL \HD~142feeder_combout\ : std_logic;
SIGNAL \HD~142_q\ : std_logic;
SIGNAL \HD~14_q\ : std_logic;
SIGNAL \HD~4120_combout\ : std_logic;
SIGNAL \HD~4121_combout\ : std_logic;
SIGNAL \HD~1102_q\ : std_logic;
SIGNAL \HD~1230_q\ : std_logic;
SIGNAL \HD~206_q\ : std_logic;
SIGNAL \HD~78_q\ : std_logic;
SIGNAL \HD~4118_combout\ : std_logic;
SIGNAL \HD~4119_combout\ : std_logic;
SIGNAL \HD~4122_combout\ : std_logic;
SIGNAL \HD~4125_combout\ : std_logic;
SIGNAL \HD~4126_combout\ : std_logic;
SIGNAL \HD~4137_combout\ : std_logic;
SIGNAL \HD~4160_combout\ : std_logic;
SIGNAL \data_write[15]~input_o\ : std_logic;
SIGNAL \HD~1583_q\ : std_logic;
SIGNAL \HD~559_q\ : std_logic;
SIGNAL \HD~4188_combout\ : std_logic;
SIGNAL \HD~1839_q\ : std_logic;
SIGNAL \HD~815feeder_combout\ : std_logic;
SIGNAL \HD~815_q\ : std_logic;
SIGNAL \HD~4189_combout\ : std_logic;
SIGNAL \HD~271feeder_combout\ : std_logic;
SIGNAL \HD~271_q\ : std_logic;
SIGNAL \HD~1295_q\ : std_logic;
SIGNAL \HD~1039_q\ : std_logic;
SIGNAL \HD~15_q\ : std_logic;
SIGNAL \HD~4185_combout\ : std_logic;
SIGNAL \HD~4186_combout\ : std_logic;
SIGNAL \HD~783_q\ : std_logic;
SIGNAL \HD~1807_q\ : std_logic;
SIGNAL \HD~527_q\ : std_logic;
SIGNAL \HD~1551feeder_combout\ : std_logic;
SIGNAL \HD~1551_q\ : std_logic;
SIGNAL \HD~4183_combout\ : std_logic;
SIGNAL \HD~4184_combout\ : std_logic;
SIGNAL \HD~4187_combout\ : std_logic;
SIGNAL \HD~47_q\ : std_logic;
SIGNAL \HD~1071_q\ : std_logic;
SIGNAL \HD~4181_combout\ : std_logic;
SIGNAL \HD~1327_q\ : std_logic;
SIGNAL \HD~303_q\ : std_logic;
SIGNAL \HD~4182_combout\ : std_logic;
SIGNAL \HD~4190_combout\ : std_logic;
SIGNAL \HD~111_q\ : std_logic;
SIGNAL \HD~1135feeder_combout\ : std_logic;
SIGNAL \HD~1135_q\ : std_logic;
SIGNAL \HD~4173_combout\ : std_logic;
SIGNAL \HD~1391_q\ : std_logic;
SIGNAL \HD~367feeder_combout\ : std_logic;
SIGNAL \HD~367_q\ : std_logic;
SIGNAL \HD~4174_combout\ : std_logic;
SIGNAL \HD~1103feeder_combout\ : std_logic;
SIGNAL \HD~1103_q\ : std_logic;
SIGNAL \HD~79_q\ : std_logic;
SIGNAL \HD~4175_combout\ : std_logic;
SIGNAL \HD~335_q\ : std_logic;
SIGNAL \HD~1359_q\ : std_logic;
SIGNAL \HD~4176_combout\ : std_logic;
SIGNAL \HD~4177_combout\ : std_logic;
SIGNAL \HD~1615feeder_combout\ : std_logic;
SIGNAL \HD~1615_q\ : std_logic;
SIGNAL \HD~591_q\ : std_logic;
SIGNAL \HD~4171_combout\ : std_logic;
SIGNAL \HD~1871_q\ : std_logic;
SIGNAL \HD~847_q\ : std_logic;
SIGNAL \HD~4172_combout\ : std_logic;
SIGNAL \HD~879feeder_combout\ : std_logic;
SIGNAL \HD~879_q\ : std_logic;
SIGNAL \HD~1903_q\ : std_logic;
SIGNAL \HD~623_q\ : std_logic;
SIGNAL \HD~1647feeder_combout\ : std_logic;
SIGNAL \HD~1647_q\ : std_logic;
SIGNAL \HD~4178_combout\ : std_logic;
SIGNAL \HD~4179_combout\ : std_logic;
SIGNAL \HD~4180_combout\ : std_logic;
SIGNAL \HD~4191_combout\ : std_logic;
SIGNAL \HD~431_q\ : std_logic;
SIGNAL \HD~399_q\ : std_logic;
SIGNAL \HD~1423feeder_combout\ : std_logic;
SIGNAL \HD~1423_q\ : std_logic;
SIGNAL \HD~4161_combout\ : std_logic;
SIGNAL \HD~1455_q\ : std_logic;
SIGNAL \HD~4162_combout\ : std_logic;
SIGNAL \HD~175_q\ : std_logic;
SIGNAL \HD~1199_q\ : std_logic;
SIGNAL \HD~143_q\ : std_logic;
SIGNAL \HD~1167_q\ : std_logic;
SIGNAL \HD~4165_combout\ : std_logic;
SIGNAL \HD~4166_combout\ : std_logic;
SIGNAL \HD~655_q\ : std_logic;
SIGNAL \HD~1679_q\ : std_logic;
SIGNAL \HD~4163_combout\ : std_logic;
SIGNAL \HD~1711_q\ : std_logic;
SIGNAL \HD~687feeder_combout\ : std_logic;
SIGNAL \HD~687_q\ : std_logic;
SIGNAL \HD~4164_combout\ : std_logic;
SIGNAL \HD~4167_combout\ : std_logic;
SIGNAL \HD~943_q\ : std_logic;
SIGNAL \HD~911_q\ : std_logic;
SIGNAL \HD~1935feeder_combout\ : std_logic;
SIGNAL \HD~1935_q\ : std_logic;
SIGNAL \HD~4168_combout\ : std_logic;
SIGNAL \HD~1967_q\ : std_logic;
SIGNAL \HD~4169_combout\ : std_logic;
SIGNAL \HD~4170_combout\ : std_logic;
SIGNAL \HD~751_q\ : std_logic;
SIGNAL \HD~1775_q\ : std_logic;
SIGNAL \HD~719_q\ : std_logic;
SIGNAL \HD~1743feeder_combout\ : std_logic;
SIGNAL \HD~1743_q\ : std_logic;
SIGNAL \HD~4192_combout\ : std_logic;
SIGNAL \HD~4193_combout\ : std_logic;
SIGNAL \HD~1007_q\ : std_logic;
SIGNAL \HD~975_q\ : std_logic;
SIGNAL \HD~1999feeder_combout\ : std_logic;
SIGNAL \HD~1999_q\ : std_logic;
SIGNAL \HD~4199_combout\ : std_logic;
SIGNAL \HD~2031_q\ : std_logic;
SIGNAL \HD~4200_combout\ : std_logic;
SIGNAL \HD~1231feeder_combout\ : std_logic;
SIGNAL \HD~1231_q\ : std_logic;
SIGNAL \HD~207_q\ : std_logic;
SIGNAL \HD~4196_combout\ : std_logic;
SIGNAL \HD~1263_q\ : std_logic;
SIGNAL \HD~239_q\ : std_logic;
SIGNAL \HD~4197_combout\ : std_logic;
SIGNAL \HD~463_q\ : std_logic;
SIGNAL \HD~1487feeder_combout\ : std_logic;
SIGNAL \HD~1487_q\ : std_logic;
SIGNAL \HD~4194_combout\ : std_logic;
SIGNAL \HD~1519_q\ : std_logic;
SIGNAL \HD~495_q\ : std_logic;
SIGNAL \HD~4195_combout\ : std_logic;
SIGNAL \HD~4198_combout\ : std_logic;
SIGNAL \HD~4201_combout\ : std_logic;
SIGNAL \HD~4202_combout\ : std_logic;
SIGNAL \HD~3087_q\ : std_logic;
SIGNAL \HD~3119feeder_combout\ : std_logic;
SIGNAL \HD~3119_q\ : std_logic;
SIGNAL \HD~4203_combout\ : std_logic;
SIGNAL \HD~2383_q\ : std_logic;
SIGNAL \HD~2511_q\ : std_logic;
SIGNAL \HD~2319_q\ : std_logic;
SIGNAL \HD~2447_q\ : std_logic;
SIGNAL \HD~4216_combout\ : std_logic;
SIGNAL \HD~4217_combout\ : std_logic;
SIGNAL \HD~2063_q\ : std_logic;
SIGNAL \HD~2127_q\ : std_logic;
SIGNAL \HD~4218_combout\ : std_logic;
SIGNAL \HD~2255_q\ : std_logic;
SIGNAL \HD~2191_q\ : std_logic;
SIGNAL \HD~4219_combout\ : std_logic;
SIGNAL \HD~4220_combout\ : std_logic;
SIGNAL \HD~2415_q\ : std_logic;
SIGNAL \HD~2351_q\ : std_logic;
SIGNAL \HD~4221_combout\ : std_logic;
SIGNAL \HD~2543_q\ : std_logic;
SIGNAL \HD~2479_q\ : std_logic;
SIGNAL \HD~4222_combout\ : std_logic;
SIGNAL \HD~2223_q\ : std_logic;
SIGNAL \HD~2287_q\ : std_logic;
SIGNAL \HD~2095_q\ : std_logic;
SIGNAL \HD~2159_q\ : std_logic;
SIGNAL \HD~4214_combout\ : std_logic;
SIGNAL \HD~4215_combout\ : std_logic;
SIGNAL \HD~4223_combout\ : std_logic;
SIGNAL \HD~2639_q\ : std_logic;
SIGNAL \HD~2671_q\ : std_logic;
SIGNAL \HD~4204_combout\ : std_logic;
SIGNAL \HD~2927_q\ : std_logic;
SIGNAL \HD~2895feeder_combout\ : std_logic;
SIGNAL \HD~2895_q\ : std_logic;
SIGNAL \HD~4205_combout\ : std_logic;
SIGNAL \HD~2799_q\ : std_logic;
SIGNAL \HD~3055_q\ : std_logic;
SIGNAL \HD~2767_q\ : std_logic;
SIGNAL \HD~3023_q\ : std_logic;
SIGNAL \HD~4211_combout\ : std_logic;
SIGNAL \HD~4212_combout\ : std_logic;
SIGNAL \HD~2831_q\ : std_logic;
SIGNAL \HD~2863_q\ : std_logic;
SIGNAL \HD~2607_q\ : std_logic;
SIGNAL \HD~2575_q\ : std_logic;
SIGNAL \HD~4208_combout\ : std_logic;
SIGNAL \HD~4209_combout\ : std_logic;
SIGNAL \HD~2735_q\ : std_logic;
SIGNAL \HD~2991_q\ : std_logic;
SIGNAL \HD~2703_q\ : std_logic;
SIGNAL \HD~2959_q\ : std_logic;
SIGNAL \HD~4206_combout\ : std_logic;
SIGNAL \HD~4207_combout\ : std_logic;
SIGNAL \HD~4210_combout\ : std_logic;
SIGNAL \HD~4213_combout\ : std_logic;
SIGNAL \HD~4224_combout\ : std_logic;
SIGNAL \HD~4225_combout\ : std_logic;
SIGNAL \data_write[16]~input_o\ : std_logic;
SIGNAL \HD~2160_q\ : std_logic;
SIGNAL \HD~2288_q\ : std_logic;
SIGNAL \HD~2224_q\ : std_logic;
SIGNAL \HD~2096_q\ : std_logic;
SIGNAL \HD~4281_combout\ : std_logic;
SIGNAL \HD~4282_combout\ : std_logic;
SIGNAL \HD~2064_q\ : std_logic;
SIGNAL \HD~2128_q\ : std_logic;
SIGNAL \HD~4283_combout\ : std_logic;
SIGNAL \HD~2256_q\ : std_logic;
SIGNAL \HD~2192_q\ : std_logic;
SIGNAL \HD~4284_combout\ : std_logic;
SIGNAL \HD~4285_combout\ : std_logic;
SIGNAL \HD~2352_q\ : std_logic;
SIGNAL \HD~2480feeder_combout\ : std_logic;
SIGNAL \HD~2480_q\ : std_logic;
SIGNAL \HD~4286_combout\ : std_logic;
SIGNAL \HD~2544_q\ : std_logic;
SIGNAL \HD~2416feeder_combout\ : std_logic;
SIGNAL \HD~2416_q\ : std_logic;
SIGNAL \HD~4287_combout\ : std_logic;
SIGNAL \HD~2384_q\ : std_logic;
SIGNAL \HD~2320_q\ : std_logic;
SIGNAL \HD~4279_combout\ : std_logic;
SIGNAL \HD~2512_q\ : std_logic;
SIGNAL \HD~2448_q\ : std_logic;
SIGNAL \HD~4280_combout\ : std_logic;
SIGNAL \HD~4288_combout\ : std_logic;
SIGNAL \HD~2608_q\ : std_logic;
SIGNAL \HD~2864_q\ : std_logic;
SIGNAL \HD~2832_q\ : std_logic;
SIGNAL \HD~2576_q\ : std_logic;
SIGNAL \HD~4273_combout\ : std_logic;
SIGNAL \HD~4274_combout\ : std_logic;
SIGNAL \HD~2960_q\ : std_logic;
SIGNAL \HD~2992_q\ : std_logic;
SIGNAL \HD~2704_q\ : std_logic;
SIGNAL \HD~2736feeder_combout\ : std_logic;
SIGNAL \HD~2736_q\ : std_logic;
SIGNAL \HD~4271_combout\ : std_logic;
SIGNAL \HD~4272_combout\ : std_logic;
SIGNAL \HD~4275_combout\ : std_logic;
SIGNAL \HD~3024feeder_combout\ : std_logic;
SIGNAL \HD~3024_q\ : std_logic;
SIGNAL \HD~3056_q\ : std_logic;
SIGNAL \HD~2768_q\ : std_logic;
SIGNAL \HD~2800feeder_combout\ : std_logic;
SIGNAL \HD~2800_q\ : std_logic;
SIGNAL \HD~4276_combout\ : std_logic;
SIGNAL \HD~4277_combout\ : std_logic;
SIGNAL \HD~2896_q\ : std_logic;
SIGNAL \HD~2640_q\ : std_logic;
SIGNAL \HD~4269_combout\ : std_logic;
SIGNAL \HD~2928_q\ : std_logic;
SIGNAL \HD~2672_q\ : std_logic;
SIGNAL \HD~4270_combout\ : std_logic;
SIGNAL \HD~4278_combout\ : std_logic;
SIGNAL \HD~4289_combout\ : std_logic;
SIGNAL \HD~3088_q\ : std_logic;
SIGNAL \HD~3120feeder_combout\ : std_logic;
SIGNAL \HD~3120_q\ : std_logic;
SIGNAL \HD~4268_combout\ : std_logic;
SIGNAL \HD~720feeder_combout\ : std_logic;
SIGNAL \HD~720_q\ : std_logic;
SIGNAL \HD~656_q\ : std_logic;
SIGNAL \HD~4253_combout\ : std_logic;
SIGNAL \HD~1744_q\ : std_logic;
SIGNAL \HD~1680feeder_combout\ : std_logic;
SIGNAL \HD~1680_q\ : std_logic;
SIGNAL \HD~4254_combout\ : std_logic;
SIGNAL \HD~528_q\ : std_logic;
SIGNAL \HD~592_q\ : std_logic;
SIGNAL \HD~4246_combout\ : std_logic;
SIGNAL \HD~1616_q\ : std_logic;
SIGNAL \HD~1552feeder_combout\ : std_logic;
SIGNAL \HD~1552_q\ : std_logic;
SIGNAL \HD~4247_combout\ : std_logic;
SIGNAL \HD~208feeder_combout\ : std_logic;
SIGNAL \HD~208_q\ : std_logic;
SIGNAL \HD~144_q\ : std_logic;
SIGNAL \HD~4248_combout\ : std_logic;
SIGNAL \HD~1232_q\ : std_logic;
SIGNAL \HD~1168_q\ : std_logic;
SIGNAL \HD~4249_combout\ : std_logic;
SIGNAL \HD~1040feeder_combout\ : std_logic;
SIGNAL \HD~1040_q\ : std_logic;
SIGNAL \HD~1104_q\ : std_logic;
SIGNAL \HD~16_q\ : std_logic;
SIGNAL \HD~80feeder_combout\ : std_logic;
SIGNAL \HD~80_q\ : std_logic;
SIGNAL \HD~4250_combout\ : std_logic;
SIGNAL \HD~4251_combout\ : std_logic;
SIGNAL \HD~4252_combout\ : std_logic;
SIGNAL \HD~4255_combout\ : std_logic;
SIGNAL \HD~976_q\ : std_logic;
SIGNAL \HD~912_q\ : std_logic;
SIGNAL \HD~4243_combout\ : std_logic;
SIGNAL \HD~2000_q\ : std_logic;
SIGNAL \HD~1936_q\ : std_logic;
SIGNAL \HD~4244_combout\ : std_logic;
SIGNAL \HD~1808_q\ : std_logic;
SIGNAL \HD~784_q\ : std_logic;
SIGNAL \HD~4236_combout\ : std_logic;
SIGNAL \HD~1872_q\ : std_logic;
SIGNAL \HD~848feeder_combout\ : std_logic;
SIGNAL \HD~848_q\ : std_logic;
SIGNAL \HD~4237_combout\ : std_logic;
SIGNAL \HD~464_q\ : std_logic;
SIGNAL \HD~1488_q\ : std_logic;
SIGNAL \HD~1424_q\ : std_logic;
SIGNAL \HD~400_q\ : std_logic;
SIGNAL \HD~4238_combout\ : std_logic;
SIGNAL \HD~4239_combout\ : std_logic;
SIGNAL \HD~1296_q\ : std_logic;
SIGNAL \HD~272_q\ : std_logic;
SIGNAL \HD~4240_combout\ : std_logic;
SIGNAL \HD~1360_q\ : std_logic;
SIGNAL \HD~336feeder_combout\ : std_logic;
SIGNAL \HD~336_q\ : std_logic;
SIGNAL \HD~4241_combout\ : std_logic;
SIGNAL \HD~4242_combout\ : std_logic;
SIGNAL \HD~4245_combout\ : std_logic;
SIGNAL \HD~4256_combout\ : std_logic;
SIGNAL \HD~560_q\ : std_logic;
SIGNAL \HD~1584_q\ : std_logic;
SIGNAL \HD~4226_combout\ : std_logic;
SIGNAL \HD~1712_q\ : std_logic;
SIGNAL \HD~688feeder_combout\ : std_logic;
SIGNAL \HD~688_q\ : std_logic;
SIGNAL \HD~4227_combout\ : std_logic;
SIGNAL \HD~624_q\ : std_logic;
SIGNAL \HD~752_q\ : std_logic;
SIGNAL \HD~4233_combout\ : std_logic;
SIGNAL \HD~1776_q\ : std_logic;
SIGNAL \HD~1648feeder_combout\ : std_logic;
SIGNAL \HD~1648_q\ : std_logic;
SIGNAL \HD~4234_combout\ : std_logic;
SIGNAL \HD~176_q\ : std_logic;
SIGNAL \HD~1200_q\ : std_logic;
SIGNAL \HD~1072_q\ : std_logic;
SIGNAL \HD~48_q\ : std_logic;
SIGNAL \HD~4230_combout\ : std_logic;
SIGNAL \HD~4231_combout\ : std_logic;
SIGNAL \HD~1136feeder_combout\ : std_logic;
SIGNAL \HD~1136_q\ : std_logic;
SIGNAL \HD~1264_q\ : std_logic;
SIGNAL \HD~112_q\ : std_logic;
SIGNAL \HD~240_q\ : std_logic;
SIGNAL \HD~4228_combout\ : std_logic;
SIGNAL \HD~4229_combout\ : std_logic;
SIGNAL \HD~4232_combout\ : std_logic;
SIGNAL \HD~4235_combout\ : std_logic;
SIGNAL \HD~816_q\ : std_logic;
SIGNAL \HD~1840feeder_combout\ : std_logic;
SIGNAL \HD~1840_q\ : std_logic;
SIGNAL \HD~4257_combout\ : std_logic;
SIGNAL \HD~1968_q\ : std_logic;
SIGNAL \HD~944feeder_combout\ : std_logic;
SIGNAL \HD~944_q\ : std_logic;
SIGNAL \HD~4258_combout\ : std_logic;
SIGNAL \HD~432feeder_combout\ : std_logic;
SIGNAL \HD~432_q\ : std_logic;
SIGNAL \HD~1456_q\ : std_logic;
SIGNAL \HD~304_q\ : std_logic;
SIGNAL \HD~1328_q\ : std_logic;
SIGNAL \HD~4261_combout\ : std_logic;
SIGNAL \HD~4262_combout\ : std_logic;
SIGNAL \HD~1392feeder_combout\ : std_logic;
SIGNAL \HD~1392_q\ : std_logic;
SIGNAL \HD~368_q\ : std_logic;
SIGNAL \HD~4259_combout\ : std_logic;
SIGNAL \HD~1520_q\ : std_logic;
SIGNAL \HD~496feeder_combout\ : std_logic;
SIGNAL \HD~496_q\ : std_logic;
SIGNAL \HD~4260_combout\ : std_logic;
SIGNAL \HD~4263_combout\ : std_logic;
SIGNAL \HD~1904feeder_combout\ : std_logic;
SIGNAL \HD~1904_q\ : std_logic;
SIGNAL \HD~880_q\ : std_logic;
SIGNAL \HD~4264_combout\ : std_logic;
SIGNAL \HD~1008_q\ : std_logic;
SIGNAL \HD~2032_q\ : std_logic;
SIGNAL \HD~4265_combout\ : std_logic;
SIGNAL \HD~4266_combout\ : std_logic;
SIGNAL \HD~4267_combout\ : std_logic;
SIGNAL \HD~4290_combout\ : std_logic;
SIGNAL \data_write[17]~input_o\ : std_logic;
SIGNAL \HD~3089_q\ : std_logic;
SIGNAL \HD~3121feeder_combout\ : std_logic;
SIGNAL \HD~3121_q\ : std_logic;
SIGNAL \HD~4333_combout\ : std_logic;
SIGNAL \HD~337_q\ : std_logic;
SIGNAL \HD~1361feeder_combout\ : std_logic;
SIGNAL \HD~1361_q\ : std_logic;
SIGNAL \HD~4293_combout\ : std_logic;
SIGNAL \HD~1393_q\ : std_logic;
SIGNAL \HD~369_q\ : std_logic;
SIGNAL \HD~4294_combout\ : std_logic;
SIGNAL \HD~113feeder_combout\ : std_logic;
SIGNAL \HD~113_q\ : std_logic;
SIGNAL \HD~1137_q\ : std_logic;
SIGNAL \HD~1105feeder_combout\ : std_logic;
SIGNAL \HD~1105_q\ : std_logic;
SIGNAL \HD~81_q\ : std_logic;
SIGNAL \HD~4295_combout\ : std_logic;
SIGNAL \HD~4296_combout\ : std_logic;
SIGNAL \HD~4297_combout\ : std_logic;
SIGNAL \HD~593_q\ : std_logic;
SIGNAL \HD~1617_q\ : std_logic;
SIGNAL \HD~4291_combout\ : std_logic;
SIGNAL \HD~1649_q\ : std_logic;
SIGNAL \HD~625_q\ : std_logic;
SIGNAL \HD~4292_combout\ : std_logic;
SIGNAL \HD~881_q\ : std_logic;
SIGNAL \HD~1905_q\ : std_logic;
SIGNAL \HD~1873feeder_combout\ : std_logic;
SIGNAL \HD~1873_q\ : std_logic;
SIGNAL \HD~849_q\ : std_logic;
SIGNAL \HD~4298_combout\ : std_logic;
SIGNAL \HD~4299_combout\ : std_logic;
SIGNAL \HD~4300_combout\ : std_logic;
SIGNAL \HD~945feeder_combout\ : std_logic;
SIGNAL \HD~945_q\ : std_logic;
SIGNAL \HD~1969_q\ : std_logic;
SIGNAL \HD~1713_q\ : std_logic;
SIGNAL \HD~689_q\ : std_logic;
SIGNAL \HD~4308_combout\ : std_logic;
SIGNAL \HD~4309_combout\ : std_logic;
SIGNAL \HD~913_q\ : std_logic;
SIGNAL \HD~1937_q\ : std_logic;
SIGNAL \HD~657_q\ : std_logic;
SIGNAL \HD~1681feeder_combout\ : std_logic;
SIGNAL \HD~1681_q\ : std_logic;
SIGNAL \HD~4303_combout\ : std_logic;
SIGNAL \HD~4304_combout\ : std_logic;
SIGNAL \HD~145_q\ : std_logic;
SIGNAL \HD~1169_q\ : std_logic;
SIGNAL \HD~4305_combout\ : std_logic;
SIGNAL \HD~1425_q\ : std_logic;
SIGNAL \HD~401_q\ : std_logic;
SIGNAL \HD~4306_combout\ : std_logic;
SIGNAL \HD~4307_combout\ : std_logic;
SIGNAL \HD~177_q\ : std_logic;
SIGNAL \HD~1201feeder_combout\ : std_logic;
SIGNAL \HD~1201_q\ : std_logic;
SIGNAL \HD~4301_combout\ : std_logic;
SIGNAL \HD~1457_q\ : std_logic;
SIGNAL \HD~433feeder_combout\ : std_logic;
SIGNAL \HD~433_q\ : std_logic;
SIGNAL \HD~4302_combout\ : std_logic;
SIGNAL \HD~4310_combout\ : std_logic;
SIGNAL \HD~785feeder_combout\ : std_logic;
SIGNAL \HD~785_q\ : std_logic;
SIGNAL \HD~817_q\ : std_logic;
SIGNAL \HD~529_q\ : std_logic;
SIGNAL \HD~561_q\ : std_logic;
SIGNAL \HD~4311_combout\ : std_logic;
SIGNAL \HD~4312_combout\ : std_logic;
SIGNAL \HD~1553_q\ : std_logic;
SIGNAL \HD~1585_q\ : std_logic;
SIGNAL \HD~4318_combout\ : std_logic;
SIGNAL \HD~1841_q\ : std_logic;
SIGNAL \HD~1809feeder_combout\ : std_logic;
SIGNAL \HD~1809_q\ : std_logic;
SIGNAL \HD~4319_combout\ : std_logic;
SIGNAL \HD~1041_q\ : std_logic;
SIGNAL \HD~1073_q\ : std_logic;
SIGNAL \HD~4313_combout\ : std_logic;
SIGNAL \HD~1329_q\ : std_logic;
SIGNAL \HD~1297_q\ : std_logic;
SIGNAL \HD~4314_combout\ : std_logic;
SIGNAL \HD~17_q\ : std_logic;
SIGNAL \HD~49_q\ : std_logic;
SIGNAL \HD~4315_combout\ : std_logic;
SIGNAL \HD~305_q\ : std_logic;
SIGNAL \HD~273_q\ : std_logic;
SIGNAL \HD~4316_combout\ : std_logic;
SIGNAL \HD~4317_combout\ : std_logic;
SIGNAL \HD~4320_combout\ : std_logic;
SIGNAL \HD~4321_combout\ : std_logic;
SIGNAL \HD~1777feeder_combout\ : std_logic;
SIGNAL \HD~1777_q\ : std_logic;
SIGNAL \HD~1265_q\ : std_logic;
SIGNAL \HD~1521feeder_combout\ : std_logic;
SIGNAL \HD~1521_q\ : std_logic;
SIGNAL \HD~4329_combout\ : std_logic;
SIGNAL \HD~2033_q\ : std_logic;
SIGNAL \HD~4330_combout\ : std_logic;
SIGNAL \HD~241_q\ : std_logic;
SIGNAL \HD~497feeder_combout\ : std_logic;
SIGNAL \HD~497_q\ : std_logic;
SIGNAL \HD~4322_combout\ : std_logic;
SIGNAL \HD~1009_q\ : std_logic;
SIGNAL \HD~753_q\ : std_logic;
SIGNAL \HD~4323_combout\ : std_logic;
SIGNAL \HD~721_q\ : std_logic;
SIGNAL \HD~465_q\ : std_logic;
SIGNAL \HD~209_q\ : std_logic;
SIGNAL \HD~4326_combout\ : std_logic;
SIGNAL \HD~977_q\ : std_logic;
SIGNAL \HD~4327_combout\ : std_logic;
SIGNAL \HD~1233_q\ : std_logic;
SIGNAL \HD~1489feeder_combout\ : std_logic;
SIGNAL \HD~1489_q\ : std_logic;
SIGNAL \HD~4324_combout\ : std_logic;
SIGNAL \HD~2001_q\ : std_logic;
SIGNAL \HD~1745_q\ : std_logic;
SIGNAL \HD~4325_combout\ : std_logic;
SIGNAL \HD~4328_combout\ : std_logic;
SIGNAL \HD~4331_combout\ : std_logic;
SIGNAL \HD~4332_combout\ : std_logic;
SIGNAL \HD~2225_q\ : std_logic;
SIGNAL \HD~2289_q\ : std_logic;
SIGNAL \HD~2097_q\ : std_logic;
SIGNAL \HD~2161_q\ : std_logic;
SIGNAL \HD~4344_combout\ : std_logic;
SIGNAL \HD~4345_combout\ : std_logic;
SIGNAL \HD~2193_q\ : std_logic;
SIGNAL \HD~2257_q\ : std_logic;
SIGNAL \HD~2129feeder_combout\ : std_logic;
SIGNAL \HD~2129_q\ : std_logic;
SIGNAL \HD~2065_q\ : std_logic;
SIGNAL \HD~4348_combout\ : std_logic;
SIGNAL \HD~4349_combout\ : std_logic;
SIGNAL \HD~2321_q\ : std_logic;
SIGNAL \HD~2449_q\ : std_logic;
SIGNAL \HD~4346_combout\ : std_logic;
SIGNAL \HD~2513_q\ : std_logic;
SIGNAL \HD~2385_q\ : std_logic;
SIGNAL \HD~4347_combout\ : std_logic;
SIGNAL \HD~4350_combout\ : std_logic;
SIGNAL \HD~2481feeder_combout\ : std_logic;
SIGNAL \HD~2481_q\ : std_logic;
SIGNAL \HD~2545_q\ : std_logic;
SIGNAL \HD~2353_q\ : std_logic;
SIGNAL \HD~2417_q\ : std_logic;
SIGNAL \HD~4351_combout\ : std_logic;
SIGNAL \HD~4352_combout\ : std_logic;
SIGNAL \HD~4353_combout\ : std_logic;
SIGNAL \HD~2705_q\ : std_logic;
SIGNAL \HD~2961_q\ : std_logic;
SIGNAL \HD~4336_combout\ : std_logic;
SIGNAL \HD~2993_q\ : std_logic;
SIGNAL \HD~2737_q\ : std_logic;
SIGNAL \HD~4337_combout\ : std_logic;
SIGNAL \HD~2609_q\ : std_logic;
SIGNAL \HD~2577_q\ : std_logic;
SIGNAL \HD~4338_combout\ : std_logic;
SIGNAL \HD~2865_q\ : std_logic;
SIGNAL \HD~2833_q\ : std_logic;
SIGNAL \HD~4339_combout\ : std_logic;
SIGNAL \HD~4340_combout\ : std_logic;
SIGNAL \HD~2769_q\ : std_logic;
SIGNAL \HD~3025_q\ : std_logic;
SIGNAL \HD~4341_combout\ : std_logic;
SIGNAL \HD~3057_q\ : std_logic;
SIGNAL \HD~2801_q\ : std_logic;
SIGNAL \HD~4342_combout\ : std_logic;
SIGNAL \HD~2673_q\ : std_logic;
SIGNAL \HD~2641_q\ : std_logic;
SIGNAL \HD~4334_combout\ : std_logic;
SIGNAL \HD~2897feeder_combout\ : std_logic;
SIGNAL \HD~2897_q\ : std_logic;
SIGNAL \HD~2929_q\ : std_logic;
SIGNAL \HD~4335_combout\ : std_logic;
SIGNAL \HD~4343_combout\ : std_logic;
SIGNAL \HD~4354_combout\ : std_logic;
SIGNAL \HD~4355_combout\ : std_logic;
SIGNAL \data_write[18]~input_o\ : std_logic;
SIGNAL \HD~2770_q\ : std_logic;
SIGNAL \HD~2802_q\ : std_logic;
SIGNAL \HD~4406_combout\ : std_logic;
SIGNAL \HD~3058_q\ : std_logic;
SIGNAL \HD~3026_q\ : std_logic;
SIGNAL \HD~4407_combout\ : std_logic;
SIGNAL \HD~2706_q\ : std_logic;
SIGNAL \HD~2738_q\ : std_logic;
SIGNAL \HD~4401_combout\ : std_logic;
SIGNAL \HD~2994_q\ : std_logic;
SIGNAL \HD~2962_q\ : std_logic;
SIGNAL \HD~4402_combout\ : std_logic;
SIGNAL \HD~2578_q\ : std_logic;
SIGNAL \HD~2834_q\ : std_logic;
SIGNAL \HD~4403_combout\ : std_logic;
SIGNAL \HD~2866_q\ : std_logic;
SIGNAL \HD~2610_q\ : std_logic;
SIGNAL \HD~4404_combout\ : std_logic;
SIGNAL \HD~4405_combout\ : std_logic;
SIGNAL \HD~2642_q\ : std_logic;
SIGNAL \HD~2898_q\ : std_logic;
SIGNAL \HD~4399_combout\ : std_logic;
SIGNAL \HD~2930_q\ : std_logic;
SIGNAL \HD~2674_q\ : std_logic;
SIGNAL \HD~4400_combout\ : std_logic;
SIGNAL \HD~4408_combout\ : std_logic;
SIGNAL \HD~2418_q\ : std_logic;
SIGNAL \HD~2354_q\ : std_logic;
SIGNAL \HD~2482feeder_combout\ : std_logic;
SIGNAL \HD~2482_q\ : std_logic;
SIGNAL \HD~4416_combout\ : std_logic;
SIGNAL \HD~2546_q\ : std_logic;
SIGNAL \HD~4417_combout\ : std_logic;
SIGNAL \HD~2450_q\ : std_logic;
SIGNAL \HD~2514_q\ : std_logic;
SIGNAL \HD~2322_q\ : std_logic;
SIGNAL \HD~2386_q\ : std_logic;
SIGNAL \HD~4409_combout\ : std_logic;
SIGNAL \HD~4410_combout\ : std_logic;
SIGNAL \HD~2066_q\ : std_logic;
SIGNAL \HD~2130feeder_combout\ : std_logic;
SIGNAL \HD~2130_q\ : std_logic;
SIGNAL \HD~4413_combout\ : std_logic;
SIGNAL \HD~2258_q\ : std_logic;
SIGNAL \HD~2194_q\ : std_logic;
SIGNAL \HD~4414_combout\ : std_logic;
SIGNAL \HD~2098_q\ : std_logic;
SIGNAL \HD~2226feeder_combout\ : std_logic;
SIGNAL \HD~2226_q\ : std_logic;
SIGNAL \HD~4411_combout\ : std_logic;
SIGNAL \HD~2290_q\ : std_logic;
SIGNAL \HD~2162_q\ : std_logic;
SIGNAL \HD~4412_combout\ : std_logic;
SIGNAL \HD~4415_combout\ : std_logic;
SIGNAL \HD~4418_combout\ : std_logic;
SIGNAL \HD~4419_combout\ : std_logic;
SIGNAL \HD~3090_q\ : std_logic;
SIGNAL \HD~3122_q\ : std_logic;
SIGNAL \HD~4398_combout\ : std_logic;
SIGNAL \HD~1010_q\ : std_logic;
SIGNAL \HD~498_q\ : std_logic;
SIGNAL \HD~1522feeder_combout\ : std_logic;
SIGNAL \HD~1522_q\ : std_logic;
SIGNAL \HD~4394_combout\ : std_logic;
SIGNAL \HD~2034_q\ : std_logic;
SIGNAL \HD~4395_combout\ : std_logic;
SIGNAL \HD~882_q\ : std_logic;
SIGNAL \HD~1906_q\ : std_logic;
SIGNAL \HD~370_q\ : std_logic;
SIGNAL \HD~1394_q\ : std_logic;
SIGNAL \HD~4387_combout\ : std_logic;
SIGNAL \HD~4388_combout\ : std_logic;
SIGNAL \HD~1458feeder_combout\ : std_logic;
SIGNAL \HD~1458_q\ : std_logic;
SIGNAL \HD~434_q\ : std_logic;
SIGNAL \HD~4389_combout\ : std_logic;
SIGNAL \HD~1970_q\ : std_logic;
SIGNAL \HD~946feeder_combout\ : std_logic;
SIGNAL \HD~946_q\ : std_logic;
SIGNAL \HD~4390_combout\ : std_logic;
SIGNAL \HD~306_q\ : std_logic;
SIGNAL \HD~1330_q\ : std_logic;
SIGNAL \HD~4391_combout\ : std_logic;
SIGNAL \HD~818_q\ : std_logic;
SIGNAL \HD~1842_q\ : std_logic;
SIGNAL \HD~4392_combout\ : std_logic;
SIGNAL \HD~4393_combout\ : std_logic;
SIGNAL \HD~4396_combout\ : std_logic;
SIGNAL \HD~1586_q\ : std_logic;
SIGNAL \HD~1650_q\ : std_logic;
SIGNAL \HD~4373_combout\ : std_logic;
SIGNAL \HD~1714_q\ : std_logic;
SIGNAL \HD~1778_q\ : std_logic;
SIGNAL \HD~4374_combout\ : std_logic;
SIGNAL \HD~626feeder_combout\ : std_logic;
SIGNAL \HD~626_q\ : std_logic;
SIGNAL \HD~562_q\ : std_logic;
SIGNAL \HD~690_q\ : std_logic;
SIGNAL \HD~4366_combout\ : std_logic;
SIGNAL \HD~754_q\ : std_logic;
SIGNAL \HD~4367_combout\ : std_logic;
SIGNAL \HD~1202_q\ : std_logic;
SIGNAL \HD~1074_q\ : std_logic;
SIGNAL \HD~1138_q\ : std_logic;
SIGNAL \HD~4368_combout\ : std_logic;
SIGNAL \HD~1266_q\ : std_logic;
SIGNAL \HD~4369_combout\ : std_logic;
SIGNAL \HD~50_q\ : std_logic;
SIGNAL \HD~178_q\ : std_logic;
SIGNAL \HD~4370_combout\ : std_logic;
SIGNAL \HD~242_q\ : std_logic;
SIGNAL \HD~114feeder_combout\ : std_logic;
SIGNAL \HD~114_q\ : std_logic;
SIGNAL \HD~4371_combout\ : std_logic;
SIGNAL \HD~4372_combout\ : std_logic;
SIGNAL \HD~4375_combout\ : std_logic;
SIGNAL \HD~658_q\ : std_logic;
SIGNAL \HD~530_q\ : std_logic;
SIGNAL \HD~4376_combout\ : std_logic;
SIGNAL \HD~722_q\ : std_logic;
SIGNAL \HD~594_q\ : std_logic;
SIGNAL \HD~4377_combout\ : std_logic;
SIGNAL \HD~1682_q\ : std_logic;
SIGNAL \HD~1618_q\ : std_logic;
SIGNAL \HD~1554_q\ : std_logic;
SIGNAL \HD~4383_combout\ : std_logic;
SIGNAL \HD~1746_q\ : std_logic;
SIGNAL \HD~4384_combout\ : std_logic;
SIGNAL \HD~1106_q\ : std_logic;
SIGNAL \HD~1234_q\ : std_logic;
SIGNAL \HD~1042_q\ : std_logic;
SIGNAL \HD~1170_q\ : std_logic;
SIGNAL \HD~4378_combout\ : std_logic;
SIGNAL \HD~4379_combout\ : std_logic;
SIGNAL \HD~18_q\ : std_logic;
SIGNAL \HD~146feeder_combout\ : std_logic;
SIGNAL \HD~146_q\ : std_logic;
SIGNAL \HD~4380_combout\ : std_logic;
SIGNAL \HD~210_q\ : std_logic;
SIGNAL \HD~82_q\ : std_logic;
SIGNAL \HD~4381_combout\ : std_logic;
SIGNAL \HD~4382_combout\ : std_logic;
SIGNAL \HD~4385_combout\ : std_logic;
SIGNAL \HD~4386_combout\ : std_logic;
SIGNAL \HD~1938feeder_combout\ : std_logic;
SIGNAL \HD~1938_q\ : std_logic;
SIGNAL \HD~2002_q\ : std_logic;
SIGNAL \HD~1874_q\ : std_logic;
SIGNAL \HD~1810_q\ : std_logic;
SIGNAL \HD~4363_combout\ : std_logic;
SIGNAL \HD~4364_combout\ : std_logic;
SIGNAL \HD~786_q\ : std_logic;
SIGNAL \HD~914feeder_combout\ : std_logic;
SIGNAL \HD~914_q\ : std_logic;
SIGNAL \HD~4356_combout\ : std_logic;
SIGNAL \HD~978_q\ : std_logic;
SIGNAL \HD~850_q\ : std_logic;
SIGNAL \HD~4357_combout\ : std_logic;
SIGNAL \HD~1426_q\ : std_logic;
SIGNAL \HD~1490_q\ : std_logic;
SIGNAL \HD~1298_q\ : std_logic;
SIGNAL \HD~1362feeder_combout\ : std_logic;
SIGNAL \HD~1362_q\ : std_logic;
SIGNAL \HD~4358_combout\ : std_logic;
SIGNAL \HD~4359_combout\ : std_logic;
SIGNAL \HD~274_q\ : std_logic;
SIGNAL \HD~402feeder_combout\ : std_logic;
SIGNAL \HD~402_q\ : std_logic;
SIGNAL \HD~4360_combout\ : std_logic;
SIGNAL \HD~466_q\ : std_logic;
SIGNAL \HD~338_q\ : std_logic;
SIGNAL \HD~4361_combout\ : std_logic;
SIGNAL \HD~4362_combout\ : std_logic;
SIGNAL \HD~4365_combout\ : std_logic;
SIGNAL \HD~4397_combout\ : std_logic;
SIGNAL \HD~4420_combout\ : std_logic;
SIGNAL \data_write[19]~input_o\ : std_logic;
SIGNAL \HD~2355_q\ : std_logic;
SIGNAL \HD~2419feeder_combout\ : std_logic;
SIGNAL \HD~2419_q\ : std_logic;
SIGNAL \HD~4481_combout\ : std_logic;
SIGNAL \HD~2547_q\ : std_logic;
SIGNAL \HD~2483_q\ : std_logic;
SIGNAL \HD~4482_combout\ : std_logic;
SIGNAL \HD~2099_q\ : std_logic;
SIGNAL \HD~2163feeder_combout\ : std_logic;
SIGNAL \HD~2163_q\ : std_logic;
SIGNAL \HD~4474_combout\ : std_logic;
SIGNAL \HD~2291_q\ : std_logic;
SIGNAL \HD~2227_q\ : std_logic;
SIGNAL \HD~4475_combout\ : std_logic;
SIGNAL \HD~2323_q\ : std_logic;
SIGNAL \HD~2451_q\ : std_logic;
SIGNAL \HD~4476_combout\ : std_logic;
SIGNAL \HD~2515_q\ : std_logic;
SIGNAL \HD~2387_q\ : std_logic;
SIGNAL \HD~4477_combout\ : std_logic;
SIGNAL \HD~2195feeder_combout\ : std_logic;
SIGNAL \HD~2195_q\ : std_logic;
SIGNAL \HD~2259_q\ : std_logic;
SIGNAL \HD~2067_q\ : std_logic;
SIGNAL \HD~2131_q\ : std_logic;
SIGNAL \HD~4478_combout\ : std_logic;
SIGNAL \HD~4479_combout\ : std_logic;
SIGNAL \HD~4480_combout\ : std_logic;
SIGNAL \HD~4483_combout\ : std_logic;
SIGNAL \HD~2771_q\ : std_logic;
SIGNAL \HD~3027_q\ : std_logic;
SIGNAL \HD~4471_combout\ : std_logic;
SIGNAL \HD~3059_q\ : std_logic;
SIGNAL \HD~2803_q\ : std_logic;
SIGNAL \HD~4472_combout\ : std_logic;
SIGNAL \HD~2835_q\ : std_logic;
SIGNAL \HD~2867_q\ : std_logic;
SIGNAL \HD~2579_q\ : std_logic;
SIGNAL \HD~2611feeder_combout\ : std_logic;
SIGNAL \HD~2611_q\ : std_logic;
SIGNAL \HD~4468_combout\ : std_logic;
SIGNAL \HD~4469_combout\ : std_logic;
SIGNAL \HD~2707_q\ : std_logic;
SIGNAL \HD~2963_q\ : std_logic;
SIGNAL \HD~4466_combout\ : std_logic;
SIGNAL \HD~2995_q\ : std_logic;
SIGNAL \HD~2739_q\ : std_logic;
SIGNAL \HD~4467_combout\ : std_logic;
SIGNAL \HD~4470_combout\ : std_logic;
SIGNAL \HD~2643_q\ : std_logic;
SIGNAL \HD~2675feeder_combout\ : std_logic;
SIGNAL \HD~2675_q\ : std_logic;
SIGNAL \HD~4464_combout\ : std_logic;
SIGNAL \HD~2931_q\ : std_logic;
SIGNAL \HD~2899_q\ : std_logic;
SIGNAL \HD~4465_combout\ : std_logic;
SIGNAL \HD~4473_combout\ : std_logic;
SIGNAL \HD~4484_combout\ : std_logic;
SIGNAL \HD~1011_q\ : std_logic;
SIGNAL \HD~2035_q\ : std_logic;
SIGNAL \HD~499_q\ : std_logic;
SIGNAL \HD~1523_q\ : std_logic;
SIGNAL \HD~4459_combout\ : std_logic;
SIGNAL \HD~4460_combout\ : std_logic;
SIGNAL \HD~243_q\ : std_logic;
SIGNAL \HD~1267_q\ : std_logic;
SIGNAL \HD~4454_combout\ : std_logic;
SIGNAL \HD~1779_q\ : std_logic;
SIGNAL \HD~755_q\ : std_logic;
SIGNAL \HD~4455_combout\ : std_logic;
SIGNAL \HD~211_q\ : std_logic;
SIGNAL \HD~1235_q\ : std_logic;
SIGNAL \HD~4456_combout\ : std_logic;
SIGNAL \HD~1747_q\ : std_logic;
SIGNAL \HD~723_q\ : std_logic;
SIGNAL \HD~4457_combout\ : std_logic;
SIGNAL \HD~4458_combout\ : std_logic;
SIGNAL \HD~979_q\ : std_logic;
SIGNAL \HD~467_q\ : std_logic;
SIGNAL \HD~1491_q\ : std_logic;
SIGNAL \HD~4452_combout\ : std_logic;
SIGNAL \HD~2003_q\ : std_logic;
SIGNAL \HD~4453_combout\ : std_logic;
SIGNAL \HD~4461_combout\ : std_logic;
SIGNAL \HD~1715feeder_combout\ : std_logic;
SIGNAL \HD~1715_q\ : std_logic;
SIGNAL \HD~1971_q\ : std_logic;
SIGNAL \HD~1939_q\ : std_logic;
SIGNAL \HD~1683_q\ : std_logic;
SIGNAL \HD~4428_combout\ : std_logic;
SIGNAL \HD~4429_combout\ : std_logic;
SIGNAL \HD~147_q\ : std_logic;
SIGNAL \HD~179_q\ : std_logic;
SIGNAL \HD~4425_combout\ : std_logic;
SIGNAL \HD~435_q\ : std_logic;
SIGNAL \HD~403feeder_combout\ : std_logic;
SIGNAL \HD~403_q\ : std_logic;
SIGNAL \HD~4426_combout\ : std_logic;
SIGNAL \HD~1171_q\ : std_logic;
SIGNAL \HD~1427feeder_combout\ : std_logic;
SIGNAL \HD~1427_q\ : std_logic;
SIGNAL \HD~4423_combout\ : std_logic;
SIGNAL \HD~1459_q\ : std_logic;
SIGNAL \HD~1203feeder_combout\ : std_logic;
SIGNAL \HD~1203_q\ : std_logic;
SIGNAL \HD~4424_combout\ : std_logic;
SIGNAL \HD~4427_combout\ : std_logic;
SIGNAL \HD~915feeder_combout\ : std_logic;
SIGNAL \HD~915_q\ : std_logic;
SIGNAL \HD~659_q\ : std_logic;
SIGNAL \HD~691feeder_combout\ : std_logic;
SIGNAL \HD~691_q\ : std_logic;
SIGNAL \HD~4421_combout\ : std_logic;
SIGNAL \HD~947_q\ : std_logic;
SIGNAL \HD~4422_combout\ : std_logic;
SIGNAL \HD~4430_combout\ : std_logic;
SIGNAL \HD~851feeder_combout\ : std_logic;
SIGNAL \HD~851_q\ : std_logic;
SIGNAL \HD~883_q\ : std_logic;
SIGNAL \HD~595_q\ : std_logic;
SIGNAL \HD~627feeder_combout\ : std_logic;
SIGNAL \HD~627_q\ : std_logic;
SIGNAL \HD~4431_combout\ : std_logic;
SIGNAL \HD~4432_combout\ : std_logic;
SIGNAL \HD~1619_q\ : std_logic;
SIGNAL \HD~1875_q\ : std_logic;
SIGNAL \HD~4438_combout\ : std_logic;
SIGNAL \HD~1907_q\ : std_logic;
SIGNAL \HD~1651_q\ : std_logic;
SIGNAL \HD~4439_combout\ : std_logic;
SIGNAL \HD~1363_q\ : std_logic;
SIGNAL \HD~1107_q\ : std_logic;
SIGNAL \HD~4433_combout\ : std_logic;
SIGNAL \HD~1395_q\ : std_logic;
SIGNAL \HD~1139_q\ : std_logic;
SIGNAL \HD~4434_combout\ : std_logic;
SIGNAL \HD~115feeder_combout\ : std_logic;
SIGNAL \HD~115_q\ : std_logic;
SIGNAL \HD~83_q\ : std_logic;
SIGNAL \HD~4435_combout\ : std_logic;
SIGNAL \HD~371_q\ : std_logic;
SIGNAL \HD~339_q\ : std_logic;
SIGNAL \HD~4436_combout\ : std_logic;
SIGNAL \HD~4437_combout\ : std_logic;
SIGNAL \HD~4440_combout\ : std_logic;
SIGNAL \HD~1555_q\ : std_logic;
SIGNAL \HD~1811_q\ : std_logic;
SIGNAL \HD~4448_combout\ : std_logic;
SIGNAL \HD~1843_q\ : std_logic;
SIGNAL \HD~1587feeder_combout\ : std_logic;
SIGNAL \HD~1587_q\ : std_logic;
SIGNAL \HD~4449_combout\ : std_logic;
SIGNAL \HD~563_q\ : std_logic;
SIGNAL \HD~531_q\ : std_logic;
SIGNAL \HD~4441_combout\ : std_logic;
SIGNAL \HD~819_q\ : std_logic;
SIGNAL \HD~787feeder_combout\ : std_logic;
SIGNAL \HD~787_q\ : std_logic;
SIGNAL \HD~4442_combout\ : std_logic;
SIGNAL \HD~275feeder_combout\ : std_logic;
SIGNAL \HD~275_q\ : std_logic;
SIGNAL \HD~307_q\ : std_logic;
SIGNAL \HD~51_q\ : std_logic;
SIGNAL \HD~19_q\ : std_logic;
SIGNAL \HD~4445_combout\ : std_logic;
SIGNAL \HD~4446_combout\ : std_logic;
SIGNAL \HD~1075feeder_combout\ : std_logic;
SIGNAL \HD~1075_q\ : std_logic;
SIGNAL \HD~1331_q\ : std_logic;
SIGNAL \HD~1043_q\ : std_logic;
SIGNAL \HD~1299feeder_combout\ : std_logic;
SIGNAL \HD~1299_q\ : std_logic;
SIGNAL \HD~4443_combout\ : std_logic;
SIGNAL \HD~4444_combout\ : std_logic;
SIGNAL \HD~4447_combout\ : std_logic;
SIGNAL \HD~4450_combout\ : std_logic;
SIGNAL \HD~4451_combout\ : std_logic;
SIGNAL \HD~4462_combout\ : std_logic;
SIGNAL \HD~3091_q\ : std_logic;
SIGNAL \HD~3123feeder_combout\ : std_logic;
SIGNAL \HD~3123_q\ : std_logic;
SIGNAL \HD~4463_combout\ : std_logic;
SIGNAL \HD~4485_combout\ : std_logic;
SIGNAL \data_write[20]~input_o\ : std_logic;
SIGNAL \HD~500_q\ : std_logic;
SIGNAL \HD~1524feeder_combout\ : std_logic;
SIGNAL \HD~1524_q\ : std_logic;
SIGNAL \HD~4524_combout\ : std_logic;
SIGNAL \HD~2036_q\ : std_logic;
SIGNAL \HD~1012_q\ : std_logic;
SIGNAL \HD~4525_combout\ : std_logic;
SIGNAL \HD~1460feeder_combout\ : std_logic;
SIGNAL \HD~1460_q\ : std_logic;
SIGNAL \HD~436_q\ : std_logic;
SIGNAL \HD~4517_combout\ : std_logic;
SIGNAL \HD~948_q\ : std_logic;
SIGNAL \HD~1972_q\ : std_logic;
SIGNAL \HD~4518_combout\ : std_logic;
SIGNAL \HD~308_q\ : std_logic;
SIGNAL \HD~1332feeder_combout\ : std_logic;
SIGNAL \HD~1332_q\ : std_logic;
SIGNAL \HD~4521_combout\ : std_logic;
SIGNAL \HD~1844_q\ : std_logic;
SIGNAL \HD~820feeder_combout\ : std_logic;
SIGNAL \HD~820_q\ : std_logic;
SIGNAL \HD~4522_combout\ : std_logic;
SIGNAL \HD~884_q\ : std_logic;
SIGNAL \HD~1396_q\ : std_logic;
SIGNAL \HD~372_q\ : std_logic;
SIGNAL \HD~4519_combout\ : std_logic;
SIGNAL \HD~1908_q\ : std_logic;
SIGNAL \HD~4520_combout\ : std_logic;
SIGNAL \HD~4523_combout\ : std_logic;
SIGNAL \HD~4526_combout\ : std_logic;
SIGNAL \HD~692feeder_combout\ : std_logic;
SIGNAL \HD~692_q\ : std_logic;
SIGNAL \HD~756_q\ : std_logic;
SIGNAL \HD~564_q\ : std_logic;
SIGNAL \HD~628feeder_combout\ : std_logic;
SIGNAL \HD~628_q\ : std_logic;
SIGNAL \HD~4496_combout\ : std_logic;
SIGNAL \HD~4497_combout\ : std_logic;
SIGNAL \HD~180_q\ : std_logic;
SIGNAL \HD~244_q\ : std_logic;
SIGNAL \HD~116_q\ : std_logic;
SIGNAL \HD~52_q\ : std_logic;
SIGNAL \HD~4500_combout\ : std_logic;
SIGNAL \HD~4501_combout\ : std_logic;
SIGNAL \HD~1076_q\ : std_logic;
SIGNAL \HD~1204_q\ : std_logic;
SIGNAL \HD~4498_combout\ : std_logic;
SIGNAL \HD~1268_q\ : std_logic;
SIGNAL \HD~1140_q\ : std_logic;
SIGNAL \HD~4499_combout\ : std_logic;
SIGNAL \HD~4502_combout\ : std_logic;
SIGNAL \HD~1652feeder_combout\ : std_logic;
SIGNAL \HD~1652_q\ : std_logic;
SIGNAL \HD~1780_q\ : std_logic;
SIGNAL \HD~1588_q\ : std_logic;
SIGNAL \HD~1716_q\ : std_logic;
SIGNAL \HD~4503_combout\ : std_logic;
SIGNAL \HD~4504_combout\ : std_logic;
SIGNAL \HD~4505_combout\ : std_logic;
SIGNAL \HD~148_q\ : std_logic;
SIGNAL \HD~212_q\ : std_logic;
SIGNAL \HD~84_q\ : std_logic;
SIGNAL \HD~20_q\ : std_logic;
SIGNAL \HD~4510_combout\ : std_logic;
SIGNAL \HD~4511_combout\ : std_logic;
SIGNAL \HD~1108feeder_combout\ : std_logic;
SIGNAL \HD~1108_q\ : std_logic;
SIGNAL \HD~1236_q\ : std_logic;
SIGNAL \HD~1044_q\ : std_logic;
SIGNAL \HD~1172feeder_combout\ : std_logic;
SIGNAL \HD~1172_q\ : std_logic;
SIGNAL \HD~4508_combout\ : std_logic;
SIGNAL \HD~4509_combout\ : std_logic;
SIGNAL \HD~4512_combout\ : std_logic;
SIGNAL \HD~660_q\ : std_logic;
SIGNAL \HD~724_q\ : std_logic;
SIGNAL \HD~596feeder_combout\ : std_logic;
SIGNAL \HD~596_q\ : std_logic;
SIGNAL \HD~532_q\ : std_logic;
SIGNAL \HD~4506_combout\ : std_logic;
SIGNAL \HD~4507_combout\ : std_logic;
SIGNAL \HD~1620feeder_combout\ : std_logic;
SIGNAL \HD~1620_q\ : std_logic;
SIGNAL \HD~1748_q\ : std_logic;
SIGNAL \HD~1556_q\ : std_logic;
SIGNAL \HD~1684_q\ : std_logic;
SIGNAL \HD~4513_combout\ : std_logic;
SIGNAL \HD~4514_combout\ : std_logic;
SIGNAL \HD~4515_combout\ : std_logic;
SIGNAL \HD~4516_combout\ : std_logic;
SIGNAL \HD~1876_q\ : std_logic;
SIGNAL \HD~1812_q\ : std_logic;
SIGNAL \HD~1940feeder_combout\ : std_logic;
SIGNAL \HD~1940_q\ : std_logic;
SIGNAL \HD~4493_combout\ : std_logic;
SIGNAL \HD~2004_q\ : std_logic;
SIGNAL \HD~4494_combout\ : std_logic;
SIGNAL \HD~788_q\ : std_logic;
SIGNAL \HD~852_q\ : std_logic;
SIGNAL \HD~4486_combout\ : std_logic;
SIGNAL \HD~980_q\ : std_logic;
SIGNAL \HD~916feeder_combout\ : std_logic;
SIGNAL \HD~916_q\ : std_logic;
SIGNAL \HD~4487_combout\ : std_logic;
SIGNAL \HD~1364_q\ : std_logic;
SIGNAL \HD~1492_q\ : std_logic;
SIGNAL \HD~1428_q\ : std_logic;
SIGNAL \HD~1300_q\ : std_logic;
SIGNAL \HD~4488_combout\ : std_logic;
SIGNAL \HD~4489_combout\ : std_logic;
SIGNAL \HD~404_q\ : std_logic;
SIGNAL \HD~468_q\ : std_logic;
SIGNAL \HD~340feeder_combout\ : std_logic;
SIGNAL \HD~340_q\ : std_logic;
SIGNAL \HD~276_q\ : std_logic;
SIGNAL \HD~4490_combout\ : std_logic;
SIGNAL \HD~4491_combout\ : std_logic;
SIGNAL \HD~4492_combout\ : std_logic;
SIGNAL \HD~4495_combout\ : std_logic;
SIGNAL \HD~4527_combout\ : std_logic;
SIGNAL \HD~2452feeder_combout\ : std_logic;
SIGNAL \HD~2452_q\ : std_logic;
SIGNAL \HD~2516_q\ : std_logic;
SIGNAL \HD~2324_q\ : std_logic;
SIGNAL \HD~2388_q\ : std_logic;
SIGNAL \HD~4539_combout\ : std_logic;
SIGNAL \HD~4540_combout\ : std_logic;
SIGNAL \HD~2356_q\ : std_logic;
SIGNAL \HD~2484_q\ : std_logic;
SIGNAL \HD~4546_combout\ : std_logic;
SIGNAL \HD~2548_q\ : std_logic;
SIGNAL \HD~2420_q\ : std_logic;
SIGNAL \HD~4547_combout\ : std_logic;
SIGNAL \HD~2100_q\ : std_logic;
SIGNAL \HD~2228_q\ : std_logic;
SIGNAL \HD~4541_combout\ : std_logic;
SIGNAL \HD~2292_q\ : std_logic;
SIGNAL \HD~2164_q\ : std_logic;
SIGNAL \HD~4542_combout\ : std_logic;
SIGNAL \HD~2068_q\ : std_logic;
SIGNAL \HD~2132feeder_combout\ : std_logic;
SIGNAL \HD~2132_q\ : std_logic;
SIGNAL \HD~4543_combout\ : std_logic;
SIGNAL \HD~2260_q\ : std_logic;
SIGNAL \HD~2196feeder_combout\ : std_logic;
SIGNAL \HD~2196_q\ : std_logic;
SIGNAL \HD~4544_combout\ : std_logic;
SIGNAL \HD~4545_combout\ : std_logic;
SIGNAL \HD~4548_combout\ : std_logic;
SIGNAL \HD~2772_q\ : std_logic;
SIGNAL \HD~2804_q\ : std_logic;
SIGNAL \HD~4536_combout\ : std_logic;
SIGNAL \HD~3060_q\ : std_logic;
SIGNAL \HD~3028_q\ : std_logic;
SIGNAL \HD~4537_combout\ : std_logic;
SIGNAL \HD~2900_q\ : std_logic;
SIGNAL \HD~2644_q\ : std_logic;
SIGNAL \HD~4529_combout\ : std_logic;
SIGNAL \HD~2676_q\ : std_logic;
SIGNAL \HD~2932_q\ : std_logic;
SIGNAL \HD~4530_combout\ : std_logic;
SIGNAL \HD~2612_q\ : std_logic;
SIGNAL \HD~2868_q\ : std_logic;
SIGNAL \HD~2580_q\ : std_logic;
SIGNAL \HD~2836_q\ : std_logic;
SIGNAL \HD~4533_combout\ : std_logic;
SIGNAL \HD~4534_combout\ : std_logic;
SIGNAL \HD~2964_q\ : std_logic;
SIGNAL \HD~2996_q\ : std_logic;
SIGNAL \HD~2708_q\ : std_logic;
SIGNAL \HD~2740_q\ : std_logic;
SIGNAL \HD~4531_combout\ : std_logic;
SIGNAL \HD~4532_combout\ : std_logic;
SIGNAL \HD~4535_combout\ : std_logic;
SIGNAL \HD~4538_combout\ : std_logic;
SIGNAL \HD~4549_combout\ : std_logic;
SIGNAL \HD~3124_q\ : std_logic;
SIGNAL \HD~3092_q\ : std_logic;
SIGNAL \HD~4528_combout\ : std_logic;
SIGNAL \HD~4550_combout\ : std_logic;
SIGNAL \data_write[21]~input_o\ : std_logic;
SIGNAL \HD~2229_q\ : std_logic;
SIGNAL \HD~2293_q\ : std_logic;
SIGNAL \HD~2165_q\ : std_logic;
SIGNAL \HD~2101_q\ : std_logic;
SIGNAL \HD~4604_combout\ : std_logic;
SIGNAL \HD~4605_combout\ : std_logic;
SIGNAL \HD~2485_q\ : std_logic;
SIGNAL \HD~2549_q\ : std_logic;
SIGNAL \HD~2357_q\ : std_logic;
SIGNAL \HD~2421feeder_combout\ : std_logic;
SIGNAL \HD~2421_q\ : std_logic;
SIGNAL \HD~4611_combout\ : std_logic;
SIGNAL \HD~4612_combout\ : std_logic;
SIGNAL \HD~2197_q\ : std_logic;
SIGNAL \HD~2261_q\ : std_logic;
SIGNAL \HD~2069_q\ : std_logic;
SIGNAL \HD~2133_q\ : std_logic;
SIGNAL \HD~4608_combout\ : std_logic;
SIGNAL \HD~4609_combout\ : std_logic;
SIGNAL \HD~2389_q\ : std_logic;
SIGNAL \HD~2517_q\ : std_logic;
SIGNAL \HD~2325_q\ : std_logic;
SIGNAL \HD~2453_q\ : std_logic;
SIGNAL \HD~4606_combout\ : std_logic;
SIGNAL \HD~4607_combout\ : std_logic;
SIGNAL \HD~4610_combout\ : std_logic;
SIGNAL \HD~4613_combout\ : std_logic;
SIGNAL \HD~2901_q\ : std_logic;
SIGNAL \HD~2933_q\ : std_logic;
SIGNAL \HD~2645_q\ : std_logic;
SIGNAL \HD~2677_q\ : std_logic;
SIGNAL \HD~4594_combout\ : std_logic;
SIGNAL \HD~4595_combout\ : std_logic;
SIGNAL \HD~2805_q\ : std_logic;
SIGNAL \HD~3061_q\ : std_logic;
SIGNAL \HD~2773_q\ : std_logic;
SIGNAL \HD~3029_q\ : std_logic;
SIGNAL \HD~4601_combout\ : std_logic;
SIGNAL \HD~4602_combout\ : std_logic;
SIGNAL \HD~2837_q\ : std_logic;
SIGNAL \HD~2869_q\ : std_logic;
SIGNAL \HD~2581_q\ : std_logic;
SIGNAL \HD~2613feeder_combout\ : std_logic;
SIGNAL \HD~2613_q\ : std_logic;
SIGNAL \HD~4598_combout\ : std_logic;
SIGNAL \HD~4599_combout\ : std_logic;
SIGNAL \HD~2741_q\ : std_logic;
SIGNAL \HD~2997_q\ : std_logic;
SIGNAL \HD~2965_q\ : std_logic;
SIGNAL \HD~2709_q\ : std_logic;
SIGNAL \HD~4596_combout\ : std_logic;
SIGNAL \HD~4597_combout\ : std_logic;
SIGNAL \HD~4600_combout\ : std_logic;
SIGNAL \HD~4603_combout\ : std_logic;
SIGNAL \HD~4614_combout\ : std_logic;
SIGNAL \HD~725_q\ : std_logic;
SIGNAL \HD~1749_q\ : std_logic;
SIGNAL \HD~213_q\ : std_logic;
SIGNAL \HD~1237_q\ : std_logic;
SIGNAL \HD~4586_combout\ : std_logic;
SIGNAL \HD~4587_combout\ : std_logic;
SIGNAL \HD~469_q\ : std_logic;
SIGNAL \HD~1493feeder_combout\ : std_logic;
SIGNAL \HD~1493_q\ : std_logic;
SIGNAL \HD~4584_combout\ : std_logic;
SIGNAL \HD~981feeder_combout\ : std_logic;
SIGNAL \HD~981_q\ : std_logic;
SIGNAL \HD~2005_q\ : std_logic;
SIGNAL \HD~4585_combout\ : std_logic;
SIGNAL \HD~4588_combout\ : std_logic;
SIGNAL \HD~757_q\ : std_logic;
SIGNAL \HD~1781_q\ : std_logic;
SIGNAL \HD~1269_q\ : std_logic;
SIGNAL \HD~245_q\ : std_logic;
SIGNAL \HD~4582_combout\ : std_logic;
SIGNAL \HD~4583_combout\ : std_logic;
SIGNAL \HD~1013_q\ : std_logic;
SIGNAL \HD~2037_q\ : std_logic;
SIGNAL \HD~501_q\ : std_logic;
SIGNAL \HD~1525feeder_combout\ : std_logic;
SIGNAL \HD~1525_q\ : std_logic;
SIGNAL \HD~4589_combout\ : std_logic;
SIGNAL \HD~4590_combout\ : std_logic;
SIGNAL \HD~4591_combout\ : std_logic;
SIGNAL \HD~1941feeder_combout\ : std_logic;
SIGNAL \HD~1941_q\ : std_logic;
SIGNAL \HD~1973_q\ : std_logic;
SIGNAL \HD~1717feeder_combout\ : std_logic;
SIGNAL \HD~1717_q\ : std_logic;
SIGNAL \HD~1685_q\ : std_logic;
SIGNAL \HD~4568_combout\ : std_logic;
SIGNAL \HD~4569_combout\ : std_logic;
SIGNAL \HD~181_q\ : std_logic;
SIGNAL \HD~149_q\ : std_logic;
SIGNAL \HD~405feeder_combout\ : std_logic;
SIGNAL \HD~405_q\ : std_logic;
SIGNAL \HD~4565_combout\ : std_logic;
SIGNAL \HD~437_q\ : std_logic;
SIGNAL \HD~4566_combout\ : std_logic;
SIGNAL \HD~1429_q\ : std_logic;
SIGNAL \HD~1173_q\ : std_logic;
SIGNAL \HD~1205_q\ : std_logic;
SIGNAL \HD~4563_combout\ : std_logic;
SIGNAL \HD~1461_q\ : std_logic;
SIGNAL \HD~4564_combout\ : std_logic;
SIGNAL \HD~4567_combout\ : std_logic;
SIGNAL \HD~693feeder_combout\ : std_logic;
SIGNAL \HD~693_q\ : std_logic;
SIGNAL \HD~949_q\ : std_logic;
SIGNAL \HD~661_q\ : std_logic;
SIGNAL \HD~917_q\ : std_logic;
SIGNAL \HD~4561_combout\ : std_logic;
SIGNAL \HD~4562_combout\ : std_logic;
SIGNAL \HD~4570_combout\ : std_logic;
SIGNAL \HD~1813feeder_combout\ : std_logic;
SIGNAL \HD~1813_q\ : std_logic;
SIGNAL \HD~1845_q\ : std_logic;
SIGNAL \HD~1557_q\ : std_logic;
SIGNAL \HD~1589_q\ : std_logic;
SIGNAL \HD~4578_combout\ : std_logic;
SIGNAL \HD~4579_combout\ : std_logic;
SIGNAL \HD~53_q\ : std_logic;
SIGNAL \HD~309_q\ : std_logic;
SIGNAL \HD~277feeder_combout\ : std_logic;
SIGNAL \HD~277_q\ : std_logic;
SIGNAL \HD~21_q\ : std_logic;
SIGNAL \HD~4575_combout\ : std_logic;
SIGNAL \HD~4576_combout\ : std_logic;
SIGNAL \HD~1301_q\ : std_logic;
SIGNAL \HD~1077_q\ : std_logic;
SIGNAL \HD~1045_q\ : std_logic;
SIGNAL \HD~4573_combout\ : std_logic;
SIGNAL \HD~1333_q\ : std_logic;
SIGNAL \HD~4574_combout\ : std_logic;
SIGNAL \HD~4577_combout\ : std_logic;
SIGNAL \HD~565feeder_combout\ : std_logic;
SIGNAL \HD~565_q\ : std_logic;
SIGNAL \HD~821_q\ : std_logic;
SIGNAL \HD~533_q\ : std_logic;
SIGNAL \HD~789feeder_combout\ : std_logic;
SIGNAL \HD~789_q\ : std_logic;
SIGNAL \HD~4571_combout\ : std_logic;
SIGNAL \HD~4572_combout\ : std_logic;
SIGNAL \HD~4580_combout\ : std_logic;
SIGNAL \HD~4581_combout\ : std_logic;
SIGNAL \HD~597_q\ : std_logic;
SIGNAL \HD~853feeder_combout\ : std_logic;
SIGNAL \HD~853_q\ : std_logic;
SIGNAL \HD~4551_combout\ : std_logic;
SIGNAL \HD~885_q\ : std_logic;
SIGNAL \HD~629feeder_combout\ : std_logic;
SIGNAL \HD~629_q\ : std_logic;
SIGNAL \HD~4552_combout\ : std_logic;
SIGNAL \HD~1621_q\ : std_logic;
SIGNAL \HD~1653_q\ : std_logic;
SIGNAL \HD~4558_combout\ : std_logic;
SIGNAL \HD~1909_q\ : std_logic;
SIGNAL \HD~1877_q\ : std_logic;
SIGNAL \HD~4559_combout\ : std_logic;
SIGNAL \HD~117feeder_combout\ : std_logic;
SIGNAL \HD~117_q\ : std_logic;
SIGNAL \HD~373_q\ : std_logic;
SIGNAL \HD~85_q\ : std_logic;
SIGNAL \HD~341_q\ : std_logic;
SIGNAL \HD~4555_combout\ : std_logic;
SIGNAL \HD~4556_combout\ : std_logic;
SIGNAL \HD~1365feeder_combout\ : std_logic;
SIGNAL \HD~1365_q\ : std_logic;
SIGNAL \HD~1397_q\ : std_logic;
SIGNAL \HD~1109_q\ : std_logic;
SIGNAL \HD~1141_q\ : std_logic;
SIGNAL \HD~4553_combout\ : std_logic;
SIGNAL \HD~4554_combout\ : std_logic;
SIGNAL \HD~4557_combout\ : std_logic;
SIGNAL \HD~4560_combout\ : std_logic;
SIGNAL \HD~4592_combout\ : std_logic;
SIGNAL \HD~3093_q\ : std_logic;
SIGNAL \HD~3125feeder_combout\ : std_logic;
SIGNAL \HD~3125_q\ : std_logic;
SIGNAL \HD~4593_combout\ : std_logic;
SIGNAL \HD~4615_combout\ : std_logic;
SIGNAL \data_write[22]~input_o\ : std_logic;
SIGNAL \HD~342_q\ : std_logic;
SIGNAL \HD~470_q\ : std_logic;
SIGNAL \HD~278_q\ : std_logic;
SIGNAL \HD~406feeder_combout\ : std_logic;
SIGNAL \HD~406_q\ : std_logic;
SIGNAL \HD~4630_combout\ : std_logic;
SIGNAL \HD~4631_combout\ : std_logic;
SIGNAL \HD~1302_q\ : std_logic;
SIGNAL \HD~1366_q\ : std_logic;
SIGNAL \HD~4628_combout\ : std_logic;
SIGNAL \HD~1494_q\ : std_logic;
SIGNAL \HD~1430_q\ : std_logic;
SIGNAL \HD~4629_combout\ : std_logic;
SIGNAL \HD~4632_combout\ : std_logic;
SIGNAL \HD~790_q\ : std_logic;
SIGNAL \HD~918_q\ : std_logic;
SIGNAL \HD~4626_combout\ : std_logic;
SIGNAL \HD~982_q\ : std_logic;
SIGNAL \HD~854_q\ : std_logic;
SIGNAL \HD~4627_combout\ : std_logic;
SIGNAL \HD~1942_q\ : std_logic;
SIGNAL \HD~2006_q\ : std_logic;
SIGNAL \HD~1814_q\ : std_logic;
SIGNAL \HD~1878_q\ : std_logic;
SIGNAL \HD~4633_combout\ : std_logic;
SIGNAL \HD~4634_combout\ : std_logic;
SIGNAL \HD~4635_combout\ : std_logic;
SIGNAL \HD~662_q\ : std_logic;
SIGNAL \HD~534_q\ : std_logic;
SIGNAL \HD~4636_combout\ : std_logic;
SIGNAL \HD~726_q\ : std_logic;
SIGNAL \HD~598_q\ : std_logic;
SIGNAL \HD~4637_combout\ : std_logic;
SIGNAL \HD~1046_q\ : std_logic;
SIGNAL \HD~1110_q\ : std_logic;
SIGNAL \HD~4638_combout\ : std_logic;
SIGNAL \HD~1174_q\ : std_logic;
SIGNAL \HD~1238_q\ : std_logic;
SIGNAL \HD~4639_combout\ : std_logic;
SIGNAL \HD~86_q\ : std_logic;
SIGNAL \HD~214_q\ : std_logic;
SIGNAL \HD~22_q\ : std_logic;
SIGNAL \HD~150_q\ : std_logic;
SIGNAL \HD~4640_combout\ : std_logic;
SIGNAL \HD~4641_combout\ : std_logic;
SIGNAL \HD~4642_combout\ : std_logic;
SIGNAL \HD~1558_q\ : std_logic;
SIGNAL \HD~1622_q\ : std_logic;
SIGNAL \HD~4643_combout\ : std_logic;
SIGNAL \HD~1686_q\ : std_logic;
SIGNAL \HD~1750_q\ : std_logic;
SIGNAL \HD~4644_combout\ : std_logic;
SIGNAL \HD~4645_combout\ : std_logic;
SIGNAL \HD~4646_combout\ : std_logic;
SIGNAL \HD~566_q\ : std_logic;
SIGNAL \HD~694feeder_combout\ : std_logic;
SIGNAL \HD~694_q\ : std_logic;
SIGNAL \HD~4616_combout\ : std_logic;
SIGNAL \HD~630_q\ : std_logic;
SIGNAL \HD~758_q\ : std_logic;
SIGNAL \HD~4617_combout\ : std_logic;
SIGNAL \HD~1590_q\ : std_logic;
SIGNAL \HD~1654_q\ : std_logic;
SIGNAL \HD~4623_combout\ : std_logic;
SIGNAL \HD~1718_q\ : std_logic;
SIGNAL \HD~1782_q\ : std_logic;
SIGNAL \HD~4624_combout\ : std_logic;
SIGNAL \HD~54_q\ : std_logic;
SIGNAL \HD~182feeder_combout\ : std_logic;
SIGNAL \HD~182_q\ : std_logic;
SIGNAL \HD~4620_combout\ : std_logic;
SIGNAL \HD~246_q\ : std_logic;
SIGNAL \HD~118_q\ : std_logic;
SIGNAL \HD~4621_combout\ : std_logic;
SIGNAL \HD~1078_q\ : std_logic;
SIGNAL \HD~1142feeder_combout\ : std_logic;
SIGNAL \HD~1142_q\ : std_logic;
SIGNAL \HD~4618_combout\ : std_logic;
SIGNAL \HD~1270_q\ : std_logic;
SIGNAL \HD~1206_q\ : std_logic;
SIGNAL \HD~4619_combout\ : std_logic;
SIGNAL \HD~4622_combout\ : std_logic;
SIGNAL \HD~4625_combout\ : std_logic;
SIGNAL \HD~1014_q\ : std_logic;
SIGNAL \HD~950_q\ : std_logic;
SIGNAL \HD~4654_combout\ : std_logic;
SIGNAL \HD~2038_q\ : std_logic;
SIGNAL \HD~1974feeder_combout\ : std_logic;
SIGNAL \HD~1974_q\ : std_logic;
SIGNAL \HD~4655_combout\ : std_logic;
SIGNAL \HD~1462_q\ : std_logic;
SIGNAL \HD~1526_q\ : std_logic;
SIGNAL \HD~502_q\ : std_logic;
SIGNAL \HD~438_q\ : std_logic;
SIGNAL \HD~4649_combout\ : std_logic;
SIGNAL \HD~4650_combout\ : std_logic;
SIGNAL \HD~310_q\ : std_logic;
SIGNAL \HD~374feeder_combout\ : std_logic;
SIGNAL \HD~374_q\ : std_logic;
SIGNAL \HD~4651_combout\ : std_logic;
SIGNAL \HD~1398_q\ : std_logic;
SIGNAL \HD~1334feeder_combout\ : std_logic;
SIGNAL \HD~1334_q\ : std_logic;
SIGNAL \HD~4652_combout\ : std_logic;
SIGNAL \HD~4653_combout\ : std_logic;
SIGNAL \HD~822_q\ : std_logic;
SIGNAL \HD~886_q\ : std_logic;
SIGNAL \HD~4647_combout\ : std_logic;
SIGNAL \HD~1910_q\ : std_logic;
SIGNAL \HD~1846_q\ : std_logic;
SIGNAL \HD~4648_combout\ : std_logic;
SIGNAL \HD~4656_combout\ : std_logic;
SIGNAL \HD~4657_combout\ : std_logic;
SIGNAL \HD~3094_q\ : std_logic;
SIGNAL \HD~3126_q\ : std_logic;
SIGNAL \HD~4658_combout\ : std_logic;
SIGNAL \HD~2390_q\ : std_logic;
SIGNAL \HD~2326_q\ : std_logic;
SIGNAL \HD~4669_combout\ : std_logic;
SIGNAL \HD~2518_q\ : std_logic;
SIGNAL \HD~2454_q\ : std_logic;
SIGNAL \HD~4670_combout\ : std_logic;
SIGNAL \HD~2422_q\ : std_logic;
SIGNAL \HD~2550_q\ : std_logic;
SIGNAL \HD~2486_q\ : std_logic;
SIGNAL \HD~2358_q\ : std_logic;
SIGNAL \HD~4676_combout\ : std_logic;
SIGNAL \HD~4677_combout\ : std_logic;
SIGNAL \HD~2070_q\ : std_logic;
SIGNAL \HD~2134_q\ : std_logic;
SIGNAL \HD~4673_combout\ : std_logic;
SIGNAL \HD~2262_q\ : std_logic;
SIGNAL \HD~2198_q\ : std_logic;
SIGNAL \HD~4674_combout\ : std_logic;
SIGNAL \HD~2102_q\ : std_logic;
SIGNAL \HD~2230_q\ : std_logic;
SIGNAL \HD~4671_combout\ : std_logic;
SIGNAL \HD~2294_q\ : std_logic;
SIGNAL \HD~2166_q\ : std_logic;
SIGNAL \HD~4672_combout\ : std_logic;
SIGNAL \HD~4675_combout\ : std_logic;
SIGNAL \HD~4678_combout\ : std_logic;
SIGNAL \HD~3030_q\ : std_logic;
SIGNAL \HD~3062_q\ : std_logic;
SIGNAL \HD~2806_q\ : std_logic;
SIGNAL \HD~2774_q\ : std_logic;
SIGNAL \HD~4666_combout\ : std_logic;
SIGNAL \HD~4667_combout\ : std_logic;
SIGNAL \HD~2646_q\ : std_logic;
SIGNAL \HD~2902_q\ : std_logic;
SIGNAL \HD~4659_combout\ : std_logic;
SIGNAL \HD~2678_q\ : std_logic;
SIGNAL \HD~2934_q\ : std_logic;
SIGNAL \HD~4660_combout\ : std_logic;
SIGNAL \HD~2614_q\ : std_logic;
SIGNAL \HD~2870_q\ : std_logic;
SIGNAL \HD~2582_q\ : std_logic;
SIGNAL \HD~2838_q\ : std_logic;
SIGNAL \HD~4663_combout\ : std_logic;
SIGNAL \HD~4664_combout\ : std_logic;
SIGNAL \HD~2710_q\ : std_logic;
SIGNAL \HD~2742_q\ : std_logic;
SIGNAL \HD~4661_combout\ : std_logic;
SIGNAL \HD~2998_q\ : std_logic;
SIGNAL \HD~2966_q\ : std_logic;
SIGNAL \HD~4662_combout\ : std_logic;
SIGNAL \HD~4665_combout\ : std_logic;
SIGNAL \HD~4668_combout\ : std_logic;
SIGNAL \HD~4679_combout\ : std_logic;
SIGNAL \HD~4680_combout\ : std_logic;
SIGNAL \data_write[23]~input_o\ : std_logic;
SIGNAL \HD~3095_q\ : std_logic;
SIGNAL \HD~3127_q\ : std_logic;
SIGNAL \HD~4723_combout\ : std_logic;
SIGNAL \HD~2423feeder_combout\ : std_logic;
SIGNAL \HD~2423_q\ : std_logic;
SIGNAL \HD~2359_q\ : std_logic;
SIGNAL \HD~4741_combout\ : std_logic;
SIGNAL \HD~2487_q\ : std_logic;
SIGNAL \HD~2551_q\ : std_logic;
SIGNAL \HD~4742_combout\ : std_logic;
SIGNAL \HD~2327_q\ : std_logic;
SIGNAL \HD~2455_q\ : std_logic;
SIGNAL \HD~4736_combout\ : std_logic;
SIGNAL \HD~2519_q\ : std_logic;
SIGNAL \HD~2391_q\ : std_logic;
SIGNAL \HD~4737_combout\ : std_logic;
SIGNAL \HD~2199_q\ : std_logic;
SIGNAL \HD~2263_q\ : std_logic;
SIGNAL \HD~2071_q\ : std_logic;
SIGNAL \HD~2135_q\ : std_logic;
SIGNAL \HD~4738_combout\ : std_logic;
SIGNAL \HD~4739_combout\ : std_logic;
SIGNAL \HD~4740_combout\ : std_logic;
SIGNAL \HD~2103_q\ : std_logic;
SIGNAL \HD~2167_q\ : std_logic;
SIGNAL \HD~4734_combout\ : std_logic;
SIGNAL \HD~2295_q\ : std_logic;
SIGNAL \HD~2231_q\ : std_logic;
SIGNAL \HD~4735_combout\ : std_logic;
SIGNAL \HD~4743_combout\ : std_logic;
SIGNAL \HD~2775_q\ : std_logic;
SIGNAL \HD~3031_q\ : std_logic;
SIGNAL \HD~4731_combout\ : std_logic;
SIGNAL \HD~3063_q\ : std_logic;
SIGNAL \HD~2807feeder_combout\ : std_logic;
SIGNAL \HD~2807_q\ : std_logic;
SIGNAL \HD~4732_combout\ : std_logic;
SIGNAL \HD~2647_q\ : std_logic;
SIGNAL \HD~2679_q\ : std_logic;
SIGNAL \HD~4724_combout\ : std_logic;
SIGNAL \HD~2935_q\ : std_logic;
SIGNAL \HD~2903_q\ : std_logic;
SIGNAL \HD~4725_combout\ : std_logic;
SIGNAL \HD~2583_q\ : std_logic;
SIGNAL \HD~2615_q\ : std_logic;
SIGNAL \HD~4728_combout\ : std_logic;
SIGNAL \HD~2839_q\ : std_logic;
SIGNAL \HD~2871_q\ : std_logic;
SIGNAL \HD~4729_combout\ : std_logic;
SIGNAL \HD~2711_q\ : std_logic;
SIGNAL \HD~2967_q\ : std_logic;
SIGNAL \HD~4726_combout\ : std_logic;
SIGNAL \HD~2999_q\ : std_logic;
SIGNAL \HD~2743_q\ : std_logic;
SIGNAL \HD~4727_combout\ : std_logic;
SIGNAL \HD~4730_combout\ : std_logic;
SIGNAL \HD~4733_combout\ : std_logic;
SIGNAL \HD~4744_combout\ : std_logic;
SIGNAL \HD~695_q\ : std_logic;
SIGNAL \HD~951_q\ : std_logic;
SIGNAL \HD~663_q\ : std_logic;
SIGNAL \HD~919_q\ : std_logic;
SIGNAL \HD~4681_combout\ : std_logic;
SIGNAL \HD~4682_combout\ : std_logic;
SIGNAL \HD~1687_q\ : std_logic;
SIGNAL \HD~1943feeder_combout\ : std_logic;
SIGNAL \HD~1943_q\ : std_logic;
SIGNAL \HD~4688_combout\ : std_logic;
SIGNAL \HD~1975_q\ : std_logic;
SIGNAL \HD~1719_q\ : std_logic;
SIGNAL \HD~4689_combout\ : std_logic;
SIGNAL \HD~1431feeder_combout\ : std_logic;
SIGNAL \HD~1431_q\ : std_logic;
SIGNAL \HD~1463_q\ : std_logic;
SIGNAL \HD~1175_q\ : std_logic;
SIGNAL \HD~1207_q\ : std_logic;
SIGNAL \HD~4683_combout\ : std_logic;
SIGNAL \HD~4684_combout\ : std_logic;
SIGNAL \HD~407_q\ : std_logic;
SIGNAL \HD~439_q\ : std_logic;
SIGNAL \HD~151_q\ : std_logic;
SIGNAL \HD~183_q\ : std_logic;
SIGNAL \HD~4685_combout\ : std_logic;
SIGNAL \HD~4686_combout\ : std_logic;
SIGNAL \HD~4687_combout\ : std_logic;
SIGNAL \HD~4690_combout\ : std_logic;
SIGNAL \HD~471_q\ : std_logic;
SIGNAL \HD~1495feeder_combout\ : std_logic;
SIGNAL \HD~1495_q\ : std_logic;
SIGNAL \HD~4712_combout\ : std_logic;
SIGNAL \HD~2007_q\ : std_logic;
SIGNAL \HD~983feeder_combout\ : std_logic;
SIGNAL \HD~983_q\ : std_logic;
SIGNAL \HD~4713_combout\ : std_logic;
SIGNAL \HD~1015_q\ : std_logic;
SIGNAL \HD~2039_q\ : std_logic;
SIGNAL \HD~503_q\ : std_logic;
SIGNAL \HD~1527_q\ : std_logic;
SIGNAL \HD~4719_combout\ : std_logic;
SIGNAL \HD~4720_combout\ : std_logic;
SIGNAL \HD~759_q\ : std_logic;
SIGNAL \HD~247_q\ : std_logic;
SIGNAL \HD~1271feeder_combout\ : std_logic;
SIGNAL \HD~1271_q\ : std_logic;
SIGNAL \HD~4714_combout\ : std_logic;
SIGNAL \HD~1783_q\ : std_logic;
SIGNAL \HD~4715_combout\ : std_logic;
SIGNAL \HD~727_q\ : std_logic;
SIGNAL \HD~1239_q\ : std_logic;
SIGNAL \HD~215_q\ : std_logic;
SIGNAL \HD~4716_combout\ : std_logic;
SIGNAL \HD~1751_q\ : std_logic;
SIGNAL \HD~4717_combout\ : std_logic;
SIGNAL \HD~4718_combout\ : std_logic;
SIGNAL \HD~4721_combout\ : std_logic;
SIGNAL \HD~1559_q\ : std_logic;
SIGNAL \HD~1815_q\ : std_logic;
SIGNAL \HD~4708_combout\ : std_logic;
SIGNAL \HD~1847_q\ : std_logic;
SIGNAL \HD~1591_q\ : std_logic;
SIGNAL \HD~4709_combout\ : std_logic;
SIGNAL \HD~1047_q\ : std_logic;
SIGNAL \HD~1079_q\ : std_logic;
SIGNAL \HD~4703_combout\ : std_logic;
SIGNAL \HD~1335_q\ : std_logic;
SIGNAL \HD~1303_q\ : std_logic;
SIGNAL \HD~4704_combout\ : std_logic;
SIGNAL \HD~279feeder_combout\ : std_logic;
SIGNAL \HD~279_q\ : std_logic;
SIGNAL \HD~311_q\ : std_logic;
SIGNAL \HD~55_q\ : std_logic;
SIGNAL \HD~23_q\ : std_logic;
SIGNAL \HD~4705_combout\ : std_logic;
SIGNAL \HD~4706_combout\ : std_logic;
SIGNAL \HD~4707_combout\ : std_logic;
SIGNAL \HD~535_q\ : std_logic;
SIGNAL \HD~791_q\ : std_logic;
SIGNAL \HD~4701_combout\ : std_logic;
SIGNAL \HD~823_q\ : std_logic;
SIGNAL \HD~567_q\ : std_logic;
SIGNAL \HD~4702_combout\ : std_logic;
SIGNAL \HD~4710_combout\ : std_logic;
SIGNAL \HD~631_q\ : std_logic;
SIGNAL \HD~887_q\ : std_logic;
SIGNAL \HD~599_q\ : std_logic;
SIGNAL \HD~855feeder_combout\ : std_logic;
SIGNAL \HD~855_q\ : std_logic;
SIGNAL \HD~4691_combout\ : std_logic;
SIGNAL \HD~4692_combout\ : std_logic;
SIGNAL \HD~1367_q\ : std_logic;
SIGNAL \HD~1399_q\ : std_logic;
SIGNAL \HD~1111_q\ : std_logic;
SIGNAL \HD~1143_q\ : std_logic;
SIGNAL \HD~4693_combout\ : std_logic;
SIGNAL \HD~4694_combout\ : std_logic;
SIGNAL \HD~343_q\ : std_logic;
SIGNAL \HD~375_q\ : std_logic;
SIGNAL \HD~87_q\ : std_logic;
SIGNAL \HD~119_q\ : std_logic;
SIGNAL \HD~4695_combout\ : std_logic;
SIGNAL \HD~4696_combout\ : std_logic;
SIGNAL \HD~4697_combout\ : std_logic;
SIGNAL \HD~1623_q\ : std_logic;
SIGNAL \HD~1879_q\ : std_logic;
SIGNAL \HD~4698_combout\ : std_logic;
SIGNAL \HD~1911_q\ : std_logic;
SIGNAL \HD~1655feeder_combout\ : std_logic;
SIGNAL \HD~1655_q\ : std_logic;
SIGNAL \HD~4699_combout\ : std_logic;
SIGNAL \HD~4700_combout\ : std_logic;
SIGNAL \HD~4711_combout\ : std_logic;
SIGNAL \HD~4722_combout\ : std_logic;
SIGNAL \HD~4745_combout\ : std_logic;
SIGNAL \data_write[24]~input_o\ : std_logic;
SIGNAL \HD~1112_q\ : std_logic;
SIGNAL \HD~1240_q\ : std_logic;
SIGNAL \HD~1048_q\ : std_logic;
SIGNAL \HD~1176feeder_combout\ : std_logic;
SIGNAL \HD~1176_q\ : std_logic;
SIGNAL \HD~4768_combout\ : std_logic;
SIGNAL \HD~4769_combout\ : std_logic;
SIGNAL \HD~24_q\ : std_logic;
SIGNAL \HD~88_q\ : std_logic;
SIGNAL \HD~4770_combout\ : std_logic;
SIGNAL \HD~216_q\ : std_logic;
SIGNAL \HD~152_q\ : std_logic;
SIGNAL \HD~4771_combout\ : std_logic;
SIGNAL \HD~4772_combout\ : std_logic;
SIGNAL \HD~1688feeder_combout\ : std_logic;
SIGNAL \HD~1688_q\ : std_logic;
SIGNAL \HD~1752_q\ : std_logic;
SIGNAL \HD~1560_q\ : std_logic;
SIGNAL \HD~1624feeder_combout\ : std_logic;
SIGNAL \HD~1624_q\ : std_logic;
SIGNAL \HD~4773_combout\ : std_logic;
SIGNAL \HD~4774_combout\ : std_logic;
SIGNAL \HD~536_q\ : std_logic;
SIGNAL \HD~600_q\ : std_logic;
SIGNAL \HD~4766_combout\ : std_logic;
SIGNAL \HD~728_q\ : std_logic;
SIGNAL \HD~664feeder_combout\ : std_logic;
SIGNAL \HD~664_q\ : std_logic;
SIGNAL \HD~4767_combout\ : std_logic;
SIGNAL \HD~4775_combout\ : std_logic;
SIGNAL \HD~568_q\ : std_logic;
SIGNAL \HD~632feeder_combout\ : std_logic;
SIGNAL \HD~632_q\ : std_logic;
SIGNAL \HD~4756_combout\ : std_logic;
SIGNAL \HD~760_q\ : std_logic;
SIGNAL \HD~696feeder_combout\ : std_logic;
SIGNAL \HD~696_q\ : std_logic;
SIGNAL \HD~4757_combout\ : std_logic;
SIGNAL \HD~120feeder_combout\ : std_logic;
SIGNAL \HD~120_q\ : std_logic;
SIGNAL \HD~248_q\ : std_logic;
SIGNAL \HD~184_q\ : std_logic;
SIGNAL \HD~56_q\ : std_logic;
SIGNAL \HD~4760_combout\ : std_logic;
SIGNAL \HD~4761_combout\ : std_logic;
SIGNAL \HD~1144_q\ : std_logic;
SIGNAL \HD~1272_q\ : std_logic;
SIGNAL \HD~1208_q\ : std_logic;
SIGNAL \HD~1080_q\ : std_logic;
SIGNAL \HD~4758_combout\ : std_logic;
SIGNAL \HD~4759_combout\ : std_logic;
SIGNAL \HD~4762_combout\ : std_logic;
SIGNAL \HD~1720_q\ : std_logic;
SIGNAL \HD~1592_q\ : std_logic;
SIGNAL \HD~1656_q\ : std_logic;
SIGNAL \HD~4763_combout\ : std_logic;
SIGNAL \HD~1784_q\ : std_logic;
SIGNAL \HD~4764_combout\ : std_logic;
SIGNAL \HD~4765_combout\ : std_logic;
SIGNAL \HD~4776_combout\ : std_logic;
SIGNAL \HD~1880_q\ : std_logic;
SIGNAL \HD~1368_q\ : std_logic;
SIGNAL \HD~1496feeder_combout\ : std_logic;
SIGNAL \HD~1496_q\ : std_logic;
SIGNAL \HD~4753_combout\ : std_logic;
SIGNAL \HD~2008_q\ : std_logic;
SIGNAL \HD~4754_combout\ : std_logic;
SIGNAL \HD~1816_q\ : std_logic;
SIGNAL \HD~1304_q\ : std_logic;
SIGNAL \HD~1432_q\ : std_logic;
SIGNAL \HD~4746_combout\ : std_logic;
SIGNAL \HD~1944_q\ : std_logic;
SIGNAL \HD~4747_combout\ : std_logic;
SIGNAL \HD~856_q\ : std_logic;
SIGNAL \HD~984_q\ : std_logic;
SIGNAL \HD~472_q\ : std_logic;
SIGNAL \HD~344_q\ : std_logic;
SIGNAL \HD~4748_combout\ : std_logic;
SIGNAL \HD~4749_combout\ : std_logic;
SIGNAL \HD~792feeder_combout\ : std_logic;
SIGNAL \HD~792_q\ : std_logic;
SIGNAL \HD~920_q\ : std_logic;
SIGNAL \HD~280_q\ : std_logic;
SIGNAL \HD~408feeder_combout\ : std_logic;
SIGNAL \HD~408_q\ : std_logic;
SIGNAL \HD~4750_combout\ : std_logic;
SIGNAL \HD~4751_combout\ : std_logic;
SIGNAL \HD~4752_combout\ : std_logic;
SIGNAL \HD~4755_combout\ : std_logic;
SIGNAL \HD~888_q\ : std_logic;
SIGNAL \HD~1016_q\ : std_logic;
SIGNAL \HD~952_q\ : std_logic;
SIGNAL \HD~824_q\ : std_logic;
SIGNAL \HD~4777_combout\ : std_logic;
SIGNAL \HD~4778_combout\ : std_logic;
SIGNAL \HD~1976_q\ : std_logic;
SIGNAL \HD~2040_q\ : std_logic;
SIGNAL \HD~1848_q\ : std_logic;
SIGNAL \HD~1912feeder_combout\ : std_logic;
SIGNAL \HD~1912_q\ : std_logic;
SIGNAL \HD~4784_combout\ : std_logic;
SIGNAL \HD~4785_combout\ : std_logic;
SIGNAL \HD~376feeder_combout\ : std_logic;
SIGNAL \HD~376_q\ : std_logic;
SIGNAL \HD~504_q\ : std_logic;
SIGNAL \HD~440_q\ : std_logic;
SIGNAL \HD~312_q\ : std_logic;
SIGNAL \HD~4781_combout\ : std_logic;
SIGNAL \HD~4782_combout\ : std_logic;
SIGNAL \HD~1336_q\ : std_logic;
SIGNAL \HD~1464feeder_combout\ : std_logic;
SIGNAL \HD~1464_q\ : std_logic;
SIGNAL \HD~4779_combout\ : std_logic;
SIGNAL \HD~1528_q\ : std_logic;
SIGNAL \HD~1400feeder_combout\ : std_logic;
SIGNAL \HD~1400_q\ : std_logic;
SIGNAL \HD~4780_combout\ : std_logic;
SIGNAL \HD~4783_combout\ : std_logic;
SIGNAL \HD~4786_combout\ : std_logic;
SIGNAL \HD~4787_combout\ : std_logic;
SIGNAL \HD~3096_q\ : std_logic;
SIGNAL \HD~3128_q\ : std_logic;
SIGNAL \HD~4788_combout\ : std_logic;
SIGNAL \HD~2712_q\ : std_logic;
SIGNAL \HD~2744_q\ : std_logic;
SIGNAL \HD~4791_combout\ : std_logic;
SIGNAL \HD~3000_q\ : std_logic;
SIGNAL \HD~2968_q\ : std_logic;
SIGNAL \HD~4792_combout\ : std_logic;
SIGNAL \HD~2616_q\ : std_logic;
SIGNAL \HD~2872_q\ : std_logic;
SIGNAL \HD~2584_q\ : std_logic;
SIGNAL \HD~2840feeder_combout\ : std_logic;
SIGNAL \HD~2840_q\ : std_logic;
SIGNAL \HD~4793_combout\ : std_logic;
SIGNAL \HD~4794_combout\ : std_logic;
SIGNAL \HD~4795_combout\ : std_logic;
SIGNAL \HD~2776_q\ : std_logic;
SIGNAL \HD~2808_q\ : std_logic;
SIGNAL \HD~4796_combout\ : std_logic;
SIGNAL \HD~3032_q\ : std_logic;
SIGNAL \HD~3064_q\ : std_logic;
SIGNAL \HD~4797_combout\ : std_logic;
SIGNAL \HD~2904feeder_combout\ : std_logic;
SIGNAL \HD~2904_q\ : std_logic;
SIGNAL \HD~2648_q\ : std_logic;
SIGNAL \HD~4789_combout\ : std_logic;
SIGNAL \HD~2680feeder_combout\ : std_logic;
SIGNAL \HD~2680_q\ : std_logic;
SIGNAL \HD~2936_q\ : std_logic;
SIGNAL \HD~4790_combout\ : std_logic;
SIGNAL \HD~4798_combout\ : std_logic;
SIGNAL \HD~2328_q\ : std_logic;
SIGNAL \HD~2392_q\ : std_logic;
SIGNAL \HD~4799_combout\ : std_logic;
SIGNAL \HD~2456_q\ : std_logic;
SIGNAL \HD~2520_q\ : std_logic;
SIGNAL \HD~4800_combout\ : std_logic;
SIGNAL \HD~2424_q\ : std_logic;
SIGNAL \HD~2552_q\ : std_logic;
SIGNAL \HD~2360_q\ : std_logic;
SIGNAL \HD~2488_q\ : std_logic;
SIGNAL \HD~4806_combout\ : std_logic;
SIGNAL \HD~4807_combout\ : std_logic;
SIGNAL \HD~2200_q\ : std_logic;
SIGNAL \HD~2264_q\ : std_logic;
SIGNAL \HD~2136_q\ : std_logic;
SIGNAL \HD~2072_q\ : std_logic;
SIGNAL \HD~4803_combout\ : std_logic;
SIGNAL \HD~4804_combout\ : std_logic;
SIGNAL \HD~2168_q\ : std_logic;
SIGNAL \HD~2296_q\ : std_logic;
SIGNAL \HD~2104_q\ : std_logic;
SIGNAL \HD~2232_q\ : std_logic;
SIGNAL \HD~4801_combout\ : std_logic;
SIGNAL \HD~4802_combout\ : std_logic;
SIGNAL \HD~4805_combout\ : std_logic;
SIGNAL \HD~4808_combout\ : std_logic;
SIGNAL \HD~4809_combout\ : std_logic;
SIGNAL \HD~4810_combout\ : std_logic;
SIGNAL \data_write[25]~input_o\ : std_logic;
SIGNAL \HD~2905_q\ : std_logic;
SIGNAL \HD~2937_q\ : std_logic;
SIGNAL \HD~2649_q\ : std_logic;
SIGNAL \HD~2681_q\ : std_logic;
SIGNAL \HD~4854_combout\ : std_logic;
SIGNAL \HD~4855_combout\ : std_logic;
SIGNAL \HD~2809feeder_combout\ : std_logic;
SIGNAL \HD~2809_q\ : std_logic;
SIGNAL \HD~3065_q\ : std_logic;
SIGNAL \HD~2777_q\ : std_logic;
SIGNAL \HD~3033_q\ : std_logic;
SIGNAL \HD~4861_combout\ : std_logic;
SIGNAL \HD~4862_combout\ : std_logic;
SIGNAL \HD~2745_q\ : std_logic;
SIGNAL \HD~3001_q\ : std_logic;
SIGNAL \HD~2713_q\ : std_logic;
SIGNAL \HD~2969feeder_combout\ : std_logic;
SIGNAL \HD~2969_q\ : std_logic;
SIGNAL \HD~4856_combout\ : std_logic;
SIGNAL \HD~4857_combout\ : std_logic;
SIGNAL \HD~2841_q\ : std_logic;
SIGNAL \HD~2873_q\ : std_logic;
SIGNAL \HD~2585_q\ : std_logic;
SIGNAL \HD~2617_q\ : std_logic;
SIGNAL \HD~4858_combout\ : std_logic;
SIGNAL \HD~4859_combout\ : std_logic;
SIGNAL \HD~4860_combout\ : std_logic;
SIGNAL \HD~4863_combout\ : std_logic;
SIGNAL \HD~2169_q\ : std_logic;
SIGNAL \HD~2105_q\ : std_logic;
SIGNAL \HD~4864_combout\ : std_logic;
SIGNAL \HD~2297_q\ : std_logic;
SIGNAL \HD~2233feeder_combout\ : std_logic;
SIGNAL \HD~2233_q\ : std_logic;
SIGNAL \HD~4865_combout\ : std_logic;
SIGNAL \HD~2489_q\ : std_logic;
SIGNAL \HD~2553_q\ : std_logic;
SIGNAL \HD~2425feeder_combout\ : std_logic;
SIGNAL \HD~2425_q\ : std_logic;
SIGNAL \HD~2361_q\ : std_logic;
SIGNAL \HD~4871_combout\ : std_logic;
SIGNAL \HD~4872_combout\ : std_logic;
SIGNAL \HD~2073_q\ : std_logic;
SIGNAL \HD~2137_q\ : std_logic;
SIGNAL \HD~4868_combout\ : std_logic;
SIGNAL \HD~2201_q\ : std_logic;
SIGNAL \HD~2265_q\ : std_logic;
SIGNAL \HD~4869_combout\ : std_logic;
SIGNAL \HD~2329_q\ : std_logic;
SIGNAL \HD~2457_q\ : std_logic;
SIGNAL \HD~4866_combout\ : std_logic;
SIGNAL \HD~2521_q\ : std_logic;
SIGNAL \HD~2393_q\ : std_logic;
SIGNAL \HD~4867_combout\ : std_logic;
SIGNAL \HD~4870_combout\ : std_logic;
SIGNAL \HD~4873_combout\ : std_logic;
SIGNAL \HD~4874_combout\ : std_logic;
SIGNAL \HD~3097_q\ : std_logic;
SIGNAL \HD~3129_q\ : std_logic;
SIGNAL \HD~4853_combout\ : std_logic;
SIGNAL \HD~601_q\ : std_logic;
SIGNAL \HD~857_q\ : std_logic;
SIGNAL \HD~4811_combout\ : std_logic;
SIGNAL \HD~633feeder_combout\ : std_logic;
SIGNAL \HD~633_q\ : std_logic;
SIGNAL \HD~889_q\ : std_logic;
SIGNAL \HD~4812_combout\ : std_logic;
SIGNAL \HD~1369_q\ : std_logic;
SIGNAL \HD~1401_q\ : std_logic;
SIGNAL \HD~1113_q\ : std_logic;
SIGNAL \HD~1145feeder_combout\ : std_logic;
SIGNAL \HD~1145_q\ : std_logic;
SIGNAL \HD~4813_combout\ : std_logic;
SIGNAL \HD~4814_combout\ : std_logic;
SIGNAL \HD~345_q\ : std_logic;
SIGNAL \HD~89_q\ : std_logic;
SIGNAL \HD~4815_combout\ : std_logic;
SIGNAL \HD~377_q\ : std_logic;
SIGNAL \HD~121_q\ : std_logic;
SIGNAL \HD~4816_combout\ : std_logic;
SIGNAL \HD~4817_combout\ : std_logic;
SIGNAL \HD~1881_q\ : std_logic;
SIGNAL \HD~1913_q\ : std_logic;
SIGNAL \HD~1625_q\ : std_logic;
SIGNAL \HD~1657_q\ : std_logic;
SIGNAL \HD~4818_combout\ : std_logic;
SIGNAL \HD~4819_combout\ : std_logic;
SIGNAL \HD~4820_combout\ : std_logic;
SIGNAL \HD~665_q\ : std_logic;
SIGNAL \HD~921_q\ : std_logic;
SIGNAL \HD~4821_combout\ : std_logic;
SIGNAL \HD~953_q\ : std_logic;
SIGNAL \HD~697feeder_combout\ : std_logic;
SIGNAL \HD~697_q\ : std_logic;
SIGNAL \HD~4822_combout\ : std_logic;
SIGNAL \HD~1945_q\ : std_logic;
SIGNAL \HD~1977_q\ : std_logic;
SIGNAL \HD~1689_q\ : std_logic;
SIGNAL \HD~1721_q\ : std_logic;
SIGNAL \HD~4828_combout\ : std_logic;
SIGNAL \HD~4829_combout\ : std_logic;
SIGNAL \HD~1177_q\ : std_logic;
SIGNAL \HD~1209_q\ : std_logic;
SIGNAL \HD~4823_combout\ : std_logic;
SIGNAL \HD~1465_q\ : std_logic;
SIGNAL \HD~1433_q\ : std_logic;
SIGNAL \HD~4824_combout\ : std_logic;
SIGNAL \HD~153_q\ : std_logic;
SIGNAL \HD~409_q\ : std_logic;
SIGNAL \HD~4825_combout\ : std_logic;
SIGNAL \HD~441_q\ : std_logic;
SIGNAL \HD~185_q\ : std_logic;
SIGNAL \HD~4826_combout\ : std_logic;
SIGNAL \HD~4827_combout\ : std_logic;
SIGNAL \HD~4830_combout\ : std_logic;
SIGNAL \HD~1593_q\ : std_logic;
SIGNAL \HD~1561_q\ : std_logic;
SIGNAL \HD~4838_combout\ : std_logic;
SIGNAL \HD~1849_q\ : std_logic;
SIGNAL \HD~1817_q\ : std_logic;
SIGNAL \HD~4839_combout\ : std_logic;
SIGNAL \HD~25_q\ : std_logic;
SIGNAL \HD~281_q\ : std_logic;
SIGNAL \HD~4835_combout\ : std_logic;
SIGNAL \HD~313_q\ : std_logic;
SIGNAL \HD~57_q\ : std_logic;
SIGNAL \HD~4836_combout\ : std_logic;
SIGNAL \HD~1049_q\ : std_logic;
SIGNAL \HD~1081_q\ : std_logic;
SIGNAL \HD~4833_combout\ : std_logic;
SIGNAL \HD~1305_q\ : std_logic;
SIGNAL \HD~1337_q\ : std_logic;
SIGNAL \HD~4834_combout\ : std_logic;
SIGNAL \HD~4837_combout\ : std_logic;
SIGNAL \HD~537_q\ : std_logic;
SIGNAL \HD~793_q\ : std_logic;
SIGNAL \HD~4831_combout\ : std_logic;
SIGNAL \HD~825_q\ : std_logic;
SIGNAL \HD~569_q\ : std_logic;
SIGNAL \HD~4832_combout\ : std_logic;
SIGNAL \HD~4840_combout\ : std_logic;
SIGNAL \HD~4841_combout\ : std_logic;
SIGNAL \HD~761_q\ : std_logic;
SIGNAL \HD~1785_q\ : std_logic;
SIGNAL \HD~249_q\ : std_logic;
SIGNAL \HD~1273_q\ : std_logic;
SIGNAL \HD~4842_combout\ : std_logic;
SIGNAL \HD~4843_combout\ : std_logic;
SIGNAL \HD~1017feeder_combout\ : std_logic;
SIGNAL \HD~1017_q\ : std_logic;
SIGNAL \HD~2041_q\ : std_logic;
SIGNAL \HD~505_q\ : std_logic;
SIGNAL \HD~1529_q\ : std_logic;
SIGNAL \HD~4849_combout\ : std_logic;
SIGNAL \HD~4850_combout\ : std_logic;
SIGNAL \HD~729_q\ : std_logic;
SIGNAL \HD~1753_q\ : std_logic;
SIGNAL \HD~217_q\ : std_logic;
SIGNAL \HD~1241_q\ : std_logic;
SIGNAL \HD~4846_combout\ : std_logic;
SIGNAL \HD~4847_combout\ : std_logic;
SIGNAL \HD~985_q\ : std_logic;
SIGNAL \HD~2009_q\ : std_logic;
SIGNAL \HD~473_q\ : std_logic;
SIGNAL \HD~1497_q\ : std_logic;
SIGNAL \HD~4844_combout\ : std_logic;
SIGNAL \HD~4845_combout\ : std_logic;
SIGNAL \HD~4848_combout\ : std_logic;
SIGNAL \HD~4851_combout\ : std_logic;
SIGNAL \HD~4852_combout\ : std_logic;
SIGNAL \HD~4875_combout\ : std_logic;
SIGNAL \data_write[26]~input_o\ : std_logic;
SIGNAL \HD~3034_q\ : std_logic;
SIGNAL \HD~3066_q\ : std_logic;
SIGNAL \HD~2778_q\ : std_logic;
SIGNAL \HD~2810_q\ : std_logic;
SIGNAL \HD~4926_combout\ : std_logic;
SIGNAL \HD~4927_combout\ : std_logic;
SIGNAL \HD~2682_q\ : std_logic;
SIGNAL \HD~2938_q\ : std_logic;
SIGNAL \HD~2650_q\ : std_logic;
SIGNAL \HD~2906feeder_combout\ : std_logic;
SIGNAL \HD~2906_q\ : std_logic;
SIGNAL \HD~4919_combout\ : std_logic;
SIGNAL \HD~4920_combout\ : std_logic;
SIGNAL \HD~2970_q\ : std_logic;
SIGNAL \HD~2714_q\ : std_logic;
SIGNAL \HD~2746feeder_combout\ : std_logic;
SIGNAL \HD~2746_q\ : std_logic;
SIGNAL \HD~4921_combout\ : std_logic;
SIGNAL \HD~3002_q\ : std_logic;
SIGNAL \HD~4922_combout\ : std_logic;
SIGNAL \HD~2618feeder_combout\ : std_logic;
SIGNAL \HD~2618_q\ : std_logic;
SIGNAL \HD~2586_q\ : std_logic;
SIGNAL \HD~2842feeder_combout\ : std_logic;
SIGNAL \HD~2842_q\ : std_logic;
SIGNAL \HD~4923_combout\ : std_logic;
SIGNAL \HD~2874_q\ : std_logic;
SIGNAL \HD~4924_combout\ : std_logic;
SIGNAL \HD~4925_combout\ : std_logic;
SIGNAL \HD~4928_combout\ : std_logic;
SIGNAL \HD~2106_q\ : std_logic;
SIGNAL \HD~2234_q\ : std_logic;
SIGNAL \HD~4931_combout\ : std_logic;
SIGNAL \HD~2298_q\ : std_logic;
SIGNAL \HD~2170_q\ : std_logic;
SIGNAL \HD~4932_combout\ : std_logic;
SIGNAL \HD~2074_q\ : std_logic;
SIGNAL \HD~2138_q\ : std_logic;
SIGNAL \HD~4933_combout\ : std_logic;
SIGNAL \HD~2266_q\ : std_logic;
SIGNAL \HD~2202_q\ : std_logic;
SIGNAL \HD~4934_combout\ : std_logic;
SIGNAL \HD~4935_combout\ : std_logic;
SIGNAL \HD~2458_q\ : std_logic;
SIGNAL \HD~2522_q\ : std_logic;
SIGNAL \HD~2330_q\ : std_logic;
SIGNAL \HD~2394_q\ : std_logic;
SIGNAL \HD~4929_combout\ : std_logic;
SIGNAL \HD~4930_combout\ : std_logic;
SIGNAL \HD~2490_q\ : std_logic;
SIGNAL \HD~2362_q\ : std_logic;
SIGNAL \HD~4936_combout\ : std_logic;
SIGNAL \HD~2554_q\ : std_logic;
SIGNAL \HD~2426_q\ : std_logic;
SIGNAL \HD~4937_combout\ : std_logic;
SIGNAL \HD~4938_combout\ : std_logic;
SIGNAL \HD~4939_combout\ : std_logic;
SIGNAL \HD~3098_q\ : std_logic;
SIGNAL \HD~3130_q\ : std_logic;
SIGNAL \HD~4918_combout\ : std_logic;
SIGNAL \HD~186_q\ : std_logic;
SIGNAL \HD~58_q\ : std_logic;
SIGNAL \HD~4880_combout\ : std_logic;
SIGNAL \HD~250_q\ : std_logic;
SIGNAL \HD~122feeder_combout\ : std_logic;
SIGNAL \HD~122_q\ : std_logic;
SIGNAL \HD~4881_combout\ : std_logic;
SIGNAL \HD~1146_q\ : std_logic;
SIGNAL \HD~1082_q\ : std_logic;
SIGNAL \HD~4878_combout\ : std_logic;
SIGNAL \HD~1274_q\ : std_logic;
SIGNAL \HD~1210_q\ : std_logic;
SIGNAL \HD~4879_combout\ : std_logic;
SIGNAL \HD~4882_combout\ : std_logic;
SIGNAL \HD~634_q\ : std_logic;
SIGNAL \HD~570_q\ : std_logic;
SIGNAL \HD~698feeder_combout\ : std_logic;
SIGNAL \HD~698_q\ : std_logic;
SIGNAL \HD~4876_combout\ : std_logic;
SIGNAL \HD~762_q\ : std_logic;
SIGNAL \HD~4877_combout\ : std_logic;
SIGNAL \HD~1594_q\ : std_logic;
SIGNAL \HD~1658_q\ : std_logic;
SIGNAL \HD~4883_combout\ : std_logic;
SIGNAL \HD~1722_q\ : std_logic;
SIGNAL \HD~1786_q\ : std_logic;
SIGNAL \HD~4884_combout\ : std_logic;
SIGNAL \HD~4885_combout\ : std_logic;
SIGNAL \HD~890feeder_combout\ : std_logic;
SIGNAL \HD~890_q\ : std_logic;
SIGNAL \HD~826_q\ : std_logic;
SIGNAL \HD~4907_combout\ : std_logic;
SIGNAL \HD~1018_q\ : std_logic;
SIGNAL \HD~954_q\ : std_logic;
SIGNAL \HD~4908_combout\ : std_logic;
SIGNAL \HD~1850_q\ : std_logic;
SIGNAL \HD~1978_q\ : std_logic;
SIGNAL \HD~4914_combout\ : std_logic;
SIGNAL \HD~2042_q\ : std_logic;
SIGNAL \HD~1914_q\ : std_logic;
SIGNAL \HD~4915_combout\ : std_logic;
SIGNAL \HD~1402feeder_combout\ : std_logic;
SIGNAL \HD~1402_q\ : std_logic;
SIGNAL \HD~1530_q\ : std_logic;
SIGNAL \HD~1338_q\ : std_logic;
SIGNAL \HD~1466feeder_combout\ : std_logic;
SIGNAL \HD~1466_q\ : std_logic;
SIGNAL \HD~4909_combout\ : std_logic;
SIGNAL \HD~4910_combout\ : std_logic;
SIGNAL \HD~442feeder_combout\ : std_logic;
SIGNAL \HD~442_q\ : std_logic;
SIGNAL \HD~506_q\ : std_logic;
SIGNAL \HD~378_q\ : std_logic;
SIGNAL \HD~314_q\ : std_logic;
SIGNAL \HD~4911_combout\ : std_logic;
SIGNAL \HD~4912_combout\ : std_logic;
SIGNAL \HD~4913_combout\ : std_logic;
SIGNAL \HD~4916_combout\ : std_logic;
SIGNAL \HD~346_q\ : std_logic;
SIGNAL \HD~1370feeder_combout\ : std_logic;
SIGNAL \HD~1370_q\ : std_logic;
SIGNAL \HD~4886_combout\ : std_logic;
SIGNAL \HD~1882_q\ : std_logic;
SIGNAL \HD~858_q\ : std_logic;
SIGNAL \HD~4887_combout\ : std_logic;
SIGNAL \HD~986feeder_combout\ : std_logic;
SIGNAL \HD~986_q\ : std_logic;
SIGNAL \HD~2010_q\ : std_logic;
SIGNAL \HD~474_q\ : std_logic;
SIGNAL \HD~1498feeder_combout\ : std_logic;
SIGNAL \HD~1498_q\ : std_logic;
SIGNAL \HD~4893_combout\ : std_logic;
SIGNAL \HD~4894_combout\ : std_logic;
SIGNAL \HD~410_q\ : std_logic;
SIGNAL \HD~1434_q\ : std_logic;
SIGNAL \HD~4888_combout\ : std_logic;
SIGNAL \HD~922feeder_combout\ : std_logic;
SIGNAL \HD~922_q\ : std_logic;
SIGNAL \HD~1946_q\ : std_logic;
SIGNAL \HD~4889_combout\ : std_logic;
SIGNAL \HD~794_q\ : std_logic;
SIGNAL \HD~1818_q\ : std_logic;
SIGNAL \HD~1306_q\ : std_logic;
SIGNAL \HD~282_q\ : std_logic;
SIGNAL \HD~4890_combout\ : std_logic;
SIGNAL \HD~4891_combout\ : std_logic;
SIGNAL \HD~4892_combout\ : std_logic;
SIGNAL \HD~4895_combout\ : std_logic;
SIGNAL \HD~90_q\ : std_logic;
SIGNAL \HD~218_q\ : std_logic;
SIGNAL \HD~154_q\ : std_logic;
SIGNAL \HD~26_q\ : std_logic;
SIGNAL \HD~4900_combout\ : std_logic;
SIGNAL \HD~4901_combout\ : std_logic;
SIGNAL \HD~1050_q\ : std_logic;
SIGNAL \HD~1114_q\ : std_logic;
SIGNAL \HD~4898_combout\ : std_logic;
SIGNAL \HD~1242_q\ : std_logic;
SIGNAL \HD~1178_q\ : std_logic;
SIGNAL \HD~4899_combout\ : std_logic;
SIGNAL \HD~4902_combout\ : std_logic;
SIGNAL \HD~1690feeder_combout\ : std_logic;
SIGNAL \HD~1690_q\ : std_logic;
SIGNAL \HD~1754_q\ : std_logic;
SIGNAL \HD~1562_q\ : std_logic;
SIGNAL \HD~1626_q\ : std_logic;
SIGNAL \HD~4903_combout\ : std_logic;
SIGNAL \HD~4904_combout\ : std_logic;
SIGNAL \HD~602_q\ : std_logic;
SIGNAL \HD~730_q\ : std_logic;
SIGNAL \HD~666_q\ : std_logic;
SIGNAL \HD~538_q\ : std_logic;
SIGNAL \HD~4896_combout\ : std_logic;
SIGNAL \HD~4897_combout\ : std_logic;
SIGNAL \HD~4905_combout\ : std_logic;
SIGNAL \HD~4906_combout\ : std_logic;
SIGNAL \HD~4917_combout\ : std_logic;
SIGNAL \HD~4940_combout\ : std_logic;
SIGNAL \data_write[27]~input_o\ : std_logic;
SIGNAL \HD~475_q\ : std_logic;
SIGNAL \HD~1499_q\ : std_logic;
SIGNAL \HD~4972_combout\ : std_logic;
SIGNAL \HD~2011_q\ : std_logic;
SIGNAL \HD~987feeder_combout\ : std_logic;
SIGNAL \HD~987_q\ : std_logic;
SIGNAL \HD~4973_combout\ : std_logic;
SIGNAL \HD~763_q\ : std_logic;
SIGNAL \HD~1787_q\ : std_logic;
SIGNAL \HD~251_q\ : std_logic;
SIGNAL \HD~1275_q\ : std_logic;
SIGNAL \HD~4974_combout\ : std_logic;
SIGNAL \HD~4975_combout\ : std_logic;
SIGNAL \HD~731_q\ : std_logic;
SIGNAL \HD~1755_q\ : std_logic;
SIGNAL \HD~219_q\ : std_logic;
SIGNAL \HD~1243_q\ : std_logic;
SIGNAL \HD~4976_combout\ : std_logic;
SIGNAL \HD~4977_combout\ : std_logic;
SIGNAL \HD~4978_combout\ : std_logic;
SIGNAL \HD~1019_q\ : std_logic;
SIGNAL \HD~2043_q\ : std_logic;
SIGNAL \HD~507_q\ : std_logic;
SIGNAL \HD~1531_q\ : std_logic;
SIGNAL \HD~4979_combout\ : std_logic;
SIGNAL \HD~4980_combout\ : std_logic;
SIGNAL \HD~4981_combout\ : std_logic;
SIGNAL \HD~1595feeder_combout\ : std_logic;
SIGNAL \HD~1595_q\ : std_logic;
SIGNAL \HD~1851_q\ : std_logic;
SIGNAL \HD~1563_q\ : std_logic;
SIGNAL \HD~1819_q\ : std_logic;
SIGNAL \HD~4968_combout\ : std_logic;
SIGNAL \HD~4969_combout\ : std_logic;
SIGNAL \HD~795feeder_combout\ : std_logic;
SIGNAL \HD~795_q\ : std_logic;
SIGNAL \HD~827_q\ : std_logic;
SIGNAL \HD~539_q\ : std_logic;
SIGNAL \HD~571feeder_combout\ : std_logic;
SIGNAL \HD~571_q\ : std_logic;
SIGNAL \HD~4961_combout\ : std_logic;
SIGNAL \HD~4962_combout\ : std_logic;
SIGNAL \HD~1083feeder_combout\ : std_logic;
SIGNAL \HD~1083_q\ : std_logic;
SIGNAL \HD~1339_q\ : std_logic;
SIGNAL \HD~1051_q\ : std_logic;
SIGNAL \HD~1307feeder_combout\ : std_logic;
SIGNAL \HD~1307_q\ : std_logic;
SIGNAL \HD~4963_combout\ : std_logic;
SIGNAL \HD~4964_combout\ : std_logic;
SIGNAL \HD~283_q\ : std_logic;
SIGNAL \HD~315_q\ : std_logic;
SIGNAL \HD~59_q\ : std_logic;
SIGNAL \HD~27_q\ : std_logic;
SIGNAL \HD~4965_combout\ : std_logic;
SIGNAL \HD~4966_combout\ : std_logic;
SIGNAL \HD~4967_combout\ : std_logic;
SIGNAL \HD~4970_combout\ : std_logic;
SIGNAL \HD~603_q\ : std_logic;
SIGNAL \HD~635_q\ : std_logic;
SIGNAL \HD~4951_combout\ : std_logic;
SIGNAL \HD~891_q\ : std_logic;
SIGNAL \HD~859_q\ : std_logic;
SIGNAL \HD~4952_combout\ : std_logic;
SIGNAL \HD~1627_q\ : std_logic;
SIGNAL \HD~1883_q\ : std_logic;
SIGNAL \HD~4958_combout\ : std_logic;
SIGNAL \HD~1659feeder_combout\ : std_logic;
SIGNAL \HD~1659_q\ : std_logic;
SIGNAL \HD~1915_q\ : std_logic;
SIGNAL \HD~4959_combout\ : std_logic;
SIGNAL \HD~91_q\ : std_logic;
SIGNAL \HD~123_q\ : std_logic;
SIGNAL \HD~4955_combout\ : std_logic;
SIGNAL \HD~379_q\ : std_logic;
SIGNAL \HD~347feeder_combout\ : std_logic;
SIGNAL \HD~347_q\ : std_logic;
SIGNAL \HD~4956_combout\ : std_logic;
SIGNAL \HD~1115_q\ : std_logic;
SIGNAL \HD~1371feeder_combout\ : std_logic;
SIGNAL \HD~1371_q\ : std_logic;
SIGNAL \HD~4953_combout\ : std_logic;
SIGNAL \HD~1403_q\ : std_logic;
SIGNAL \HD~1147_q\ : std_logic;
SIGNAL \HD~4954_combout\ : std_logic;
SIGNAL \HD~4957_combout\ : std_logic;
SIGNAL \HD~4960_combout\ : std_logic;
SIGNAL \HD~4971_combout\ : std_logic;
SIGNAL \HD~1723_q\ : std_logic;
SIGNAL \HD~1979_q\ : std_logic;
SIGNAL \HD~1691_q\ : std_logic;
SIGNAL \HD~1947_q\ : std_logic;
SIGNAL \HD~4948_combout\ : std_logic;
SIGNAL \HD~4949_combout\ : std_logic;
SIGNAL \HD~667_q\ : std_logic;
SIGNAL \HD~699_q\ : std_logic;
SIGNAL \HD~4941_combout\ : std_logic;
SIGNAL \HD~955_q\ : std_logic;
SIGNAL \HD~923_q\ : std_logic;
SIGNAL \HD~4942_combout\ : std_logic;
SIGNAL \HD~1211feeder_combout\ : std_logic;
SIGNAL \HD~1211_q\ : std_logic;
SIGNAL \HD~1467_q\ : std_logic;
SIGNAL \HD~1435feeder_combout\ : std_logic;
SIGNAL \HD~1435_q\ : std_logic;
SIGNAL \HD~1179_q\ : std_logic;
SIGNAL \HD~4943_combout\ : std_logic;
SIGNAL \HD~4944_combout\ : std_logic;
SIGNAL \HD~411feeder_combout\ : std_logic;
SIGNAL \HD~411_q\ : std_logic;
SIGNAL \HD~443_q\ : std_logic;
SIGNAL \HD~155_q\ : std_logic;
SIGNAL \HD~187_q\ : std_logic;
SIGNAL \HD~4945_combout\ : std_logic;
SIGNAL \HD~4946_combout\ : std_logic;
SIGNAL \HD~4947_combout\ : std_logic;
SIGNAL \HD~4950_combout\ : std_logic;
SIGNAL \HD~4982_combout\ : std_logic;
SIGNAL \HD~3131_q\ : std_logic;
SIGNAL \HD~3099_q\ : std_logic;
SIGNAL \HD~4983_combout\ : std_logic;
SIGNAL \HD~2331_q\ : std_logic;
SIGNAL \HD~2459_q\ : std_logic;
SIGNAL \HD~4996_combout\ : std_logic;
SIGNAL \HD~2523_q\ : std_logic;
SIGNAL \HD~2395_q\ : std_logic;
SIGNAL \HD~4997_combout\ : std_logic;
SIGNAL \HD~2203_q\ : std_logic;
SIGNAL \HD~2267_q\ : std_logic;
SIGNAL \HD~2139_q\ : std_logic;
SIGNAL \HD~2075_q\ : std_logic;
SIGNAL \HD~4998_combout\ : std_logic;
SIGNAL \HD~4999_combout\ : std_logic;
SIGNAL \HD~5000_combout\ : std_logic;
SIGNAL \HD~2107_q\ : std_logic;
SIGNAL \HD~2171_q\ : std_logic;
SIGNAL \HD~4994_combout\ : std_logic;
SIGNAL \HD~2235feeder_combout\ : std_logic;
SIGNAL \HD~2235_q\ : std_logic;
SIGNAL \HD~2299_q\ : std_logic;
SIGNAL \HD~4995_combout\ : std_logic;
SIGNAL \HD~2491_q\ : std_logic;
SIGNAL \HD~2555_q\ : std_logic;
SIGNAL \HD~2363_q\ : std_logic;
SIGNAL \HD~2427_q\ : std_logic;
SIGNAL \HD~5001_combout\ : std_logic;
SIGNAL \HD~5002_combout\ : std_logic;
SIGNAL \HD~5003_combout\ : std_logic;
SIGNAL \HD~2619_q\ : std_logic;
SIGNAL \HD~2587_q\ : std_logic;
SIGNAL \HD~4988_combout\ : std_logic;
SIGNAL \HD~2843feeder_combout\ : std_logic;
SIGNAL \HD~2843_q\ : std_logic;
SIGNAL \HD~2875_q\ : std_logic;
SIGNAL \HD~4989_combout\ : std_logic;
SIGNAL \HD~2715_q\ : std_logic;
SIGNAL \HD~2971_q\ : std_logic;
SIGNAL \HD~4986_combout\ : std_logic;
SIGNAL \HD~3003_q\ : std_logic;
SIGNAL \HD~2747_q\ : std_logic;
SIGNAL \HD~4987_combout\ : std_logic;
SIGNAL \HD~4990_combout\ : std_logic;
SIGNAL \HD~3035_q\ : std_logic;
SIGNAL \HD~2779_q\ : std_logic;
SIGNAL \HD~4991_combout\ : std_logic;
SIGNAL \HD~3067_q\ : std_logic;
SIGNAL \HD~2811_q\ : std_logic;
SIGNAL \HD~4992_combout\ : std_logic;
SIGNAL \HD~2907feeder_combout\ : std_logic;
SIGNAL \HD~2907_q\ : std_logic;
SIGNAL \HD~2939_q\ : std_logic;
SIGNAL \HD~2651_q\ : std_logic;
SIGNAL \HD~2683_q\ : std_logic;
SIGNAL \HD~4984_combout\ : std_logic;
SIGNAL \HD~4985_combout\ : std_logic;
SIGNAL \HD~4993_combout\ : std_logic;
SIGNAL \HD~5004_combout\ : std_logic;
SIGNAL \HD~5005_combout\ : std_logic;
SIGNAL \data_write[28]~input_o\ : std_logic;
SIGNAL \HD~1852_q\ : std_logic;
SIGNAL \HD~1340_q\ : std_logic;
SIGNAL \HD~1468feeder_combout\ : std_logic;
SIGNAL \HD~1468_q\ : std_logic;
SIGNAL \HD~5037_combout\ : std_logic;
SIGNAL \HD~1980_q\ : std_logic;
SIGNAL \HD~5038_combout\ : std_logic;
SIGNAL \HD~1916_q\ : std_logic;
SIGNAL \HD~2044_q\ : std_logic;
SIGNAL \HD~1404_q\ : std_logic;
SIGNAL \HD~1532feeder_combout\ : std_logic;
SIGNAL \HD~1532_q\ : std_logic;
SIGNAL \HD~5044_combout\ : std_logic;
SIGNAL \HD~5045_combout\ : std_logic;
SIGNAL \HD~892_q\ : std_logic;
SIGNAL \HD~1020_q\ : std_logic;
SIGNAL \HD~380_q\ : std_logic;
SIGNAL \HD~508feeder_combout\ : std_logic;
SIGNAL \HD~508_q\ : std_logic;
SIGNAL \HD~5039_combout\ : std_logic;
SIGNAL \HD~5040_combout\ : std_logic;
SIGNAL \HD~828_q\ : std_logic;
SIGNAL \HD~956_q\ : std_logic;
SIGNAL \HD~316_q\ : std_logic;
SIGNAL \HD~444feeder_combout\ : std_logic;
SIGNAL \HD~444_q\ : std_logic;
SIGNAL \HD~5041_combout\ : std_logic;
SIGNAL \HD~5042_combout\ : std_logic;
SIGNAL \HD~5043_combout\ : std_logic;
SIGNAL \HD~5046_combout\ : std_logic;
SIGNAL \HD~636_q\ : std_logic;
SIGNAL \HD~572_q\ : std_logic;
SIGNAL \HD~5016_combout\ : std_logic;
SIGNAL \HD~764_q\ : std_logic;
SIGNAL \HD~700_q\ : std_logic;
SIGNAL \HD~5017_combout\ : std_logic;
SIGNAL \HD~1596_q\ : std_logic;
SIGNAL \HD~1724_q\ : std_logic;
SIGNAL \HD~5023_combout\ : std_logic;
SIGNAL \HD~1660_q\ : std_logic;
SIGNAL \HD~1788_q\ : std_logic;
SIGNAL \HD~5024_combout\ : std_logic;
SIGNAL \HD~188_q\ : std_logic;
SIGNAL \HD~252_q\ : std_logic;
SIGNAL \HD~60_q\ : std_logic;
SIGNAL \HD~124_q\ : std_logic;
SIGNAL \HD~5020_combout\ : std_logic;
SIGNAL \HD~5021_combout\ : std_logic;
SIGNAL \HD~1212_q\ : std_logic;
SIGNAL \HD~1084_q\ : std_logic;
SIGNAL \HD~5018_combout\ : std_logic;
SIGNAL \HD~1276_q\ : std_logic;
SIGNAL \HD~1148_q\ : std_logic;
SIGNAL \HD~5019_combout\ : std_logic;
SIGNAL \HD~5022_combout\ : std_logic;
SIGNAL \HD~5025_combout\ : std_logic;
SIGNAL \HD~1180_q\ : std_logic;
SIGNAL \HD~1052_q\ : std_logic;
SIGNAL \HD~5028_combout\ : std_logic;
SIGNAL \HD~1244_q\ : std_logic;
SIGNAL \HD~1116_q\ : std_logic;
SIGNAL \HD~5029_combout\ : std_logic;
SIGNAL \HD~28_q\ : std_logic;
SIGNAL \HD~92feeder_combout\ : std_logic;
SIGNAL \HD~92_q\ : std_logic;
SIGNAL \HD~5030_combout\ : std_logic;
SIGNAL \HD~220_q\ : std_logic;
SIGNAL \HD~156_q\ : std_logic;
SIGNAL \HD~5031_combout\ : std_logic;
SIGNAL \HD~5032_combout\ : std_logic;
SIGNAL \HD~540_q\ : std_logic;
SIGNAL \HD~604_q\ : std_logic;
SIGNAL \HD~5026_combout\ : std_logic;
SIGNAL \HD~732_q\ : std_logic;
SIGNAL \HD~668feeder_combout\ : std_logic;
SIGNAL \HD~668_q\ : std_logic;
SIGNAL \HD~5027_combout\ : std_logic;
SIGNAL \HD~1628_q\ : std_logic;
SIGNAL \HD~1756_q\ : std_logic;
SIGNAL \HD~1564_q\ : std_logic;
SIGNAL \HD~1692feeder_combout\ : std_logic;
SIGNAL \HD~1692_q\ : std_logic;
SIGNAL \HD~5033_combout\ : std_logic;
SIGNAL \HD~5034_combout\ : std_logic;
SIGNAL \HD~5035_combout\ : std_logic;
SIGNAL \HD~5036_combout\ : std_logic;
SIGNAL \HD~284_q\ : std_logic;
SIGNAL \HD~348_q\ : std_logic;
SIGNAL \HD~5010_combout\ : std_logic;
SIGNAL \HD~1372_q\ : std_logic;
SIGNAL \HD~1308_q\ : std_logic;
SIGNAL \HD~5011_combout\ : std_logic;
SIGNAL \HD~412_q\ : std_logic;
SIGNAL \HD~476_q\ : std_logic;
SIGNAL \HD~5008_combout\ : std_logic;
SIGNAL \HD~1500_q\ : std_logic;
SIGNAL \HD~1436_q\ : std_logic;
SIGNAL \HD~5009_combout\ : std_logic;
SIGNAL \HD~5012_combout\ : std_logic;
SIGNAL \HD~796_q\ : std_logic;
SIGNAL \HD~860_q\ : std_logic;
SIGNAL \HD~5006_combout\ : std_logic;
SIGNAL \HD~1820_q\ : std_logic;
SIGNAL \HD~1884_q\ : std_logic;
SIGNAL \HD~5007_combout\ : std_logic;
SIGNAL \HD~924_q\ : std_logic;
SIGNAL \HD~988_q\ : std_logic;
SIGNAL \HD~5013_combout\ : std_logic;
SIGNAL \HD~2012_q\ : std_logic;
SIGNAL \HD~1948_q\ : std_logic;
SIGNAL \HD~5014_combout\ : std_logic;
SIGNAL \HD~5015_combout\ : std_logic;
SIGNAL \HD~5047_combout\ : std_logic;
SIGNAL \HD~2684_q\ : std_logic;
SIGNAL \HD~2940_q\ : std_logic;
SIGNAL \HD~2652_q\ : std_logic;
SIGNAL \HD~2908_q\ : std_logic;
SIGNAL \HD~5049_combout\ : std_logic;
SIGNAL \HD~5050_combout\ : std_logic;
SIGNAL \HD~2972feeder_combout\ : std_logic;
SIGNAL \HD~2972_q\ : std_logic;
SIGNAL \HD~3004_q\ : std_logic;
SIGNAL \HD~2716_q\ : std_logic;
SIGNAL \HD~2748feeder_combout\ : std_logic;
SIGNAL \HD~2748_q\ : std_logic;
SIGNAL \HD~5051_combout\ : std_logic;
SIGNAL \HD~5052_combout\ : std_logic;
SIGNAL \HD~2588_q\ : std_logic;
SIGNAL \HD~2844_q\ : std_logic;
SIGNAL \HD~5053_combout\ : std_logic;
SIGNAL \HD~2876_q\ : std_logic;
SIGNAL \HD~2620_q\ : std_logic;
SIGNAL \HD~5054_combout\ : std_logic;
SIGNAL \HD~5055_combout\ : std_logic;
SIGNAL \HD~2812_q\ : std_logic;
SIGNAL \HD~2780_q\ : std_logic;
SIGNAL \HD~5056_combout\ : std_logic;
SIGNAL \HD~3068_q\ : std_logic;
SIGNAL \HD~3036_q\ : std_logic;
SIGNAL \HD~5057_combout\ : std_logic;
SIGNAL \HD~5058_combout\ : std_logic;
SIGNAL \HD~2492_q\ : std_logic;
SIGNAL \HD~2364_q\ : std_logic;
SIGNAL \HD~5066_combout\ : std_logic;
SIGNAL \HD~2556_q\ : std_logic;
SIGNAL \HD~2428_q\ : std_logic;
SIGNAL \HD~5067_combout\ : std_logic;
SIGNAL \HD~2460_q\ : std_logic;
SIGNAL \HD~2524_q\ : std_logic;
SIGNAL \HD~2332_q\ : std_logic;
SIGNAL \HD~2396_q\ : std_logic;
SIGNAL \HD~5059_combout\ : std_logic;
SIGNAL \HD~5060_combout\ : std_logic;
SIGNAL \HD~2236_q\ : std_logic;
SIGNAL \HD~2108_q\ : std_logic;
SIGNAL \HD~5061_combout\ : std_logic;
SIGNAL \HD~2300_q\ : std_logic;
SIGNAL \HD~2172_q\ : std_logic;
SIGNAL \HD~5062_combout\ : std_logic;
SIGNAL \HD~2204_q\ : std_logic;
SIGNAL \HD~2268_q\ : std_logic;
SIGNAL \HD~2076_q\ : std_logic;
SIGNAL \HD~2140_q\ : std_logic;
SIGNAL \HD~5063_combout\ : std_logic;
SIGNAL \HD~5064_combout\ : std_logic;
SIGNAL \HD~5065_combout\ : std_logic;
SIGNAL \HD~5068_combout\ : std_logic;
SIGNAL \HD~5069_combout\ : std_logic;
SIGNAL \HD~3100_q\ : std_logic;
SIGNAL \HD~3132feeder_combout\ : std_logic;
SIGNAL \HD~3132_q\ : std_logic;
SIGNAL \HD~5048_combout\ : std_logic;
SIGNAL \HD~5070_combout\ : std_logic;
SIGNAL \data_write[29]~input_o\ : std_logic;
SIGNAL \HD~2781_q\ : std_logic;
SIGNAL \HD~3037feeder_combout\ : std_logic;
SIGNAL \HD~3037_q\ : std_logic;
SIGNAL \HD~5121_combout\ : std_logic;
SIGNAL \HD~3069_q\ : std_logic;
SIGNAL \HD~2813_q\ : std_logic;
SIGNAL \HD~5122_combout\ : std_logic;
SIGNAL \HD~2589_q\ : std_logic;
SIGNAL \HD~2621_q\ : std_logic;
SIGNAL \HD~5118_combout\ : std_logic;
SIGNAL \HD~2845_q\ : std_logic;
SIGNAL \HD~2877_q\ : std_logic;
SIGNAL \HD~5119_combout\ : std_logic;
SIGNAL \HD~2749_q\ : std_logic;
SIGNAL \HD~3005_q\ : std_logic;
SIGNAL \HD~2717_q\ : std_logic;
SIGNAL \HD~2973_q\ : std_logic;
SIGNAL \HD~5116_combout\ : std_logic;
SIGNAL \HD~5117_combout\ : std_logic;
SIGNAL \HD~5120_combout\ : std_logic;
SIGNAL \HD~2909feeder_combout\ : std_logic;
SIGNAL \HD~2909_q\ : std_logic;
SIGNAL \HD~2941_q\ : std_logic;
SIGNAL \HD~2653_q\ : std_logic;
SIGNAL \HD~2685_q\ : std_logic;
SIGNAL \HD~5114_combout\ : std_logic;
SIGNAL \HD~5115_combout\ : std_logic;
SIGNAL \HD~5123_combout\ : std_logic;
SIGNAL \HD~2237_q\ : std_logic;
SIGNAL \HD~2301_q\ : std_logic;
SIGNAL \HD~2109_q\ : std_logic;
SIGNAL \HD~2173_q\ : std_logic;
SIGNAL \HD~5124_combout\ : std_logic;
SIGNAL \HD~5125_combout\ : std_logic;
SIGNAL \HD~2141_q\ : std_logic;
SIGNAL \HD~2077_q\ : std_logic;
SIGNAL \HD~5128_combout\ : std_logic;
SIGNAL \HD~2269_q\ : std_logic;
SIGNAL \HD~2205feeder_combout\ : std_logic;
SIGNAL \HD~2205_q\ : std_logic;
SIGNAL \HD~5129_combout\ : std_logic;
SIGNAL \HD~2333_q\ : std_logic;
SIGNAL \HD~2461_q\ : std_logic;
SIGNAL \HD~5126_combout\ : std_logic;
SIGNAL \HD~2525_q\ : std_logic;
SIGNAL \HD~2397_q\ : std_logic;
SIGNAL \HD~5127_combout\ : std_logic;
SIGNAL \HD~5130_combout\ : std_logic;
SIGNAL \HD~2429_q\ : std_logic;
SIGNAL \HD~2365_q\ : std_logic;
SIGNAL \HD~5131_combout\ : std_logic;
SIGNAL \HD~2557_q\ : std_logic;
SIGNAL \HD~2493feeder_combout\ : std_logic;
SIGNAL \HD~2493_q\ : std_logic;
SIGNAL \HD~5132_combout\ : std_logic;
SIGNAL \HD~5133_combout\ : std_logic;
SIGNAL \HD~5134_combout\ : std_logic;
SIGNAL \HD~3133feeder_combout\ : std_logic;
SIGNAL \HD~3133_q\ : std_logic;
SIGNAL \HD~3101_q\ : std_logic;
SIGNAL \HD~5113_combout\ : std_logic;
SIGNAL \HD~1885_q\ : std_logic;
SIGNAL \HD~1917_q\ : std_logic;
SIGNAL \HD~1629_q\ : std_logic;
SIGNAL \HD~1661_q\ : std_logic;
SIGNAL \HD~5078_combout\ : std_logic;
SIGNAL \HD~5079_combout\ : std_logic;
SIGNAL \HD~605_q\ : std_logic;
SIGNAL \HD~861_q\ : std_logic;
SIGNAL \HD~5071_combout\ : std_logic;
SIGNAL \HD~893_q\ : std_logic;
SIGNAL \HD~637_q\ : std_logic;
SIGNAL \HD~5072_combout\ : std_logic;
SIGNAL \HD~349_q\ : std_logic;
SIGNAL \HD~93_q\ : std_logic;
SIGNAL \HD~5075_combout\ : std_logic;
SIGNAL \HD~381_q\ : std_logic;
SIGNAL \HD~125_q\ : std_logic;
SIGNAL \HD~5076_combout\ : std_logic;
SIGNAL \HD~1117_q\ : std_logic;
SIGNAL \HD~1149feeder_combout\ : std_logic;
SIGNAL \HD~1149_q\ : std_logic;
SIGNAL \HD~5073_combout\ : std_logic;
SIGNAL \HD~1405_q\ : std_logic;
SIGNAL \HD~1373feeder_combout\ : std_logic;
SIGNAL \HD~1373_q\ : std_logic;
SIGNAL \HD~5074_combout\ : std_logic;
SIGNAL \HD~5077_combout\ : std_logic;
SIGNAL \HD~5080_combout\ : std_logic;
SIGNAL \HD~477_q\ : std_logic;
SIGNAL \HD~1501_q\ : std_logic;
SIGNAL \HD~5102_combout\ : std_logic;
SIGNAL \HD~1533_q\ : std_logic;
SIGNAL \HD~509_q\ : std_logic;
SIGNAL \HD~5103_combout\ : std_logic;
SIGNAL \HD~221_q\ : std_logic;
SIGNAL \HD~1245_q\ : std_logic;
SIGNAL \HD~5106_combout\ : std_logic;
SIGNAL \HD~1277_q\ : std_logic;
SIGNAL \HD~253_q\ : std_logic;
SIGNAL \HD~5107_combout\ : std_logic;
SIGNAL \HD~733_q\ : std_logic;
SIGNAL \HD~1757_q\ : std_logic;
SIGNAL \HD~5104_combout\ : std_logic;
SIGNAL \HD~1789_q\ : std_logic;
SIGNAL \HD~765_q\ : std_logic;
SIGNAL \HD~5105_combout\ : std_logic;
SIGNAL \HD~5108_combout\ : std_logic;
SIGNAL \HD~989_q\ : std_logic;
SIGNAL \HD~2013_q\ : std_logic;
SIGNAL \HD~5109_combout\ : std_logic;
SIGNAL \HD~2045_q\ : std_logic;
SIGNAL \HD~1021_q\ : std_logic;
SIGNAL \HD~5110_combout\ : std_logic;
SIGNAL \HD~5111_combout\ : std_logic;
SIGNAL \HD~1597_q\ : std_logic;
SIGNAL \HD~1565_q\ : std_logic;
SIGNAL \HD~5098_combout\ : std_logic;
SIGNAL \HD~1853_q\ : std_logic;
SIGNAL \HD~1821_q\ : std_logic;
SIGNAL \HD~5099_combout\ : std_logic;
SIGNAL \HD~1053_q\ : std_logic;
SIGNAL \HD~1085_q\ : std_logic;
SIGNAL \HD~5093_combout\ : std_logic;
SIGNAL \HD~1309_q\ : std_logic;
SIGNAL \HD~1341_q\ : std_logic;
SIGNAL \HD~5094_combout\ : std_logic;
SIGNAL \HD~61_q\ : std_logic;
SIGNAL \HD~317_q\ : std_logic;
SIGNAL \HD~285_q\ : std_logic;
SIGNAL \HD~29_q\ : std_logic;
SIGNAL \HD~5095_combout\ : std_logic;
SIGNAL \HD~5096_combout\ : std_logic;
SIGNAL \HD~5097_combout\ : std_logic;
SIGNAL \HD~541_q\ : std_logic;
SIGNAL \HD~797_q\ : std_logic;
SIGNAL \HD~5091_combout\ : std_logic;
SIGNAL \HD~829_q\ : std_logic;
SIGNAL \HD~573_q\ : std_logic;
SIGNAL \HD~5092_combout\ : std_logic;
SIGNAL \HD~5100_combout\ : std_logic;
SIGNAL \HD~157_q\ : std_logic;
SIGNAL \HD~413_q\ : std_logic;
SIGNAL \HD~5085_combout\ : std_logic;
SIGNAL \HD~445_q\ : std_logic;
SIGNAL \HD~189_q\ : std_logic;
SIGNAL \HD~5086_combout\ : std_logic;
SIGNAL \HD~1181_q\ : std_logic;
SIGNAL \HD~1213_q\ : std_logic;
SIGNAL \HD~5083_combout\ : std_logic;
SIGNAL \HD~1469_q\ : std_logic;
SIGNAL \HD~1437_q\ : std_logic;
SIGNAL \HD~5084_combout\ : std_logic;
SIGNAL \HD~5087_combout\ : std_logic;
SIGNAL \HD~925feeder_combout\ : std_logic;
SIGNAL \HD~925_q\ : std_logic;
SIGNAL \HD~669_q\ : std_logic;
SIGNAL \HD~5081_combout\ : std_logic;
SIGNAL \HD~957_q\ : std_logic;
SIGNAL \HD~701_q\ : std_logic;
SIGNAL \HD~5082_combout\ : std_logic;
SIGNAL \HD~1693_q\ : std_logic;
SIGNAL \HD~1725_q\ : std_logic;
SIGNAL \HD~5088_combout\ : std_logic;
SIGNAL \HD~1981_q\ : std_logic;
SIGNAL \HD~1949_q\ : std_logic;
SIGNAL \HD~5089_combout\ : std_logic;
SIGNAL \HD~5090_combout\ : std_logic;
SIGNAL \HD~5101_combout\ : std_logic;
SIGNAL \HD~5112_combout\ : std_logic;
SIGNAL \HD~5135_combout\ : std_logic;
SIGNAL \data_write[30]~input_o\ : std_logic;
SIGNAL \HD~702feeder_combout\ : std_logic;
SIGNAL \HD~702_q\ : std_logic;
SIGNAL \HD~574_q\ : std_logic;
SIGNAL \HD~5136_combout\ : std_logic;
SIGNAL \HD~766_q\ : std_logic;
SIGNAL \HD~638_q\ : std_logic;
SIGNAL \HD~5137_combout\ : std_logic;
SIGNAL \HD~1662_q\ : std_logic;
SIGNAL \HD~1790_q\ : std_logic;
SIGNAL \HD~1598_q\ : std_logic;
SIGNAL \HD~1726_q\ : std_logic;
SIGNAL \HD~5143_combout\ : std_logic;
SIGNAL \HD~5144_combout\ : std_logic;
SIGNAL \HD~190_q\ : std_logic;
SIGNAL \HD~254_q\ : std_logic;
SIGNAL \HD~126_q\ : std_logic;
SIGNAL \HD~62_q\ : std_logic;
SIGNAL \HD~5140_combout\ : std_logic;
SIGNAL \HD~5141_combout\ : std_logic;
SIGNAL \HD~1086_q\ : std_logic;
SIGNAL \HD~1150feeder_combout\ : std_logic;
SIGNAL \HD~1150_q\ : std_logic;
SIGNAL \HD~5138_combout\ : std_logic;
SIGNAL \HD~1278_q\ : std_logic;
SIGNAL \HD~1214_q\ : std_logic;
SIGNAL \HD~5139_combout\ : std_logic;
SIGNAL \HD~5142_combout\ : std_logic;
SIGNAL \HD~5145_combout\ : std_logic;
SIGNAL \HD~382_q\ : std_logic;
SIGNAL \HD~510_q\ : std_logic;
SIGNAL \HD~5169_combout\ : std_logic;
SIGNAL \HD~1534_q\ : std_logic;
SIGNAL \HD~1406_q\ : std_logic;
SIGNAL \HD~5170_combout\ : std_logic;
SIGNAL \HD~1342feeder_combout\ : std_logic;
SIGNAL \HD~1342_q\ : std_logic;
SIGNAL \HD~1470_q\ : std_logic;
SIGNAL \HD~446_q\ : std_logic;
SIGNAL \HD~318_q\ : std_logic;
SIGNAL \HD~5171_combout\ : std_logic;
SIGNAL \HD~5172_combout\ : std_logic;
SIGNAL \HD~5173_combout\ : std_logic;
SIGNAL \HD~894_q\ : std_logic;
SIGNAL \HD~1022_q\ : std_logic;
SIGNAL \HD~5174_combout\ : std_logic;
SIGNAL \HD~2046_q\ : std_logic;
SIGNAL \HD~1918_q\ : std_logic;
SIGNAL \HD~5175_combout\ : std_logic;
SIGNAL \HD~1854_q\ : std_logic;
SIGNAL \HD~1982_q\ : std_logic;
SIGNAL \HD~830_q\ : std_logic;
SIGNAL \HD~958_q\ : std_logic;
SIGNAL \HD~5167_combout\ : std_logic;
SIGNAL \HD~5168_combout\ : std_logic;
SIGNAL \HD~5176_combout\ : std_logic;
SIGNAL \HD~670_q\ : std_logic;
SIGNAL \HD~542_q\ : std_logic;
SIGNAL \HD~5156_combout\ : std_logic;
SIGNAL \HD~734_q\ : std_logic;
SIGNAL \HD~606_q\ : std_logic;
SIGNAL \HD~5157_combout\ : std_logic;
SIGNAL \HD~1566_q\ : std_logic;
SIGNAL \HD~1694_q\ : std_logic;
SIGNAL \HD~5163_combout\ : std_logic;
SIGNAL \HD~1758_q\ : std_logic;
SIGNAL \HD~1630_q\ : std_logic;
SIGNAL \HD~5164_combout\ : std_logic;
SIGNAL \HD~1054_q\ : std_logic;
SIGNAL \HD~1118_q\ : std_logic;
SIGNAL \HD~5158_combout\ : std_logic;
SIGNAL \HD~1182_q\ : std_logic;
SIGNAL \HD~1246_q\ : std_logic;
SIGNAL \HD~5159_combout\ : std_logic;
SIGNAL \HD~30_q\ : std_logic;
SIGNAL \HD~94_q\ : std_logic;
SIGNAL \HD~5160_combout\ : std_logic;
SIGNAL \HD~222_q\ : std_logic;
SIGNAL \HD~158_q\ : std_logic;
SIGNAL \HD~5161_combout\ : std_logic;
SIGNAL \HD~5162_combout\ : std_logic;
SIGNAL \HD~5165_combout\ : std_logic;
SIGNAL \HD~1502_q\ : std_logic;
SIGNAL \HD~1438_q\ : std_logic;
SIGNAL \HD~5153_combout\ : std_logic;
SIGNAL \HD~1950feeder_combout\ : std_logic;
SIGNAL \HD~1950_q\ : std_logic;
SIGNAL \HD~2014_q\ : std_logic;
SIGNAL \HD~5154_combout\ : std_logic;
SIGNAL \HD~1310_q\ : std_logic;
SIGNAL \HD~1374_q\ : std_logic;
SIGNAL \HD~5146_combout\ : std_logic;
SIGNAL \HD~1886_q\ : std_logic;
SIGNAL \HD~1822feeder_combout\ : std_logic;
SIGNAL \HD~1822_q\ : std_logic;
SIGNAL \HD~5147_combout\ : std_logic;
SIGNAL \HD~478_q\ : std_logic;
SIGNAL \HD~414_q\ : std_logic;
SIGNAL \HD~5148_combout\ : std_logic;
SIGNAL \HD~990_q\ : std_logic;
SIGNAL \HD~926feeder_combout\ : std_logic;
SIGNAL \HD~926_q\ : std_logic;
SIGNAL \HD~5149_combout\ : std_logic;
SIGNAL \HD~798feeder_combout\ : std_logic;
SIGNAL \HD~798_q\ : std_logic;
SIGNAL \HD~862_q\ : std_logic;
SIGNAL \HD~350_q\ : std_logic;
SIGNAL \HD~286_q\ : std_logic;
SIGNAL \HD~5150_combout\ : std_logic;
SIGNAL \HD~5151_combout\ : std_logic;
SIGNAL \HD~5152_combout\ : std_logic;
SIGNAL \HD~5155_combout\ : std_logic;
SIGNAL \HD~5166_combout\ : std_logic;
SIGNAL \HD~5177_combout\ : std_logic;
SIGNAL \HD~2782_q\ : std_logic;
SIGNAL \HD~2814_q\ : std_logic;
SIGNAL \HD~5186_combout\ : std_logic;
SIGNAL \HD~3070_q\ : std_logic;
SIGNAL \HD~3038_q\ : std_logic;
SIGNAL \HD~5187_combout\ : std_logic;
SIGNAL \HD~2718_q\ : std_logic;
SIGNAL \HD~2750_q\ : std_logic;
SIGNAL \HD~5181_combout\ : std_logic;
SIGNAL \HD~3006_q\ : std_logic;
SIGNAL \HD~2974feeder_combout\ : std_logic;
SIGNAL \HD~2974_q\ : std_logic;
SIGNAL \HD~5182_combout\ : std_logic;
SIGNAL \HD~2622_q\ : std_logic;
SIGNAL \HD~2878_q\ : std_logic;
SIGNAL \HD~2590_q\ : std_logic;
SIGNAL \HD~2846_q\ : std_logic;
SIGNAL \HD~5183_combout\ : std_logic;
SIGNAL \HD~5184_combout\ : std_logic;
SIGNAL \HD~5185_combout\ : std_logic;
SIGNAL \HD~2910_q\ : std_logic;
SIGNAL \HD~2654_q\ : std_logic;
SIGNAL \HD~5179_combout\ : std_logic;
SIGNAL \HD~2942_q\ : std_logic;
SIGNAL \HD~2686_q\ : std_logic;
SIGNAL \HD~5180_combout\ : std_logic;
SIGNAL \HD~5188_combout\ : std_logic;
SIGNAL \HD~2110_q\ : std_logic;
SIGNAL \HD~2238_q\ : std_logic;
SIGNAL \HD~5191_combout\ : std_logic;
SIGNAL \HD~2302_q\ : std_logic;
SIGNAL \HD~2174_q\ : std_logic;
SIGNAL \HD~5192_combout\ : std_logic;
SIGNAL \HD~2078_q\ : std_logic;
SIGNAL \HD~2142_q\ : std_logic;
SIGNAL \HD~5193_combout\ : std_logic;
SIGNAL \HD~2270_q\ : std_logic;
SIGNAL \HD~2206_q\ : std_logic;
SIGNAL \HD~5194_combout\ : std_logic;
SIGNAL \HD~5195_combout\ : std_logic;
SIGNAL \HD~2366_q\ : std_logic;
SIGNAL \HD~2494_q\ : std_logic;
SIGNAL \HD~5196_combout\ : std_logic;
SIGNAL \HD~2558_q\ : std_logic;
SIGNAL \HD~2430feeder_combout\ : std_logic;
SIGNAL \HD~2430_q\ : std_logic;
SIGNAL \HD~5197_combout\ : std_logic;
SIGNAL \HD~2334_q\ : std_logic;
SIGNAL \HD~2398_q\ : std_logic;
SIGNAL \HD~5189_combout\ : std_logic;
SIGNAL \HD~2526_q\ : std_logic;
SIGNAL \HD~2462_q\ : std_logic;
SIGNAL \HD~5190_combout\ : std_logic;
SIGNAL \HD~5198_combout\ : std_logic;
SIGNAL \HD~5199_combout\ : std_logic;
SIGNAL \HD~3102_q\ : std_logic;
SIGNAL \HD~3134_q\ : std_logic;
SIGNAL \HD~5178_combout\ : std_logic;
SIGNAL \HD~5200_combout\ : std_logic;
SIGNAL \data_write[31]~input_o\ : std_logic;
SIGNAL \HD~2111_q\ : std_logic;
SIGNAL \HD~2175feeder_combout\ : std_logic;
SIGNAL \HD~2175_q\ : std_logic;
SIGNAL \HD~5254_combout\ : std_logic;
SIGNAL \HD~2303_q\ : std_logic;
SIGNAL \HD~2239_q\ : std_logic;
SIGNAL \HD~5255_combout\ : std_logic;
SIGNAL \HD~2495_q\ : std_logic;
SIGNAL \HD~2559_q\ : std_logic;
SIGNAL \HD~2367_q\ : std_logic;
SIGNAL \HD~2431feeder_combout\ : std_logic;
SIGNAL \HD~2431_q\ : std_logic;
SIGNAL \HD~5261_combout\ : std_logic;
SIGNAL \HD~5262_combout\ : std_logic;
SIGNAL \HD~2463_q\ : std_logic;
SIGNAL \HD~2335_q\ : std_logic;
SIGNAL \HD~5256_combout\ : std_logic;
SIGNAL \HD~2527_q\ : std_logic;
SIGNAL \HD~2399_q\ : std_logic;
SIGNAL \HD~5257_combout\ : std_logic;
SIGNAL \HD~2207_q\ : std_logic;
SIGNAL \HD~2271_q\ : std_logic;
SIGNAL \HD~2079_q\ : std_logic;
SIGNAL \HD~2143_q\ : std_logic;
SIGNAL \HD~5258_combout\ : std_logic;
SIGNAL \HD~5259_combout\ : std_logic;
SIGNAL \HD~5260_combout\ : std_logic;
SIGNAL \HD~5263_combout\ : std_logic;
SIGNAL \HD~2783_q\ : std_logic;
SIGNAL \HD~3039_q\ : std_logic;
SIGNAL \HD~5251_combout\ : std_logic;
SIGNAL \HD~3071_q\ : std_logic;
SIGNAL \HD~2815_q\ : std_logic;
SIGNAL \HD~5252_combout\ : std_logic;
SIGNAL \HD~2591_q\ : std_logic;
SIGNAL \HD~2623_q\ : std_logic;
SIGNAL \HD~5248_combout\ : std_logic;
SIGNAL \HD~2879_q\ : std_logic;
SIGNAL \HD~2847_q\ : std_logic;
SIGNAL \HD~5249_combout\ : std_logic;
SIGNAL \HD~2751_q\ : std_logic;
SIGNAL \HD~3007_q\ : std_logic;
SIGNAL \HD~2719_q\ : std_logic;
SIGNAL \HD~2975_q\ : std_logic;
SIGNAL \HD~5246_combout\ : std_logic;
SIGNAL \HD~5247_combout\ : std_logic;
SIGNAL \HD~5250_combout\ : std_logic;
SIGNAL \HD~2655_q\ : std_logic;
SIGNAL \HD~2687_q\ : std_logic;
SIGNAL \HD~5244_combout\ : std_logic;
SIGNAL \HD~2943_q\ : std_logic;
SIGNAL \HD~2911_q\ : std_logic;
SIGNAL \HD~5245_combout\ : std_logic;
SIGNAL \HD~5253_combout\ : std_logic;
SIGNAL \HD~5264_combout\ : std_logic;
SIGNAL \HD~3103_q\ : std_logic;
SIGNAL \HD~3135_q\ : std_logic;
SIGNAL \HD~5243_combout\ : std_logic;
SIGNAL \HD~2015_q\ : std_logic;
SIGNAL \HD~1759_q\ : std_logic;
SIGNAL \HD~5239_combout\ : std_logic;
SIGNAL \HD~2047_q\ : std_logic;
SIGNAL \HD~1791_q\ : std_logic;
SIGNAL \HD~5240_combout\ : std_logic;
SIGNAL \HD~735_q\ : std_logic;
SIGNAL \HD~991_q\ : std_logic;
SIGNAL \HD~5232_combout\ : std_logic;
SIGNAL \HD~1023_q\ : std_logic;
SIGNAL \HD~767_q\ : std_logic;
SIGNAL \HD~5233_combout\ : std_logic;
SIGNAL \HD~479_q\ : std_logic;
SIGNAL \HD~223_q\ : std_logic;
SIGNAL \HD~5236_combout\ : std_logic;
SIGNAL \HD~255_q\ : std_logic;
SIGNAL \HD~511_q\ : std_logic;
SIGNAL \HD~5237_combout\ : std_logic;
SIGNAL \HD~1279_q\ : std_logic;
SIGNAL \HD~1247_q\ : std_logic;
SIGNAL \HD~1503_q\ : std_logic;
SIGNAL \HD~5234_combout\ : std_logic;
SIGNAL \HD~1535_q\ : std_logic;
SIGNAL \HD~5235_combout\ : std_logic;
SIGNAL \HD~5238_combout\ : std_logic;
SIGNAL \HD~5241_combout\ : std_logic;
SIGNAL \HD~671_q\ : std_logic;
SIGNAL \HD~927feeder_combout\ : std_logic;
SIGNAL \HD~927_q\ : std_logic;
SIGNAL \HD~5201_combout\ : std_logic;
SIGNAL \HD~959_q\ : std_logic;
SIGNAL \HD~703_q\ : std_logic;
SIGNAL \HD~5202_combout\ : std_logic;
SIGNAL \HD~1727_q\ : std_logic;
SIGNAL \HD~1983_q\ : std_logic;
SIGNAL \HD~1951_q\ : std_logic;
SIGNAL \HD~1695_q\ : std_logic;
SIGNAL \HD~5208_combout\ : std_logic;
SIGNAL \HD~5209_combout\ : std_logic;
SIGNAL \HD~159_q\ : std_logic;
SIGNAL \HD~191_q\ : std_logic;
SIGNAL \HD~5205_combout\ : std_logic;
SIGNAL \HD~447_q\ : std_logic;
SIGNAL \HD~415_q\ : std_logic;
SIGNAL \HD~5206_combout\ : std_logic;
SIGNAL \HD~1183_q\ : std_logic;
SIGNAL \HD~1215feeder_combout\ : std_logic;
SIGNAL \HD~1215_q\ : std_logic;
SIGNAL \HD~5203_combout\ : std_logic;
SIGNAL \HD~1471_q\ : std_logic;
SIGNAL \HD~1439_q\ : std_logic;
SIGNAL \HD~5204_combout\ : std_logic;
SIGNAL \HD~5207_combout\ : std_logic;
SIGNAL \HD~5210_combout\ : std_logic;
SIGNAL \HD~1663_q\ : std_logic;
SIGNAL \HD~1151_q\ : std_logic;
SIGNAL \HD~5218_combout\ : std_logic;
SIGNAL \HD~1919_q\ : std_logic;
SIGNAL \HD~1407_q\ : std_logic;
SIGNAL \HD~5219_combout\ : std_logic;
SIGNAL \HD~351_q\ : std_logic;
SIGNAL \HD~863_q\ : std_logic;
SIGNAL \HD~95_q\ : std_logic;
SIGNAL \HD~607_q\ : std_logic;
SIGNAL \HD~5215_combout\ : std_logic;
SIGNAL \HD~5216_combout\ : std_logic;
SIGNAL \HD~1119_q\ : std_logic;
SIGNAL \HD~1631_q\ : std_logic;
SIGNAL \HD~5213_combout\ : std_logic;
SIGNAL \HD~1887_q\ : std_logic;
SIGNAL \HD~1375_q\ : std_logic;
SIGNAL \HD~5214_combout\ : std_logic;
SIGNAL \HD~5217_combout\ : std_logic;
SIGNAL \HD~127_q\ : std_logic;
SIGNAL \HD~639_q\ : std_logic;
SIGNAL \HD~5211_combout\ : std_logic;
SIGNAL \HD~895_q\ : std_logic;
SIGNAL \HD~383_q\ : std_logic;
SIGNAL \HD~5212_combout\ : std_logic;
SIGNAL \HD~5220_combout\ : std_logic;
SIGNAL \HD~1567_q\ : std_logic;
SIGNAL \HD~1599_q\ : std_logic;
SIGNAL \HD~5228_combout\ : std_logic;
SIGNAL \HD~1855_q\ : std_logic;
SIGNAL \HD~1823_q\ : std_logic;
SIGNAL \HD~5229_combout\ : std_logic;
SIGNAL \HD~799_q\ : std_logic;
SIGNAL \HD~831_q\ : std_logic;
SIGNAL \HD~543_q\ : std_logic;
SIGNAL \HD~575_q\ : std_logic;
SIGNAL \HD~5221_combout\ : std_logic;
SIGNAL \HD~5222_combout\ : std_logic;
SIGNAL \HD~63_q\ : std_logic;
SIGNAL \HD~31_q\ : std_logic;
SIGNAL \HD~5225_combout\ : std_logic;
SIGNAL \HD~319_q\ : std_logic;
SIGNAL \HD~287feeder_combout\ : std_logic;
SIGNAL \HD~287_q\ : std_logic;
SIGNAL \HD~5226_combout\ : std_logic;
SIGNAL \HD~1055_q\ : std_logic;
SIGNAL \HD~1087feeder_combout\ : std_logic;
SIGNAL \HD~1087_q\ : std_logic;
SIGNAL \HD~5223_combout\ : std_logic;
SIGNAL \HD~1343_q\ : std_logic;
SIGNAL \HD~1311_q\ : std_logic;
SIGNAL \HD~5224_combout\ : std_logic;
SIGNAL \HD~5227_combout\ : std_logic;
SIGNAL \HD~5230_combout\ : std_logic;
SIGNAL \HD~5231_combout\ : std_logic;
SIGNAL \HD~5242_combout\ : std_logic;
SIGNAL \HD~5265_combout\ : std_logic;

BEGIN

ww_data_write <= data_write;
ww_track <= track;
ww_sector <= sector;
ww_clock <= clock;
output_hard_drive <= ww_output_hard_drive;
ww_flag_write_hd <= flag_write_hd;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);

-- Location: IOOBUF_X72_Y0_N9
\output_hard_drive[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~3250_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\output_hard_drive[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~3315_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[1]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\output_hard_drive[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~3380_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[2]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\output_hard_drive[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~3445_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[3]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\output_hard_drive[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~3510_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\output_hard_drive[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~3575_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\output_hard_drive[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~3640_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[6]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\output_hard_drive[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~3705_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[7]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\output_hard_drive[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~3770_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[8]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\output_hard_drive[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~3835_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[9]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\output_hard_drive[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~3900_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[10]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\output_hard_drive[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~3965_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[11]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\output_hard_drive[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4030_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[12]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\output_hard_drive[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4095_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[13]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\output_hard_drive[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4160_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\output_hard_drive[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4225_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[15]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\output_hard_drive[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4290_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\output_hard_drive[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4355_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[17]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\output_hard_drive[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4420_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[18]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\output_hard_drive[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4485_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[19]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\output_hard_drive[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4550_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[20]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\output_hard_drive[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4615_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[21]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\output_hard_drive[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4680_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[22]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\output_hard_drive[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4745_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[23]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\output_hard_drive[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4810_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[24]~output_o\);

-- Location: IOOBUF_X115_Y36_N16
\output_hard_drive[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4875_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[25]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\output_hard_drive[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~4940_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[26]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\output_hard_drive[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~5005_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[27]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\output_hard_drive[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~5070_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[28]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\output_hard_drive[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~5135_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[29]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\output_hard_drive[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~5200_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[30]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\output_hard_drive[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \HD~5265_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[31]~output_o\);

-- Location: IOIBUF_X45_Y73_N1
\track[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(5),
	o => \track[5]~input_o\);

-- Location: IOIBUF_X47_Y73_N15
\track[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(4),
	o => \track[4]~input_o\);

-- Location: IOIBUF_X45_Y73_N8
\track[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(3),
	o => \track[3]~input_o\);

-- Location: IOIBUF_X47_Y73_N1
\track[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(2),
	o => \track[2]~input_o\);

-- Location: IOIBUF_X42_Y73_N1
\track[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(1),
	o => \track[1]~input_o\);

-- Location: IOIBUF_X52_Y73_N8
\track[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(0),
	o => \track[0]~input_o\);

-- Location: LCCOMB_X48_Y61_N4
\Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~1_cout\ = CARRY(!\track[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \track[0]~input_o\,
	datad => VCC,
	cout => \Add0~1_cout\);

-- Location: LCCOMB_X48_Y61_N6
\Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (\track[1]~input_o\ & ((\Add0~1_cout\) # (GND))) # (!\track[1]~input_o\ & (!\Add0~1_cout\))
-- \Add0~3\ = CARRY((\track[1]~input_o\) # (!\Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \track[1]~input_o\,
	datad => VCC,
	cin => \Add0~1_cout\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X48_Y61_N8
\Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (\track[2]~input_o\ & (!\Add0~3\ & VCC)) # (!\track[2]~input_o\ & (\Add0~3\ $ (GND)))
-- \Add0~5\ = CARRY((!\track[2]~input_o\ & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \track[2]~input_o\,
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X48_Y61_N10
\Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (\track[3]~input_o\ & ((\Add0~5\) # (GND))) # (!\track[3]~input_o\ & (!\Add0~5\))
-- \Add0~7\ = CARRY((\track[3]~input_o\) # (!\Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \track[3]~input_o\,
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X48_Y61_N12
\Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (\track[4]~input_o\ & (!\Add0~7\ & VCC)) # (!\track[4]~input_o\ & (\Add0~7\ $ (GND)))
-- \Add0~9\ = CARRY((!\track[4]~input_o\ & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \track[4]~input_o\,
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X48_Y61_N14
\Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = \track[5]~input_o\ $ (!\Add0~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \track[5]~input_o\,
	cin => \Add0~9\,
	combout => \Add0~10_combout\);

-- Location: LCCOMB_X48_Y61_N26
\Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = (\Add0~6_combout\ & (\track[0]~input_o\ $ (VCC))) # (!\Add0~6_combout\ & (\track[0]~input_o\ & VCC))
-- \Add1~1\ = CARRY((\Add0~6_combout\ & \track[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~6_combout\,
	datab => \track[0]~input_o\,
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCCOMB_X48_Y61_N28
\Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (\Add0~8_combout\ & ((\track[1]~input_o\ & (\Add1~1\ & VCC)) # (!\track[1]~input_o\ & (!\Add1~1\)))) # (!\Add0~8_combout\ & ((\track[1]~input_o\ & (!\Add1~1\)) # (!\track[1]~input_o\ & ((\Add1~1\) # (GND)))))
-- \Add1~3\ = CARRY((\Add0~8_combout\ & (!\track[1]~input_o\ & !\Add1~1\)) # (!\Add0~8_combout\ & ((!\Add1~1\) # (!\track[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~8_combout\,
	datab => \track[1]~input_o\,
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCCOMB_X48_Y61_N30
\Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = \Add0~10_combout\ $ (\Add1~3\ $ (!\track[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~10_combout\,
	datad => \track[2]~input_o\,
	cin => \Add1~3\,
	combout => \Add1~4_combout\);

-- Location: IOIBUF_X54_Y73_N1
\sector[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(6),
	o => \sector[6]~input_o\);

-- Location: IOIBUF_X49_Y73_N22
\sector[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(5),
	o => \sector[5]~input_o\);

-- Location: IOIBUF_X52_Y73_N15
\sector[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(4),
	o => \sector[4]~input_o\);

-- Location: IOIBUF_X54_Y73_N8
\sector[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(3),
	o => \sector[3]~input_o\);

-- Location: IOIBUF_X49_Y73_N15
\sector[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(2),
	o => \sector[2]~input_o\);

-- Location: IOIBUF_X52_Y73_N1
\sector[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(1),
	o => \sector[1]~input_o\);

-- Location: LCCOMB_X50_Y49_N14
\Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = (\track[0]~input_o\ & (\sector[1]~input_o\ $ (VCC))) # (!\track[0]~input_o\ & (\sector[1]~input_o\ & VCC))
-- \Add2~1\ = CARRY((\track[0]~input_o\ & \sector[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \sector[1]~input_o\,
	datad => VCC,
	combout => \Add2~0_combout\,
	cout => \Add2~1\);

-- Location: LCCOMB_X50_Y49_N16
\Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (\Add0~2_combout\ & ((\sector[2]~input_o\ & (\Add2~1\ & VCC)) # (!\sector[2]~input_o\ & (!\Add2~1\)))) # (!\Add0~2_combout\ & ((\sector[2]~input_o\ & (!\Add2~1\)) # (!\sector[2]~input_o\ & ((\Add2~1\) # (GND)))))
-- \Add2~3\ = CARRY((\Add0~2_combout\ & (!\sector[2]~input_o\ & !\Add2~1\)) # (!\Add0~2_combout\ & ((!\Add2~1\) # (!\sector[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~2_combout\,
	datab => \sector[2]~input_o\,
	datad => VCC,
	cin => \Add2~1\,
	combout => \Add2~2_combout\,
	cout => \Add2~3\);

-- Location: LCCOMB_X50_Y49_N18
\Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = ((\Add0~4_combout\ $ (\sector[3]~input_o\ $ (!\Add2~3\)))) # (GND)
-- \Add2~5\ = CARRY((\Add0~4_combout\ & ((\sector[3]~input_o\) # (!\Add2~3\))) # (!\Add0~4_combout\ & (\sector[3]~input_o\ & !\Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~4_combout\,
	datab => \sector[3]~input_o\,
	datad => VCC,
	cin => \Add2~3\,
	combout => \Add2~4_combout\,
	cout => \Add2~5\);

-- Location: LCCOMB_X50_Y49_N20
\Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (\sector[4]~input_o\ & ((\Add1~0_combout\ & (\Add2~5\ & VCC)) # (!\Add1~0_combout\ & (!\Add2~5\)))) # (!\sector[4]~input_o\ & ((\Add1~0_combout\ & (!\Add2~5\)) # (!\Add1~0_combout\ & ((\Add2~5\) # (GND)))))
-- \Add2~7\ = CARRY((\sector[4]~input_o\ & (!\Add1~0_combout\ & !\Add2~5\)) # (!\sector[4]~input_o\ & ((!\Add2~5\) # (!\Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sector[4]~input_o\,
	datab => \Add1~0_combout\,
	datad => VCC,
	cin => \Add2~5\,
	combout => \Add2~6_combout\,
	cout => \Add2~7\);

-- Location: LCCOMB_X50_Y49_N22
\Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~8_combout\ = ((\sector[5]~input_o\ $ (\Add1~2_combout\ $ (!\Add2~7\)))) # (GND)
-- \Add2~9\ = CARRY((\sector[5]~input_o\ & ((\Add1~2_combout\) # (!\Add2~7\))) # (!\sector[5]~input_o\ & (\Add1~2_combout\ & !\Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sector[5]~input_o\,
	datab => \Add1~2_combout\,
	datad => VCC,
	cin => \Add2~7\,
	combout => \Add2~8_combout\,
	cout => \Add2~9\);

-- Location: LCCOMB_X50_Y49_N24
\Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~10_combout\ = \Add1~4_combout\ $ (\Add2~9\ $ (\sector[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add1~4_combout\,
	datad => \sector[6]~input_o\,
	cin => \Add2~9\,
	combout => \Add2~10_combout\);

-- Location: LCCOMB_X61_Y40_N16
\HD~3226\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3226_combout\ = (!\Add2~4_combout\ & !\Add2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add2~4_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~3226_combout\);

-- Location: LCCOMB_X61_Y40_N2
\HD~3227\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3227_combout\ = (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\Add2~8_combout\ & \HD~3226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~3226_combout\,
	combout => \HD~3227_combout\);

-- Location: IOIBUF_X115_Y40_N8
\sector[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(0),
	o => \sector[0]~input_o\);

-- Location: IOIBUF_X0_Y36_N8
\clock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G2
\clock~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y41_N8
\data_write[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(0),
	o => \data_write[0]~input_o\);

-- Location: IOIBUF_X81_Y73_N15
\flag_write_hd~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_flag_write_hd,
	o => \flag_write_hd~input_o\);

-- Location: LCCOMB_X61_Y40_N24
\HD~5333\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5333_combout\ = (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\Add2~8_combout\ & \Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~8_combout\,
	datad => \Add2~10_combout\,
	combout => \HD~5333_combout\);

-- Location: LCCOMB_X61_Y40_N28
\HD~5335\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5335_combout\ = (\flag_write_hd~input_o\ & (\HD~3226_combout\ & (!\sector[0]~input_o\ & \HD~5333_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~3226_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~5333_combout\,
	combout => \HD~5335_combout\);

-- Location: FF_X73_Y41_N3
\HD~3072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3072_q\);

-- Location: LCCOMB_X61_Y40_N18
\HD~5334\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5334_combout\ = (\flag_write_hd~input_o\ & (\HD~3226_combout\ & (\sector[0]~input_o\ & \HD~5333_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~3226_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~5333_combout\,
	combout => \HD~5334_combout\);

-- Location: FF_X73_Y41_N17
\HD~3104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3104_q\);

-- Location: LCCOMB_X73_Y41_N2
\HD~3228\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3228_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3104_q\))) # (!\sector[0]~input_o\ & (\HD~3072_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3072_q\,
	datad => \HD~3104_q\,
	combout => \HD~3228_combout\);

-- Location: LCCOMB_X63_Y37_N16
\HD~5266\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5266_combout\ = (\Add2~4_combout\ & !\sector[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add2~4_combout\,
	datac => \sector[0]~input_o\,
	combout => \HD~5266_combout\);

-- Location: LCCOMB_X63_Y46_N6
\HD~5338\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5338_combout\ = (!\Add2~0_combout\ & (!\Add2~8_combout\ & (\Add2~10_combout\ & \Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~8_combout\,
	datac => \Add2~10_combout\,
	datad => \Add2~2_combout\,
	combout => \HD~5338_combout\);

-- Location: LCCOMB_X63_Y46_N22
\HD~5352\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5352_combout\ = (\flag_write_hd~input_o\ & (\HD~5266_combout\ & (!\Add2~6_combout\ & \HD~5338_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~5266_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~5338_combout\,
	combout => \HD~5352_combout\);

-- Location: FF_X57_Y44_N1
\HD~2432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2432_q\);

-- Location: LCCOMB_X54_Y45_N24
\HD~5342\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5342_combout\ = (!\Add2~8_combout\ & (\Add2~2_combout\ & (\Add2~10_combout\ & \Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~10_combout\,
	datad => \Add2~0_combout\,
	combout => \HD~5342_combout\);

-- Location: LCCOMB_X63_Y45_N8
\HD~5355\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5355_combout\ = (!\Add2~6_combout\ & (\HD~5266_combout\ & (\flag_write_hd~input_o\ & \HD~5342_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5266_combout\,
	datac => \flag_write_hd~input_o\,
	datad => \HD~5342_combout\,
	combout => \HD~5355_combout\);

-- Location: FF_X58_Y44_N11
\HD~2496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2496_q\);

-- Location: LCCOMB_X63_Y46_N4
\HD~5336\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5336_combout\ = (\Add2~0_combout\ & (!\Add2~8_combout\ & (\Add2~10_combout\ & !\Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~8_combout\,
	datac => \Add2~10_combout\,
	datad => \Add2~2_combout\,
	combout => \HD~5336_combout\);

-- Location: LCCOMB_X63_Y46_N16
\HD~5353\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5353_combout\ = (!\Add2~6_combout\ & (\HD~5336_combout\ & (\flag_write_hd~input_o\ & \HD~5266_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5336_combout\,
	datac => \flag_write_hd~input_o\,
	datad => \HD~5266_combout\,
	combout => \HD~5353_combout\);

-- Location: FF_X58_Y44_N9
\HD~2368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2368_q\);

-- Location: LCCOMB_X61_Y40_N22
\HD~5340\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5340_combout\ = (!\Add2~0_combout\ & (!\Add2~2_combout\ & (!\Add2~8_combout\ & \Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~8_combout\,
	datad => \Add2~10_combout\,
	combout => \HD~5340_combout\);

-- Location: LCCOMB_X63_Y45_N30
\HD~5354\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5354_combout\ = (\flag_write_hd~input_o\ & (!\Add2~6_combout\ & (\HD~5340_combout\ & \HD~5266_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \Add2~6_combout\,
	datac => \HD~5340_combout\,
	datad => \HD~5266_combout\,
	combout => \HD~5354_combout\);

-- Location: FF_X57_Y44_N11
\HD~2304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2304_q\);

-- Location: LCCOMB_X57_Y44_N10
\HD~3239\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3239_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2368_q\)) # (!\Add2~0_combout\ & ((\HD~2304_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2368_q\,
	datac => \HD~2304_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3239_combout\);

-- Location: LCCOMB_X58_Y44_N10
\HD~3240\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3240_combout\ = (\Add2~2_combout\ & ((\HD~3239_combout\ & ((\HD~2496_q\))) # (!\HD~3239_combout\ & (\HD~2432_q\)))) # (!\Add2~2_combout\ & (((\HD~3239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2432_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2496_q\,
	datad => \HD~3239_combout\,
	combout => \HD~3240_combout\);

-- Location: LCCOMB_X63_Y46_N30
\HD~5360\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5360_combout\ = (\HD~5338_combout\ & (!\sector[0]~input_o\ & (\flag_write_hd~input_o\ & \HD~3226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5338_combout\,
	datab => \sector[0]~input_o\,
	datac => \flag_write_hd~input_o\,
	datad => \HD~3226_combout\,
	combout => \HD~5360_combout\);

-- Location: FF_X61_Y48_N9
\HD~2176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2176_q\);

-- Location: LCCOMB_X63_Y45_N0
\HD~5363\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5363_combout\ = (\flag_write_hd~input_o\ & (!\sector[0]~input_o\ & (\HD~3226_combout\ & \HD~5342_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD~3226_combout\,
	datad => \HD~5342_combout\,
	combout => \HD~5363_combout\);

-- Location: FF_X61_Y48_N19
\HD~2240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2240_q\);

-- Location: LCCOMB_X63_Y45_N14
\HD~5362\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5362_combout\ = (\flag_write_hd~input_o\ & (\HD~5340_combout\ & (\HD~3226_combout\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~5340_combout\,
	datac => \HD~3226_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5362_combout\);

-- Location: FF_X62_Y48_N27
\HD~2048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2048_q\);

-- Location: LCCOMB_X63_Y46_N8
\HD~5361\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5361_combout\ = (\flag_write_hd~input_o\ & (\HD~3226_combout\ & (\HD~5336_combout\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~3226_combout\,
	datac => \HD~5336_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5361_combout\);

-- Location: FF_X62_Y48_N1
\HD~2112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2112_q\);

-- Location: LCCOMB_X62_Y48_N26
\HD~3243\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3243_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2112_q\))) # (!\Add2~0_combout\ & (\HD~2048_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2048_q\,
	datad => \HD~2112_q\,
	combout => \HD~3243_combout\);

-- Location: LCCOMB_X61_Y48_N18
\HD~3244\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3244_combout\ = (\Add2~2_combout\ & ((\HD~3243_combout\ & ((\HD~2240_q\))) # (!\HD~3243_combout\ & (\HD~2176_q\)))) # (!\Add2~2_combout\ & (((\HD~3243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2176_q\,
	datac => \HD~2240_q\,
	datad => \HD~3243_combout\,
	combout => \HD~3244_combout\);

-- Location: LCCOMB_X60_Y49_N16
\HD~2144feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2144feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~2144feeder_combout\);

-- Location: LCCOMB_X63_Y46_N2
\HD~5356\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5356_combout\ = (\flag_write_hd~input_o\ & (\HD~3226_combout\ & (\HD~5336_combout\ & \sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~3226_combout\,
	datac => \HD~5336_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5356_combout\);

-- Location: FF_X60_Y49_N17
\HD~2144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2144feeder_combout\,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2144_q\);

-- Location: LCCOMB_X63_Y45_N12
\HD~5359\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5359_combout\ = (\flag_write_hd~input_o\ & (\sector[0]~input_o\ & (\HD~3226_combout\ & \HD~5342_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD~3226_combout\,
	datad => \HD~5342_combout\,
	combout => \HD~5359_combout\);

-- Location: FF_X58_Y49_N25
\HD~2272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2272_q\);

-- Location: LCCOMB_X63_Y45_N26
\HD~5358\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5358_combout\ = (\flag_write_hd~input_o\ & (\HD~5340_combout\ & (\HD~3226_combout\ & \sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~5340_combout\,
	datac => \HD~3226_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5358_combout\);

-- Location: FF_X60_Y49_N27
\HD~2080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2080_q\);

-- Location: LCCOMB_X60_Y45_N16
\HD~2208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2208feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~2208feeder_combout\);

-- Location: LCCOMB_X63_Y46_N20
\HD~5357\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5357_combout\ = (\HD~5338_combout\ & (\sector[0]~input_o\ & (\flag_write_hd~input_o\ & \HD~3226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5338_combout\,
	datab => \sector[0]~input_o\,
	datac => \flag_write_hd~input_o\,
	datad => \HD~3226_combout\,
	combout => \HD~5357_combout\);

-- Location: FF_X60_Y45_N17
\HD~2208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2208feeder_combout\,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2208_q\);

-- Location: LCCOMB_X60_Y49_N26
\HD~3241\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3241_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2208_q\))) # (!\Add2~2_combout\ & (\HD~2080_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2080_q\,
	datad => \HD~2208_q\,
	combout => \HD~3241_combout\);

-- Location: LCCOMB_X58_Y49_N24
\HD~3242\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3242_combout\ = (\Add2~0_combout\ & ((\HD~3241_combout\ & ((\HD~2272_q\))) # (!\HD~3241_combout\ & (\HD~2144_q\)))) # (!\Add2~0_combout\ & (((\HD~3241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2144_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2272_q\,
	datad => \HD~3241_combout\,
	combout => \HD~3242_combout\);

-- Location: LCCOMB_X58_Y49_N26
\HD~3245\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3245_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~3242_combout\))) # (!\sector[0]~input_o\ & (\HD~3244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3244_combout\,
	datad => \HD~3242_combout\,
	combout => \HD~3245_combout\);

-- Location: LCCOMB_X59_Y48_N8
\HD~2400feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2400feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~2400feeder_combout\);

-- Location: LCCOMB_X63_Y37_N2
\HD~5317\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5317_combout\ = (\Add2~4_combout\ & \sector[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add2~4_combout\,
	datac => \sector[0]~input_o\,
	combout => \HD~5317_combout\);

-- Location: LCCOMB_X63_Y46_N26
\HD~5364\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5364_combout\ = (\flag_write_hd~input_o\ & (\HD~5317_combout\ & (\HD~5336_combout\ & !\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~5317_combout\,
	datac => \HD~5336_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5364_combout\);

-- Location: FF_X59_Y48_N9
\HD~2400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2400feeder_combout\,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2400_q\);

-- Location: LCCOMB_X63_Y45_N28
\HD~5367\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5367_combout\ = (!\Add2~6_combout\ & (\HD~5317_combout\ & (\flag_write_hd~input_o\ & \HD~5342_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5317_combout\,
	datac => \flag_write_hd~input_o\,
	datad => \HD~5342_combout\,
	combout => \HD~5367_combout\);

-- Location: FF_X58_Y48_N25
\HD~2528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2528_q\);

-- Location: LCCOMB_X63_Y45_N18
\HD~5366\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5366_combout\ = (\HD~5340_combout\ & (\HD~5317_combout\ & (\flag_write_hd~input_o\ & !\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5340_combout\,
	datab => \HD~5317_combout\,
	datac => \flag_write_hd~input_o\,
	datad => \Add2~6_combout\,
	combout => \HD~5366_combout\);

-- Location: FF_X59_Y48_N19
\HD~2336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2336_q\);

-- Location: LCCOMB_X63_Y46_N12
\HD~5365\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5365_combout\ = (!\Add2~6_combout\ & (\HD~5317_combout\ & (\flag_write_hd~input_o\ & \HD~5338_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5317_combout\,
	datac => \flag_write_hd~input_o\,
	datad => \HD~5338_combout\,
	combout => \HD~5365_combout\);

-- Location: FF_X58_Y45_N17
\HD~2464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2464_q\);

-- Location: LCCOMB_X59_Y48_N18
\HD~3246\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3246_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2464_q\))) # (!\Add2~2_combout\ & (\HD~2336_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2336_q\,
	datad => \HD~2464_q\,
	combout => \HD~3246_combout\);

-- Location: LCCOMB_X58_Y48_N24
\HD~3247\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3247_combout\ = (\Add2~0_combout\ & ((\HD~3246_combout\ & ((\HD~2528_q\))) # (!\HD~3246_combout\ & (\HD~2400_q\)))) # (!\Add2~0_combout\ & (((\HD~3246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2400_q\,
	datac => \HD~2528_q\,
	datad => \HD~3246_combout\,
	combout => \HD~3247_combout\);

-- Location: LCCOMB_X58_Y44_N28
\HD~3248\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3248_combout\ = (\HD~3245_combout\ & (((\HD~3247_combout\) # (!\Add2~4_combout\)))) # (!\HD~3245_combout\ & (\HD~3240_combout\ & (\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3240_combout\,
	datab => \HD~3245_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3247_combout\,
	combout => \HD~3248_combout\);

-- Location: LCCOMB_X69_Y45_N8
\HD~2656feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2656feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~2656feeder_combout\);

-- Location: LCCOMB_X66_Y42_N10
\HD~5270\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5270_combout\ = (\Add2~6_combout\ & \flag_write_hd~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add2~6_combout\,
	datad => \flag_write_hd~input_o\,
	combout => \HD~5270_combout\);

-- Location: LCCOMB_X66_Y42_N28
\HD~5337\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5337_combout\ = (\HD~5270_combout\ & (\HD~5336_combout\ & (!\Add2~4_combout\ & \sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \HD~5336_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5337_combout\);

-- Location: FF_X69_Y45_N9
\HD~2656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2656feeder_combout\,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2656_q\);

-- Location: LCCOMB_X63_Y45_N4
\HD~5343\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5343_combout\ = (\HD~5270_combout\ & (\sector[0]~input_o\ & (!\Add2~4_combout\ & \HD~5342_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5342_combout\,
	combout => \HD~5343_combout\);

-- Location: FF_X70_Y45_N17
\HD~2784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2784_q\);

-- Location: LCCOMB_X63_Y45_N2
\HD~5341\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5341_combout\ = (\HD~5270_combout\ & (\HD~5340_combout\ & (!\Add2~4_combout\ & \sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \HD~5340_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5341_combout\);

-- Location: FF_X72_Y47_N19
\HD~2592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2592_q\);

-- Location: LCCOMB_X63_Y46_N0
\HD~5339\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5339_combout\ = (\HD~5270_combout\ & (\sector[0]~input_o\ & (!\Add2~4_combout\ & \HD~5338_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5338_combout\,
	combout => \HD~5339_combout\);

-- Location: FF_X72_Y47_N25
\HD~2720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2720_q\);

-- Location: LCCOMB_X72_Y47_N18
\HD~3229\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3229_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2720_q\))) # (!\Add2~2_combout\ & (\HD~2592_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2592_q\,
	datad => \HD~2720_q\,
	combout => \HD~3229_combout\);

-- Location: LCCOMB_X70_Y45_N16
\HD~3230\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3230_combout\ = (\Add2~0_combout\ & ((\HD~3229_combout\ & ((\HD~2784_q\))) # (!\HD~3229_combout\ & (\HD~2656_q\)))) # (!\Add2~0_combout\ & (((\HD~3229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2656_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2784_q\,
	datad => \HD~3229_combout\,
	combout => \HD~3230_combout\);

-- Location: LCCOMB_X66_Y42_N14
\HD~5377\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5377_combout\ = (\HD~5270_combout\ & (\HD~5336_combout\ & (\Add2~4_combout\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \HD~5336_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5377_combout\);

-- Location: FF_X67_Y44_N9
\HD~2880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2880_q\);

-- Location: LCCOMB_X61_Y44_N30
\HD~5378\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5378_combout\ = (\HD~5270_combout\ & (\HD~5340_combout\ & (\Add2~4_combout\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \HD~5340_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5378_combout\);

-- Location: FF_X68_Y45_N9
\HD~2816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2816_q\);

-- Location: LCCOMB_X68_Y45_N8
\HD~3231\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3231_combout\ = (\Add2~0_combout\ & ((\HD~2880_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2816_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2880_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2816_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3231_combout\);

-- Location: LCCOMB_X63_Y45_N6
\HD~5379\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5379_combout\ = (\HD~5270_combout\ & (!\sector[0]~input_o\ & (\Add2~4_combout\ & \HD~5342_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5342_combout\,
	combout => \HD~5379_combout\);

-- Location: FF_X69_Y43_N3
\HD~3008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3008_q\);

-- Location: LCCOMB_X69_Y43_N24
\HD~2944feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2944feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~2944feeder_combout\);

-- Location: LCCOMB_X63_Y46_N14
\HD~5376\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5376_combout\ = (\HD~5270_combout\ & (!\sector[0]~input_o\ & (\Add2~4_combout\ & \HD~5338_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5338_combout\,
	combout => \HD~5376_combout\);

-- Location: FF_X69_Y43_N25
\HD~2944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2944feeder_combout\,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2944_q\);

-- Location: LCCOMB_X69_Y43_N2
\HD~3232\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3232_combout\ = (\Add2~2_combout\ & ((\HD~3231_combout\ & (\HD~3008_q\)) # (!\HD~3231_combout\ & ((\HD~2944_q\))))) # (!\Add2~2_combout\ & (\HD~3231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3231_combout\,
	datac => \HD~3008_q\,
	datad => \HD~2944_q\,
	combout => \HD~3232_combout\);

-- Location: LCCOMB_X63_Y45_N22
\HD~5346\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5346_combout\ = (\HD~5270_combout\ & (\HD~5340_combout\ & (!\Add2~4_combout\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \HD~5340_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5346_combout\);

-- Location: FF_X73_Y43_N17
\HD~2560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2560_q\);

-- Location: LCCOMB_X66_Y42_N22
\HD~5345\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5345_combout\ = (\HD~5270_combout\ & (\HD~5336_combout\ & (!\Add2~4_combout\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \HD~5336_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5345_combout\);

-- Location: FF_X72_Y43_N9
\HD~2624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2624_q\);

-- Location: LCCOMB_X73_Y43_N16
\HD~3233\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3233_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2624_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2560_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2560_q\,
	datad => \HD~2624_q\,
	combout => \HD~3233_combout\);

-- Location: LCCOMB_X63_Y45_N24
\HD~5347\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5347_combout\ = (\HD~5270_combout\ & (!\sector[0]~input_o\ & (!\Add2~4_combout\ & \HD~5342_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5342_combout\,
	combout => \HD~5347_combout\);

-- Location: FF_X73_Y47_N9
\HD~2752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2752_q\);

-- Location: LCCOMB_X74_Y47_N24
\HD~2688feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2688feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~2688feeder_combout\);

-- Location: LCCOMB_X63_Y46_N10
\HD~5344\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5344_combout\ = (\HD~5270_combout\ & (!\sector[0]~input_o\ & (!\Add2~4_combout\ & \HD~5338_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5338_combout\,
	combout => \HD~5344_combout\);

-- Location: FF_X74_Y47_N25
\HD~2688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2688feeder_combout\,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2688_q\);

-- Location: LCCOMB_X73_Y47_N8
\HD~3234\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3234_combout\ = (\HD~3233_combout\ & (((\HD~2752_q\)) # (!\Add2~2_combout\))) # (!\HD~3233_combout\ & (\Add2~2_combout\ & ((\HD~2688_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3233_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2752_q\,
	datad => \HD~2688_q\,
	combout => \HD~3234_combout\);

-- Location: LCCOMB_X70_Y45_N18
\HD~3235\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3235_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~3232_combout\)) # (!\Add2~4_combout\ & ((\HD~3234_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3232_combout\,
	datac => \HD~3234_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~3235_combout\);

-- Location: LCCOMB_X66_Y42_N24
\HD~5348\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5348_combout\ = (\HD~5270_combout\ & (\HD~5336_combout\ & (\Add2~4_combout\ & \sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \HD~5336_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5348_combout\);

-- Location: FF_X67_Y44_N3
\HD~2912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2912_q\);

-- Location: LCCOMB_X63_Y45_N20
\HD~5351\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5351_combout\ = (\HD~5270_combout\ & (\sector[0]~input_o\ & (\Add2~4_combout\ & \HD~5342_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5342_combout\,
	combout => \HD~5351_combout\);

-- Location: FF_X70_Y45_N5
\HD~3040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3040_q\);

-- Location: LCCOMB_X63_Y46_N28
\HD~5349\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5349_combout\ = (\HD~5270_combout\ & (\sector[0]~input_o\ & (\Add2~4_combout\ & \HD~5338_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5338_combout\,
	combout => \HD~5349_combout\);

-- Location: FF_X67_Y45_N9
\HD~2976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2976_q\);

-- Location: LCCOMB_X63_Y45_N10
\HD~5350\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5350_combout\ = (\HD~5270_combout\ & (\HD~5340_combout\ & (\Add2~4_combout\ & \sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \HD~5340_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5350_combout\);

-- Location: FF_X68_Y45_N11
\HD~2848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2848_q\);

-- Location: LCCOMB_X68_Y45_N10
\HD~3236\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3236_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2976_q\)) # (!\Add2~2_combout\ & ((\HD~2848_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2976_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2848_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3236_combout\);

-- Location: LCCOMB_X70_Y45_N4
\HD~3237\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3237_combout\ = (\Add2~0_combout\ & ((\HD~3236_combout\ & ((\HD~3040_q\))) # (!\HD~3236_combout\ & (\HD~2912_q\)))) # (!\Add2~0_combout\ & (((\HD~3236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2912_q\,
	datab => \Add2~0_combout\,
	datac => \HD~3040_q\,
	datad => \HD~3236_combout\,
	combout => \HD~3237_combout\);

-- Location: LCCOMB_X69_Y38_N22
\HD~3238\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3238_combout\ = (\HD~3235_combout\ & (((\HD~3237_combout\) # (!\sector[0]~input_o\)))) # (!\HD~3235_combout\ & (\HD~3230_combout\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3230_combout\,
	datab => \HD~3235_combout\,
	datac => \HD~3237_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~3238_combout\);

-- Location: LCCOMB_X68_Y42_N24
\HD~3249\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3249_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~3238_combout\))) # (!\Add2~6_combout\ & (\HD~3248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3248_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~3238_combout\,
	combout => \HD~3249_combout\);

-- Location: LCCOMB_X60_Y37_N12
\HD~5269\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5269_combout\ = (!\Add2~0_combout\ & (!\Add2~8_combout\ & (\Add2~2_combout\ & !\Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~8_combout\,
	datac => \Add2~2_combout\,
	datad => \Add2~10_combout\,
	combout => \HD~5269_combout\);

-- Location: LCCOMB_X60_Y37_N22
\HD~5368\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5368_combout\ = (!\sector[0]~input_o\ & (\HD~5270_combout\ & (\Add2~4_combout\ & \HD~5269_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5270_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~5269_combout\,
	combout => \HD~5368_combout\);

-- Location: FF_X59_Y39_N9
\HD~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~896_q\);

-- Location: LCCOMB_X60_Y37_N6
\HD~5271\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5271_combout\ = (!\Add2~6_combout\ & (\flag_write_hd~input_o\ & (\HD~5266_combout\ & \HD~5269_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \flag_write_hd~input_o\,
	datac => \HD~5266_combout\,
	datad => \HD~5269_combout\,
	combout => \HD~5271_combout\);

-- Location: FF_X59_Y39_N11
\HD~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~384_q\);

-- Location: LCCOMB_X59_Y39_N10
\HD~3184\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3184_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~896_q\)) # (!\Add2~6_combout\ & ((\HD~384_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~896_q\,
	datac => \HD~384_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3184_combout\);

-- Location: LCCOMB_X61_Y40_N26
\HD~5267\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5267_combout\ = (!\Add2~0_combout\ & (\Add2~2_combout\ & (\Add2~8_combout\ & !\Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~8_combout\,
	datad => \Add2~10_combout\,
	combout => \HD~5267_combout\);

-- Location: LCCOMB_X62_Y37_N12
\HD~5369\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5369_combout\ = (!\sector[0]~input_o\ & (\Add2~4_combout\ & (\HD~5270_combout\ & \HD~5267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~5270_combout\,
	datad => \HD~5267_combout\,
	combout => \HD~5369_combout\);

-- Location: FF_X69_Y38_N11
\HD~1920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1920_q\);

-- Location: LCCOMB_X63_Y38_N2
\HD~5268\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5268_combout\ = (\flag_write_hd~input_o\ & (\HD~5266_combout\ & (!\Add2~6_combout\ & \HD~5267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~5266_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~5267_combout\,
	combout => \HD~5268_combout\);

-- Location: FF_X69_Y38_N25
\HD~1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1408_q\);

-- Location: LCCOMB_X69_Y38_N10
\HD~3185\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3185_combout\ = (\HD~3184_combout\ & (((\HD~1920_q\)) # (!\Add2~8_combout\))) # (!\HD~3184_combout\ & (\Add2~8_combout\ & ((\HD~1408_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3184_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1920_q\,
	datad => \HD~1408_q\,
	combout => \HD~3185_combout\);

-- Location: LCCOMB_X61_Y40_N20
\HD~5272\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5272_combout\ = (\Add2~0_combout\ & (!\Add2~2_combout\ & (!\Add2~8_combout\ & !\Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~8_combout\,
	datad => \Add2~10_combout\,
	combout => \HD~5272_combout\);

-- Location: LCCOMB_X65_Y40_N20
\HD~5275\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5275_combout\ = (!\Add2~6_combout\ & (\HD~5266_combout\ & (\HD~5272_combout\ & \flag_write_hd~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5266_combout\,
	datac => \HD~5272_combout\,
	datad => \flag_write_hd~input_o\,
	combout => \HD~5275_combout\);

-- Location: FF_X67_Y39_N9
\HD~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~320_q\);

-- Location: LCCOMB_X59_Y38_N20
\HD~5273\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5273_combout\ = (\Add2~8_combout\ & (!\Add2~2_combout\ & (!\Add2~10_combout\ & \Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~10_combout\,
	datad => \Add2~0_combout\,
	combout => \HD~5273_combout\);

-- Location: LCCOMB_X60_Y37_N16
\HD~5274\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5274_combout\ = (\HD~5266_combout\ & (\HD~5273_combout\ & (\flag_write_hd~input_o\ & !\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5266_combout\,
	datab => \HD~5273_combout\,
	datac => \flag_write_hd~input_o\,
	datad => \Add2~6_combout\,
	combout => \HD~5274_combout\);

-- Location: FF_X67_Y35_N17
\HD~1344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1344_q\);

-- Location: LCCOMB_X67_Y39_N8
\HD~3186\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3186_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1344_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~320_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~320_q\,
	datad => \HD~1344_q\,
	combout => \HD~3186_combout\);

-- Location: LCCOMB_X65_Y40_N2
\HD~5370\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5370_combout\ = (\HD~5272_combout\ & (\HD~5270_combout\ & (!\sector[0]~input_o\ & \Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5272_combout\,
	datab => \HD~5270_combout\,
	datac => \sector[0]~input_o\,
	datad => \Add2~4_combout\,
	combout => \HD~5370_combout\);

-- Location: FF_X68_Y39_N1
\HD~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~832_q\);

-- Location: LCCOMB_X65_Y40_N28
\HD~5371\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5371_combout\ = (\HD~5273_combout\ & (\HD~5270_combout\ & (!\sector[0]~input_o\ & \Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5273_combout\,
	datab => \HD~5270_combout\,
	datac => \sector[0]~input_o\,
	datad => \Add2~4_combout\,
	combout => \HD~5371_combout\);

-- Location: FF_X68_Y39_N27
\HD~1856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1856_q\);

-- Location: LCCOMB_X68_Y39_N26
\HD~3187\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3187_combout\ = (\HD~3186_combout\ & (((\HD~1856_q\) # (!\Add2~6_combout\)))) # (!\HD~3186_combout\ & (\HD~832_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3186_combout\,
	datab => \HD~832_q\,
	datac => \HD~1856_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3187_combout\);

-- Location: LCCOMB_X62_Y37_N4
\HD~5278\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5278_combout\ = (!\Add2~2_combout\ & (!\Add2~8_combout\ & (!\Add2~0_combout\ & !\Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~8_combout\,
	datac => \Add2~0_combout\,
	datad => \Add2~10_combout\,
	combout => \HD~5278_combout\);

-- Location: LCCOMB_X62_Y37_N6
\HD~5279\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5279_combout\ = (\HD~5266_combout\ & (\flag_write_hd~input_o\ & (\HD~5278_combout\ & !\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5266_combout\,
	datab => \flag_write_hd~input_o\,
	datac => \HD~5278_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5279_combout\);

-- Location: FF_X63_Y33_N17
\HD~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~256_q\);

-- Location: LCCOMB_X66_Y35_N24
\HD~768feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~768feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~768feeder_combout\);

-- Location: LCCOMB_X62_Y37_N30
\HD~5372\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5372_combout\ = (!\sector[0]~input_o\ & (\HD~5278_combout\ & (\HD~5270_combout\ & \Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5278_combout\,
	datac => \HD~5270_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~5372_combout\);

-- Location: FF_X66_Y35_N25
\HD~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~768feeder_combout\,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~768_q\);

-- Location: LCCOMB_X63_Y33_N16
\HD~3188\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3188_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~768_q\))) # (!\Add2~6_combout\ & (\HD~256_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~256_q\,
	datad => \HD~768_q\,
	combout => \HD~3188_combout\);

-- Location: LCCOMB_X61_Y40_N6
\HD~5276\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5276_combout\ = (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\Add2~8_combout\ & !\Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~8_combout\,
	datad => \Add2~10_combout\,
	combout => \HD~5276_combout\);

-- Location: LCCOMB_X66_Y42_N18
\HD~5373\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5373_combout\ = (\HD~5270_combout\ & (!\sector[0]~input_o\ & (\Add2~4_combout\ & \HD~5276_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5276_combout\,
	combout => \HD~5373_combout\);

-- Location: FF_X68_Y36_N11
\HD~1792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1792_q\);

-- Location: LCCOMB_X66_Y42_N4
\HD~5277\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5277_combout\ = (\HD~5276_combout\ & (!\Add2~6_combout\ & (\HD~5266_combout\ & \flag_write_hd~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5276_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~5266_combout\,
	datad => \flag_write_hd~input_o\,
	combout => \HD~5277_combout\);

-- Location: FF_X68_Y36_N25
\HD~1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1280_q\);

-- Location: LCCOMB_X68_Y36_N10
\HD~3189\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3189_combout\ = (\Add2~8_combout\ & ((\HD~3188_combout\ & (\HD~1792_q\)) # (!\HD~3188_combout\ & ((\HD~1280_q\))))) # (!\Add2~8_combout\ & (\HD~3188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3188_combout\,
	datac => \HD~1792_q\,
	datad => \HD~1280_q\,
	combout => \HD~3189_combout\);

-- Location: LCCOMB_X69_Y38_N20
\HD~3190\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3190_combout\ = (\Add2~0_combout\ & ((\HD~3187_combout\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~3189_combout\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3187_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3189_combout\,
	datad => \Add2~2_combout\,
	combout => \HD~3190_combout\);

-- Location: LCCOMB_X56_Y37_N0
\HD~960feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~960feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~960feeder_combout\);

-- Location: LCCOMB_X60_Y38_N24
\HD~5280\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5280_combout\ = (!\Add2~8_combout\ & (\Add2~2_combout\ & (!\Add2~10_combout\ & \Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~10_combout\,
	datad => \Add2~0_combout\,
	combout => \HD~5280_combout\);

-- Location: LCCOMB_X60_Y38_N22
\HD~5374\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5374_combout\ = (\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~5270_combout\ & \HD~5280_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~5270_combout\,
	datad => \HD~5280_combout\,
	combout => \HD~5374_combout\);

-- Location: FF_X56_Y37_N1
\HD~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~960feeder_combout\,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~960_q\);

-- Location: LCCOMB_X61_Y40_N8
\HD~5281\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5281_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\ & (\Add2~8_combout\ & !\Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~8_combout\,
	datad => \Add2~10_combout\,
	combout => \HD~5281_combout\);

-- Location: LCCOMB_X66_Y42_N20
\HD~5375\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5375_combout\ = (\HD~5270_combout\ & (\HD~5281_combout\ & (\Add2~4_combout\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \HD~5281_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5375_combout\);

-- Location: FF_X58_Y37_N1
\HD~1984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1984_q\);

-- Location: LCCOMB_X60_Y38_N4
\HD~5283\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5283_combout\ = (\HD~5266_combout\ & (\HD~5280_combout\ & (!\Add2~6_combout\ & \flag_write_hd~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5266_combout\,
	datab => \HD~5280_combout\,
	datac => \Add2~6_combout\,
	datad => \flag_write_hd~input_o\,
	combout => \HD~5283_combout\);

-- Location: FF_X57_Y37_N3
\HD~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~448_q\);

-- Location: LCCOMB_X60_Y38_N26
\HD~5282\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5282_combout\ = (\HD~5281_combout\ & (!\Add2~6_combout\ & (\HD~5266_combout\ & \flag_write_hd~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5281_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~5266_combout\,
	datad => \flag_write_hd~input_o\,
	combout => \HD~5282_combout\);

-- Location: FF_X57_Y37_N17
\HD~1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1472_q\);

-- Location: LCCOMB_X57_Y37_N2
\HD~3191\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3191_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1472_q\))) # (!\Add2~8_combout\ & (\HD~448_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~448_q\,
	datad => \HD~1472_q\,
	combout => \HD~3191_combout\);

-- Location: LCCOMB_X58_Y37_N0
\HD~3192\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3192_combout\ = (\Add2~6_combout\ & ((\HD~3191_combout\ & ((\HD~1984_q\))) # (!\HD~3191_combout\ & (\HD~960_q\)))) # (!\Add2~6_combout\ & (((\HD~3191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~960_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1984_q\,
	datad => \HD~3191_combout\,
	combout => \HD~3192_combout\);

-- Location: LCCOMB_X69_Y38_N6
\HD~3193\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3193_combout\ = (\HD~3190_combout\ & (((\HD~3192_combout\) # (!\Add2~2_combout\)))) # (!\HD~3190_combout\ & (\HD~3185_combout\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3185_combout\,
	datab => \HD~3190_combout\,
	datac => \HD~3192_combout\,
	datad => \Add2~2_combout\,
	combout => \HD~3193_combout\);

-- Location: LCCOMB_X60_Y38_N28
\HD~5331\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5331_combout\ = (\flag_write_hd~input_o\ & (\HD~5317_combout\ & (!\Add2~6_combout\ & \HD~5280_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~5317_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~5280_combout\,
	combout => \HD~5331_combout\);

-- Location: FF_X60_Y38_N19
\HD~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~480_q\);

-- Location: LCCOMB_X60_Y38_N2
\HD~5330\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5330_combout\ = (!\Add2~6_combout\ & (\HD~5317_combout\ & (\HD~5281_combout\ & \flag_write_hd~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5317_combout\,
	datac => \HD~5281_combout\,
	datad => \flag_write_hd~input_o\,
	combout => \HD~5330_combout\);

-- Location: FF_X61_Y35_N3
\HD~1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1504_q\);

-- Location: LCCOMB_X60_Y38_N18
\HD~3222\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3222_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1504_q\))) # (!\Add2~8_combout\ & (\HD~480_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~480_q\,
	datad => \HD~1504_q\,
	combout => \HD~3222_combout\);

-- Location: LCCOMB_X66_Y42_N26
\HD~5332\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5332_combout\ = (\HD~5270_combout\ & (\HD~5281_combout\ & (\Add2~4_combout\ & \sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \HD~5281_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5332_combout\);

-- Location: FF_X63_Y41_N19
\HD~2016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2016_q\);

-- Location: LCCOMB_X60_Y38_N8
\HD~5329\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5329_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\ & (\HD~5270_combout\ & \HD~5280_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~5270_combout\,
	datad => \HD~5280_combout\,
	combout => \HD~5329_combout\);

-- Location: FF_X63_Y41_N25
\HD~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~992_q\);

-- Location: LCCOMB_X63_Y41_N18
\HD~3223\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3223_combout\ = (\Add2~6_combout\ & ((\HD~3222_combout\ & (\HD~2016_q\)) # (!\HD~3222_combout\ & ((\HD~992_q\))))) # (!\Add2~6_combout\ & (\HD~3222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3222_combout\,
	datac => \HD~2016_q\,
	datad => \HD~992_q\,
	combout => \HD~3223_combout\);

-- Location: LCCOMB_X60_Y32_N8
\HD~1312feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1312feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~1312feeder_combout\);

-- Location: LCCOMB_X60_Y38_N30
\HD~5325\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5325_combout\ = (\flag_write_hd~input_o\ & (\HD~5317_combout\ & (!\Add2~6_combout\ & \HD~5276_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~5317_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~5276_combout\,
	combout => \HD~5325_combout\);

-- Location: FF_X60_Y32_N9
\HD~1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1312feeder_combout\,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1312_q\);

-- Location: LCCOMB_X66_Y42_N0
\HD~5328\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5328_combout\ = (\HD~5270_combout\ & (\sector[0]~input_o\ & (\Add2~4_combout\ & \HD~5276_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5276_combout\,
	combout => \HD~5328_combout\);

-- Location: FF_X63_Y31_N3
\HD~1824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1824_q\);

-- Location: LCCOMB_X62_Y37_N10
\HD~5327\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5327_combout\ = (\HD~5317_combout\ & (\HD~5278_combout\ & (\flag_write_hd~input_o\ & !\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5317_combout\,
	datab => \HD~5278_combout\,
	datac => \flag_write_hd~input_o\,
	datad => \Add2~6_combout\,
	combout => \HD~5327_combout\);

-- Location: FF_X63_Y33_N19
\HD~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~288_q\);

-- Location: LCCOMB_X63_Y31_N24
\HD~800feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~800feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~800feeder_combout\);

-- Location: LCCOMB_X62_Y37_N8
\HD~5326\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5326_combout\ = (\sector[0]~input_o\ & (\HD~5278_combout\ & (\HD~5270_combout\ & \Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5278_combout\,
	datac => \HD~5270_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~5326_combout\);

-- Location: FF_X63_Y31_N25
\HD~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~800feeder_combout\,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~800_q\);

-- Location: LCCOMB_X63_Y33_N18
\HD~3219\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3219_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~800_q\))) # (!\Add2~6_combout\ & (\HD~288_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~288_q\,
	datad => \HD~800_q\,
	combout => \HD~3219_combout\);

-- Location: LCCOMB_X63_Y31_N2
\HD~3220\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3220_combout\ = (\Add2~8_combout\ & ((\HD~3219_combout\ & ((\HD~1824_q\))) # (!\HD~3219_combout\ & (\HD~1312_q\)))) # (!\Add2~8_combout\ & (((\HD~3219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1312_q\,
	datac => \HD~1824_q\,
	datad => \HD~3219_combout\,
	combout => \HD~3220_combout\);

-- Location: LCCOMB_X60_Y37_N2
\HD~5322\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5322_combout\ = (\sector[0]~input_o\ & (\HD~5270_combout\ & (\Add2~4_combout\ & \HD~5269_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5270_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~5269_combout\,
	combout => \HD~5322_combout\);

-- Location: FF_X60_Y33_N17
\HD~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~928_q\);

-- Location: LCCOMB_X60_Y37_N4
\HD~5323\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5323_combout\ = (!\Add2~6_combout\ & (\flag_write_hd~input_o\ & (\HD~5317_combout\ & \HD~5269_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \flag_write_hd~input_o\,
	datac => \HD~5317_combout\,
	datad => \HD~5269_combout\,
	combout => \HD~5323_combout\);

-- Location: FF_X60_Y38_N17
\HD~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~416_q\);

-- Location: LCCOMB_X60_Y38_N16
\HD~3217\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3217_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~928_q\)) # (!\Add2~6_combout\ & ((\HD~416_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~928_q\,
	datac => \HD~416_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3217_combout\);

-- Location: LCCOMB_X60_Y37_N8
\HD~5321\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5321_combout\ = (\HD~5267_combout\ & (\flag_write_hd~input_o\ & (\HD~5317_combout\ & !\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5267_combout\,
	datab => \flag_write_hd~input_o\,
	datac => \HD~5317_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5321_combout\);

-- Location: FF_X61_Y35_N9
\HD~1440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1440_q\);

-- Location: LCCOMB_X62_Y37_N22
\HD~5324\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5324_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\ & (\HD~5270_combout\ & \HD~5267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~5270_combout\,
	datad => \HD~5267_combout\,
	combout => \HD~5324_combout\);

-- Location: FF_X65_Y35_N17
\HD~1952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1952_q\);

-- Location: LCCOMB_X65_Y35_N16
\HD~3218\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3218_combout\ = (\HD~3217_combout\ & (((\HD~1952_q\) # (!\Add2~8_combout\)))) # (!\HD~3217_combout\ & (\HD~1440_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3217_combout\,
	datab => \HD~1440_q\,
	datac => \HD~1952_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3218_combout\);

-- Location: LCCOMB_X70_Y35_N16
\HD~3221\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3221_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~3218_combout\))) # (!\Add2~2_combout\ & (\HD~3220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~3220_combout\,
	datad => \HD~3218_combout\,
	combout => \HD~3221_combout\);

-- Location: LCCOMB_X65_Y40_N12
\HD~5316\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5316_combout\ = (\HD~5272_combout\ & (\HD~5270_combout\ & (\sector[0]~input_o\ & \Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5272_combout\,
	datab => \HD~5270_combout\,
	datac => \sector[0]~input_o\,
	datad => \Add2~4_combout\,
	combout => \HD~5316_combout\);

-- Location: FF_X73_Y39_N1
\HD~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~864_q\);

-- Location: LCCOMB_X65_Y40_N16
\HD~5320\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5320_combout\ = (\HD~5273_combout\ & (\HD~5270_combout\ & (\sector[0]~input_o\ & \Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5273_combout\,
	datab => \HD~5270_combout\,
	datac => \sector[0]~input_o\,
	datad => \Add2~4_combout\,
	combout => \HD~5320_combout\);

-- Location: FF_X72_Y39_N9
\HD~1888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1888_q\);

-- Location: LCCOMB_X65_Y40_N14
\HD~5319\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5319_combout\ = (\HD~5272_combout\ & (!\Add2~6_combout\ & (\HD~5317_combout\ & \flag_write_hd~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5272_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~5317_combout\,
	datad => \flag_write_hd~input_o\,
	combout => \HD~5319_combout\);

-- Location: FF_X70_Y38_N19
\HD~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~352_q\);

-- Location: LCCOMB_X60_Y37_N14
\HD~5318\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5318_combout\ = (\HD~5317_combout\ & (\flag_write_hd~input_o\ & (\HD~5273_combout\ & !\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5317_combout\,
	datab => \flag_write_hd~input_o\,
	datac => \HD~5273_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5318_combout\);

-- Location: FF_X68_Y37_N1
\HD~1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1376_q\);

-- Location: LCCOMB_X70_Y38_N18
\HD~3215\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3215_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1376_q\))) # (!\Add2~8_combout\ & (\HD~352_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~352_q\,
	datad => \HD~1376_q\,
	combout => \HD~3215_combout\);

-- Location: LCCOMB_X72_Y39_N8
\HD~3216\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3216_combout\ = (\Add2~6_combout\ & ((\HD~3215_combout\ & ((\HD~1888_q\))) # (!\HD~3215_combout\ & (\HD~864_q\)))) # (!\Add2~6_combout\ & (((\HD~3215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~864_q\,
	datac => \HD~1888_q\,
	datad => \HD~3215_combout\,
	combout => \HD~3216_combout\);

-- Location: LCCOMB_X69_Y38_N26
\HD~3224\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3224_combout\ = (\Add2~0_combout\ & ((\HD~3221_combout\ & (\HD~3223_combout\)) # (!\HD~3221_combout\ & ((\HD~3216_combout\))))) # (!\Add2~0_combout\ & (((\HD~3221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3223_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3221_combout\,
	datad => \HD~3216_combout\,
	combout => \HD~3224_combout\);

-- Location: LCCOMB_X60_Y38_N14
\HD~5296\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5296_combout\ = (!\Add2~4_combout\ & (\sector[0]~input_o\ & (\HD~5270_combout\ & \HD~5280_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~5270_combout\,
	datad => \HD~5280_combout\,
	combout => \HD~5296_combout\);

-- Location: FF_X65_Y38_N11
\HD~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~736_q\);

-- Location: LCCOMB_X66_Y42_N2
\HD~5299\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5299_combout\ = (\HD~5270_combout\ & (\HD~5281_combout\ & (!\Add2~4_combout\ & \sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \HD~5281_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5299_combout\);

-- Location: FF_X63_Y38_N25
\HD~1760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1760_q\);

-- Location: LCCOMB_X60_Y38_N0
\HD~5298\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5298_combout\ = (\flag_write_hd~input_o\ & (\HD~5280_combout\ & (\sector[0]~input_o\ & \HD~3226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~5280_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3226_combout\,
	combout => \HD~5298_combout\);

-- Location: FF_X59_Y42_N27
\HD~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~224_q\);

-- Location: LCCOMB_X61_Y40_N10
\HD~5297\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5297_combout\ = (\flag_write_hd~input_o\ & (\HD~3226_combout\ & (\HD~5281_combout\ & \sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~3226_combout\,
	datac => \HD~5281_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5297_combout\);

-- Location: FF_X59_Y42_N1
\HD~1248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1248_q\);

-- Location: LCCOMB_X59_Y42_N26
\HD~3201\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3201_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1248_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~224_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~224_q\,
	datad => \HD~1248_q\,
	combout => \HD~3201_combout\);

-- Location: LCCOMB_X63_Y38_N24
\HD~3202\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3202_combout\ = (\Add2~6_combout\ & ((\HD~3201_combout\ & ((\HD~1760_q\))) # (!\HD~3201_combout\ & (\HD~736_q\)))) # (!\Add2~6_combout\ & (((\HD~3201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~736_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1760_q\,
	datad => \HD~3201_combout\,
	combout => \HD~3202_combout\);

-- Location: LCCOMB_X65_Y40_N8
\HD~5286\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5286_combout\ = (\HD~5272_combout\ & (\HD~3226_combout\ & (\sector[0]~input_o\ & \flag_write_hd~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5272_combout\,
	datab => \HD~3226_combout\,
	datac => \sector[0]~input_o\,
	datad => \flag_write_hd~input_o\,
	combout => \HD~5286_combout\);

-- Location: FF_X70_Y38_N17
\HD~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~96_q\);

-- Location: LCCOMB_X60_Y37_N26
\HD~5285\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5285_combout\ = (\flag_write_hd~input_o\ & (\HD~3226_combout\ & (\HD~5273_combout\ & \sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~3226_combout\,
	datac => \HD~5273_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5285_combout\);

-- Location: FF_X70_Y39_N1
\HD~1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1120_q\);

-- Location: LCCOMB_X70_Y38_N16
\HD~3194\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3194_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1120_q\))) # (!\Add2~8_combout\ & (\HD~96_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~96_q\,
	datad => \HD~1120_q\,
	combout => \HD~3194_combout\);

-- Location: LCCOMB_X65_Y40_N10
\HD~5287\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5287_combout\ = (\HD~5273_combout\ & (\HD~5270_combout\ & (\sector[0]~input_o\ & !\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5273_combout\,
	datab => \HD~5270_combout\,
	datac => \sector[0]~input_o\,
	datad => \Add2~4_combout\,
	combout => \HD~5287_combout\);

-- Location: FF_X69_Y37_N1
\HD~1632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1632_q\);

-- Location: LCCOMB_X65_Y40_N30
\HD~5284\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5284_combout\ = (\HD~5272_combout\ & (\HD~5270_combout\ & (\sector[0]~input_o\ & !\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5272_combout\,
	datab => \HD~5270_combout\,
	datac => \sector[0]~input_o\,
	datad => \Add2~4_combout\,
	combout => \HD~5284_combout\);

-- Location: FF_X65_Y38_N17
\HD~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~608_q\);

-- Location: LCCOMB_X69_Y37_N0
\HD~3195\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3195_combout\ = (\HD~3194_combout\ & (((\HD~1632_q\)) # (!\Add2~6_combout\))) # (!\HD~3194_combout\ & (\Add2~6_combout\ & ((\HD~608_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3194_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1632_q\,
	datad => \HD~608_q\,
	combout => \HD~3195_combout\);

-- Location: LCCOMB_X60_Y37_N30
\HD~5290\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5290_combout\ = (\sector[0]~input_o\ & (\flag_write_hd~input_o\ & (\HD~3226_combout\ & \HD~5269_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \flag_write_hd~input_o\,
	datac => \HD~3226_combout\,
	datad => \HD~5269_combout\,
	combout => \HD~5290_combout\);

-- Location: FF_X62_Y39_N17
\HD~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~160_q\);

-- Location: LCCOMB_X60_Y37_N20
\HD~5289\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5289_combout\ = (\sector[0]~input_o\ & (\HD~5270_combout\ & (!\Add2~4_combout\ & \HD~5269_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5270_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~5269_combout\,
	combout => \HD~5289_combout\);

-- Location: FF_X63_Y39_N25
\HD~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~672_q\);

-- Location: LCCOMB_X62_Y39_N16
\HD~3196\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3196_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~672_q\))) # (!\Add2~6_combout\ & (\HD~160_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~160_q\,
	datad => \HD~672_q\,
	combout => \HD~3196_combout\);

-- Location: LCCOMB_X62_Y37_N18
\HD~5291\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5291_combout\ = (\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~5270_combout\ & \HD~5267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~5270_combout\,
	datad => \HD~5267_combout\,
	combout => \HD~5291_combout\);

-- Location: FF_X63_Y39_N27
\HD~1696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1696_q\);

-- Location: LCCOMB_X62_Y37_N16
\HD~5288\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5288_combout\ = (\sector[0]~input_o\ & (\flag_write_hd~input_o\ & (\HD~3226_combout\ & \HD~5267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \flag_write_hd~input_o\,
	datac => \HD~3226_combout\,
	datad => \HD~5267_combout\,
	combout => \HD~5288_combout\);

-- Location: FF_X56_Y35_N25
\HD~1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1184_q\);

-- Location: LCCOMB_X63_Y39_N26
\HD~3197\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3197_combout\ = (\HD~3196_combout\ & (((\HD~1696_q\)) # (!\Add2~8_combout\))) # (!\HD~3196_combout\ & (\Add2~8_combout\ & ((\HD~1184_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3196_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1696_q\,
	datad => \HD~1184_q\,
	combout => \HD~3197_combout\);

-- Location: LCCOMB_X62_Y37_N14
\HD~5294\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5294_combout\ = (\sector[0]~input_o\ & (\flag_write_hd~input_o\ & (\HD~5278_combout\ & \HD~3226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \flag_write_hd~input_o\,
	datac => \HD~5278_combout\,
	datad => \HD~3226_combout\,
	combout => \HD~5294_combout\);

-- Location: FF_X61_Y42_N9
\HD~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~32_q\);

-- Location: LCCOMB_X57_Y34_N8
\HD~544feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~544feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~544feeder_combout\);

-- Location: LCCOMB_X62_Y37_N20
\HD~5293\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5293_combout\ = (\sector[0]~input_o\ & (\HD~5278_combout\ & (\HD~5270_combout\ & !\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5278_combout\,
	datac => \HD~5270_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~5293_combout\);

-- Location: FF_X57_Y34_N9
\HD~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~544feeder_combout\,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~544_q\);

-- Location: LCCOMB_X61_Y42_N8
\HD~3198\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3198_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~544_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~32_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~32_q\,
	datad => \HD~544_q\,
	combout => \HD~3198_combout\);

-- Location: LCCOMB_X66_Y42_N16
\HD~5295\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5295_combout\ = (\HD~5270_combout\ & (\sector[0]~input_o\ & (!\Add2~4_combout\ & \HD~5276_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5276_combout\,
	combout => \HD~5295_combout\);

-- Location: FF_X72_Y38_N25
\HD~1568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1568_q\);

-- Location: LCCOMB_X54_Y40_N24
\HD~1056feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1056feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~1056feeder_combout\);

-- Location: LCCOMB_X66_Y42_N30
\HD~5292\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5292_combout\ = (\HD~3226_combout\ & (\flag_write_hd~input_o\ & (\sector[0]~input_o\ & \HD~5276_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3226_combout\,
	datab => \flag_write_hd~input_o\,
	datac => \sector[0]~input_o\,
	datad => \HD~5276_combout\,
	combout => \HD~5292_combout\);

-- Location: FF_X54_Y40_N25
\HD~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1056feeder_combout\,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1056_q\);

-- Location: LCCOMB_X72_Y38_N24
\HD~3199\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3199_combout\ = (\HD~3198_combout\ & (((\HD~1568_q\)) # (!\Add2~8_combout\))) # (!\HD~3198_combout\ & (\Add2~8_combout\ & ((\HD~1056_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3198_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1568_q\,
	datad => \HD~1056_q\,
	combout => \HD~3199_combout\);

-- Location: LCCOMB_X69_Y38_N16
\HD~3200\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3200_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~3197_combout\)) # (!\Add2~2_combout\ & ((\HD~3199_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3197_combout\,
	datab => \HD~3199_combout\,
	datac => \Add2~0_combout\,
	datad => \Add2~2_combout\,
	combout => \HD~3200_combout\);

-- Location: LCCOMB_X69_Y38_N18
\HD~3203\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3203_combout\ = (\Add2~0_combout\ & ((\HD~3200_combout\ & (\HD~3202_combout\)) # (!\HD~3200_combout\ & ((\HD~3195_combout\))))) # (!\Add2~0_combout\ & (((\HD~3200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3202_combout\,
	datab => \HD~3195_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3200_combout\,
	combout => \HD~3203_combout\);

-- Location: LCCOMB_X60_Y38_N20
\HD~5314\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5314_combout\ = (\flag_write_hd~input_o\ & (\HD~5280_combout\ & (!\sector[0]~input_o\ & \HD~3226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~5280_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3226_combout\,
	combout => \HD~5314_combout\);

-- Location: FF_X56_Y38_N9
\HD~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~192_q\);

-- Location: LCCOMB_X55_Y36_N8
\HD~1216feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1216feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~1216feeder_combout\);

-- Location: LCCOMB_X61_Y40_N14
\HD~5313\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5313_combout\ = (\flag_write_hd~input_o\ & (\HD~3226_combout\ & (\HD~5281_combout\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~3226_combout\,
	datac => \HD~5281_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5313_combout\);

-- Location: FF_X55_Y36_N9
\HD~1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1216feeder_combout\,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1216_q\);

-- Location: LCCOMB_X56_Y38_N8
\HD~3211\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3211_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1216_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~192_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~192_q\,
	datad => \HD~1216_q\,
	combout => \HD~3211_combout\);

-- Location: LCCOMB_X66_Y42_N6
\HD~5315\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5315_combout\ = (\HD~5270_combout\ & (\HD~5281_combout\ & (!\Add2~4_combout\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \HD~5281_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5315_combout\);

-- Location: FF_X56_Y38_N11
\HD~1728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1728_q\);

-- Location: LCCOMB_X60_Y38_N10
\HD~5312\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5312_combout\ = (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~5270_combout\ & \HD~5280_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~5270_combout\,
	datad => \HD~5280_combout\,
	combout => \HD~5312_combout\);

-- Location: FF_X59_Y36_N1
\HD~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~704_q\);

-- Location: LCCOMB_X56_Y38_N10
\HD~3212\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3212_combout\ = (\Add2~6_combout\ & ((\HD~3211_combout\ & (\HD~1728_q\)) # (!\HD~3211_combout\ & ((\HD~704_q\))))) # (!\Add2~6_combout\ & (\HD~3211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3211_combout\,
	datac => \HD~1728_q\,
	datad => \HD~704_q\,
	combout => \HD~3212_combout\);

-- Location: LCCOMB_X65_Y40_N4
\HD~5304\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5304_combout\ = (\HD~5272_combout\ & (\HD~5270_combout\ & (!\sector[0]~input_o\ & !\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5272_combout\,
	datab => \HD~5270_combout\,
	datac => \sector[0]~input_o\,
	datad => \Add2~4_combout\,
	combout => \HD~5304_combout\);

-- Location: FF_X66_Y37_N17
\HD~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~576_q\);

-- Location: LCCOMB_X65_Y40_N26
\HD~5307\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5307_combout\ = (\HD~5273_combout\ & (\HD~5270_combout\ & (!\sector[0]~input_o\ & !\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5273_combout\,
	datab => \HD~5270_combout\,
	datac => \sector[0]~input_o\,
	datad => \Add2~4_combout\,
	combout => \HD~5307_combout\);

-- Location: FF_X69_Y37_N3
\HD~1600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1600_q\);

-- Location: LCCOMB_X65_Y40_N22
\HD~5305\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5305_combout\ = (\HD~5273_combout\ & (\HD~3226_combout\ & (!\sector[0]~input_o\ & \flag_write_hd~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5273_combout\,
	datab => \HD~3226_combout\,
	datac => \sector[0]~input_o\,
	datad => \flag_write_hd~input_o\,
	combout => \HD~5305_combout\);

-- Location: FF_X70_Y39_N11
\HD~1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1088_q\);

-- Location: LCCOMB_X65_Y40_N0
\HD~5306\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5306_combout\ = (\HD~5272_combout\ & (\HD~3226_combout\ & (!\sector[0]~input_o\ & \flag_write_hd~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5272_combout\,
	datab => \HD~3226_combout\,
	datac => \sector[0]~input_o\,
	datad => \flag_write_hd~input_o\,
	combout => \HD~5306_combout\);

-- Location: FF_X67_Y39_N27
\HD~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~64_q\);

-- Location: LCCOMB_X67_Y39_N26
\HD~3206\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3206_combout\ = (\Add2~8_combout\ & ((\HD~1088_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~64_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1088_q\,
	datab => \Add2~8_combout\,
	datac => \HD~64_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3206_combout\);

-- Location: LCCOMB_X69_Y37_N2
\HD~3207\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3207_combout\ = (\Add2~6_combout\ & ((\HD~3206_combout\ & ((\HD~1600_q\))) # (!\HD~3206_combout\ & (\HD~576_q\)))) # (!\Add2~6_combout\ & (((\HD~3206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~576_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1600_q\,
	datad => \HD~3206_combout\,
	combout => \HD~3207_combout\);

-- Location: LCCOMB_X63_Y36_N24
\HD~1024feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1024feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~1024feeder_combout\);

-- Location: LCCOMB_X60_Y37_N28
\HD~5308\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5308_combout\ = (\HD~5276_combout\ & (\flag_write_hd~input_o\ & (\HD~3226_combout\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5276_combout\,
	datab => \flag_write_hd~input_o\,
	datac => \HD~3226_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5308_combout\);

-- Location: FF_X63_Y36_N25
\HD~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1024feeder_combout\,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1024_q\);

-- Location: LCCOMB_X66_Y42_N12
\HD~5311\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5311_combout\ = (\HD~5270_combout\ & (!\sector[0]~input_o\ & (!\Add2~4_combout\ & \HD~5276_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5270_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5276_combout\,
	combout => \HD~5311_combout\);

-- Location: FF_X69_Y36_N25
\HD~1536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1536_q\);

-- Location: LCCOMB_X62_Y37_N28
\HD~5310\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5310_combout\ = (!\sector[0]~input_o\ & (\flag_write_hd~input_o\ & (\HD~5278_combout\ & \HD~3226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \flag_write_hd~input_o\,
	datac => \HD~5278_combout\,
	datad => \HD~3226_combout\,
	combout => \HD~5310_combout\);

-- Location: FF_X72_Y36_N25
\HD~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~0_q\);

-- Location: LCCOMB_X70_Y34_N24
\HD~512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~512feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD~512feeder_combout\);

-- Location: LCCOMB_X62_Y37_N2
\HD~5309\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5309_combout\ = (!\sector[0]~input_o\ & (\HD~5278_combout\ & (\HD~5270_combout\ & !\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5278_combout\,
	datac => \HD~5270_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~5309_combout\);

-- Location: FF_X70_Y34_N25
\HD~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~512feeder_combout\,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~512_q\);

-- Location: LCCOMB_X72_Y36_N24
\HD~3208\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3208_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~512_q\))) # (!\Add2~6_combout\ & (\HD~0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~0_q\,
	datad => \HD~512_q\,
	combout => \HD~3208_combout\);

-- Location: LCCOMB_X69_Y36_N24
\HD~3209\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3209_combout\ = (\Add2~8_combout\ & ((\HD~3208_combout\ & ((\HD~1536_q\))) # (!\HD~3208_combout\ & (\HD~1024_q\)))) # (!\Add2~8_combout\ & (((\HD~3208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1024_q\,
	datac => \HD~1536_q\,
	datad => \HD~3208_combout\,
	combout => \HD~3209_combout\);

-- Location: LCCOMB_X69_Y38_N28
\HD~3210\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3210_combout\ = (\Add2~0_combout\ & ((\HD~3207_combout\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~3209_combout\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3207_combout\,
	datab => \HD~3209_combout\,
	datac => \Add2~0_combout\,
	datad => \Add2~2_combout\,
	combout => \HD~3210_combout\);

-- Location: LCCOMB_X61_Y40_N4
\HD~5300\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5300_combout\ = (\flag_write_hd~input_o\ & (\HD~3226_combout\ & (\HD~5267_combout\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \flag_write_hd~input_o\,
	datab => \HD~3226_combout\,
	datac => \HD~5267_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5300_combout\);

-- Location: FF_X56_Y35_N11
\HD~1152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1152_q\);

-- Location: LCCOMB_X62_Y37_N0
\HD~5303\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5303_combout\ = (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~5270_combout\ & \HD~5267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~5270_combout\,
	datad => \HD~5267_combout\,
	combout => \HD~5303_combout\);

-- Location: FF_X63_Y34_N1
\HD~1664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1664_q\);

-- Location: LCCOMB_X60_Y37_N18
\HD~5302\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5302_combout\ = (!\sector[0]~input_o\ & (\flag_write_hd~input_o\ & (\HD~3226_combout\ & \HD~5269_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \flag_write_hd~input_o\,
	datac => \HD~3226_combout\,
	datad => \HD~5269_combout\,
	combout => \HD~5302_combout\);

-- Location: FF_X61_Y39_N9
\HD~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~128_q\);

-- Location: LCCOMB_X60_Y37_N0
\HD~5301\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5301_combout\ = (!\sector[0]~input_o\ & (\HD~5270_combout\ & (!\Add2~4_combout\ & \HD~5269_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5270_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~5269_combout\,
	combout => \HD~5301_combout\);

-- Location: FF_X62_Y36_N1
\HD~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~640_q\);

-- Location: LCCOMB_X61_Y39_N8
\HD~3204\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3204_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~640_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~128_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~128_q\,
	datad => \HD~640_q\,
	combout => \HD~3204_combout\);

-- Location: LCCOMB_X63_Y34_N0
\HD~3205\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3205_combout\ = (\Add2~8_combout\ & ((\HD~3204_combout\ & ((\HD~1664_q\))) # (!\HD~3204_combout\ & (\HD~1152_q\)))) # (!\Add2~8_combout\ & (((\HD~3204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1152_q\,
	datac => \HD~1664_q\,
	datad => \HD~3204_combout\,
	combout => \HD~3205_combout\);

-- Location: LCCOMB_X69_Y38_N30
\HD~3213\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3213_combout\ = (\HD~3210_combout\ & ((\HD~3212_combout\) # ((!\Add2~2_combout\)))) # (!\HD~3210_combout\ & (((\HD~3205_combout\ & \Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3212_combout\,
	datab => \HD~3210_combout\,
	datac => \HD~3205_combout\,
	datad => \Add2~2_combout\,
	combout => \HD~3213_combout\);

-- Location: LCCOMB_X69_Y38_N0
\HD~3214\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3214_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~3203_combout\)) # (!\sector[0]~input_o\ & ((\HD~3213_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~3203_combout\,
	datac => \HD~3213_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~3214_combout\);

-- Location: LCCOMB_X69_Y38_N12
\HD~3225\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3225_combout\ = (\Add2~4_combout\ & ((\HD~3214_combout\ & ((\HD~3224_combout\))) # (!\HD~3214_combout\ & (\HD~3193_combout\)))) # (!\Add2~4_combout\ & (((\HD~3214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3193_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3224_combout\,
	datad => \HD~3214_combout\,
	combout => \HD~3225_combout\);

-- Location: LCCOMB_X69_Y38_N8
\HD~3250\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3250_combout\ = (\Add2~10_combout\ & ((\HD~3228_combout\) # ((\HD~3249_combout\)))) # (!\Add2~10_combout\ & (((\HD~3225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \HD~3228_combout\,
	datac => \HD~3249_combout\,
	datad => \HD~3225_combout\,
	combout => \HD~3250_combout\);

-- Location: IOIBUF_X115_Y41_N1
\data_write[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(1),
	o => \data_write[1]~input_o\);

-- Location: LCCOMB_X68_Y39_N4
\HD~833feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~833feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~833feeder_combout\);

-- Location: FF_X68_Y39_N5
\HD~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~833feeder_combout\,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~833_q\);

-- Location: FF_X67_Y39_N13
\HD~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~321_q\);

-- Location: LCCOMB_X67_Y39_N12
\HD~3251\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3251_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~833_q\)) # (!\Add2~6_combout\ & ((\HD~321_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~833_q\,
	datab => \Add2~8_combout\,
	datac => \HD~321_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3251_combout\);

-- Location: LCCOMB_X68_Y37_N26
\HD~1345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1345feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~1345feeder_combout\);

-- Location: FF_X68_Y37_N27
\HD~1345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1345feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1345_q\);

-- Location: FF_X68_Y39_N7
\HD~1857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1857_q\);

-- Location: LCCOMB_X68_Y39_N6
\HD~3252\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3252_combout\ = (\HD~3251_combout\ & (((\HD~1857_q\) # (!\Add2~8_combout\)))) # (!\HD~3251_combout\ & (\HD~1345_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3251_combout\,
	datab => \HD~1345_q\,
	datac => \HD~1857_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3252_combout\);

-- Location: LCCOMB_X66_Y37_N10
\HD~577feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~577feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~577feeder_combout\);

-- Location: FF_X66_Y37_N11
\HD~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~577feeder_combout\,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~577_q\);

-- Location: FF_X67_Y39_N31
\HD~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~65_q\);

-- Location: LCCOMB_X67_Y39_N30
\HD~3255\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3255_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~577_q\)) # (!\Add2~6_combout\ & ((\HD~65_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~577_q\,
	datac => \HD~65_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3255_combout\);

-- Location: LCCOMB_X70_Y39_N30
\HD~1089feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1089feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~1089feeder_combout\);

-- Location: FF_X70_Y39_N31
\HD~1089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1089feeder_combout\,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1089_q\);

-- Location: FF_X67_Y38_N3
\HD~1601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1601_q\);

-- Location: LCCOMB_X67_Y38_N2
\HD~3256\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3256_combout\ = (\HD~3255_combout\ & (((\HD~1601_q\) # (!\Add2~8_combout\)))) # (!\HD~3255_combout\ & (\HD~1089_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3255_combout\,
	datab => \HD~1089_q\,
	datac => \HD~1601_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3256_combout\);

-- Location: LCCOMB_X70_Y39_N12
\HD~1121feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1121feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~1121feeder_combout\);

-- Location: FF_X70_Y39_N13
\HD~1121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1121feeder_combout\,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1121_q\);

-- Location: FF_X70_Y38_N5
\HD~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~97_q\);

-- Location: LCCOMB_X70_Y38_N4
\HD~3253\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3253_combout\ = (\Add2~8_combout\ & ((\HD~1121_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~97_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1121_q\,
	datab => \Add2~8_combout\,
	datac => \HD~97_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3253_combout\);

-- Location: FF_X67_Y38_N1
\HD~1633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1633_q\);

-- Location: LCCOMB_X66_Y38_N8
\HD~609feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~609feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~609feeder_combout\);

-- Location: FF_X66_Y38_N9
\HD~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~609feeder_combout\,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~609_q\);

-- Location: LCCOMB_X67_Y38_N0
\HD~3254\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3254_combout\ = (\Add2~6_combout\ & ((\HD~3253_combout\ & (\HD~1633_q\)) # (!\HD~3253_combout\ & ((\HD~609_q\))))) # (!\Add2~6_combout\ & (\HD~3253_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3253_combout\,
	datac => \HD~1633_q\,
	datad => \HD~609_q\,
	combout => \HD~3254_combout\);

-- Location: LCCOMB_X68_Y36_N20
\HD~3257\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3257_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~3254_combout\))) # (!\sector[0]~input_o\ & (\HD~3256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~3256_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3254_combout\,
	combout => \HD~3257_combout\);

-- Location: FF_X70_Y38_N23
\HD~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~353_q\);

-- Location: LCCOMB_X74_Y38_N16
\HD~1377feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1377feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~1377feeder_combout\);

-- Location: FF_X74_Y38_N17
\HD~1377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1377feeder_combout\,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1377_q\);

-- Location: LCCOMB_X70_Y38_N22
\HD~3258\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3258_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1377_q\))) # (!\Add2~8_combout\ & (\HD~353_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~353_q\,
	datad => \HD~1377_q\,
	combout => \HD~3258_combout\);

-- Location: FF_X72_Y39_N3
\HD~1889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1889_q\);

-- Location: LCCOMB_X73_Y39_N18
\HD~865feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~865feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~865feeder_combout\);

-- Location: FF_X73_Y39_N19
\HD~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~865feeder_combout\,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~865_q\);

-- Location: LCCOMB_X72_Y39_N2
\HD~3259\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3259_combout\ = (\Add2~6_combout\ & ((\HD~3258_combout\ & (\HD~1889_q\)) # (!\HD~3258_combout\ & ((\HD~865_q\))))) # (!\Add2~6_combout\ & (\HD~3258_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3258_combout\,
	datac => \HD~1889_q\,
	datad => \HD~865_q\,
	combout => \HD~3259_combout\);

-- Location: LCCOMB_X68_Y36_N22
\HD~3260\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3260_combout\ = (\HD~3257_combout\ & (((\HD~3259_combout\) # (!\Add2~4_combout\)))) # (!\HD~3257_combout\ & (\HD~3252_combout\ & (\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3252_combout\,
	datab => \HD~3257_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3259_combout\,
	combout => \HD~3260_combout\);

-- Location: FF_X59_Y42_N13
\HD~1249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1249_q\);

-- Location: FF_X59_Y42_N7
\HD~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~225_q\);

-- Location: LCCOMB_X59_Y42_N6
\HD~3282\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3282_combout\ = (\Add2~8_combout\ & ((\HD~1249_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~225_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1249_q\,
	datab => \Add2~8_combout\,
	datac => \HD~225_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3282_combout\);

-- Location: FF_X66_Y42_N9
\HD~1761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1761_q\);

-- Location: LCCOMB_X65_Y38_N28
\HD~737feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~737feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~737feeder_combout\);

-- Location: FF_X65_Y38_N29
\HD~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~737feeder_combout\,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~737_q\);

-- Location: LCCOMB_X66_Y42_N8
\HD~3283\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3283_combout\ = (\HD~3282_combout\ & (((\HD~1761_q\)) # (!\Add2~6_combout\))) # (!\HD~3282_combout\ & (\Add2~6_combout\ & ((\HD~737_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3282_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1761_q\,
	datad => \HD~737_q\,
	combout => \HD~3283_combout\);

-- Location: FF_X60_Y42_N1
\HD~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~481_q\);

-- Location: FF_X56_Y42_N25
\HD~1505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1505_q\);

-- Location: LCCOMB_X60_Y42_N0
\HD~3289\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3289_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1505_q\))) # (!\Add2~8_combout\ & (\HD~481_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~481_q\,
	datad => \HD~1505_q\,
	combout => \HD~3289_combout\);

-- Location: FF_X63_Y42_N19
\HD~2017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2017_q\);

-- Location: FF_X63_Y42_N25
\HD~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~993_q\);

-- Location: LCCOMB_X63_Y42_N18
\HD~3290\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3290_combout\ = (\HD~3289_combout\ & (((\HD~2017_q\)) # (!\Add2~6_combout\))) # (!\HD~3289_combout\ & (\Add2~6_combout\ & ((\HD~993_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3289_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~2017_q\,
	datad => \HD~993_q\,
	combout => \HD~3290_combout\);

-- Location: FF_X56_Y38_N29
\HD~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~193_q\);

-- Location: FF_X59_Y36_N19
\HD~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~705_q\);

-- Location: LCCOMB_X56_Y38_N28
\HD~3286\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3286_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~705_q\))) # (!\Add2~6_combout\ & (\HD~193_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~193_q\,
	datad => \HD~705_q\,
	combout => \HD~3286_combout\);

-- Location: FF_X56_Y38_N31
\HD~1729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1729_q\);

-- Location: LCCOMB_X55_Y36_N10
\HD~1217feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1217feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~1217feeder_combout\);

-- Location: FF_X55_Y36_N11
\HD~1217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1217feeder_combout\,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1217_q\);

-- Location: LCCOMB_X56_Y38_N30
\HD~3287\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3287_combout\ = (\Add2~8_combout\ & ((\HD~3286_combout\ & (\HD~1729_q\)) # (!\HD~3286_combout\ & ((\HD~1217_q\))))) # (!\Add2~8_combout\ & (\HD~3286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3286_combout\,
	datac => \HD~1729_q\,
	datad => \HD~1217_q\,
	combout => \HD~3287_combout\);

-- Location: FF_X57_Y37_N13
\HD~1473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1473_q\);

-- Location: FF_X57_Y39_N11
\HD~1985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1985_q\);

-- Location: FF_X57_Y37_N7
\HD~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~449_q\);

-- Location: FF_X56_Y37_N19
\HD~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~961_q\);

-- Location: LCCOMB_X57_Y37_N6
\HD~3284\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3284_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~961_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~449_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~449_q\,
	datad => \HD~961_q\,
	combout => \HD~3284_combout\);

-- Location: LCCOMB_X57_Y39_N10
\HD~3285\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3285_combout\ = (\Add2~8_combout\ & ((\HD~3284_combout\ & ((\HD~1985_q\))) # (!\HD~3284_combout\ & (\HD~1473_q\)))) # (!\Add2~8_combout\ & (((\HD~3284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1473_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1985_q\,
	datad => \HD~3284_combout\,
	combout => \HD~3285_combout\);

-- Location: LCCOMB_X57_Y39_N28
\HD~3288\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3288_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3285_combout\))) # (!\Add2~4_combout\ & (\HD~3287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3287_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~3285_combout\,
	combout => \HD~3288_combout\);

-- Location: LCCOMB_X68_Y36_N4
\HD~3291\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3291_combout\ = (\sector[0]~input_o\ & ((\HD~3288_combout\ & ((\HD~3290_combout\))) # (!\HD~3288_combout\ & (\HD~3283_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3283_combout\,
	datab => \HD~3290_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3288_combout\,
	combout => \HD~3291_combout\);

-- Location: FF_X62_Y33_N1
\HD~1313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1313_q\);

-- Location: FF_X63_Y33_N7
\HD~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~289_q\);

-- Location: LCCOMB_X63_Y33_N6
\HD~3278\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3278_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~1313_q\)) # (!\Add2~8_combout\ & ((\HD~289_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1313_q\,
	datab => \Add2~6_combout\,
	datac => \HD~289_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3278_combout\);

-- Location: FF_X63_Y31_N31
\HD~1825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1825_q\);

-- Location: FF_X63_Y31_N29
\HD~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~801_q\);

-- Location: LCCOMB_X63_Y31_N30
\HD~3279\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3279_combout\ = (\HD~3278_combout\ & (((\HD~1825_q\)) # (!\Add2~6_combout\))) # (!\HD~3278_combout\ & (\Add2~6_combout\ & ((\HD~801_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3278_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1825_q\,
	datad => \HD~801_q\,
	combout => \HD~3279_combout\);

-- Location: FF_X63_Y33_N21
\HD~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~257_q\);

-- Location: FF_X65_Y33_N25
\HD~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~769_q\);

-- Location: LCCOMB_X63_Y33_N20
\HD~3271\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3271_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~769_q\))) # (!\Add2~6_combout\ & (\HD~257_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~257_q\,
	datad => \HD~769_q\,
	combout => \HD~3271_combout\);

-- Location: FF_X68_Y36_N15
\HD~1793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1793_q\);

-- Location: LCCOMB_X68_Y36_N28
\HD~1281feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1281feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~1281feeder_combout\);

-- Location: FF_X68_Y36_N29
\HD~1281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1281feeder_combout\,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1281_q\);

-- Location: LCCOMB_X68_Y36_N14
\HD~3272\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3272_combout\ = (\HD~3271_combout\ & (((\HD~1793_q\)) # (!\Add2~8_combout\))) # (!\HD~3271_combout\ & (\Add2~8_combout\ & ((\HD~1281_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3271_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1793_q\,
	datad => \HD~1281_q\,
	combout => \HD~3272_combout\);

-- Location: FF_X61_Y42_N5
\HD~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~33_q\);

-- Location: FF_X61_Y42_N11
\HD~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1057_q\);

-- Location: LCCOMB_X61_Y42_N4
\HD~3273\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3273_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1057_q\))) # (!\Add2~8_combout\ & (\HD~33_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~33_q\,
	datad => \HD~1057_q\,
	combout => \HD~3273_combout\);

-- Location: FF_X69_Y34_N1
\HD~1569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1569_q\);

-- Location: LCCOMB_X57_Y34_N26
\HD~545feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~545feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~545feeder_combout\);

-- Location: FF_X57_Y34_N27
\HD~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~545feeder_combout\,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~545_q\);

-- Location: LCCOMB_X69_Y34_N0
\HD~3274\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3274_combout\ = (\Add2~6_combout\ & ((\HD~3273_combout\ & (\HD~1569_q\)) # (!\HD~3273_combout\ & ((\HD~545_q\))))) # (!\Add2~6_combout\ & (\HD~3273_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3273_combout\,
	datac => \HD~1569_q\,
	datad => \HD~545_q\,
	combout => \HD~3274_combout\);

-- Location: LCCOMB_X53_Y36_N16
\HD~1025feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1025feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~1025feeder_combout\);

-- Location: FF_X53_Y36_N17
\HD~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1025feeder_combout\,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1025_q\);

-- Location: FF_X69_Y36_N11
\HD~1537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1537_q\);

-- Location: FF_X72_Y36_N11
\HD~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1_q\);

-- Location: LCCOMB_X70_Y34_N2
\HD~513feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~513feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~513feeder_combout\);

-- Location: FF_X70_Y34_N3
\HD~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~513feeder_combout\,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~513_q\);

-- Location: LCCOMB_X72_Y36_N10
\HD~3275\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3275_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~513_q\))) # (!\Add2~6_combout\ & (\HD~1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1_q\,
	datad => \HD~513_q\,
	combout => \HD~3275_combout\);

-- Location: LCCOMB_X69_Y36_N10
\HD~3276\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3276_combout\ = (\Add2~8_combout\ & ((\HD~3275_combout\ & ((\HD~1537_q\))) # (!\HD~3275_combout\ & (\HD~1025_q\)))) # (!\Add2~8_combout\ & (((\HD~3275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1025_q\,
	datac => \HD~1537_q\,
	datad => \HD~3275_combout\,
	combout => \HD~3276_combout\);

-- Location: LCCOMB_X69_Y36_N4
\HD~3277\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3277_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~3274_combout\)) # (!\sector[0]~input_o\ & ((\HD~3276_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~3274_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3276_combout\,
	combout => \HD~3277_combout\);

-- Location: LCCOMB_X68_Y36_N8
\HD~3280\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3280_combout\ = (\Add2~4_combout\ & ((\HD~3277_combout\ & (\HD~3279_combout\)) # (!\HD~3277_combout\ & ((\HD~3272_combout\))))) # (!\Add2~4_combout\ & (((\HD~3277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3279_combout\,
	datab => \HD~3272_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3277_combout\,
	combout => \HD~3280_combout\);

-- Location: FF_X61_Y35_N5
\HD~1441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1441_q\);

-- Location: FF_X58_Y36_N17
\HD~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~417_q\);

-- Location: LCCOMB_X58_Y36_N16
\HD~3268\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3268_combout\ = (\Add2~8_combout\ & ((\HD~1441_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~417_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1441_q\,
	datab => \Add2~8_combout\,
	datac => \HD~417_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3268_combout\);

-- Location: LCCOMB_X60_Y33_N18
\HD~929feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~929feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~929feeder_combout\);

-- Location: FF_X60_Y33_N19
\HD~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~929feeder_combout\,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~929_q\);

-- Location: FF_X59_Y33_N25
\HD~1953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1953_q\);

-- Location: LCCOMB_X59_Y33_N24
\HD~3269\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3269_combout\ = (\HD~3268_combout\ & (((\HD~1953_q\) # (!\Add2~6_combout\)))) # (!\HD~3268_combout\ & (\HD~929_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3268_combout\,
	datab => \HD~929_q\,
	datac => \HD~1953_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3269_combout\);

-- Location: FF_X58_Y40_N1
\HD~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~161_q\);

-- Location: LCCOMB_X56_Y35_N4
\HD~1185feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1185feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~1185feeder_combout\);

-- Location: FF_X56_Y35_N5
\HD~1185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1185feeder_combout\,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1185_q\);

-- Location: LCCOMB_X58_Y40_N0
\HD~3261\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3261_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1185_q\))) # (!\Add2~8_combout\ & (\HD~161_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~161_q\,
	datad => \HD~1185_q\,
	combout => \HD~3261_combout\);

-- Location: FF_X63_Y39_N7
\HD~1697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1697_q\);

-- Location: FF_X63_Y39_N13
\HD~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~673_q\);

-- Location: LCCOMB_X63_Y39_N6
\HD~3262\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3262_combout\ = (\HD~3261_combout\ & (((\HD~1697_q\)) # (!\Add2~6_combout\))) # (!\HD~3261_combout\ & (\Add2~6_combout\ & ((\HD~673_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3261_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1697_q\,
	datad => \HD~673_q\,
	combout => \HD~3262_combout\);

-- Location: FF_X59_Y39_N7
\HD~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~385_q\);

-- Location: FF_X59_Y39_N13
\HD~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~897_q\);

-- Location: LCCOMB_X59_Y39_N6
\HD~3263\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3263_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~897_q\))) # (!\Add2~6_combout\ & (\HD~385_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~385_q\,
	datad => \HD~897_q\,
	combout => \HD~3263_combout\);

-- Location: FF_X57_Y39_N9
\HD~1921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1921_q\);

-- Location: FF_X55_Y35_N25
\HD~1409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1409_q\);

-- Location: LCCOMB_X57_Y39_N8
\HD~3264\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3264_combout\ = (\HD~3263_combout\ & (((\HD~1921_q\)) # (!\Add2~8_combout\))) # (!\HD~3263_combout\ & (\Add2~8_combout\ & ((\HD~1409_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3263_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1921_q\,
	datad => \HD~1409_q\,
	combout => \HD~3264_combout\);

-- Location: LCCOMB_X56_Y35_N30
\HD~1153feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1153feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~1153feeder_combout\);

-- Location: FF_X56_Y35_N31
\HD~1153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1153feeder_combout\,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1153_q\);

-- Location: FF_X60_Y34_N1
\HD~1665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1665_q\);

-- Location: FF_X59_Y34_N11
\HD~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~129_q\);

-- Location: LCCOMB_X59_Y34_N24
\HD~641feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~641feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~641feeder_combout\);

-- Location: FF_X59_Y34_N25
\HD~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~641feeder_combout\,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~641_q\);

-- Location: LCCOMB_X59_Y34_N10
\HD~3265\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3265_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~641_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~129_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~129_q\,
	datad => \HD~641_q\,
	combout => \HD~3265_combout\);

-- Location: LCCOMB_X60_Y34_N0
\HD~3266\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3266_combout\ = (\Add2~8_combout\ & ((\HD~3265_combout\ & ((\HD~1665_q\))) # (!\HD~3265_combout\ & (\HD~1153_q\)))) # (!\Add2~8_combout\ & (((\HD~3265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1153_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1665_q\,
	datad => \HD~3265_combout\,
	combout => \HD~3266_combout\);

-- Location: LCCOMB_X68_Y36_N0
\HD~3267\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3267_combout\ = (\Add2~4_combout\ & ((\HD~3264_combout\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((!\sector[0]~input_o\ & \HD~3266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3264_combout\,
	datab => \Add2~4_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3266_combout\,
	combout => \HD~3267_combout\);

-- Location: LCCOMB_X68_Y36_N2
\HD~3270\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3270_combout\ = (\sector[0]~input_o\ & ((\HD~3267_combout\ & (\HD~3269_combout\)) # (!\HD~3267_combout\ & ((\HD~3262_combout\))))) # (!\sector[0]~input_o\ & (((\HD~3267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3269_combout\,
	datab => \HD~3262_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3267_combout\,
	combout => \HD~3270_combout\);

-- Location: LCCOMB_X68_Y36_N18
\HD~3281\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3281_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~3270_combout\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~3280_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3280_combout\,
	datad => \HD~3270_combout\,
	combout => \HD~3281_combout\);

-- Location: LCCOMB_X68_Y36_N30
\HD~3292\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3292_combout\ = (\Add2~0_combout\ & ((\HD~3281_combout\ & ((\HD~3291_combout\))) # (!\HD~3281_combout\ & (\HD~3260_combout\)))) # (!\Add2~0_combout\ & (((\HD~3281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3260_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3291_combout\,
	datad => \HD~3281_combout\,
	combout => \HD~3292_combout\);

-- Location: FF_X61_Y31_N9
\HD~3105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3105_q\);

-- Location: FF_X61_Y31_N3
\HD~3073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3073_q\);

-- Location: LCCOMB_X61_Y31_N2
\HD~3293\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3293_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & (\HD~3105_q\)) # (!\sector[0]~input_o\ & ((\HD~3073_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3105_q\,
	datac => \HD~3073_q\,
	datad => \HD~3227_combout\,
	combout => \HD~3293_combout\);

-- Location: FF_X59_Y48_N13
\HD~2401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2401_q\);

-- Location: FF_X58_Y48_N31
\HD~2529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2529_q\);

-- Location: FF_X59_Y48_N7
\HD~2337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2337_q\);

-- Location: LCCOMB_X58_Y48_N20
\HD~2465feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2465feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~2465feeder_combout\);

-- Location: FF_X58_Y48_N21
\HD~2465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2465feeder_combout\,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2465_q\);

-- Location: LCCOMB_X59_Y48_N6
\HD~3311\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3311_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2465_q\))) # (!\Add2~2_combout\ & (\HD~2337_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2337_q\,
	datad => \HD~2465_q\,
	combout => \HD~3311_combout\);

-- Location: LCCOMB_X58_Y48_N30
\HD~3312\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3312_combout\ = (\Add2~0_combout\ & ((\HD~3311_combout\ & ((\HD~2529_q\))) # (!\HD~3311_combout\ & (\HD~2401_q\)))) # (!\Add2~0_combout\ & (((\HD~3311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2401_q\,
	datac => \HD~2529_q\,
	datad => \HD~3311_combout\,
	combout => \HD~3312_combout\);

-- Location: LCCOMB_X57_Y44_N28
\HD~2433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2433feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~2433feeder_combout\);

-- Location: FF_X57_Y44_N29
\HD~2433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2433feeder_combout\,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2433_q\);

-- Location: FF_X58_Y44_N1
\HD~2497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2497_q\);

-- Location: FF_X57_Y44_N23
\HD~2305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2305_q\);

-- Location: FF_X58_Y44_N7
\HD~2369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2369_q\);

-- Location: LCCOMB_X57_Y44_N22
\HD~3304\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3304_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2369_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2305_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2305_q\,
	datad => \HD~2369_q\,
	combout => \HD~3304_combout\);

-- Location: LCCOMB_X58_Y44_N0
\HD~3305\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3305_combout\ = (\Add2~2_combout\ & ((\HD~3304_combout\ & ((\HD~2497_q\))) # (!\HD~3304_combout\ & (\HD~2433_q\)))) # (!\Add2~2_combout\ & (((\HD~3304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2433_q\,
	datac => \HD~2497_q\,
	datad => \HD~3304_combout\,
	combout => \HD~3305_combout\);

-- Location: FF_X60_Y49_N13
\HD~2145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2145_q\);

-- Location: FF_X59_Y49_N3
\HD~2273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2273_q\);

-- Location: FF_X59_Y49_N1
\HD~2209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2209_q\);

-- Location: FF_X60_Y49_N23
\HD~2081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2081_q\);

-- Location: LCCOMB_X60_Y49_N22
\HD~3306\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3306_combout\ = (\Add2~2_combout\ & ((\HD~2209_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~2081_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2209_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2081_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3306_combout\);

-- Location: LCCOMB_X59_Y49_N2
\HD~3307\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3307_combout\ = (\Add2~0_combout\ & ((\HD~3306_combout\ & ((\HD~2273_q\))) # (!\HD~3306_combout\ & (\HD~2145_q\)))) # (!\Add2~0_combout\ & (((\HD~3306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2145_q\,
	datac => \HD~2273_q\,
	datad => \HD~3306_combout\,
	combout => \HD~3307_combout\);

-- Location: FF_X62_Y48_N5
\HD~2113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2113_q\);

-- Location: FF_X62_Y48_N31
\HD~2049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2049_q\);

-- Location: LCCOMB_X62_Y48_N30
\HD~3308\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3308_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2113_q\)) # (!\Add2~0_combout\ & ((\HD~2049_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2113_q\,
	datac => \HD~2049_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3308_combout\);

-- Location: FF_X61_Y48_N29
\HD~2177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2177_q\);

-- Location: FF_X61_Y48_N23
\HD~2241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2241_q\);

-- Location: LCCOMB_X61_Y48_N22
\HD~3309\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3309_combout\ = (\HD~3308_combout\ & (((\HD~2241_q\) # (!\Add2~2_combout\)))) # (!\HD~3308_combout\ & (\HD~2177_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3308_combout\,
	datab => \HD~2177_q\,
	datac => \HD~2241_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3309_combout\);

-- Location: LCCOMB_X58_Y48_N10
\HD~3310\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3310_combout\ = (\sector[0]~input_o\ & ((\HD~3307_combout\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((!\Add2~4_combout\ & \HD~3309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3307_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3309_combout\,
	combout => \HD~3310_combout\);

-- Location: LCCOMB_X58_Y48_N16
\HD~3313\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3313_combout\ = (\Add2~4_combout\ & ((\HD~3310_combout\ & (\HD~3312_combout\)) # (!\HD~3310_combout\ & ((\HD~3305_combout\))))) # (!\Add2~4_combout\ & (((\HD~3310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3312_combout\,
	datab => \HD~3305_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3310_combout\,
	combout => \HD~3313_combout\);

-- Location: FF_X72_Y47_N7
\HD~2593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2593_q\);

-- Location: FF_X72_Y47_N13
\HD~2721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2721_q\);

-- Location: LCCOMB_X72_Y47_N6
\HD~3294\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3294_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2721_q\))) # (!\Add2~2_combout\ & (\HD~2593_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2593_q\,
	datad => \HD~2721_q\,
	combout => \HD~3294_combout\);

-- Location: FF_X70_Y45_N7
\HD~2785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2785_q\);

-- Location: LCCOMB_X70_Y44_N0
\HD~2657feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2657feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~2657feeder_combout\);

-- Location: FF_X70_Y44_N1
\HD~2657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2657feeder_combout\,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2657_q\);

-- Location: LCCOMB_X70_Y45_N6
\HD~3295\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3295_combout\ = (\HD~3294_combout\ & (((\HD~2785_q\)) # (!\Add2~0_combout\))) # (!\HD~3294_combout\ & (\Add2~0_combout\ & ((\HD~2657_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3294_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2785_q\,
	datad => \HD~2657_q\,
	combout => \HD~3295_combout\);

-- Location: FF_X67_Y45_N3
\HD~2977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2977_q\);

-- Location: FF_X68_Y45_N7
\HD~2849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2849_q\);

-- Location: LCCOMB_X68_Y45_N6
\HD~3301\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3301_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2977_q\)) # (!\Add2~2_combout\ & ((\HD~2849_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2977_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2849_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3301_combout\);

-- Location: FF_X70_Y45_N9
\HD~3041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3041_q\);

-- Location: LCCOMB_X70_Y44_N18
\HD~2913feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2913feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~2913feeder_combout\);

-- Location: FF_X70_Y44_N19
\HD~2913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2913feeder_combout\,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2913_q\);

-- Location: LCCOMB_X70_Y45_N8
\HD~3302\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3302_combout\ = (\HD~3301_combout\ & (((\HD~3041_q\)) # (!\Add2~0_combout\))) # (!\HD~3301_combout\ & (\Add2~0_combout\ & ((\HD~2913_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3301_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3041_q\,
	datad => \HD~2913_q\,
	combout => \HD~3302_combout\);

-- Location: FF_X73_Y43_N3
\HD~2561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2561_q\);

-- Location: LCCOMB_X72_Y43_N2
\HD~2625feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2625feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~2625feeder_combout\);

-- Location: FF_X72_Y43_N3
\HD~2625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2625feeder_combout\,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2625_q\);

-- Location: LCCOMB_X73_Y43_N2
\HD~3298\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3298_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2625_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2561_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2561_q\,
	datad => \HD~2625_q\,
	combout => \HD~3298_combout\);

-- Location: FF_X73_Y45_N1
\HD~2753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2753_q\);

-- Location: FF_X74_Y47_N19
\HD~2689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2689_q\);

-- Location: LCCOMB_X73_Y45_N0
\HD~3299\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3299_combout\ = (\HD~3298_combout\ & (((\HD~2753_q\)) # (!\Add2~2_combout\))) # (!\HD~3298_combout\ & (\Add2~2_combout\ & ((\HD~2689_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3298_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2753_q\,
	datad => \HD~2689_q\,
	combout => \HD~3299_combout\);

-- Location: LCCOMB_X67_Y44_N4
\HD~2881feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2881feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD~2881feeder_combout\);

-- Location: FF_X67_Y44_N5
\HD~2881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2881feeder_combout\,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2881_q\);

-- Location: FF_X68_Y45_N29
\HD~2817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2817_q\);

-- Location: LCCOMB_X68_Y45_N28
\HD~3296\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3296_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2881_q\)) # (!\Add2~0_combout\ & ((\HD~2817_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2881_q\,
	datac => \HD~2817_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3296_combout\);

-- Location: FF_X69_Y43_N7
\HD~3009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3009_q\);

-- Location: FF_X69_Y43_N13
\HD~2945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2945_q\);

-- Location: LCCOMB_X69_Y43_N6
\HD~3297\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3297_combout\ = (\Add2~2_combout\ & ((\HD~3296_combout\ & (\HD~3009_q\)) # (!\HD~3296_combout\ & ((\HD~2945_q\))))) # (!\Add2~2_combout\ & (\HD~3296_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3296_combout\,
	datac => \HD~3009_q\,
	datad => \HD~2945_q\,
	combout => \HD~3297_combout\);

-- Location: LCCOMB_X69_Y46_N8
\HD~3300\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3300_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3297_combout\))) # (!\Add2~4_combout\ & (\HD~3299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3299_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3297_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~3300_combout\);

-- Location: LCCOMB_X70_Y45_N26
\HD~3303\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3303_combout\ = (\sector[0]~input_o\ & ((\HD~3300_combout\ & ((\HD~3302_combout\))) # (!\HD~3300_combout\ & (\HD~3295_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3295_combout\,
	datab => \HD~3302_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3300_combout\,
	combout => \HD~3303_combout\);

-- Location: LCCOMB_X68_Y36_N16
\HD~3314\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3314_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~3303_combout\))) # (!\Add2~6_combout\ & (\HD~3313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3313_combout\,
	datac => \HD~3303_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~3314_combout\);

-- Location: LCCOMB_X68_Y36_N26
\HD~3315\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3315_combout\ = (\Add2~10_combout\ & (((\HD~3293_combout\) # (\HD~3314_combout\)))) # (!\Add2~10_combout\ & (\HD~3292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3292_combout\,
	datab => \HD~3293_combout\,
	datac => \Add2~10_combout\,
	datad => \HD~3314_combout\,
	combout => \HD~3315_combout\);

-- Location: IOIBUF_X49_Y0_N8
\data_write[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(2),
	o => \data_write[2]~input_o\);

-- Location: FF_X73_Y43_N5
\HD~2562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2562_q\);

-- Location: LCCOMB_X72_Y43_N20
\HD~2626feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2626feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~2626feeder_combout\);

-- Location: FF_X72_Y43_N21
\HD~2626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2626feeder_combout\,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2626_q\);

-- Location: LCCOMB_X73_Y43_N4
\HD~3363\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3363_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2626_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2562_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2562_q\,
	datad => \HD~2626_q\,
	combout => \HD~3363_combout\);

-- Location: FF_X73_Y47_N11
\HD~2754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2754_q\);

-- Location: FF_X74_Y47_N5
\HD~2690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2690_q\);

-- Location: LCCOMB_X73_Y47_N10
\HD~3364\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3364_combout\ = (\HD~3363_combout\ & (((\HD~2754_q\)) # (!\Add2~2_combout\))) # (!\HD~3363_combout\ & (\Add2~2_combout\ & ((\HD~2690_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3363_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2754_q\,
	datad => \HD~2690_q\,
	combout => \HD~3364_combout\);

-- Location: FF_X67_Y44_N23
\HD~2882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2882_q\);

-- Location: FF_X68_Y45_N1
\HD~2818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2818_q\);

-- Location: LCCOMB_X68_Y45_N0
\HD~3361\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3361_combout\ = (\Add2~0_combout\ & ((\HD~2882_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2818_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2882_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2818_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3361_combout\);

-- Location: FF_X68_Y47_N19
\HD~3010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3010_q\);

-- Location: FF_X68_Y47_N25
\HD~2946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2946_q\);

-- Location: LCCOMB_X68_Y47_N18
\HD~3362\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3362_combout\ = (\HD~3361_combout\ & (((\HD~3010_q\)) # (!\Add2~2_combout\))) # (!\HD~3361_combout\ & (\Add2~2_combout\ & ((\HD~2946_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3361_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~3010_q\,
	datad => \HD~2946_q\,
	combout => \HD~3362_combout\);

-- Location: LCCOMB_X69_Y47_N18
\HD~3365\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3365_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3362_combout\))) # (!\Add2~4_combout\ & (\HD~3364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~3364_combout\,
	datad => \HD~3362_combout\,
	combout => \HD~3365_combout\);

-- Location: FF_X72_Y47_N9
\HD~2722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2722_q\);

-- Location: FF_X72_Y47_N11
\HD~2594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2594_q\);

-- Location: LCCOMB_X72_Y47_N10
\HD~3359\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3359_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2722_q\)) # (!\Add2~2_combout\ & ((\HD~2594_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2722_q\,
	datac => \HD~2594_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3359_combout\);

-- Location: FF_X69_Y47_N17
\HD~2786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2786_q\);

-- Location: FF_X69_Y45_N3
\HD~2658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2658_q\);

-- Location: LCCOMB_X69_Y47_N16
\HD~3360\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3360_combout\ = (\HD~3359_combout\ & (((\HD~2786_q\)) # (!\Add2~0_combout\))) # (!\HD~3359_combout\ & (\Add2~0_combout\ & ((\HD~2658_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3359_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2786_q\,
	datad => \HD~2658_q\,
	combout => \HD~3360_combout\);

-- Location: LCCOMB_X67_Y45_N12
\HD~2978feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2978feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~2978feeder_combout\);

-- Location: FF_X67_Y45_N13
\HD~2978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2978feeder_combout\,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2978_q\);

-- Location: FF_X68_Y45_N3
\HD~2850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2850_q\);

-- Location: LCCOMB_X68_Y45_N2
\HD~3366\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3366_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2978_q\)) # (!\Add2~2_combout\ & ((\HD~2850_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2978_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2850_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3366_combout\);

-- Location: FF_X69_Y47_N13
\HD~3042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3042_q\);

-- Location: LCCOMB_X70_Y44_N4
\HD~2914feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2914feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~2914feeder_combout\);

-- Location: FF_X70_Y44_N5
\HD~2914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2914feeder_combout\,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2914_q\);

-- Location: LCCOMB_X69_Y47_N12
\HD~3367\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3367_combout\ = (\HD~3366_combout\ & (((\HD~3042_q\)) # (!\Add2~0_combout\))) # (!\HD~3366_combout\ & (\Add2~0_combout\ & ((\HD~2914_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3366_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3042_q\,
	datad => \HD~2914_q\,
	combout => \HD~3367_combout\);

-- Location: LCCOMB_X69_Y47_N22
\HD~3368\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3368_combout\ = (\sector[0]~input_o\ & ((\HD~3365_combout\ & ((\HD~3367_combout\))) # (!\HD~3365_combout\ & (\HD~3360_combout\)))) # (!\sector[0]~input_o\ & (\HD~3365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3365_combout\,
	datac => \HD~3360_combout\,
	datad => \HD~3367_combout\,
	combout => \HD~3368_combout\);

-- Location: FF_X61_Y48_N17
\HD~2178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2178_q\);

-- Location: FF_X61_Y48_N27
\HD~2242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2242_q\);

-- Location: LCCOMB_X62_Y48_N8
\HD~2114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2114feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~2114feeder_combout\);

-- Location: FF_X62_Y48_N9
\HD~2114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2114feeder_combout\,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2114_q\);

-- Location: FF_X62_Y48_N19
\HD~2050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2050_q\);

-- Location: LCCOMB_X62_Y48_N18
\HD~3373\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3373_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2114_q\)) # (!\Add2~0_combout\ & ((\HD~2050_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2114_q\,
	datac => \HD~2050_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3373_combout\);

-- Location: LCCOMB_X61_Y48_N26
\HD~3374\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3374_combout\ = (\Add2~2_combout\ & ((\HD~3373_combout\ & ((\HD~2242_q\))) # (!\HD~3373_combout\ & (\HD~2178_q\)))) # (!\Add2~2_combout\ & (((\HD~3373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2178_q\,
	datac => \HD~2242_q\,
	datad => \HD~3373_combout\,
	combout => \HD~3374_combout\);

-- Location: LCCOMB_X60_Y49_N8
\HD~2146feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2146feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~2146feeder_combout\);

-- Location: FF_X60_Y49_N9
\HD~2146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2146feeder_combout\,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2146_q\);

-- Location: FF_X59_Y49_N31
\HD~2274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2274_q\);

-- Location: FF_X60_Y49_N3
\HD~2082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2082_q\);

-- Location: FF_X59_Y49_N13
\HD~2210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2210_q\);

-- Location: LCCOMB_X60_Y49_N2
\HD~3371\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3371_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2210_q\))) # (!\Add2~2_combout\ & (\HD~2082_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2082_q\,
	datad => \HD~2210_q\,
	combout => \HD~3371_combout\);

-- Location: LCCOMB_X59_Y49_N30
\HD~3372\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3372_combout\ = (\Add2~0_combout\ & ((\HD~3371_combout\ & ((\HD~2274_q\))) # (!\HD~3371_combout\ & (\HD~2146_q\)))) # (!\Add2~0_combout\ & (((\HD~3371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2146_q\,
	datac => \HD~2274_q\,
	datad => \HD~3371_combout\,
	combout => \HD~3372_combout\);

-- Location: LCCOMB_X58_Y48_N2
\HD~3375\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3375_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\) # (\HD~3372_combout\)))) # (!\sector[0]~input_o\ & (\HD~3374_combout\ & (!\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3374_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3372_combout\,
	combout => \HD~3375_combout\);

-- Location: FF_X58_Y48_N5
\HD~2466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2466_q\);

-- Location: FF_X59_Y48_N11
\HD~2338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2338_q\);

-- Location: LCCOMB_X59_Y48_N10
\HD~3376\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3376_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2466_q\)) # (!\Add2~2_combout\ & ((\HD~2338_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2466_q\,
	datac => \HD~2338_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3376_combout\);

-- Location: FF_X58_Y48_N23
\HD~2530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2530_q\);

-- Location: LCCOMB_X59_Y48_N24
\HD~2402feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2402feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~2402feeder_combout\);

-- Location: FF_X59_Y48_N25
\HD~2402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2402feeder_combout\,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2402_q\);

-- Location: LCCOMB_X58_Y48_N22
\HD~3377\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3377_combout\ = (\Add2~0_combout\ & ((\HD~3376_combout\ & (\HD~2530_q\)) # (!\HD~3376_combout\ & ((\HD~2402_q\))))) # (!\Add2~0_combout\ & (\HD~3376_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~3376_combout\,
	datac => \HD~2530_q\,
	datad => \HD~2402_q\,
	combout => \HD~3377_combout\);

-- Location: FF_X58_Y44_N19
\HD~2370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2370_q\);

-- Location: FF_X57_Y44_N27
\HD~2306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2306_q\);

-- Location: LCCOMB_X57_Y44_N26
\HD~3369\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3369_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2370_q\)) # (!\Add2~0_combout\ & ((\HD~2306_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2370_q\,
	datac => \HD~2306_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3369_combout\);

-- Location: FF_X57_Y44_N17
\HD~2434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2434_q\);

-- Location: FF_X58_Y44_N5
\HD~2498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2498_q\);

-- Location: LCCOMB_X58_Y44_N4
\HD~3370\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3370_combout\ = (\HD~3369_combout\ & (((\HD~2498_q\) # (!\Add2~2_combout\)))) # (!\HD~3369_combout\ & (\HD~2434_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3369_combout\,
	datab => \HD~2434_q\,
	datac => \HD~2498_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3370_combout\);

-- Location: LCCOMB_X58_Y48_N0
\HD~3378\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3378_combout\ = (\Add2~4_combout\ & ((\HD~3375_combout\ & (\HD~3377_combout\)) # (!\HD~3375_combout\ & ((\HD~3370_combout\))))) # (!\Add2~4_combout\ & (\HD~3375_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~3375_combout\,
	datac => \HD~3377_combout\,
	datad => \HD~3370_combout\,
	combout => \HD~3378_combout\);

-- Location: LCCOMB_X58_Y48_N26
\HD~3379\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3379_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~3368_combout\)) # (!\Add2~6_combout\ & ((\HD~3378_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3368_combout\,
	datab => \Add2~8_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~3378_combout\,
	combout => \HD~3379_combout\);

-- Location: FF_X61_Y31_N13
\HD~3106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3106_q\);

-- Location: FF_X61_Y31_N7
\HD~3074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3074_q\);

-- Location: LCCOMB_X61_Y31_N6
\HD~3358\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3358_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & (\HD~3106_q\)) # (!\sector[0]~input_o\ & ((\HD~3074_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3106_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~3074_q\,
	datad => \HD~3227_combout\,
	combout => \HD~3358_combout\);

-- Location: LCCOMB_X70_Y39_N16
\HD~1122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1122feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~1122feeder_combout\);

-- Location: FF_X70_Y39_N17
\HD~1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1122feeder_combout\,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1122_q\);

-- Location: FF_X70_Y38_N9
\HD~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~98_q\);

-- Location: LCCOMB_X70_Y38_N8
\HD~3316\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3316_combout\ = (\Add2~8_combout\ & ((\HD~1122_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~98_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1122_q\,
	datab => \Add2~8_combout\,
	datac => \HD~98_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3316_combout\);

-- Location: FF_X67_Y38_N5
\HD~1634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1634_q\);

-- Location: FF_X65_Y38_N15
\HD~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~610_q\);

-- Location: LCCOMB_X67_Y38_N4
\HD~3317\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3317_combout\ = (\Add2~6_combout\ & ((\HD~3316_combout\ & (\HD~1634_q\)) # (!\HD~3316_combout\ & ((\HD~610_q\))))) # (!\Add2~6_combout\ & (\HD~3316_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3316_combout\,
	datac => \HD~1634_q\,
	datad => \HD~610_q\,
	combout => \HD~3317_combout\);

-- Location: LCCOMB_X57_Y38_N24
\HD~738feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~738feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~738feeder_combout\);

-- Location: FF_X57_Y38_N25
\HD~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~738feeder_combout\,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~738_q\);

-- Location: FF_X63_Y38_N19
\HD~1762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1762_q\);

-- Location: FF_X59_Y42_N9
\HD~1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1250_q\);

-- Location: FF_X59_Y42_N3
\HD~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~226_q\);

-- Location: LCCOMB_X59_Y42_N2
\HD~3323\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3323_combout\ = (\Add2~8_combout\ & ((\HD~1250_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~226_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1250_q\,
	datac => \HD~226_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3323_combout\);

-- Location: LCCOMB_X63_Y38_N18
\HD~3324\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3324_combout\ = (\Add2~6_combout\ & ((\HD~3323_combout\ & ((\HD~1762_q\))) # (!\HD~3323_combout\ & (\HD~738_q\)))) # (!\Add2~6_combout\ & (((\HD~3323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~738_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1762_q\,
	datad => \HD~3323_combout\,
	combout => \HD~3324_combout\);

-- Location: FF_X72_Y34_N27
\HD~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~34_q\);

-- Location: FF_X73_Y34_N17
\HD~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~546_q\);

-- Location: LCCOMB_X72_Y34_N26
\HD~3320\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3320_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~546_q\))) # (!\Add2~6_combout\ & (\HD~34_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~34_q\,
	datad => \HD~546_q\,
	combout => \HD~3320_combout\);

-- Location: FF_X69_Y34_N27
\HD~1570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1570_q\);

-- Location: FF_X72_Y34_N9
\HD~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1058_q\);

-- Location: LCCOMB_X69_Y34_N26
\HD~3321\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3321_combout\ = (\Add2~8_combout\ & ((\HD~3320_combout\ & (\HD~1570_q\)) # (!\HD~3320_combout\ & ((\HD~1058_q\))))) # (!\Add2~8_combout\ & (\HD~3320_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3320_combout\,
	datac => \HD~1570_q\,
	datad => \HD~1058_q\,
	combout => \HD~3321_combout\);

-- Location: FF_X56_Y35_N9
\HD~1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1186_q\);

-- Location: FF_X63_Y39_N3
\HD~1698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1698_q\);

-- Location: FF_X63_Y39_N9
\HD~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~674_q\);

-- Location: FF_X62_Y39_N3
\HD~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~162_q\);

-- Location: LCCOMB_X62_Y39_N2
\HD~3318\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3318_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~674_q\)) # (!\Add2~6_combout\ & ((\HD~162_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~674_q\,
	datac => \HD~162_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3318_combout\);

-- Location: LCCOMB_X63_Y39_N2
\HD~3319\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3319_combout\ = (\Add2~8_combout\ & ((\HD~3318_combout\ & ((\HD~1698_q\))) # (!\HD~3318_combout\ & (\HD~1186_q\)))) # (!\Add2~8_combout\ & (((\HD~3318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1186_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1698_q\,
	datad => \HD~3318_combout\,
	combout => \HD~3319_combout\);

-- Location: LCCOMB_X63_Y39_N28
\HD~3322\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3322_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~3319_combout\))) # (!\Add2~2_combout\ & (\HD~3321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3321_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~3319_combout\,
	combout => \HD~3322_combout\);

-- Location: LCCOMB_X59_Y38_N16
\HD~3325\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3325_combout\ = (\HD~3322_combout\ & (((\HD~3324_combout\) # (!\Add2~0_combout\)))) # (!\HD~3322_combout\ & (\HD~3317_combout\ & ((\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3317_combout\,
	datab => \HD~3324_combout\,
	datac => \HD~3322_combout\,
	datad => \Add2~0_combout\,
	combout => \HD~3325_combout\);

-- Location: FF_X66_Y36_N17
\HD~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1026_q\);

-- Location: FF_X70_Y36_N9
\HD~1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1538_q\);

-- Location: FF_X72_Y36_N13
\HD~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2_q\);

-- Location: FF_X70_Y34_N13
\HD~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~514_q\);

-- Location: LCCOMB_X72_Y36_N12
\HD~3340\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3340_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~514_q\))) # (!\Add2~6_combout\ & (\HD~2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~2_q\,
	datad => \HD~514_q\,
	combout => \HD~3340_combout\);

-- Location: LCCOMB_X70_Y36_N8
\HD~3341\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3341_combout\ = (\Add2~8_combout\ & ((\HD~3340_combout\ & ((\HD~1538_q\))) # (!\HD~3340_combout\ & (\HD~1026_q\)))) # (!\Add2~8_combout\ & (((\HD~3340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1026_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1538_q\,
	datad => \HD~3340_combout\,
	combout => \HD~3341_combout\);

-- Location: FF_X67_Y39_N19
\HD~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~66_q\);

-- Location: LCCOMB_X70_Y39_N26
\HD~1090feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1090feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~1090feeder_combout\);

-- Location: FF_X70_Y39_N27
\HD~1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1090feeder_combout\,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1090_q\);

-- Location: LCCOMB_X67_Y39_N18
\HD~3338\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3338_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1090_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~66_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~66_q\,
	datad => \HD~1090_q\,
	combout => \HD~3338_combout\);

-- Location: FF_X67_Y38_N15
\HD~1602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1602_q\);

-- Location: FF_X66_Y37_N13
\HD~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~578_q\);

-- Location: LCCOMB_X67_Y38_N14
\HD~3339\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3339_combout\ = (\Add2~6_combout\ & ((\HD~3338_combout\ & (\HD~1602_q\)) # (!\HD~3338_combout\ & ((\HD~578_q\))))) # (!\Add2~6_combout\ & (\HD~3338_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3338_combout\,
	datac => \HD~1602_q\,
	datad => \HD~578_q\,
	combout => \HD~3339_combout\);

-- Location: LCCOMB_X59_Y38_N12
\HD~3342\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3342_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\) # (\HD~3339_combout\)))) # (!\Add2~0_combout\ & (\HD~3341_combout\ & (!\Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3341_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~3339_combout\,
	combout => \HD~3342_combout\);

-- Location: LCCOMB_X59_Y36_N28
\HD~706feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~706feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~706feeder_combout\);

-- Location: FF_X59_Y36_N29
\HD~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~706feeder_combout\,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~706_q\);

-- Location: FF_X56_Y38_N27
\HD~1730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1730_q\);

-- Location: FF_X56_Y38_N25
\HD~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~194_q\);

-- Location: FF_X54_Y36_N9
\HD~1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1218_q\);

-- Location: LCCOMB_X56_Y38_N24
\HD~3343\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3343_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1218_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~194_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~194_q\,
	datad => \HD~1218_q\,
	combout => \HD~3343_combout\);

-- Location: LCCOMB_X56_Y38_N26
\HD~3344\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3344_combout\ = (\Add2~6_combout\ & ((\HD~3343_combout\ & ((\HD~1730_q\))) # (!\HD~3343_combout\ & (\HD~706_q\)))) # (!\Add2~6_combout\ & (((\HD~3343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~706_q\,
	datac => \HD~1730_q\,
	datad => \HD~3343_combout\,
	combout => \HD~3344_combout\);

-- Location: FF_X61_Y39_N27
\HD~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~130_q\);

-- Location: LCCOMB_X62_Y36_N10
\HD~642feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~642feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~642feeder_combout\);

-- Location: FF_X62_Y36_N11
\HD~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~642feeder_combout\,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~642_q\);

-- Location: LCCOMB_X61_Y39_N26
\HD~3336\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3336_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~642_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~130_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~130_q\,
	datad => \HD~642_q\,
	combout => \HD~3336_combout\);

-- Location: FF_X63_Y34_N19
\HD~1666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1666_q\);

-- Location: FF_X56_Y35_N19
\HD~1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1154_q\);

-- Location: LCCOMB_X63_Y34_N18
\HD~3337\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3337_combout\ = (\Add2~8_combout\ & ((\HD~3336_combout\ & (\HD~1666_q\)) # (!\HD~3336_combout\ & ((\HD~1154_q\))))) # (!\Add2~8_combout\ & (\HD~3336_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3336_combout\,
	datac => \HD~1666_q\,
	datad => \HD~1154_q\,
	combout => \HD~3337_combout\);

-- Location: LCCOMB_X59_Y38_N14
\HD~3345\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3345_combout\ = (\HD~3342_combout\ & (((\HD~3344_combout\)) # (!\Add2~2_combout\))) # (!\HD~3342_combout\ & (\Add2~2_combout\ & ((\HD~3337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3342_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~3344_combout\,
	datad => \HD~3337_combout\,
	combout => \HD~3345_combout\);

-- Location: FF_X59_Y39_N3
\HD~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~386_q\);

-- Location: FF_X59_Y39_N1
\HD~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~898_q\);

-- Location: LCCOMB_X59_Y39_N2
\HD~3326\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3326_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~898_q\))) # (!\Add2~6_combout\ & (\HD~386_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~386_q\,
	datad => \HD~898_q\,
	combout => \HD~3326_combout\);

-- Location: FF_X60_Y39_N25
\HD~1922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1922_q\);

-- Location: FF_X55_Y38_N1
\HD~1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1410_q\);

-- Location: LCCOMB_X60_Y39_N24
\HD~3327\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3327_combout\ = (\HD~3326_combout\ & (((\HD~1922_q\)) # (!\Add2~8_combout\))) # (!\HD~3326_combout\ & (\Add2~8_combout\ & ((\HD~1410_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3326_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1922_q\,
	datad => \HD~1410_q\,
	combout => \HD~3327_combout\);

-- Location: LCCOMB_X56_Y37_N12
\HD~962feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~962feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~962feeder_combout\);

-- Location: FF_X56_Y37_N13
\HD~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~962feeder_combout\,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~962_q\);

-- Location: FF_X57_Y37_N19
\HD~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~450_q\);

-- Location: FF_X57_Y37_N9
\HD~1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1474_q\);

-- Location: LCCOMB_X57_Y37_N18
\HD~3333\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3333_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1474_q\))) # (!\Add2~8_combout\ & (\HD~450_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~450_q\,
	datad => \HD~1474_q\,
	combout => \HD~3333_combout\);

-- Location: FF_X58_Y37_N11
\HD~1986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1986_q\);

-- Location: LCCOMB_X58_Y37_N10
\HD~3334\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3334_combout\ = (\HD~3333_combout\ & (((\HD~1986_q\) # (!\Add2~6_combout\)))) # (!\HD~3333_combout\ & (\HD~962_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~962_q\,
	datab => \HD~3333_combout\,
	datac => \HD~1986_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3334_combout\);

-- Location: LCCOMB_X68_Y39_N8
\HD~834feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~834feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~834feeder_combout\);

-- Location: FF_X68_Y39_N9
\HD~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~834feeder_combout\,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~834_q\);

-- Location: FF_X65_Y36_N9
\HD~1858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1858_q\);

-- Location: LCCOMB_X67_Y35_N2
\HD~1346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1346feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~1346feeder_combout\);

-- Location: FF_X67_Y35_N3
\HD~1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1346feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1346_q\);

-- Location: FF_X67_Y39_N17
\HD~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~322_q\);

-- Location: LCCOMB_X67_Y39_N16
\HD~3328\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3328_combout\ = (\Add2~8_combout\ & ((\HD~1346_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~322_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1346_q\,
	datab => \Add2~8_combout\,
	datac => \HD~322_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3328_combout\);

-- Location: LCCOMB_X65_Y36_N8
\HD~3329\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3329_combout\ = (\Add2~6_combout\ & ((\HD~3328_combout\ & ((\HD~1858_q\))) # (!\HD~3328_combout\ & (\HD~834_q\)))) # (!\Add2~6_combout\ & (((\HD~3328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~834_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1858_q\,
	datad => \HD~3328_combout\,
	combout => \HD~3329_combout\);

-- Location: LCCOMB_X62_Y32_N24
\HD~1282feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1282feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~1282feeder_combout\);

-- Location: FF_X62_Y32_N25
\HD~1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1282feeder_combout\,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1282_q\);

-- Location: FF_X62_Y35_N1
\HD~1794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1794_q\);

-- Location: FF_X63_Y33_N1
\HD~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~258_q\);

-- Location: FF_X54_Y35_N9
\HD~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~770_q\);

-- Location: LCCOMB_X63_Y33_N0
\HD~3330\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3330_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~770_q\))) # (!\Add2~6_combout\ & (\HD~258_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~258_q\,
	datad => \HD~770_q\,
	combout => \HD~3330_combout\);

-- Location: LCCOMB_X62_Y35_N0
\HD~3331\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3331_combout\ = (\Add2~8_combout\ & ((\HD~3330_combout\ & ((\HD~1794_q\))) # (!\HD~3330_combout\ & (\HD~1282_q\)))) # (!\Add2~8_combout\ & (((\HD~3330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1282_q\,
	datac => \HD~1794_q\,
	datad => \HD~3330_combout\,
	combout => \HD~3331_combout\);

-- Location: LCCOMB_X63_Y36_N2
\HD~3332\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3332_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~3329_combout\)) # (!\Add2~0_combout\ & ((\HD~3331_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3329_combout\,
	datac => \HD~3331_combout\,
	datad => \Add2~0_combout\,
	combout => \HD~3332_combout\);

-- Location: LCCOMB_X59_Y38_N2
\HD~3335\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3335_combout\ = (\Add2~2_combout\ & ((\HD~3332_combout\ & ((\HD~3334_combout\))) # (!\HD~3332_combout\ & (\HD~3327_combout\)))) # (!\Add2~2_combout\ & (((\HD~3332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3327_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~3334_combout\,
	datad => \HD~3332_combout\,
	combout => \HD~3335_combout\);

-- Location: LCCOMB_X59_Y38_N8
\HD~3346\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3346_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3335_combout\))) # (!\Add2~4_combout\ & (\HD~3345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3345_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3335_combout\,
	combout => \HD~3346_combout\);

-- Location: LCCOMB_X62_Y32_N26
\HD~1314feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1314feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~1314feeder_combout\);

-- Location: FF_X62_Y32_N27
\HD~1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1314feeder_combout\,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1314_q\);

-- Location: FF_X63_Y33_N27
\HD~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~290_q\);

-- Location: FF_X63_Y31_N1
\HD~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~802_q\);

-- Location: LCCOMB_X63_Y33_N26
\HD~3351\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3351_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~802_q\))) # (!\Add2~6_combout\ & (\HD~290_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~290_q\,
	datad => \HD~802_q\,
	combout => \HD~3351_combout\);

-- Location: FF_X63_Y31_N19
\HD~1826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1826_q\);

-- Location: LCCOMB_X63_Y31_N18
\HD~3352\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3352_combout\ = (\HD~3351_combout\ & (((\HD~1826_q\) # (!\Add2~8_combout\)))) # (!\HD~3351_combout\ & (\HD~1314_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1314_q\,
	datab => \HD~3351_combout\,
	datac => \HD~1826_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3352_combout\);

-- Location: FF_X61_Y35_N23
\HD~1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1442_q\);

-- Location: FF_X65_Y35_N3
\HD~1954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1954_q\);

-- Location: FF_X62_Y35_N11
\HD~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~418_q\);

-- Location: FF_X60_Y33_N13
\HD~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~930_q\);

-- Location: LCCOMB_X62_Y35_N10
\HD~3349\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3349_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~930_q\))) # (!\Add2~6_combout\ & (\HD~418_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~418_q\,
	datad => \HD~930_q\,
	combout => \HD~3349_combout\);

-- Location: LCCOMB_X65_Y35_N2
\HD~3350\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3350_combout\ = (\Add2~8_combout\ & ((\HD~3349_combout\ & ((\HD~1954_q\))) # (!\HD~3349_combout\ & (\HD~1442_q\)))) # (!\Add2~8_combout\ & (((\HD~3349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1442_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1954_q\,
	datad => \HD~3349_combout\,
	combout => \HD~3350_combout\);

-- Location: LCCOMB_X65_Y35_N4
\HD~3353\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3353_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\) # (\HD~3350_combout\)))) # (!\Add2~2_combout\ & (\HD~3352_combout\ & (!\Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3352_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3350_combout\,
	combout => \HD~3353_combout\);

-- Location: FF_X60_Y42_N3
\HD~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~482_q\);

-- Location: FF_X61_Y40_N13
\HD~1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1506_q\);

-- Location: LCCOMB_X60_Y42_N2
\HD~3354\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3354_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1506_q\))) # (!\Add2~8_combout\ & (\HD~482_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~482_q\,
	datad => \HD~1506_q\,
	combout => \HD~3354_combout\);

-- Location: FF_X63_Y42_N31
\HD~2018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2018_q\);

-- Location: FF_X63_Y42_N13
\HD~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~994_q\);

-- Location: LCCOMB_X63_Y42_N30
\HD~3355\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3355_combout\ = (\Add2~6_combout\ & ((\HD~3354_combout\ & (\HD~2018_q\)) # (!\HD~3354_combout\ & ((\HD~994_q\))))) # (!\Add2~6_combout\ & (\HD~3354_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3354_combout\,
	datac => \HD~2018_q\,
	datad => \HD~994_q\,
	combout => \HD~3355_combout\);

-- Location: LCCOMB_X72_Y40_N24
\HD~866feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~866feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD~866feeder_combout\);

-- Location: FF_X72_Y40_N25
\HD~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~866feeder_combout\,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~866_q\);

-- Location: FF_X70_Y38_N27
\HD~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~354_q\);

-- Location: FF_X70_Y41_N9
\HD~1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1378_q\);

-- Location: LCCOMB_X70_Y38_N26
\HD~3347\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3347_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1378_q\))) # (!\Add2~8_combout\ & (\HD~354_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~354_q\,
	datad => \HD~1378_q\,
	combout => \HD~3347_combout\);

-- Location: FF_X69_Y40_N1
\HD~1890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1890_q\);

-- Location: LCCOMB_X69_Y40_N0
\HD~3348\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3348_combout\ = (\HD~3347_combout\ & (((\HD~1890_q\) # (!\Add2~6_combout\)))) # (!\HD~3347_combout\ & (\HD~866_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~866_q\,
	datab => \HD~3347_combout\,
	datac => \HD~1890_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3348_combout\);

-- Location: LCCOMB_X66_Y41_N0
\HD~3356\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3356_combout\ = (\HD~3353_combout\ & ((\HD~3355_combout\) # ((!\Add2~0_combout\)))) # (!\HD~3353_combout\ & (((\Add2~0_combout\ & \HD~3348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3353_combout\,
	datab => \HD~3355_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3348_combout\,
	combout => \HD~3356_combout\);

-- Location: LCCOMB_X59_Y38_N10
\HD~3357\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3357_combout\ = (\sector[0]~input_o\ & ((\HD~3346_combout\ & ((\HD~3356_combout\))) # (!\HD~3346_combout\ & (\HD~3325_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3325_combout\,
	datac => \HD~3346_combout\,
	datad => \HD~3356_combout\,
	combout => \HD~3357_combout\);

-- Location: LCCOMB_X59_Y38_N28
\HD~3380\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3380_combout\ = (\Add2~10_combout\ & ((\HD~3379_combout\) # ((\HD~3358_combout\)))) # (!\Add2~10_combout\ & (((\HD~3357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \HD~3379_combout\,
	datac => \HD~3358_combout\,
	datad => \HD~3357_combout\,
	combout => \HD~3380_combout\);

-- Location: IOIBUF_X115_Y47_N15
\data_write[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(3),
	o => \data_write[3]~input_o\);

-- Location: FF_X59_Y48_N5
\HD~2403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2403_q\);

-- Location: FF_X58_Y48_N7
\HD~2531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2531_q\);

-- Location: FF_X59_Y48_N15
\HD~2339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2339_q\);

-- Location: LCCOMB_X58_Y45_N2
\HD~2467feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2467feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~2467feeder_combout\);

-- Location: FF_X58_Y45_N3
\HD~2467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2467feeder_combout\,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2467_q\);

-- Location: LCCOMB_X59_Y48_N14
\HD~3441\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3441_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2467_q\))) # (!\Add2~2_combout\ & (\HD~2339_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2339_q\,
	datad => \HD~2467_q\,
	combout => \HD~3441_combout\);

-- Location: LCCOMB_X58_Y48_N6
\HD~3442\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3442_combout\ = (\Add2~0_combout\ & ((\HD~3441_combout\ & ((\HD~2531_q\))) # (!\HD~3441_combout\ & (\HD~2403_q\)))) # (!\Add2~0_combout\ & (((\HD~3441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2403_q\,
	datac => \HD~2531_q\,
	datad => \HD~3441_combout\,
	combout => \HD~3442_combout\);

-- Location: FF_X60_Y49_N15
\HD~2083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2083_q\);

-- Location: FF_X59_Y49_N17
\HD~2211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2211_q\);

-- Location: LCCOMB_X60_Y49_N14
\HD~3436\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3436_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2211_q\))) # (!\Add2~2_combout\ & (\HD~2083_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2083_q\,
	datad => \HD~2211_q\,
	combout => \HD~3436_combout\);

-- Location: FF_X59_Y49_N19
\HD~2275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2275_q\);

-- Location: LCCOMB_X60_Y49_N4
\HD~2147feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2147feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~2147feeder_combout\);

-- Location: FF_X60_Y49_N5
\HD~2147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2147feeder_combout\,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2147_q\);

-- Location: LCCOMB_X59_Y49_N18
\HD~3437\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3437_combout\ = (\Add2~0_combout\ & ((\HD~3436_combout\ & (\HD~2275_q\)) # (!\HD~3436_combout\ & ((\HD~2147_q\))))) # (!\Add2~0_combout\ & (\HD~3436_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~3436_combout\,
	datac => \HD~2275_q\,
	datad => \HD~2147_q\,
	combout => \HD~3437_combout\);

-- Location: FF_X61_Y48_N21
\HD~2179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2179_q\);

-- Location: FF_X61_Y48_N7
\HD~2243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2243_q\);

-- Location: FF_X62_Y48_N23
\HD~2051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2051_q\);

-- Location: FF_X62_Y48_N21
\HD~2115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2115_q\);

-- Location: LCCOMB_X62_Y48_N22
\HD~3438\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3438_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2115_q\))) # (!\Add2~0_combout\ & (\HD~2051_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2051_q\,
	datad => \HD~2115_q\,
	combout => \HD~3438_combout\);

-- Location: LCCOMB_X61_Y48_N6
\HD~3439\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3439_combout\ = (\Add2~2_combout\ & ((\HD~3438_combout\ & ((\HD~2243_q\))) # (!\HD~3438_combout\ & (\HD~2179_q\)))) # (!\Add2~2_combout\ & (((\HD~3438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2179_q\,
	datac => \HD~2243_q\,
	datad => \HD~3438_combout\,
	combout => \HD~3439_combout\);

-- Location: LCCOMB_X58_Y48_N28
\HD~3440\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3440_combout\ = (\sector[0]~input_o\ & ((\HD~3437_combout\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((!\Add2~4_combout\ & \HD~3439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3437_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3439_combout\,
	combout => \HD~3440_combout\);

-- Location: FF_X59_Y46_N1
\HD~2307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2307_q\);

-- Location: FF_X58_Y46_N9
\HD~2371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2371_q\);

-- Location: LCCOMB_X59_Y46_N0
\HD~3434\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3434_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2371_q\))) # (!\Add2~0_combout\ & (\HD~2307_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2307_q\,
	datad => \HD~2371_q\,
	combout => \HD~3434_combout\);

-- Location: FF_X66_Y47_N19
\HD~2499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2499_q\);

-- Location: FF_X66_Y47_N1
\HD~2435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2435_q\);

-- Location: LCCOMB_X66_Y47_N18
\HD~3435\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3435_combout\ = (\Add2~2_combout\ & ((\HD~3434_combout\ & (\HD~2499_q\)) # (!\HD~3434_combout\ & ((\HD~2435_q\))))) # (!\Add2~2_combout\ & (\HD~3434_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3434_combout\,
	datac => \HD~2499_q\,
	datad => \HD~2435_q\,
	combout => \HD~3435_combout\);

-- Location: LCCOMB_X58_Y48_N8
\HD~3443\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3443_combout\ = (\HD~3440_combout\ & ((\HD~3442_combout\) # ((!\Add2~4_combout\)))) # (!\HD~3440_combout\ & (((\Add2~4_combout\ & \HD~3435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3442_combout\,
	datab => \HD~3440_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3435_combout\,
	combout => \HD~3443_combout\);

-- Location: FF_X68_Y47_N13
\HD~2947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2947_q\);

-- Location: FF_X69_Y44_N1
\HD~2883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2883_q\);

-- Location: FF_X68_Y45_N5
\HD~2819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2819_q\);

-- Location: LCCOMB_X68_Y45_N4
\HD~3426\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3426_combout\ = (\Add2~0_combout\ & ((\HD~2883_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2819_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2883_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2819_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3426_combout\);

-- Location: FF_X68_Y47_N23
\HD~3011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3011_q\);

-- Location: LCCOMB_X68_Y47_N22
\HD~3427\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3427_combout\ = (\HD~3426_combout\ & (((\HD~3011_q\) # (!\Add2~2_combout\)))) # (!\HD~3426_combout\ & (\HD~2947_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2947_q\,
	datab => \HD~3426_combout\,
	datac => \HD~3011_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3427_combout\);

-- Location: FF_X73_Y43_N23
\HD~2563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2563_q\);

-- Location: LCCOMB_X72_Y43_N14
\HD~2627feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2627feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~2627feeder_combout\);

-- Location: FF_X72_Y43_N15
\HD~2627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2627feeder_combout\,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2627_q\);

-- Location: LCCOMB_X73_Y43_N22
\HD~3428\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3428_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2627_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2563_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2563_q\,
	datad => \HD~2627_q\,
	combout => \HD~3428_combout\);

-- Location: FF_X73_Y47_N21
\HD~2755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2755_q\);

-- Location: LCCOMB_X74_Y47_N22
\HD~2691feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2691feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~2691feeder_combout\);

-- Location: FF_X74_Y47_N23
\HD~2691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2691feeder_combout\,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2691_q\);

-- Location: LCCOMB_X73_Y47_N20
\HD~3429\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3429_combout\ = (\Add2~2_combout\ & ((\HD~3428_combout\ & (\HD~2755_q\)) # (!\HD~3428_combout\ & ((\HD~2691_q\))))) # (!\Add2~2_combout\ & (\HD~3428_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3428_combout\,
	datac => \HD~2755_q\,
	datad => \HD~2691_q\,
	combout => \HD~3429_combout\);

-- Location: LCCOMB_X69_Y47_N2
\HD~3430\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3430_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~3427_combout\)) # (!\Add2~4_combout\ & ((\HD~3429_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3427_combout\,
	datac => \HD~3429_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~3430_combout\);

-- Location: LCCOMB_X70_Y44_N14
\HD~2915feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2915feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~2915feeder_combout\);

-- Location: FF_X70_Y44_N15
\HD~2915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2915feeder_combout\,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2915_q\);

-- Location: FF_X69_Y47_N5
\HD~3043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3043_q\);

-- Location: FF_X67_Y45_N15
\HD~2979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2979_q\);

-- Location: FF_X68_Y45_N23
\HD~2851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2851_q\);

-- Location: LCCOMB_X68_Y45_N22
\HD~3431\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3431_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2979_q\)) # (!\Add2~2_combout\ & ((\HD~2851_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2979_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2851_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3431_combout\);

-- Location: LCCOMB_X69_Y47_N4
\HD~3432\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3432_combout\ = (\Add2~0_combout\ & ((\HD~3431_combout\ & ((\HD~3043_q\))) # (!\HD~3431_combout\ & (\HD~2915_q\)))) # (!\Add2~0_combout\ & (((\HD~3431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2915_q\,
	datab => \Add2~0_combout\,
	datac => \HD~3043_q\,
	datad => \HD~3431_combout\,
	combout => \HD~3432_combout\);

-- Location: LCCOMB_X69_Y45_N4
\HD~2659feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2659feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~2659feeder_combout\);

-- Location: FF_X69_Y45_N5
\HD~2659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2659feeder_combout\,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2659_q\);

-- Location: FF_X69_Y47_N25
\HD~2787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2787_q\);

-- Location: FF_X72_Y47_N5
\HD~2723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2723_q\);

-- Location: FF_X72_Y47_N31
\HD~2595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2595_q\);

-- Location: LCCOMB_X72_Y47_N30
\HD~3424\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3424_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2723_q\)) # (!\Add2~2_combout\ & ((\HD~2595_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2723_q\,
	datac => \HD~2595_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3424_combout\);

-- Location: LCCOMB_X69_Y47_N24
\HD~3425\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3425_combout\ = (\Add2~0_combout\ & ((\HD~3424_combout\ & ((\HD~2787_q\))) # (!\HD~3424_combout\ & (\HD~2659_q\)))) # (!\Add2~0_combout\ & (((\HD~3424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2659_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2787_q\,
	datad => \HD~3424_combout\,
	combout => \HD~3425_combout\);

-- Location: LCCOMB_X69_Y47_N30
\HD~3433\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3433_combout\ = (\sector[0]~input_o\ & ((\HD~3430_combout\ & (\HD~3432_combout\)) # (!\HD~3430_combout\ & ((\HD~3425_combout\))))) # (!\sector[0]~input_o\ & (\HD~3430_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3430_combout\,
	datac => \HD~3432_combout\,
	datad => \HD~3425_combout\,
	combout => \HD~3433_combout\);

-- Location: LCCOMB_X68_Y39_N10
\HD~3444\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3444_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~3433_combout\))) # (!\Add2~6_combout\ & (\HD~3443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3443_combout\,
	datab => \HD~3433_combout\,
	datac => \Add2~8_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~3444_combout\);

-- Location: FF_X66_Y39_N9
\HD~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~835_q\);

-- Location: FF_X67_Y39_N21
\HD~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~323_q\);

-- Location: LCCOMB_X67_Y39_N20
\HD~3391\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3391_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~835_q\)) # (!\Add2~6_combout\ & ((\HD~323_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~835_q\,
	datab => \Add2~8_combout\,
	datac => \HD~323_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3391_combout\);

-- Location: FF_X68_Y35_N9
\HD~1859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1859_q\);

-- Location: LCCOMB_X67_Y35_N12
\HD~1347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1347feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~1347feeder_combout\);

-- Location: FF_X67_Y35_N13
\HD~1347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1347feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1347_q\);

-- Location: LCCOMB_X68_Y35_N8
\HD~3392\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3392_combout\ = (\Add2~8_combout\ & ((\HD~3391_combout\ & (\HD~1859_q\)) # (!\HD~3391_combout\ & ((\HD~1347_q\))))) # (!\Add2~8_combout\ & (\HD~3391_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3391_combout\,
	datac => \HD~1859_q\,
	datad => \HD~1347_q\,
	combout => \HD~3392_combout\);

-- Location: FF_X72_Y41_N9
\HD~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~355_q\);

-- Location: FF_X70_Y41_N27
\HD~1379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1379_q\);

-- Location: LCCOMB_X72_Y41_N8
\HD~3398\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3398_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1379_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~355_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~355_q\,
	datad => \HD~1379_q\,
	combout => \HD~3398_combout\);

-- Location: FF_X68_Y35_N3
\HD~1891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1891_q\);

-- Location: LCCOMB_X73_Y39_N28
\HD~867feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~867feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~867feeder_combout\);

-- Location: FF_X73_Y39_N29
\HD~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~867feeder_combout\,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~867_q\);

-- Location: LCCOMB_X68_Y35_N2
\HD~3399\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3399_combout\ = (\HD~3398_combout\ & (((\HD~1891_q\)) # (!\Add2~6_combout\))) # (!\HD~3398_combout\ & (\Add2~6_combout\ & ((\HD~867_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3398_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1891_q\,
	datad => \HD~867_q\,
	combout => \HD~3399_combout\);

-- Location: LCCOMB_X70_Y35_N10
\HD~1091feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1091feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~1091feeder_combout\);

-- Location: FF_X70_Y35_N11
\HD~1091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1091feeder_combout\,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1091_q\);

-- Location: FF_X72_Y35_N11
\HD~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~67_q\);

-- Location: LCCOMB_X72_Y35_N24
\HD~579feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~579feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~579feeder_combout\);

-- Location: FF_X72_Y35_N25
\HD~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~579feeder_combout\,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~579_q\);

-- Location: LCCOMB_X72_Y35_N10
\HD~3395\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3395_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~579_q\))) # (!\Add2~6_combout\ & (\HD~67_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~67_q\,
	datad => \HD~579_q\,
	combout => \HD~3395_combout\);

-- Location: FF_X67_Y38_N11
\HD~1603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1603_q\);

-- Location: LCCOMB_X67_Y38_N10
\HD~3396\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3396_combout\ = (\HD~3395_combout\ & (((\HD~1603_q\) # (!\Add2~8_combout\)))) # (!\HD~3395_combout\ & (\HD~1091_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1091_q\,
	datab => \HD~3395_combout\,
	datac => \HD~1603_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3396_combout\);

-- Location: FF_X70_Y38_N21
\HD~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~99_q\);

-- Location: FF_X72_Y38_N3
\HD~1123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1123_q\);

-- Location: LCCOMB_X70_Y38_N20
\HD~3393\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3393_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1123_q\))) # (!\Add2~8_combout\ & (\HD~99_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~99_q\,
	datad => \HD~1123_q\,
	combout => \HD~3393_combout\);

-- Location: FF_X67_Y38_N25
\HD~1635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1635_q\);

-- Location: FF_X66_Y38_N3
\HD~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~611_q\);

-- Location: LCCOMB_X67_Y38_N24
\HD~3394\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3394_combout\ = (\Add2~6_combout\ & ((\HD~3393_combout\ & (\HD~1635_q\)) # (!\HD~3393_combout\ & ((\HD~611_q\))))) # (!\Add2~6_combout\ & (\HD~3393_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3393_combout\,
	datac => \HD~1635_q\,
	datad => \HD~611_q\,
	combout => \HD~3394_combout\);

-- Location: LCCOMB_X67_Y38_N20
\HD~3397\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3397_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~3394_combout\))) # (!\sector[0]~input_o\ & (\HD~3396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3396_combout\,
	datab => \HD~3394_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~3397_combout\);

-- Location: LCCOMB_X68_Y35_N28
\HD~3400\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3400_combout\ = (\Add2~4_combout\ & ((\HD~3397_combout\ & ((\HD~3399_combout\))) # (!\HD~3397_combout\ & (\HD~3392_combout\)))) # (!\Add2~4_combout\ & (((\HD~3397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3392_combout\,
	datab => \HD~3399_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3397_combout\,
	combout => \HD~3400_combout\);

-- Location: FF_X66_Y34_N25
\HD~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~259_q\);

-- Location: FF_X66_Y35_N11
\HD~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~771_q\);

-- Location: LCCOMB_X66_Y34_N24
\HD~3401\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3401_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~771_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~259_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~259_q\,
	datad => \HD~771_q\,
	combout => \HD~3401_combout\);

-- Location: FF_X62_Y31_N9
\HD~1795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1795_q\);

-- Location: FF_X63_Y35_N17
\HD~1283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1283_q\);

-- Location: LCCOMB_X62_Y31_N8
\HD~3402\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3402_combout\ = (\Add2~8_combout\ & ((\HD~3401_combout\ & (\HD~1795_q\)) # (!\HD~3401_combout\ & ((\HD~1283_q\))))) # (!\Add2~8_combout\ & (\HD~3401_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3401_combout\,
	datac => \HD~1795_q\,
	datad => \HD~1283_q\,
	combout => \HD~3402_combout\);

-- Location: FF_X72_Y34_N7
\HD~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~35_q\);

-- Location: FF_X72_Y34_N29
\HD~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1059_q\);

-- Location: LCCOMB_X72_Y34_N6
\HD~3403\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3403_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1059_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~35_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~35_q\,
	datad => \HD~1059_q\,
	combout => \HD~3403_combout\);

-- Location: FF_X72_Y38_N29
\HD~1571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1571_q\);

-- Location: LCCOMB_X73_Y34_N18
\HD~547feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~547feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~547feeder_combout\);

-- Location: FF_X73_Y34_N19
\HD~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~547feeder_combout\,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~547_q\);

-- Location: LCCOMB_X72_Y38_N28
\HD~3404\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3404_combout\ = (\Add2~6_combout\ & ((\HD~3403_combout\ & (\HD~1571_q\)) # (!\HD~3403_combout\ & ((\HD~547_q\))))) # (!\Add2~6_combout\ & (\HD~3403_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3403_combout\,
	datac => \HD~1571_q\,
	datad => \HD~547_q\,
	combout => \HD~3404_combout\);

-- Location: LCCOMB_X66_Y36_N2
\HD~1027feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1027feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~1027feeder_combout\);

-- Location: FF_X66_Y36_N3
\HD~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1027feeder_combout\,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1027_q\);

-- Location: FF_X70_Y36_N11
\HD~1539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1539_q\);

-- Location: FF_X68_Y33_N9
\HD~3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3_q\);

-- Location: FF_X72_Y33_N1
\HD~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~515_q\);

-- Location: LCCOMB_X68_Y33_N8
\HD~3405\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3405_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~515_q\))) # (!\Add2~6_combout\ & (\HD~3_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~3_q\,
	datad => \HD~515_q\,
	combout => \HD~3405_combout\);

-- Location: LCCOMB_X70_Y36_N10
\HD~3406\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3406_combout\ = (\Add2~8_combout\ & ((\HD~3405_combout\ & ((\HD~1539_q\))) # (!\HD~3405_combout\ & (\HD~1027_q\)))) # (!\Add2~8_combout\ & (((\HD~3405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1027_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1539_q\,
	datad => \HD~3405_combout\,
	combout => \HD~3406_combout\);

-- Location: LCCOMB_X70_Y36_N20
\HD~3407\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3407_combout\ = (\sector[0]~input_o\ & ((\HD~3404_combout\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((!\Add2~4_combout\ & \HD~3406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3404_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3406_combout\,
	combout => \HD~3407_combout\);

-- Location: LCCOMB_X63_Y31_N16
\HD~803feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~803feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~803feeder_combout\);

-- Location: FF_X63_Y31_N17
\HD~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~803feeder_combout\,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~803_q\);

-- Location: FF_X63_Y31_N11
\HD~1827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1827_q\);

-- Location: FF_X63_Y33_N13
\HD~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~291_q\);

-- Location: LCCOMB_X62_Y32_N12
\HD~1315feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1315feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~1315feeder_combout\);

-- Location: FF_X62_Y32_N13
\HD~1315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1315feeder_combout\,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1315_q\);

-- Location: LCCOMB_X63_Y33_N12
\HD~3408\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3408_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1315_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~291_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~291_q\,
	datad => \HD~1315_q\,
	combout => \HD~3408_combout\);

-- Location: LCCOMB_X63_Y31_N10
\HD~3409\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3409_combout\ = (\Add2~6_combout\ & ((\HD~3408_combout\ & ((\HD~1827_q\))) # (!\HD~3408_combout\ & (\HD~803_q\)))) # (!\Add2~6_combout\ & (((\HD~3408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~803_q\,
	datac => \HD~1827_q\,
	datad => \HD~3408_combout\,
	combout => \HD~3409_combout\);

-- Location: LCCOMB_X63_Y31_N20
\HD~3410\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3410_combout\ = (\HD~3407_combout\ & (((\HD~3409_combout\) # (!\Add2~4_combout\)))) # (!\HD~3407_combout\ & (\HD~3402_combout\ & (\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3402_combout\,
	datab => \HD~3407_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3409_combout\,
	combout => \HD~3410_combout\);

-- Location: LCCOMB_X63_Y31_N6
\HD~3411\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3411_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~3400_combout\)) # (!\Add2~0_combout\ & ((\HD~3410_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3400_combout\,
	datad => \HD~3410_combout\,
	combout => \HD~3411_combout\);

-- Location: LCCOMB_X56_Y34_N16
\HD~1155feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1155feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~1155feeder_combout\);

-- Location: FF_X56_Y34_N17
\HD~1155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1155feeder_combout\,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1155_q\);

-- Location: FF_X60_Y34_N11
\HD~1667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1667_q\);

-- Location: FF_X59_Y34_N31
\HD~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~131_q\);

-- Location: FF_X59_Y34_N21
\HD~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~643_q\);

-- Location: LCCOMB_X59_Y34_N30
\HD~3385\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3385_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~643_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~131_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~131_q\,
	datad => \HD~643_q\,
	combout => \HD~3385_combout\);

-- Location: LCCOMB_X60_Y34_N10
\HD~3386\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3386_combout\ = (\Add2~8_combout\ & ((\HD~3385_combout\ & ((\HD~1667_q\))) # (!\HD~3385_combout\ & (\HD~1155_q\)))) # (!\Add2~8_combout\ & (((\HD~3385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1155_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1667_q\,
	datad => \HD~3385_combout\,
	combout => \HD~3386_combout\);

-- Location: FF_X59_Y39_N31
\HD~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~387_q\);

-- Location: LCCOMB_X59_Y39_N28
\HD~899feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~899feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~899feeder_combout\);

-- Location: FF_X59_Y39_N29
\HD~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~899feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~899_q\);

-- Location: LCCOMB_X59_Y39_N30
\HD~3383\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3383_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~899_q\))) # (!\Add2~6_combout\ & (\HD~387_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~387_q\,
	datad => \HD~899_q\,
	combout => \HD~3383_combout\);

-- Location: FF_X62_Y37_N27
\HD~1923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1923_q\);

-- Location: FF_X62_Y37_N25
\HD~1411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1411_q\);

-- Location: LCCOMB_X62_Y37_N26
\HD~3384\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3384_combout\ = (\HD~3383_combout\ & (((\HD~1923_q\)) # (!\Add2~8_combout\))) # (!\HD~3383_combout\ & (\Add2~8_combout\ & ((\HD~1411_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3383_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1923_q\,
	datad => \HD~1411_q\,
	combout => \HD~3384_combout\);

-- Location: LCCOMB_X63_Y31_N12
\HD~3387\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3387_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3384_combout\))) # (!\Add2~4_combout\ & (\HD~3386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3386_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3384_combout\,
	combout => \HD~3387_combout\);

-- Location: LCCOMB_X60_Y33_N30
\HD~931feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~931feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~931feeder_combout\);

-- Location: FF_X60_Y33_N31
\HD~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~931feeder_combout\,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~931_q\);

-- Location: FF_X58_Y35_N1
\HD~1443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1443_q\);

-- Location: FF_X59_Y35_N9
\HD~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~419_q\);

-- Location: LCCOMB_X59_Y35_N8
\HD~3388\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3388_combout\ = (\Add2~8_combout\ & ((\HD~1443_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~419_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1443_q\,
	datab => \Add2~8_combout\,
	datac => \HD~419_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3388_combout\);

-- Location: FF_X59_Y33_N19
\HD~1955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1955_q\);

-- Location: LCCOMB_X59_Y33_N18
\HD~3389\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3389_combout\ = (\HD~3388_combout\ & (((\HD~1955_q\) # (!\Add2~6_combout\)))) # (!\HD~3388_combout\ & (\HD~931_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~931_q\,
	datab => \HD~3388_combout\,
	datac => \HD~1955_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3389_combout\);

-- Location: FF_X63_Y39_N31
\HD~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~675_q\);

-- Location: FF_X63_Y39_N17
\HD~1699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1699_q\);

-- Location: FF_X62_Y39_N13
\HD~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~163_q\);

-- Location: LCCOMB_X63_Y43_N16
\HD~1187feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1187feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~1187feeder_combout\);

-- Location: FF_X63_Y43_N17
\HD~1187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1187feeder_combout\,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1187_q\);

-- Location: LCCOMB_X62_Y39_N12
\HD~3381\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3381_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1187_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~163_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~163_q\,
	datad => \HD~1187_q\,
	combout => \HD~3381_combout\);

-- Location: LCCOMB_X63_Y39_N16
\HD~3382\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3382_combout\ = (\Add2~6_combout\ & ((\HD~3381_combout\ & ((\HD~1699_q\))) # (!\HD~3381_combout\ & (\HD~675_q\)))) # (!\Add2~6_combout\ & (((\HD~3381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~675_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1699_q\,
	datad => \HD~3381_combout\,
	combout => \HD~3382_combout\);

-- Location: LCCOMB_X63_Y31_N22
\HD~3390\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3390_combout\ = (\HD~3387_combout\ & ((\HD~3389_combout\) # ((!\sector[0]~input_o\)))) # (!\HD~3387_combout\ & (((\sector[0]~input_o\ & \HD~3382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3387_combout\,
	datab => \HD~3389_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3382_combout\,
	combout => \HD~3390_combout\);

-- Location: LCCOMB_X57_Y37_N4
\HD~1475feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1475feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~1475feeder_combout\);

-- Location: FF_X57_Y37_N5
\HD~1475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1475feeder_combout\,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1475_q\);

-- Location: FF_X58_Y37_N5
\HD~1987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1987_q\);

-- Location: FF_X57_Y37_N23
\HD~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~451_q\);

-- Location: FF_X56_Y37_N15
\HD~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~963_q\);

-- Location: LCCOMB_X57_Y37_N22
\HD~3414\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3414_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~963_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~451_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~451_q\,
	datad => \HD~963_q\,
	combout => \HD~3414_combout\);

-- Location: LCCOMB_X58_Y37_N4
\HD~3415\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3415_combout\ = (\Add2~8_combout\ & ((\HD~3414_combout\ & ((\HD~1987_q\))) # (!\HD~3414_combout\ & (\HD~1475_q\)))) # (!\Add2~8_combout\ & (((\HD~3414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1475_q\,
	datac => \HD~1987_q\,
	datad => \HD~3414_combout\,
	combout => \HD~3415_combout\);

-- Location: FF_X55_Y36_N5
\HD~1219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1219_q\);

-- Location: FF_X60_Y36_N11
\HD~1731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1731_q\);

-- Location: FF_X60_Y36_N17
\HD~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~195_q\);

-- Location: LCCOMB_X59_Y36_N14
\HD~707feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~707feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~707feeder_combout\);

-- Location: FF_X59_Y36_N15
\HD~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~707feeder_combout\,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~707_q\);

-- Location: LCCOMB_X60_Y36_N16
\HD~3416\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3416_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~707_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~195_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~195_q\,
	datad => \HD~707_q\,
	combout => \HD~3416_combout\);

-- Location: LCCOMB_X60_Y36_N10
\HD~3417\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3417_combout\ = (\Add2~8_combout\ & ((\HD~3416_combout\ & ((\HD~1731_q\))) # (!\HD~3416_combout\ & (\HD~1219_q\)))) # (!\Add2~8_combout\ & (((\HD~3416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1219_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1731_q\,
	datad => \HD~3416_combout\,
	combout => \HD~3417_combout\);

-- Location: LCCOMB_X58_Y36_N18
\HD~3418\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3418_combout\ = (\Add2~4_combout\ & ((\HD~3415_combout\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~3417_combout\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3415_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3417_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~3418_combout\);

-- Location: FF_X63_Y42_N9
\HD~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~995_q\);

-- Location: FF_X63_Y42_N3
\HD~2019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2019_q\);

-- Location: FF_X60_Y42_N15
\HD~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~483_q\);

-- Location: FF_X56_Y42_N29
\HD~1507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1507_q\);

-- Location: LCCOMB_X60_Y42_N14
\HD~3419\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3419_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1507_q\))) # (!\Add2~8_combout\ & (\HD~483_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~483_q\,
	datad => \HD~1507_q\,
	combout => \HD~3419_combout\);

-- Location: LCCOMB_X63_Y42_N2
\HD~3420\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3420_combout\ = (\Add2~6_combout\ & ((\HD~3419_combout\ & ((\HD~2019_q\))) # (!\HD~3419_combout\ & (\HD~995_q\)))) # (!\Add2~6_combout\ & (((\HD~3419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~995_q\,
	datac => \HD~2019_q\,
	datad => \HD~3419_combout\,
	combout => \HD~3420_combout\);

-- Location: LCCOMB_X65_Y38_N8
\HD~739feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~739feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD~739feeder_combout\);

-- Location: FF_X65_Y38_N9
\HD~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~739feeder_combout\,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~739_q\);

-- Location: FF_X63_Y38_N21
\HD~1763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1763_q\);

-- Location: FF_X60_Y42_N13
\HD~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~227_q\);

-- Location: FF_X56_Y42_N27
\HD~1251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1251_q\);

-- Location: LCCOMB_X60_Y42_N12
\HD~3412\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3412_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1251_q\))) # (!\Add2~8_combout\ & (\HD~227_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~227_q\,
	datad => \HD~1251_q\,
	combout => \HD~3412_combout\);

-- Location: LCCOMB_X63_Y38_N20
\HD~3413\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3413_combout\ = (\Add2~6_combout\ & ((\HD~3412_combout\ & ((\HD~1763_q\))) # (!\HD~3412_combout\ & (\HD~739_q\)))) # (!\Add2~6_combout\ & (((\HD~3412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~739_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1763_q\,
	datad => \HD~3412_combout\,
	combout => \HD~3413_combout\);

-- Location: LCCOMB_X63_Y35_N2
\HD~3421\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3421_combout\ = (\HD~3418_combout\ & (((\HD~3420_combout\)) # (!\sector[0]~input_o\))) # (!\HD~3418_combout\ & (\sector[0]~input_o\ & ((\HD~3413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3418_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3420_combout\,
	datad => \HD~3413_combout\,
	combout => \HD~3421_combout\);

-- Location: LCCOMB_X63_Y31_N8
\HD~3422\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3422_combout\ = (\HD~3411_combout\ & (((\HD~3421_combout\)) # (!\Add2~2_combout\))) # (!\HD~3411_combout\ & (\Add2~2_combout\ & (\HD~3390_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3411_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~3390_combout\,
	datad => \HD~3421_combout\,
	combout => \HD~3422_combout\);

-- Location: FF_X61_Y31_N25
\HD~3107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3107_q\);

-- Location: FF_X61_Y31_N19
\HD~3075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3075_q\);

-- Location: LCCOMB_X61_Y31_N18
\HD~3423\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3423_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & (\HD~3107_q\)) # (!\sector[0]~input_o\ & ((\HD~3075_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3107_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~3075_q\,
	datad => \HD~3227_combout\,
	combout => \HD~3423_combout\);

-- Location: LCCOMB_X61_Y31_N28
\HD~3445\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3445_combout\ = (\Add2~10_combout\ & ((\HD~3444_combout\) # ((\HD~3423_combout\)))) # (!\Add2~10_combout\ & (((\HD~3422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3444_combout\,
	datab => \Add2~10_combout\,
	datac => \HD~3422_combout\,
	datad => \HD~3423_combout\,
	combout => \HD~3445_combout\);

-- Location: IOIBUF_X115_Y36_N8
\data_write[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(4),
	o => \data_write[4]~input_o\);

-- Location: LCCOMB_X65_Y38_N18
\HD~612feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~612feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~612feeder_combout\);

-- Location: FF_X65_Y38_N19
\HD~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~612feeder_combout\,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~612_q\);

-- Location: FF_X70_Y38_N15
\HD~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~100_q\);

-- Location: LCCOMB_X72_Y38_N14
\HD~1124feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1124feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~1124feeder_combout\);

-- Location: FF_X72_Y38_N15
\HD~1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1124feeder_combout\,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1124_q\);

-- Location: LCCOMB_X70_Y38_N14
\HD~3456\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3456_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1124_q\))) # (!\Add2~8_combout\ & (\HD~100_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~100_q\,
	datad => \HD~1124_q\,
	combout => \HD~3456_combout\);

-- Location: FF_X62_Y40_N25
\HD~1636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1636_q\);

-- Location: LCCOMB_X62_Y40_N24
\HD~3457\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3457_combout\ = (\HD~3456_combout\ & (((\HD~1636_q\) # (!\Add2~6_combout\)))) # (!\HD~3456_combout\ & (\HD~612_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~612_q\,
	datab => \HD~3456_combout\,
	datac => \HD~1636_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3457_combout\);

-- Location: FF_X60_Y42_N17
\HD~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~228_q\);

-- Location: FF_X56_Y42_N7
\HD~1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1252_q\);

-- Location: LCCOMB_X60_Y42_N16
\HD~3463\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3463_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1252_q\))) # (!\Add2~8_combout\ & (\HD~228_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~228_q\,
	datad => \HD~1252_q\,
	combout => \HD~3463_combout\);

-- Location: LCCOMB_X65_Y38_N20
\HD~740feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~740feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~740feeder_combout\);

-- Location: FF_X65_Y38_N21
\HD~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~740feeder_combout\,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~740_q\);

-- Location: FF_X62_Y40_N27
\HD~1764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1764_q\);

-- Location: LCCOMB_X62_Y40_N26
\HD~3464\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3464_combout\ = (\HD~3463_combout\ & (((\HD~1764_q\) # (!\Add2~6_combout\)))) # (!\HD~3463_combout\ & (\HD~740_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3463_combout\,
	datab => \HD~740_q\,
	datac => \HD~1764_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3464_combout\);

-- Location: FF_X72_Y34_N17
\HD~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1060_q\);

-- Location: FF_X69_Y34_N13
\HD~1572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1572_q\);

-- Location: FF_X72_Y34_N11
\HD~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~36_q\);

-- Location: FF_X73_Y34_N5
\HD~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~548_q\);

-- Location: LCCOMB_X72_Y34_N10
\HD~3460\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3460_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~548_q\))) # (!\Add2~6_combout\ & (\HD~36_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~36_q\,
	datad => \HD~548_q\,
	combout => \HD~3460_combout\);

-- Location: LCCOMB_X69_Y34_N12
\HD~3461\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3461_combout\ = (\Add2~8_combout\ & ((\HD~3460_combout\ & ((\HD~1572_q\))) # (!\HD~3460_combout\ & (\HD~1060_q\)))) # (!\Add2~8_combout\ & (((\HD~3460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1060_q\,
	datac => \HD~1572_q\,
	datad => \HD~3460_combout\,
	combout => \HD~3461_combout\);

-- Location: FF_X63_Y43_N19
\HD~1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1188_q\);

-- Location: FF_X63_Y39_N11
\HD~1700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1700_q\);

-- Location: FF_X67_Y32_N1
\HD~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~676_q\);

-- Location: FF_X62_Y39_N15
\HD~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~164_q\);

-- Location: LCCOMB_X62_Y39_N14
\HD~3458\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3458_combout\ = (\Add2~6_combout\ & ((\HD~676_q\) # ((\Add2~8_combout\)))) # (!\Add2~6_combout\ & (((\HD~164_q\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~676_q\,
	datab => \Add2~6_combout\,
	datac => \HD~164_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3458_combout\);

-- Location: LCCOMB_X63_Y39_N10
\HD~3459\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3459_combout\ = (\Add2~8_combout\ & ((\HD~3458_combout\ & ((\HD~1700_q\))) # (!\HD~3458_combout\ & (\HD~1188_q\)))) # (!\Add2~8_combout\ & (((\HD~3458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1188_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1700_q\,
	datad => \HD~3458_combout\,
	combout => \HD~3459_combout\);

-- Location: LCCOMB_X63_Y39_N20
\HD~3462\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3462_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~3459_combout\))) # (!\Add2~2_combout\ & (\HD~3461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3461_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~3459_combout\,
	combout => \HD~3462_combout\);

-- Location: LCCOMB_X63_Y39_N22
\HD~3465\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3465_combout\ = (\Add2~0_combout\ & ((\HD~3462_combout\ & ((\HD~3464_combout\))) # (!\HD~3462_combout\ & (\HD~3457_combout\)))) # (!\Add2~0_combout\ & (((\HD~3462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~3457_combout\,
	datac => \HD~3464_combout\,
	datad => \HD~3462_combout\,
	combout => \HD~3465_combout\);

-- Location: FF_X60_Y36_N29
\HD~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~196_q\);

-- Location: LCCOMB_X55_Y36_N22
\HD~1220feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1220feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~1220feeder_combout\);

-- Location: FF_X55_Y36_N23
\HD~1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1220feeder_combout\,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1220_q\);

-- Location: LCCOMB_X60_Y36_N28
\HD~3473\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3473_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1220_q\))) # (!\Add2~8_combout\ & (\HD~196_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~196_q\,
	datad => \HD~1220_q\,
	combout => \HD~3473_combout\);

-- Location: FF_X60_Y36_N31
\HD~1732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1732_q\);

-- Location: FF_X59_Y36_N9
\HD~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~708_q\);

-- Location: LCCOMB_X60_Y36_N30
\HD~3474\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3474_combout\ = (\Add2~6_combout\ & ((\HD~3473_combout\ & (\HD~1732_q\)) # (!\HD~3473_combout\ & ((\HD~708_q\))))) # (!\Add2~6_combout\ & (\HD~3473_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3473_combout\,
	datac => \HD~1732_q\,
	datad => \HD~708_q\,
	combout => \HD~3474_combout\);

-- Location: FF_X72_Y35_N13
\HD~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~580_q\);

-- Location: FF_X70_Y35_N15
\HD~1604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1604_q\);

-- Location: FF_X72_Y35_N31
\HD~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~68_q\);

-- Location: FF_X70_Y35_N21
\HD~1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1092_q\);

-- Location: LCCOMB_X72_Y35_N30
\HD~3468\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3468_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1092_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~68_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~68_q\,
	datad => \HD~1092_q\,
	combout => \HD~3468_combout\);

-- Location: LCCOMB_X70_Y35_N14
\HD~3469\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3469_combout\ = (\Add2~6_combout\ & ((\HD~3468_combout\ & ((\HD~1604_q\))) # (!\HD~3468_combout\ & (\HD~580_q\)))) # (!\Add2~6_combout\ & (((\HD~3468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~580_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1604_q\,
	datad => \HD~3468_combout\,
	combout => \HD~3469_combout\);

-- Location: LCCOMB_X66_Y36_N20
\HD~1028feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1028feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~1028feeder_combout\);

-- Location: FF_X66_Y36_N21
\HD~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1028feeder_combout\,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1028_q\);

-- Location: FF_X72_Y36_N15
\HD~4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~4_q\);

-- Location: LCCOMB_X72_Y33_N2
\HD~516feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~516feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~516feeder_combout\);

-- Location: FF_X72_Y33_N3
\HD~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~516feeder_combout\,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~516_q\);

-- Location: LCCOMB_X72_Y36_N14
\HD~3470\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3470_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~516_q\))) # (!\Add2~6_combout\ & (\HD~4_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4_q\,
	datad => \HD~516_q\,
	combout => \HD~3470_combout\);

-- Location: FF_X70_Y36_N15
\HD~1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1540_q\);

-- Location: LCCOMB_X70_Y36_N14
\HD~3471\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3471_combout\ = (\HD~3470_combout\ & (((\HD~1540_q\) # (!\Add2~8_combout\)))) # (!\HD~3470_combout\ & (\HD~1028_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1028_q\,
	datab => \HD~3470_combout\,
	datac => \HD~1540_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3471_combout\);

-- Location: LCCOMB_X62_Y35_N22
\HD~3472\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3472_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~3469_combout\)) # (!\Add2~0_combout\ & ((\HD~3471_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3469_combout\,
	datac => \HD~3471_combout\,
	datad => \Add2~0_combout\,
	combout => \HD~3472_combout\);

-- Location: FF_X56_Y34_N3
\HD~1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1156_q\);

-- Location: FF_X60_Y34_N5
\HD~1668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1668_q\);

-- Location: FF_X59_Y34_N9
\HD~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~644_q\);

-- Location: FF_X59_Y34_N3
\HD~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~132_q\);

-- Location: LCCOMB_X59_Y34_N2
\HD~3466\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3466_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~644_q\)) # (!\Add2~6_combout\ & ((\HD~132_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~644_q\,
	datab => \Add2~8_combout\,
	datac => \HD~132_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3466_combout\);

-- Location: LCCOMB_X60_Y34_N4
\HD~3467\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3467_combout\ = (\Add2~8_combout\ & ((\HD~3466_combout\ & ((\HD~1668_q\))) # (!\HD~3466_combout\ & (\HD~1156_q\)))) # (!\Add2~8_combout\ & (((\HD~3466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1156_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1668_q\,
	datad => \HD~3466_combout\,
	combout => \HD~3467_combout\);

-- Location: LCCOMB_X60_Y36_N0
\HD~3475\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3475_combout\ = (\Add2~2_combout\ & ((\HD~3472_combout\ & (\HD~3474_combout\)) # (!\HD~3472_combout\ & ((\HD~3467_combout\))))) # (!\Add2~2_combout\ & (((\HD~3472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3474_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~3472_combout\,
	datad => \HD~3467_combout\,
	combout => \HD~3475_combout\);

-- Location: LCCOMB_X63_Y39_N0
\HD~3476\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3476_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~3465_combout\)) # (!\sector[0]~input_o\ & ((\HD~3475_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3465_combout\,
	datad => \HD~3475_combout\,
	combout => \HD~3476_combout\);

-- Location: FF_X56_Y42_N1
\HD~1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1508_q\);

-- Location: FF_X60_Y42_N11
\HD~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~484_q\);

-- Location: LCCOMB_X60_Y42_N10
\HD~3484\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3484_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~1508_q\)) # (!\Add2~8_combout\ & ((\HD~484_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~1508_q\,
	datac => \HD~484_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3484_combout\);

-- Location: FF_X67_Y37_N25
\HD~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~996_q\);

-- Location: FF_X63_Y41_N5
\HD~2020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2020_q\);

-- Location: LCCOMB_X63_Y41_N4
\HD~3485\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3485_combout\ = (\HD~3484_combout\ & (((\HD~2020_q\) # (!\Add2~6_combout\)))) # (!\HD~3484_combout\ & (\HD~996_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3484_combout\,
	datab => \HD~996_q\,
	datac => \HD~2020_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3485_combout\);

-- Location: FF_X61_Y33_N1
\HD~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~292_q\);

-- Location: LCCOMB_X65_Y33_N10
\HD~804feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~804feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~804feeder_combout\);

-- Location: FF_X65_Y33_N11
\HD~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~804feeder_combout\,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~804_q\);

-- Location: LCCOMB_X61_Y33_N0
\HD~3481\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3481_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~804_q\))) # (!\Add2~6_combout\ & (\HD~292_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~292_q\,
	datad => \HD~804_q\,
	combout => \HD~3481_combout\);

-- Location: FF_X69_Y35_N31
\HD~1828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1828_q\);

-- Location: LCCOMB_X62_Y33_N26
\HD~1316feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1316feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~1316feeder_combout\);

-- Location: FF_X62_Y33_N27
\HD~1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1316feeder_combout\,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1316_q\);

-- Location: LCCOMB_X69_Y35_N30
\HD~3482\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3482_combout\ = (\Add2~8_combout\ & ((\HD~3481_combout\ & (\HD~1828_q\)) # (!\HD~3481_combout\ & ((\HD~1316_q\))))) # (!\Add2~8_combout\ & (\HD~3481_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3481_combout\,
	datac => \HD~1828_q\,
	datad => \HD~1316_q\,
	combout => \HD~3482_combout\);

-- Location: FF_X61_Y35_N17
\HD~1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1444_q\);

-- Location: FF_X65_Y35_N15
\HD~1956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1956_q\);

-- Location: FF_X67_Y32_N11
\HD~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~932_q\);

-- Location: FF_X59_Y35_N27
\HD~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~420_q\);

-- Location: LCCOMB_X59_Y35_N26
\HD~3479\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3479_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~932_q\)) # (!\Add2~6_combout\ & ((\HD~420_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~932_q\,
	datac => \HD~420_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3479_combout\);

-- Location: LCCOMB_X65_Y35_N14
\HD~3480\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3480_combout\ = (\Add2~8_combout\ & ((\HD~3479_combout\ & ((\HD~1956_q\))) # (!\HD~3479_combout\ & (\HD~1444_q\)))) # (!\Add2~8_combout\ & (((\HD~3479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1444_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1956_q\,
	datad => \HD~3479_combout\,
	combout => \HD~3480_combout\);

-- Location: LCCOMB_X69_Y35_N8
\HD~3483\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3483_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~3480_combout\))) # (!\Add2~2_combout\ & (\HD~3482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~3482_combout\,
	datad => \HD~3480_combout\,
	combout => \HD~3483_combout\);

-- Location: FF_X73_Y39_N31
\HD~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~868_q\);

-- Location: LCCOMB_X68_Y41_N24
\HD~1380feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1380feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~1380feeder_combout\);

-- Location: FF_X68_Y41_N25
\HD~1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1380feeder_combout\,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1380_q\);

-- Location: FF_X72_Y41_N3
\HD~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~356_q\);

-- Location: LCCOMB_X72_Y41_N2
\HD~3477\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3477_combout\ = (\Add2~8_combout\ & ((\HD~1380_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~356_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1380_q\,
	datab => \Add2~8_combout\,
	datac => \HD~356_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3477_combout\);

-- Location: FF_X69_Y35_N13
\HD~1892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1892_q\);

-- Location: LCCOMB_X69_Y35_N12
\HD~3478\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3478_combout\ = (\HD~3477_combout\ & (((\HD~1892_q\) # (!\Add2~6_combout\)))) # (!\HD~3477_combout\ & (\HD~868_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~868_q\,
	datab => \HD~3477_combout\,
	datac => \HD~1892_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3478_combout\);

-- Location: LCCOMB_X69_Y35_N2
\HD~3486\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3486_combout\ = (\HD~3483_combout\ & ((\HD~3485_combout\) # ((!\Add2~0_combout\)))) # (!\HD~3483_combout\ & (((\Add2~0_combout\ & \HD~3478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3485_combout\,
	datab => \HD~3483_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3478_combout\,
	combout => \HD~3486_combout\);

-- Location: FF_X55_Y35_N11
\HD~1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1412_q\);

-- Location: FF_X58_Y37_N15
\HD~1924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1924_q\);

-- Location: FF_X59_Y39_N19
\HD~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~388_q\);

-- Location: LCCOMB_X59_Y39_N24
\HD~900feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~900feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~900feeder_combout\);

-- Location: FF_X59_Y39_N25
\HD~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~900feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~900_q\);

-- Location: LCCOMB_X59_Y39_N18
\HD~3446\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3446_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~900_q\))) # (!\Add2~6_combout\ & (\HD~388_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~388_q\,
	datad => \HD~900_q\,
	combout => \HD~3446_combout\);

-- Location: LCCOMB_X58_Y37_N14
\HD~3447\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3447_combout\ = (\Add2~8_combout\ & ((\HD~3446_combout\ & ((\HD~1924_q\))) # (!\HD~3446_combout\ & (\HD~1412_q\)))) # (!\Add2~8_combout\ & (((\HD~3446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1412_q\,
	datac => \HD~1924_q\,
	datad => \HD~3446_combout\,
	combout => \HD~3447_combout\);

-- Location: FF_X56_Y40_N1
\HD~1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1476_q\);

-- Location: FF_X55_Y37_N25
\HD~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~452_q\);

-- Location: LCCOMB_X55_Y37_N24
\HD~3453\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3453_combout\ = (\Add2~8_combout\ & ((\HD~1476_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~452_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1476_q\,
	datac => \HD~452_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3453_combout\);

-- Location: FF_X56_Y37_N25
\HD~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~964_q\);

-- Location: FF_X58_Y37_N25
\HD~1988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1988_q\);

-- Location: LCCOMB_X58_Y37_N24
\HD~3454\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3454_combout\ = (\HD~3453_combout\ & (((\HD~1988_q\) # (!\Add2~6_combout\)))) # (!\HD~3453_combout\ & (\HD~964_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3453_combout\,
	datab => \HD~964_q\,
	datac => \HD~1988_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3454_combout\);

-- Location: LCCOMB_X68_Y37_N4
\HD~1348feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1348feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~1348feeder_combout\);

-- Location: FF_X68_Y37_N5
\HD~1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1348feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1348_q\);

-- Location: FF_X67_Y39_N15
\HD~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~324_q\);

-- Location: LCCOMB_X67_Y39_N14
\HD~3448\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3448_combout\ = (\Add2~8_combout\ & ((\HD~1348_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~324_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1348_q\,
	datab => \Add2~8_combout\,
	datac => \HD~324_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3448_combout\);

-- Location: FF_X68_Y39_N23
\HD~1860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1860_q\);

-- Location: FF_X68_Y39_N13
\HD~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~836_q\);

-- Location: LCCOMB_X68_Y39_N22
\HD~3449\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3449_combout\ = (\HD~3448_combout\ & (((\HD~1860_q\)) # (!\Add2~6_combout\))) # (!\HD~3448_combout\ & (\Add2~6_combout\ & ((\HD~836_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3448_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1860_q\,
	datad => \HD~836_q\,
	combout => \HD~3449_combout\);

-- Location: FF_X63_Y35_N21
\HD~1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1284_q\);

-- Location: FF_X66_Y35_N29
\HD~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~772_q\);

-- Location: FF_X66_Y34_N27
\HD~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~260_q\);

-- Location: LCCOMB_X66_Y34_N26
\HD~3450\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3450_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~772_q\)) # (!\Add2~6_combout\ & ((\HD~260_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~772_q\,
	datab => \Add2~8_combout\,
	datac => \HD~260_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3450_combout\);

-- Location: FF_X62_Y35_N29
\HD~1796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1796_q\);

-- Location: LCCOMB_X62_Y35_N28
\HD~3451\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3451_combout\ = (\HD~3450_combout\ & (((\HD~1796_q\) # (!\Add2~8_combout\)))) # (!\HD~3450_combout\ & (\HD~1284_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1284_q\,
	datab => \HD~3450_combout\,
	datac => \HD~1796_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3451_combout\);

-- Location: LCCOMB_X69_Y35_N0
\HD~3452\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3452_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~3449_combout\)) # (!\Add2~0_combout\ & ((\HD~3451_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3449_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3451_combout\,
	combout => \HD~3452_combout\);

-- Location: LCCOMB_X69_Y35_N10
\HD~3455\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3455_combout\ = (\Add2~2_combout\ & ((\HD~3452_combout\ & ((\HD~3454_combout\))) # (!\HD~3452_combout\ & (\HD~3447_combout\)))) # (!\Add2~2_combout\ & (((\HD~3452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3447_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~3454_combout\,
	datad => \HD~3452_combout\,
	combout => \HD~3455_combout\);

-- Location: LCCOMB_X69_Y35_N4
\HD~3487\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3487_combout\ = (\HD~3476_combout\ & ((\HD~3486_combout\) # ((!\Add2~4_combout\)))) # (!\HD~3476_combout\ & (((\Add2~4_combout\ & \HD~3455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3476_combout\,
	datab => \HD~3486_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3455_combout\,
	combout => \HD~3487_combout\);

-- Location: FF_X69_Y45_N31
\HD~2660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2660_q\);

-- Location: FF_X69_Y47_N9
\HD~2788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2788_q\);

-- Location: FF_X72_Y47_N27
\HD~2596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2596_q\);

-- Location: FF_X72_Y47_N1
\HD~2724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2724_q\);

-- Location: LCCOMB_X72_Y47_N26
\HD~3489\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3489_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2724_q\))) # (!\Add2~2_combout\ & (\HD~2596_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2596_q\,
	datad => \HD~2724_q\,
	combout => \HD~3489_combout\);

-- Location: LCCOMB_X69_Y47_N8
\HD~3490\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3490_combout\ = (\Add2~0_combout\ & ((\HD~3489_combout\ & ((\HD~2788_q\))) # (!\HD~3489_combout\ & (\HD~2660_q\)))) # (!\Add2~0_combout\ & (((\HD~3489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2660_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2788_q\,
	datad => \HD~3489_combout\,
	combout => \HD~3490_combout\);

-- Location: FF_X68_Y47_N9
\HD~2948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2948_q\);

-- Location: FF_X68_Y47_N27
\HD~3012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3012_q\);

-- Location: FF_X70_Y43_N19
\HD~2820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2820_q\);

-- Location: LCCOMB_X70_Y43_N24
\HD~2884feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2884feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~2884feeder_combout\);

-- Location: FF_X70_Y43_N25
\HD~2884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2884feeder_combout\,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2884_q\);

-- Location: LCCOMB_X70_Y43_N18
\HD~3491\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3491_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2884_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2820_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2820_q\,
	datad => \HD~2884_q\,
	combout => \HD~3491_combout\);

-- Location: LCCOMB_X68_Y47_N26
\HD~3492\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3492_combout\ = (\Add2~2_combout\ & ((\HD~3491_combout\ & ((\HD~3012_q\))) # (!\HD~3491_combout\ & (\HD~2948_q\)))) # (!\Add2~2_combout\ & (((\HD~3491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2948_q\,
	datac => \HD~3012_q\,
	datad => \HD~3491_combout\,
	combout => \HD~3492_combout\);

-- Location: LCCOMB_X72_Y43_N0
\HD~2628feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2628feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~2628feeder_combout\);

-- Location: FF_X72_Y43_N1
\HD~2628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2628feeder_combout\,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2628_q\);

-- Location: FF_X73_Y43_N1
\HD~2564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2564_q\);

-- Location: LCCOMB_X73_Y43_N0
\HD~3493\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3493_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2628_q\)) # (!\Add2~0_combout\ & ((\HD~2564_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2628_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2564_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3493_combout\);

-- Location: FF_X73_Y47_N31
\HD~2756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2756_q\);

-- Location: FF_X74_Y47_N17
\HD~2692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2692_q\);

-- Location: LCCOMB_X73_Y47_N30
\HD~3494\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3494_combout\ = (\Add2~2_combout\ & ((\HD~3493_combout\ & (\HD~2756_q\)) # (!\HD~3493_combout\ & ((\HD~2692_q\))))) # (!\Add2~2_combout\ & (\HD~3493_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3493_combout\,
	datac => \HD~2756_q\,
	datad => \HD~2692_q\,
	combout => \HD~3494_combout\);

-- Location: LCCOMB_X69_Y47_N26
\HD~3495\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3495_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~3492_combout\)) # (!\Add2~4_combout\ & ((\HD~3494_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~3492_combout\,
	datad => \HD~3494_combout\,
	combout => \HD~3495_combout\);

-- Location: FF_X69_Y45_N1
\HD~2916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2916_q\);

-- Location: FF_X69_Y47_N29
\HD~3044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3044_q\);

-- Location: FF_X68_Y45_N17
\HD~2852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2852_q\);

-- Location: LCCOMB_X67_Y45_N24
\HD~2980feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2980feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~2980feeder_combout\);

-- Location: FF_X67_Y45_N25
\HD~2980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2980feeder_combout\,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2980_q\);

-- Location: LCCOMB_X68_Y45_N16
\HD~3496\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3496_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2980_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2852_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2852_q\,
	datad => \HD~2980_q\,
	combout => \HD~3496_combout\);

-- Location: LCCOMB_X69_Y47_N28
\HD~3497\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3497_combout\ = (\Add2~0_combout\ & ((\HD~3496_combout\ & ((\HD~3044_q\))) # (!\HD~3496_combout\ & (\HD~2916_q\)))) # (!\Add2~0_combout\ & (((\HD~3496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2916_q\,
	datab => \Add2~0_combout\,
	datac => \HD~3044_q\,
	datad => \HD~3496_combout\,
	combout => \HD~3497_combout\);

-- Location: LCCOMB_X69_Y47_N14
\HD~3498\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3498_combout\ = (\sector[0]~input_o\ & ((\HD~3495_combout\ & ((\HD~3497_combout\))) # (!\HD~3495_combout\ & (\HD~3490_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3490_combout\,
	datac => \HD~3495_combout\,
	datad => \HD~3497_combout\,
	combout => \HD~3498_combout\);

-- Location: LCCOMB_X58_Y46_N26
\HD~2372feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2372feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~2372feeder_combout\);

-- Location: FF_X58_Y46_N27
\HD~2372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2372feeder_combout\,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2372_q\);

-- Location: FF_X57_Y44_N5
\HD~2308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2308_q\);

-- Location: LCCOMB_X57_Y44_N4
\HD~3499\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3499_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2372_q\)) # (!\Add2~0_combout\ & ((\HD~2308_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2372_q\,
	datac => \HD~2308_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3499_combout\);

-- Location: FF_X57_Y48_N17
\HD~2500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2500_q\);

-- Location: LCCOMB_X61_Y46_N8
\HD~2436feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2436feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~2436feeder_combout\);

-- Location: FF_X61_Y46_N9
\HD~2436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2436feeder_combout\,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2436_q\);

-- Location: LCCOMB_X57_Y48_N16
\HD~3500\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3500_combout\ = (\HD~3499_combout\ & (((\HD~2500_q\)) # (!\Add2~2_combout\))) # (!\HD~3499_combout\ & (\Add2~2_combout\ & ((\HD~2436_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3499_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2500_q\,
	datad => \HD~2436_q\,
	combout => \HD~3500_combout\);

-- Location: FF_X59_Y48_N3
\HD~2340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2340_q\);

-- Location: LCCOMB_X58_Y45_N28
\HD~2468feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2468feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD~2468feeder_combout\);

-- Location: FF_X58_Y45_N29
\HD~2468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2468feeder_combout\,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2468_q\);

-- Location: LCCOMB_X59_Y48_N2
\HD~3506\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3506_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2468_q\))) # (!\Add2~2_combout\ & (\HD~2340_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2340_q\,
	datad => \HD~2468_q\,
	combout => \HD~3506_combout\);

-- Location: FF_X59_Y47_N25
\HD~2532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2532_q\);

-- Location: FF_X59_Y48_N1
\HD~2404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2404_q\);

-- Location: LCCOMB_X59_Y47_N24
\HD~3507\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3507_combout\ = (\HD~3506_combout\ & (((\HD~2532_q\)) # (!\Add2~0_combout\))) # (!\HD~3506_combout\ & (\Add2~0_combout\ & ((\HD~2404_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3506_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2532_q\,
	datad => \HD~2404_q\,
	combout => \HD~3507_combout\);

-- Location: FF_X60_Y49_N1
\HD~2148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2148_q\);

-- Location: FF_X59_Y49_N7
\HD~2276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2276_q\);

-- Location: FF_X60_Y49_N11
\HD~2084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2084_q\);

-- Location: FF_X59_Y49_N29
\HD~2212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2212_q\);

-- Location: LCCOMB_X60_Y49_N10
\HD~3501\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3501_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2212_q\))) # (!\Add2~2_combout\ & (\HD~2084_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2084_q\,
	datad => \HD~2212_q\,
	combout => \HD~3501_combout\);

-- Location: LCCOMB_X59_Y49_N6
\HD~3502\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3502_combout\ = (\Add2~0_combout\ & ((\HD~3501_combout\ & ((\HD~2276_q\))) # (!\HD~3501_combout\ & (\HD~2148_q\)))) # (!\Add2~0_combout\ & (((\HD~3501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2148_q\,
	datac => \HD~2276_q\,
	datad => \HD~3501_combout\,
	combout => \HD~3502_combout\);

-- Location: FF_X62_Y48_N11
\HD~2052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2052_q\);

-- Location: FF_X62_Y48_N25
\HD~2116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2116_q\);

-- Location: LCCOMB_X62_Y48_N10
\HD~3503\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3503_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2116_q\))) # (!\Add2~0_combout\ & (\HD~2052_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2052_q\,
	datad => \HD~2116_q\,
	combout => \HD~3503_combout\);

-- Location: FF_X61_Y48_N3
\HD~2244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2244_q\);

-- Location: FF_X61_Y48_N1
\HD~2180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2180_q\);

-- Location: LCCOMB_X61_Y48_N2
\HD~3504\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3504_combout\ = (\Add2~2_combout\ & ((\HD~3503_combout\ & (\HD~2244_q\)) # (!\HD~3503_combout\ & ((\HD~2180_q\))))) # (!\Add2~2_combout\ & (\HD~3503_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3503_combout\,
	datac => \HD~2244_q\,
	datad => \HD~2180_q\,
	combout => \HD~3504_combout\);

-- Location: LCCOMB_X69_Y47_N0
\HD~3505\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3505_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~3502_combout\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & ((\HD~3504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~3502_combout\,
	datad => \HD~3504_combout\,
	combout => \HD~3505_combout\);

-- Location: LCCOMB_X69_Y47_N10
\HD~3508\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3508_combout\ = (\Add2~4_combout\ & ((\HD~3505_combout\ & ((\HD~3507_combout\))) # (!\HD~3505_combout\ & (\HD~3500_combout\)))) # (!\Add2~4_combout\ & (((\HD~3505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3500_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3507_combout\,
	datad => \HD~3505_combout\,
	combout => \HD~3508_combout\);

-- Location: LCCOMB_X69_Y47_N20
\HD~3509\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3509_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~3498_combout\)) # (!\Add2~6_combout\ & ((\HD~3508_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3498_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~3508_combout\,
	combout => \HD~3509_combout\);

-- Location: FF_X61_Y31_N15
\HD~3108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3108_q\);

-- Location: FF_X61_Y31_N17
\HD~3076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3076_q\);

-- Location: LCCOMB_X61_Y31_N16
\HD~3488\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3488_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & (\HD~3108_q\)) # (!\sector[0]~input_o\ & ((\HD~3076_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3108_q\,
	datac => \HD~3076_q\,
	datad => \HD~3227_combout\,
	combout => \HD~3488_combout\);

-- Location: LCCOMB_X61_Y31_N26
\HD~3510\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3510_combout\ = (\Add2~10_combout\ & (((\HD~3509_combout\) # (\HD~3488_combout\)))) # (!\Add2~10_combout\ & (\HD~3487_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3487_combout\,
	datab => \Add2~10_combout\,
	datac => \HD~3509_combout\,
	datad => \HD~3488_combout\,
	combout => \HD~3510_combout\);

-- Location: IOIBUF_X115_Y35_N15
\data_write[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(5),
	o => \data_write[5]~input_o\);

-- Location: FF_X57_Y41_N1
\HD~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~485_q\);

-- Location: FF_X61_Y41_N1
\HD~1509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1509_q\);

-- Location: LCCOMB_X57_Y41_N0
\HD~3549\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3549_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1509_q\))) # (!\Add2~8_combout\ & (\HD~485_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~485_q\,
	datad => \HD~1509_q\,
	combout => \HD~3549_combout\);

-- Location: FF_X63_Y42_N7
\HD~2021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2021_q\);

-- Location: FF_X63_Y42_N29
\HD~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~997_q\);

-- Location: LCCOMB_X63_Y42_N6
\HD~3550\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3550_combout\ = (\HD~3549_combout\ & (((\HD~2021_q\)) # (!\Add2~6_combout\))) # (!\HD~3549_combout\ & (\Add2~6_combout\ & ((\HD~997_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3549_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~2021_q\,
	datad => \HD~997_q\,
	combout => \HD~3550_combout\);

-- Location: FF_X65_Y38_N25
\HD~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~741_q\);

-- Location: FF_X63_Y38_N7
\HD~1765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1765_q\);

-- Location: FF_X58_Y40_N5
\HD~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~229_q\);

-- Location: FF_X56_Y42_N3
\HD~1253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1253_q\);

-- Location: LCCOMB_X58_Y40_N4
\HD~3542\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3542_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1253_q\))) # (!\Add2~8_combout\ & (\HD~229_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~229_q\,
	datad => \HD~1253_q\,
	combout => \HD~3542_combout\);

-- Location: LCCOMB_X63_Y38_N6
\HD~3543\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3543_combout\ = (\Add2~6_combout\ & ((\HD~3542_combout\ & ((\HD~1765_q\))) # (!\HD~3542_combout\ & (\HD~741_q\)))) # (!\Add2~6_combout\ & (((\HD~3542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~741_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1765_q\,
	datad => \HD~3542_combout\,
	combout => \HD~3543_combout\);

-- Location: FF_X54_Y37_N17
\HD~1477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1477_q\);

-- Location: FF_X58_Y37_N3
\HD~1989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1989_q\);

-- Location: FF_X55_Y37_N19
\HD~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~453_q\);

-- Location: LCCOMB_X56_Y37_N2
\HD~965feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~965feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~965feeder_combout\);

-- Location: FF_X56_Y37_N3
\HD~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~965feeder_combout\,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~965_q\);

-- Location: LCCOMB_X55_Y37_N18
\HD~3544\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3544_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~965_q\))) # (!\Add2~6_combout\ & (\HD~453_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~453_q\,
	datad => \HD~965_q\,
	combout => \HD~3544_combout\);

-- Location: LCCOMB_X58_Y37_N2
\HD~3545\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3545_combout\ = (\Add2~8_combout\ & ((\HD~3544_combout\ & ((\HD~1989_q\))) # (!\HD~3544_combout\ & (\HD~1477_q\)))) # (!\Add2~8_combout\ & (((\HD~3544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1477_q\,
	datac => \HD~1989_q\,
	datad => \HD~3544_combout\,
	combout => \HD~3545_combout\);

-- Location: LCCOMB_X58_Y34_N0
\HD~709feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~709feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~709feeder_combout\);

-- Location: FF_X58_Y34_N1
\HD~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~709feeder_combout\,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~709_q\);

-- Location: FF_X56_Y38_N5
\HD~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~197_q\);

-- Location: LCCOMB_X56_Y38_N4
\HD~3546\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3546_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~709_q\)) # (!\Add2~6_combout\ & ((\HD~197_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~709_q\,
	datac => \HD~197_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3546_combout\);

-- Location: FF_X56_Y38_N7
\HD~1733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1733_q\);

-- Location: LCCOMB_X54_Y36_N26
\HD~1221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1221feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~1221feeder_combout\);

-- Location: FF_X54_Y36_N27
\HD~1221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1221feeder_combout\,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1221_q\);

-- Location: LCCOMB_X56_Y38_N6
\HD~3547\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3547_combout\ = (\Add2~8_combout\ & ((\HD~3546_combout\ & (\HD~1733_q\)) # (!\HD~3546_combout\ & ((\HD~1221_q\))))) # (!\Add2~8_combout\ & (\HD~3546_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3546_combout\,
	datac => \HD~1733_q\,
	datad => \HD~1221_q\,
	combout => \HD~3547_combout\);

-- Location: LCCOMB_X56_Y38_N0
\HD~3548\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3548_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~3545_combout\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & ((\HD~3547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3545_combout\,
	datad => \HD~3547_combout\,
	combout => \HD~3548_combout\);

-- Location: LCCOMB_X63_Y39_N18
\HD~3551\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3551_combout\ = (\sector[0]~input_o\ & ((\HD~3548_combout\ & (\HD~3550_combout\)) # (!\HD~3548_combout\ & ((\HD~3543_combout\))))) # (!\sector[0]~input_o\ & (((\HD~3548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3550_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3543_combout\,
	datad => \HD~3548_combout\,
	combout => \HD~3551_combout\);

-- Location: LCCOMB_X65_Y37_N0
\HD~837feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~837feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~837feeder_combout\);

-- Location: FF_X65_Y37_N1
\HD~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~837feeder_combout\,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~837_q\);

-- Location: FF_X61_Y37_N17
\HD~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~325_q\);

-- Location: LCCOMB_X61_Y37_N16
\HD~3511\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3511_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~837_q\)) # (!\Add2~6_combout\ & ((\HD~325_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~837_q\,
	datab => \Add2~8_combout\,
	datac => \HD~325_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3511_combout\);

-- Location: FF_X68_Y35_N15
\HD~1861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1861_q\);

-- Location: LCCOMB_X68_Y37_N6
\HD~1349feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1349feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~1349feeder_combout\);

-- Location: FF_X68_Y37_N7
\HD~1349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1349feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1349_q\);

-- Location: LCCOMB_X68_Y35_N14
\HD~3512\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3512_combout\ = (\Add2~8_combout\ & ((\HD~3511_combout\ & (\HD~1861_q\)) # (!\HD~3511_combout\ & ((\HD~1349_q\))))) # (!\Add2~8_combout\ & (\HD~3511_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3511_combout\,
	datac => \HD~1861_q\,
	datad => \HD~1349_q\,
	combout => \HD~3512_combout\);

-- Location: LCCOMB_X70_Y41_N12
\HD~1381feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1381feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~1381feeder_combout\);

-- Location: FF_X70_Y41_N13
\HD~1381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1381feeder_combout\,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1381_q\);

-- Location: FF_X72_Y41_N5
\HD~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~357_q\);

-- Location: LCCOMB_X72_Y41_N4
\HD~3518\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3518_combout\ = (\Add2~8_combout\ & ((\HD~1381_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~357_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1381_q\,
	datab => \Add2~8_combout\,
	datac => \HD~357_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3518_combout\);

-- Location: FF_X69_Y35_N15
\HD~1893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1893_q\);

-- Location: FF_X73_Y39_N9
\HD~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~869_q\);

-- Location: LCCOMB_X69_Y35_N14
\HD~3519\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3519_combout\ = (\HD~3518_combout\ & (((\HD~1893_q\)) # (!\Add2~6_combout\))) # (!\HD~3518_combout\ & (\Add2~6_combout\ & ((\HD~869_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3518_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1893_q\,
	datad => \HD~869_q\,
	combout => \HD~3519_combout\);

-- Location: FF_X69_Y41_N17
\HD~1093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1093_q\);

-- Location: FF_X69_Y37_N23
\HD~1605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1605_q\);

-- Location: FF_X72_Y35_N3
\HD~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~69_q\);

-- Location: FF_X72_Y35_N1
\HD~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~581_q\);

-- Location: LCCOMB_X72_Y35_N2
\HD~3515\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3515_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~581_q\))) # (!\Add2~6_combout\ & (\HD~69_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~69_q\,
	datad => \HD~581_q\,
	combout => \HD~3515_combout\);

-- Location: LCCOMB_X69_Y37_N22
\HD~3516\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3516_combout\ = (\Add2~8_combout\ & ((\HD~3515_combout\ & ((\HD~1605_q\))) # (!\HD~3515_combout\ & (\HD~1093_q\)))) # (!\Add2~8_combout\ & (((\HD~3515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1093_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1605_q\,
	datad => \HD~3515_combout\,
	combout => \HD~3516_combout\);

-- Location: FF_X72_Y38_N1
\HD~1125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1125_q\);

-- Location: FF_X70_Y38_N1
\HD~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~101_q\);

-- Location: LCCOMB_X70_Y38_N0
\HD~3513\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3513_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~1125_q\)) # (!\Add2~8_combout\ & ((\HD~101_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~1125_q\,
	datac => \HD~101_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3513_combout\);

-- Location: FF_X69_Y37_N29
\HD~1637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1637_q\);

-- Location: FF_X65_Y38_N31
\HD~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~613_q\);

-- Location: LCCOMB_X69_Y37_N28
\HD~3514\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3514_combout\ = (\HD~3513_combout\ & (((\HD~1637_q\)) # (!\Add2~6_combout\))) # (!\HD~3513_combout\ & (\Add2~6_combout\ & ((\HD~613_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3513_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1637_q\,
	datad => \HD~613_q\,
	combout => \HD~3514_combout\);

-- Location: LCCOMB_X69_Y37_N16
\HD~3517\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3517_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~3514_combout\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~3516_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~3516_combout\,
	datad => \HD~3514_combout\,
	combout => \HD~3517_combout\);

-- Location: LCCOMB_X69_Y35_N24
\HD~3520\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3520_combout\ = (\Add2~4_combout\ & ((\HD~3517_combout\ & ((\HD~3519_combout\))) # (!\HD~3517_combout\ & (\HD~3512_combout\)))) # (!\Add2~4_combout\ & (((\HD~3517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3512_combout\,
	datab => \HD~3519_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3517_combout\,
	combout => \HD~3520_combout\);

-- Location: LCCOMB_X57_Y36_N8
\HD~1413feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1413feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~1413feeder_combout\);

-- Location: FF_X57_Y36_N9
\HD~1413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1413feeder_combout\,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1413_q\);

-- Location: FF_X60_Y39_N3
\HD~1925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1925_q\);

-- Location: LCCOMB_X59_Y39_N4
\HD~901feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~901feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~901feeder_combout\);

-- Location: FF_X59_Y39_N5
\HD~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~901feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~901_q\);

-- Location: FF_X59_Y39_N15
\HD~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~389_q\);

-- Location: LCCOMB_X59_Y39_N14
\HD~3523\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3523_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~901_q\)) # (!\Add2~6_combout\ & ((\HD~389_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~901_q\,
	datac => \HD~389_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3523_combout\);

-- Location: LCCOMB_X60_Y39_N2
\HD~3524\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3524_combout\ = (\Add2~8_combout\ & ((\HD~3523_combout\ & ((\HD~1925_q\))) # (!\HD~3523_combout\ & (\HD~1413_q\)))) # (!\Add2~8_combout\ & (((\HD~3523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1413_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1925_q\,
	datad => \HD~3523_combout\,
	combout => \HD~3524_combout\);

-- Location: LCCOMB_X56_Y34_N20
\HD~1157feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1157feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~1157feeder_combout\);

-- Location: FF_X56_Y34_N21
\HD~1157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1157feeder_combout\,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1157_q\);

-- Location: FF_X63_Y34_N29
\HD~1669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1669_q\);

-- Location: LCCOMB_X59_Y34_N12
\HD~645feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~645feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~645feeder_combout\);

-- Location: FF_X59_Y34_N13
\HD~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~645feeder_combout\,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~645_q\);

-- Location: FF_X59_Y34_N23
\HD~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~133_q\);

-- Location: LCCOMB_X59_Y34_N22
\HD~3525\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3525_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~645_q\)) # (!\Add2~6_combout\ & ((\HD~133_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~645_q\,
	datab => \Add2~8_combout\,
	datac => \HD~133_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3525_combout\);

-- Location: LCCOMB_X63_Y34_N28
\HD~3526\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3526_combout\ = (\Add2~8_combout\ & ((\HD~3525_combout\ & ((\HD~1669_q\))) # (!\HD~3525_combout\ & (\HD~1157_q\)))) # (!\Add2~8_combout\ & (((\HD~3525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1157_q\,
	datac => \HD~1669_q\,
	datad => \HD~3525_combout\,
	combout => \HD~3526_combout\);

-- Location: LCCOMB_X59_Y33_N6
\HD~3527\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3527_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~3524_combout\)) # (!\Add2~4_combout\ & ((\HD~3526_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3524_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~3526_combout\,
	combout => \HD~3527_combout\);

-- Location: FF_X59_Y35_N21
\HD~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~421_q\);

-- Location: FF_X61_Y35_N11
\HD~1445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1445_q\);

-- Location: LCCOMB_X59_Y35_N20
\HD~3528\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3528_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1445_q\))) # (!\Add2~8_combout\ & (\HD~421_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~421_q\,
	datad => \HD~1445_q\,
	combout => \HD~3528_combout\);

-- Location: FF_X59_Y33_N1
\HD~1957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1957_q\);

-- Location: FF_X62_Y34_N27
\HD~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~933_q\);

-- Location: LCCOMB_X59_Y33_N0
\HD~3529\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3529_combout\ = (\Add2~6_combout\ & ((\HD~3528_combout\ & (\HD~1957_q\)) # (!\HD~3528_combout\ & ((\HD~933_q\))))) # (!\Add2~6_combout\ & (\HD~3528_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3528_combout\,
	datac => \HD~1957_q\,
	datad => \HD~933_q\,
	combout => \HD~3529_combout\);

-- Location: FF_X62_Y34_N1
\HD~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~677_q\);

-- Location: FF_X59_Y33_N5
\HD~1701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1701_q\);

-- Location: FF_X58_Y40_N3
\HD~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~165_q\);

-- Location: LCCOMB_X63_Y43_N28
\HD~1189feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1189feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~1189feeder_combout\);

-- Location: FF_X63_Y43_N29
\HD~1189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1189feeder_combout\,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1189_q\);

-- Location: LCCOMB_X58_Y40_N2
\HD~3521\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3521_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1189_q\))) # (!\Add2~8_combout\ & (\HD~165_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~165_q\,
	datad => \HD~1189_q\,
	combout => \HD~3521_combout\);

-- Location: LCCOMB_X59_Y33_N4
\HD~3522\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3522_combout\ = (\Add2~6_combout\ & ((\HD~3521_combout\ & ((\HD~1701_q\))) # (!\HD~3521_combout\ & (\HD~677_q\)))) # (!\Add2~6_combout\ & (((\HD~3521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~677_q\,
	datac => \HD~1701_q\,
	datad => \HD~3521_combout\,
	combout => \HD~3522_combout\);

-- Location: LCCOMB_X59_Y33_N26
\HD~3530\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3530_combout\ = (\HD~3527_combout\ & ((\HD~3529_combout\) # ((!\sector[0]~input_o\)))) # (!\HD~3527_combout\ & (((\HD~3522_combout\ & \sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3527_combout\,
	datab => \HD~3529_combout\,
	datac => \HD~3522_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~3530_combout\);

-- Location: LCCOMB_X65_Y33_N12
\HD~773feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~773feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~773feeder_combout\);

-- Location: FF_X65_Y33_N13
\HD~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~773feeder_combout\,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~773_q\);

-- Location: FF_X66_Y34_N13
\HD~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~261_q\);

-- Location: LCCOMB_X66_Y34_N12
\HD~3531\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3531_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~773_q\)) # (!\Add2~6_combout\ & ((\HD~261_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~773_q\,
	datab => \Add2~8_combout\,
	datac => \HD~261_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3531_combout\);

-- Location: FF_X62_Y35_N9
\HD~1797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1797_q\);

-- Location: LCCOMB_X63_Y35_N22
\HD~1285feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1285feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~1285feeder_combout\);

-- Location: FF_X63_Y35_N23
\HD~1285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1285feeder_combout\,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1285_q\);

-- Location: LCCOMB_X62_Y35_N8
\HD~3532\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3532_combout\ = (\Add2~8_combout\ & ((\HD~3531_combout\ & (\HD~1797_q\)) # (!\HD~3531_combout\ & ((\HD~1285_q\))))) # (!\Add2~8_combout\ & (\HD~3531_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3531_combout\,
	datac => \HD~1797_q\,
	datad => \HD~1285_q\,
	combout => \HD~3532_combout\);

-- Location: LCCOMB_X66_Y36_N22
\HD~1029feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1029feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~1029feeder_combout\);

-- Location: FF_X66_Y36_N23
\HD~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1029feeder_combout\,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1029_q\);

-- Location: FF_X69_Y36_N31
\HD~1541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1541_q\);

-- Location: FF_X72_Y36_N9
\HD~5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~5_q\);

-- Location: FF_X72_Y33_N5
\HD~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~517_q\);

-- Location: LCCOMB_X72_Y36_N8
\HD~3535\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3535_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~517_q\))) # (!\Add2~6_combout\ & (\HD~5_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~5_q\,
	datad => \HD~517_q\,
	combout => \HD~3535_combout\);

-- Location: LCCOMB_X69_Y36_N30
\HD~3536\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3536_combout\ = (\Add2~8_combout\ & ((\HD~3535_combout\ & ((\HD~1541_q\))) # (!\HD~3535_combout\ & (\HD~1029_q\)))) # (!\Add2~8_combout\ & (((\HD~3535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1029_q\,
	datac => \HD~1541_q\,
	datad => \HD~3535_combout\,
	combout => \HD~3536_combout\);

-- Location: FF_X72_Y34_N23
\HD~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~37_q\);

-- Location: FF_X72_Y34_N13
\HD~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1061_q\);

-- Location: LCCOMB_X72_Y34_N22
\HD~3533\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3533_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1061_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~37_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~37_q\,
	datad => \HD~1061_q\,
	combout => \HD~3533_combout\);

-- Location: FF_X69_Y34_N9
\HD~1573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1573_q\);

-- Location: FF_X69_Y34_N7
\HD~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~549_q\);

-- Location: LCCOMB_X69_Y34_N8
\HD~3534\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3534_combout\ = (\Add2~6_combout\ & ((\HD~3533_combout\ & (\HD~1573_q\)) # (!\HD~3533_combout\ & ((\HD~549_q\))))) # (!\Add2~6_combout\ & (\HD~3533_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3533_combout\,
	datac => \HD~1573_q\,
	datad => \HD~549_q\,
	combout => \HD~3534_combout\);

-- Location: LCCOMB_X67_Y34_N0
\HD~3537\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3537_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~3534_combout\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~3536_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~3536_combout\,
	datad => \HD~3534_combout\,
	combout => \HD~3537_combout\);

-- Location: LCCOMB_X65_Y33_N14
\HD~805feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~805feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~805feeder_combout\);

-- Location: FF_X65_Y33_N15
\HD~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~805feeder_combout\,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~805_q\);

-- Location: FF_X63_Y33_N15
\HD~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~293_q\);

-- Location: LCCOMB_X62_Y33_N12
\HD~1317feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1317feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~1317feeder_combout\);

-- Location: FF_X62_Y33_N13
\HD~1317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1317feeder_combout\,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1317_q\);

-- Location: LCCOMB_X63_Y33_N14
\HD~3538\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3538_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1317_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~293_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~293_q\,
	datad => \HD~1317_q\,
	combout => \HD~3538_combout\);

-- Location: FF_X69_Y35_N19
\HD~1829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1829_q\);

-- Location: LCCOMB_X69_Y35_N18
\HD~3539\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3539_combout\ = (\HD~3538_combout\ & (((\HD~1829_q\) # (!\Add2~6_combout\)))) # (!\HD~3538_combout\ & (\HD~805_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~805_q\,
	datab => \HD~3538_combout\,
	datac => \HD~1829_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3539_combout\);

-- Location: LCCOMB_X69_Y35_N20
\HD~3540\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3540_combout\ = (\HD~3537_combout\ & (((\HD~3539_combout\) # (!\Add2~4_combout\)))) # (!\HD~3537_combout\ & (\HD~3532_combout\ & (\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3532_combout\,
	datab => \HD~3537_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3539_combout\,
	combout => \HD~3540_combout\);

-- Location: LCCOMB_X69_Y35_N6
\HD~3541\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3541_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~3530_combout\)) # (!\Add2~2_combout\ & ((\HD~3540_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~3530_combout\,
	datad => \HD~3540_combout\,
	combout => \HD~3541_combout\);

-- Location: LCCOMB_X69_Y35_N16
\HD~3552\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3552_combout\ = (\Add2~0_combout\ & ((\HD~3541_combout\ & (\HD~3551_combout\)) # (!\HD~3541_combout\ & ((\HD~3520_combout\))))) # (!\Add2~0_combout\ & (((\HD~3541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3551_combout\,
	datab => \HD~3520_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3541_combout\,
	combout => \HD~3552_combout\);

-- Location: FF_X73_Y41_N15
\HD~3077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3077_q\);

-- Location: FF_X73_Y41_N21
\HD~3109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3109_q\);

-- Location: LCCOMB_X73_Y41_N14
\HD~3553\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3553_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3109_q\))) # (!\sector[0]~input_o\ & (\HD~3077_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3077_q\,
	datad => \HD~3109_q\,
	combout => \HD~3553_combout\);

-- Location: FF_X67_Y45_N27
\HD~2981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2981_q\);

-- Location: FF_X68_Y45_N27
\HD~2853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2853_q\);

-- Location: LCCOMB_X68_Y45_N26
\HD~3561\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3561_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2981_q\)) # (!\Add2~2_combout\ & ((\HD~2853_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2981_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2853_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3561_combout\);

-- Location: FF_X70_Y47_N13
\HD~3045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3045_q\);

-- Location: FF_X70_Y44_N25
\HD~2917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2917_q\);

-- Location: LCCOMB_X70_Y47_N12
\HD~3562\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3562_combout\ = (\Add2~0_combout\ & ((\HD~3561_combout\ & (\HD~3045_q\)) # (!\HD~3561_combout\ & ((\HD~2917_q\))))) # (!\Add2~0_combout\ & (\HD~3561_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~3561_combout\,
	datac => \HD~3045_q\,
	datad => \HD~2917_q\,
	combout => \HD~3562_combout\);

-- Location: FF_X69_Y43_N9
\HD~2949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2949_q\);

-- Location: FF_X69_Y43_N11
\HD~3013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3013_q\);

-- Location: FF_X70_Y43_N7
\HD~2821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2821_q\);

-- Location: FF_X70_Y43_N21
\HD~2885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2885_q\);

-- Location: LCCOMB_X70_Y43_N6
\HD~3556\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3556_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2885_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2821_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2821_q\,
	datad => \HD~2885_q\,
	combout => \HD~3556_combout\);

-- Location: LCCOMB_X69_Y43_N10
\HD~3557\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3557_combout\ = (\Add2~2_combout\ & ((\HD~3556_combout\ & ((\HD~3013_q\))) # (!\HD~3556_combout\ & (\HD~2949_q\)))) # (!\Add2~2_combout\ & (((\HD~3556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2949_q\,
	datac => \HD~3013_q\,
	datad => \HD~3556_combout\,
	combout => \HD~3557_combout\);

-- Location: LCCOMB_X74_Y47_N2
\HD~2693feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2693feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~2693feeder_combout\);

-- Location: FF_X74_Y47_N3
\HD~2693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2693feeder_combout\,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2693_q\);

-- Location: FF_X70_Y47_N1
\HD~2757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2757_q\);

-- Location: FF_X73_Y43_N19
\HD~2565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2565_q\);

-- Location: LCCOMB_X72_Y43_N26
\HD~2629feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2629feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~2629feeder_combout\);

-- Location: FF_X72_Y43_N27
\HD~2629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2629feeder_combout\,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2629_q\);

-- Location: LCCOMB_X73_Y43_N18
\HD~3558\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3558_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2629_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2565_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2565_q\,
	datad => \HD~2629_q\,
	combout => \HD~3558_combout\);

-- Location: LCCOMB_X70_Y47_N0
\HD~3559\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3559_combout\ = (\Add2~2_combout\ & ((\HD~3558_combout\ & ((\HD~2757_q\))) # (!\HD~3558_combout\ & (\HD~2693_q\)))) # (!\Add2~2_combout\ & (((\HD~3558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2693_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2757_q\,
	datad => \HD~3558_combout\,
	combout => \HD~3559_combout\);

-- Location: LCCOMB_X70_Y47_N26
\HD~3560\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3560_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~3557_combout\)) # (!\Add2~4_combout\ & ((\HD~3559_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3557_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~3559_combout\,
	combout => \HD~3560_combout\);

-- Location: FF_X69_Y45_N27
\HD~2661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2661_q\);

-- Location: FF_X72_Y45_N1
\HD~2789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2789_q\);

-- Location: FF_X72_Y47_N15
\HD~2597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2597_q\);

-- Location: LCCOMB_X72_Y47_N20
\HD~2725feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2725feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~2725feeder_combout\);

-- Location: FF_X72_Y47_N21
\HD~2725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2725feeder_combout\,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2725_q\);

-- Location: LCCOMB_X72_Y47_N14
\HD~3554\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3554_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2725_q\))) # (!\Add2~2_combout\ & (\HD~2597_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2597_q\,
	datad => \HD~2725_q\,
	combout => \HD~3554_combout\);

-- Location: LCCOMB_X72_Y45_N0
\HD~3555\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3555_combout\ = (\Add2~0_combout\ & ((\HD~3554_combout\ & ((\HD~2789_q\))) # (!\HD~3554_combout\ & (\HD~2661_q\)))) # (!\Add2~0_combout\ & (((\HD~3554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2661_q\,
	datac => \HD~2789_q\,
	datad => \HD~3554_combout\,
	combout => \HD~3555_combout\);

-- Location: LCCOMB_X70_Y47_N22
\HD~3563\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3563_combout\ = (\sector[0]~input_o\ & ((\HD~3560_combout\ & (\HD~3562_combout\)) # (!\HD~3560_combout\ & ((\HD~3555_combout\))))) # (!\sector[0]~input_o\ & (((\HD~3560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3562_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3560_combout\,
	datad => \HD~3555_combout\,
	combout => \HD~3563_combout\);

-- Location: FF_X57_Y44_N15
\HD~2437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2437_q\);

-- Location: FF_X58_Y44_N17
\HD~2501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2501_q\);

-- Location: LCCOMB_X58_Y44_N22
\HD~2373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2373feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~2373feeder_combout\);

-- Location: FF_X58_Y44_N23
\HD~2373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2373feeder_combout\,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2373_q\);

-- Location: FF_X57_Y44_N9
\HD~2309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2309_q\);

-- Location: LCCOMB_X57_Y44_N8
\HD~3564\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3564_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2373_q\)) # (!\Add2~0_combout\ & ((\HD~2309_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2373_q\,
	datac => \HD~2309_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3564_combout\);

-- Location: LCCOMB_X58_Y44_N16
\HD~3565\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3565_combout\ = (\Add2~2_combout\ & ((\HD~3564_combout\ & ((\HD~2501_q\))) # (!\HD~3564_combout\ & (\HD~2437_q\)))) # (!\Add2~2_combout\ & (((\HD~3564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2437_q\,
	datac => \HD~2501_q\,
	datad => \HD~3564_combout\,
	combout => \HD~3565_combout\);

-- Location: FF_X59_Y48_N21
\HD~2405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2405_q\);

-- Location: FF_X59_Y47_N27
\HD~2533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2533_q\);

-- Location: FF_X59_Y48_N31
\HD~2341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2341_q\);

-- Location: LCCOMB_X58_Y45_N30
\HD~2469feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2469feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD~2469feeder_combout\);

-- Location: FF_X58_Y45_N31
\HD~2469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2469feeder_combout\,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2469_q\);

-- Location: LCCOMB_X59_Y48_N30
\HD~3571\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3571_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2469_q\))) # (!\Add2~2_combout\ & (\HD~2341_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2341_q\,
	datad => \HD~2469_q\,
	combout => \HD~3571_combout\);

-- Location: LCCOMB_X59_Y47_N26
\HD~3572\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3572_combout\ = (\Add2~0_combout\ & ((\HD~3571_combout\ & ((\HD~2533_q\))) # (!\HD~3571_combout\ & (\HD~2405_q\)))) # (!\Add2~0_combout\ & (((\HD~3571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2405_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2533_q\,
	datad => \HD~3571_combout\,
	combout => \HD~3572_combout\);

-- Location: FF_X60_Y49_N31
\HD~2085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2085_q\);

-- Location: FF_X59_Y49_N9
\HD~2213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2213_q\);

-- Location: LCCOMB_X60_Y49_N30
\HD~3566\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3566_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2213_q\))) # (!\Add2~2_combout\ & (\HD~2085_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2085_q\,
	datad => \HD~2213_q\,
	combout => \HD~3566_combout\);

-- Location: FF_X59_Y49_N27
\HD~2277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2277_q\);

-- Location: FF_X60_Y49_N29
\HD~2149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2149_q\);

-- Location: LCCOMB_X59_Y49_N26
\HD~3567\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3567_combout\ = (\Add2~0_combout\ & ((\HD~3566_combout\ & (\HD~2277_q\)) # (!\HD~3566_combout\ & ((\HD~2149_q\))))) # (!\Add2~0_combout\ & (\HD~3566_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~3566_combout\,
	datac => \HD~2277_q\,
	datad => \HD~2149_q\,
	combout => \HD~3567_combout\);

-- Location: FF_X62_Y48_N15
\HD~2053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2053_q\);

-- Location: FF_X62_Y48_N13
\HD~2117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2117_q\);

-- Location: LCCOMB_X62_Y48_N14
\HD~3568\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3568_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2117_q\))) # (!\Add2~0_combout\ & (\HD~2053_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2053_q\,
	datad => \HD~2117_q\,
	combout => \HD~3568_combout\);

-- Location: FF_X67_Y48_N3
\HD~2245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2245_q\);

-- Location: FF_X67_Y48_N25
\HD~2181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2181_q\);

-- Location: LCCOMB_X67_Y48_N2
\HD~3569\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3569_combout\ = (\HD~3568_combout\ & (((\HD~2245_q\)) # (!\Add2~2_combout\))) # (!\HD~3568_combout\ & (\Add2~2_combout\ & ((\HD~2181_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3568_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2245_q\,
	datad => \HD~2181_q\,
	combout => \HD~3569_combout\);

-- Location: LCCOMB_X70_Y47_N24
\HD~3570\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3570_combout\ = (\sector[0]~input_o\ & ((\HD~3567_combout\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((!\Add2~4_combout\ & \HD~3569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3567_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~3569_combout\,
	combout => \HD~3570_combout\);

-- Location: LCCOMB_X70_Y47_N10
\HD~3573\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3573_combout\ = (\Add2~4_combout\ & ((\HD~3570_combout\ & ((\HD~3572_combout\))) # (!\HD~3570_combout\ & (\HD~3565_combout\)))) # (!\Add2~4_combout\ & (((\HD~3570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3565_combout\,
	datab => \HD~3572_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3570_combout\,
	combout => \HD~3573_combout\);

-- Location: LCCOMB_X70_Y47_N4
\HD~3574\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3574_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~3563_combout\)) # (!\Add2~6_combout\ & ((\HD~3573_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~3563_combout\,
	datad => \HD~3573_combout\,
	combout => \HD~3574_combout\);

-- Location: LCCOMB_X70_Y47_N14
\HD~3575\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3575_combout\ = (\Add2~10_combout\ & (((\HD~3553_combout\) # (\HD~3574_combout\)))) # (!\Add2~10_combout\ & (\HD~3552_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3552_combout\,
	datab => \HD~3553_combout\,
	datac => \HD~3574_combout\,
	datad => \Add2~10_combout\,
	combout => \HD~3575_combout\);

-- Location: IOIBUF_X115_Y42_N15
\data_write[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(6),
	o => \data_write[6]~input_o\);

-- Location: LCCOMB_X59_Y36_N2
\HD~710feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~710feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~710feeder_combout\);

-- Location: FF_X59_Y36_N3
\HD~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~710feeder_combout\,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~710_q\);

-- Location: FF_X60_Y36_N3
\HD~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~198_q\);

-- Location: FF_X54_Y36_N29
\HD~1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1222_q\);

-- Location: LCCOMB_X60_Y36_N2
\HD~3603\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3603_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1222_q\))) # (!\Add2~8_combout\ & (\HD~198_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~198_q\,
	datad => \HD~1222_q\,
	combout => \HD~3603_combout\);

-- Location: FF_X60_Y36_N21
\HD~1734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1734_q\);

-- Location: LCCOMB_X60_Y36_N20
\HD~3604\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3604_combout\ = (\HD~3603_combout\ & (((\HD~1734_q\) # (!\Add2~6_combout\)))) # (!\HD~3603_combout\ & (\HD~710_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~710_q\,
	datab => \HD~3603_combout\,
	datac => \HD~1734_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3604_combout\);

-- Location: FF_X59_Y34_N27
\HD~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~134_q\);

-- Location: LCCOMB_X59_Y34_N0
\HD~646feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~646feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~646feeder_combout\);

-- Location: FF_X59_Y34_N1
\HD~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~646feeder_combout\,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~646_q\);

-- Location: LCCOMB_X59_Y34_N26
\HD~3596\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3596_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~646_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~134_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~134_q\,
	datad => \HD~646_q\,
	combout => \HD~3596_combout\);

-- Location: FF_X60_Y34_N15
\HD~1670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1670_q\);

-- Location: FF_X66_Y36_N1
\HD~1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1158_q\);

-- Location: LCCOMB_X60_Y34_N14
\HD~3597\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3597_combout\ = (\HD~3596_combout\ & (((\HD~1670_q\)) # (!\Add2~8_combout\))) # (!\HD~3596_combout\ & (\Add2~8_combout\ & ((\HD~1158_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3596_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1670_q\,
	datad => \HD~1158_q\,
	combout => \HD~3597_combout\);

-- Location: FF_X72_Y35_N21
\HD~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~582_q\);

-- Location: FF_X72_Y35_N7
\HD~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~70_q\);

-- Location: FF_X70_Y35_N9
\HD~1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1094_q\);

-- Location: LCCOMB_X72_Y35_N6
\HD~3598\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3598_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1094_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~70_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~70_q\,
	datad => \HD~1094_q\,
	combout => \HD~3598_combout\);

-- Location: FF_X70_Y35_N3
\HD~1606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1606_q\);

-- Location: LCCOMB_X70_Y35_N2
\HD~3599\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3599_combout\ = (\HD~3598_combout\ & (((\HD~1606_q\) # (!\Add2~6_combout\)))) # (!\HD~3598_combout\ & (\HD~582_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~582_q\,
	datab => \HD~3598_combout\,
	datac => \HD~1606_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3599_combout\);

-- Location: FF_X66_Y36_N19
\HD~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1030_q\);

-- Location: FF_X72_Y36_N3
\HD~6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~6_q\);

-- Location: LCCOMB_X72_Y33_N22
\HD~518feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~518feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~518feeder_combout\);

-- Location: FF_X72_Y33_N23
\HD~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~518feeder_combout\,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~518_q\);

-- Location: LCCOMB_X72_Y36_N2
\HD~3600\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3600_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~518_q\))) # (!\Add2~6_combout\ & (\HD~6_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~6_q\,
	datad => \HD~518_q\,
	combout => \HD~3600_combout\);

-- Location: FF_X70_Y36_N17
\HD~1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1542_q\);

-- Location: LCCOMB_X70_Y36_N16
\HD~3601\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3601_combout\ = (\HD~3600_combout\ & (((\HD~1542_q\) # (!\Add2~8_combout\)))) # (!\HD~3600_combout\ & (\HD~1030_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1030_q\,
	datab => \HD~3600_combout\,
	datac => \HD~1542_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3601_combout\);

-- Location: LCCOMB_X70_Y37_N18
\HD~3602\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3602_combout\ = (\Add2~0_combout\ & ((\HD~3599_combout\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((!\Add2~2_combout\ & \HD~3601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3599_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~3601_combout\,
	combout => \HD~3602_combout\);

-- Location: LCCOMB_X70_Y37_N28
\HD~3605\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3605_combout\ = (\Add2~2_combout\ & ((\HD~3602_combout\ & (\HD~3604_combout\)) # (!\HD~3602_combout\ & ((\HD~3597_combout\))))) # (!\Add2~2_combout\ & (((\HD~3602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3604_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~3597_combout\,
	datad => \HD~3602_combout\,
	combout => \HD~3605_combout\);

-- Location: LCCOMB_X56_Y37_N20
\HD~966feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~966feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~966feeder_combout\);

-- Location: FF_X56_Y37_N21
\HD~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~966feeder_combout\,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~966_q\);

-- Location: FF_X55_Y37_N15
\HD~1990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1990_q\);

-- Location: FF_X55_Y37_N21
\HD~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~454_q\);

-- Location: LCCOMB_X54_Y37_N10
\HD~1478feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1478feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~1478feeder_combout\);

-- Location: FF_X54_Y37_N11
\HD~1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1478feeder_combout\,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1478_q\);

-- Location: LCCOMB_X55_Y37_N20
\HD~3593\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3593_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1478_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~454_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~454_q\,
	datad => \HD~1478_q\,
	combout => \HD~3593_combout\);

-- Location: LCCOMB_X55_Y37_N14
\HD~3594\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3594_combout\ = (\Add2~6_combout\ & ((\HD~3593_combout\ & ((\HD~1990_q\))) # (!\HD~3593_combout\ & (\HD~966_q\)))) # (!\Add2~6_combout\ & (((\HD~3593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~966_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1990_q\,
	datad => \HD~3593_combout\,
	combout => \HD~3594_combout\);

-- Location: FF_X60_Y37_N11
\HD~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~390_q\);

-- Location: FF_X60_Y37_N25
\HD~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~902_q\);

-- Location: LCCOMB_X60_Y37_N10
\HD~3586\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3586_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~902_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~390_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~390_q\,
	datad => \HD~902_q\,
	combout => \HD~3586_combout\);

-- Location: FF_X70_Y37_N5
\HD~1926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1926_q\);

-- Location: FF_X70_Y37_N11
\HD~1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1414_q\);

-- Location: LCCOMB_X70_Y37_N4
\HD~3587\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3587_combout\ = (\Add2~8_combout\ & ((\HD~3586_combout\ & (\HD~1926_q\)) # (!\HD~3586_combout\ & ((\HD~1414_q\))))) # (!\Add2~8_combout\ & (\HD~3586_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3586_combout\,
	datac => \HD~1926_q\,
	datad => \HD~1414_q\,
	combout => \HD~3587_combout\);

-- Location: FF_X68_Y39_N17
\HD~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~838_q\);

-- Location: LCCOMB_X68_Y37_N24
\HD~1350feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1350feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~1350feeder_combout\);

-- Location: FF_X68_Y37_N25
\HD~1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1350feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1350_q\);

-- Location: FF_X67_Y39_N25
\HD~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~326_q\);

-- Location: LCCOMB_X67_Y39_N24
\HD~3588\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3588_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~1350_q\)) # (!\Add2~8_combout\ & ((\HD~326_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1350_q\,
	datab => \Add2~6_combout\,
	datac => \HD~326_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3588_combout\);

-- Location: FF_X68_Y39_N3
\HD~1862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1862_q\);

-- Location: LCCOMB_X68_Y39_N2
\HD~3589\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3589_combout\ = (\HD~3588_combout\ & (((\HD~1862_q\) # (!\Add2~6_combout\)))) # (!\HD~3588_combout\ & (\HD~838_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~838_q\,
	datab => \HD~3588_combout\,
	datac => \HD~1862_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3589_combout\);

-- Location: LCCOMB_X62_Y32_N30
\HD~1286feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1286feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~1286feeder_combout\);

-- Location: FF_X62_Y32_N31
\HD~1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1286feeder_combout\,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1286_q\);

-- Location: FF_X66_Y32_N1
\HD~1798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1798_q\);

-- Location: FF_X65_Y33_N1
\HD~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~774_q\);

-- Location: FF_X66_Y34_N7
\HD~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~262_q\);

-- Location: LCCOMB_X66_Y34_N6
\HD~3590\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3590_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~774_q\)) # (!\Add2~6_combout\ & ((\HD~262_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~774_q\,
	datab => \Add2~8_combout\,
	datac => \HD~262_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3590_combout\);

-- Location: LCCOMB_X66_Y32_N0
\HD~3591\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3591_combout\ = (\Add2~8_combout\ & ((\HD~3590_combout\ & ((\HD~1798_q\))) # (!\HD~3590_combout\ & (\HD~1286_q\)))) # (!\Add2~8_combout\ & (((\HD~3590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1286_q\,
	datac => \HD~1798_q\,
	datad => \HD~3590_combout\,
	combout => \HD~3591_combout\);

-- Location: LCCOMB_X70_Y37_N6
\HD~3592\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3592_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~3589_combout\)) # (!\Add2~0_combout\ & ((\HD~3591_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3589_combout\,
	datad => \HD~3591_combout\,
	combout => \HD~3592_combout\);

-- Location: LCCOMB_X70_Y37_N0
\HD~3595\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3595_combout\ = (\Add2~2_combout\ & ((\HD~3592_combout\ & (\HD~3594_combout\)) # (!\HD~3592_combout\ & ((\HD~3587_combout\))))) # (!\Add2~2_combout\ & (((\HD~3592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3594_combout\,
	datab => \HD~3587_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~3592_combout\,
	combout => \HD~3595_combout\);

-- Location: LCCOMB_X70_Y37_N22
\HD~3606\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3606_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\) # (\HD~3595_combout\)))) # (!\Add2~4_combout\ & (\HD~3605_combout\ & (!\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~3605_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3595_combout\,
	combout => \HD~3606_combout\);

-- Location: LCCOMB_X57_Y41_N2
\HD~998feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~998feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~998feeder_combout\);

-- Location: FF_X57_Y41_N3
\HD~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~998feeder_combout\,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~998_q\);

-- Location: FF_X63_Y41_N15
\HD~2022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2022_q\);

-- Location: FF_X62_Y41_N9
\HD~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~486_q\);

-- Location: LCCOMB_X61_Y41_N18
\HD~1510feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1510feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~1510feeder_combout\);

-- Location: FF_X61_Y41_N19
\HD~1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1510feeder_combout\,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1510_q\);

-- Location: LCCOMB_X62_Y41_N8
\HD~3614\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3614_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1510_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~486_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~486_q\,
	datad => \HD~1510_q\,
	combout => \HD~3614_combout\);

-- Location: LCCOMB_X63_Y41_N14
\HD~3615\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3615_combout\ = (\Add2~6_combout\ & ((\HD~3614_combout\ & ((\HD~2022_q\))) # (!\HD~3614_combout\ & (\HD~998_q\)))) # (!\Add2~6_combout\ & (((\HD~3614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~998_q\,
	datab => \Add2~6_combout\,
	datac => \HD~2022_q\,
	datad => \HD~3614_combout\,
	combout => \HD~3615_combout\);

-- Location: LCCOMB_X62_Y33_N22
\HD~1318feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1318feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~1318feeder_combout\);

-- Location: FF_X62_Y33_N23
\HD~1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1318feeder_combout\,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1318_q\);

-- Location: FF_X66_Y33_N9
\HD~1830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1830_q\);

-- Location: FF_X63_Y33_N25
\HD~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~294_q\);

-- Location: FF_X65_Y33_N3
\HD~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~806_q\);

-- Location: LCCOMB_X63_Y33_N24
\HD~3611\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3611_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~806_q\))) # (!\Add2~6_combout\ & (\HD~294_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~294_q\,
	datad => \HD~806_q\,
	combout => \HD~3611_combout\);

-- Location: LCCOMB_X66_Y33_N8
\HD~3612\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3612_combout\ = (\Add2~8_combout\ & ((\HD~3611_combout\ & ((\HD~1830_q\))) # (!\HD~3611_combout\ & (\HD~1318_q\)))) # (!\Add2~8_combout\ & (((\HD~3611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1318_q\,
	datac => \HD~1830_q\,
	datad => \HD~3611_combout\,
	combout => \HD~3612_combout\);

-- Location: FF_X62_Y34_N31
\HD~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~934_q\);

-- Location: FF_X59_Y35_N31
\HD~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~422_q\);

-- Location: LCCOMB_X59_Y35_N30
\HD~3609\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3609_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~934_q\)) # (!\Add2~6_combout\ & ((\HD~422_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~934_q\,
	datac => \HD~422_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3609_combout\);

-- Location: FF_X65_Y35_N1
\HD~1958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1958_q\);

-- Location: LCCOMB_X61_Y35_N28
\HD~1446feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1446feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~1446feeder_combout\);

-- Location: FF_X61_Y35_N29
\HD~1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1446feeder_combout\,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1446_q\);

-- Location: LCCOMB_X65_Y35_N0
\HD~3610\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3610_combout\ = (\HD~3609_combout\ & (((\HD~1958_q\)) # (!\Add2~8_combout\))) # (!\HD~3609_combout\ & (\Add2~8_combout\ & ((\HD~1446_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3609_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1958_q\,
	datad => \HD~1446_q\,
	combout => \HD~3610_combout\);

-- Location: LCCOMB_X66_Y32_N2
\HD~3613\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3613_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\) # (\HD~3610_combout\)))) # (!\Add2~2_combout\ & (\HD~3612_combout\ & (!\Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3612_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3610_combout\,
	combout => \HD~3613_combout\);

-- Location: LCCOMB_X72_Y39_N20
\HD~1382feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1382feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~1382feeder_combout\);

-- Location: FF_X72_Y39_N21
\HD~1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1382feeder_combout\,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1382_q\);

-- Location: FF_X72_Y41_N7
\HD~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~358_q\);

-- Location: LCCOMB_X72_Y41_N6
\HD~3607\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3607_combout\ = (\Add2~8_combout\ & ((\HD~1382_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~358_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1382_q\,
	datab => \Add2~8_combout\,
	datac => \HD~358_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3607_combout\);

-- Location: FF_X72_Y39_N31
\HD~1894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1894_q\);

-- Location: LCCOMB_X73_Y39_N26
\HD~870feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~870feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~870feeder_combout\);

-- Location: FF_X73_Y39_N27
\HD~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~870feeder_combout\,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~870_q\);

-- Location: LCCOMB_X72_Y39_N30
\HD~3608\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3608_combout\ = (\Add2~6_combout\ & ((\HD~3607_combout\ & (\HD~1894_q\)) # (!\HD~3607_combout\ & ((\HD~870_q\))))) # (!\Add2~6_combout\ & (\HD~3607_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3607_combout\,
	datac => \HD~1894_q\,
	datad => \HD~870_q\,
	combout => \HD~3608_combout\);

-- Location: LCCOMB_X70_Y37_N16
\HD~3616\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3616_combout\ = (\Add2~0_combout\ & ((\HD~3613_combout\ & (\HD~3615_combout\)) # (!\HD~3613_combout\ & ((\HD~3608_combout\))))) # (!\Add2~0_combout\ & (((\HD~3613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3615_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3613_combout\,
	datad => \HD~3608_combout\,
	combout => \HD~3616_combout\);

-- Location: LCCOMB_X66_Y38_N20
\HD~614feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~614feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~614feeder_combout\);

-- Location: FF_X66_Y38_N21
\HD~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~614feeder_combout\,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~614_q\);

-- Location: FF_X63_Y38_N9
\HD~1638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1638_q\);

-- Location: FF_X70_Y38_N3
\HD~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~102_q\);

-- Location: LCCOMB_X72_Y38_N18
\HD~1126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1126feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~1126feeder_combout\);

-- Location: FF_X72_Y38_N19
\HD~1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1126feeder_combout\,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1126_q\);

-- Location: LCCOMB_X70_Y38_N2
\HD~3576\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3576_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1126_q\))) # (!\Add2~8_combout\ & (\HD~102_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~102_q\,
	datad => \HD~1126_q\,
	combout => \HD~3576_combout\);

-- Location: LCCOMB_X63_Y38_N8
\HD~3577\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3577_combout\ = (\Add2~6_combout\ & ((\HD~3576_combout\ & ((\HD~1638_q\))) # (!\HD~3576_combout\ & (\HD~614_q\)))) # (!\Add2~6_combout\ & (((\HD~3576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~614_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1638_q\,
	datad => \HD~3576_combout\,
	combout => \HD~3577_combout\);

-- Location: FF_X65_Y38_N27
\HD~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~742_q\);

-- Location: FF_X63_Y38_N27
\HD~1766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1766_q\);

-- Location: FF_X58_Y40_N25
\HD~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~230_q\);

-- Location: FF_X55_Y40_N1
\HD~1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1254_q\);

-- Location: LCCOMB_X58_Y40_N24
\HD~3583\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3583_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1254_q\))) # (!\Add2~8_combout\ & (\HD~230_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~230_q\,
	datad => \HD~1254_q\,
	combout => \HD~3583_combout\);

-- Location: LCCOMB_X63_Y38_N26
\HD~3584\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3584_combout\ = (\Add2~6_combout\ & ((\HD~3583_combout\ & ((\HD~1766_q\))) # (!\HD~3583_combout\ & (\HD~742_q\)))) # (!\Add2~6_combout\ & (((\HD~3583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~742_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1766_q\,
	datad => \HD~3583_combout\,
	combout => \HD~3584_combout\);

-- Location: FF_X58_Y40_N15
\HD~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~166_q\);

-- Location: FF_X62_Y34_N5
\HD~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~678_q\);

-- Location: LCCOMB_X58_Y40_N14
\HD~3578\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3578_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~678_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~166_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~166_q\,
	datad => \HD~678_q\,
	combout => \HD~3578_combout\);

-- Location: FF_X68_Y38_N1
\HD~1702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1702_q\);

-- Location: FF_X63_Y43_N31
\HD~1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1190_q\);

-- Location: LCCOMB_X68_Y38_N0
\HD~3579\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3579_combout\ = (\Add2~8_combout\ & ((\HD~3578_combout\ & (\HD~1702_q\)) # (!\HD~3578_combout\ & ((\HD~1190_q\))))) # (!\Add2~8_combout\ & (\HD~3578_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3578_combout\,
	datac => \HD~1702_q\,
	datad => \HD~1190_q\,
	combout => \HD~3579_combout\);

-- Location: FF_X72_Y34_N1
\HD~1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1062_q\);

-- Location: FF_X68_Y38_N3
\HD~1574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1574_q\);

-- Location: FF_X72_Y34_N3
\HD~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~38_q\);

-- Location: FF_X73_Y34_N23
\HD~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~550_q\);

-- Location: LCCOMB_X72_Y34_N2
\HD~3580\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3580_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~550_q\))) # (!\Add2~6_combout\ & (\HD~38_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~38_q\,
	datad => \HD~550_q\,
	combout => \HD~3580_combout\);

-- Location: LCCOMB_X68_Y38_N2
\HD~3581\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3581_combout\ = (\Add2~8_combout\ & ((\HD~3580_combout\ & ((\HD~1574_q\))) # (!\HD~3580_combout\ & (\HD~1062_q\)))) # (!\Add2~8_combout\ & (((\HD~3580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1062_q\,
	datac => \HD~1574_q\,
	datad => \HD~3580_combout\,
	combout => \HD~3581_combout\);

-- Location: LCCOMB_X69_Y37_N26
\HD~3582\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3582_combout\ = (\Add2~2_combout\ & ((\HD~3579_combout\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~3581_combout\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3579_combout\,
	datab => \HD~3581_combout\,
	datac => \Add2~2_combout\,
	datad => \Add2~0_combout\,
	combout => \HD~3582_combout\);

-- Location: LCCOMB_X70_Y37_N24
\HD~3585\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3585_combout\ = (\Add2~0_combout\ & ((\HD~3582_combout\ & ((\HD~3584_combout\))) # (!\HD~3582_combout\ & (\HD~3577_combout\)))) # (!\Add2~0_combout\ & (((\HD~3582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3577_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3584_combout\,
	datad => \HD~3582_combout\,
	combout => \HD~3585_combout\);

-- Location: LCCOMB_X70_Y37_N26
\HD~3617\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3617_combout\ = (\HD~3606_combout\ & ((\HD~3616_combout\) # ((!\sector[0]~input_o\)))) # (!\HD~3606_combout\ & (((\sector[0]~input_o\ & \HD~3585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3606_combout\,
	datab => \HD~3616_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3585_combout\,
	combout => \HD~3617_combout\);

-- Location: FF_X70_Y42_N11
\HD~3078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3078_q\);

-- Location: FF_X70_Y42_N17
\HD~3110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3110_q\);

-- Location: LCCOMB_X70_Y42_N10
\HD~3618\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3618_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3110_q\))) # (!\sector[0]~input_o\ & (\HD~3078_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3078_q\,
	datad => \HD~3110_q\,
	combout => \HD~3618_combout\);

-- Location: FF_X69_Y45_N21
\HD~2662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2662_q\);

-- Location: FF_X72_Y45_N27
\HD~2790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2790_q\);

-- Location: FF_X72_Y47_N3
\HD~2598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2598_q\);

-- Location: FF_X72_Y47_N17
\HD~2726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2726_q\);

-- Location: LCCOMB_X72_Y47_N2
\HD~3619\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3619_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2726_q\))) # (!\Add2~2_combout\ & (\HD~2598_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2598_q\,
	datad => \HD~2726_q\,
	combout => \HD~3619_combout\);

-- Location: LCCOMB_X72_Y45_N26
\HD~3620\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3620_combout\ = (\Add2~0_combout\ & ((\HD~3619_combout\ & ((\HD~2790_q\))) # (!\HD~3619_combout\ & (\HD~2662_q\)))) # (!\Add2~0_combout\ & (((\HD~3619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2662_q\,
	datac => \HD~2790_q\,
	datad => \HD~3619_combout\,
	combout => \HD~3620_combout\);

-- Location: FF_X68_Y45_N13
\HD~2854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2854_q\);

-- Location: LCCOMB_X67_Y45_N28
\HD~2982feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2982feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~2982feeder_combout\);

-- Location: FF_X67_Y45_N29
\HD~2982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2982feeder_combout\,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2982_q\);

-- Location: LCCOMB_X68_Y45_N12
\HD~3626\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3626_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2982_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2854_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2854_q\,
	datad => \HD~2982_q\,
	combout => \HD~3626_combout\);

-- Location: FF_X70_Y45_N21
\HD~3046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3046_q\);

-- Location: FF_X69_Y45_N15
\HD~2918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2918_q\);

-- Location: LCCOMB_X70_Y45_N20
\HD~3627\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3627_combout\ = (\HD~3626_combout\ & (((\HD~3046_q\)) # (!\Add2~0_combout\))) # (!\HD~3626_combout\ & (\Add2~0_combout\ & ((\HD~2918_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3626_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3046_q\,
	datad => \HD~2918_q\,
	combout => \HD~3627_combout\);

-- Location: FF_X70_Y43_N9
\HD~2886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2886_q\);

-- Location: FF_X70_Y43_N11
\HD~2822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2822_q\);

-- Location: LCCOMB_X70_Y43_N10
\HD~3621\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3621_combout\ = (\Add2~0_combout\ & ((\HD~2886_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2822_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2886_q\,
	datac => \HD~2822_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3621_combout\);

-- Location: FF_X69_Y43_N31
\HD~3014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3014_q\);

-- Location: FF_X69_Y43_N21
\HD~2950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2950_q\);

-- Location: LCCOMB_X69_Y43_N30
\HD~3622\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3622_combout\ = (\Add2~2_combout\ & ((\HD~3621_combout\ & (\HD~3014_q\)) # (!\HD~3621_combout\ & ((\HD~2950_q\))))) # (!\Add2~2_combout\ & (\HD~3621_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3621_combout\,
	datac => \HD~3014_q\,
	datad => \HD~2950_q\,
	combout => \HD~3622_combout\);

-- Location: FF_X74_Y43_N25
\HD~2694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2694_q\);

-- Location: FF_X74_Y43_N3
\HD~2758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2758_q\);

-- Location: FF_X73_Y43_N13
\HD~2566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2566_q\);

-- Location: LCCOMB_X72_Y43_N12
\HD~2630feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2630feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~2630feeder_combout\);

-- Location: FF_X72_Y43_N13
\HD~2630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2630feeder_combout\,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2630_q\);

-- Location: LCCOMB_X73_Y43_N12
\HD~3623\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3623_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2630_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2566_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2566_q\,
	datad => \HD~2630_q\,
	combout => \HD~3623_combout\);

-- Location: LCCOMB_X74_Y43_N2
\HD~3624\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3624_combout\ = (\Add2~2_combout\ & ((\HD~3623_combout\ & ((\HD~2758_q\))) # (!\HD~3623_combout\ & (\HD~2694_q\)))) # (!\Add2~2_combout\ & (((\HD~3623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2694_q\,
	datac => \HD~2758_q\,
	datad => \HD~3623_combout\,
	combout => \HD~3624_combout\);

-- Location: LCCOMB_X63_Y37_N24
\HD~3625\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3625_combout\ = (\Add2~4_combout\ & ((\HD~3622_combout\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((!\sector[0]~input_o\ & \HD~3624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3622_combout\,
	datab => \Add2~4_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3624_combout\,
	combout => \HD~3625_combout\);

-- Location: LCCOMB_X70_Y37_N20
\HD~3628\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3628_combout\ = (\sector[0]~input_o\ & ((\HD~3625_combout\ & ((\HD~3627_combout\))) # (!\HD~3625_combout\ & (\HD~3620_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3620_combout\,
	datab => \HD~3627_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3625_combout\,
	combout => \HD~3628_combout\);

-- Location: FF_X60_Y49_N19
\HD~2086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2086_q\);

-- Location: FF_X59_Y49_N5
\HD~2214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2214_q\);

-- Location: LCCOMB_X60_Y49_N18
\HD~3631\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3631_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2214_q\))) # (!\Add2~2_combout\ & (\HD~2086_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2086_q\,
	datad => \HD~2214_q\,
	combout => \HD~3631_combout\);

-- Location: FF_X59_Y49_N23
\HD~2278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2278_q\);

-- Location: FF_X60_Y49_N25
\HD~2150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2150_q\);

-- Location: LCCOMB_X59_Y49_N22
\HD~3632\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3632_combout\ = (\Add2~0_combout\ & ((\HD~3631_combout\ & (\HD~2278_q\)) # (!\HD~3631_combout\ & ((\HD~2150_q\))))) # (!\Add2~0_combout\ & (\HD~3631_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~3631_combout\,
	datac => \HD~2278_q\,
	datad => \HD~2150_q\,
	combout => \HD~3632_combout\);

-- Location: FF_X62_Y48_N3
\HD~2054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2054_q\);

-- Location: FF_X62_Y48_N17
\HD~2118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2118_q\);

-- Location: LCCOMB_X62_Y48_N2
\HD~3633\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3633_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2118_q\))) # (!\Add2~0_combout\ & (\HD~2054_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2054_q\,
	datad => \HD~2118_q\,
	combout => \HD~3633_combout\);

-- Location: FF_X67_Y48_N7
\HD~2246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2246_q\);

-- Location: FF_X67_Y48_N13
\HD~2182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2182_q\);

-- Location: LCCOMB_X67_Y48_N6
\HD~3634\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3634_combout\ = (\HD~3633_combout\ & (((\HD~2246_q\)) # (!\Add2~2_combout\))) # (!\HD~3633_combout\ & (\Add2~2_combout\ & ((\HD~2182_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3633_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2246_q\,
	datad => \HD~2182_q\,
	combout => \HD~3634_combout\);

-- Location: LCCOMB_X59_Y49_N24
\HD~3635\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3635_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~3632_combout\)) # (!\sector[0]~input_o\ & ((\HD~3634_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3632_combout\,
	datad => \HD~3634_combout\,
	combout => \HD~3635_combout\);

-- Location: FF_X59_Y48_N17
\HD~2406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2406_q\);

-- Location: LCCOMB_X58_Y45_N24
\HD~2470feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2470feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD~2470feeder_combout\);

-- Location: FF_X58_Y45_N25
\HD~2470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2470feeder_combout\,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2470_q\);

-- Location: FF_X59_Y48_N27
\HD~2342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2342_q\);

-- Location: LCCOMB_X59_Y48_N26
\HD~3636\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3636_combout\ = (\Add2~2_combout\ & ((\HD~2470_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~2342_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2470_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2342_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3636_combout\);

-- Location: FF_X59_Y47_N21
\HD~2534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2534_q\);

-- Location: LCCOMB_X59_Y47_N20
\HD~3637\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3637_combout\ = (\HD~3636_combout\ & (((\HD~2534_q\) # (!\Add2~0_combout\)))) # (!\HD~3636_combout\ & (\HD~2406_q\ & ((\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2406_q\,
	datab => \HD~3636_combout\,
	datac => \HD~2534_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3637_combout\);

-- Location: FF_X57_Y44_N21
\HD~2310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2310_q\);

-- Location: FF_X58_Y44_N3
\HD~2374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2374_q\);

-- Location: LCCOMB_X57_Y44_N20
\HD~3629\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3629_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2374_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2310_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2310_q\,
	datad => \HD~2374_q\,
	combout => \HD~3629_combout\);

-- Location: FF_X58_Y44_N13
\HD~2502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2502_q\);

-- Location: FF_X57_Y44_N19
\HD~2438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2438_q\);

-- Location: LCCOMB_X58_Y44_N12
\HD~3630\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3630_combout\ = (\Add2~2_combout\ & ((\HD~3629_combout\ & (\HD~2502_q\)) # (!\HD~3629_combout\ & ((\HD~2438_q\))))) # (!\Add2~2_combout\ & (\HD~3629_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3629_combout\,
	datac => \HD~2502_q\,
	datad => \HD~2438_q\,
	combout => \HD~3630_combout\);

-- Location: LCCOMB_X58_Y44_N14
\HD~3638\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3638_combout\ = (\HD~3635_combout\ & ((\HD~3637_combout\) # ((!\Add2~4_combout\)))) # (!\HD~3635_combout\ & (((\Add2~4_combout\ & \HD~3630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3635_combout\,
	datab => \HD~3637_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3630_combout\,
	combout => \HD~3638_combout\);

-- Location: LCCOMB_X70_Y37_N30
\HD~3639\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3639_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~3628_combout\)) # (!\Add2~6_combout\ & ((\HD~3638_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3628_combout\,
	datac => \HD~3638_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~3639_combout\);

-- Location: LCCOMB_X70_Y37_N8
\HD~3640\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3640_combout\ = (\Add2~10_combout\ & (((\HD~3618_combout\) # (\HD~3639_combout\)))) # (!\Add2~10_combout\ & (\HD~3617_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3617_combout\,
	datab => \HD~3618_combout\,
	datac => \HD~3639_combout\,
	datad => \Add2~10_combout\,
	combout => \HD~3640_combout\);

-- Location: IOIBUF_X115_Y44_N1
\data_write[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(7),
	o => \data_write[7]~input_o\);

-- Location: FF_X60_Y39_N7
\HD~2407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2407_q\);

-- Location: FF_X59_Y47_N23
\HD~2535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2535_q\);

-- Location: FF_X58_Y47_N11
\HD~2343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2343_q\);

-- Location: FF_X58_Y47_N17
\HD~2471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2471_q\);

-- Location: LCCOMB_X58_Y47_N10
\HD~3701\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3701_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2471_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2343_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2343_q\,
	datad => \HD~2471_q\,
	combout => \HD~3701_combout\);

-- Location: LCCOMB_X59_Y47_N22
\HD~3702\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3702_combout\ = (\Add2~0_combout\ & ((\HD~3701_combout\ & ((\HD~2535_q\))) # (!\HD~3701_combout\ & (\HD~2407_q\)))) # (!\Add2~0_combout\ & (((\HD~3701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2407_q\,
	datac => \HD~2535_q\,
	datad => \HD~3701_combout\,
	combout => \HD~3702_combout\);

-- Location: FF_X61_Y46_N11
\HD~2439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2439_q\);

-- Location: FF_X61_Y46_N21
\HD~2503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2503_q\);

-- Location: FF_X65_Y47_N19
\HD~2311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2311_q\);

-- Location: FF_X65_Y47_N25
\HD~2375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2375_q\);

-- Location: LCCOMB_X65_Y47_N18
\HD~3694\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3694_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2375_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2311_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2311_q\,
	datad => \HD~2375_q\,
	combout => \HD~3694_combout\);

-- Location: LCCOMB_X61_Y46_N20
\HD~3695\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3695_combout\ = (\Add2~2_combout\ & ((\HD~3694_combout\ & ((\HD~2503_q\))) # (!\HD~3694_combout\ & (\HD~2439_q\)))) # (!\Add2~2_combout\ & (((\HD~3694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2439_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2503_q\,
	datad => \HD~3694_combout\,
	combout => \HD~3695_combout\);

-- Location: LCCOMB_X63_Y49_N8
\HD~2215feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2215feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~2215feeder_combout\);

-- Location: FF_X63_Y49_N9
\HD~2215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2215feeder_combout\,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2215_q\);

-- Location: FF_X63_Y49_N19
\HD~2087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2087_q\);

-- Location: LCCOMB_X63_Y49_N18
\HD~3696\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3696_combout\ = (\Add2~2_combout\ & ((\HD~2215_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~2087_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2215_q\,
	datac => \HD~2087_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3696_combout\);

-- Location: FF_X63_Y47_N11
\HD~2279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2279_q\);

-- Location: FF_X63_Y47_N1
\HD~2151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2151_q\);

-- Location: LCCOMB_X63_Y47_N10
\HD~3697\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3697_combout\ = (\HD~3696_combout\ & (((\HD~2279_q\)) # (!\Add2~0_combout\))) # (!\HD~3696_combout\ & (\Add2~0_combout\ & ((\HD~2151_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3696_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2279_q\,
	datad => \HD~2151_q\,
	combout => \HD~3697_combout\);

-- Location: LCCOMB_X66_Y48_N8
\HD~2119feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2119feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~2119feeder_combout\);

-- Location: FF_X66_Y48_N9
\HD~2119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2119feeder_combout\,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2119_q\);

-- Location: FF_X66_Y48_N3
\HD~2055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2055_q\);

-- Location: LCCOMB_X66_Y48_N2
\HD~3698\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3698_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2119_q\)) # (!\Add2~0_combout\ & ((\HD~2055_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2119_q\,
	datac => \HD~2055_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3698_combout\);

-- Location: FF_X67_Y48_N9
\HD~2183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2183_q\);

-- Location: FF_X67_Y48_N27
\HD~2247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2247_q\);

-- Location: LCCOMB_X67_Y48_N26
\HD~3699\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3699_combout\ = (\HD~3698_combout\ & (((\HD~2247_q\) # (!\Add2~2_combout\)))) # (!\HD~3698_combout\ & (\HD~2183_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3698_combout\,
	datab => \HD~2183_q\,
	datac => \HD~2247_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3699_combout\);

-- Location: LCCOMB_X59_Y49_N10
\HD~3700\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3700_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~3697_combout\)) # (!\sector[0]~input_o\ & ((\HD~3699_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3697_combout\,
	datad => \HD~3699_combout\,
	combout => \HD~3700_combout\);

-- Location: LCCOMB_X59_Y49_N20
\HD~3703\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3703_combout\ = (\Add2~4_combout\ & ((\HD~3700_combout\ & (\HD~3702_combout\)) # (!\HD~3700_combout\ & ((\HD~3695_combout\))))) # (!\Add2~4_combout\ & (((\HD~3700_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~3702_combout\,
	datac => \HD~3695_combout\,
	datad => \HD~3700_combout\,
	combout => \HD~3703_combout\);

-- Location: FF_X72_Y45_N29
\HD~2663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2663_q\);

-- Location: FF_X72_Y45_N23
\HD~2791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2791_q\);

-- Location: FF_X72_Y47_N23
\HD~2599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2599_q\);

-- Location: FF_X72_Y47_N29
\HD~2727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2727_q\);

-- Location: LCCOMB_X72_Y47_N22
\HD~3684\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3684_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2727_q\))) # (!\Add2~2_combout\ & (\HD~2599_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2599_q\,
	datad => \HD~2727_q\,
	combout => \HD~3684_combout\);

-- Location: LCCOMB_X72_Y45_N22
\HD~3685\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3685_combout\ = (\Add2~0_combout\ & ((\HD~3684_combout\ & ((\HD~2791_q\))) # (!\HD~3684_combout\ & (\HD~2663_q\)))) # (!\Add2~0_combout\ & (((\HD~3684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2663_q\,
	datac => \HD~2791_q\,
	datad => \HD~3684_combout\,
	combout => \HD~3685_combout\);

-- Location: FF_X68_Y45_N15
\HD~2855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2855_q\);

-- Location: FF_X67_Y45_N31
\HD~2983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2983_q\);

-- Location: LCCOMB_X68_Y45_N14
\HD~3691\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3691_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2983_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2855_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2855_q\,
	datad => \HD~2983_q\,
	combout => \HD~3691_combout\);

-- Location: FF_X66_Y45_N17
\HD~3047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3047_q\);

-- Location: FF_X70_Y44_N3
\HD~2919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2919_q\);

-- Location: LCCOMB_X66_Y45_N16
\HD~3692\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3692_combout\ = (\Add2~0_combout\ & ((\HD~3691_combout\ & (\HD~3047_q\)) # (!\HD~3691_combout\ & ((\HD~2919_q\))))) # (!\Add2~0_combout\ & (\HD~3691_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~3691_combout\,
	datac => \HD~3047_q\,
	datad => \HD~2919_q\,
	combout => \HD~3692_combout\);

-- Location: FF_X69_Y43_N17
\HD~2951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2951_q\);

-- Location: FF_X69_Y43_N19
\HD~3015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3015_q\);

-- Location: LCCOMB_X70_Y43_N4
\HD~2887feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2887feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~2887feeder_combout\);

-- Location: FF_X70_Y43_N5
\HD~2887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2887feeder_combout\,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2887_q\);

-- Location: FF_X70_Y43_N23
\HD~2823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2823_q\);

-- Location: LCCOMB_X70_Y43_N22
\HD~3686\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3686_combout\ = (\Add2~0_combout\ & ((\HD~2887_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2823_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2887_q\,
	datac => \HD~2823_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3686_combout\);

-- Location: LCCOMB_X69_Y43_N18
\HD~3687\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3687_combout\ = (\Add2~2_combout\ & ((\HD~3686_combout\ & ((\HD~3015_q\))) # (!\HD~3686_combout\ & (\HD~2951_q\)))) # (!\Add2~2_combout\ & (((\HD~3686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2951_q\,
	datac => \HD~3015_q\,
	datad => \HD~3686_combout\,
	combout => \HD~3687_combout\);

-- Location: FF_X73_Y43_N7
\HD~2567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2567_q\);

-- Location: FF_X72_Y43_N23
\HD~2631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2631_q\);

-- Location: LCCOMB_X73_Y43_N6
\HD~3688\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3688_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2631_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2567_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2567_q\,
	datad => \HD~2631_q\,
	combout => \HD~3688_combout\);

-- Location: FF_X73_Y47_N25
\HD~2759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2759_q\);

-- Location: FF_X74_Y47_N13
\HD~2695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2695_q\);

-- Location: LCCOMB_X73_Y47_N24
\HD~3689\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3689_combout\ = (\HD~3688_combout\ & (((\HD~2759_q\)) # (!\Add2~2_combout\))) # (!\HD~3688_combout\ & (\Add2~2_combout\ & ((\HD~2695_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3688_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2759_q\,
	datad => \HD~2695_q\,
	combout => \HD~3689_combout\);

-- Location: LCCOMB_X73_Y39_N14
\HD~3690\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3690_combout\ = (\Add2~4_combout\ & ((\HD~3687_combout\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((!\sector[0]~input_o\ & \HD~3689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~3687_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3689_combout\,
	combout => \HD~3690_combout\);

-- Location: LCCOMB_X61_Y39_N12
\HD~3693\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3693_combout\ = (\sector[0]~input_o\ & ((\HD~3690_combout\ & ((\HD~3692_combout\))) # (!\HD~3690_combout\ & (\HD~3685_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3685_combout\,
	datac => \HD~3692_combout\,
	datad => \HD~3690_combout\,
	combout => \HD~3693_combout\);

-- Location: LCCOMB_X61_Y39_N30
\HD~3704\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3704_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~3693_combout\))) # (!\Add2~6_combout\ & (\HD~3703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3703_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~3693_combout\,
	combout => \HD~3704_combout\);

-- Location: FF_X67_Y32_N29
\HD~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~679_q\);

-- Location: FF_X59_Y33_N13
\HD~1703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1703_q\);

-- Location: FF_X58_Y40_N27
\HD~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~167_q\);

-- Location: FF_X63_Y43_N1
\HD~1191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1191_q\);

-- Location: LCCOMB_X58_Y40_N26
\HD~3641\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3641_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1191_q\))) # (!\Add2~8_combout\ & (\HD~167_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~167_q\,
	datad => \HD~1191_q\,
	combout => \HD~3641_combout\);

-- Location: LCCOMB_X59_Y33_N12
\HD~3642\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3642_combout\ = (\Add2~6_combout\ & ((\HD~3641_combout\ & ((\HD~1703_q\))) # (!\HD~3641_combout\ & (\HD~679_q\)))) # (!\Add2~6_combout\ & (((\HD~3641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~679_q\,
	datac => \HD~1703_q\,
	datad => \HD~3641_combout\,
	combout => \HD~3642_combout\);

-- Location: LCCOMB_X61_Y35_N6
\HD~1447feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1447feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~1447feeder_combout\);

-- Location: FF_X61_Y35_N7
\HD~1447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1447feeder_combout\,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1447_q\);

-- Location: FF_X59_Y35_N25
\HD~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~423_q\);

-- Location: LCCOMB_X59_Y35_N24
\HD~3648\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3648_combout\ = (\Add2~8_combout\ & ((\HD~1447_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~423_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1447_q\,
	datac => \HD~423_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3648_combout\);

-- Location: FF_X59_Y33_N15
\HD~1959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1959_q\);

-- Location: LCCOMB_X60_Y33_N24
\HD~935feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~935feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~935feeder_combout\);

-- Location: FF_X60_Y33_N25
\HD~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~935feeder_combout\,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~935_q\);

-- Location: LCCOMB_X59_Y33_N14
\HD~3649\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3649_combout\ = (\Add2~6_combout\ & ((\HD~3648_combout\ & (\HD~1959_q\)) # (!\HD~3648_combout\ & ((\HD~935_q\))))) # (!\Add2~6_combout\ & (\HD~3648_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3648_combout\,
	datac => \HD~1959_q\,
	datad => \HD~935_q\,
	combout => \HD~3649_combout\);

-- Location: FF_X56_Y34_N31
\HD~1159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1159_q\);

-- Location: FF_X63_Y34_N15
\HD~1671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1671_q\);

-- Location: FF_X59_Y34_N7
\HD~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~135_q\);

-- Location: FF_X59_Y34_N29
\HD~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~647_q\);

-- Location: LCCOMB_X59_Y34_N6
\HD~3645\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3645_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~647_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~135_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~135_q\,
	datad => \HD~647_q\,
	combout => \HD~3645_combout\);

-- Location: LCCOMB_X63_Y34_N14
\HD~3646\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3646_combout\ = (\Add2~8_combout\ & ((\HD~3645_combout\ & ((\HD~1671_q\))) # (!\HD~3645_combout\ & (\HD~1159_q\)))) # (!\Add2~8_combout\ & (((\HD~3645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1159_q\,
	datac => \HD~1671_q\,
	datad => \HD~3645_combout\,
	combout => \HD~3646_combout\);

-- Location: FF_X59_Y39_N27
\HD~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~391_q\);

-- Location: LCCOMB_X59_Y39_N16
\HD~903feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~903feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~903feeder_combout\);

-- Location: FF_X59_Y39_N17
\HD~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~903feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~903_q\);

-- Location: LCCOMB_X59_Y39_N26
\HD~3643\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3643_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~903_q\))) # (!\Add2~6_combout\ & (\HD~391_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~391_q\,
	datad => \HD~903_q\,
	combout => \HD~3643_combout\);

-- Location: LCCOMB_X55_Y35_N28
\HD~1415feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1415feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~1415feeder_combout\);

-- Location: FF_X55_Y35_N29
\HD~1415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1415feeder_combout\,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1415_q\);

-- Location: FF_X60_Y39_N29
\HD~1927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1927_q\);

-- Location: LCCOMB_X60_Y39_N28
\HD~3644\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3644_combout\ = (\HD~3643_combout\ & (((\HD~1927_q\) # (!\Add2~8_combout\)))) # (!\HD~3643_combout\ & (\HD~1415_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3643_combout\,
	datab => \HD~1415_q\,
	datac => \HD~1927_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3644_combout\);

-- Location: LCCOMB_X63_Y37_N10
\HD~3647\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3647_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3644_combout\))) # (!\Add2~4_combout\ & (\HD~3646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3646_combout\,
	datab => \HD~3644_combout\,
	datac => \sector[0]~input_o\,
	datad => \Add2~4_combout\,
	combout => \HD~3647_combout\);

-- Location: LCCOMB_X59_Y33_N8
\HD~3650\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3650_combout\ = (\sector[0]~input_o\ & ((\HD~3647_combout\ & ((\HD~3649_combout\))) # (!\HD~3647_combout\ & (\HD~3642_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3642_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3649_combout\,
	datad => \HD~3647_combout\,
	combout => \HD~3650_combout\);

-- Location: LCCOMB_X54_Y37_N20
\HD~1479feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1479feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~1479feeder_combout\);

-- Location: FF_X54_Y37_N21
\HD~1479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1479feeder_combout\,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1479_q\);

-- Location: FF_X57_Y39_N31
\HD~1991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1991_q\);

-- Location: FF_X55_Y37_N1
\HD~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~455_q\);

-- Location: LCCOMB_X56_Y37_N16
\HD~967feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~967feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~967feeder_combout\);

-- Location: FF_X56_Y37_N17
\HD~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~967feeder_combout\,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~967_q\);

-- Location: LCCOMB_X55_Y37_N0
\HD~3674\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3674_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~967_q\))) # (!\Add2~6_combout\ & (\HD~455_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~455_q\,
	datad => \HD~967_q\,
	combout => \HD~3674_combout\);

-- Location: LCCOMB_X57_Y39_N30
\HD~3675\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3675_combout\ = (\Add2~8_combout\ & ((\HD~3674_combout\ & ((\HD~1991_q\))) # (!\HD~3674_combout\ & (\HD~1479_q\)))) # (!\Add2~8_combout\ & (((\HD~3674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1479_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1991_q\,
	datad => \HD~3674_combout\,
	combout => \HD~3675_combout\);

-- Location: FF_X54_Y36_N31
\HD~1223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1223_q\);

-- Location: FF_X56_Y38_N21
\HD~1735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1735_q\);

-- Location: FF_X56_Y38_N19
\HD~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~199_q\);

-- Location: LCCOMB_X58_Y34_N2
\HD~711feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~711feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~711feeder_combout\);

-- Location: FF_X58_Y34_N3
\HD~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~711feeder_combout\,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~711_q\);

-- Location: LCCOMB_X56_Y38_N18
\HD~3676\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3676_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~711_q\))) # (!\Add2~6_combout\ & (\HD~199_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~199_q\,
	datad => \HD~711_q\,
	combout => \HD~3676_combout\);

-- Location: LCCOMB_X56_Y38_N20
\HD~3677\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3677_combout\ = (\Add2~8_combout\ & ((\HD~3676_combout\ & ((\HD~1735_q\))) # (!\HD~3676_combout\ & (\HD~1223_q\)))) # (!\Add2~8_combout\ & (((\HD~3676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1223_q\,
	datac => \HD~1735_q\,
	datad => \HD~3676_combout\,
	combout => \HD~3677_combout\);

-- Location: LCCOMB_X56_Y38_N22
\HD~3678\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3678_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~3675_combout\)) # (!\Add2~4_combout\ & ((\HD~3677_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3675_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~3677_combout\,
	combout => \HD~3678_combout\);

-- Location: LCCOMB_X58_Y38_N18
\HD~999feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~999feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~999feeder_combout\);

-- Location: FF_X58_Y38_N19
\HD~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~999feeder_combout\,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~999_q\);

-- Location: FF_X57_Y40_N19
\HD~2023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2023_q\);

-- Location: FF_X57_Y41_N5
\HD~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~487_q\);

-- Location: LCCOMB_X61_Y41_N12
\HD~1511feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1511feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~1511feeder_combout\);

-- Location: FF_X61_Y41_N13
\HD~1511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1511feeder_combout\,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1511_q\);

-- Location: LCCOMB_X57_Y41_N4
\HD~3679\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3679_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1511_q\))) # (!\Add2~8_combout\ & (\HD~487_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~487_q\,
	datad => \HD~1511_q\,
	combout => \HD~3679_combout\);

-- Location: LCCOMB_X57_Y40_N18
\HD~3680\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3680_combout\ = (\Add2~6_combout\ & ((\HD~3679_combout\ & ((\HD~2023_q\))) # (!\HD~3679_combout\ & (\HD~999_q\)))) # (!\Add2~6_combout\ & (((\HD~3679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~999_q\,
	datac => \HD~2023_q\,
	datad => \HD~3679_combout\,
	combout => \HD~3680_combout\);

-- Location: LCCOMB_X58_Y38_N8
\HD~743feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~743feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~743feeder_combout\);

-- Location: FF_X58_Y38_N9
\HD~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~743feeder_combout\,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~743_q\);

-- Location: FF_X57_Y40_N1
\HD~1767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1767_q\);

-- Location: LCCOMB_X55_Y40_N26
\HD~1255feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1255feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~1255feeder_combout\);

-- Location: FF_X55_Y40_N27
\HD~1255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1255feeder_combout\,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1255_q\);

-- Location: FF_X58_Y40_N29
\HD~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~231_q\);

-- Location: LCCOMB_X58_Y40_N28
\HD~3672\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3672_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~1255_q\)) # (!\Add2~8_combout\ & ((\HD~231_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1255_q\,
	datab => \Add2~6_combout\,
	datac => \HD~231_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3672_combout\);

-- Location: LCCOMB_X57_Y40_N0
\HD~3673\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3673_combout\ = (\Add2~6_combout\ & ((\HD~3672_combout\ & ((\HD~1767_q\))) # (!\HD~3672_combout\ & (\HD~743_q\)))) # (!\Add2~6_combout\ & (((\HD~3672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~743_q\,
	datac => \HD~1767_q\,
	datad => \HD~3672_combout\,
	combout => \HD~3673_combout\);

-- Location: LCCOMB_X56_Y38_N16
\HD~3681\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3681_combout\ = (\HD~3678_combout\ & ((\HD~3680_combout\) # ((!\sector[0]~input_o\)))) # (!\HD~3678_combout\ & (((\sector[0]~input_o\ & \HD~3673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3678_combout\,
	datab => \HD~3680_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3673_combout\,
	combout => \HD~3681_combout\);

-- Location: FF_X65_Y34_N17
\HD~1287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1287_q\);

-- Location: FF_X65_Y32_N1
\HD~1799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1799_q\);

-- Location: FF_X66_Y35_N31
\HD~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~775_q\);

-- Location: FF_X66_Y34_N17
\HD~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~263_q\);

-- Location: LCCOMB_X66_Y34_N16
\HD~3661\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3661_combout\ = (\Add2~6_combout\ & ((\HD~775_q\) # ((\Add2~8_combout\)))) # (!\Add2~6_combout\ & (((\HD~263_q\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~775_q\,
	datac => \HD~263_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3661_combout\);

-- Location: LCCOMB_X65_Y32_N0
\HD~3662\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3662_combout\ = (\Add2~8_combout\ & ((\HD~3661_combout\ & ((\HD~1799_q\))) # (!\HD~3661_combout\ & (\HD~1287_q\)))) # (!\Add2~8_combout\ & (((\HD~3661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1287_q\,
	datac => \HD~1799_q\,
	datad => \HD~3661_combout\,
	combout => \HD~3662_combout\);

-- Location: LCCOMB_X65_Y33_N28
\HD~807feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~807feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~807feeder_combout\);

-- Location: FF_X65_Y33_N29
\HD~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~807feeder_combout\,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~807_q\);

-- Location: FF_X63_Y33_N3
\HD~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~295_q\);

-- Location: LCCOMB_X62_Y33_N24
\HD~1319feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1319feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~1319feeder_combout\);

-- Location: FF_X62_Y33_N25
\HD~1319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1319feeder_combout\,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1319_q\);

-- Location: LCCOMB_X63_Y33_N2
\HD~3668\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3668_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1319_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~295_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~295_q\,
	datad => \HD~1319_q\,
	combout => \HD~3668_combout\);

-- Location: FF_X65_Y32_N19
\HD~1831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1831_q\);

-- Location: LCCOMB_X65_Y32_N18
\HD~3669\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3669_combout\ = (\HD~3668_combout\ & (((\HD~1831_q\) # (!\Add2~6_combout\)))) # (!\HD~3668_combout\ & (\HD~807_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~807_q\,
	datab => \HD~3668_combout\,
	datac => \HD~1831_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3669_combout\);

-- Location: FF_X72_Y34_N31
\HD~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~39_q\);

-- Location: FF_X72_Y34_N5
\HD~1063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1063_q\);

-- Location: LCCOMB_X72_Y34_N30
\HD~3663\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3663_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1063_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~39_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~39_q\,
	datad => \HD~1063_q\,
	combout => \HD~3663_combout\);

-- Location: FF_X72_Y38_N31
\HD~1575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1575_q\);

-- Location: FF_X73_Y34_N25
\HD~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~551_q\);

-- Location: LCCOMB_X72_Y38_N30
\HD~3664\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3664_combout\ = (\Add2~6_combout\ & ((\HD~3663_combout\ & (\HD~1575_q\)) # (!\HD~3663_combout\ & ((\HD~551_q\))))) # (!\Add2~6_combout\ & (\HD~3663_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3663_combout\,
	datac => \HD~1575_q\,
	datad => \HD~551_q\,
	combout => \HD~3664_combout\);

-- Location: FF_X68_Y33_N11
\HD~7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~7_q\);

-- Location: LCCOMB_X72_Y33_N8
\HD~519feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~519feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~519feeder_combout\);

-- Location: FF_X72_Y33_N9
\HD~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~519feeder_combout\,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~519_q\);

-- Location: LCCOMB_X68_Y33_N10
\HD~3665\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3665_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~519_q\))) # (!\Add2~6_combout\ & (\HD~7_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~7_q\,
	datad => \HD~519_q\,
	combout => \HD~3665_combout\);

-- Location: FF_X63_Y34_N25
\HD~1543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1543_q\);

-- Location: LCCOMB_X56_Y37_N6
\HD~1031feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1031feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD~1031feeder_combout\);

-- Location: FF_X56_Y37_N7
\HD~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1031feeder_combout\,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1031_q\);

-- Location: LCCOMB_X63_Y34_N24
\HD~3666\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3666_combout\ = (\Add2~8_combout\ & ((\HD~3665_combout\ & (\HD~1543_q\)) # (!\HD~3665_combout\ & ((\HD~1031_q\))))) # (!\Add2~8_combout\ & (\HD~3665_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3665_combout\,
	datac => \HD~1543_q\,
	datad => \HD~1031_q\,
	combout => \HD~3666_combout\);

-- Location: LCCOMB_X63_Y37_N28
\HD~3667\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3667_combout\ = (\sector[0]~input_o\ & ((\HD~3664_combout\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3666_combout\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3664_combout\,
	datab => \HD~3666_combout\,
	datac => \sector[0]~input_o\,
	datad => \Add2~4_combout\,
	combout => \HD~3667_combout\);

-- Location: LCCOMB_X63_Y37_N30
\HD~3670\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3670_combout\ = (\Add2~4_combout\ & ((\HD~3667_combout\ & ((\HD~3669_combout\))) # (!\HD~3667_combout\ & (\HD~3662_combout\)))) # (!\Add2~4_combout\ & (((\HD~3667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3662_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3669_combout\,
	datad => \HD~3667_combout\,
	combout => \HD~3670_combout\);

-- Location: FF_X67_Y31_N25
\HD~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~615_q\);

-- Location: FF_X67_Y31_N19
\HD~1639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1639_q\);

-- Location: FF_X70_Y38_N13
\HD~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~103_q\);

-- Location: FF_X72_Y38_N13
\HD~1127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1127_q\);

-- Location: LCCOMB_X70_Y38_N12
\HD~3653\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3653_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1127_q\))) # (!\Add2~8_combout\ & (\HD~103_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~103_q\,
	datad => \HD~1127_q\,
	combout => \HD~3653_combout\);

-- Location: LCCOMB_X67_Y31_N18
\HD~3654\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3654_combout\ = (\Add2~6_combout\ & ((\HD~3653_combout\ & ((\HD~1639_q\))) # (!\HD~3653_combout\ & (\HD~615_q\)))) # (!\Add2~6_combout\ & (((\HD~3653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~615_q\,
	datac => \HD~1639_q\,
	datad => \HD~3653_combout\,
	combout => \HD~3654_combout\);

-- Location: FF_X70_Y35_N13
\HD~1095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1095_q\);

-- Location: FF_X70_Y35_N31
\HD~1607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1607_q\);

-- Location: FF_X72_Y35_N19
\HD~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~71_q\);

-- Location: FF_X72_Y35_N17
\HD~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~583_q\);

-- Location: LCCOMB_X72_Y35_N18
\HD~3655\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3655_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~583_q\))) # (!\Add2~6_combout\ & (\HD~71_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~71_q\,
	datad => \HD~583_q\,
	combout => \HD~3655_combout\);

-- Location: LCCOMB_X70_Y35_N30
\HD~3656\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3656_combout\ = (\Add2~8_combout\ & ((\HD~3655_combout\ & ((\HD~1607_q\))) # (!\HD~3655_combout\ & (\HD~1095_q\)))) # (!\Add2~8_combout\ & (((\HD~3655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1095_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1607_q\,
	datad => \HD~3655_combout\,
	combout => \HD~3656_combout\);

-- Location: LCCOMB_X65_Y31_N8
\HD~3657\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3657_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~3654_combout\)) # (!\sector[0]~input_o\ & ((\HD~3656_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3654_combout\,
	datab => \Add2~4_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3656_combout\,
	combout => \HD~3657_combout\);

-- Location: FF_X70_Y41_N23
\HD~1383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1383_q\);

-- Location: FF_X72_Y41_N25
\HD~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~359_q\);

-- Location: LCCOMB_X72_Y41_N24
\HD~3658\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3658_combout\ = (\Add2~8_combout\ & ((\HD~1383_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~359_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1383_q\,
	datab => \Add2~8_combout\,
	datac => \HD~359_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3658_combout\);

-- Location: FF_X73_Y39_N13
\HD~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~871_q\);

-- Location: FF_X68_Y35_N27
\HD~1895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1895_q\);

-- Location: LCCOMB_X68_Y35_N26
\HD~3659\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3659_combout\ = (\HD~3658_combout\ & (((\HD~1895_q\) # (!\Add2~6_combout\)))) # (!\HD~3658_combout\ & (\HD~871_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3658_combout\,
	datab => \HD~871_q\,
	datac => \HD~1895_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3659_combout\);

-- Location: FF_X66_Y39_N21
\HD~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~327_q\);

-- Location: FF_X66_Y39_N3
\HD~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~839_q\);

-- Location: LCCOMB_X66_Y39_N20
\HD~3651\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3651_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~839_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~327_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~327_q\,
	datad => \HD~839_q\,
	combout => \HD~3651_combout\);

-- Location: FF_X68_Y35_N1
\HD~1863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1863_q\);

-- Location: FF_X67_Y35_N15
\HD~1351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1351_q\);

-- Location: LCCOMB_X68_Y35_N0
\HD~3652\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3652_combout\ = (\Add2~8_combout\ & ((\HD~3651_combout\ & (\HD~1863_q\)) # (!\HD~3651_combout\ & ((\HD~1351_q\))))) # (!\Add2~8_combout\ & (\HD~3651_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3651_combout\,
	datac => \HD~1863_q\,
	datad => \HD~1351_q\,
	combout => \HD~3652_combout\);

-- Location: LCCOMB_X68_Y35_N20
\HD~3660\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3660_combout\ = (\HD~3657_combout\ & (((\HD~3659_combout\)) # (!\Add2~4_combout\))) # (!\HD~3657_combout\ & (\Add2~4_combout\ & ((\HD~3652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3657_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3659_combout\,
	datad => \HD~3652_combout\,
	combout => \HD~3660_combout\);

-- Location: LCCOMB_X63_Y37_N0
\HD~3671\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3671_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~3660_combout\))) # (!\Add2~0_combout\ & (\HD~3670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3670_combout\,
	datad => \HD~3660_combout\,
	combout => \HD~3671_combout\);

-- Location: LCCOMB_X63_Y37_N26
\HD~3682\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3682_combout\ = (\Add2~2_combout\ & ((\HD~3671_combout\ & ((\HD~3681_combout\))) # (!\HD~3671_combout\ & (\HD~3650_combout\)))) # (!\Add2~2_combout\ & (((\HD~3671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3650_combout\,
	datab => \HD~3681_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~3671_combout\,
	combout => \HD~3682_combout\);

-- Location: FF_X70_Y42_N31
\HD~3079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3079_q\);

-- Location: FF_X70_Y42_N29
\HD~3111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3111_q\);

-- Location: LCCOMB_X70_Y42_N30
\HD~3683\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3683_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3111_q\))) # (!\sector[0]~input_o\ & (\HD~3079_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3079_q\,
	datad => \HD~3111_q\,
	combout => \HD~3683_combout\);

-- Location: LCCOMB_X63_Y37_N20
\HD~3705\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3705_combout\ = (\Add2~10_combout\ & ((\HD~3704_combout\) # ((\HD~3683_combout\)))) # (!\Add2~10_combout\ & (((\HD~3682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \HD~3704_combout\,
	datac => \HD~3682_combout\,
	datad => \HD~3683_combout\,
	combout => \HD~3705_combout\);

-- Location: IOIBUF_X52_Y0_N8
\data_write[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(8),
	o => \data_write[8]~input_o\);

-- Location: FF_X70_Y42_N27
\HD~3080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3080_q\);

-- Location: FF_X70_Y42_N25
\HD~3112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3112_q\);

-- Location: LCCOMB_X70_Y42_N26
\HD~3748\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3748_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3112_q\))) # (!\sector[0]~input_o\ & (\HD~3080_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3080_q\,
	datad => \HD~3112_q\,
	combout => \HD~3748_combout\);

-- Location: FF_X65_Y45_N9
\HD~2600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2600_q\);

-- Location: LCCOMB_X63_Y44_N0
\HD~2728feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2728feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~2728feeder_combout\);

-- Location: FF_X63_Y44_N1
\HD~2728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2728feeder_combout\,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2728_q\);

-- Location: LCCOMB_X65_Y45_N8
\HD~3749\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3749_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2728_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2600_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2600_q\,
	datad => \HD~2728_q\,
	combout => \HD~3749_combout\);

-- Location: FF_X66_Y45_N19
\HD~2792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2792_q\);

-- Location: LCCOMB_X69_Y45_N16
\HD~2664feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2664feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~2664feeder_combout\);

-- Location: FF_X69_Y45_N17
\HD~2664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2664feeder_combout\,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2664_q\);

-- Location: LCCOMB_X66_Y45_N18
\HD~3750\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3750_combout\ = (\HD~3749_combout\ & (((\HD~2792_q\)) # (!\Add2~0_combout\))) # (!\HD~3749_combout\ & (\Add2~0_combout\ & ((\HD~2664_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3749_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2792_q\,
	datad => \HD~2664_q\,
	combout => \HD~3750_combout\);

-- Location: FF_X74_Y47_N31
\HD~2696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2696_q\);

-- Location: FF_X73_Y47_N27
\HD~2760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2760_q\);

-- Location: FF_X73_Y43_N25
\HD~2568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2568_q\);

-- Location: LCCOMB_X72_Y43_N16
\HD~2632feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2632feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~2632feeder_combout\);

-- Location: FF_X72_Y43_N17
\HD~2632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2632feeder_combout\,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2632_q\);

-- Location: LCCOMB_X73_Y43_N24
\HD~3753\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3753_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2632_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2568_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2568_q\,
	datad => \HD~2632_q\,
	combout => \HD~3753_combout\);

-- Location: LCCOMB_X73_Y47_N26
\HD~3754\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3754_combout\ = (\Add2~2_combout\ & ((\HD~3753_combout\ & ((\HD~2760_q\))) # (!\HD~3753_combout\ & (\HD~2696_q\)))) # (!\Add2~2_combout\ & (((\HD~3753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2696_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2760_q\,
	datad => \HD~3753_combout\,
	combout => \HD~3754_combout\);

-- Location: LCCOMB_X69_Y43_N28
\HD~2952feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2952feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~2952feeder_combout\);

-- Location: FF_X69_Y43_N29
\HD~2952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2952feeder_combout\,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2952_q\);

-- Location: FF_X69_Y43_N15
\HD~3016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3016_q\);

-- Location: FF_X70_Y43_N27
\HD~2824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2824_q\);

-- Location: FF_X70_Y43_N1
\HD~2888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2888_q\);

-- Location: LCCOMB_X70_Y43_N26
\HD~3751\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3751_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2888_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2824_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2824_q\,
	datad => \HD~2888_q\,
	combout => \HD~3751_combout\);

-- Location: LCCOMB_X69_Y43_N14
\HD~3752\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3752_combout\ = (\Add2~2_combout\ & ((\HD~3751_combout\ & ((\HD~3016_q\))) # (!\HD~3751_combout\ & (\HD~2952_q\)))) # (!\Add2~2_combout\ & (((\HD~3751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2952_q\,
	datac => \HD~3016_q\,
	datad => \HD~3751_combout\,
	combout => \HD~3752_combout\);

-- Location: LCCOMB_X69_Y39_N8
\HD~3755\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3755_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\) # (\HD~3752_combout\)))) # (!\Add2~4_combout\ & (\HD~3754_combout\ & (!\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3754_combout\,
	datab => \Add2~4_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3752_combout\,
	combout => \HD~3755_combout\);

-- Location: LCCOMB_X67_Y45_N16
\HD~2984feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2984feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~2984feeder_combout\);

-- Location: FF_X67_Y45_N17
\HD~2984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2984feeder_combout\,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2984_q\);

-- Location: FF_X68_Y45_N25
\HD~2856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2856_q\);

-- Location: LCCOMB_X68_Y45_N24
\HD~3756\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3756_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2984_q\)) # (!\Add2~2_combout\ & ((\HD~2856_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2984_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2856_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3756_combout\);

-- Location: FF_X70_Y45_N15
\HD~3048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3048_q\);

-- Location: LCCOMB_X70_Y44_N20
\HD~2920feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2920feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~2920feeder_combout\);

-- Location: FF_X70_Y44_N21
\HD~2920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2920feeder_combout\,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2920_q\);

-- Location: LCCOMB_X70_Y45_N14
\HD~3757\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3757_combout\ = (\HD~3756_combout\ & (((\HD~3048_q\)) # (!\Add2~0_combout\))) # (!\HD~3756_combout\ & (\Add2~0_combout\ & ((\HD~2920_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3756_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3048_q\,
	datad => \HD~2920_q\,
	combout => \HD~3757_combout\);

-- Location: LCCOMB_X69_Y39_N2
\HD~3758\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3758_combout\ = (\sector[0]~input_o\ & ((\HD~3755_combout\ & ((\HD~3757_combout\))) # (!\HD~3755_combout\ & (\HD~3750_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3750_combout\,
	datac => \HD~3755_combout\,
	datad => \HD~3757_combout\,
	combout => \HD~3758_combout\);

-- Location: FF_X65_Y47_N15
\HD~2312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2312_q\);

-- Location: LCCOMB_X65_Y47_N12
\HD~2376feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2376feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~2376feeder_combout\);

-- Location: FF_X65_Y47_N13
\HD~2376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2376feeder_combout\,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2376_q\);

-- Location: LCCOMB_X65_Y47_N14
\HD~3759\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3759_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2376_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2312_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2312_q\,
	datad => \HD~2376_q\,
	combout => \HD~3759_combout\);

-- Location: FF_X66_Y47_N5
\HD~2440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2440_q\);

-- Location: FF_X66_Y47_N15
\HD~2504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2504_q\);

-- Location: LCCOMB_X66_Y47_N14
\HD~3760\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3760_combout\ = (\HD~3759_combout\ & (((\HD~2504_q\) # (!\Add2~2_combout\)))) # (!\HD~3759_combout\ & (\HD~2440_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3759_combout\,
	datab => \HD~2440_q\,
	datac => \HD~2504_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3760_combout\);

-- Location: FF_X58_Y47_N5
\HD~2472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2472_q\);

-- Location: FF_X58_Y47_N23
\HD~2344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2344_q\);

-- Location: LCCOMB_X58_Y47_N22
\HD~3766\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3766_combout\ = (\Add2~2_combout\ & ((\HD~2472_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~2344_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2472_q\,
	datac => \HD~2344_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3766_combout\);

-- Location: FF_X59_Y47_N9
\HD~2408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2408_q\);

-- Location: FF_X59_Y47_N11
\HD~2536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2536_q\);

-- Location: LCCOMB_X59_Y47_N10
\HD~3767\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3767_combout\ = (\HD~3766_combout\ & (((\HD~2536_q\) # (!\Add2~0_combout\)))) # (!\HD~3766_combout\ & (\HD~2408_q\ & ((\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3766_combout\,
	datab => \HD~2408_q\,
	datac => \HD~2536_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3767_combout\);

-- Location: FF_X62_Y49_N25
\HD~2152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2152_q\);

-- Location: FF_X62_Y49_N11
\HD~2280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2280_q\);

-- Location: FF_X63_Y49_N5
\HD~2216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2216_q\);

-- Location: FF_X63_Y49_N23
\HD~2088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2088_q\);

-- Location: LCCOMB_X63_Y49_N22
\HD~3761\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3761_combout\ = (\Add2~2_combout\ & ((\HD~2216_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~2088_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2216_q\,
	datac => \HD~2088_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3761_combout\);

-- Location: LCCOMB_X62_Y49_N10
\HD~3762\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3762_combout\ = (\Add2~0_combout\ & ((\HD~3761_combout\ & ((\HD~2280_q\))) # (!\HD~3761_combout\ & (\HD~2152_q\)))) # (!\Add2~0_combout\ & (((\HD~3761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2152_q\,
	datac => \HD~2280_q\,
	datad => \HD~3761_combout\,
	combout => \HD~3762_combout\);

-- Location: FF_X66_Y48_N15
\HD~2056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2056_q\);

-- Location: FF_X66_Y48_N13
\HD~2120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2120_q\);

-- Location: LCCOMB_X66_Y48_N14
\HD~3763\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3763_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2120_q\))) # (!\Add2~0_combout\ & (\HD~2056_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2056_q\,
	datad => \HD~2120_q\,
	combout => \HD~3763_combout\);

-- Location: FF_X67_Y48_N5
\HD~2184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2184_q\);

-- Location: FF_X67_Y48_N15
\HD~2248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2248_q\);

-- Location: LCCOMB_X67_Y48_N14
\HD~3764\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3764_combout\ = (\HD~3763_combout\ & (((\HD~2248_q\) # (!\Add2~2_combout\)))) # (!\HD~3763_combout\ & (\HD~2184_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3763_combout\,
	datab => \HD~2184_q\,
	datac => \HD~2248_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3764_combout\);

-- Location: LCCOMB_X69_Y42_N24
\HD~3765\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3765_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~3762_combout\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & ((\HD~3764_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~3762_combout\,
	datad => \HD~3764_combout\,
	combout => \HD~3765_combout\);

-- Location: LCCOMB_X69_Y42_N2
\HD~3768\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3768_combout\ = (\Add2~4_combout\ & ((\HD~3765_combout\ & ((\HD~3767_combout\))) # (!\HD~3765_combout\ & (\HD~3760_combout\)))) # (!\Add2~4_combout\ & (((\HD~3765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3760_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3767_combout\,
	datad => \HD~3765_combout\,
	combout => \HD~3768_combout\);

-- Location: LCCOMB_X69_Y39_N4
\HD~3769\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3769_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~3758_combout\)) # (!\Add2~6_combout\ & ((\HD~3768_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3758_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~3768_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~3769_combout\);

-- Location: LCCOMB_X55_Y35_N22
\HD~1416feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1416feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~1416feeder_combout\);

-- Location: FF_X55_Y35_N23
\HD~1416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1416feeder_combout\,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1416_q\);

-- Location: FF_X57_Y39_N17
\HD~1928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1928_q\);

-- Location: FF_X59_Y39_N23
\HD~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~392_q\);

-- Location: LCCOMB_X59_Y39_N20
\HD~904feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~904feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~904feeder_combout\);

-- Location: FF_X59_Y39_N21
\HD~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~904feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~904_q\);

-- Location: LCCOMB_X59_Y39_N22
\HD~3706\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3706_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~904_q\))) # (!\Add2~6_combout\ & (\HD~392_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~392_q\,
	datad => \HD~904_q\,
	combout => \HD~3706_combout\);

-- Location: LCCOMB_X57_Y39_N16
\HD~3707\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3707_combout\ = (\Add2~8_combout\ & ((\HD~3706_combout\ & ((\HD~1928_q\))) # (!\HD~3706_combout\ & (\HD~1416_q\)))) # (!\Add2~8_combout\ & (((\HD~3706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1416_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1928_q\,
	datad => \HD~3706_combout\,
	combout => \HD~3707_combout\);

-- Location: FF_X55_Y37_N3
\HD~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~456_q\);

-- Location: FF_X54_Y37_N31
\HD~1480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1480_q\);

-- Location: LCCOMB_X55_Y37_N2
\HD~3713\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3713_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1480_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~456_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~456_q\,
	datad => \HD~1480_q\,
	combout => \HD~3713_combout\);

-- Location: FF_X57_Y39_N27
\HD~1992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1992_q\);

-- Location: LCCOMB_X56_Y37_N10
\HD~968feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~968feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~968feeder_combout\);

-- Location: FF_X56_Y37_N11
\HD~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~968feeder_combout\,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~968_q\);

-- Location: LCCOMB_X57_Y39_N26
\HD~3714\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3714_combout\ = (\Add2~6_combout\ & ((\HD~3713_combout\ & (\HD~1992_q\)) # (!\HD~3713_combout\ & ((\HD~968_q\))))) # (!\Add2~6_combout\ & (\HD~3713_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3713_combout\,
	datac => \HD~1992_q\,
	datad => \HD~968_q\,
	combout => \HD~3714_combout\);

-- Location: FF_X67_Y39_N3
\HD~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~328_q\);

-- Location: LCCOMB_X67_Y35_N24
\HD~1352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1352feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~1352feeder_combout\);

-- Location: FF_X67_Y35_N25
\HD~1352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1352feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1352_q\);

-- Location: LCCOMB_X67_Y39_N2
\HD~3708\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3708_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1352_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~328_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~328_q\,
	datad => \HD~1352_q\,
	combout => \HD~3708_combout\);

-- Location: FF_X65_Y39_N9
\HD~1864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1864_q\);

-- Location: LCCOMB_X66_Y39_N22
\HD~840feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~840feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~840feeder_combout\);

-- Location: FF_X66_Y39_N23
\HD~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~840feeder_combout\,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~840_q\);

-- Location: LCCOMB_X65_Y39_N8
\HD~3709\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3709_combout\ = (\Add2~6_combout\ & ((\HD~3708_combout\ & (\HD~1864_q\)) # (!\HD~3708_combout\ & ((\HD~840_q\))))) # (!\Add2~6_combout\ & (\HD~3708_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3708_combout\,
	datac => \HD~1864_q\,
	datad => \HD~840_q\,
	combout => \HD~3709_combout\);

-- Location: LCCOMB_X65_Y34_N2
\HD~1288feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1288feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~1288feeder_combout\);

-- Location: FF_X65_Y34_N3
\HD~1288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1288feeder_combout\,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1288_q\);

-- Location: FF_X65_Y36_N27
\HD~1800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1800_q\);

-- Location: FF_X66_Y34_N3
\HD~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~264_q\);

-- Location: LCCOMB_X66_Y35_N8
\HD~776feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~776feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~776feeder_combout\);

-- Location: FF_X66_Y35_N9
\HD~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~776feeder_combout\,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~776_q\);

-- Location: LCCOMB_X66_Y34_N2
\HD~3710\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3710_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~776_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~264_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~264_q\,
	datad => \HD~776_q\,
	combout => \HD~3710_combout\);

-- Location: LCCOMB_X65_Y36_N26
\HD~3711\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3711_combout\ = (\Add2~8_combout\ & ((\HD~3710_combout\ & ((\HD~1800_q\))) # (!\HD~3710_combout\ & (\HD~1288_q\)))) # (!\Add2~8_combout\ & (((\HD~3710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1288_q\,
	datac => \HD~1800_q\,
	datad => \HD~3710_combout\,
	combout => \HD~3711_combout\);

-- Location: LCCOMB_X69_Y39_N0
\HD~3712\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3712_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~3709_combout\)) # (!\Add2~0_combout\ & ((\HD~3711_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3709_combout\,
	datad => \HD~3711_combout\,
	combout => \HD~3712_combout\);

-- Location: LCCOMB_X69_Y39_N26
\HD~3715\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3715_combout\ = (\Add2~2_combout\ & ((\HD~3712_combout\ & ((\HD~3714_combout\))) # (!\HD~3712_combout\ & (\HD~3707_combout\)))) # (!\Add2~2_combout\ & (((\HD~3712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3707_combout\,
	datab => \HD~3714_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~3712_combout\,
	combout => \HD~3715_combout\);

-- Location: LCCOMB_X58_Y38_N14
\HD~1000feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1000feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~1000feeder_combout\);

-- Location: FF_X58_Y38_N15
\HD~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1000feeder_combout\,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1000_q\);

-- Location: FF_X57_Y40_N31
\HD~2024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2024_q\);

-- Location: FF_X60_Y42_N29
\HD~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~488_q\);

-- Location: LCCOMB_X61_Y35_N18
\HD~1512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1512feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~1512feeder_combout\);

-- Location: FF_X61_Y35_N19
\HD~1512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1512feeder_combout\,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1512_q\);

-- Location: LCCOMB_X60_Y42_N28
\HD~3744\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3744_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1512_q\))) # (!\Add2~8_combout\ & (\HD~488_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~488_q\,
	datad => \HD~1512_q\,
	combout => \HD~3744_combout\);

-- Location: LCCOMB_X57_Y40_N30
\HD~3745\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3745_combout\ = (\Add2~6_combout\ & ((\HD~3744_combout\ & ((\HD~2024_q\))) # (!\HD~3744_combout\ & (\HD~1000_q\)))) # (!\Add2~6_combout\ & (((\HD~3744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~1000_q\,
	datac => \HD~2024_q\,
	datad => \HD~3744_combout\,
	combout => \HD~3745_combout\);

-- Location: LCCOMB_X72_Y39_N0
\HD~1384feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1384feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~1384feeder_combout\);

-- Location: FF_X72_Y39_N1
\HD~1384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1384feeder_combout\,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1384_q\);

-- Location: FF_X72_Y41_N11
\HD~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~360_q\);

-- Location: LCCOMB_X72_Y41_N10
\HD~3737\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3737_combout\ = (\Add2~8_combout\ & ((\HD~1384_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~360_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1384_q\,
	datab => \Add2~8_combout\,
	datac => \HD~360_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3737_combout\);

-- Location: FF_X72_Y39_N11
\HD~1896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1896_q\);

-- Location: LCCOMB_X73_Y39_N16
\HD~872feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~872feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~872feeder_combout\);

-- Location: FF_X73_Y39_N17
\HD~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~872feeder_combout\,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~872_q\);

-- Location: LCCOMB_X72_Y39_N10
\HD~3738\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3738_combout\ = (\Add2~6_combout\ & ((\HD~3737_combout\ & (\HD~1896_q\)) # (!\HD~3737_combout\ & ((\HD~872_q\))))) # (!\Add2~6_combout\ & (\HD~3737_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3737_combout\,
	datac => \HD~1896_q\,
	datad => \HD~872_q\,
	combout => \HD~3738_combout\);

-- Location: FF_X62_Y33_N11
\HD~1320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1320_q\);

-- Location: FF_X61_Y33_N11
\HD~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~296_q\);

-- Location: FF_X65_Y33_N31
\HD~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~808_q\);

-- Location: LCCOMB_X61_Y33_N10
\HD~3741\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3741_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~808_q\))) # (!\Add2~6_combout\ & (\HD~296_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~296_q\,
	datad => \HD~808_q\,
	combout => \HD~3741_combout\);

-- Location: FF_X65_Y32_N5
\HD~1832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1832_q\);

-- Location: LCCOMB_X65_Y32_N4
\HD~3742\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3742_combout\ = (\HD~3741_combout\ & (((\HD~1832_q\) # (!\Add2~8_combout\)))) # (!\HD~3741_combout\ & (\HD~1320_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1320_q\,
	datab => \HD~3741_combout\,
	datac => \HD~1832_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3742_combout\);

-- Location: LCCOMB_X60_Y33_N2
\HD~936feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~936feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~936feeder_combout\);

-- Location: FF_X60_Y33_N3
\HD~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~936feeder_combout\,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~936_q\);

-- Location: FF_X59_Y35_N3
\HD~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~424_q\);

-- Location: LCCOMB_X59_Y35_N2
\HD~3739\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3739_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~936_q\)) # (!\Add2~6_combout\ & ((\HD~424_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~936_q\,
	datac => \HD~424_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3739_combout\);

-- Location: FF_X65_Y35_N19
\HD~1960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1960_q\);

-- Location: LCCOMB_X61_Y35_N24
\HD~1448feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1448feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~1448feeder_combout\);

-- Location: FF_X61_Y35_N25
\HD~1448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1448feeder_combout\,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1448_q\);

-- Location: LCCOMB_X65_Y35_N18
\HD~3740\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3740_combout\ = (\HD~3739_combout\ & (((\HD~1960_q\)) # (!\Add2~8_combout\))) # (!\HD~3739_combout\ & (\Add2~8_combout\ & ((\HD~1448_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3739_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1960_q\,
	datad => \HD~1448_q\,
	combout => \HD~3740_combout\);

-- Location: LCCOMB_X65_Y35_N12
\HD~3743\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3743_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\) # (\HD~3740_combout\)))) # (!\Add2~2_combout\ & (\HD~3742_combout\ & (!\Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3742_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3740_combout\,
	combout => \HD~3743_combout\);

-- Location: LCCOMB_X65_Y35_N22
\HD~3746\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3746_combout\ = (\Add2~0_combout\ & ((\HD~3743_combout\ & (\HD~3745_combout\)) # (!\HD~3743_combout\ & ((\HD~3738_combout\))))) # (!\Add2~0_combout\ & (((\HD~3743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3745_combout\,
	datab => \HD~3738_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3743_combout\,
	combout => \HD~3746_combout\);

-- Location: FF_X66_Y38_N23
\HD~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~616_q\);

-- Location: FF_X69_Y37_N5
\HD~1640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1640_q\);

-- Location: FF_X70_Y38_N31
\HD~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~104_q\);

-- Location: FF_X72_Y38_N17
\HD~1128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1128_q\);

-- Location: LCCOMB_X70_Y38_N30
\HD~3716\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3716_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1128_q\))) # (!\Add2~8_combout\ & (\HD~104_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~104_q\,
	datad => \HD~1128_q\,
	combout => \HD~3716_combout\);

-- Location: LCCOMB_X69_Y37_N4
\HD~3717\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3717_combout\ = (\Add2~6_combout\ & ((\HD~3716_combout\ & ((\HD~1640_q\))) # (!\HD~3716_combout\ & (\HD~616_q\)))) # (!\Add2~6_combout\ & (((\HD~3716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~616_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1640_q\,
	datad => \HD~3716_combout\,
	combout => \HD~3717_combout\);

-- Location: LCCOMB_X58_Y38_N4
\HD~744feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~744feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~744feeder_combout\);

-- Location: FF_X58_Y38_N5
\HD~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~744feeder_combout\,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~744_q\);

-- Location: FF_X57_Y40_N29
\HD~1768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1768_q\);

-- Location: FF_X58_Y40_N7
\HD~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~232_q\);

-- Location: LCCOMB_X55_Y40_N28
\HD~1256feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1256feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~1256feeder_combout\);

-- Location: FF_X55_Y40_N29
\HD~1256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1256feeder_combout\,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1256_q\);

-- Location: LCCOMB_X58_Y40_N6
\HD~3723\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3723_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1256_q\))) # (!\Add2~8_combout\ & (\HD~232_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~232_q\,
	datad => \HD~1256_q\,
	combout => \HD~3723_combout\);

-- Location: LCCOMB_X57_Y40_N28
\HD~3724\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3724_combout\ = (\Add2~6_combout\ & ((\HD~3723_combout\ & ((\HD~1768_q\))) # (!\HD~3723_combout\ & (\HD~744_q\)))) # (!\Add2~6_combout\ & (((\HD~3723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~744_q\,
	datac => \HD~1768_q\,
	datad => \HD~3723_combout\,
	combout => \HD~3724_combout\);

-- Location: FF_X67_Y32_N31
\HD~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~680_q\);

-- Location: FF_X62_Y39_N25
\HD~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~168_q\);

-- Location: LCCOMB_X62_Y39_N24
\HD~3718\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3718_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~680_q\)) # (!\Add2~6_combout\ & ((\HD~168_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~680_q\,
	datac => \HD~168_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3718_combout\);

-- Location: FF_X68_Y38_N29
\HD~1704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1704_q\);

-- Location: FF_X62_Y42_N9
\HD~1192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1192_q\);

-- Location: LCCOMB_X68_Y38_N28
\HD~3719\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3719_combout\ = (\Add2~8_combout\ & ((\HD~3718_combout\ & (\HD~1704_q\)) # (!\HD~3718_combout\ & ((\HD~1192_q\))))) # (!\Add2~8_combout\ & (\HD~3718_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3718_combout\,
	datac => \HD~1704_q\,
	datad => \HD~1192_q\,
	combout => \HD~3719_combout\);

-- Location: FF_X72_Y34_N19
\HD~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~40_q\);

-- Location: LCCOMB_X73_Y34_N26
\HD~552feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~552feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~552feeder_combout\);

-- Location: FF_X73_Y34_N27
\HD~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~552feeder_combout\,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~552_q\);

-- Location: LCCOMB_X72_Y34_N18
\HD~3720\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3720_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~552_q\))) # (!\Add2~6_combout\ & (\HD~40_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~40_q\,
	datad => \HD~552_q\,
	combout => \HD~3720_combout\);

-- Location: FF_X72_Y38_N11
\HD~1576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1576_q\);

-- Location: LCCOMB_X72_Y34_N24
\HD~1064feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1064feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~1064feeder_combout\);

-- Location: FF_X72_Y34_N25
\HD~1064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1064feeder_combout\,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1064_q\);

-- Location: LCCOMB_X72_Y38_N10
\HD~3721\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3721_combout\ = (\HD~3720_combout\ & (((\HD~1576_q\)) # (!\Add2~8_combout\))) # (!\HD~3720_combout\ & (\Add2~8_combout\ & ((\HD~1064_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3720_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1576_q\,
	datad => \HD~1064_q\,
	combout => \HD~3721_combout\);

-- Location: LCCOMB_X69_Y39_N28
\HD~3722\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3722_combout\ = (\Add2~2_combout\ & ((\HD~3719_combout\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((!\Add2~0_combout\ & \HD~3721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3719_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3721_combout\,
	combout => \HD~3722_combout\);

-- Location: LCCOMB_X69_Y39_N22
\HD~3725\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3725_combout\ = (\Add2~0_combout\ & ((\HD~3722_combout\ & ((\HD~3724_combout\))) # (!\HD~3722_combout\ & (\HD~3717_combout\)))) # (!\Add2~0_combout\ & (((\HD~3722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3717_combout\,
	datab => \HD~3724_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3722_combout\,
	combout => \HD~3725_combout\);

-- Location: LCCOMB_X56_Y34_N8
\HD~1160feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1160feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~1160feeder_combout\);

-- Location: FF_X56_Y34_N9
\HD~1160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1160feeder_combout\,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1160_q\);

-- Location: FF_X60_Y34_N25
\HD~1672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1672_q\);

-- Location: FF_X59_Y34_N19
\HD~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~136_q\);

-- Location: LCCOMB_X59_Y34_N16
\HD~648feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~648feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~648feeder_combout\);

-- Location: FF_X59_Y34_N17
\HD~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~648feeder_combout\,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~648_q\);

-- Location: LCCOMB_X59_Y34_N18
\HD~3726\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3726_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~648_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~136_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~136_q\,
	datad => \HD~648_q\,
	combout => \HD~3726_combout\);

-- Location: LCCOMB_X60_Y34_N24
\HD~3727\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3727_combout\ = (\Add2~8_combout\ & ((\HD~3726_combout\ & ((\HD~1672_q\))) # (!\HD~3726_combout\ & (\HD~1160_q\)))) # (!\Add2~8_combout\ & (((\HD~3726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1160_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1672_q\,
	datad => \HD~3726_combout\,
	combout => \HD~3727_combout\);

-- Location: FF_X54_Y36_N25
\HD~1224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1224_q\);

-- Location: FF_X56_Y36_N25
\HD~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~200_q\);

-- Location: LCCOMB_X56_Y36_N24
\HD~3733\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3733_combout\ = (\Add2~8_combout\ & ((\HD~1224_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~200_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1224_q\,
	datac => \HD~200_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3733_combout\);

-- Location: FF_X60_Y36_N23
\HD~1736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1736_q\);

-- Location: FF_X59_Y36_N13
\HD~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~712_q\);

-- Location: LCCOMB_X60_Y36_N22
\HD~3734\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3734_combout\ = (\Add2~6_combout\ & ((\HD~3733_combout\ & (\HD~1736_q\)) # (!\HD~3733_combout\ & ((\HD~712_q\))))) # (!\Add2~6_combout\ & (\HD~3733_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3733_combout\,
	datac => \HD~1736_q\,
	datad => \HD~712_q\,
	combout => \HD~3734_combout\);

-- Location: LCCOMB_X66_Y37_N30
\HD~584feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~584feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~584feeder_combout\);

-- Location: FF_X66_Y37_N31
\HD~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~584feeder_combout\,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~584_q\);

-- Location: FF_X69_Y37_N15
\HD~1608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1608_q\);

-- Location: FF_X72_Y35_N5
\HD~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~72_q\);

-- Location: FF_X70_Y35_N25
\HD~1096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1096_q\);

-- Location: LCCOMB_X72_Y35_N4
\HD~3728\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3728_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1096_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~72_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~72_q\,
	datad => \HD~1096_q\,
	combout => \HD~3728_combout\);

-- Location: LCCOMB_X69_Y37_N14
\HD~3729\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3729_combout\ = (\Add2~6_combout\ & ((\HD~3728_combout\ & ((\HD~1608_q\))) # (!\HD~3728_combout\ & (\HD~584_q\)))) # (!\Add2~6_combout\ & (((\HD~3728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~584_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1608_q\,
	datad => \HD~3728_combout\,
	combout => \HD~3729_combout\);

-- Location: FF_X63_Y36_N21
\HD~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1032_q\);

-- Location: FF_X70_Y36_N3
\HD~1544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1544_q\);

-- Location: FF_X72_Y36_N21
\HD~8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~8_q\);

-- Location: LCCOMB_X72_Y33_N18
\HD~520feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~520feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD~520feeder_combout\);

-- Location: FF_X72_Y33_N19
\HD~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~520feeder_combout\,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~520_q\);

-- Location: LCCOMB_X72_Y36_N20
\HD~3730\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3730_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~520_q\))) # (!\Add2~6_combout\ & (\HD~8_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~8_q\,
	datad => \HD~520_q\,
	combout => \HD~3730_combout\);

-- Location: LCCOMB_X70_Y36_N2
\HD~3731\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3731_combout\ = (\Add2~8_combout\ & ((\HD~3730_combout\ & ((\HD~1544_q\))) # (!\HD~3730_combout\ & (\HD~1032_q\)))) # (!\Add2~8_combout\ & (((\HD~3730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1032_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1544_q\,
	datad => \HD~3730_combout\,
	combout => \HD~3731_combout\);

-- Location: LCCOMB_X69_Y39_N16
\HD~3732\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3732_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~3729_combout\)) # (!\Add2~0_combout\ & ((\HD~3731_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3729_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3731_combout\,
	combout => \HD~3732_combout\);

-- Location: LCCOMB_X69_Y39_N18
\HD~3735\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3735_combout\ = (\Add2~2_combout\ & ((\HD~3732_combout\ & ((\HD~3734_combout\))) # (!\HD~3732_combout\ & (\HD~3727_combout\)))) # (!\Add2~2_combout\ & (((\HD~3732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3727_combout\,
	datab => \HD~3734_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~3732_combout\,
	combout => \HD~3735_combout\);

-- Location: LCCOMB_X69_Y39_N20
\HD~3736\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3736_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~3725_combout\)) # (!\sector[0]~input_o\ & ((\HD~3735_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3725_combout\,
	datab => \Add2~4_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3735_combout\,
	combout => \HD~3736_combout\);

-- Location: LCCOMB_X69_Y39_N6
\HD~3747\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3747_combout\ = (\Add2~4_combout\ & ((\HD~3736_combout\ & ((\HD~3746_combout\))) # (!\HD~3736_combout\ & (\HD~3715_combout\)))) # (!\Add2~4_combout\ & (((\HD~3736_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3715_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3746_combout\,
	datad => \HD~3736_combout\,
	combout => \HD~3747_combout\);

-- Location: LCCOMB_X69_Y39_N14
\HD~3770\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3770_combout\ = (\Add2~10_combout\ & ((\HD~3748_combout\) # ((\HD~3769_combout\)))) # (!\Add2~10_combout\ & (((\HD~3747_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \HD~3748_combout\,
	datac => \HD~3769_combout\,
	datad => \HD~3747_combout\,
	combout => \HD~3770_combout\);

-- Location: IOIBUF_X81_Y73_N8
\data_write[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(9),
	o => \data_write[9]~input_o\);

-- Location: FF_X73_Y43_N27
\HD~2569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2569_q\);

-- Location: FF_X72_Y43_N11
\HD~2633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2633_q\);

-- Location: LCCOMB_X73_Y43_N26
\HD~3818\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3818_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2633_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2569_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2569_q\,
	datad => \HD~2633_q\,
	combout => \HD~3818_combout\);

-- Location: FF_X74_Y43_N21
\HD~2761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2761_q\);

-- Location: LCCOMB_X74_Y47_N8
\HD~2697feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2697feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~2697feeder_combout\);

-- Location: FF_X74_Y47_N9
\HD~2697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2697feeder_combout\,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2697_q\);

-- Location: LCCOMB_X74_Y43_N20
\HD~3819\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3819_combout\ = (\HD~3818_combout\ & (((\HD~2761_q\)) # (!\Add2~2_combout\))) # (!\HD~3818_combout\ & (\Add2~2_combout\ & ((\HD~2697_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3818_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2761_q\,
	datad => \HD~2697_q\,
	combout => \HD~3819_combout\);

-- Location: FF_X70_Y43_N31
\HD~2825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2825_q\);

-- Location: FF_X70_Y43_N29
\HD~2889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2889_q\);

-- Location: LCCOMB_X70_Y43_N30
\HD~3816\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3816_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2889_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2825_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2825_q\,
	datad => \HD~2889_q\,
	combout => \HD~3816_combout\);

-- Location: FF_X68_Y47_N5
\HD~2953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2953_q\);

-- Location: FF_X68_Y47_N7
\HD~3017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3017_q\);

-- Location: LCCOMB_X68_Y47_N6
\HD~3817\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3817_combout\ = (\HD~3816_combout\ & (((\HD~3017_q\) # (!\Add2~2_combout\)))) # (!\HD~3816_combout\ & (\HD~2953_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3816_combout\,
	datab => \HD~2953_q\,
	datac => \HD~3017_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3817_combout\);

-- Location: LCCOMB_X68_Y42_N12
\HD~3820\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3820_combout\ = (\Add2~4_combout\ & (((\HD~3817_combout\) # (\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (\HD~3819_combout\ & ((!\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3819_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3817_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~3820_combout\);

-- Location: FF_X70_Y44_N7
\HD~2921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2921_q\);

-- Location: FF_X70_Y45_N25
\HD~3049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3049_q\);

-- Location: LCCOMB_X67_Y45_N10
\HD~2985feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2985feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~2985feeder_combout\);

-- Location: FF_X67_Y45_N11
\HD~2985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2985feeder_combout\,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2985_q\);

-- Location: FF_X68_Y45_N19
\HD~2857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2857_q\);

-- Location: LCCOMB_X68_Y45_N18
\HD~3821\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3821_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2985_q\)) # (!\Add2~2_combout\ & ((\HD~2857_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2985_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2857_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3821_combout\);

-- Location: LCCOMB_X70_Y45_N24
\HD~3822\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3822_combout\ = (\Add2~0_combout\ & ((\HD~3821_combout\ & ((\HD~3049_q\))) # (!\HD~3821_combout\ & (\HD~2921_q\)))) # (!\Add2~0_combout\ & (((\HD~3821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2921_q\,
	datac => \HD~3049_q\,
	datad => \HD~3821_combout\,
	combout => \HD~3822_combout\);

-- Location: LCCOMB_X69_Y45_N18
\HD~2665feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2665feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~2665feeder_combout\);

-- Location: FF_X69_Y45_N19
\HD~2665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2665feeder_combout\,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2665_q\);

-- Location: FF_X72_Y45_N17
\HD~2793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2793_q\);

-- Location: FF_X65_Y45_N3
\HD~2601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2601_q\);

-- Location: FF_X61_Y44_N1
\HD~2729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2729_q\);

-- Location: LCCOMB_X65_Y45_N2
\HD~3814\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3814_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2729_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2601_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2601_q\,
	datad => \HD~2729_q\,
	combout => \HD~3814_combout\);

-- Location: LCCOMB_X72_Y45_N16
\HD~3815\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3815_combout\ = (\Add2~0_combout\ & ((\HD~3814_combout\ & ((\HD~2793_q\))) # (!\HD~3814_combout\ & (\HD~2665_q\)))) # (!\Add2~0_combout\ & (((\HD~3814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2665_q\,
	datac => \HD~2793_q\,
	datad => \HD~3814_combout\,
	combout => \HD~3815_combout\);

-- Location: LCCOMB_X69_Y42_N0
\HD~3823\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3823_combout\ = (\HD~3820_combout\ & ((\HD~3822_combout\) # ((!\sector[0]~input_o\)))) # (!\HD~3820_combout\ & (((\sector[0]~input_o\ & \HD~3815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3820_combout\,
	datab => \HD~3822_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3815_combout\,
	combout => \HD~3823_combout\);

-- Location: FF_X58_Y47_N9
\HD~2473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2473_q\);

-- Location: FF_X58_Y47_N27
\HD~2345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2345_q\);

-- Location: LCCOMB_X58_Y47_N26
\HD~3831\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3831_combout\ = (\Add2~2_combout\ & ((\HD~2473_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~2345_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2473_q\,
	datac => \HD~2345_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3831_combout\);

-- Location: FF_X59_Y47_N7
\HD~2537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2537_q\);

-- Location: FF_X59_Y47_N13
\HD~2409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2409_q\);

-- Location: LCCOMB_X59_Y47_N6
\HD~3832\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3832_combout\ = (\HD~3831_combout\ & (((\HD~2537_q\)) # (!\Add2~0_combout\))) # (!\HD~3831_combout\ & (\Add2~0_combout\ & ((\HD~2409_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3831_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2537_q\,
	datad => \HD~2409_q\,
	combout => \HD~3832_combout\);

-- Location: FF_X63_Y49_N3
\HD~2089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2089_q\);

-- Location: LCCOMB_X63_Y49_N0
\HD~2217feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2217feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~2217feeder_combout\);

-- Location: FF_X63_Y49_N1
\HD~2217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2217feeder_combout\,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2217_q\);

-- Location: LCCOMB_X63_Y49_N2
\HD~3826\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3826_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2217_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2089_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2089_q\,
	datad => \HD~2217_q\,
	combout => \HD~3826_combout\);

-- Location: FF_X62_Y49_N7
\HD~2281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2281_q\);

-- Location: FF_X62_Y49_N13
\HD~2153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2153_q\);

-- Location: LCCOMB_X62_Y49_N6
\HD~3827\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3827_combout\ = (\Add2~0_combout\ & ((\HD~3826_combout\ & (\HD~2281_q\)) # (!\HD~3826_combout\ & ((\HD~2153_q\))))) # (!\Add2~0_combout\ & (\HD~3826_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~3826_combout\,
	datac => \HD~2281_q\,
	datad => \HD~2153_q\,
	combout => \HD~3827_combout\);

-- Location: FF_X66_Y48_N19
\HD~2057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2057_q\);

-- Location: FF_X66_Y48_N1
\HD~2121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2121_q\);

-- Location: LCCOMB_X66_Y48_N18
\HD~3828\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3828_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2121_q\))) # (!\Add2~0_combout\ & (\HD~2057_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2057_q\,
	datad => \HD~2121_q\,
	combout => \HD~3828_combout\);

-- Location: FF_X67_Y48_N19
\HD~2249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2249_q\);

-- Location: FF_X67_Y48_N1
\HD~2185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2185_q\);

-- Location: LCCOMB_X67_Y48_N18
\HD~3829\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3829_combout\ = (\Add2~2_combout\ & ((\HD~3828_combout\ & (\HD~2249_q\)) # (!\HD~3828_combout\ & ((\HD~2185_q\))))) # (!\Add2~2_combout\ & (\HD~3828_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3828_combout\,
	datac => \HD~2249_q\,
	datad => \HD~2185_q\,
	combout => \HD~3829_combout\);

-- Location: LCCOMB_X68_Y42_N14
\HD~3830\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3830_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~3827_combout\)) # (!\sector[0]~input_o\ & ((\HD~3829_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3827_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3829_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~3830_combout\);

-- Location: FF_X65_Y47_N9
\HD~2377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2377_q\);

-- Location: FF_X65_Y47_N3
\HD~2313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2313_q\);

-- Location: LCCOMB_X65_Y47_N2
\HD~3824\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3824_combout\ = (\Add2~0_combout\ & ((\HD~2377_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2313_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2377_q\,
	datac => \HD~2313_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3824_combout\);

-- Location: FF_X66_Y47_N3
\HD~2505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2505_q\);

-- Location: FF_X66_Y47_N17
\HD~2441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2441_q\);

-- Location: LCCOMB_X66_Y47_N2
\HD~3825\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3825_combout\ = (\HD~3824_combout\ & (((\HD~2505_q\)) # (!\Add2~2_combout\))) # (!\HD~3824_combout\ & (\Add2~2_combout\ & ((\HD~2441_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3824_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2505_q\,
	datad => \HD~2441_q\,
	combout => \HD~3825_combout\);

-- Location: LCCOMB_X67_Y47_N0
\HD~3833\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3833_combout\ = (\Add2~4_combout\ & ((\HD~3830_combout\ & (\HD~3832_combout\)) # (!\HD~3830_combout\ & ((\HD~3825_combout\))))) # (!\Add2~4_combout\ & (((\HD~3830_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3832_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3830_combout\,
	datad => \HD~3825_combout\,
	combout => \HD~3833_combout\);

-- Location: LCCOMB_X68_Y42_N0
\HD~3834\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3834_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~3823_combout\)) # (!\Add2~6_combout\ & ((\HD~3833_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~3823_combout\,
	datad => \HD~3833_combout\,
	combout => \HD~3834_combout\);

-- Location: FF_X70_Y42_N23
\HD~3081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3081_q\);

-- Location: FF_X70_Y42_N13
\HD~3113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3113_q\);

-- Location: LCCOMB_X70_Y42_N22
\HD~3813\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3813_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3113_q\))) # (!\sector[0]~input_o\ & (\HD~3081_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3081_q\,
	datad => \HD~3113_q\,
	combout => \HD~3813_combout\);

-- Location: LCCOMB_X56_Y34_N10
\HD~1161feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1161feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~1161feeder_combout\);

-- Location: FF_X56_Y34_N11
\HD~1161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1161feeder_combout\,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1161_q\);

-- Location: FF_X59_Y34_N5
\HD~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~137_q\);

-- Location: LCCOMB_X58_Y34_N20
\HD~649feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~649feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~649feeder_combout\);

-- Location: FF_X58_Y34_N21
\HD~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~649feeder_combout\,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~649_q\);

-- Location: LCCOMB_X59_Y34_N4
\HD~3785\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3785_combout\ = (\Add2~6_combout\ & ((\Add2~8_combout\) # ((\HD~649_q\)))) # (!\Add2~6_combout\ & (!\Add2~8_combout\ & (\HD~137_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~137_q\,
	datad => \HD~649_q\,
	combout => \HD~3785_combout\);

-- Location: FF_X60_Y34_N27
\HD~1673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1673_q\);

-- Location: LCCOMB_X60_Y34_N26
\HD~3786\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3786_combout\ = (\HD~3785_combout\ & (((\HD~1673_q\) # (!\Add2~8_combout\)))) # (!\HD~3785_combout\ & (\HD~1161_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1161_q\,
	datab => \HD~3785_combout\,
	datac => \HD~1673_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3786_combout\);

-- Location: FF_X55_Y35_N17
\HD~1417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1417_q\);

-- Location: FF_X57_Y39_N13
\HD~1929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1929_q\);

-- Location: FF_X57_Y35_N25
\HD~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~905_q\);

-- Location: FF_X54_Y39_N17
\HD~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~393_q\);

-- Location: LCCOMB_X54_Y39_N16
\HD~3783\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3783_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~905_q\)) # (!\Add2~6_combout\ & ((\HD~393_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~905_q\,
	datab => \Add2~8_combout\,
	datac => \HD~393_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3783_combout\);

-- Location: LCCOMB_X57_Y39_N12
\HD~3784\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3784_combout\ = (\Add2~8_combout\ & ((\HD~3783_combout\ & ((\HD~1929_q\))) # (!\HD~3783_combout\ & (\HD~1417_q\)))) # (!\Add2~8_combout\ & (((\HD~3783_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1417_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1929_q\,
	datad => \HD~3783_combout\,
	combout => \HD~3784_combout\);

-- Location: LCCOMB_X62_Y39_N26
\HD~3787\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3787_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3784_combout\))) # (!\Add2~4_combout\ & (\HD~3786_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3786_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3784_combout\,
	combout => \HD~3787_combout\);

-- Location: LCCOMB_X60_Y33_N20
\HD~937feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~937feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~937feeder_combout\);

-- Location: FF_X60_Y33_N21
\HD~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~937feeder_combout\,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~937_q\);

-- Location: FF_X61_Y34_N1
\HD~1961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1961_q\);

-- Location: FF_X62_Y35_N19
\HD~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~425_q\);

-- Location: LCCOMB_X61_Y35_N12
\HD~1449feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1449feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~1449feeder_combout\);

-- Location: FF_X61_Y35_N13
\HD~1449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1449feeder_combout\,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1449_q\);

-- Location: LCCOMB_X62_Y35_N18
\HD~3788\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3788_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1449_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~425_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~425_q\,
	datad => \HD~1449_q\,
	combout => \HD~3788_combout\);

-- Location: LCCOMB_X61_Y34_N0
\HD~3789\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3789_combout\ = (\Add2~6_combout\ & ((\HD~3788_combout\ & ((\HD~1961_q\))) # (!\HD~3788_combout\ & (\HD~937_q\)))) # (!\Add2~6_combout\ & (((\HD~3788_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~937_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1961_q\,
	datad => \HD~3788_combout\,
	combout => \HD~3789_combout\);

-- Location: FF_X62_Y34_N17
\HD~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~681_q\);

-- Location: FF_X63_Y39_N5
\HD~1705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1705_q\);

-- Location: FF_X58_Y40_N9
\HD~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~169_q\);

-- Location: LCCOMB_X63_Y43_N26
\HD~1193feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1193feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~1193feeder_combout\);

-- Location: FF_X63_Y43_N27
\HD~1193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1193feeder_combout\,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1193_q\);

-- Location: LCCOMB_X58_Y40_N8
\HD~3781\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3781_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1193_q\))) # (!\Add2~8_combout\ & (\HD~169_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~169_q\,
	datad => \HD~1193_q\,
	combout => \HD~3781_combout\);

-- Location: LCCOMB_X63_Y39_N4
\HD~3782\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3782_combout\ = (\Add2~6_combout\ & ((\HD~3781_combout\ & ((\HD~1705_q\))) # (!\HD~3781_combout\ & (\HD~681_q\)))) # (!\Add2~6_combout\ & (((\HD~3781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~681_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1705_q\,
	datad => \HD~3781_combout\,
	combout => \HD~3782_combout\);

-- Location: LCCOMB_X62_Y39_N4
\HD~3790\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3790_combout\ = (\sector[0]~input_o\ & ((\HD~3787_combout\ & (\HD~3789_combout\)) # (!\HD~3787_combout\ & ((\HD~3782_combout\))))) # (!\sector[0]~input_o\ & (\HD~3787_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3787_combout\,
	datac => \HD~3789_combout\,
	datad => \HD~3782_combout\,
	combout => \HD~3790_combout\);

-- Location: LCCOMB_X66_Y35_N18
\HD~777feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~777feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~777feeder_combout\);

-- Location: FF_X66_Y35_N19
\HD~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~777feeder_combout\,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~777_q\);

-- Location: FF_X66_Y34_N29
\HD~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~265_q\);

-- Location: LCCOMB_X66_Y34_N28
\HD~3791\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3791_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~777_q\)) # (!\Add2~6_combout\ & ((\HD~265_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~777_q\,
	datab => \Add2~8_combout\,
	datac => \HD~265_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3791_combout\);

-- Location: FF_X65_Y34_N29
\HD~1289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1289_q\);

-- Location: FF_X66_Y32_N5
\HD~1801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1801_q\);

-- Location: LCCOMB_X66_Y32_N4
\HD~3792\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3792_combout\ = (\HD~3791_combout\ & (((\HD~1801_q\) # (!\Add2~8_combout\)))) # (!\HD~3791_combout\ & (\HD~1289_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3791_combout\,
	datab => \HD~1289_q\,
	datac => \HD~1801_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3792_combout\);

-- Location: FF_X66_Y36_N5
\HD~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1033_q\);

-- Location: FF_X70_Y36_N29
\HD~1545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1545_q\);

-- Location: FF_X72_Y36_N23
\HD~9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~9_q\);

-- Location: LCCOMB_X72_Y33_N12
\HD~521feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~521feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~521feeder_combout\);

-- Location: FF_X72_Y33_N13
\HD~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~521feeder_combout\,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~521_q\);

-- Location: LCCOMB_X72_Y36_N22
\HD~3795\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3795_combout\ = (\Add2~8_combout\ & (\Add2~6_combout\)) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~521_q\))) # (!\Add2~6_combout\ & (\HD~9_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~9_q\,
	datad => \HD~521_q\,
	combout => \HD~3795_combout\);

-- Location: LCCOMB_X70_Y36_N28
\HD~3796\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3796_combout\ = (\Add2~8_combout\ & ((\HD~3795_combout\ & ((\HD~1545_q\))) # (!\HD~3795_combout\ & (\HD~1033_q\)))) # (!\Add2~8_combout\ & (((\HD~3795_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1033_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1545_q\,
	datad => \HD~3795_combout\,
	combout => \HD~3796_combout\);

-- Location: FF_X72_Y34_N15
\HD~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~41_q\);

-- Location: FF_X72_Y34_N21
\HD~1065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1065_q\);

-- Location: LCCOMB_X72_Y34_N14
\HD~3793\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3793_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1065_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~41_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~41_q\,
	datad => \HD~1065_q\,
	combout => \HD~3793_combout\);

-- Location: FF_X72_Y38_N23
\HD~1577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1577_q\);

-- Location: LCCOMB_X73_Y34_N20
\HD~553feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~553feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~553feeder_combout\);

-- Location: FF_X73_Y34_N21
\HD~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~553feeder_combout\,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~553_q\);

-- Location: LCCOMB_X72_Y38_N22
\HD~3794\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3794_combout\ = (\Add2~6_combout\ & ((\HD~3793_combout\ & (\HD~1577_q\)) # (!\HD~3793_combout\ & ((\HD~553_q\))))) # (!\Add2~6_combout\ & (\HD~3793_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3793_combout\,
	datac => \HD~1577_q\,
	datad => \HD~553_q\,
	combout => \HD~3794_combout\);

-- Location: LCCOMB_X69_Y42_N14
\HD~3797\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3797_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~3794_combout\))) # (!\sector[0]~input_o\ & (\HD~3796_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3796_combout\,
	datab => \Add2~4_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~3794_combout\,
	combout => \HD~3797_combout\);

-- Location: FF_X63_Y33_N5
\HD~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~297_q\);

-- Location: LCCOMB_X62_Y33_N20
\HD~1321feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1321feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~1321feeder_combout\);

-- Location: FF_X62_Y33_N21
\HD~1321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1321feeder_combout\,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1321_q\);

-- Location: LCCOMB_X63_Y33_N4
\HD~3798\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3798_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1321_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~297_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~297_q\,
	datad => \HD~1321_q\,
	combout => \HD~3798_combout\);

-- Location: FF_X76_Y37_N11
\HD~1833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1833_q\);

-- Location: FF_X76_Y37_N25
\HD~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~809_q\);

-- Location: LCCOMB_X76_Y37_N10
\HD~3799\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3799_combout\ = (\Add2~6_combout\ & ((\HD~3798_combout\ & (\HD~1833_q\)) # (!\HD~3798_combout\ & ((\HD~809_q\))))) # (!\Add2~6_combout\ & (\HD~3798_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3798_combout\,
	datac => \HD~1833_q\,
	datad => \HD~809_q\,
	combout => \HD~3799_combout\);

-- Location: LCCOMB_X69_Y42_N16
\HD~3800\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3800_combout\ = (\Add2~4_combout\ & ((\HD~3797_combout\ & ((\HD~3799_combout\))) # (!\HD~3797_combout\ & (\HD~3792_combout\)))) # (!\Add2~4_combout\ & (((\HD~3797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3792_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3797_combout\,
	datad => \HD~3799_combout\,
	combout => \HD~3800_combout\);

-- Location: LCCOMB_X69_Y42_N10
\HD~3801\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3801_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~3790_combout\)) # (!\Add2~2_combout\ & ((\HD~3800_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3790_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~3800_combout\,
	combout => \HD~3801_combout\);

-- Location: FF_X54_Y39_N19
\HD~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~457_q\);

-- Location: LCCOMB_X54_Y38_N0
\HD~1481feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1481feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~1481feeder_combout\);

-- Location: FF_X54_Y38_N1
\HD~1481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1481feeder_combout\,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1481_q\);

-- Location: LCCOMB_X54_Y39_N18
\HD~3802\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3802_combout\ = (\sector[0]~input_o\ & (\Add2~8_combout\)) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~1481_q\))) # (!\Add2~8_combout\ & (\HD~457_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~8_combout\,
	datac => \HD~457_q\,
	datad => \HD~1481_q\,
	combout => \HD~3802_combout\);

-- Location: FF_X60_Y42_N7
\HD~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~489_q\);

-- Location: FF_X56_Y42_N5
\HD~1513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1513_q\);

-- Location: LCCOMB_X56_Y42_N4
\HD~3803\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3803_combout\ = (\HD~3802_combout\ & (((\HD~1513_q\) # (!\sector[0]~input_o\)))) # (!\HD~3802_combout\ & (\HD~489_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3802_combout\,
	datab => \HD~489_q\,
	datac => \HD~1513_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~3803_combout\);

-- Location: FF_X58_Y38_N25
\HD~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~745_q\);

-- Location: FF_X62_Y40_N21
\HD~1769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1769_q\);

-- Location: FF_X61_Y36_N25
\HD~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~713_q\);

-- Location: FF_X56_Y38_N3
\HD~1737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1737_q\);

-- Location: LCCOMB_X61_Y36_N24
\HD~3804\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3804_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1737_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~713_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~713_q\,
	datad => \HD~1737_q\,
	combout => \HD~3804_combout\);

-- Location: LCCOMB_X62_Y40_N20
\HD~3805\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3805_combout\ = (\sector[0]~input_o\ & ((\HD~3804_combout\ & ((\HD~1769_q\))) # (!\HD~3804_combout\ & (\HD~745_q\)))) # (!\sector[0]~input_o\ & (((\HD~3804_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~745_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~1769_q\,
	datad => \HD~3804_combout\,
	combout => \HD~3805_combout\);

-- Location: FF_X55_Y39_N1
\HD~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~201_q\);

-- Location: LCCOMB_X54_Y36_N2
\HD~1225feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1225feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~1225feeder_combout\);

-- Location: FF_X54_Y36_N3
\HD~1225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1225feeder_combout\,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1225_q\);

-- Location: LCCOMB_X55_Y39_N0
\HD~3806\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3806_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1225_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~201_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~201_q\,
	datad => \HD~1225_q\,
	combout => \HD~3806_combout\);

-- Location: FF_X55_Y40_N31
\HD~1257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1257_q\);

-- Location: LCCOMB_X58_Y40_N18
\HD~233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~233feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~233feeder_combout\);

-- Location: FF_X58_Y40_N19
\HD~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~233feeder_combout\,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~233_q\);

-- Location: LCCOMB_X55_Y40_N30
\HD~3807\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3807_combout\ = (\sector[0]~input_o\ & ((\HD~3806_combout\ & (\HD~1257_q\)) # (!\HD~3806_combout\ & ((\HD~233_q\))))) # (!\sector[0]~input_o\ & (\HD~3806_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3806_combout\,
	datac => \HD~1257_q\,
	datad => \HD~233_q\,
	combout => \HD~3807_combout\);

-- Location: LCCOMB_X68_Y42_N26
\HD~3808\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3808_combout\ = (\Add2~6_combout\ & ((\HD~3805_combout\) # ((\Add2~4_combout\)))) # (!\Add2~6_combout\ & (((\HD~3807_combout\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3805_combout\,
	datab => \HD~3807_combout\,
	datac => \Add2~6_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~3808_combout\);

-- Location: FF_X58_Y38_N3
\HD~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1001_q\);

-- Location: FF_X57_Y40_N25
\HD~2025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2025_q\);

-- Location: FF_X53_Y39_N1
\HD~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~969_q\);

-- Location: FF_X57_Y39_N23
\HD~1993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1993_q\);

-- Location: LCCOMB_X53_Y39_N0
\HD~3809\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3809_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1993_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~969_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~969_q\,
	datad => \HD~1993_q\,
	combout => \HD~3809_combout\);

-- Location: LCCOMB_X57_Y40_N24
\HD~3810\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3810_combout\ = (\sector[0]~input_o\ & ((\HD~3809_combout\ & ((\HD~2025_q\))) # (!\HD~3809_combout\ & (\HD~1001_q\)))) # (!\sector[0]~input_o\ & (((\HD~3809_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1001_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~2025_q\,
	datad => \HD~3809_combout\,
	combout => \HD~3810_combout\);

-- Location: LCCOMB_X69_Y42_N28
\HD~3811\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3811_combout\ = (\Add2~4_combout\ & ((\HD~3808_combout\ & ((\HD~3810_combout\))) # (!\HD~3808_combout\ & (\HD~3803_combout\)))) # (!\Add2~4_combout\ & (((\HD~3808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3803_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3808_combout\,
	datad => \HD~3810_combout\,
	combout => \HD~3811_combout\);

-- Location: LCCOMB_X67_Y35_N10
\HD~1353feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1353feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~1353feeder_combout\);

-- Location: FF_X67_Y35_N11
\HD~1353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1353feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1353_q\);

-- Location: FF_X68_Y39_N29
\HD~1865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1865_q\);

-- Location: FF_X66_Y39_N1
\HD~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~841_q\);

-- Location: FF_X67_Y39_N29
\HD~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~329_q\);

-- Location: LCCOMB_X67_Y39_N28
\HD~3771\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3771_combout\ = (\Add2~6_combout\ & ((\HD~841_q\) # ((\Add2~8_combout\)))) # (!\Add2~6_combout\ & (((\HD~329_q\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~841_q\,
	datab => \Add2~6_combout\,
	datac => \HD~329_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3771_combout\);

-- Location: LCCOMB_X68_Y39_N28
\HD~3772\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3772_combout\ = (\Add2~8_combout\ & ((\HD~3771_combout\ & ((\HD~1865_q\))) # (!\HD~3771_combout\ & (\HD~1353_q\)))) # (!\Add2~8_combout\ & (((\HD~3771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1353_q\,
	datac => \HD~1865_q\,
	datad => \HD~3771_combout\,
	combout => \HD~3772_combout\);

-- Location: FF_X72_Y35_N15
\HD~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~585_q\);

-- Location: FF_X72_Y35_N9
\HD~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~73_q\);

-- Location: LCCOMB_X72_Y35_N8
\HD~3775\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3775_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\)))) # (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~585_q\)) # (!\Add2~6_combout\ & ((\HD~73_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~585_q\,
	datac => \HD~73_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3775_combout\);

-- Location: FF_X70_Y35_N5
\HD~1609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1609_q\);

-- Location: FF_X70_Y35_N19
\HD~1097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1097_q\);

-- Location: LCCOMB_X70_Y35_N4
\HD~3776\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3776_combout\ = (\HD~3775_combout\ & (((\HD~1609_q\)) # (!\Add2~8_combout\))) # (!\HD~3775_combout\ & (\Add2~8_combout\ & ((\HD~1097_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3775_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1609_q\,
	datad => \HD~1097_q\,
	combout => \HD~3776_combout\);

-- Location: FF_X66_Y38_N17
\HD~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~617_q\);

-- Location: FF_X67_Y38_N31
\HD~1641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1641_q\);

-- Location: FF_X70_Y38_N25
\HD~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~105_q\);

-- Location: LCCOMB_X72_Y38_N20
\HD~1129feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1129feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD~1129feeder_combout\);

-- Location: FF_X72_Y38_N21
\HD~1129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1129feeder_combout\,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1129_q\);

-- Location: LCCOMB_X70_Y38_N24
\HD~3773\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3773_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1129_q\))) # (!\Add2~8_combout\ & (\HD~105_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~105_q\,
	datad => \HD~1129_q\,
	combout => \HD~3773_combout\);

-- Location: LCCOMB_X67_Y38_N30
\HD~3774\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3774_combout\ = (\Add2~6_combout\ & ((\HD~3773_combout\ & ((\HD~1641_q\))) # (!\HD~3773_combout\ & (\HD~617_q\)))) # (!\Add2~6_combout\ & (((\HD~3773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~617_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1641_q\,
	datad => \HD~3773_combout\,
	combout => \HD~3774_combout\);

-- Location: LCCOMB_X67_Y38_N8
\HD~3777\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3777_combout\ = (\sector[0]~input_o\ & (((\HD~3774_combout\) # (\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (\HD~3776_combout\ & ((!\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3776_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3774_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~3777_combout\);

-- Location: FF_X70_Y41_N1
\HD~1385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1385_q\);

-- Location: FF_X72_Y41_N21
\HD~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~361_q\);

-- Location: LCCOMB_X72_Y41_N20
\HD~3778\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3778_combout\ = (\Add2~8_combout\ & ((\HD~1385_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~361_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1385_q\,
	datab => \Add2~8_combout\,
	datac => \HD~361_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3778_combout\);

-- Location: FF_X72_Y39_N29
\HD~1897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1897_q\);

-- Location: FF_X73_Y39_N3
\HD~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~873_q\);

-- Location: LCCOMB_X72_Y39_N28
\HD~3779\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3779_combout\ = (\Add2~6_combout\ & ((\HD~3778_combout\ & (\HD~1897_q\)) # (!\HD~3778_combout\ & ((\HD~873_q\))))) # (!\Add2~6_combout\ & (\HD~3778_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3778_combout\,
	datac => \HD~1897_q\,
	datad => \HD~873_q\,
	combout => \HD~3779_combout\);

-- Location: LCCOMB_X69_Y42_N12
\HD~3780\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3780_combout\ = (\Add2~4_combout\ & ((\HD~3777_combout\ & ((\HD~3779_combout\))) # (!\HD~3777_combout\ & (\HD~3772_combout\)))) # (!\Add2~4_combout\ & (((\HD~3777_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3772_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3777_combout\,
	datad => \HD~3779_combout\,
	combout => \HD~3780_combout\);

-- Location: LCCOMB_X69_Y42_N6
\HD~3812\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3812_combout\ = (\HD~3801_combout\ & ((\HD~3811_combout\) # ((!\Add2~0_combout\)))) # (!\HD~3801_combout\ & (((\Add2~0_combout\ & \HD~3780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3801_combout\,
	datab => \HD~3811_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3780_combout\,
	combout => \HD~3812_combout\);

-- Location: LCCOMB_X69_Y42_N18
\HD~3835\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3835_combout\ = (\Add2~10_combout\ & ((\HD~3834_combout\) # ((\HD~3813_combout\)))) # (!\Add2~10_combout\ & (((\HD~3812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3834_combout\,
	datab => \HD~3813_combout\,
	datac => \Add2~10_combout\,
	datad => \HD~3812_combout\,
	combout => \HD~3835_combout\);

-- Location: IOIBUF_X115_Y36_N1
\data_write[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(10),
	o => \data_write[10]~input_o\);

-- Location: FF_X70_Y42_N9
\HD~3114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3114_q\);

-- Location: FF_X70_Y42_N3
\HD~3082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3082_q\);

-- Location: LCCOMB_X70_Y42_N2
\HD~3878\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3878_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & (\HD~3114_q\)) # (!\sector[0]~input_o\ & ((\HD~3082_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \HD~3114_q\,
	datac => \HD~3082_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~3878_combout\);

-- Location: FF_X58_Y47_N13
\HD~2474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2474_q\);

-- Location: FF_X58_Y47_N15
\HD~2346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2346_q\);

-- Location: LCCOMB_X58_Y47_N14
\HD~3896\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3896_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2474_q\)) # (!\Add2~2_combout\ & ((\HD~2346_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2474_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2346_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3896_combout\);

-- Location: FF_X59_Y47_N3
\HD~2538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2538_q\);

-- Location: LCCOMB_X59_Y47_N0
\HD~2410feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2410feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~2410feeder_combout\);

-- Location: FF_X59_Y47_N1
\HD~2410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2410feeder_combout\,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2410_q\);

-- Location: LCCOMB_X59_Y47_N2
\HD~3897\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3897_combout\ = (\HD~3896_combout\ & (((\HD~2538_q\)) # (!\Add2~0_combout\))) # (!\HD~3896_combout\ & (\Add2~0_combout\ & ((\HD~2410_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3896_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2538_q\,
	datad => \HD~2410_q\,
	combout => \HD~3897_combout\);

-- Location: FF_X66_Y48_N5
\HD~2122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2122_q\);

-- Location: FF_X66_Y48_N7
\HD~2058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2058_q\);

-- Location: LCCOMB_X66_Y48_N6
\HD~3893\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3893_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2122_q\)) # (!\Add2~0_combout\ & ((\HD~2058_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2122_q\,
	datac => \HD~2058_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3893_combout\);

-- Location: FF_X67_Y48_N31
\HD~2250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2250_q\);

-- Location: FF_X67_Y48_N21
\HD~2186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2186_q\);

-- Location: LCCOMB_X67_Y48_N30
\HD~3894\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3894_combout\ = (\HD~3893_combout\ & (((\HD~2250_q\)) # (!\Add2~2_combout\))) # (!\HD~3893_combout\ & (\Add2~2_combout\ & ((\HD~2186_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3893_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2250_q\,
	datad => \HD~2186_q\,
	combout => \HD~3894_combout\);

-- Location: FF_X62_Y49_N17
\HD~2154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2154_q\);

-- Location: FF_X62_Y49_N3
\HD~2282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2282_q\);

-- Location: FF_X63_Y49_N31
\HD~2090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2090_q\);

-- Location: FF_X63_Y49_N21
\HD~2218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2218_q\);

-- Location: LCCOMB_X63_Y49_N30
\HD~3891\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3891_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2218_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2090_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2090_q\,
	datad => \HD~2218_q\,
	combout => \HD~3891_combout\);

-- Location: LCCOMB_X62_Y49_N2
\HD~3892\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3892_combout\ = (\Add2~0_combout\ & ((\HD~3891_combout\ & ((\HD~2282_q\))) # (!\HD~3891_combout\ & (\HD~2154_q\)))) # (!\Add2~0_combout\ & (((\HD~3891_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2154_q\,
	datac => \HD~2282_q\,
	datad => \HD~3891_combout\,
	combout => \HD~3892_combout\);

-- Location: LCCOMB_X67_Y47_N30
\HD~3895\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3895_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~3892_combout\))) # (!\sector[0]~input_o\ & (\HD~3894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3894_combout\,
	datad => \HD~3892_combout\,
	combout => \HD~3895_combout\);

-- Location: LCCOMB_X65_Y47_N4
\HD~2378feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2378feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~2378feeder_combout\);

-- Location: FF_X65_Y47_N5
\HD~2378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2378feeder_combout\,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2378_q\);

-- Location: FF_X65_Y47_N23
\HD~2314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2314_q\);

-- Location: LCCOMB_X65_Y47_N22
\HD~3889\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3889_combout\ = (\Add2~0_combout\ & ((\HD~2378_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2314_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2378_q\,
	datac => \HD~2314_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3889_combout\);

-- Location: FF_X66_Y47_N7
\HD~2506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2506_q\);

-- Location: FF_X66_Y47_N21
\HD~2442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2442_q\);

-- Location: LCCOMB_X66_Y47_N6
\HD~3890\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3890_combout\ = (\HD~3889_combout\ & (((\HD~2506_q\)) # (!\Add2~2_combout\))) # (!\HD~3889_combout\ & (\Add2~2_combout\ & ((\HD~2442_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3889_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2506_q\,
	datad => \HD~2442_q\,
	combout => \HD~3890_combout\);

-- Location: LCCOMB_X66_Y47_N8
\HD~3898\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3898_combout\ = (\Add2~4_combout\ & ((\HD~3895_combout\ & (\HD~3897_combout\)) # (!\HD~3895_combout\ & ((\HD~3890_combout\))))) # (!\Add2~4_combout\ & (((\HD~3895_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3897_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3895_combout\,
	datad => \HD~3890_combout\,
	combout => \HD~3898_combout\);

-- Location: FF_X65_Y45_N29
\HD~2602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2602_q\);

-- Location: LCCOMB_X60_Y43_N8
\HD~2730feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2730feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~2730feeder_combout\);

-- Location: FF_X60_Y43_N9
\HD~2730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2730feeder_combout\,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2730_q\);

-- Location: LCCOMB_X65_Y45_N28
\HD~3879\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3879_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2730_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2602_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2602_q\,
	datad => \HD~2730_q\,
	combout => \HD~3879_combout\);

-- Location: FF_X72_Y45_N5
\HD~2794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2794_q\);

-- Location: FF_X72_Y45_N3
\HD~2666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2666_q\);

-- Location: LCCOMB_X72_Y45_N4
\HD~3880\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3880_combout\ = (\Add2~0_combout\ & ((\HD~3879_combout\ & (\HD~2794_q\)) # (!\HD~3879_combout\ & ((\HD~2666_q\))))) # (!\Add2~0_combout\ & (\HD~3879_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~3879_combout\,
	datac => \HD~2794_q\,
	datad => \HD~2666_q\,
	combout => \HD~3880_combout\);

-- Location: FF_X72_Y43_N5
\HD~2634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2634_q\);

-- Location: FF_X73_Y43_N21
\HD~2570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2570_q\);

-- Location: LCCOMB_X73_Y43_N20
\HD~3883\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3883_combout\ = (\Add2~0_combout\ & ((\HD~2634_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2570_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2634_q\,
	datac => \HD~2570_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3883_combout\);

-- Location: FF_X73_Y47_N5
\HD~2762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2762_q\);

-- Location: LCCOMB_X74_Y47_N10
\HD~2698feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2698feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~2698feeder_combout\);

-- Location: FF_X74_Y47_N11
\HD~2698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2698feeder_combout\,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2698_q\);

-- Location: LCCOMB_X73_Y47_N4
\HD~3884\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3884_combout\ = (\HD~3883_combout\ & (((\HD~2762_q\)) # (!\Add2~2_combout\))) # (!\HD~3883_combout\ & (\Add2~2_combout\ & ((\HD~2698_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3883_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2762_q\,
	datad => \HD~2698_q\,
	combout => \HD~3884_combout\);

-- Location: FF_X70_Y43_N3
\HD~2826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2826_q\);

-- Location: FF_X70_Y43_N17
\HD~2890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2890_q\);

-- Location: LCCOMB_X70_Y43_N2
\HD~3881\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3881_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2890_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2826_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2826_q\,
	datad => \HD~2890_q\,
	combout => \HD~3881_combout\);

-- Location: FF_X68_Y47_N3
\HD~3018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3018_q\);

-- Location: FF_X68_Y47_N1
\HD~2954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2954_q\);

-- Location: LCCOMB_X68_Y47_N2
\HD~3882\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3882_combout\ = (\Add2~2_combout\ & ((\HD~3881_combout\ & (\HD~3018_q\)) # (!\HD~3881_combout\ & ((\HD~2954_q\))))) # (!\Add2~2_combout\ & (\HD~3881_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3881_combout\,
	datac => \HD~3018_q\,
	datad => \HD~2954_q\,
	combout => \HD~3882_combout\);

-- Location: LCCOMB_X67_Y47_N2
\HD~3885\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3885_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3882_combout\))) # (!\Add2~4_combout\ & (\HD~3884_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3884_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~3882_combout\,
	combout => \HD~3885_combout\);

-- Location: FF_X68_Y45_N21
\HD~2858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2858_q\);

-- Location: FF_X67_Y45_N21
\HD~2986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2986_q\);

-- Location: LCCOMB_X68_Y45_N20
\HD~3886\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3886_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2986_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2858_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2858_q\,
	datad => \HD~2986_q\,
	combout => \HD~3886_combout\);

-- Location: FF_X69_Y47_N7
\HD~3050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3050_q\);

-- Location: FF_X70_Y44_N17
\HD~2922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2922_q\);

-- Location: LCCOMB_X69_Y47_N6
\HD~3887\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3887_combout\ = (\HD~3886_combout\ & (((\HD~3050_q\)) # (!\Add2~0_combout\))) # (!\HD~3886_combout\ & (\Add2~0_combout\ & ((\HD~2922_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3886_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3050_q\,
	datad => \HD~2922_q\,
	combout => \HD~3887_combout\);

-- Location: LCCOMB_X67_Y47_N4
\HD~3888\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3888_combout\ = (\HD~3885_combout\ & (((\HD~3887_combout\) # (!\sector[0]~input_o\)))) # (!\HD~3885_combout\ & (\HD~3880_combout\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3880_combout\,
	datab => \HD~3885_combout\,
	datac => \HD~3887_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~3888_combout\);

-- Location: LCCOMB_X67_Y47_N24
\HD~3899\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3899_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~3888_combout\))) # (!\Add2~6_combout\ & (\HD~3898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3898_combout\,
	datab => \HD~3888_combout\,
	datac => \Add2~6_combout\,
	datad => \Add2~8_combout\,
	combout => \HD~3899_combout\);

-- Location: FF_X65_Y42_N17
\HD~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~106_q\);

-- Location: LCCOMB_X57_Y42_N24
\HD~234feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~234feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~234feeder_combout\);

-- Location: FF_X57_Y42_N25
\HD~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~234feeder_combout\,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~234_q\);

-- Location: LCCOMB_X65_Y42_N16
\HD~3838\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3838_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~234_q\))) # (!\Add2~2_combout\ & (\HD~106_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~106_q\,
	datad => \HD~234_q\,
	combout => \HD~3838_combout\);

-- Location: FF_X62_Y42_N3
\HD~1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1258_q\);

-- Location: FF_X70_Y39_N29
\HD~1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1130_q\);

-- Location: LCCOMB_X62_Y42_N2
\HD~3839\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3839_combout\ = (\Add2~8_combout\ & ((\HD~3838_combout\ & (\HD~1258_q\)) # (!\HD~3838_combout\ & ((\HD~1130_q\))))) # (!\Add2~8_combout\ & (\HD~3838_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3838_combout\,
	datac => \HD~1258_q\,
	datad => \HD~1130_q\,
	combout => \HD~3839_combout\);

-- Location: LCCOMB_X60_Y35_N24
\HD~170feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~170feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~170feeder_combout\);

-- Location: FF_X60_Y35_N25
\HD~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~170feeder_combout\,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~170_q\);

-- Location: FF_X61_Y42_N1
\HD~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~42_q\);

-- Location: LCCOMB_X61_Y42_N0
\HD~3840\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3840_combout\ = (\Add2~2_combout\ & ((\HD~170_q\) # ((\Add2~8_combout\)))) # (!\Add2~2_combout\ & (((\HD~42_q\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~170_q\,
	datac => \HD~42_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3840_combout\);

-- Location: FF_X61_Y42_N23
\HD~1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1066_q\);

-- Location: FF_X62_Y42_N13
\HD~1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1194_q\);

-- Location: LCCOMB_X62_Y42_N12
\HD~3841\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3841_combout\ = (\HD~3840_combout\ & (((\HD~1194_q\) # (!\Add2~8_combout\)))) # (!\HD~3840_combout\ & (\HD~1066_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3840_combout\,
	datab => \HD~1066_q\,
	datac => \HD~1194_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3841_combout\);

-- Location: LCCOMB_X68_Y42_N10
\HD~3842\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3842_combout\ = (\Add2~0_combout\ & ((\Add2~6_combout\) # ((\HD~3839_combout\)))) # (!\Add2~0_combout\ & (!\Add2~6_combout\ & ((\HD~3841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~3839_combout\,
	datad => \HD~3841_combout\,
	combout => \HD~3842_combout\);

-- Location: FF_X57_Y38_N5
\HD~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~618_q\);

-- Location: FF_X57_Y38_N3
\HD~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~746_q\);

-- Location: LCCOMB_X57_Y38_N4
\HD~3843\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3843_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~746_q\))) # (!\Add2~2_combout\ & (\HD~618_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~618_q\,
	datad => \HD~746_q\,
	combout => \HD~3843_combout\);

-- Location: FF_X62_Y40_N15
\HD~1642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1642_q\);

-- Location: FF_X63_Y38_N29
\HD~1770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1770_q\);

-- Location: LCCOMB_X63_Y38_N28
\HD~3844\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3844_combout\ = (\HD~3843_combout\ & (((\HD~1770_q\) # (!\Add2~8_combout\)))) # (!\HD~3843_combout\ & (\HD~1642_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3843_combout\,
	datab => \HD~1642_q\,
	datac => \HD~1770_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3844_combout\);

-- Location: FF_X68_Y38_N7
\HD~1578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1578_q\);

-- Location: FF_X68_Y38_N17
\HD~1706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1706_q\);

-- Location: FF_X69_Y34_N3
\HD~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~554_q\);

-- Location: LCCOMB_X67_Y32_N24
\HD~682feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~682feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~682feeder_combout\);

-- Location: FF_X67_Y32_N25
\HD~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~682feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~682_q\);

-- Location: LCCOMB_X69_Y34_N2
\HD~3836\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3836_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~682_q\))) # (!\Add2~2_combout\ & (\HD~554_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~554_q\,
	datad => \HD~682_q\,
	combout => \HD~3836_combout\);

-- Location: LCCOMB_X68_Y38_N16
\HD~3837\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3837_combout\ = (\Add2~8_combout\ & ((\HD~3836_combout\ & ((\HD~1706_q\))) # (!\HD~3836_combout\ & (\HD~1578_q\)))) # (!\Add2~8_combout\ & (((\HD~3836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1578_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1706_q\,
	datad => \HD~3836_combout\,
	combout => \HD~3837_combout\);

-- Location: LCCOMB_X68_Y42_N28
\HD~3845\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3845_combout\ = (\HD~3842_combout\ & ((\HD~3844_combout\) # ((!\Add2~6_combout\)))) # (!\HD~3842_combout\ & (((\Add2~6_combout\ & \HD~3837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3842_combout\,
	datab => \HD~3844_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~3837_combout\,
	combout => \HD~3845_combout\);

-- Location: FF_X70_Y36_N31
\HD~1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1546_q\);

-- Location: FF_X70_Y35_N7
\HD~1610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1610_q\);

-- Location: LCCOMB_X70_Y34_N22
\HD~586feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~586feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~586feeder_combout\);

-- Location: FF_X70_Y34_N23
\HD~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~586feeder_combout\,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~586_q\);

-- Location: FF_X70_Y34_N1
\HD~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~522_q\);

-- Location: LCCOMB_X70_Y34_N0
\HD~3856\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3856_combout\ = (\Add2~0_combout\ & ((\HD~586_q\) # ((\Add2~8_combout\)))) # (!\Add2~0_combout\ & (((\HD~522_q\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~586_q\,
	datab => \Add2~0_combout\,
	datac => \HD~522_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3856_combout\);

-- Location: LCCOMB_X70_Y35_N6
\HD~3857\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3857_combout\ = (\Add2~8_combout\ & ((\HD~3856_combout\ & ((\HD~1610_q\))) # (!\HD~3856_combout\ & (\HD~1546_q\)))) # (!\Add2~8_combout\ & (((\HD~3856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1546_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1610_q\,
	datad => \HD~3856_combout\,
	combout => \HD~3857_combout\);

-- Location: LCCOMB_X59_Y36_N30
\HD~714feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~714feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~714feeder_combout\);

-- Location: FF_X59_Y36_N31
\HD~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~714feeder_combout\,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~714_q\);

-- Location: FF_X57_Y35_N13
\HD~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~650_q\);

-- Location: LCCOMB_X57_Y35_N12
\HD~3863\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3863_combout\ = (\Add2~8_combout\ & (((\Add2~0_combout\)))) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & (\HD~714_q\)) # (!\Add2~0_combout\ & ((\HD~650_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~714_q\,
	datac => \HD~650_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3863_combout\);

-- Location: FF_X60_Y36_N19
\HD~1738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1738_q\);

-- Location: FF_X63_Y34_N3
\HD~1674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1674_q\);

-- Location: LCCOMB_X60_Y36_N18
\HD~3864\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3864_combout\ = (\HD~3863_combout\ & (((\HD~1738_q\)) # (!\Add2~8_combout\))) # (!\HD~3863_combout\ & (\Add2~8_combout\ & ((\HD~1674_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3863_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1738_q\,
	datad => \HD~1674_q\,
	combout => \HD~3864_combout\);

-- Location: FF_X72_Y36_N27
\HD~10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~10_q\);

-- Location: FF_X72_Y36_N1
\HD~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~74_q\);

-- Location: LCCOMB_X72_Y36_N26
\HD~3860\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3860_combout\ = (\Add2~8_combout\ & (\Add2~0_combout\)) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & ((\HD~74_q\))) # (!\Add2~0_combout\ & (\HD~10_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~10_q\,
	datad => \HD~74_q\,
	combout => \HD~3860_combout\);

-- Location: FF_X70_Y35_N1
\HD~1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1098_q\);

-- Location: FF_X66_Y36_N31
\HD~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1034_q\);

-- Location: LCCOMB_X70_Y35_N0
\HD~3861\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3861_combout\ = (\HD~3860_combout\ & (((\HD~1098_q\)) # (!\Add2~8_combout\))) # (!\HD~3860_combout\ & (\Add2~8_combout\ & ((\HD~1034_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3860_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1098_q\,
	datad => \HD~1034_q\,
	combout => \HD~3861_combout\);

-- Location: LCCOMB_X54_Y35_N2
\HD~1162feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1162feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~1162feeder_combout\);

-- Location: FF_X54_Y35_N3
\HD~1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1162feeder_combout\,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1162_q\);

-- Location: FF_X55_Y36_N17
\HD~1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1226_q\);

-- Location: FF_X56_Y36_N3
\HD~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~138_q\);

-- Location: FF_X60_Y36_N25
\HD~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~202_q\);

-- Location: LCCOMB_X56_Y36_N2
\HD~3858\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3858_combout\ = (\Add2~8_combout\ & (\Add2~0_combout\)) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & ((\HD~202_q\))) # (!\Add2~0_combout\ & (\HD~138_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~138_q\,
	datad => \HD~202_q\,
	combout => \HD~3858_combout\);

-- Location: LCCOMB_X55_Y36_N16
\HD~3859\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3859_combout\ = (\Add2~8_combout\ & ((\HD~3858_combout\ & ((\HD~1226_q\))) # (!\HD~3858_combout\ & (\HD~1162_q\)))) # (!\Add2~8_combout\ & (((\HD~3858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1162_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1226_q\,
	datad => \HD~3858_combout\,
	combout => \HD~3859_combout\);

-- Location: LCCOMB_X69_Y38_N2
\HD~3862\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3862_combout\ = (\Add2~6_combout\ & (((\Add2~2_combout\)))) # (!\Add2~6_combout\ & ((\Add2~2_combout\ & ((\HD~3859_combout\))) # (!\Add2~2_combout\ & (\HD~3861_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3861_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~3859_combout\,
	datad => \Add2~2_combout\,
	combout => \HD~3862_combout\);

-- Location: LCCOMB_X69_Y38_N4
\HD~3865\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3865_combout\ = (\Add2~6_combout\ & ((\HD~3862_combout\ & ((\HD~3864_combout\))) # (!\HD~3862_combout\ & (\HD~3857_combout\)))) # (!\Add2~6_combout\ & (((\HD~3862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3857_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~3864_combout\,
	datad => \HD~3862_combout\,
	combout => \HD~3865_combout\);

-- Location: FF_X54_Y39_N31
\HD~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~394_q\);

-- Location: FF_X54_Y39_N29
\HD~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~458_q\);

-- Location: LCCOMB_X54_Y39_N30
\HD~3848\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3848_combout\ = (\Add2~0_combout\ & ((\Add2~8_combout\) # ((\HD~458_q\)))) # (!\Add2~0_combout\ & (!\Add2~8_combout\ & (\HD~394_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~394_q\,
	datad => \HD~458_q\,
	combout => \HD~3848_combout\);

-- Location: FF_X54_Y38_N3
\HD~1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1482_q\);

-- Location: LCCOMB_X55_Y35_N18
\HD~1418feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1418feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~1418feeder_combout\);

-- Location: FF_X55_Y35_N19
\HD~1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1418feeder_combout\,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1418_q\);

-- Location: LCCOMB_X54_Y38_N2
\HD~3849\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3849_combout\ = (\HD~3848_combout\ & (((\HD~1482_q\)) # (!\Add2~8_combout\))) # (!\HD~3848_combout\ & (\Add2~8_combout\ & ((\HD~1418_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3848_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1482_q\,
	datad => \HD~1418_q\,
	combout => \HD~3849_combout\);

-- Location: FF_X63_Y35_N1
\HD~1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1290_q\);

-- Location: FF_X67_Y35_N23
\HD~1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1354_q\);

-- Location: FF_X67_Y35_N21
\HD~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~266_q\);

-- Location: LCCOMB_X67_Y39_N6
\HD~330feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~330feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~330feeder_combout\);

-- Location: FF_X67_Y39_N7
\HD~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~330feeder_combout\,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~330_q\);

-- Location: LCCOMB_X67_Y35_N20
\HD~3850\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3850_combout\ = (\Add2~0_combout\ & ((\Add2~8_combout\) # ((\HD~330_q\)))) # (!\Add2~0_combout\ & (!\Add2~8_combout\ & (\HD~266_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~266_q\,
	datad => \HD~330_q\,
	combout => \HD~3850_combout\);

-- Location: LCCOMB_X67_Y35_N22
\HD~3851\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3851_combout\ = (\Add2~8_combout\ & ((\HD~3850_combout\ & ((\HD~1354_q\))) # (!\HD~3850_combout\ & (\HD~1290_q\)))) # (!\Add2~8_combout\ & (((\HD~3850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1290_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1354_q\,
	datad => \HD~3850_combout\,
	combout => \HD~3851_combout\);

-- Location: LCCOMB_X68_Y42_N6
\HD~3852\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3852_combout\ = (\Add2~2_combout\ & ((\HD~3849_combout\) # ((\Add2~6_combout\)))) # (!\Add2~2_combout\ & (((!\Add2~6_combout\ & \HD~3851_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3849_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~3851_combout\,
	combout => \HD~3852_combout\);

-- Location: FF_X56_Y37_N29
\HD~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~970_q\);

-- Location: FF_X57_Y35_N11
\HD~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~906_q\);

-- Location: LCCOMB_X57_Y35_N10
\HD~3853\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3853_combout\ = (\Add2~8_combout\ & (((\Add2~0_combout\)))) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & (\HD~970_q\)) # (!\Add2~0_combout\ & ((\HD~906_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~970_q\,
	datac => \HD~906_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3853_combout\);

-- Location: FF_X57_Y39_N19
\HD~1994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1994_q\);

-- Location: LCCOMB_X57_Y39_N24
\HD~1930feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1930feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~1930feeder_combout\);

-- Location: FF_X57_Y39_N25
\HD~1930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1930feeder_combout\,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1930_q\);

-- Location: LCCOMB_X57_Y39_N18
\HD~3854\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3854_combout\ = (\Add2~8_combout\ & ((\HD~3853_combout\ & (\HD~1994_q\)) # (!\HD~3853_combout\ & ((\HD~1930_q\))))) # (!\Add2~8_combout\ & (\HD~3853_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3853_combout\,
	datac => \HD~1994_q\,
	datad => \HD~1930_q\,
	combout => \HD~3854_combout\);

-- Location: FF_X66_Y35_N13
\HD~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~778_q\);

-- Location: FF_X65_Y37_N27
\HD~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~842_q\);

-- Location: LCCOMB_X66_Y35_N12
\HD~3846\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3846_combout\ = (\Add2~8_combout\ & (\Add2~0_combout\)) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & ((\HD~842_q\))) # (!\Add2~0_combout\ & (\HD~778_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~778_q\,
	datad => \HD~842_q\,
	combout => \HD~3846_combout\);

-- Location: FF_X68_Y35_N7
\HD~1866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1866_q\);

-- Location: LCCOMB_X66_Y32_N30
\HD~1802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1802feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~1802feeder_combout\);

-- Location: FF_X66_Y32_N31
\HD~1802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1802feeder_combout\,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1802_q\);

-- Location: LCCOMB_X68_Y35_N6
\HD~3847\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3847_combout\ = (\Add2~8_combout\ & ((\HD~3846_combout\ & (\HD~1866_q\)) # (!\HD~3846_combout\ & ((\HD~1802_q\))))) # (!\Add2~8_combout\ & (\HD~3846_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3846_combout\,
	datac => \HD~1866_q\,
	datad => \HD~1802_q\,
	combout => \HD~3847_combout\);

-- Location: LCCOMB_X68_Y39_N14
\HD~3855\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3855_combout\ = (\HD~3852_combout\ & (((\HD~3854_combout\)) # (!\Add2~6_combout\))) # (!\HD~3852_combout\ & (\Add2~6_combout\ & ((\HD~3847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3852_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~3854_combout\,
	datad => \HD~3847_combout\,
	combout => \HD~3855_combout\);

-- Location: LCCOMB_X68_Y42_N8
\HD~3866\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3866_combout\ = (\Add2~4_combout\ & (((\HD~3855_combout\) # (\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (\HD~3865_combout\ & ((!\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3865_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3855_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~3866_combout\);

-- Location: FF_X65_Y33_N9
\HD~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~810_q\);

-- Location: FF_X60_Y33_N7
\HD~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~938_q\);

-- Location: LCCOMB_X65_Y33_N8
\HD~3867\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3867_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~938_q\))) # (!\Add2~2_combout\ & (\HD~810_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~810_q\,
	datad => \HD~938_q\,
	combout => \HD~3867_combout\);

-- Location: FF_X65_Y35_N27
\HD~1962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1962_q\);

-- Location: FF_X65_Y35_N25
\HD~1834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1834_q\);

-- Location: LCCOMB_X65_Y35_N26
\HD~3868\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3868_combout\ = (\HD~3867_combout\ & (((\HD~1962_q\)) # (!\Add2~8_combout\))) # (!\HD~3867_combout\ & (\Add2~8_combout\ & ((\HD~1834_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3867_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1962_q\,
	datad => \HD~1834_q\,
	combout => \HD~3868_combout\);

-- Location: LCCOMB_X58_Y41_N0
\HD~1898feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1898feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~1898feeder_combout\);

-- Location: FF_X58_Y41_N1
\HD~1898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1898feeder_combout\,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1898_q\);

-- Location: FF_X63_Y42_N11
\HD~2026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2026_q\);

-- Location: FF_X63_Y42_N17
\HD~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1002_q\);

-- Location: FF_X65_Y41_N11
\HD~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~874_q\);

-- Location: LCCOMB_X65_Y41_N10
\HD~3874\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3874_combout\ = (\Add2~2_combout\ & ((\HD~1002_q\) # ((\Add2~8_combout\)))) # (!\Add2~2_combout\ & (((\HD~874_q\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~1002_q\,
	datac => \HD~874_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3874_combout\);

-- Location: LCCOMB_X63_Y42_N10
\HD~3875\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3875_combout\ = (\Add2~8_combout\ & ((\HD~3874_combout\ & ((\HD~2026_q\))) # (!\HD~3874_combout\ & (\HD~1898_q\)))) # (!\Add2~8_combout\ & (((\HD~3874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1898_q\,
	datab => \Add2~8_combout\,
	datac => \HD~2026_q\,
	datad => \HD~3874_combout\,
	combout => \HD~3875_combout\);

-- Location: FF_X61_Y33_N21
\HD~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~426_q\);

-- Location: FF_X61_Y33_N15
\HD~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~298_q\);

-- Location: LCCOMB_X61_Y33_N14
\HD~3871\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3871_combout\ = (\Add2~8_combout\ & (((\Add2~2_combout\)))) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & (\HD~426_q\)) # (!\Add2~2_combout\ & ((\HD~298_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~426_q\,
	datac => \HD~298_q\,
	datad => \Add2~2_combout\,
	combout => \HD~3871_combout\);

-- Location: FF_X61_Y35_N15
\HD~1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1450_q\);

-- Location: LCCOMB_X62_Y33_N30
\HD~1322feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1322feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~1322feeder_combout\);

-- Location: FF_X62_Y33_N31
\HD~1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1322feeder_combout\,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1322_q\);

-- Location: LCCOMB_X61_Y35_N14
\HD~3872\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3872_combout\ = (\Add2~8_combout\ & ((\HD~3871_combout\ & (\HD~1450_q\)) # (!\HD~3871_combout\ & ((\HD~1322_q\))))) # (!\Add2~8_combout\ & (\HD~3871_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3871_combout\,
	datac => \HD~1450_q\,
	datad => \HD~1322_q\,
	combout => \HD~3872_combout\);

-- Location: FF_X61_Y41_N23
\HD~1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1386_q\);

-- Location: FF_X61_Y41_N9
\HD~1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1514_q\);

-- Location: LCCOMB_X60_Y42_N8
\HD~490feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~490feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD~490feeder_combout\);

-- Location: FF_X60_Y42_N9
\HD~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~490feeder_combout\,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~490_q\);

-- Location: FF_X65_Y41_N25
\HD~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~362_q\);

-- Location: LCCOMB_X65_Y41_N24
\HD~3869\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3869_combout\ = (\Add2~2_combout\ & ((\HD~490_q\) # ((\Add2~8_combout\)))) # (!\Add2~2_combout\ & (((\HD~362_q\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~490_q\,
	datac => \HD~362_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3869_combout\);

-- Location: LCCOMB_X61_Y41_N8
\HD~3870\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3870_combout\ = (\Add2~8_combout\ & ((\HD~3869_combout\ & ((\HD~1514_q\))) # (!\HD~3869_combout\ & (\HD~1386_q\)))) # (!\Add2~8_combout\ & (((\HD~3869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1386_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1514_q\,
	datad => \HD~3869_combout\,
	combout => \HD~3870_combout\);

-- Location: LCCOMB_X68_Y42_N18
\HD~3873\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3873_combout\ = (\Add2~6_combout\ & (((\Add2~0_combout\)))) # (!\Add2~6_combout\ & ((\Add2~0_combout\ & ((\HD~3870_combout\))) # (!\Add2~0_combout\ & (\HD~3872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3872_combout\,
	datac => \HD~3870_combout\,
	datad => \Add2~0_combout\,
	combout => \HD~3873_combout\);

-- Location: LCCOMB_X67_Y42_N8
\HD~3876\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3876_combout\ = (\Add2~6_combout\ & ((\HD~3873_combout\ & ((\HD~3875_combout\))) # (!\HD~3873_combout\ & (\HD~3868_combout\)))) # (!\Add2~6_combout\ & (((\HD~3873_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3868_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~3875_combout\,
	datad => \HD~3873_combout\,
	combout => \HD~3876_combout\);

-- Location: LCCOMB_X68_Y42_N20
\HD~3877\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3877_combout\ = (\sector[0]~input_o\ & ((\HD~3866_combout\ & ((\HD~3876_combout\))) # (!\HD~3866_combout\ & (\HD~3845_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3866_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3845_combout\,
	datac => \HD~3866_combout\,
	datad => \HD~3876_combout\,
	combout => \HD~3877_combout\);

-- Location: LCCOMB_X67_Y46_N8
\HD~3900\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3900_combout\ = (\Add2~10_combout\ & ((\HD~3878_combout\) # ((\HD~3899_combout\)))) # (!\Add2~10_combout\ & (((\HD~3877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \HD~3878_combout\,
	datac => \HD~3899_combout\,
	datad => \HD~3877_combout\,
	combout => \HD~3900_combout\);

-- Location: IOIBUF_X49_Y0_N1
\data_write[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(11),
	o => \data_write[11]~input_o\);

-- Location: FF_X57_Y35_N9
\HD~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~907_q\);

-- Location: FF_X58_Y37_N21
\HD~1931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1931_q\);

-- Location: LCCOMB_X57_Y35_N8
\HD~3908\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3908_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1931_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~907_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~907_q\,
	datad => \HD~1931_q\,
	combout => \HD~3908_combout\);

-- Location: FF_X61_Y34_N19
\HD~1963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1963_q\);

-- Location: FF_X60_Y33_N1
\HD~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~939_q\);

-- Location: LCCOMB_X61_Y34_N18
\HD~3909\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3909_combout\ = (\HD~3908_combout\ & (((\HD~1963_q\)) # (!\sector[0]~input_o\))) # (!\HD~3908_combout\ & (\sector[0]~input_o\ & ((\HD~939_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3908_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1963_q\,
	datad => \HD~939_q\,
	combout => \HD~3909_combout\);

-- Location: FF_X59_Y35_N15
\HD~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~395_q\);

-- Location: FF_X55_Y35_N21
\HD~1419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1419_q\);

-- Location: LCCOMB_X59_Y35_N14
\HD~3901\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3901_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1419_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~395_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~395_q\,
	datad => \HD~1419_q\,
	combout => \HD~3901_combout\);

-- Location: FF_X58_Y35_N11
\HD~1451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1451_q\);

-- Location: FF_X59_Y35_N29
\HD~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~427_q\);

-- Location: LCCOMB_X58_Y35_N10
\HD~3902\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3902_combout\ = (\sector[0]~input_o\ & ((\HD~3901_combout\ & (\HD~1451_q\)) # (!\HD~3901_combout\ & ((\HD~427_q\))))) # (!\sector[0]~input_o\ & (\HD~3901_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3901_combout\,
	datac => \HD~1451_q\,
	datad => \HD~427_q\,
	combout => \HD~3902_combout\);

-- Location: FF_X57_Y35_N31
\HD~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~651_q\);

-- Location: FF_X63_Y34_N5
\HD~1675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1675_q\);

-- Location: LCCOMB_X57_Y35_N30
\HD~3903\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3903_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1675_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~651_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~651_q\,
	datad => \HD~1675_q\,
	combout => \HD~3903_combout\);

-- Location: FF_X68_Y32_N1
\HD~1707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1707_q\);

-- Location: LCCOMB_X67_Y32_N2
\HD~683feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~683feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~683feeder_combout\);

-- Location: FF_X67_Y32_N3
\HD~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~683feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~683_q\);

-- Location: LCCOMB_X68_Y32_N0
\HD~3904\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3904_combout\ = (\HD~3903_combout\ & (((\HD~1707_q\)) # (!\sector[0]~input_o\))) # (!\HD~3903_combout\ & (\sector[0]~input_o\ & ((\HD~683_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3903_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1707_q\,
	datad => \HD~683_q\,
	combout => \HD~3904_combout\);

-- Location: FF_X59_Y40_N17
\HD~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~139_q\);

-- Location: FF_X56_Y34_N29
\HD~1163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1163_q\);

-- Location: LCCOMB_X59_Y40_N16
\HD~3905\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3905_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1163_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~139_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~139_q\,
	datad => \HD~1163_q\,
	combout => \HD~3905_combout\);

-- Location: FF_X53_Y35_N1
\HD~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~171_q\);

-- Location: FF_X55_Y40_N25
\HD~1195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1195_q\);

-- Location: LCCOMB_X55_Y40_N24
\HD~3906\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3906_combout\ = (\HD~3905_combout\ & (((\HD~1195_q\) # (!\sector[0]~input_o\)))) # (!\HD~3905_combout\ & (\HD~171_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3905_combout\,
	datab => \HD~171_q\,
	datac => \HD~1195_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~3906_combout\);

-- Location: LCCOMB_X61_Y38_N16
\HD~3907\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3907_combout\ = (\Add2~6_combout\ & ((\HD~3904_combout\) # ((\Add2~4_combout\)))) # (!\Add2~6_combout\ & (((!\Add2~4_combout\ & \HD~3906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3904_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3906_combout\,
	combout => \HD~3907_combout\);

-- Location: LCCOMB_X61_Y38_N2
\HD~3910\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3910_combout\ = (\Add2~4_combout\ & ((\HD~3907_combout\ & (\HD~3909_combout\)) # (!\HD~3907_combout\ & ((\HD~3902_combout\))))) # (!\Add2~4_combout\ & (((\HD~3907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~3909_combout\,
	datac => \HD~3902_combout\,
	datad => \HD~3907_combout\,
	combout => \HD~3910_combout\);

-- Location: LCCOMB_X65_Y38_N12
\HD~747feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~747feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~747feeder_combout\);

-- Location: FF_X65_Y38_N13
\HD~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~747feeder_combout\,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~747_q\);

-- Location: FF_X57_Y40_N11
\HD~1771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1771_q\);

-- Location: FF_X61_Y36_N13
\HD~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~715_q\);

-- Location: FF_X61_Y36_N11
\HD~1739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1739_q\);

-- Location: LCCOMB_X61_Y36_N12
\HD~3932\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3932_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1739_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~715_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~715_q\,
	datad => \HD~1739_q\,
	combout => \HD~3932_combout\);

-- Location: LCCOMB_X57_Y40_N10
\HD~3933\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3933_combout\ = (\sector[0]~input_o\ & ((\HD~3932_combout\ & ((\HD~1771_q\))) # (!\HD~3932_combout\ & (\HD~747_q\)))) # (!\sector[0]~input_o\ & (((\HD~3932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~747_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~1771_q\,
	datad => \HD~3932_combout\,
	combout => \HD~3933_combout\);

-- Location: LCCOMB_X57_Y42_N18
\HD~235feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~235feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~235feeder_combout\);

-- Location: FF_X57_Y42_N19
\HD~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~235feeder_combout\,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~235_q\);

-- Location: FF_X56_Y42_N9
\HD~1259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1259_q\);

-- Location: FF_X55_Y39_N5
\HD~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~203_q\);

-- Location: FF_X55_Y39_N3
\HD~1227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1227_q\);

-- Location: LCCOMB_X55_Y39_N4
\HD~3936\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3936_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1227_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~203_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~203_q\,
	datad => \HD~1227_q\,
	combout => \HD~3936_combout\);

-- Location: LCCOMB_X56_Y42_N8
\HD~3937\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3937_combout\ = (\sector[0]~input_o\ & ((\HD~3936_combout\ & ((\HD~1259_q\))) # (!\HD~3936_combout\ & (\HD~235_q\)))) # (!\sector[0]~input_o\ & (((\HD~3936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~235_q\,
	datac => \HD~1259_q\,
	datad => \HD~3936_combout\,
	combout => \HD~3937_combout\);

-- Location: FF_X57_Y37_N27
\HD~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~459_q\);

-- Location: FF_X57_Y37_N25
\HD~1483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1483_q\);

-- Location: LCCOMB_X57_Y37_N26
\HD~3934\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3934_combout\ = (\sector[0]~input_o\ & (\Add2~8_combout\)) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~1483_q\))) # (!\Add2~8_combout\ & (\HD~459_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~8_combout\,
	datac => \HD~459_q\,
	datad => \HD~1483_q\,
	combout => \HD~3934_combout\);

-- Location: LCCOMB_X60_Y42_N26
\HD~491feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~491feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~491feeder_combout\);

-- Location: FF_X60_Y42_N27
\HD~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~491feeder_combout\,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~491_q\);

-- Location: FF_X56_Y42_N23
\HD~1515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1515_q\);

-- Location: LCCOMB_X56_Y42_N22
\HD~3935\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3935_combout\ = (\HD~3934_combout\ & (((\HD~1515_q\) # (!\sector[0]~input_o\)))) # (!\HD~3934_combout\ & (\HD~491_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3934_combout\,
	datab => \HD~491_q\,
	datac => \HD~1515_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~3935_combout\);

-- Location: LCCOMB_X57_Y40_N4
\HD~3938\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3938_combout\ = (\Add2~6_combout\ & (\Add2~4_combout\)) # (!\Add2~6_combout\ & ((\Add2~4_combout\ & ((\HD~3935_combout\))) # (!\Add2~4_combout\ & (\HD~3937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3937_combout\,
	datad => \HD~3935_combout\,
	combout => \HD~3938_combout\);

-- Location: FF_X58_Y38_N29
\HD~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1003_q\);

-- Location: FF_X57_Y39_N5
\HD~1995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1995_q\);

-- Location: FF_X53_Y39_N27
\HD~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~971_q\);

-- Location: LCCOMB_X53_Y39_N26
\HD~3939\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3939_combout\ = (\sector[0]~input_o\ & (((\Add2~8_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & (\HD~1995_q\)) # (!\Add2~8_combout\ & ((\HD~971_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1995_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~971_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3939_combout\);

-- Location: FF_X57_Y40_N7
\HD~2027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2027_q\);

-- Location: LCCOMB_X57_Y40_N6
\HD~3940\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3940_combout\ = (\HD~3939_combout\ & (((\HD~2027_q\) # (!\sector[0]~input_o\)))) # (!\HD~3939_combout\ & (\HD~1003_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1003_q\,
	datab => \HD~3939_combout\,
	datac => \HD~2027_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~3940_combout\);

-- Location: LCCOMB_X57_Y40_N8
\HD~3941\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3941_combout\ = (\HD~3938_combout\ & (((\HD~3940_combout\) # (!\Add2~6_combout\)))) # (!\HD~3938_combout\ & (\HD~3933_combout\ & (\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3933_combout\,
	datab => \HD~3938_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~3940_combout\,
	combout => \HD~3941_combout\);

-- Location: FF_X70_Y40_N1
\HD~1611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1611_q\);

-- Location: FF_X66_Y37_N9
\HD~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~587_q\);

-- Location: LCCOMB_X66_Y37_N8
\HD~3911\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3911_combout\ = (\Add2~8_combout\ & ((\HD~1611_q\) # ((\Add2~4_combout\)))) # (!\Add2~8_combout\ & (((\HD~587_q\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1611_q\,
	datac => \HD~587_q\,
	datad => \Add2~4_combout\,
	combout => \HD~3911_combout\);

-- Location: FF_X66_Y39_N11
\HD~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~843_q\);

-- Location: FF_X68_Y39_N25
\HD~1867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1867_q\);

-- Location: LCCOMB_X68_Y39_N24
\HD~3912\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3912_combout\ = (\HD~3911_combout\ & (((\HD~1867_q\) # (!\Add2~4_combout\)))) # (!\HD~3911_combout\ & (\HD~843_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3911_combout\,
	datab => \HD~843_q\,
	datac => \HD~1867_q\,
	datad => \Add2~4_combout\,
	combout => \HD~3912_combout\);

-- Location: FF_X65_Y42_N21
\HD~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~619_q\);

-- Location: FF_X67_Y38_N27
\HD~1643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1643_q\);

-- Location: LCCOMB_X65_Y42_N20
\HD~3918\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3918_combout\ = (\Add2~8_combout\ & ((\Add2~4_combout\) # ((\HD~1643_q\)))) # (!\Add2~8_combout\ & (!\Add2~4_combout\ & (\HD~619_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~619_q\,
	datad => \HD~1643_q\,
	combout => \HD~3918_combout\);

-- Location: FF_X72_Y39_N27
\HD~1899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1899_q\);

-- Location: LCCOMB_X73_Y39_N4
\HD~875feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~875feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~875feeder_combout\);

-- Location: FF_X73_Y39_N5
\HD~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~875feeder_combout\,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~875_q\);

-- Location: LCCOMB_X72_Y39_N26
\HD~3919\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3919_combout\ = (\HD~3918_combout\ & (((\HD~1899_q\)) # (!\Add2~4_combout\))) # (!\HD~3918_combout\ & (\Add2~4_combout\ & ((\HD~875_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3918_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1899_q\,
	datad => \HD~875_q\,
	combout => \HD~3919_combout\);

-- Location: FF_X65_Y42_N11
\HD~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~107_q\);

-- Location: FF_X72_Y38_N9
\HD~1131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1131_q\);

-- Location: LCCOMB_X65_Y42_N10
\HD~3913\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3913_combout\ = (\Add2~8_combout\ & ((\Add2~4_combout\) # ((\HD~1131_q\)))) # (!\Add2~8_combout\ & (!\Add2~4_combout\ & (\HD~107_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~107_q\,
	datad => \HD~1131_q\,
	combout => \HD~3913_combout\);

-- Location: FF_X72_Y39_N7
\HD~1387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1387_q\);

-- Location: FF_X72_Y41_N15
\HD~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~363_q\);

-- Location: LCCOMB_X72_Y39_N6
\HD~3914\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3914_combout\ = (\HD~3913_combout\ & (((\HD~1387_q\)) # (!\Add2~4_combout\))) # (!\HD~3913_combout\ & (\Add2~4_combout\ & ((\HD~363_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3913_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1387_q\,
	datad => \HD~363_q\,
	combout => \HD~3914_combout\);

-- Location: FF_X61_Y37_N19
\HD~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~331_q\);

-- Location: FF_X68_Y37_N19
\HD~1355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1355_q\);

-- Location: FF_X70_Y39_N23
\HD~1099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1099_q\);

-- Location: FF_X68_Y40_N9
\HD~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~75_q\);

-- Location: LCCOMB_X68_Y40_N8
\HD~3915\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3915_combout\ = (\Add2~4_combout\ & (((\Add2~8_combout\)))) # (!\Add2~4_combout\ & ((\Add2~8_combout\ & (\HD~1099_q\)) # (!\Add2~8_combout\ & ((\HD~75_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~1099_q\,
	datac => \HD~75_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3915_combout\);

-- Location: LCCOMB_X68_Y37_N18
\HD~3916\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3916_combout\ = (\Add2~4_combout\ & ((\HD~3915_combout\ & ((\HD~1355_q\))) # (!\HD~3915_combout\ & (\HD~331_q\)))) # (!\Add2~4_combout\ & (((\HD~3915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~331_q\,
	datac => \HD~1355_q\,
	datad => \HD~3915_combout\,
	combout => \HD~3916_combout\);

-- Location: LCCOMB_X72_Y39_N24
\HD~3917\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3917_combout\ = (\sector[0]~input_o\ & ((\HD~3914_combout\) # ((\Add2~6_combout\)))) # (!\sector[0]~input_o\ & (((!\Add2~6_combout\ & \HD~3916_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3914_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~6_combout\,
	datad => \HD~3916_combout\,
	combout => \HD~3917_combout\);

-- Location: LCCOMB_X72_Y39_N4
\HD~3920\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3920_combout\ = (\Add2~6_combout\ & ((\HD~3917_combout\ & ((\HD~3919_combout\))) # (!\HD~3917_combout\ & (\HD~3912_combout\)))) # (!\Add2~6_combout\ & (((\HD~3917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3912_combout\,
	datac => \HD~3919_combout\,
	datad => \HD~3917_combout\,
	combout => \HD~3920_combout\);

-- Location: LCCOMB_X62_Y31_N2
\HD~299feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~299feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~299feeder_combout\);

-- Location: FF_X62_Y31_N3
\HD~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~299feeder_combout\,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~299_q\);

-- Location: FF_X61_Y42_N3
\HD~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~43_q\);

-- Location: LCCOMB_X54_Y40_N26
\HD~1067feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1067feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~1067feeder_combout\);

-- Location: FF_X54_Y40_N27
\HD~1067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1067feeder_combout\,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1067_q\);

-- Location: LCCOMB_X61_Y42_N2
\HD~3921\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3921_combout\ = (\Add2~4_combout\ & (\Add2~8_combout\)) # (!\Add2~4_combout\ & ((\Add2~8_combout\ & ((\HD~1067_q\))) # (!\Add2~8_combout\ & (\HD~43_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~43_q\,
	datad => \HD~1067_q\,
	combout => \HD~3921_combout\);

-- Location: FF_X62_Y32_N9
\HD~1323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1323_q\);

-- Location: LCCOMB_X62_Y32_N8
\HD~3922\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3922_combout\ = (\HD~3921_combout\ & (((\HD~1323_q\) # (!\Add2~4_combout\)))) # (!\HD~3921_combout\ & (\HD~299_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~299_q\,
	datab => \HD~3921_combout\,
	datac => \HD~1323_q\,
	datad => \Add2~4_combout\,
	combout => \HD~3922_combout\);

-- Location: FF_X70_Y34_N11
\HD~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~523_q\);

-- Location: FF_X63_Y34_N7
\HD~1547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1547_q\);

-- Location: LCCOMB_X70_Y34_N10
\HD~3923\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3923_combout\ = (\Add2~8_combout\ & ((\Add2~4_combout\) # ((\HD~1547_q\)))) # (!\Add2~8_combout\ & (!\Add2~4_combout\ & (\HD~523_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~523_q\,
	datad => \HD~1547_q\,
	combout => \HD~3923_combout\);

-- Location: FF_X65_Y32_N7
\HD~1803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1803_q\);

-- Location: LCCOMB_X66_Y35_N6
\HD~779feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~779feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~779feeder_combout\);

-- Location: FF_X66_Y35_N7
\HD~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~779feeder_combout\,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~779_q\);

-- Location: LCCOMB_X65_Y32_N6
\HD~3924\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3924_combout\ = (\Add2~4_combout\ & ((\HD~3923_combout\ & (\HD~1803_q\)) # (!\HD~3923_combout\ & ((\HD~779_q\))))) # (!\Add2~4_combout\ & (\HD~3923_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~3923_combout\,
	datac => \HD~1803_q\,
	datad => \HD~779_q\,
	combout => \HD~3924_combout\);

-- Location: FF_X66_Y34_N15
\HD~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~267_q\);

-- Location: FF_X63_Y36_N15
\HD~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1035_q\);

-- Location: FF_X68_Y33_N5
\HD~11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~11_q\);

-- Location: LCCOMB_X68_Y33_N4
\HD~3925\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3925_combout\ = (\Add2~4_combout\ & (((\Add2~8_combout\)))) # (!\Add2~4_combout\ & ((\Add2~8_combout\ & (\HD~1035_q\)) # (!\Add2~8_combout\ & ((\HD~11_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1035_q\,
	datab => \Add2~4_combout\,
	datac => \HD~11_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3925_combout\);

-- Location: FF_X62_Y32_N19
\HD~1291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1291_q\);

-- Location: LCCOMB_X62_Y32_N18
\HD~3926\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3926_combout\ = (\HD~3925_combout\ & (((\HD~1291_q\) # (!\Add2~4_combout\)))) # (!\HD~3925_combout\ & (\HD~267_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~267_q\,
	datab => \HD~3925_combout\,
	datac => \HD~1291_q\,
	datad => \Add2~4_combout\,
	combout => \HD~3926_combout\);

-- Location: LCCOMB_X65_Y32_N8
\HD~3927\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3927_combout\ = (\sector[0]~input_o\ & (((\Add2~6_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~6_combout\ & (\HD~3924_combout\)) # (!\Add2~6_combout\ & ((\HD~3926_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3924_combout\,
	datab => \HD~3926_combout\,
	datac => \sector[0]~input_o\,
	datad => \Add2~6_combout\,
	combout => \HD~3927_combout\);

-- Location: LCCOMB_X65_Y33_N26
\HD~811feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~811feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~811feeder_combout\);

-- Location: FF_X65_Y33_N27
\HD~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~811feeder_combout\,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~811_q\);

-- Location: FF_X65_Y32_N11
\HD~1835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1835_q\);

-- Location: FF_X73_Y34_N7
\HD~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~555_q\);

-- Location: FF_X72_Y38_N27
\HD~1579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1579_q\);

-- Location: LCCOMB_X73_Y34_N6
\HD~3928\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3928_combout\ = (\Add2~4_combout\ & (\Add2~8_combout\)) # (!\Add2~4_combout\ & ((\Add2~8_combout\ & ((\HD~1579_q\))) # (!\Add2~8_combout\ & (\HD~555_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~555_q\,
	datad => \HD~1579_q\,
	combout => \HD~3928_combout\);

-- Location: LCCOMB_X65_Y32_N10
\HD~3929\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3929_combout\ = (\Add2~4_combout\ & ((\HD~3928_combout\ & ((\HD~1835_q\))) # (!\HD~3928_combout\ & (\HD~811_q\)))) # (!\Add2~4_combout\ & (((\HD~3928_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~811_q\,
	datac => \HD~1835_q\,
	datad => \HD~3928_combout\,
	combout => \HD~3929_combout\);

-- Location: LCCOMB_X65_Y32_N20
\HD~3930\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3930_combout\ = (\sector[0]~input_o\ & ((\HD~3927_combout\ & ((\HD~3929_combout\))) # (!\HD~3927_combout\ & (\HD~3922_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3922_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3927_combout\,
	datad => \HD~3929_combout\,
	combout => \HD~3930_combout\);

-- Location: LCCOMB_X72_Y39_N22
\HD~3931\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3931_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~3920_combout\)) # (!\Add2~0_combout\ & ((\HD~3930_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3920_combout\,
	datad => \HD~3930_combout\,
	combout => \HD~3931_combout\);

-- Location: LCCOMB_X63_Y40_N16
\HD~3942\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3942_combout\ = (\Add2~2_combout\ & ((\HD~3931_combout\ & ((\HD~3941_combout\))) # (!\HD~3931_combout\ & (\HD~3910_combout\)))) # (!\Add2~2_combout\ & (((\HD~3931_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~3910_combout\,
	datac => \HD~3941_combout\,
	datad => \HD~3931_combout\,
	combout => \HD~3942_combout\);

-- Location: LCCOMB_X70_Y42_N4
\HD~3115feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3115feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~3115feeder_combout\);

-- Location: FF_X70_Y42_N5
\HD~3115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~3115feeder_combout\,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3115_q\);

-- Location: FF_X70_Y42_N7
\HD~3083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3083_q\);

-- Location: LCCOMB_X70_Y42_N6
\HD~3943\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3943_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & (\HD~3115_q\)) # (!\sector[0]~input_o\ & ((\HD~3083_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \HD~3115_q\,
	datac => \HD~3083_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~3943_combout\);

-- Location: FF_X65_Y47_N27
\HD~2315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2315_q\);

-- Location: FF_X65_Y47_N17
\HD~2379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2379_q\);

-- Location: LCCOMB_X65_Y47_N26
\HD~3954\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3954_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2379_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2315_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2315_q\,
	datad => \HD~2379_q\,
	combout => \HD~3954_combout\);

-- Location: FF_X66_Y47_N13
\HD~2507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2507_q\);

-- Location: LCCOMB_X66_Y47_N10
\HD~2443feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2443feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~2443feeder_combout\);

-- Location: FF_X66_Y47_N11
\HD~2443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2443feeder_combout\,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2443_q\);

-- Location: LCCOMB_X66_Y47_N12
\HD~3955\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3955_combout\ = (\HD~3954_combout\ & (((\HD~2507_q\)) # (!\Add2~2_combout\))) # (!\HD~3954_combout\ & (\Add2~2_combout\ & ((\HD~2443_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3954_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2507_q\,
	datad => \HD~2443_q\,
	combout => \HD~3955_combout\);

-- Location: FF_X58_Y47_N3
\HD~2347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2347_q\);

-- Location: LCCOMB_X58_Y47_N0
\HD~2475feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2475feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~2475feeder_combout\);

-- Location: FF_X58_Y47_N1
\HD~2475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2475feeder_combout\,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2475_q\);

-- Location: LCCOMB_X58_Y47_N2
\HD~3961\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3961_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2475_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2347_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2347_q\,
	datad => \HD~2475_q\,
	combout => \HD~3961_combout\);

-- Location: FF_X59_Y47_N5
\HD~2411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2411_q\);

-- Location: FF_X59_Y47_N15
\HD~2539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2539_q\);

-- Location: LCCOMB_X59_Y47_N14
\HD~3962\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3962_combout\ = (\HD~3961_combout\ & (((\HD~2539_q\) # (!\Add2~0_combout\)))) # (!\HD~3961_combout\ & (\HD~2411_q\ & ((\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3961_combout\,
	datab => \HD~2411_q\,
	datac => \HD~2539_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3962_combout\);

-- Location: FF_X63_Y49_N11
\HD~2091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2091_q\);

-- Location: FF_X63_Y49_N17
\HD~2219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2219_q\);

-- Location: LCCOMB_X63_Y49_N10
\HD~3956\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3956_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2219_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2091_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2091_q\,
	datad => \HD~2219_q\,
	combout => \HD~3956_combout\);

-- Location: FF_X62_Y49_N23
\HD~2283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2283_q\);

-- Location: FF_X62_Y49_N29
\HD~2155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2155_q\);

-- Location: LCCOMB_X62_Y49_N22
\HD~3957\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3957_combout\ = (\Add2~0_combout\ & ((\HD~3956_combout\ & (\HD~2283_q\)) # (!\HD~3956_combout\ & ((\HD~2155_q\))))) # (!\Add2~0_combout\ & (\HD~3956_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~3956_combout\,
	datac => \HD~2283_q\,
	datad => \HD~2155_q\,
	combout => \HD~3957_combout\);

-- Location: FF_X66_Y48_N11
\HD~2059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2059_q\);

-- Location: FF_X66_Y48_N17
\HD~2123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2123_q\);

-- Location: LCCOMB_X66_Y48_N10
\HD~3958\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3958_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2123_q\))) # (!\Add2~0_combout\ & (\HD~2059_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2059_q\,
	datad => \HD~2123_q\,
	combout => \HD~3958_combout\);

-- Location: FF_X67_Y48_N11
\HD~2251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2251_q\);

-- Location: FF_X67_Y48_N17
\HD~2187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2187_q\);

-- Location: LCCOMB_X67_Y48_N10
\HD~3959\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3959_combout\ = (\HD~3958_combout\ & (((\HD~2251_q\)) # (!\Add2~2_combout\))) # (!\HD~3958_combout\ & (\Add2~2_combout\ & ((\HD~2187_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3958_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2251_q\,
	datad => \HD~2187_q\,
	combout => \HD~3959_combout\);

-- Location: LCCOMB_X67_Y47_N22
\HD~3960\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3960_combout\ = (\sector[0]~input_o\ & ((\HD~3957_combout\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3959_combout\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3957_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3959_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~3960_combout\);

-- Location: LCCOMB_X67_Y47_N8
\HD~3963\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3963_combout\ = (\HD~3960_combout\ & (((\HD~3962_combout\) # (!\Add2~4_combout\)))) # (!\HD~3960_combout\ & (\HD~3955_combout\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3955_combout\,
	datab => \HD~3962_combout\,
	datac => \HD~3960_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~3963_combout\);

-- Location: FF_X65_Y45_N1
\HD~2859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2859_q\);

-- Location: LCCOMB_X67_Y45_N22
\HD~2987feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2987feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~2987feeder_combout\);

-- Location: FF_X67_Y45_N23
\HD~2987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2987feeder_combout\,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2987_q\);

-- Location: LCCOMB_X65_Y45_N0
\HD~3951\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3951_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2987_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2859_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2859_q\,
	datad => \HD~2987_q\,
	combout => \HD~3951_combout\);

-- Location: FF_X70_Y45_N3
\HD~3051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3051_q\);

-- Location: FF_X69_Y45_N13
\HD~2923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2923_q\);

-- Location: LCCOMB_X70_Y45_N2
\HD~3952\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3952_combout\ = (\HD~3951_combout\ & (((\HD~3051_q\)) # (!\Add2~0_combout\))) # (!\HD~3951_combout\ & (\Add2~0_combout\ & ((\HD~2923_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3951_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3051_q\,
	datad => \HD~2923_q\,
	combout => \HD~3952_combout\);

-- Location: FF_X73_Y43_N15
\HD~2571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2571_q\);

-- Location: LCCOMB_X72_Y43_N30
\HD~2635feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2635feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~2635feeder_combout\);

-- Location: FF_X72_Y43_N31
\HD~2635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2635feeder_combout\,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2635_q\);

-- Location: LCCOMB_X73_Y43_N14
\HD~3948\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3948_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2635_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2571_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2571_q\,
	datad => \HD~2635_q\,
	combout => \HD~3948_combout\);

-- Location: FF_X73_Y47_N7
\HD~2763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2763_q\);

-- Location: LCCOMB_X74_Y47_N28
\HD~2699feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2699feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~2699feeder_combout\);

-- Location: FF_X74_Y47_N29
\HD~2699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2699feeder_combout\,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2699_q\);

-- Location: LCCOMB_X73_Y47_N6
\HD~3949\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3949_combout\ = (\HD~3948_combout\ & (((\HD~2763_q\)) # (!\Add2~2_combout\))) # (!\HD~3948_combout\ & (\Add2~2_combout\ & ((\HD~2699_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3948_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2763_q\,
	datad => \HD~2699_q\,
	combout => \HD~3949_combout\);

-- Location: FF_X69_Y48_N19
\HD~2827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2827_q\);

-- Location: LCCOMB_X69_Y48_N0
\HD~2891feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2891feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~2891feeder_combout\);

-- Location: FF_X69_Y48_N1
\HD~2891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2891feeder_combout\,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2891_q\);

-- Location: LCCOMB_X69_Y48_N18
\HD~3946\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3946_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2891_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2827_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2827_q\,
	datad => \HD~2891_q\,
	combout => \HD~3946_combout\);

-- Location: FF_X68_Y47_N15
\HD~3019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3019_q\);

-- Location: FF_X68_Y47_N21
\HD~2955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2955_q\);

-- Location: LCCOMB_X68_Y47_N14
\HD~3947\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3947_combout\ = (\HD~3946_combout\ & (((\HD~3019_q\)) # (!\Add2~2_combout\))) # (!\HD~3946_combout\ & (\Add2~2_combout\ & ((\HD~2955_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3946_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~3019_q\,
	datad => \HD~2955_q\,
	combout => \HD~3947_combout\);

-- Location: LCCOMB_X67_Y47_N26
\HD~3950\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3950_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3947_combout\))) # (!\Add2~4_combout\ & (\HD~3949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3949_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3947_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~3950_combout\);

-- Location: FF_X65_Y45_N31
\HD~2603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2603_q\);

-- Location: LCCOMB_X61_Y44_N18
\HD~2731feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2731feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~2731feeder_combout\);

-- Location: FF_X61_Y44_N19
\HD~2731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2731feeder_combout\,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2731_q\);

-- Location: LCCOMB_X65_Y45_N30
\HD~3944\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3944_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2731_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2603_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2603_q\,
	datad => \HD~2731_q\,
	combout => \HD~3944_combout\);

-- Location: FF_X72_Y45_N25
\HD~2795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2795_q\);

-- Location: LCCOMB_X72_Y45_N6
\HD~2667feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2667feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD~2667feeder_combout\);

-- Location: FF_X72_Y45_N7
\HD~2667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2667feeder_combout\,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2667_q\);

-- Location: LCCOMB_X72_Y45_N24
\HD~3945\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3945_combout\ = (\Add2~0_combout\ & ((\HD~3944_combout\ & (\HD~2795_q\)) # (!\HD~3944_combout\ & ((\HD~2667_q\))))) # (!\Add2~0_combout\ & (\HD~3944_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~3944_combout\,
	datac => \HD~2795_q\,
	datad => \HD~2667_q\,
	combout => \HD~3945_combout\);

-- Location: LCCOMB_X67_Y47_N28
\HD~3953\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3953_combout\ = (\sector[0]~input_o\ & ((\HD~3950_combout\ & (\HD~3952_combout\)) # (!\HD~3950_combout\ & ((\HD~3945_combout\))))) # (!\sector[0]~input_o\ & (((\HD~3950_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3952_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3950_combout\,
	datad => \HD~3945_combout\,
	combout => \HD~3953_combout\);

-- Location: LCCOMB_X67_Y47_N18
\HD~3964\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3964_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~3953_combout\))) # (!\Add2~6_combout\ & (\HD~3963_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3963_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~3953_combout\,
	combout => \HD~3964_combout\);

-- Location: LCCOMB_X67_Y47_N20
\HD~3965\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3965_combout\ = (\Add2~10_combout\ & (((\HD~3943_combout\) # (\HD~3964_combout\)))) # (!\Add2~10_combout\ & (\HD~3942_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3942_combout\,
	datab => \HD~3943_combout\,
	datac => \Add2~10_combout\,
	datad => \HD~3964_combout\,
	combout => \HD~3965_combout\);

-- Location: IOIBUF_X83_Y73_N1
\data_write[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(12),
	o => \data_write[12]~input_o\);

-- Location: FF_X70_Y42_N19
\HD~3084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3084_q\);

-- Location: FF_X70_Y42_N1
\HD~3116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3116_q\);

-- Location: LCCOMB_X70_Y42_N18
\HD~4008\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4008_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3116_q\))) # (!\sector[0]~input_o\ & (\HD~3084_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3084_q\,
	datad => \HD~3116_q\,
	combout => \HD~4008_combout\);

-- Location: LCCOMB_X62_Y39_N22
\HD~172feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~172feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~172feeder_combout\);

-- Location: FF_X62_Y39_N23
\HD~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~172feeder_combout\,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~172_q\);

-- Location: FF_X61_Y42_N7
\HD~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~44_q\);

-- Location: LCCOMB_X61_Y42_N6
\HD~3970\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3970_combout\ = (\Add2~2_combout\ & ((\HD~172_q\) # ((\Add2~8_combout\)))) # (!\Add2~2_combout\ & (((\HD~44_q\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~172_q\,
	datac => \HD~44_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3970_combout\);

-- Location: FF_X62_Y42_N17
\HD~1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1196_q\);

-- Location: LCCOMB_X61_Y42_N12
\HD~1068feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1068feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~1068feeder_combout\);

-- Location: FF_X61_Y42_N13
\HD~1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1068feeder_combout\,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1068_q\);

-- Location: LCCOMB_X62_Y42_N16
\HD~3971\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3971_combout\ = (\Add2~8_combout\ & ((\HD~3970_combout\ & (\HD~1196_q\)) # (!\HD~3970_combout\ & ((\HD~1068_q\))))) # (!\Add2~8_combout\ & (\HD~3970_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3970_combout\,
	datac => \HD~1196_q\,
	datad => \HD~1068_q\,
	combout => \HD~3971_combout\);

-- Location: FF_X65_Y42_N15
\HD~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~108_q\);

-- Location: FF_X57_Y42_N21
\HD~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~236_q\);

-- Location: LCCOMB_X65_Y42_N14
\HD~3968\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3968_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~236_q\))) # (!\Add2~2_combout\ & (\HD~108_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~108_q\,
	datad => \HD~236_q\,
	combout => \HD~3968_combout\);

-- Location: FF_X62_Y42_N15
\HD~1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1260_q\);

-- Location: FF_X70_Y39_N25
\HD~1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1132_q\);

-- Location: LCCOMB_X62_Y42_N14
\HD~3969\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3969_combout\ = (\Add2~8_combout\ & ((\HD~3968_combout\ & (\HD~1260_q\)) # (!\HD~3968_combout\ & ((\HD~1132_q\))))) # (!\Add2~8_combout\ & (\HD~3968_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3968_combout\,
	datac => \HD~1260_q\,
	datad => \HD~1132_q\,
	combout => \HD~3969_combout\);

-- Location: LCCOMB_X67_Y42_N10
\HD~3972\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3972_combout\ = (\Add2~6_combout\ & (((\Add2~0_combout\)))) # (!\Add2~6_combout\ & ((\Add2~0_combout\ & ((\HD~3969_combout\))) # (!\Add2~0_combout\ & (\HD~3971_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3971_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~3969_combout\,
	combout => \HD~3972_combout\);

-- Location: FF_X63_Y38_N15
\HD~1644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1644_q\);

-- Location: FF_X65_Y42_N9
\HD~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~620_q\);

-- Location: FF_X65_Y38_N23
\HD~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~748_q\);

-- Location: LCCOMB_X65_Y42_N8
\HD~3973\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3973_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~748_q\))) # (!\Add2~2_combout\ & (\HD~620_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~620_q\,
	datad => \HD~748_q\,
	combout => \HD~3973_combout\);

-- Location: FF_X63_Y38_N17
\HD~1772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1772_q\);

-- Location: LCCOMB_X63_Y38_N16
\HD~3974\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3974_combout\ = (\HD~3973_combout\ & (((\HD~1772_q\) # (!\Add2~8_combout\)))) # (!\HD~3973_combout\ & (\HD~1644_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1644_q\,
	datab => \HD~3973_combout\,
	datac => \HD~1772_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3974_combout\);

-- Location: FF_X69_Y34_N21
\HD~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~556_q\);

-- Location: FF_X62_Y34_N3
\HD~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~684_q\);

-- Location: LCCOMB_X69_Y34_N20
\HD~3966\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3966_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~684_q\))) # (!\Add2~2_combout\ & (\HD~556_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~556_q\,
	datad => \HD~684_q\,
	combout => \HD~3966_combout\);

-- Location: FF_X68_Y38_N13
\HD~1708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1708_q\);

-- Location: FF_X68_Y38_N11
\HD~1580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1580_q\);

-- Location: LCCOMB_X68_Y38_N12
\HD~3967\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3967_combout\ = (\Add2~8_combout\ & ((\HD~3966_combout\ & (\HD~1708_q\)) # (!\HD~3966_combout\ & ((\HD~1580_q\))))) # (!\Add2~8_combout\ & (\HD~3966_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~3966_combout\,
	datac => \HD~1708_q\,
	datad => \HD~1580_q\,
	combout => \HD~3967_combout\);

-- Location: LCCOMB_X67_Y42_N20
\HD~3975\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3975_combout\ = (\HD~3972_combout\ & ((\HD~3974_combout\) # ((!\Add2~6_combout\)))) # (!\HD~3972_combout\ & (((\HD~3967_combout\ & \Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3972_combout\,
	datab => \HD~3974_combout\,
	datac => \HD~3967_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~3975_combout\);

-- Location: FF_X59_Y33_N3
\HD~1964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1964_q\);

-- Location: FF_X58_Y41_N11
\HD~2028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2028_q\);

-- Location: LCCOMB_X58_Y38_N6
\HD~1004feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1004feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~1004feeder_combout\);

-- Location: FF_X58_Y38_N7
\HD~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1004feeder_combout\,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1004_q\);

-- Location: FF_X62_Y34_N13
\HD~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~940_q\);

-- Location: LCCOMB_X62_Y34_N12
\HD~4004\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4004_combout\ = (\Add2~8_combout\ & (((\Add2~0_combout\)))) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & (\HD~1004_q\)) # (!\Add2~0_combout\ & ((\HD~940_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1004_q\,
	datab => \Add2~8_combout\,
	datac => \HD~940_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4004_combout\);

-- Location: LCCOMB_X58_Y41_N10
\HD~4005\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4005_combout\ = (\Add2~8_combout\ & ((\HD~4004_combout\ & ((\HD~2028_q\))) # (!\HD~4004_combout\ & (\HD~1964_q\)))) # (!\Add2~8_combout\ & (((\HD~4004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1964_q\,
	datac => \HD~2028_q\,
	datad => \HD~4004_combout\,
	combout => \HD~4005_combout\);

-- Location: FF_X69_Y35_N27
\HD~1836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1836_q\);

-- Location: FF_X73_Y39_N25
\HD~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~812_q\);

-- Location: LCCOMB_X73_Y39_N6
\HD~876feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~876feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~876feeder_combout\);

-- Location: FF_X73_Y39_N7
\HD~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~876feeder_combout\,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~876_q\);

-- Location: LCCOMB_X73_Y39_N24
\HD~3997\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3997_combout\ = (\Add2~8_combout\ & (\Add2~0_combout\)) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & ((\HD~876_q\))) # (!\Add2~0_combout\ & (\HD~812_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~812_q\,
	datad => \HD~876_q\,
	combout => \HD~3997_combout\);

-- Location: FF_X69_Y35_N29
\HD~1900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1900_q\);

-- Location: LCCOMB_X69_Y35_N28
\HD~3998\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3998_combout\ = (\HD~3997_combout\ & (((\HD~1900_q\) # (!\Add2~8_combout\)))) # (!\HD~3997_combout\ & (\HD~1836_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1836_q\,
	datab => \HD~3997_combout\,
	datac => \HD~1900_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3998_combout\);

-- Location: FF_X61_Y35_N1
\HD~1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1452_q\);

-- Location: FF_X61_Y35_N27
\HD~1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1516_q\);

-- Location: FF_X60_Y38_N7
\HD~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~428_q\);

-- Location: FF_X60_Y38_N13
\HD~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~492_q\);

-- Location: LCCOMB_X60_Y38_N6
\HD~3999\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3999_combout\ = (\Add2~0_combout\ & ((\Add2~8_combout\) # ((\HD~492_q\)))) # (!\Add2~0_combout\ & (!\Add2~8_combout\ & (\HD~428_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~428_q\,
	datad => \HD~492_q\,
	combout => \HD~3999_combout\);

-- Location: LCCOMB_X61_Y35_N26
\HD~4000\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4000_combout\ = (\Add2~8_combout\ & ((\HD~3999_combout\ & ((\HD~1516_q\))) # (!\HD~3999_combout\ & (\HD~1452_q\)))) # (!\Add2~8_combout\ & (((\HD~3999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1452_q\,
	datac => \HD~1516_q\,
	datad => \HD~3999_combout\,
	combout => \HD~4000_combout\);

-- Location: FF_X61_Y33_N17
\HD~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~300_q\);

-- Location: FF_X72_Y41_N1
\HD~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~364_q\);

-- Location: LCCOMB_X61_Y33_N16
\HD~4001\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4001_combout\ = (\Add2~8_combout\ & (\Add2~0_combout\)) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & ((\HD~364_q\))) # (!\Add2~0_combout\ & (\HD~300_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~300_q\,
	datad => \HD~364_q\,
	combout => \HD~4001_combout\);

-- Location: FF_X68_Y41_N11
\HD~1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1388_q\);

-- Location: FF_X62_Y33_N17
\HD~1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1324_q\);

-- Location: LCCOMB_X68_Y41_N10
\HD~4002\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4002_combout\ = (\HD~4001_combout\ & (((\HD~1388_q\)) # (!\Add2~8_combout\))) # (!\HD~4001_combout\ & (\Add2~8_combout\ & ((\HD~1324_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4001_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1388_q\,
	datad => \HD~1324_q\,
	combout => \HD~4002_combout\);

-- Location: LCCOMB_X67_Y42_N28
\HD~4003\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4003_combout\ = (\Add2~2_combout\ & ((\Add2~6_combout\) # ((\HD~4000_combout\)))) # (!\Add2~2_combout\ & (!\Add2~6_combout\ & ((\HD~4002_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4000_combout\,
	datad => \HD~4002_combout\,
	combout => \HD~4003_combout\);

-- Location: LCCOMB_X67_Y42_N14
\HD~4006\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4006_combout\ = (\Add2~6_combout\ & ((\HD~4003_combout\ & (\HD~4005_combout\)) # (!\HD~4003_combout\ & ((\HD~3998_combout\))))) # (!\Add2~6_combout\ & (((\HD~4003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4005_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~3998_combout\,
	datad => \HD~4003_combout\,
	combout => \HD~4006_combout\);

-- Location: FF_X54_Y35_N21
\HD~1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1164_q\);

-- Location: FF_X55_Y36_N19
\HD~1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1228_q\);

-- Location: FF_X55_Y39_N15
\HD~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~204_q\);

-- Location: FF_X61_Y39_N17
\HD~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~140_q\);

-- Location: LCCOMB_X61_Y39_N16
\HD~3988\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3988_combout\ = (\Add2~8_combout\ & (((\Add2~0_combout\)))) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & (\HD~204_q\)) # (!\Add2~0_combout\ & ((\HD~140_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~204_q\,
	datac => \HD~140_q\,
	datad => \Add2~0_combout\,
	combout => \HD~3988_combout\);

-- Location: LCCOMB_X55_Y36_N18
\HD~3989\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3989_combout\ = (\Add2~8_combout\ & ((\HD~3988_combout\ & ((\HD~1228_q\))) # (!\HD~3988_combout\ & (\HD~1164_q\)))) # (!\Add2~8_combout\ & (((\HD~3988_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1164_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1228_q\,
	datad => \HD~3988_combout\,
	combout => \HD~3989_combout\);

-- Location: FF_X72_Y36_N5
\HD~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~12_q\);

-- Location: LCCOMB_X56_Y41_N0
\HD~76feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~76feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~76feeder_combout\);

-- Location: FF_X56_Y41_N1
\HD~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~76feeder_combout\,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~76_q\);

-- Location: LCCOMB_X72_Y36_N4
\HD~3990\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3990_combout\ = (\Add2~8_combout\ & (\Add2~0_combout\)) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & ((\HD~76_q\))) # (!\Add2~0_combout\ & (\HD~12_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~12_q\,
	datad => \HD~76_q\,
	combout => \HD~3990_combout\);

-- Location: FF_X70_Y39_N3
\HD~1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1100_q\);

-- Location: LCCOMB_X66_Y36_N24
\HD~1036feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1036feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~1036feeder_combout\);

-- Location: FF_X66_Y36_N25
\HD~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1036feeder_combout\,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1036_q\);

-- Location: LCCOMB_X70_Y39_N2
\HD~3991\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3991_combout\ = (\HD~3990_combout\ & (((\HD~1100_q\)) # (!\Add2~8_combout\))) # (!\HD~3990_combout\ & (\Add2~8_combout\ & ((\HD~1036_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3990_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1100_q\,
	datad => \HD~1036_q\,
	combout => \HD~3991_combout\);

-- Location: LCCOMB_X67_Y42_N26
\HD~3992\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3992_combout\ = (\Add2~2_combout\ & ((\Add2~6_combout\) # ((\HD~3989_combout\)))) # (!\Add2~2_combout\ & (!\Add2~6_combout\ & ((\HD~3991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~3989_combout\,
	datad => \HD~3991_combout\,
	combout => \HD~3992_combout\);

-- Location: LCCOMB_X58_Y34_N30
\HD~716feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~716feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~716feeder_combout\);

-- Location: FF_X58_Y34_N31
\HD~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~716feeder_combout\,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~716_q\);

-- Location: FF_X58_Y34_N9
\HD~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~652_q\);

-- Location: LCCOMB_X58_Y34_N8
\HD~3993\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3993_combout\ = (\Add2~0_combout\ & ((\HD~716_q\) # ((\Add2~8_combout\)))) # (!\Add2~0_combout\ & (((\HD~652_q\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~716_q\,
	datab => \Add2~0_combout\,
	datac => \HD~652_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3993_combout\);

-- Location: FF_X67_Y42_N5
\HD~1676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1676_q\);

-- Location: FF_X67_Y42_N31
\HD~1740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1740_q\);

-- Location: LCCOMB_X67_Y42_N30
\HD~3994\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3994_combout\ = (\HD~3993_combout\ & (((\HD~1740_q\) # (!\Add2~8_combout\)))) # (!\HD~3993_combout\ & (\HD~1676_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3993_combout\,
	datab => \HD~1676_q\,
	datac => \HD~1740_q\,
	datad => \Add2~8_combout\,
	combout => \HD~3994_combout\);

-- Location: LCCOMB_X69_Y36_N16
\HD~1548feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1548feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~1548feeder_combout\);

-- Location: FF_X69_Y36_N17
\HD~1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1548feeder_combout\,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1548_q\);

-- Location: FF_X69_Y36_N3
\HD~1612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1612_q\);

-- Location: FF_X70_Y34_N7
\HD~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~524_q\);

-- Location: LCCOMB_X70_Y34_N28
\HD~588feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~588feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~588feeder_combout\);

-- Location: FF_X70_Y34_N29
\HD~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~588feeder_combout\,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~588_q\);

-- Location: LCCOMB_X70_Y34_N6
\HD~3986\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3986_combout\ = (\Add2~8_combout\ & (\Add2~0_combout\)) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & ((\HD~588_q\))) # (!\Add2~0_combout\ & (\HD~524_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~524_q\,
	datad => \HD~588_q\,
	combout => \HD~3986_combout\);

-- Location: LCCOMB_X69_Y36_N2
\HD~3987\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3987_combout\ = (\Add2~8_combout\ & ((\HD~3986_combout\ & ((\HD~1612_q\))) # (!\HD~3986_combout\ & (\HD~1548_q\)))) # (!\Add2~8_combout\ & (((\HD~3986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1548_q\,
	datac => \HD~1612_q\,
	datad => \HD~3986_combout\,
	combout => \HD~3987_combout\);

-- Location: LCCOMB_X67_Y42_N0
\HD~3995\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3995_combout\ = (\HD~3992_combout\ & (((\HD~3994_combout\)) # (!\Add2~6_combout\))) # (!\HD~3992_combout\ & (\Add2~6_combout\ & ((\HD~3987_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3992_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~3994_combout\,
	datad => \HD~3987_combout\,
	combout => \HD~3995_combout\);

-- Location: LCCOMB_X57_Y35_N26
\HD~908feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~908feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~908feeder_combout\);

-- Location: FF_X57_Y35_N27
\HD~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~908feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~908_q\);

-- Location: FF_X60_Y40_N17
\HD~1932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1932_q\);

-- Location: LCCOMB_X55_Y35_N6
\HD~1420feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1420feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~1420feeder_combout\);

-- Location: FF_X55_Y35_N7
\HD~1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1420feeder_combout\,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1420_q\);

-- Location: FF_X54_Y39_N1
\HD~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~396_q\);

-- Location: LCCOMB_X54_Y39_N0
\HD~3976\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3976_combout\ = (\Add2~8_combout\ & ((\HD~1420_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~396_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1420_q\,
	datab => \Add2~8_combout\,
	datac => \HD~396_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3976_combout\);

-- Location: LCCOMB_X60_Y40_N16
\HD~3977\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3977_combout\ = (\Add2~6_combout\ & ((\HD~3976_combout\ & ((\HD~1932_q\))) # (!\HD~3976_combout\ & (\HD~908_q\)))) # (!\Add2~6_combout\ & (((\HD~3976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~908_q\,
	datac => \HD~1932_q\,
	datad => \HD~3976_combout\,
	combout => \HD~3977_combout\);

-- Location: LCCOMB_X54_Y37_N0
\HD~1484feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1484feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~1484feeder_combout\);

-- Location: FF_X54_Y37_N1
\HD~1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1484feeder_combout\,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1484_q\);

-- Location: FF_X54_Y39_N27
\HD~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~460_q\);

-- Location: LCCOMB_X54_Y39_N26
\HD~3983\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3983_combout\ = (\Add2~8_combout\ & ((\HD~1484_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~460_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1484_q\,
	datab => \Add2~8_combout\,
	datac => \HD~460_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3983_combout\);

-- Location: FF_X58_Y37_N31
\HD~1996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1996_q\);

-- Location: LCCOMB_X56_Y37_N30
\HD~972feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~972feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~972feeder_combout\);

-- Location: FF_X56_Y37_N31
\HD~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~972feeder_combout\,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~972_q\);

-- Location: LCCOMB_X58_Y37_N30
\HD~3984\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3984_combout\ = (\Add2~6_combout\ & ((\HD~3983_combout\ & (\HD~1996_q\)) # (!\HD~3983_combout\ & ((\HD~972_q\))))) # (!\Add2~6_combout\ & (\HD~3983_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3983_combout\,
	datac => \HD~1996_q\,
	datad => \HD~972_q\,
	combout => \HD~3984_combout\);

-- Location: LCCOMB_X65_Y34_N14
\HD~1292feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1292feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~1292feeder_combout\);

-- Location: FF_X65_Y34_N15
\HD~1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1292feeder_combout\,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1292_q\);

-- Location: FF_X66_Y34_N1
\HD~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~268_q\);

-- Location: LCCOMB_X66_Y34_N0
\HD~3980\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3980_combout\ = (\Add2~8_combout\ & ((\HD~1292_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~268_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1292_q\,
	datab => \Add2~8_combout\,
	datac => \HD~268_q\,
	datad => \Add2~6_combout\,
	combout => \HD~3980_combout\);

-- Location: FF_X65_Y39_N5
\HD~1804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1804_q\);

-- Location: LCCOMB_X66_Y35_N16
\HD~780feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~780feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~780feeder_combout\);

-- Location: FF_X66_Y35_N17
\HD~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~780feeder_combout\,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~780_q\);

-- Location: LCCOMB_X65_Y39_N4
\HD~3981\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3981_combout\ = (\Add2~6_combout\ & ((\HD~3980_combout\ & (\HD~1804_q\)) # (!\HD~3980_combout\ & ((\HD~780_q\))))) # (!\Add2~6_combout\ & (\HD~3980_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3980_combout\,
	datac => \HD~1804_q\,
	datad => \HD~780_q\,
	combout => \HD~3981_combout\);

-- Location: FF_X67_Y39_N1
\HD~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~332_q\);

-- Location: FF_X67_Y35_N9
\HD~1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1356_q\);

-- Location: LCCOMB_X67_Y39_N0
\HD~3978\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3978_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1356_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~332_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~332_q\,
	datad => \HD~1356_q\,
	combout => \HD~3978_combout\);

-- Location: FF_X65_Y39_N11
\HD~1868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1868_q\);

-- Location: LCCOMB_X66_Y39_N4
\HD~844feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~844feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~844feeder_combout\);

-- Location: FF_X66_Y39_N5
\HD~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~844feeder_combout\,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~844_q\);

-- Location: LCCOMB_X65_Y39_N10
\HD~3979\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3979_combout\ = (\Add2~6_combout\ & ((\HD~3978_combout\ & (\HD~1868_q\)) # (!\HD~3978_combout\ & ((\HD~844_q\))))) # (!\Add2~6_combout\ & (\HD~3978_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~3978_combout\,
	datac => \HD~1868_q\,
	datad => \HD~844_q\,
	combout => \HD~3979_combout\);

-- Location: LCCOMB_X67_Y42_N6
\HD~3982\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3982_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~3979_combout\))) # (!\Add2~0_combout\ & (\HD~3981_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3981_combout\,
	datad => \HD~3979_combout\,
	combout => \HD~3982_combout\);

-- Location: LCCOMB_X67_Y42_N16
\HD~3985\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3985_combout\ = (\Add2~2_combout\ & ((\HD~3982_combout\ & ((\HD~3984_combout\))) # (!\HD~3982_combout\ & (\HD~3977_combout\)))) # (!\Add2~2_combout\ & (((\HD~3982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3977_combout\,
	datab => \HD~3984_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~3982_combout\,
	combout => \HD~3985_combout\);

-- Location: LCCOMB_X67_Y42_N18
\HD~3996\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3996_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3985_combout\))) # (!\Add2~4_combout\ & (\HD~3995_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3995_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~3985_combout\,
	combout => \HD~3996_combout\);

-- Location: LCCOMB_X67_Y42_N24
\HD~4007\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4007_combout\ = (\sector[0]~input_o\ & ((\HD~3996_combout\ & ((\HD~4006_combout\))) # (!\HD~3996_combout\ & (\HD~3975_combout\)))) # (!\sector[0]~input_o\ & (((\HD~3996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3975_combout\,
	datac => \HD~4006_combout\,
	datad => \HD~3996_combout\,
	combout => \HD~4007_combout\);

-- Location: FF_X69_Y48_N31
\HD~2828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2828_q\);

-- Location: FF_X69_Y48_N13
\HD~2892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2892_q\);

-- Location: LCCOMB_X69_Y48_N30
\HD~4011\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4011_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2892_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2828_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2828_q\,
	datad => \HD~2892_q\,
	combout => \HD~4011_combout\);

-- Location: FF_X68_Y47_N11
\HD~3020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3020_q\);

-- Location: LCCOMB_X68_Y47_N16
\HD~2956feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2956feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~2956feeder_combout\);

-- Location: FF_X68_Y47_N17
\HD~2956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2956feeder_combout\,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2956_q\);

-- Location: LCCOMB_X68_Y47_N10
\HD~4012\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4012_combout\ = (\HD~4011_combout\ & (((\HD~3020_q\)) # (!\Add2~2_combout\))) # (!\HD~4011_combout\ & (\Add2~2_combout\ & ((\HD~2956_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4011_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~3020_q\,
	datad => \HD~2956_q\,
	combout => \HD~4012_combout\);

-- Location: FF_X73_Y43_N9
\HD~2572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2572_q\);

-- Location: LCCOMB_X72_Y43_N24
\HD~2636feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2636feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~2636feeder_combout\);

-- Location: FF_X72_Y43_N25
\HD~2636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2636feeder_combout\,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2636_q\);

-- Location: LCCOMB_X73_Y43_N8
\HD~4013\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4013_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2636_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2572_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2572_q\,
	datad => \HD~2636_q\,
	combout => \HD~4013_combout\);

-- Location: FF_X74_Y43_N9
\HD~2764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2764_q\);

-- Location: FF_X74_Y43_N7
\HD~2700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2700_q\);

-- Location: LCCOMB_X74_Y43_N8
\HD~4014\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4014_combout\ = (\Add2~2_combout\ & ((\HD~4013_combout\ & (\HD~2764_q\)) # (!\HD~4013_combout\ & ((\HD~2700_q\))))) # (!\Add2~2_combout\ & (\HD~4013_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4013_combout\,
	datac => \HD~2764_q\,
	datad => \HD~2700_q\,
	combout => \HD~4014_combout\);

-- Location: LCCOMB_X67_Y42_N2
\HD~4015\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4015_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~4012_combout\)) # (!\Add2~4_combout\ & ((\HD~4014_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4012_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~4014_combout\,
	combout => \HD~4015_combout\);

-- Location: FF_X65_Y45_N13
\HD~2860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2860_q\);

-- Location: LCCOMB_X67_Y45_N0
\HD~2988feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2988feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~2988feeder_combout\);

-- Location: FF_X67_Y45_N1
\HD~2988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2988feeder_combout\,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2988_q\);

-- Location: LCCOMB_X65_Y45_N12
\HD~4016\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4016_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2988_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2860_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2860_q\,
	datad => \HD~2988_q\,
	combout => \HD~4016_combout\);

-- Location: FF_X66_Y45_N15
\HD~3052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3052_q\);

-- Location: FF_X68_Y43_N25
\HD~2924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2924_q\);

-- Location: LCCOMB_X66_Y45_N14
\HD~4017\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4017_combout\ = (\HD~4016_combout\ & (((\HD~3052_q\)) # (!\Add2~0_combout\))) # (!\HD~4016_combout\ & (\Add2~0_combout\ & ((\HD~2924_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4016_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~3052_q\,
	datad => \HD~2924_q\,
	combout => \HD~4017_combout\);

-- Location: FF_X65_Y45_N27
\HD~2604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2604_q\);

-- Location: LCCOMB_X74_Y47_N14
\HD~2732feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2732feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~2732feeder_combout\);

-- Location: FF_X74_Y47_N15
\HD~2732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2732feeder_combout\,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2732_q\);

-- Location: LCCOMB_X65_Y45_N26
\HD~4009\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4009_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2732_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2604_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2604_q\,
	datad => \HD~2732_q\,
	combout => \HD~4009_combout\);

-- Location: FF_X66_Y45_N13
\HD~2796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2796_q\);

-- Location: FF_X69_Y45_N23
\HD~2668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2668_q\);

-- Location: LCCOMB_X66_Y45_N12
\HD~4010\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4010_combout\ = (\HD~4009_combout\ & (((\HD~2796_q\)) # (!\Add2~0_combout\))) # (!\HD~4009_combout\ & (\Add2~0_combout\ & ((\HD~2668_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4009_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2796_q\,
	datad => \HD~2668_q\,
	combout => \HD~4010_combout\);

-- Location: LCCOMB_X66_Y45_N8
\HD~4018\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4018_combout\ = (\HD~4015_combout\ & (((\HD~4017_combout\)) # (!\sector[0]~input_o\))) # (!\HD~4015_combout\ & (\sector[0]~input_o\ & ((\HD~4010_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4015_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4017_combout\,
	datad => \HD~4010_combout\,
	combout => \HD~4018_combout\);

-- Location: FF_X66_Y48_N31
\HD~2060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2060_q\);

-- Location: FF_X66_Y48_N21
\HD~2124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2124_q\);

-- Location: LCCOMB_X66_Y48_N30
\HD~4023\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4023_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2124_q\))) # (!\Add2~0_combout\ & (\HD~2060_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2060_q\,
	datad => \HD~2124_q\,
	combout => \HD~4023_combout\);

-- Location: FF_X61_Y47_N11
\HD~2252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2252_q\);

-- Location: FF_X61_Y47_N1
\HD~2188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2188_q\);

-- Location: LCCOMB_X61_Y47_N10
\HD~4024\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4024_combout\ = (\HD~4023_combout\ & (((\HD~2252_q\)) # (!\Add2~2_combout\))) # (!\HD~4023_combout\ & (\Add2~2_combout\ & ((\HD~2188_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4023_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2252_q\,
	datad => \HD~2188_q\,
	combout => \HD~4024_combout\);

-- Location: FF_X62_Y49_N1
\HD~2156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2156_q\);

-- Location: FF_X62_Y49_N19
\HD~2284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2284_q\);

-- Location: FF_X63_Y49_N7
\HD~2092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2092_q\);

-- Location: LCCOMB_X63_Y49_N12
\HD~2220feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2220feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD~2220feeder_combout\);

-- Location: FF_X63_Y49_N13
\HD~2220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2220feeder_combout\,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2220_q\);

-- Location: LCCOMB_X63_Y49_N6
\HD~4021\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4021_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2220_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2092_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2092_q\,
	datad => \HD~2220_q\,
	combout => \HD~4021_combout\);

-- Location: LCCOMB_X62_Y49_N18
\HD~4022\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4022_combout\ = (\Add2~0_combout\ & ((\HD~4021_combout\ & ((\HD~2284_q\))) # (!\HD~4021_combout\ & (\HD~2156_q\)))) # (!\Add2~0_combout\ & (((\HD~4021_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2156_q\,
	datac => \HD~2284_q\,
	datad => \HD~4021_combout\,
	combout => \HD~4022_combout\);

-- Location: LCCOMB_X67_Y47_N6
\HD~4025\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4025_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~4022_combout\))) # (!\sector[0]~input_o\ & (\HD~4024_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4024_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~4022_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~4025_combout\);

-- Location: FF_X58_Y47_N7
\HD~2348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2348_q\);

-- Location: FF_X58_Y47_N21
\HD~2476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2476_q\);

-- Location: LCCOMB_X58_Y47_N6
\HD~4026\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4026_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2476_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2348_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2348_q\,
	datad => \HD~2476_q\,
	combout => \HD~4026_combout\);

-- Location: FF_X59_Y47_N19
\HD~2540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2540_q\);

-- Location: FF_X59_Y47_N17
\HD~2412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2412_q\);

-- Location: LCCOMB_X59_Y47_N18
\HD~4027\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4027_combout\ = (\Add2~0_combout\ & ((\HD~4026_combout\ & (\HD~2540_q\)) # (!\HD~4026_combout\ & ((\HD~2412_q\))))) # (!\Add2~0_combout\ & (\HD~4026_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4026_combout\,
	datac => \HD~2540_q\,
	datad => \HD~2412_q\,
	combout => \HD~4027_combout\);

-- Location: FF_X66_Y47_N31
\HD~2444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2444_q\);

-- Location: FF_X66_Y47_N25
\HD~2508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2508_q\);

-- Location: FF_X65_Y47_N7
\HD~2316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2316_q\);

-- Location: FF_X65_Y47_N21
\HD~2380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2380_q\);

-- Location: LCCOMB_X65_Y47_N6
\HD~4019\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4019_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2380_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2316_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2316_q\,
	datad => \HD~2380_q\,
	combout => \HD~4019_combout\);

-- Location: LCCOMB_X66_Y47_N24
\HD~4020\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4020_combout\ = (\Add2~2_combout\ & ((\HD~4019_combout\ & ((\HD~2508_q\))) # (!\HD~4019_combout\ & (\HD~2444_q\)))) # (!\Add2~2_combout\ & (((\HD~4019_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2444_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2508_q\,
	datad => \HD~4019_combout\,
	combout => \HD~4020_combout\);

-- Location: LCCOMB_X67_Y47_N16
\HD~4028\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4028_combout\ = (\HD~4025_combout\ & ((\HD~4027_combout\) # ((!\Add2~4_combout\)))) # (!\HD~4025_combout\ & (((\Add2~4_combout\ & \HD~4020_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4025_combout\,
	datab => \HD~4027_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~4020_combout\,
	combout => \HD~4028_combout\);

-- Location: LCCOMB_X67_Y42_N12
\HD~4029\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4029_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~4018_combout\)) # (!\Add2~6_combout\ & ((\HD~4028_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4018_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4028_combout\,
	datad => \Add2~8_combout\,
	combout => \HD~4029_combout\);

-- Location: LCCOMB_X67_Y42_N22
\HD~4030\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4030_combout\ = (\Add2~10_combout\ & ((\HD~4008_combout\) # ((\HD~4029_combout\)))) # (!\Add2~10_combout\ & (((\HD~4007_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4008_combout\,
	datab => \HD~4007_combout\,
	datac => \Add2~10_combout\,
	datad => \HD~4029_combout\,
	combout => \HD~4030_combout\);

-- Location: IOIBUF_X58_Y73_N1
\data_write[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(13),
	o => \data_write[13]~input_o\);

-- Location: FF_X63_Y44_N27
\HD~2733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2733_q\);

-- Location: FF_X65_Y45_N15
\HD~2605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2605_q\);

-- Location: LCCOMB_X65_Y45_N14
\HD~4074\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4074_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2733_q\)) # (!\Add2~2_combout\ & ((\HD~2605_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2733_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2605_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4074_combout\);

-- Location: FF_X66_Y45_N3
\HD~2797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2797_q\);

-- Location: FF_X69_Y45_N25
\HD~2669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2669_q\);

-- Location: LCCOMB_X66_Y45_N2
\HD~4075\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4075_combout\ = (\HD~4074_combout\ & (((\HD~2797_q\)) # (!\Add2~0_combout\))) # (!\HD~4074_combout\ & (\Add2~0_combout\ & ((\HD~2669_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4074_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2797_q\,
	datad => \HD~2669_q\,
	combout => \HD~4075_combout\);

-- Location: LCCOMB_X70_Y44_N26
\HD~2925feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2925feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~2925feeder_combout\);

-- Location: FF_X70_Y44_N27
\HD~2925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2925feeder_combout\,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2925_q\);

-- Location: FF_X66_Y45_N21
\HD~3053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3053_q\);

-- Location: FF_X65_Y45_N25
\HD~2861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2861_q\);

-- Location: LCCOMB_X67_Y45_N18
\HD~2989feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2989feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~2989feeder_combout\);

-- Location: FF_X67_Y45_N19
\HD~2989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2989feeder_combout\,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2989_q\);

-- Location: LCCOMB_X65_Y45_N24
\HD~4081\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4081_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2989_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2861_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2861_q\,
	datad => \HD~2989_q\,
	combout => \HD~4081_combout\);

-- Location: LCCOMB_X66_Y45_N20
\HD~4082\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4082_combout\ = (\Add2~0_combout\ & ((\HD~4081_combout\ & ((\HD~3053_q\))) # (!\HD~4081_combout\ & (\HD~2925_q\)))) # (!\Add2~0_combout\ & (((\HD~4081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2925_q\,
	datab => \Add2~0_combout\,
	datac => \HD~3053_q\,
	datad => \HD~4081_combout\,
	combout => \HD~4082_combout\);

-- Location: FF_X60_Y35_N27
\HD~2573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2573_q\);

-- Location: FF_X66_Y35_N21
\HD~2637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2637_q\);

-- Location: LCCOMB_X66_Y35_N20
\HD~4078\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4078_combout\ = (\Add2~0_combout\ & (((\HD~2637_q\) # (\Add2~2_combout\)))) # (!\Add2~0_combout\ & (\HD~2573_q\ & ((!\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2573_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2637_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4078_combout\);

-- Location: FF_X74_Y43_N29
\HD~2765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2765_q\);

-- Location: FF_X74_Y43_N11
\HD~2701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2701_q\);

-- Location: LCCOMB_X74_Y43_N28
\HD~4079\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4079_combout\ = (\Add2~2_combout\ & ((\HD~4078_combout\ & (\HD~2765_q\)) # (!\HD~4078_combout\ & ((\HD~2701_q\))))) # (!\Add2~2_combout\ & (\HD~4078_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4078_combout\,
	datac => \HD~2765_q\,
	datad => \HD~2701_q\,
	combout => \HD~4079_combout\);

-- Location: FF_X68_Y47_N29
\HD~2957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2957_q\);

-- Location: FF_X68_Y47_N31
\HD~3021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3021_q\);

-- Location: FF_X69_Y48_N27
\HD~2829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2829_q\);

-- Location: LCCOMB_X69_Y48_N16
\HD~2893feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2893feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~2893feeder_combout\);

-- Location: FF_X69_Y48_N17
\HD~2893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2893feeder_combout\,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2893_q\);

-- Location: LCCOMB_X69_Y48_N26
\HD~4076\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4076_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2893_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2829_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2829_q\,
	datad => \HD~2893_q\,
	combout => \HD~4076_combout\);

-- Location: LCCOMB_X68_Y47_N30
\HD~4077\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4077_combout\ = (\Add2~2_combout\ & ((\HD~4076_combout\ & ((\HD~3021_q\))) # (!\HD~4076_combout\ & (\HD~2957_q\)))) # (!\Add2~2_combout\ & (((\HD~4076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2957_q\,
	datac => \HD~3021_q\,
	datad => \HD~4076_combout\,
	combout => \HD~4077_combout\);

-- Location: LCCOMB_X68_Y45_N30
\HD~4080\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4080_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~4077_combout\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~4079_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4079_combout\,
	datad => \HD~4077_combout\,
	combout => \HD~4080_combout\);

-- Location: LCCOMB_X65_Y45_N18
\HD~4083\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4083_combout\ = (\sector[0]~input_o\ & ((\HD~4080_combout\ & ((\HD~4082_combout\))) # (!\HD~4080_combout\ & (\HD~4075_combout\)))) # (!\sector[0]~input_o\ & (((\HD~4080_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4075_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4082_combout\,
	datad => \HD~4080_combout\,
	combout => \HD~4083_combout\);

-- Location: FF_X61_Y46_N7
\HD~2445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2445_q\);

-- Location: FF_X61_Y46_N17
\HD~2509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2509_q\);

-- Location: FF_X65_Y47_N11
\HD~2317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2317_q\);

-- Location: FF_X65_Y47_N1
\HD~2381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2381_q\);

-- Location: LCCOMB_X65_Y47_N10
\HD~4084\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4084_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2381_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2317_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2317_q\,
	datad => \HD~2381_q\,
	combout => \HD~4084_combout\);

-- Location: LCCOMB_X61_Y46_N16
\HD~4085\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4085_combout\ = (\Add2~2_combout\ & ((\HD~4084_combout\ & ((\HD~2509_q\))) # (!\HD~4084_combout\ & (\HD~2445_q\)))) # (!\Add2~2_combout\ & (((\HD~4084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2445_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2509_q\,
	datad => \HD~4084_combout\,
	combout => \HD~4085_combout\);

-- Location: FF_X59_Y45_N9
\HD~2413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2413_q\);

-- Location: FF_X59_Y44_N9
\HD~2541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2541_q\);

-- Location: FF_X58_Y47_N19
\HD~2349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2349_q\);

-- Location: FF_X58_Y47_N25
\HD~2477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2477_q\);

-- Location: LCCOMB_X58_Y47_N18
\HD~4091\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4091_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2477_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2349_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2349_q\,
	datad => \HD~2477_q\,
	combout => \HD~4091_combout\);

-- Location: LCCOMB_X59_Y44_N8
\HD~4092\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4092_combout\ = (\Add2~0_combout\ & ((\HD~4091_combout\ & ((\HD~2541_q\))) # (!\HD~4091_combout\ & (\HD~2413_q\)))) # (!\Add2~0_combout\ & (((\HD~4091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2413_q\,
	datac => \HD~2541_q\,
	datad => \HD~4091_combout\,
	combout => \HD~4092_combout\);

-- Location: FF_X61_Y47_N5
\HD~2189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2189_q\);

-- Location: FF_X61_Y47_N7
\HD~2253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2253_q\);

-- Location: FF_X66_Y48_N27
\HD~2061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2061_q\);

-- Location: FF_X66_Y48_N25
\HD~2125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2125_q\);

-- Location: LCCOMB_X66_Y48_N26
\HD~4088\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4088_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2125_q\))) # (!\Add2~0_combout\ & (\HD~2061_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2061_q\,
	datad => \HD~2125_q\,
	combout => \HD~4088_combout\);

-- Location: LCCOMB_X61_Y47_N6
\HD~4089\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4089_combout\ = (\Add2~2_combout\ & ((\HD~4088_combout\ & ((\HD~2253_q\))) # (!\HD~4088_combout\ & (\HD~2189_q\)))) # (!\Add2~2_combout\ & (((\HD~4088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2189_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2253_q\,
	datad => \HD~4088_combout\,
	combout => \HD~4089_combout\);

-- Location: FF_X62_Y49_N5
\HD~2157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2157_q\);

-- Location: FF_X62_Y49_N15
\HD~2285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2285_q\);

-- Location: FF_X63_Y49_N27
\HD~2093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2093_q\);

-- Location: FF_X63_Y49_N25
\HD~2221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2221_q\);

-- Location: LCCOMB_X63_Y49_N26
\HD~4086\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4086_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2221_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2093_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2093_q\,
	datad => \HD~2221_q\,
	combout => \HD~4086_combout\);

-- Location: LCCOMB_X62_Y49_N14
\HD~4087\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4087_combout\ = (\Add2~0_combout\ & ((\HD~4086_combout\ & ((\HD~2285_q\))) # (!\HD~4086_combout\ & (\HD~2157_q\)))) # (!\Add2~0_combout\ & (((\HD~4086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2157_q\,
	datac => \HD~2285_q\,
	datad => \HD~4086_combout\,
	combout => \HD~4087_combout\);

-- Location: LCCOMB_X61_Y43_N18
\HD~4090\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4090_combout\ = (\sector[0]~input_o\ & (((\HD~4087_combout\) # (\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (\HD~4089_combout\ & ((!\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4089_combout\,
	datac => \HD~4087_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~4090_combout\);

-- Location: LCCOMB_X61_Y43_N12
\HD~4093\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4093_combout\ = (\Add2~4_combout\ & ((\HD~4090_combout\ & ((\HD~4092_combout\))) # (!\HD~4090_combout\ & (\HD~4085_combout\)))) # (!\Add2~4_combout\ & (((\HD~4090_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4085_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~4092_combout\,
	datad => \HD~4090_combout\,
	combout => \HD~4093_combout\);

-- Location: LCCOMB_X61_Y43_N22
\HD~4094\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4094_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~4083_combout\)) # (!\Add2~6_combout\ & ((\HD~4093_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~4083_combout\,
	datad => \HD~4093_combout\,
	combout => \HD~4094_combout\);

-- Location: FF_X73_Y41_N27
\HD~3085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3085_q\);

-- Location: FF_X73_Y41_N25
\HD~3117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3117_q\);

-- Location: LCCOMB_X73_Y41_N26
\HD~4073\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4073_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3117_q\))) # (!\sector[0]~input_o\ & (\HD~3085_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3085_q\,
	datad => \HD~3117_q\,
	combout => \HD~4073_combout\);

-- Location: LCCOMB_X61_Y36_N22
\HD~1741feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1741feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~1741feeder_combout\);

-- Location: FF_X61_Y36_N23
\HD~1741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1741feeder_combout\,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1741_q\);

-- Location: FF_X61_Y36_N1
\HD~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~717_q\);

-- Location: LCCOMB_X61_Y36_N0
\HD~4062\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4062_combout\ = (\sector[0]~input_o\ & (((\Add2~8_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & (\HD~1741_q\)) # (!\Add2~8_combout\ & ((\HD~717_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1741_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~717_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4062_combout\);

-- Location: FF_X62_Y38_N19
\HD~1773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1773_q\);

-- Location: FF_X62_Y38_N25
\HD~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~749_q\);

-- Location: LCCOMB_X62_Y38_N18
\HD~4063\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4063_combout\ = (\sector[0]~input_o\ & ((\HD~4062_combout\ & (\HD~1773_q\)) # (!\HD~4062_combout\ & ((\HD~749_q\))))) # (!\sector[0]~input_o\ & (\HD~4062_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4062_combout\,
	datac => \HD~1773_q\,
	datad => \HD~749_q\,
	combout => \HD~4063_combout\);

-- Location: FF_X58_Y37_N27
\HD~1997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1997_q\);

-- Location: FF_X53_Y39_N5
\HD~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~973_q\);

-- Location: LCCOMB_X53_Y39_N4
\HD~4069\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4069_combout\ = (\sector[0]~input_o\ & (((\Add2~8_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & (\HD~1997_q\)) # (!\Add2~8_combout\ & ((\HD~973_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1997_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~973_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4069_combout\);

-- Location: LCCOMB_X58_Y38_N16
\HD~1005feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1005feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~1005feeder_combout\);

-- Location: FF_X58_Y38_N17
\HD~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1005feeder_combout\,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1005_q\);

-- Location: FF_X58_Y41_N5
\HD~2029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2029_q\);

-- Location: LCCOMB_X58_Y41_N4
\HD~4070\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4070_combout\ = (\HD~4069_combout\ & (((\HD~2029_q\) # (!\sector[0]~input_o\)))) # (!\HD~4069_combout\ & (\HD~1005_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4069_combout\,
	datab => \HD~1005_q\,
	datac => \HD~2029_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4070_combout\);

-- Location: FF_X55_Y39_N19
\HD~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~205_q\);

-- Location: FF_X55_Y39_N17
\HD~1229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1229_q\);

-- Location: LCCOMB_X55_Y39_N18
\HD~4066\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4066_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1229_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~205_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~205_q\,
	datad => \HD~1229_q\,
	combout => \HD~4066_combout\);

-- Location: FF_X55_Y40_N13
\HD~1261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1261_q\);

-- Location: FF_X55_Y41_N9
\HD~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~237_q\);

-- Location: LCCOMB_X55_Y40_N12
\HD~4067\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4067_combout\ = (\sector[0]~input_o\ & ((\HD~4066_combout\ & (\HD~1261_q\)) # (!\HD~4066_combout\ & ((\HD~237_q\))))) # (!\sector[0]~input_o\ & (\HD~4066_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4066_combout\,
	datac => \HD~1261_q\,
	datad => \HD~237_q\,
	combout => \HD~4067_combout\);

-- Location: LCCOMB_X60_Y42_N4
\HD~493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~493feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~493feeder_combout\);

-- Location: FF_X60_Y42_N5
\HD~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~493feeder_combout\,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~493_q\);

-- Location: FF_X61_Y41_N3
\HD~1517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1517_q\);

-- Location: FF_X57_Y37_N31
\HD~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~461_q\);

-- Location: FF_X57_Y37_N29
\HD~1485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1485_q\);

-- Location: LCCOMB_X57_Y37_N30
\HD~4064\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4064_combout\ = (\sector[0]~input_o\ & (\Add2~8_combout\)) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~1485_q\))) # (!\Add2~8_combout\ & (\HD~461_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~8_combout\,
	datac => \HD~461_q\,
	datad => \HD~1485_q\,
	combout => \HD~4064_combout\);

-- Location: LCCOMB_X61_Y41_N2
\HD~4065\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4065_combout\ = (\sector[0]~input_o\ & ((\HD~4064_combout\ & ((\HD~1517_q\))) # (!\HD~4064_combout\ & (\HD~493_q\)))) # (!\sector[0]~input_o\ & (((\HD~4064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~493_q\,
	datac => \HD~1517_q\,
	datad => \HD~4064_combout\,
	combout => \HD~4065_combout\);

-- Location: LCCOMB_X61_Y43_N20
\HD~4068\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4068_combout\ = (\Add2~6_combout\ & (\Add2~4_combout\)) # (!\Add2~6_combout\ & ((\Add2~4_combout\ & ((\HD~4065_combout\))) # (!\Add2~4_combout\ & (\HD~4067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~4067_combout\,
	datad => \HD~4065_combout\,
	combout => \HD~4068_combout\);

-- Location: LCCOMB_X61_Y43_N6
\HD~4071\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4071_combout\ = (\Add2~6_combout\ & ((\HD~4068_combout\ & ((\HD~4070_combout\))) # (!\HD~4068_combout\ & (\HD~4063_combout\)))) # (!\Add2~6_combout\ & (((\HD~4068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4063_combout\,
	datac => \HD~4070_combout\,
	datad => \HD~4068_combout\,
	combout => \HD~4071_combout\);

-- Location: LCCOMB_X70_Y39_N20
\HD~1101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1101feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~1101feeder_combout\);

-- Location: FF_X70_Y39_N21
\HD~1101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1101feeder_combout\,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1101_q\);

-- Location: FF_X68_Y40_N5
\HD~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~77_q\);

-- Location: LCCOMB_X68_Y40_N4
\HD~4035\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4035_combout\ = (\Add2~4_combout\ & (((\Add2~8_combout\)))) # (!\Add2~4_combout\ & ((\Add2~8_combout\ & (\HD~1101_q\)) # (!\Add2~8_combout\ & ((\HD~77_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~1101_q\,
	datac => \HD~77_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4035_combout\);

-- Location: FF_X68_Y41_N7
\HD~1357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1357_q\);

-- Location: FF_X68_Y40_N11
\HD~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~333_q\);

-- Location: LCCOMB_X68_Y41_N6
\HD~4036\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4036_combout\ = (\Add2~4_combout\ & ((\HD~4035_combout\ & (\HD~1357_q\)) # (!\HD~4035_combout\ & ((\HD~333_q\))))) # (!\Add2~4_combout\ & (\HD~4035_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4035_combout\,
	datac => \HD~1357_q\,
	datad => \HD~333_q\,
	combout => \HD~4036_combout\);

-- Location: LCCOMB_X72_Y41_N26
\HD~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~365feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~365feeder_combout\);

-- Location: FF_X72_Y41_N27
\HD~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~365feeder_combout\,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~365_q\);

-- Location: FF_X68_Y41_N29
\HD~1389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1389_q\);

-- Location: LCCOMB_X69_Y41_N10
\HD~1133feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1133feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~1133feeder_combout\);

-- Location: FF_X69_Y41_N11
\HD~1133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1133feeder_combout\,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1133_q\);

-- Location: FF_X65_Y42_N27
\HD~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~109_q\);

-- Location: LCCOMB_X65_Y42_N26
\HD~4033\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4033_combout\ = (\Add2~8_combout\ & ((\HD~1133_q\) # ((\Add2~4_combout\)))) # (!\Add2~8_combout\ & (((\HD~109_q\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1133_q\,
	datac => \HD~109_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4033_combout\);

-- Location: LCCOMB_X68_Y41_N28
\HD~4034\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4034_combout\ = (\Add2~4_combout\ & ((\HD~4033_combout\ & ((\HD~1389_q\))) # (!\HD~4033_combout\ & (\HD~365_q\)))) # (!\Add2~4_combout\ & (((\HD~4033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~365_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1389_q\,
	datad => \HD~4033_combout\,
	combout => \HD~4034_combout\);

-- Location: LCCOMB_X68_Y39_N18
\HD~4037\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4037_combout\ = (\sector[0]~input_o\ & (((\HD~4034_combout\) # (\Add2~6_combout\)))) # (!\sector[0]~input_o\ & (\HD~4036_combout\ & ((!\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4036_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4034_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~4037_combout\);

-- Location: FF_X66_Y38_N27
\HD~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~621_q\);

-- Location: LCCOMB_X67_Y31_N4
\HD~1645feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1645feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~1645feeder_combout\);

-- Location: FF_X67_Y31_N5
\HD~1645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1645feeder_combout\,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1645_q\);

-- Location: LCCOMB_X66_Y38_N26
\HD~4038\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4038_combout\ = (\Add2~8_combout\ & ((\Add2~4_combout\) # ((\HD~1645_q\)))) # (!\Add2~8_combout\ & (!\Add2~4_combout\ & (\HD~621_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~621_q\,
	datad => \HD~1645_q\,
	combout => \HD~4038_combout\);

-- Location: FF_X73_Y39_N11
\HD~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~877_q\);

-- Location: FF_X76_Y46_N1
\HD~1901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1901_q\);

-- Location: LCCOMB_X76_Y46_N0
\HD~4039\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4039_combout\ = (\HD~4038_combout\ & (((\HD~1901_q\) # (!\Add2~4_combout\)))) # (!\HD~4038_combout\ & (\HD~877_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4038_combout\,
	datab => \HD~877_q\,
	datac => \HD~1901_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4039_combout\);

-- Location: FF_X66_Y37_N3
\HD~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~589_q\);

-- Location: LCCOMB_X69_Y37_N24
\HD~1613feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1613feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~1613feeder_combout\);

-- Location: FF_X69_Y37_N25
\HD~1613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1613feeder_combout\,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1613_q\);

-- Location: LCCOMB_X66_Y37_N2
\HD~4031\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4031_combout\ = (\Add2~8_combout\ & ((\Add2~4_combout\) # ((\HD~1613_q\)))) # (!\Add2~8_combout\ & (!\Add2~4_combout\ & (\HD~589_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~589_q\,
	datad => \HD~1613_q\,
	combout => \HD~4031_combout\);

-- Location: FF_X68_Y35_N25
\HD~1869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1869_q\);

-- Location: LCCOMB_X66_Y39_N6
\HD~845feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~845feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~845feeder_combout\);

-- Location: FF_X66_Y39_N7
\HD~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~845feeder_combout\,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~845_q\);

-- Location: LCCOMB_X68_Y35_N24
\HD~4032\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4032_combout\ = (\HD~4031_combout\ & (((\HD~1869_q\)) # (!\Add2~4_combout\))) # (!\HD~4031_combout\ & (\Add2~4_combout\ & ((\HD~845_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4031_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1869_q\,
	datad => \HD~845_q\,
	combout => \HD~4032_combout\);

-- Location: LCCOMB_X61_Y43_N16
\HD~4040\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4040_combout\ = (\Add2~6_combout\ & ((\HD~4037_combout\ & (\HD~4039_combout\)) # (!\HD~4037_combout\ & ((\HD~4032_combout\))))) # (!\Add2~6_combout\ & (\HD~4037_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4037_combout\,
	datac => \HD~4039_combout\,
	datad => \HD~4032_combout\,
	combout => \HD~4040_combout\);

-- Location: FF_X57_Y35_N29
\HD~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~909_q\);

-- Location: FF_X58_Y37_N9
\HD~1933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1933_q\);

-- Location: LCCOMB_X57_Y35_N28
\HD~4048\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4048_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1933_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~909_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~909_q\,
	datad => \HD~1933_q\,
	combout => \HD~4048_combout\);

-- Location: LCCOMB_X60_Y33_N26
\HD~941feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~941feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~941feeder_combout\);

-- Location: FF_X60_Y33_N27
\HD~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~941feeder_combout\,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~941_q\);

-- Location: FF_X61_Y34_N21
\HD~1965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1965_q\);

-- Location: LCCOMB_X61_Y34_N20
\HD~4049\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4049_combout\ = (\HD~4048_combout\ & (((\HD~1965_q\) # (!\sector[0]~input_o\)))) # (!\HD~4048_combout\ & (\HD~941_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4048_combout\,
	datab => \HD~941_q\,
	datac => \HD~1965_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4049_combout\);

-- Location: FF_X59_Y35_N19
\HD~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~397_q\);

-- Location: LCCOMB_X55_Y35_N0
\HD~1421feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1421feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~1421feeder_combout\);

-- Location: FF_X55_Y35_N1
\HD~1421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1421feeder_combout\,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1421_q\);

-- Location: LCCOMB_X59_Y35_N18
\HD~4041\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4041_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1421_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~397_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~397_q\,
	datad => \HD~1421_q\,
	combout => \HD~4041_combout\);

-- Location: FF_X58_Y35_N13
\HD~1453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1453_q\);

-- Location: FF_X59_Y35_N17
\HD~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~429_q\);

-- Location: LCCOMB_X58_Y35_N12
\HD~4042\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4042_combout\ = (\sector[0]~input_o\ & ((\HD~4041_combout\ & (\HD~1453_q\)) # (!\HD~4041_combout\ & ((\HD~429_q\))))) # (!\sector[0]~input_o\ & (\HD~4041_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4041_combout\,
	datac => \HD~1453_q\,
	datad => \HD~429_q\,
	combout => \HD~4042_combout\);

-- Location: LCCOMB_X53_Y35_N26
\HD~173feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~173feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~173feeder_combout\);

-- Location: FF_X53_Y35_N27
\HD~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~173feeder_combout\,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~173_q\);

-- Location: FF_X56_Y36_N13
\HD~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~141_q\);

-- Location: FF_X56_Y34_N23
\HD~1165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1165_q\);

-- Location: LCCOMB_X56_Y36_N12
\HD~4045\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4045_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1165_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~141_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~141_q\,
	datad => \HD~1165_q\,
	combout => \HD~4045_combout\);

-- Location: FF_X55_Y40_N11
\HD~1197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1197_q\);

-- Location: LCCOMB_X55_Y40_N10
\HD~4046\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4046_combout\ = (\HD~4045_combout\ & (((\HD~1197_q\) # (!\sector[0]~input_o\)))) # (!\HD~4045_combout\ & (\HD~173_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~173_q\,
	datab => \HD~4045_combout\,
	datac => \HD~1197_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4046_combout\);

-- Location: LCCOMB_X67_Y32_N12
\HD~685feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~685feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~685feeder_combout\);

-- Location: FF_X67_Y32_N13
\HD~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~685feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~685_q\);

-- Location: FF_X68_Y38_N31
\HD~1709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1709_q\);

-- Location: LCCOMB_X70_Y36_N0
\HD~1677feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1677feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~1677feeder_combout\);

-- Location: FF_X70_Y36_N1
\HD~1677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1677feeder_combout\,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1677_q\);

-- Location: FF_X68_Y34_N17
\HD~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~653_q\);

-- Location: LCCOMB_X68_Y34_N16
\HD~4043\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4043_combout\ = (\sector[0]~input_o\ & (((\Add2~8_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & (\HD~1677_q\)) # (!\Add2~8_combout\ & ((\HD~653_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~1677_q\,
	datac => \HD~653_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4043_combout\);

-- Location: LCCOMB_X68_Y38_N30
\HD~4044\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4044_combout\ = (\sector[0]~input_o\ & ((\HD~4043_combout\ & ((\HD~1709_q\))) # (!\HD~4043_combout\ & (\HD~685_q\)))) # (!\sector[0]~input_o\ & (((\HD~4043_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~685_q\,
	datac => \HD~1709_q\,
	datad => \HD~4043_combout\,
	combout => \HD~4044_combout\);

-- Location: LCCOMB_X61_Y40_N30
\HD~4047\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4047_combout\ = (\Add2~4_combout\ & (((\Add2~6_combout\)))) # (!\Add2~4_combout\ & ((\Add2~6_combout\ & ((\HD~4044_combout\))) # (!\Add2~6_combout\ & (\HD~4046_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4046_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~4044_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~4047_combout\);

-- Location: LCCOMB_X57_Y36_N26
\HD~4050\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4050_combout\ = (\Add2~4_combout\ & ((\HD~4047_combout\ & (\HD~4049_combout\)) # (!\HD~4047_combout\ & ((\HD~4042_combout\))))) # (!\Add2~4_combout\ & (((\HD~4047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4049_combout\,
	datab => \HD~4042_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~4047_combout\,
	combout => \HD~4050_combout\);

-- Location: FF_X68_Y33_N31
\HD~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~13_q\);

-- Location: LCCOMB_X53_Y35_N28
\HD~1037feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1037feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~1037feeder_combout\);

-- Location: FF_X53_Y35_N29
\HD~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1037feeder_combout\,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1037_q\);

-- Location: LCCOMB_X68_Y33_N30
\HD~4055\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4055_combout\ = (\Add2~8_combout\ & ((\Add2~4_combout\) # ((\HD~1037_q\)))) # (!\Add2~8_combout\ & (!\Add2~4_combout\ & (\HD~13_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~13_q\,
	datad => \HD~1037_q\,
	combout => \HD~4055_combout\);

-- Location: FF_X65_Y34_N25
\HD~1293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1293_q\);

-- Location: LCCOMB_X66_Y34_N18
\HD~269feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~269feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~269feeder_combout\);

-- Location: FF_X66_Y34_N19
\HD~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~269feeder_combout\,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~269_q\);

-- Location: LCCOMB_X65_Y34_N24
\HD~4056\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4056_combout\ = (\HD~4055_combout\ & (((\HD~1293_q\)) # (!\Add2~4_combout\))) # (!\HD~4055_combout\ & (\Add2~4_combout\ & ((\HD~269_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4055_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1293_q\,
	datad => \HD~269_q\,
	combout => \HD~4056_combout\);

-- Location: FF_X66_Y35_N27
\HD~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~781_q\);

-- Location: FF_X62_Y35_N13
\HD~1805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1805_q\);

-- Location: FF_X62_Y36_N5
\HD~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~525_q\);

-- Location: LCCOMB_X70_Y36_N18
\HD~1549feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1549feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~1549feeder_combout\);

-- Location: FF_X70_Y36_N19
\HD~1549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1549feeder_combout\,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1549_q\);

-- Location: LCCOMB_X62_Y36_N4
\HD~4053\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4053_combout\ = (\Add2~8_combout\ & ((\Add2~4_combout\) # ((\HD~1549_q\)))) # (!\Add2~8_combout\ & (!\Add2~4_combout\ & (\HD~525_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~525_q\,
	datad => \HD~1549_q\,
	combout => \HD~4053_combout\);

-- Location: LCCOMB_X62_Y35_N12
\HD~4054\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4054_combout\ = (\Add2~4_combout\ & ((\HD~4053_combout\ & ((\HD~1805_q\))) # (!\HD~4053_combout\ & (\HD~781_q\)))) # (!\Add2~4_combout\ & (((\HD~4053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~781_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1805_q\,
	datad => \HD~4053_combout\,
	combout => \HD~4054_combout\);

-- Location: LCCOMB_X61_Y34_N30
\HD~4057\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4057_combout\ = (\Add2~6_combout\ & (((\HD~4054_combout\) # (\sector[0]~input_o\)))) # (!\Add2~6_combout\ & (\HD~4056_combout\ & ((!\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4056_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4054_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~4057_combout\);

-- Location: FF_X61_Y42_N19
\HD~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~45_q\);

-- Location: FF_X61_Y42_N25
\HD~1069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1069_q\);

-- Location: LCCOMB_X61_Y42_N18
\HD~4051\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4051_combout\ = (\Add2~4_combout\ & (\Add2~8_combout\)) # (!\Add2~4_combout\ & ((\Add2~8_combout\ & ((\HD~1069_q\))) # (!\Add2~8_combout\ & (\HD~45_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~45_q\,
	datad => \HD~1069_q\,
	combout => \HD~4051_combout\);

-- Location: FF_X61_Y33_N19
\HD~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~301_q\);

-- Location: FF_X62_Y32_N21
\HD~1325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1325_q\);

-- Location: LCCOMB_X62_Y32_N20
\HD~4052\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4052_combout\ = (\HD~4051_combout\ & (((\HD~1325_q\) # (!\Add2~4_combout\)))) # (!\HD~4051_combout\ & (\HD~301_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4051_combout\,
	datab => \HD~301_q\,
	datac => \HD~1325_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4052_combout\);

-- Location: LCCOMB_X65_Y33_N20
\HD~813feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~813feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD~813feeder_combout\);

-- Location: FF_X65_Y33_N21
\HD~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~813feeder_combout\,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~813_q\);

-- Location: FF_X61_Y34_N25
\HD~1837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1837_q\);

-- Location: FF_X69_Y34_N23
\HD~1581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1581_q\);

-- Location: FF_X69_Y34_N25
\HD~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~557_q\);

-- Location: LCCOMB_X69_Y34_N24
\HD~4058\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4058_combout\ = (\Add2~4_combout\ & (((\Add2~8_combout\)))) # (!\Add2~4_combout\ & ((\Add2~8_combout\ & (\HD~1581_q\)) # (!\Add2~8_combout\ & ((\HD~557_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1581_q\,
	datab => \Add2~4_combout\,
	datac => \HD~557_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4058_combout\);

-- Location: LCCOMB_X61_Y34_N24
\HD~4059\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4059_combout\ = (\Add2~4_combout\ & ((\HD~4058_combout\ & ((\HD~1837_q\))) # (!\HD~4058_combout\ & (\HD~813_q\)))) # (!\Add2~4_combout\ & (((\HD~4058_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~813_q\,
	datac => \HD~1837_q\,
	datad => \HD~4058_combout\,
	combout => \HD~4059_combout\);

-- Location: LCCOMB_X61_Y34_N2
\HD~4060\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4060_combout\ = (\HD~4057_combout\ & (((\HD~4059_combout\)) # (!\sector[0]~input_o\))) # (!\HD~4057_combout\ & (\sector[0]~input_o\ & (\HD~4052_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4057_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4052_combout\,
	datad => \HD~4059_combout\,
	combout => \HD~4060_combout\);

-- Location: LCCOMB_X61_Y43_N10
\HD~4061\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4061_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~4050_combout\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & ((\HD~4060_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~4050_combout\,
	datad => \HD~4060_combout\,
	combout => \HD~4061_combout\);

-- Location: LCCOMB_X61_Y43_N24
\HD~4072\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4072_combout\ = (\Add2~0_combout\ & ((\HD~4061_combout\ & (\HD~4071_combout\)) # (!\HD~4061_combout\ & ((\HD~4040_combout\))))) # (!\Add2~0_combout\ & (((\HD~4061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4071_combout\,
	datab => \HD~4040_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4061_combout\,
	combout => \HD~4072_combout\);

-- Location: LCCOMB_X61_Y43_N0
\HD~4095\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4095_combout\ = (\Add2~10_combout\ & ((\HD~4094_combout\) # ((\HD~4073_combout\)))) # (!\Add2~10_combout\ & (((\HD~4072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4094_combout\,
	datab => \Add2~10_combout\,
	datac => \HD~4073_combout\,
	datad => \HD~4072_combout\,
	combout => \HD~4095_combout\);

-- Location: IOIBUF_X115_Y46_N8
\data_write[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(14),
	o => \data_write[14]~input_o\);

-- Location: FF_X65_Y44_N9
\HD~2734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2734_q\);

-- Location: FF_X65_Y44_N27
\HD~2702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2702_q\);

-- Location: LCCOMB_X65_Y44_N26
\HD~4141\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4141_combout\ = (\sector[0]~input_o\ & ((\HD~2734_q\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((\HD~2702_q\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~2734_q\,
	datac => \HD~2702_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4141_combout\);

-- Location: FF_X66_Y44_N11
\HD~2990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2990_q\);

-- Location: LCCOMB_X66_Y44_N24
\HD~2958feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2958feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~2958feeder_combout\);

-- Location: FF_X66_Y44_N25
\HD~2958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2958feeder_combout\,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2958_q\);

-- Location: LCCOMB_X66_Y44_N10
\HD~4142\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4142_combout\ = (\Add2~4_combout\ & ((\HD~4141_combout\ & (\HD~2990_q\)) # (!\HD~4141_combout\ & ((\HD~2958_q\))))) # (!\Add2~4_combout\ & (\HD~4141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4141_combout\,
	datac => \HD~2990_q\,
	datad => \HD~2958_q\,
	combout => \HD~4142_combout\);

-- Location: FF_X67_Y49_N11
\HD~2574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2574_q\);

-- Location: LCCOMB_X67_Y49_N24
\HD~2830feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2830feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~2830feeder_combout\);

-- Location: FF_X67_Y49_N25
\HD~2830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2830feeder_combout\,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2830_q\);

-- Location: LCCOMB_X67_Y49_N10
\HD~4143\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4143_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~2830_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~2574_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2574_q\,
	datad => \HD~2830_q\,
	combout => \HD~4143_combout\);

-- Location: FF_X65_Y45_N5
\HD~2606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2606_q\);

-- Location: FF_X65_Y45_N7
\HD~2862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2862_q\);

-- Location: LCCOMB_X65_Y45_N6
\HD~4144\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4144_combout\ = (\HD~4143_combout\ & (((\HD~2862_q\) # (!\sector[0]~input_o\)))) # (!\HD~4143_combout\ & (\HD~2606_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4143_combout\,
	datab => \HD~2606_q\,
	datac => \HD~2862_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4144_combout\);

-- Location: LCCOMB_X65_Y45_N16
\HD~4145\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4145_combout\ = (\Add2~2_combout\ & ((\HD~4142_combout\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((!\Add2~0_combout\ & \HD~4144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4142_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4144_combout\,
	combout => \HD~4145_combout\);

-- Location: FF_X67_Y46_N11
\HD~3022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3022_q\);

-- Location: FF_X67_Y46_N5
\HD~3054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3054_q\);

-- Location: FF_X68_Y46_N19
\HD~2766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2766_q\);

-- Location: FF_X68_Y46_N1
\HD~2798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2798_q\);

-- Location: LCCOMB_X68_Y46_N18
\HD~4146\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4146_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2798_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2766_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2766_q\,
	datad => \HD~2798_q\,
	combout => \HD~4146_combout\);

-- Location: LCCOMB_X67_Y46_N4
\HD~4147\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4147_combout\ = (\Add2~4_combout\ & ((\HD~4146_combout\ & ((\HD~3054_q\))) # (!\HD~4146_combout\ & (\HD~3022_q\)))) # (!\Add2~4_combout\ & (((\HD~4146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3022_q\,
	datab => \Add2~4_combout\,
	datac => \HD~3054_q\,
	datad => \HD~4146_combout\,
	combout => \HD~4147_combout\);

-- Location: FF_X69_Y44_N21
\HD~2638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2638_q\);

-- Location: FF_X69_Y44_N11
\HD~2894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2894_q\);

-- Location: LCCOMB_X69_Y44_N20
\HD~4139\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4139_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~2894_q\))) # (!\Add2~4_combout\ & (\HD~2638_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2638_q\,
	datad => \HD~2894_q\,
	combout => \HD~4139_combout\);

-- Location: FF_X68_Y43_N3
\HD~2670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2670_q\);

-- Location: FF_X68_Y43_N5
\HD~2926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2926_q\);

-- Location: LCCOMB_X68_Y43_N4
\HD~4140\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4140_combout\ = (\HD~4139_combout\ & (((\HD~2926_q\) # (!\sector[0]~input_o\)))) # (!\HD~4139_combout\ & (\HD~2670_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4139_combout\,
	datab => \HD~2670_q\,
	datac => \HD~2926_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4140_combout\);

-- Location: LCCOMB_X67_Y46_N14
\HD~4148\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4148_combout\ = (\Add2~0_combout\ & ((\HD~4145_combout\ & (\HD~4147_combout\)) # (!\HD~4145_combout\ & ((\HD~4140_combout\))))) # (!\Add2~0_combout\ & (\HD~4145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4145_combout\,
	datac => \HD~4147_combout\,
	datad => \HD~4140_combout\,
	combout => \HD~4148_combout\);

-- Location: FF_X60_Y47_N9
\HD~2126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2126_q\);

-- Location: FF_X60_Y47_N3
\HD~2062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2062_q\);

-- Location: LCCOMB_X60_Y47_N2
\HD~4153\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4153_combout\ = (\Add2~0_combout\ & ((\HD~2126_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2062_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2126_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2062_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4153_combout\);

-- Location: FF_X61_Y47_N27
\HD~2254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2254_q\);

-- Location: FF_X61_Y47_N9
\HD~2190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2190_q\);

-- Location: LCCOMB_X61_Y47_N26
\HD~4154\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4154_combout\ = (\HD~4153_combout\ & (((\HD~2254_q\)) # (!\Add2~2_combout\))) # (!\HD~4153_combout\ & (\Add2~2_combout\ & ((\HD~2190_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4153_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2254_q\,
	datad => \HD~2190_q\,
	combout => \HD~4154_combout\);

-- Location: FF_X61_Y49_N11
\HD~2094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2094_q\);

-- Location: FF_X60_Y45_N3
\HD~2222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2222_q\);

-- Location: LCCOMB_X61_Y49_N10
\HD~4151\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4151_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2222_q\))) # (!\Add2~2_combout\ & (\HD~2094_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2094_q\,
	datad => \HD~2222_q\,
	combout => \HD~4151_combout\);

-- Location: FF_X62_Y49_N9
\HD~2286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2286_q\);

-- Location: FF_X61_Y49_N9
\HD~2158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2158_q\);

-- Location: LCCOMB_X62_Y49_N8
\HD~4152\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4152_combout\ = (\Add2~0_combout\ & ((\HD~4151_combout\ & (\HD~2286_q\)) # (!\HD~4151_combout\ & ((\HD~2158_q\))))) # (!\Add2~0_combout\ & (\HD~4151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4151_combout\,
	datac => \HD~2286_q\,
	datad => \HD~2158_q\,
	combout => \HD~4152_combout\);

-- Location: LCCOMB_X63_Y46_N24
\HD~4155\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4155_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~4152_combout\))) # (!\sector[0]~input_o\ & (\HD~4154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4154_combout\,
	datad => \HD~4152_combout\,
	combout => \HD~4155_combout\);

-- Location: FF_X56_Y48_N9
\HD~2318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2318_q\);

-- Location: FF_X57_Y48_N3
\HD~2382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2382_q\);

-- Location: LCCOMB_X56_Y48_N8
\HD~4149\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4149_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2382_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2318_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2318_q\,
	datad => \HD~2382_q\,
	combout => \HD~4149_combout\);

-- Location: FF_X57_Y48_N29
\HD~2510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2510_q\);

-- Location: LCCOMB_X57_Y44_N30
\HD~2446feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2446feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~2446feeder_combout\);

-- Location: FF_X57_Y44_N31
\HD~2446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2446feeder_combout\,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2446_q\);

-- Location: LCCOMB_X57_Y48_N28
\HD~4150\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4150_combout\ = (\HD~4149_combout\ & (((\HD~2510_q\)) # (!\Add2~2_combout\))) # (!\HD~4149_combout\ & (\Add2~2_combout\ & ((\HD~2446_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4149_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2510_q\,
	datad => \HD~2446_q\,
	combout => \HD~4150_combout\);

-- Location: FF_X59_Y45_N11
\HD~2414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2414_q\);

-- Location: FF_X59_Y44_N19
\HD~2542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2542_q\);

-- Location: FF_X59_Y45_N21
\HD~2350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2350_q\);

-- Location: LCCOMB_X58_Y45_N10
\HD~2478feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2478feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~2478feeder_combout\);

-- Location: FF_X58_Y45_N11
\HD~2478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2478feeder_combout\,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2478_q\);

-- Location: LCCOMB_X59_Y45_N20
\HD~4156\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4156_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2478_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2350_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2350_q\,
	datad => \HD~2478_q\,
	combout => \HD~4156_combout\);

-- Location: LCCOMB_X59_Y44_N18
\HD~4157\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4157_combout\ = (\Add2~0_combout\ & ((\HD~4156_combout\ & ((\HD~2542_q\))) # (!\HD~4156_combout\ & (\HD~2414_q\)))) # (!\Add2~0_combout\ & (((\HD~4156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2414_q\,
	datac => \HD~2542_q\,
	datad => \HD~4156_combout\,
	combout => \HD~4157_combout\);

-- Location: LCCOMB_X57_Y40_N26
\HD~4158\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4158_combout\ = (\HD~4155_combout\ & (((\HD~4157_combout\) # (!\Add2~4_combout\)))) # (!\HD~4155_combout\ & (\HD~4150_combout\ & (\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4155_combout\,
	datab => \HD~4150_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~4157_combout\,
	combout => \HD~4158_combout\);

-- Location: LCCOMB_X54_Y38_N22
\HD~4159\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4159_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~4148_combout\)) # (!\Add2~6_combout\ & ((\HD~4158_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4148_combout\,
	datab => \Add2~8_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4158_combout\,
	combout => \HD~4159_combout\);

-- Location: FF_X73_Y41_N31
\HD~3086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3086_q\);

-- Location: FF_X73_Y41_N13
\HD~3118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3118_q\);

-- Location: LCCOMB_X73_Y41_N30
\HD~4138\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4138_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3118_q\))) # (!\sector[0]~input_o\ & (\HD~3086_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3086_q\,
	datad => \HD~3118_q\,
	combout => \HD~4138_combout\);

-- Location: LCCOMB_X68_Y37_N28
\HD~1358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1358feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~1358feeder_combout\);

-- Location: FF_X68_Y37_N29
\HD~1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1358feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1358_q\);

-- Location: FF_X54_Y37_N19
\HD~1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1486_q\);

-- Location: FF_X61_Y37_N15
\HD~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~334_q\);

-- Location: FF_X61_Y37_N21
\HD~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~462_q\);

-- Location: LCCOMB_X61_Y37_N14
\HD~4098\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4098_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~462_q\))) # (!\Add2~2_combout\ & (\HD~334_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~334_q\,
	datad => \HD~462_q\,
	combout => \HD~4098_combout\);

-- Location: LCCOMB_X54_Y37_N18
\HD~4099\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4099_combout\ = (\Add2~8_combout\ & ((\HD~4098_combout\ & ((\HD~1486_q\))) # (!\HD~4098_combout\ & (\HD~1358_q\)))) # (!\Add2~8_combout\ & (((\HD~4098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1358_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1486_q\,
	datad => \HD~4098_combout\,
	combout => \HD~4099_combout\);

-- Location: LCCOMB_X65_Y34_N26
\HD~1294feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1294feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~1294feeder_combout\);

-- Location: FF_X65_Y34_N27
\HD~1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1294feeder_combout\,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1294_q\);

-- Location: FF_X55_Y38_N27
\HD~1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1422_q\);

-- Location: FF_X62_Y39_N1
\HD~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~270_q\);

-- Location: LCCOMB_X54_Y39_N4
\HD~398feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~398feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~398feeder_combout\);

-- Location: FF_X54_Y39_N5
\HD~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~398feeder_combout\,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~398_q\);

-- Location: LCCOMB_X62_Y39_N0
\HD~4100\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4100_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~398_q\))) # (!\Add2~2_combout\ & (\HD~270_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~270_q\,
	datad => \HD~398_q\,
	combout => \HD~4100_combout\);

-- Location: LCCOMB_X55_Y38_N26
\HD~4101\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4101_combout\ = (\Add2~8_combout\ & ((\HD~4100_combout\ & ((\HD~1422_q\))) # (!\HD~4100_combout\ & (\HD~1294_q\)))) # (!\Add2~8_combout\ & (((\HD~4100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1294_q\,
	datac => \HD~1422_q\,
	datad => \HD~4100_combout\,
	combout => \HD~4101_combout\);

-- Location: LCCOMB_X54_Y38_N4
\HD~4102\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4102_combout\ = (\Add2~0_combout\ & ((\HD~4099_combout\) # ((\Add2~6_combout\)))) # (!\Add2~0_combout\ & (((!\Add2~6_combout\ & \HD~4101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4099_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4101_combout\,
	combout => \HD~4102_combout\);

-- Location: FF_X65_Y36_N21
\HD~1870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1870_q\);

-- Location: FF_X58_Y39_N17
\HD~1998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1998_q\);

-- Location: FF_X68_Y39_N21
\HD~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~846_q\);

-- Location: FF_X61_Y45_N25
\HD~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~974_q\);

-- Location: LCCOMB_X68_Y39_N20
\HD~4103\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4103_combout\ = (\Add2~2_combout\ & ((\Add2~8_combout\) # ((\HD~974_q\)))) # (!\Add2~2_combout\ & (!\Add2~8_combout\ & (\HD~846_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~846_q\,
	datad => \HD~974_q\,
	combout => \HD~4103_combout\);

-- Location: LCCOMB_X58_Y39_N16
\HD~4104\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4104_combout\ = (\Add2~8_combout\ & ((\HD~4103_combout\ & ((\HD~1998_q\))) # (!\HD~4103_combout\ & (\HD~1870_q\)))) # (!\Add2~8_combout\ & (((\HD~4103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1870_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1998_q\,
	datad => \HD~4103_combout\,
	combout => \HD~4104_combout\);

-- Location: FF_X66_Y35_N23
\HD~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~782_q\);

-- Location: LCCOMB_X57_Y35_N6
\HD~910feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~910feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~910feeder_combout\);

-- Location: FF_X57_Y35_N7
\HD~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~910feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~910_q\);

-- Location: LCCOMB_X66_Y35_N22
\HD~4096\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4096_combout\ = (\Add2~2_combout\ & ((\Add2~8_combout\) # ((\HD~910_q\)))) # (!\Add2~2_combout\ & (!\Add2~8_combout\ & (\HD~782_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~782_q\,
	datad => \HD~910_q\,
	combout => \HD~4096_combout\);

-- Location: FF_X62_Y35_N15
\HD~1806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1806_q\);

-- Location: FF_X60_Y39_N9
\HD~1934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1934_q\);

-- Location: LCCOMB_X60_Y39_N8
\HD~4097\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4097_combout\ = (\HD~4096_combout\ & (((\HD~1934_q\) # (!\Add2~8_combout\)))) # (!\HD~4096_combout\ & (\HD~1806_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4096_combout\,
	datab => \HD~1806_q\,
	datac => \HD~1934_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4097_combout\);

-- Location: LCCOMB_X54_Y38_N30
\HD~4105\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4105_combout\ = (\HD~4102_combout\ & ((\HD~4104_combout\) # ((!\Add2~6_combout\)))) # (!\HD~4102_combout\ & (((\Add2~6_combout\ & \HD~4097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4102_combout\,
	datab => \HD~4104_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4097_combout\,
	combout => \HD~4105_combout\);

-- Location: LCCOMB_X58_Y35_N22
\HD~1454feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1454feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~1454feeder_combout\);

-- Location: FF_X58_Y35_N23
\HD~1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1454feeder_combout\,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1454_q\);

-- Location: FF_X58_Y36_N29
\HD~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~430_q\);

-- Location: LCCOMB_X58_Y36_N28
\HD~4129\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4129_combout\ = (\Add2~8_combout\ & ((\HD~1454_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~430_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1454_q\,
	datab => \Add2~8_combout\,
	datac => \HD~430_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4129_combout\);

-- Location: FF_X58_Y33_N1
\HD~1966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1966_q\);

-- Location: LCCOMB_X60_Y33_N28
\HD~942feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~942feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~942feeder_combout\);

-- Location: FF_X60_Y33_N29
\HD~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~942feeder_combout\,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~942_q\);

-- Location: LCCOMB_X58_Y33_N0
\HD~4130\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4130_combout\ = (\HD~4129_combout\ & (((\HD~1966_q\)) # (!\Add2~6_combout\))) # (!\HD~4129_combout\ & (\Add2~6_combout\ & ((\HD~942_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4129_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1966_q\,
	datad => \HD~942_q\,
	combout => \HD~4130_combout\);

-- Location: FF_X65_Y33_N7
\HD~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~814_q\);

-- Location: FF_X61_Y34_N13
\HD~1838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1838_q\);

-- Location: FF_X61_Y33_N13
\HD~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~302_q\);

-- Location: FF_X62_Y33_N19
\HD~1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1326_q\);

-- Location: LCCOMB_X61_Y33_N12
\HD~4131\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4131_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1326_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~302_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~302_q\,
	datad => \HD~1326_q\,
	combout => \HD~4131_combout\);

-- Location: LCCOMB_X61_Y34_N12
\HD~4132\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4132_combout\ = (\Add2~6_combout\ & ((\HD~4131_combout\ & ((\HD~1838_q\))) # (!\HD~4131_combout\ & (\HD~814_q\)))) # (!\Add2~6_combout\ & (((\HD~4131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~814_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1838_q\,
	datad => \HD~4131_combout\,
	combout => \HD~4132_combout\);

-- Location: LCCOMB_X61_Y34_N14
\HD~4133\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4133_combout\ = (\Add2~2_combout\ & ((\HD~4130_combout\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((!\Add2~0_combout\ & \HD~4132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4130_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4132_combout\,
	combout => \HD~4133_combout\);

-- Location: LCCOMB_X65_Y41_N4
\HD~878feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~878feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~878feeder_combout\);

-- Location: FF_X65_Y41_N5
\HD~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~878feeder_combout\,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~878_q\);

-- Location: FF_X58_Y41_N7
\HD~1902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1902_q\);

-- Location: FF_X65_Y41_N23
\HD~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~366_q\);

-- Location: LCCOMB_X68_Y41_N0
\HD~1390feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1390feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~1390feeder_combout\);

-- Location: FF_X68_Y41_N1
\HD~1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1390feeder_combout\,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1390_q\);

-- Location: LCCOMB_X65_Y41_N22
\HD~4127\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4127_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1390_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~366_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~366_q\,
	datad => \HD~1390_q\,
	combout => \HD~4127_combout\);

-- Location: LCCOMB_X58_Y41_N6
\HD~4128\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4128_combout\ = (\Add2~6_combout\ & ((\HD~4127_combout\ & ((\HD~1902_q\))) # (!\HD~4127_combout\ & (\HD~878_q\)))) # (!\Add2~6_combout\ & (((\HD~4127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~878_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1902_q\,
	datad => \HD~4127_combout\,
	combout => \HD~4128_combout\);

-- Location: FF_X58_Y38_N27
\HD~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1006_q\);

-- Location: FF_X58_Y41_N9
\HD~2030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2030_q\);

-- Location: FF_X57_Y41_N23
\HD~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~494_q\);

-- Location: LCCOMB_X61_Y41_N4
\HD~1518feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1518feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~1518feeder_combout\);

-- Location: FF_X61_Y41_N5
\HD~1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1518feeder_combout\,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1518_q\);

-- Location: LCCOMB_X57_Y41_N22
\HD~4134\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4134_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1518_q\))) # (!\Add2~8_combout\ & (\HD~494_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~494_q\,
	datad => \HD~1518_q\,
	combout => \HD~4134_combout\);

-- Location: LCCOMB_X58_Y41_N8
\HD~4135\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4135_combout\ = (\Add2~6_combout\ & ((\HD~4134_combout\ & ((\HD~2030_q\))) # (!\HD~4134_combout\ & (\HD~1006_q\)))) # (!\Add2~6_combout\ & (((\HD~4134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~1006_q\,
	datac => \HD~2030_q\,
	datad => \HD~4134_combout\,
	combout => \HD~4135_combout\);

-- Location: LCCOMB_X54_Y38_N18
\HD~4136\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4136_combout\ = (\Add2~0_combout\ & ((\HD~4133_combout\ & ((\HD~4135_combout\))) # (!\HD~4133_combout\ & (\HD~4128_combout\)))) # (!\Add2~0_combout\ & (\HD~4133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4133_combout\,
	datac => \HD~4128_combout\,
	datad => \HD~4135_combout\,
	combout => \HD~4136_combout\);

-- Location: LCCOMB_X68_Y38_N24
\HD~1710feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1710feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~1710feeder_combout\);

-- Location: FF_X68_Y38_N25
\HD~1710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1710feeder_combout\,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1710_q\);

-- Location: FF_X62_Y38_N7
\HD~1774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1774_q\);

-- Location: LCCOMB_X62_Y38_N28
\HD~750feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~750feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~750feeder_combout\);

-- Location: FF_X62_Y38_N29
\HD~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~750feeder_combout\,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~750_q\);

-- Location: FF_X62_Y34_N23
\HD~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~686_q\);

-- Location: LCCOMB_X62_Y34_N22
\HD~4113\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4113_combout\ = (\Add2~8_combout\ & (((\Add2~0_combout\)))) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & (\HD~750_q\)) # (!\Add2~0_combout\ & ((\HD~686_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~750_q\,
	datab => \Add2~8_combout\,
	datac => \HD~686_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4113_combout\);

-- Location: LCCOMB_X62_Y38_N6
\HD~4114\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4114_combout\ = (\Add2~8_combout\ & ((\HD~4113_combout\ & ((\HD~1774_q\))) # (!\HD~4113_combout\ & (\HD~1710_q\)))) # (!\Add2~8_combout\ & (((\HD~4113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1710_q\,
	datac => \HD~1774_q\,
	datad => \HD~4113_combout\,
	combout => \HD~4114_combout\);

-- Location: FF_X69_Y34_N5
\HD~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~558_q\);

-- Location: LCCOMB_X65_Y38_N0
\HD~622feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~622feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~622feeder_combout\);

-- Location: FF_X65_Y38_N1
\HD~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~622feeder_combout\,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~622_q\);

-- Location: LCCOMB_X69_Y34_N4
\HD~4106\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4106_combout\ = (\Add2~8_combout\ & (\Add2~0_combout\)) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & ((\HD~622_q\))) # (!\Add2~0_combout\ & (\HD~558_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~558_q\,
	datad => \HD~622_q\,
	combout => \HD~4106_combout\);

-- Location: FF_X67_Y38_N29
\HD~1646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1646_q\);

-- Location: FF_X69_Y34_N19
\HD~1582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1582_q\);

-- Location: LCCOMB_X67_Y38_N28
\HD~4107\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4107_combout\ = (\Add2~8_combout\ & ((\HD~4106_combout\ & (\HD~1646_q\)) # (!\HD~4106_combout\ & ((\HD~1582_q\))))) # (!\Add2~8_combout\ & (\HD~4106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4106_combout\,
	datac => \HD~1646_q\,
	datad => \HD~1582_q\,
	combout => \HD~4107_combout\);

-- Location: FF_X57_Y42_N15
\HD~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~238_q\);

-- Location: FF_X57_Y42_N9
\HD~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~174_q\);

-- Location: LCCOMB_X57_Y42_N8
\HD~4108\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4108_combout\ = (\Add2~0_combout\ & ((\HD~238_q\) # ((\Add2~8_combout\)))) # (!\Add2~0_combout\ & (((\HD~174_q\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~238_q\,
	datac => \HD~174_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4108_combout\);

-- Location: FF_X62_Y42_N5
\HD~1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1262_q\);

-- Location: FF_X62_Y42_N11
\HD~1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1198_q\);

-- Location: LCCOMB_X62_Y42_N4
\HD~4109\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4109_combout\ = (\Add2~8_combout\ & ((\HD~4108_combout\ & (\HD~1262_q\)) # (!\HD~4108_combout\ & ((\HD~1198_q\))))) # (!\Add2~8_combout\ & (\HD~4108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4108_combout\,
	datac => \HD~1262_q\,
	datad => \HD~1198_q\,
	combout => \HD~4109_combout\);

-- Location: FF_X61_Y42_N29
\HD~1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1070_q\);

-- Location: FF_X61_Y38_N21
\HD~1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1134_q\);

-- Location: FF_X61_Y42_N15
\HD~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~46_q\);

-- Location: FF_X65_Y42_N5
\HD~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~110_q\);

-- Location: LCCOMB_X61_Y42_N14
\HD~4110\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4110_combout\ = (\Add2~0_combout\ & ((\Add2~8_combout\) # ((\HD~110_q\)))) # (!\Add2~0_combout\ & (!\Add2~8_combout\ & (\HD~46_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~46_q\,
	datad => \HD~110_q\,
	combout => \HD~4110_combout\);

-- Location: LCCOMB_X61_Y38_N20
\HD~4111\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4111_combout\ = (\Add2~8_combout\ & ((\HD~4110_combout\ & ((\HD~1134_q\))) # (!\HD~4110_combout\ & (\HD~1070_q\)))) # (!\Add2~8_combout\ & (((\HD~4110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1070_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1134_q\,
	datad => \HD~4110_combout\,
	combout => \HD~4111_combout\);

-- Location: LCCOMB_X54_Y38_N16
\HD~4112\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4112_combout\ = (\Add2~6_combout\ & (((\Add2~2_combout\)))) # (!\Add2~6_combout\ & ((\Add2~2_combout\ & (\HD~4109_combout\)) # (!\Add2~2_combout\ & ((\HD~4111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4109_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4111_combout\,
	combout => \HD~4112_combout\);

-- Location: LCCOMB_X54_Y38_N26
\HD~4115\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4115_combout\ = (\Add2~6_combout\ & ((\HD~4112_combout\ & (\HD~4114_combout\)) # (!\HD~4112_combout\ & ((\HD~4107_combout\))))) # (!\Add2~6_combout\ & (((\HD~4112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4114_combout\,
	datab => \HD~4107_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4112_combout\,
	combout => \HD~4115_combout\);

-- Location: FF_X59_Y36_N27
\HD~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~590_q\);

-- Location: LCCOMB_X59_Y36_N16
\HD~718feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~718feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~718feeder_combout\);

-- Location: FF_X59_Y36_N17
\HD~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~718feeder_combout\,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~718_q\);

-- Location: LCCOMB_X59_Y36_N26
\HD~4123\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4123_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~718_q\))) # (!\Add2~2_combout\ & (\HD~590_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~590_q\,
	datad => \HD~718_q\,
	combout => \HD~4123_combout\);

-- Location: FF_X56_Y38_N13
\HD~1742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1742_q\);

-- Location: LCCOMB_X59_Y41_N16
\HD~1614feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1614feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~1614feeder_combout\);

-- Location: FF_X59_Y41_N17
\HD~1614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1614feeder_combout\,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1614_q\);

-- Location: LCCOMB_X56_Y38_N12
\HD~4124\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4124_combout\ = (\Add2~8_combout\ & ((\HD~4123_combout\ & (\HD~1742_q\)) # (!\HD~4123_combout\ & ((\HD~1614_q\))))) # (!\Add2~8_combout\ & (\HD~4123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4123_combout\,
	datac => \HD~1742_q\,
	datad => \HD~1614_q\,
	combout => \HD~4124_combout\);

-- Location: FF_X70_Y34_N9
\HD~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~526_q\);

-- Location: LCCOMB_X68_Y34_N2
\HD~654feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~654feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~654feeder_combout\);

-- Location: FF_X68_Y34_N3
\HD~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~654feeder_combout\,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~654_q\);

-- Location: LCCOMB_X70_Y34_N8
\HD~4116\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4116_combout\ = (\Add2~2_combout\ & ((\Add2~8_combout\) # ((\HD~654_q\)))) # (!\Add2~2_combout\ & (!\Add2~8_combout\ & (\HD~526_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~526_q\,
	datad => \HD~654_q\,
	combout => \HD~4116_combout\);

-- Location: FF_X63_Y34_N11
\HD~1678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1678_q\);

-- Location: FF_X63_Y34_N17
\HD~1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1550_q\);

-- Location: LCCOMB_X63_Y34_N10
\HD~4117\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4117_combout\ = (\Add2~8_combout\ & ((\HD~4116_combout\ & (\HD~1678_q\)) # (!\HD~4116_combout\ & ((\HD~1550_q\))))) # (!\Add2~8_combout\ & (\HD~4116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4116_combout\,
	datac => \HD~1678_q\,
	datad => \HD~1550_q\,
	combout => \HD~4117_combout\);

-- Location: FF_X66_Y36_N11
\HD~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1038_q\);

-- Location: FF_X66_Y36_N13
\HD~1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1166_q\);

-- Location: LCCOMB_X56_Y36_N30
\HD~142feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~142feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD~142feeder_combout\);

-- Location: FF_X56_Y36_N31
\HD~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~142feeder_combout\,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~142_q\);

-- Location: FF_X72_Y36_N31
\HD~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~14_q\);

-- Location: LCCOMB_X72_Y36_N30
\HD~4120\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4120_combout\ = (\Add2~8_combout\ & (((\Add2~2_combout\)))) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & (\HD~142_q\)) # (!\Add2~2_combout\ & ((\HD~14_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~142_q\,
	datac => \HD~14_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4120_combout\);

-- Location: LCCOMB_X66_Y36_N12
\HD~4121\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4121_combout\ = (\Add2~8_combout\ & ((\HD~4120_combout\ & ((\HD~1166_q\))) # (!\HD~4120_combout\ & (\HD~1038_q\)))) # (!\Add2~8_combout\ & (((\HD~4120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1038_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1166_q\,
	datad => \HD~4120_combout\,
	combout => \HD~4121_combout\);

-- Location: FF_X70_Y35_N27
\HD~1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1102_q\);

-- Location: FF_X55_Y36_N13
\HD~1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1230_q\);

-- Location: FF_X55_Y39_N13
\HD~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~206_q\);

-- Location: FF_X56_Y39_N17
\HD~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~78_q\);

-- Location: LCCOMB_X56_Y39_N16
\HD~4118\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4118_combout\ = (\Add2~8_combout\ & (((\Add2~2_combout\)))) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & (\HD~206_q\)) # (!\Add2~2_combout\ & ((\HD~78_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~206_q\,
	datab => \Add2~8_combout\,
	datac => \HD~78_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4118_combout\);

-- Location: LCCOMB_X55_Y36_N12
\HD~4119\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4119_combout\ = (\Add2~8_combout\ & ((\HD~4118_combout\ & ((\HD~1230_q\))) # (!\HD~4118_combout\ & (\HD~1102_q\)))) # (!\Add2~8_combout\ & (((\HD~4118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1102_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1230_q\,
	datad => \HD~4118_combout\,
	combout => \HD~4119_combout\);

-- Location: LCCOMB_X54_Y38_N28
\HD~4122\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4122_combout\ = (\Add2~0_combout\ & (((\Add2~6_combout\) # (\HD~4119_combout\)))) # (!\Add2~0_combout\ & (\HD~4121_combout\ & (!\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4121_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4119_combout\,
	combout => \HD~4122_combout\);

-- Location: LCCOMB_X54_Y38_N6
\HD~4125\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4125_combout\ = (\Add2~6_combout\ & ((\HD~4122_combout\ & (\HD~4124_combout\)) # (!\HD~4122_combout\ & ((\HD~4117_combout\))))) # (!\Add2~6_combout\ & (((\HD~4122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4124_combout\,
	datab => \HD~4117_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4122_combout\,
	combout => \HD~4125_combout\);

-- Location: LCCOMB_X54_Y38_N8
\HD~4126\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4126_combout\ = (\sector[0]~input_o\ & ((\HD~4115_combout\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((!\Add2~4_combout\ & \HD~4125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4115_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~4125_combout\,
	combout => \HD~4126_combout\);

-- Location: LCCOMB_X54_Y38_N20
\HD~4137\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4137_combout\ = (\HD~4126_combout\ & (((\HD~4136_combout\) # (!\Add2~4_combout\)))) # (!\HD~4126_combout\ & (\HD~4105_combout\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4105_combout\,
	datab => \HD~4136_combout\,
	datac => \HD~4126_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~4137_combout\);

-- Location: LCCOMB_X54_Y38_N24
\HD~4160\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4160_combout\ = (\Add2~10_combout\ & ((\HD~4159_combout\) # ((\HD~4138_combout\)))) # (!\Add2~10_combout\ & (((\HD~4137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4159_combout\,
	datab => \Add2~10_combout\,
	datac => \HD~4138_combout\,
	datad => \HD~4137_combout\,
	combout => \HD~4160_combout\);

-- Location: IOIBUF_X115_Y45_N15
\data_write[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(15),
	o => \data_write[15]~input_o\);

-- Location: FF_X69_Y34_N15
\HD~1583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1583_q\);

-- Location: FF_X69_Y34_N17
\HD~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~559_q\);

-- Location: LCCOMB_X69_Y34_N16
\HD~4188\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4188_combout\ = (\Add2~8_combout\ & ((\HD~1583_q\) # ((\Add2~4_combout\)))) # (!\Add2~8_combout\ & (((\HD~559_q\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1583_q\,
	datac => \HD~559_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4188_combout\);

-- Location: FF_X65_Y32_N23
\HD~1839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1839_q\);

-- Location: LCCOMB_X65_Y33_N16
\HD~815feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~815feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~815feeder_combout\);

-- Location: FF_X65_Y33_N17
\HD~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~815feeder_combout\,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~815_q\);

-- Location: LCCOMB_X65_Y32_N22
\HD~4189\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4189_combout\ = (\Add2~4_combout\ & ((\HD~4188_combout\ & (\HD~1839_q\)) # (!\HD~4188_combout\ & ((\HD~815_q\))))) # (!\Add2~4_combout\ & (\HD~4188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4188_combout\,
	datac => \HD~1839_q\,
	datad => \HD~815_q\,
	combout => \HD~4189_combout\);

-- Location: LCCOMB_X66_Y34_N4
\HD~271feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~271feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~271feeder_combout\);

-- Location: FF_X66_Y34_N5
\HD~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~271feeder_combout\,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~271_q\);

-- Location: FF_X65_Y34_N5
\HD~1295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1295_q\);

-- Location: FF_X66_Y36_N15
\HD~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1039_q\);

-- Location: FF_X68_Y33_N1
\HD~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~15_q\);

-- Location: LCCOMB_X68_Y33_N0
\HD~4185\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4185_combout\ = (\Add2~8_combout\ & ((\HD~1039_q\) # ((\Add2~4_combout\)))) # (!\Add2~8_combout\ & (((\HD~15_q\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1039_q\,
	datac => \HD~15_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4185_combout\);

-- Location: LCCOMB_X65_Y34_N4
\HD~4186\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4186_combout\ = (\Add2~4_combout\ & ((\HD~4185_combout\ & ((\HD~1295_q\))) # (!\HD~4185_combout\ & (\HD~271_q\)))) # (!\Add2~4_combout\ & (((\HD~4185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~271_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1295_q\,
	datad => \HD~4185_combout\,
	combout => \HD~4186_combout\);

-- Location: FF_X66_Y35_N1
\HD~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~783_q\);

-- Location: FF_X66_Y32_N9
\HD~1807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1807_q\);

-- Location: FF_X70_Y34_N27
\HD~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~527_q\);

-- Location: LCCOMB_X70_Y36_N12
\HD~1551feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1551feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~1551feeder_combout\);

-- Location: FF_X70_Y36_N13
\HD~1551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1551feeder_combout\,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1551_q\);

-- Location: LCCOMB_X70_Y34_N26
\HD~4183\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4183_combout\ = (\Add2~8_combout\ & ((\Add2~4_combout\) # ((\HD~1551_q\)))) # (!\Add2~8_combout\ & (!\Add2~4_combout\ & (\HD~527_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~527_q\,
	datad => \HD~1551_q\,
	combout => \HD~4183_combout\);

-- Location: LCCOMB_X66_Y32_N8
\HD~4184\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4184_combout\ = (\Add2~4_combout\ & ((\HD~4183_combout\ & ((\HD~1807_q\))) # (!\HD~4183_combout\ & (\HD~783_q\)))) # (!\Add2~4_combout\ & (((\HD~4183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~783_q\,
	datac => \HD~1807_q\,
	datad => \HD~4183_combout\,
	combout => \HD~4184_combout\);

-- Location: LCCOMB_X65_Y34_N22
\HD~4187\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4187_combout\ = (\sector[0]~input_o\ & (\Add2~6_combout\)) # (!\sector[0]~input_o\ & ((\Add2~6_combout\ & ((\HD~4184_combout\))) # (!\Add2~6_combout\ & (\HD~4186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~6_combout\,
	datac => \HD~4186_combout\,
	datad => \HD~4184_combout\,
	combout => \HD~4187_combout\);

-- Location: FF_X61_Y42_N27
\HD~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~47_q\);

-- Location: FF_X61_Y42_N17
\HD~1071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1071_q\);

-- Location: LCCOMB_X61_Y42_N26
\HD~4181\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4181_combout\ = (\Add2~4_combout\ & (\Add2~8_combout\)) # (!\Add2~4_combout\ & ((\Add2~8_combout\ & ((\HD~1071_q\))) # (!\Add2~8_combout\ & (\HD~47_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~47_q\,
	datad => \HD~1071_q\,
	combout => \HD~4181_combout\);

-- Location: FF_X60_Y32_N3
\HD~1327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1327_q\);

-- Location: FF_X61_Y33_N31
\HD~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~303_q\);

-- Location: LCCOMB_X60_Y32_N2
\HD~4182\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4182_combout\ = (\Add2~4_combout\ & ((\HD~4181_combout\ & (\HD~1327_q\)) # (!\HD~4181_combout\ & ((\HD~303_q\))))) # (!\Add2~4_combout\ & (\HD~4181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4181_combout\,
	datac => \HD~1327_q\,
	datad => \HD~303_q\,
	combout => \HD~4182_combout\);

-- Location: LCCOMB_X61_Y39_N10
\HD~4190\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4190_combout\ = (\sector[0]~input_o\ & ((\HD~4187_combout\ & (\HD~4189_combout\)) # (!\HD~4187_combout\ & ((\HD~4182_combout\))))) # (!\sector[0]~input_o\ & (((\HD~4187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4189_combout\,
	datac => \HD~4187_combout\,
	datad => \HD~4182_combout\,
	combout => \HD~4190_combout\);

-- Location: FF_X65_Y42_N23
\HD~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~111_q\);

-- Location: LCCOMB_X70_Y39_N6
\HD~1135feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1135feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~1135feeder_combout\);

-- Location: FF_X70_Y39_N7
\HD~1135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1135feeder_combout\,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1135_q\);

-- Location: LCCOMB_X65_Y42_N22
\HD~4173\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4173_combout\ = (\Add2~8_combout\ & ((\Add2~4_combout\) # ((\HD~1135_q\)))) # (!\Add2~8_combout\ & (!\Add2~4_combout\ & (\HD~111_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~111_q\,
	datad => \HD~1135_q\,
	combout => \HD~4173_combout\);

-- Location: FF_X61_Y41_N7
\HD~1391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1391_q\);

-- Location: LCCOMB_X65_Y41_N16
\HD~367feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~367feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~367feeder_combout\);

-- Location: FF_X65_Y41_N17
\HD~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~367feeder_combout\,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~367_q\);

-- Location: LCCOMB_X61_Y41_N6
\HD~4174\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4174_combout\ = (\Add2~4_combout\ & ((\HD~4173_combout\ & (\HD~1391_q\)) # (!\HD~4173_combout\ & ((\HD~367_q\))))) # (!\Add2~4_combout\ & (\HD~4173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4173_combout\,
	datac => \HD~1391_q\,
	datad => \HD~367_q\,
	combout => \HD~4174_combout\);

-- Location: LCCOMB_X70_Y39_N8
\HD~1103feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1103feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~1103feeder_combout\);

-- Location: FF_X70_Y39_N9
\HD~1103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1103feeder_combout\,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1103_q\);

-- Location: FF_X67_Y39_N11
\HD~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~79_q\);

-- Location: LCCOMB_X67_Y39_N10
\HD~4175\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4175_combout\ = (\Add2~8_combout\ & ((\HD~1103_q\) # ((\Add2~4_combout\)))) # (!\Add2~8_combout\ & (((\HD~79_q\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1103_q\,
	datac => \HD~79_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4175_combout\);

-- Location: FF_X68_Y40_N15
\HD~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~335_q\);

-- Location: FF_X68_Y37_N23
\HD~1359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1359_q\);

-- Location: LCCOMB_X68_Y37_N22
\HD~4176\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4176_combout\ = (\HD~4175_combout\ & (((\HD~1359_q\) # (!\Add2~4_combout\)))) # (!\HD~4175_combout\ & (\HD~335_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4175_combout\,
	datab => \HD~335_q\,
	datac => \HD~1359_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4176_combout\);

-- Location: LCCOMB_X61_Y41_N16
\HD~4177\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4177_combout\ = (\Add2~6_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~6_combout\ & ((\sector[0]~input_o\ & (\HD~4174_combout\)) # (!\sector[0]~input_o\ & ((\HD~4176_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4174_combout\,
	datab => \Add2~6_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4176_combout\,
	combout => \HD~4177_combout\);

-- Location: LCCOMB_X69_Y37_N10
\HD~1615feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1615feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~1615feeder_combout\);

-- Location: FF_X69_Y37_N11
\HD~1615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1615feeder_combout\,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1615_q\);

-- Location: FF_X66_Y37_N21
\HD~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~591_q\);

-- Location: LCCOMB_X66_Y37_N20
\HD~4171\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4171_combout\ = (\Add2~8_combout\ & ((\HD~1615_q\) # ((\Add2~4_combout\)))) # (!\Add2~8_combout\ & (((\HD~591_q\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1615_q\,
	datac => \HD~591_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4171_combout\);

-- Location: FF_X65_Y43_N5
\HD~1871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1871_q\);

-- Location: FF_X66_Y39_N17
\HD~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~847_q\);

-- Location: LCCOMB_X65_Y43_N4
\HD~4172\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4172_combout\ = (\Add2~4_combout\ & ((\HD~4171_combout\ & (\HD~1871_q\)) # (!\HD~4171_combout\ & ((\HD~847_q\))))) # (!\Add2~4_combout\ & (\HD~4171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4171_combout\,
	datac => \HD~1871_q\,
	datad => \HD~847_q\,
	combout => \HD~4172_combout\);

-- Location: LCCOMB_X65_Y41_N18
\HD~879feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~879feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~879feeder_combout\);

-- Location: FF_X65_Y41_N19
\HD~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~879feeder_combout\,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~879_q\);

-- Location: FF_X65_Y43_N7
\HD~1903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1903_q\);

-- Location: FF_X66_Y38_N5
\HD~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~623_q\);

-- Location: LCCOMB_X62_Y40_N0
\HD~1647feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1647feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~1647feeder_combout\);

-- Location: FF_X62_Y40_N1
\HD~1647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1647feeder_combout\,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1647_q\);

-- Location: LCCOMB_X66_Y38_N4
\HD~4178\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4178_combout\ = (\Add2~8_combout\ & ((\Add2~4_combout\) # ((\HD~1647_q\)))) # (!\Add2~8_combout\ & (!\Add2~4_combout\ & (\HD~623_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~623_q\,
	datad => \HD~1647_q\,
	combout => \HD~4178_combout\);

-- Location: LCCOMB_X65_Y43_N6
\HD~4179\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4179_combout\ = (\Add2~4_combout\ & ((\HD~4178_combout\ & ((\HD~1903_q\))) # (!\HD~4178_combout\ & (\HD~879_q\)))) # (!\Add2~4_combout\ & (((\HD~4178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~879_q\,
	datac => \HD~1903_q\,
	datad => \HD~4178_combout\,
	combout => \HD~4179_combout\);

-- Location: LCCOMB_X65_Y43_N24
\HD~4180\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4180_combout\ = (\HD~4177_combout\ & (((\HD~4179_combout\)) # (!\Add2~6_combout\))) # (!\HD~4177_combout\ & (\Add2~6_combout\ & (\HD~4172_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4177_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4172_combout\,
	datad => \HD~4179_combout\,
	combout => \HD~4180_combout\);

-- Location: LCCOMB_X65_Y43_N10
\HD~4191\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4191_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\) # (\HD~4180_combout\)))) # (!\Add2~0_combout\ & (\HD~4190_combout\ & (!\Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4190_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4180_combout\,
	combout => \HD~4191_combout\);

-- Location: FF_X58_Y36_N31
\HD~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~431_q\);

-- Location: FF_X54_Y39_N7
\HD~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~399_q\);

-- Location: LCCOMB_X58_Y35_N8
\HD~1423feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1423feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~1423feeder_combout\);

-- Location: FF_X58_Y35_N9
\HD~1423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1423feeder_combout\,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1423_q\);

-- Location: LCCOMB_X54_Y39_N6
\HD~4161\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4161_combout\ = (\sector[0]~input_o\ & (\Add2~8_combout\)) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~1423_q\))) # (!\Add2~8_combout\ & (\HD~399_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~8_combout\,
	datac => \HD~399_q\,
	datad => \HD~1423_q\,
	combout => \HD~4161_combout\);

-- Location: FF_X58_Y35_N19
\HD~1455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1455_q\);

-- Location: LCCOMB_X58_Y35_N18
\HD~4162\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4162_combout\ = (\HD~4161_combout\ & (((\HD~1455_q\) # (!\sector[0]~input_o\)))) # (!\HD~4161_combout\ & (\HD~431_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~431_q\,
	datab => \HD~4161_combout\,
	datac => \HD~1455_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4162_combout\);

-- Location: FF_X55_Y42_N9
\HD~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~175_q\);

-- Location: FF_X55_Y40_N7
\HD~1199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1199_q\);

-- Location: FF_X56_Y36_N17
\HD~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~143_q\);

-- Location: FF_X56_Y34_N1
\HD~1167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1167_q\);

-- Location: LCCOMB_X56_Y36_N16
\HD~4165\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4165_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1167_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~143_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~143_q\,
	datad => \HD~1167_q\,
	combout => \HD~4165_combout\);

-- Location: LCCOMB_X55_Y40_N6
\HD~4166\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4166_combout\ = (\sector[0]~input_o\ & ((\HD~4165_combout\ & ((\HD~1199_q\))) # (!\HD~4165_combout\ & (\HD~175_q\)))) # (!\sector[0]~input_o\ & (((\HD~4165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~175_q\,
	datac => \HD~1199_q\,
	datad => \HD~4165_combout\,
	combout => \HD~4166_combout\);

-- Location: FF_X68_Y34_N13
\HD~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~655_q\);

-- Location: FF_X63_Y34_N13
\HD~1679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1679_q\);

-- Location: LCCOMB_X68_Y34_N12
\HD~4163\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4163_combout\ = (\sector[0]~input_o\ & (\Add2~8_combout\)) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~1679_q\))) # (!\Add2~8_combout\ & (\HD~655_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~8_combout\,
	datac => \HD~655_q\,
	datad => \HD~1679_q\,
	combout => \HD~4163_combout\);

-- Location: FF_X68_Y38_N27
\HD~1711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1711_q\);

-- Location: LCCOMB_X74_Y41_N16
\HD~687feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~687feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~687feeder_combout\);

-- Location: FF_X74_Y41_N17
\HD~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~687feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~687_q\);

-- Location: LCCOMB_X68_Y38_N26
\HD~4164\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4164_combout\ = (\sector[0]~input_o\ & ((\HD~4163_combout\ & (\HD~1711_q\)) # (!\HD~4163_combout\ & ((\HD~687_q\))))) # (!\sector[0]~input_o\ & (\HD~4163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4163_combout\,
	datac => \HD~1711_q\,
	datad => \HD~687_q\,
	combout => \HD~4164_combout\);

-- Location: LCCOMB_X65_Y43_N0
\HD~4167\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4167_combout\ = (\Add2~6_combout\ & (((\Add2~4_combout\) # (\HD~4164_combout\)))) # (!\Add2~6_combout\ & (\HD~4166_combout\ & (!\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4166_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~4164_combout\,
	combout => \HD~4167_combout\);

-- Location: FF_X60_Y33_N23
\HD~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~943_q\);

-- Location: FF_X57_Y35_N17
\HD~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~911_q\);

-- Location: LCCOMB_X58_Y33_N10
\HD~1935feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1935feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~1935feeder_combout\);

-- Location: FF_X58_Y33_N11
\HD~1935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1935feeder_combout\,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1935_q\);

-- Location: LCCOMB_X57_Y35_N16
\HD~4168\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4168_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1935_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~911_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~911_q\,
	datad => \HD~1935_q\,
	combout => \HD~4168_combout\);

-- Location: FF_X61_Y34_N17
\HD~1967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1967_q\);

-- Location: LCCOMB_X61_Y34_N16
\HD~4169\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4169_combout\ = (\HD~4168_combout\ & (((\HD~1967_q\) # (!\sector[0]~input_o\)))) # (!\HD~4168_combout\ & (\HD~943_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~943_q\,
	datab => \HD~4168_combout\,
	datac => \HD~1967_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4169_combout\);

-- Location: LCCOMB_X65_Y43_N18
\HD~4170\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4170_combout\ = (\HD~4167_combout\ & (((\HD~4169_combout\) # (!\Add2~4_combout\)))) # (!\HD~4167_combout\ & (\HD~4162_combout\ & (\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4162_combout\,
	datab => \HD~4167_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~4169_combout\,
	combout => \HD~4170_combout\);

-- Location: FF_X62_Y38_N9
\HD~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~751_q\);

-- Location: FF_X62_Y38_N27
\HD~1775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1775_q\);

-- Location: FF_X61_Y36_N21
\HD~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~719_q\);

-- Location: LCCOMB_X61_Y36_N2
\HD~1743feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1743feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~1743feeder_combout\);

-- Location: FF_X61_Y36_N3
\HD~1743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1743feeder_combout\,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1743_q\);

-- Location: LCCOMB_X61_Y36_N20
\HD~4192\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4192_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1743_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~719_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~719_q\,
	datad => \HD~1743_q\,
	combout => \HD~4192_combout\);

-- Location: LCCOMB_X62_Y38_N26
\HD~4193\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4193_combout\ = (\sector[0]~input_o\ & ((\HD~4192_combout\ & ((\HD~1775_q\))) # (!\HD~4192_combout\ & (\HD~751_q\)))) # (!\sector[0]~input_o\ & (((\HD~4192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~751_q\,
	datac => \HD~1775_q\,
	datad => \HD~4192_combout\,
	combout => \HD~4193_combout\);

-- Location: FF_X57_Y41_N25
\HD~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1007_q\);

-- Location: FF_X58_Y39_N5
\HD~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~975_q\);

-- Location: LCCOMB_X58_Y39_N2
\HD~1999feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1999feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~1999feeder_combout\);

-- Location: FF_X58_Y39_N3
\HD~1999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1999feeder_combout\,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1999_q\);

-- Location: LCCOMB_X58_Y39_N4
\HD~4199\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4199_combout\ = (\sector[0]~input_o\ & (\Add2~8_combout\)) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~1999_q\))) # (!\Add2~8_combout\ & (\HD~975_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~8_combout\,
	datac => \HD~975_q\,
	datad => \HD~1999_q\,
	combout => \HD~4199_combout\);

-- Location: FF_X58_Y41_N3
\HD~2031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2031_q\);

-- Location: LCCOMB_X58_Y41_N2
\HD~4200\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4200_combout\ = (\HD~4199_combout\ & (((\HD~2031_q\) # (!\sector[0]~input_o\)))) # (!\HD~4199_combout\ & (\HD~1007_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1007_q\,
	datab => \HD~4199_combout\,
	datac => \HD~2031_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4200_combout\);

-- Location: LCCOMB_X54_Y36_N12
\HD~1231feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1231feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~1231feeder_combout\);

-- Location: FF_X54_Y36_N13
\HD~1231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1231feeder_combout\,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1231_q\);

-- Location: FF_X55_Y39_N31
\HD~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~207_q\);

-- Location: LCCOMB_X55_Y39_N30
\HD~4196\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4196_combout\ = (\sector[0]~input_o\ & (((\Add2~8_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & (\HD~1231_q\)) # (!\Add2~8_combout\ & ((\HD~207_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1231_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~207_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4196_combout\);

-- Location: FF_X55_Y40_N9
\HD~1263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1263_q\);

-- Location: FF_X58_Y40_N13
\HD~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~239_q\);

-- Location: LCCOMB_X55_Y40_N8
\HD~4197\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4197_combout\ = (\sector[0]~input_o\ & ((\HD~4196_combout\ & (\HD~1263_q\)) # (!\HD~4196_combout\ & ((\HD~239_q\))))) # (!\sector[0]~input_o\ & (\HD~4196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4196_combout\,
	datac => \HD~1263_q\,
	datad => \HD~239_q\,
	combout => \HD~4197_combout\);

-- Location: FF_X57_Y37_N11
\HD~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~463_q\);

-- Location: LCCOMB_X57_Y37_N0
\HD~1487feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1487feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~1487feeder_combout\);

-- Location: FF_X57_Y37_N1
\HD~1487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1487feeder_combout\,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1487_q\);

-- Location: LCCOMB_X57_Y37_N10
\HD~4194\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4194_combout\ = (\sector[0]~input_o\ & (\Add2~8_combout\)) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~1487_q\))) # (!\Add2~8_combout\ & (\HD~463_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~8_combout\,
	datac => \HD~463_q\,
	datad => \HD~1487_q\,
	combout => \HD~4194_combout\);

-- Location: FF_X61_Y41_N11
\HD~1519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1519_q\);

-- Location: FF_X62_Y41_N19
\HD~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~495_q\);

-- Location: LCCOMB_X61_Y41_N10
\HD~4195\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4195_combout\ = (\sector[0]~input_o\ & ((\HD~4194_combout\ & (\HD~1519_q\)) # (!\HD~4194_combout\ & ((\HD~495_q\))))) # (!\sector[0]~input_o\ & (\HD~4194_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4194_combout\,
	datac => \HD~1519_q\,
	datad => \HD~495_q\,
	combout => \HD~4195_combout\);

-- Location: LCCOMB_X61_Y43_N26
\HD~4198\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4198_combout\ = (\Add2~6_combout\ & (\Add2~4_combout\)) # (!\Add2~6_combout\ & ((\Add2~4_combout\ & ((\HD~4195_combout\))) # (!\Add2~4_combout\ & (\HD~4197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~4197_combout\,
	datad => \HD~4195_combout\,
	combout => \HD~4198_combout\);

-- Location: LCCOMB_X65_Y43_N20
\HD~4201\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4201_combout\ = (\Add2~6_combout\ & ((\HD~4198_combout\ & ((\HD~4200_combout\))) # (!\HD~4198_combout\ & (\HD~4193_combout\)))) # (!\Add2~6_combout\ & (((\HD~4198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4193_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4200_combout\,
	datad => \HD~4198_combout\,
	combout => \HD~4201_combout\);

-- Location: LCCOMB_X65_Y43_N30
\HD~4202\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4202_combout\ = (\HD~4191_combout\ & (((\HD~4201_combout\) # (!\Add2~2_combout\)))) # (!\HD~4191_combout\ & (\HD~4170_combout\ & (\Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4191_combout\,
	datab => \HD~4170_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4201_combout\,
	combout => \HD~4202_combout\);

-- Location: FF_X73_Y41_N19
\HD~3087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3087_q\);

-- Location: LCCOMB_X73_Y41_N0
\HD~3119feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3119feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~3119feeder_combout\);

-- Location: FF_X73_Y41_N1
\HD~3119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~3119feeder_combout\,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3119_q\);

-- Location: LCCOMB_X73_Y41_N18
\HD~4203\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4203_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3119_q\))) # (!\sector[0]~input_o\ & (\HD~3087_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3087_q\,
	datad => \HD~3119_q\,
	combout => \HD~4203_combout\);

-- Location: FF_X57_Y48_N23
\HD~2383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2383_q\);

-- Location: FF_X57_Y48_N1
\HD~2511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2511_q\);

-- Location: FF_X56_Y48_N13
\HD~2319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2319_q\);

-- Location: FF_X56_Y48_N3
\HD~2447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2447_q\);

-- Location: LCCOMB_X56_Y48_N12
\HD~4216\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4216_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2447_q\))) # (!\Add2~2_combout\ & (\HD~2319_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2319_q\,
	datad => \HD~2447_q\,
	combout => \HD~4216_combout\);

-- Location: LCCOMB_X57_Y48_N0
\HD~4217\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4217_combout\ = (\Add2~0_combout\ & ((\HD~4216_combout\ & ((\HD~2511_q\))) # (!\HD~4216_combout\ & (\HD~2383_q\)))) # (!\Add2~0_combout\ & (((\HD~4216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2383_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2511_q\,
	datad => \HD~4216_combout\,
	combout => \HD~4217_combout\);

-- Location: FF_X60_Y47_N7
\HD~2063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2063_q\);

-- Location: FF_X60_Y47_N21
\HD~2127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2127_q\);

-- Location: LCCOMB_X60_Y47_N6
\HD~4218\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4218_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2127_q\))) # (!\Add2~0_combout\ & (\HD~2063_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2063_q\,
	datad => \HD~2127_q\,
	combout => \HD~4218_combout\);

-- Location: FF_X61_Y47_N31
\HD~2255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2255_q\);

-- Location: FF_X61_Y47_N21
\HD~2191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2191_q\);

-- Location: LCCOMB_X61_Y47_N30
\HD~4219\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4219_combout\ = (\HD~4218_combout\ & (((\HD~2255_q\)) # (!\Add2~2_combout\))) # (!\HD~4218_combout\ & (\Add2~2_combout\ & ((\HD~2191_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4218_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2255_q\,
	datad => \HD~2191_q\,
	combout => \HD~4219_combout\);

-- Location: LCCOMB_X62_Y46_N16
\HD~4220\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4220_combout\ = (\Add2~4_combout\ & ((\HD~4217_combout\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((!\sector[0]~input_o\ & \HD~4219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4217_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4219_combout\,
	combout => \HD~4220_combout\);

-- Location: FF_X59_Y45_N15
\HD~2415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2415_q\);

-- Location: FF_X59_Y45_N1
\HD~2351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2351_q\);

-- Location: LCCOMB_X59_Y45_N0
\HD~4221\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4221_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2415_q\)) # (!\Add2~0_combout\ & ((\HD~2351_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2415_q\,
	datac => \HD~2351_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4221_combout\);

-- Location: FF_X58_Y45_N7
\HD~2543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2543_q\);

-- Location: FF_X58_Y45_N21
\HD~2479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2479_q\);

-- Location: LCCOMB_X58_Y45_N6
\HD~4222\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4222_combout\ = (\Add2~2_combout\ & ((\HD~4221_combout\ & (\HD~2543_q\)) # (!\HD~4221_combout\ & ((\HD~2479_q\))))) # (!\Add2~2_combout\ & (\HD~4221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4221_combout\,
	datac => \HD~2543_q\,
	datad => \HD~2479_q\,
	combout => \HD~4222_combout\);

-- Location: FF_X60_Y45_N5
\HD~2223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2223_q\);

-- Location: FF_X60_Y45_N15
\HD~2287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2287_q\);

-- Location: FF_X61_Y49_N31
\HD~2095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2095_q\);

-- Location: FF_X61_Y49_N21
\HD~2159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2159_q\);

-- Location: LCCOMB_X61_Y49_N30
\HD~4214\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4214_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2159_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2095_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2095_q\,
	datad => \HD~2159_q\,
	combout => \HD~4214_combout\);

-- Location: LCCOMB_X60_Y45_N14
\HD~4215\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4215_combout\ = (\Add2~2_combout\ & ((\HD~4214_combout\ & ((\HD~2287_q\))) # (!\HD~4214_combout\ & (\HD~2223_q\)))) # (!\Add2~2_combout\ & (((\HD~4214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2223_q\,
	datac => \HD~2287_q\,
	datad => \HD~4214_combout\,
	combout => \HD~4215_combout\);

-- Location: LCCOMB_X61_Y45_N18
\HD~4223\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4223_combout\ = (\HD~4220_combout\ & (((\HD~4222_combout\)) # (!\sector[0]~input_o\))) # (!\HD~4220_combout\ & (\sector[0]~input_o\ & ((\HD~4215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4220_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4222_combout\,
	datad => \HD~4215_combout\,
	combout => \HD~4223_combout\);

-- Location: FF_X69_Y44_N9
\HD~2639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2639_q\);

-- Location: FF_X70_Y44_N29
\HD~2671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2671_q\);

-- Location: LCCOMB_X69_Y44_N8
\HD~4204\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4204_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2671_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2639_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2639_q\,
	datad => \HD~2671_q\,
	combout => \HD~4204_combout\);

-- Location: FF_X70_Y44_N31
\HD~2927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2927_q\);

-- Location: LCCOMB_X69_Y44_N14
\HD~2895feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2895feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD~2895feeder_combout\);

-- Location: FF_X69_Y44_N15
\HD~2895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2895feeder_combout\,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2895_q\);

-- Location: LCCOMB_X70_Y44_N30
\HD~4205\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4205_combout\ = (\HD~4204_combout\ & (((\HD~2927_q\)) # (!\Add2~4_combout\))) # (!\HD~4204_combout\ & (\Add2~4_combout\ & ((\HD~2895_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4204_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~2927_q\,
	datad => \HD~2895_q\,
	combout => \HD~4205_combout\);

-- Location: FF_X66_Y45_N7
\HD~2799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2799_q\);

-- Location: FF_X66_Y45_N1
\HD~3055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3055_q\);

-- Location: FF_X73_Y45_N13
\HD~2767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2767_q\);

-- Location: FF_X73_Y45_N19
\HD~3023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3023_q\);

-- Location: LCCOMB_X73_Y45_N12
\HD~4211\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4211_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3023_q\))) # (!\Add2~4_combout\ & (\HD~2767_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2767_q\,
	datad => \HD~3023_q\,
	combout => \HD~4211_combout\);

-- Location: LCCOMB_X66_Y45_N0
\HD~4212\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4212_combout\ = (\sector[0]~input_o\ & ((\HD~4211_combout\ & ((\HD~3055_q\))) # (!\HD~4211_combout\ & (\HD~2799_q\)))) # (!\sector[0]~input_o\ & (((\HD~4211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2799_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~3055_q\,
	datad => \HD~4211_combout\,
	combout => \HD~4212_combout\);

-- Location: FF_X67_Y49_N5
\HD~2831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2831_q\);

-- Location: FF_X66_Y49_N19
\HD~2863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2863_q\);

-- Location: FF_X66_Y49_N17
\HD~2607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2607_q\);

-- Location: FF_X67_Y49_N15
\HD~2575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2575_q\);

-- Location: LCCOMB_X67_Y49_N14
\HD~4208\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4208_combout\ = (\sector[0]~input_o\ & ((\HD~2607_q\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((\HD~2575_q\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2607_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~2575_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4208_combout\);

-- Location: LCCOMB_X66_Y49_N18
\HD~4209\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4209_combout\ = (\Add2~4_combout\ & ((\HD~4208_combout\ & ((\HD~2863_q\))) # (!\HD~4208_combout\ & (\HD~2831_q\)))) # (!\Add2~4_combout\ & (((\HD~4208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2831_q\,
	datab => \Add2~4_combout\,
	datac => \HD~2863_q\,
	datad => \HD~4208_combout\,
	combout => \HD~4209_combout\);

-- Location: FF_X65_Y44_N5
\HD~2735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2735_q\);

-- Location: FF_X66_Y44_N31
\HD~2991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2991_q\);

-- Location: FF_X65_Y44_N15
\HD~2703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2703_q\);

-- Location: FF_X66_Y44_N5
\HD~2959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2959_q\);

-- Location: LCCOMB_X65_Y44_N14
\HD~4206\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4206_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~2959_q\))) # (!\Add2~4_combout\ & (\HD~2703_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2703_q\,
	datad => \HD~2959_q\,
	combout => \HD~4206_combout\);

-- Location: LCCOMB_X66_Y44_N30
\HD~4207\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4207_combout\ = (\sector[0]~input_o\ & ((\HD~4206_combout\ & ((\HD~2991_q\))) # (!\HD~4206_combout\ & (\HD~2735_q\)))) # (!\sector[0]~input_o\ & (((\HD~4206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~2735_q\,
	datac => \HD~2991_q\,
	datad => \HD~4206_combout\,
	combout => \HD~4207_combout\);

-- Location: LCCOMB_X65_Y43_N16
\HD~4210\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4210_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~4207_combout\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~4209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~4209_combout\,
	datad => \HD~4207_combout\,
	combout => \HD~4210_combout\);

-- Location: LCCOMB_X65_Y43_N2
\HD~4213\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4213_combout\ = (\Add2~0_combout\ & ((\HD~4210_combout\ & ((\HD~4212_combout\))) # (!\HD~4210_combout\ & (\HD~4205_combout\)))) # (!\Add2~0_combout\ & (((\HD~4210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4205_combout\,
	datab => \HD~4212_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4210_combout\,
	combout => \HD~4213_combout\);

-- Location: LCCOMB_X65_Y43_N28
\HD~4224\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4224_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~4213_combout\))) # (!\Add2~6_combout\ & (\HD~4223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4223_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4213_combout\,
	combout => \HD~4224_combout\);

-- Location: LCCOMB_X65_Y43_N22
\HD~4225\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4225_combout\ = (\Add2~10_combout\ & (((\HD~4203_combout\) # (\HD~4224_combout\)))) # (!\Add2~10_combout\ & (\HD~4202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4202_combout\,
	datab => \HD~4203_combout\,
	datac => \Add2~10_combout\,
	datad => \HD~4224_combout\,
	combout => \HD~4225_combout\);

-- Location: IOIBUF_X69_Y73_N1
\data_write[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(16),
	o => \data_write[16]~input_o\);

-- Location: FF_X61_Y49_N25
\HD~2160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2160_q\);

-- Location: FF_X62_Y49_N27
\HD~2288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2288_q\);

-- Location: FF_X60_Y45_N25
\HD~2224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2224_q\);

-- Location: FF_X61_Y49_N3
\HD~2096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2096_q\);

-- Location: LCCOMB_X61_Y49_N2
\HD~4281\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4281_combout\ = (\Add2~2_combout\ & ((\HD~2224_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~2096_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2224_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2096_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4281_combout\);

-- Location: LCCOMB_X62_Y49_N26
\HD~4282\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4282_combout\ = (\Add2~0_combout\ & ((\HD~4281_combout\ & ((\HD~2288_q\))) # (!\HD~4281_combout\ & (\HD~2160_q\)))) # (!\Add2~0_combout\ & (((\HD~4281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2160_q\,
	datac => \HD~2288_q\,
	datad => \HD~4281_combout\,
	combout => \HD~4282_combout\);

-- Location: FF_X60_Y47_N11
\HD~2064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2064_q\);

-- Location: FF_X60_Y47_N1
\HD~2128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2128_q\);

-- Location: LCCOMB_X60_Y47_N10
\HD~4283\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4283_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2128_q\))) # (!\Add2~0_combout\ & (\HD~2064_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2064_q\,
	datad => \HD~2128_q\,
	combout => \HD~4283_combout\);

-- Location: FF_X61_Y47_N19
\HD~2256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2256_q\);

-- Location: FF_X61_Y47_N17
\HD~2192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2192_q\);

-- Location: LCCOMB_X61_Y47_N18
\HD~4284\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4284_combout\ = (\HD~4283_combout\ & (((\HD~2256_q\)) # (!\Add2~2_combout\))) # (!\HD~4283_combout\ & (\Add2~2_combout\ & ((\HD~2192_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4283_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2256_q\,
	datad => \HD~2192_q\,
	combout => \HD~4284_combout\);

-- Location: LCCOMB_X62_Y44_N6
\HD~4285\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4285_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~4282_combout\)) # (!\sector[0]~input_o\ & ((\HD~4284_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4282_combout\,
	datab => \Add2~4_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4284_combout\,
	combout => \HD~4285_combout\);

-- Location: FF_X59_Y45_N29
\HD~2352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2352_q\);

-- Location: LCCOMB_X58_Y45_N8
\HD~2480feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2480feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~2480feeder_combout\);

-- Location: FF_X58_Y45_N9
\HD~2480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2480feeder_combout\,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2480_q\);

-- Location: LCCOMB_X59_Y45_N28
\HD~4286\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4286_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2480_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2352_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2352_q\,
	datad => \HD~2480_q\,
	combout => \HD~4286_combout\);

-- Location: FF_X59_Y44_N29
\HD~2544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2544_q\);

-- Location: LCCOMB_X59_Y45_N26
\HD~2416feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2416feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~2416feeder_combout\);

-- Location: FF_X59_Y45_N27
\HD~2416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2416feeder_combout\,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2416_q\);

-- Location: LCCOMB_X59_Y44_N28
\HD~4287\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4287_combout\ = (\Add2~0_combout\ & ((\HD~4286_combout\ & (\HD~2544_q\)) # (!\HD~4286_combout\ & ((\HD~2416_q\))))) # (!\Add2~0_combout\ & (\HD~4286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4286_combout\,
	datac => \HD~2544_q\,
	datad => \HD~2416_q\,
	combout => \HD~4287_combout\);

-- Location: FF_X58_Y46_N13
\HD~2384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2384_q\);

-- Location: FF_X58_Y46_N7
\HD~2320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2320_q\);

-- Location: LCCOMB_X58_Y46_N6
\HD~4279\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4279_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2384_q\)) # (!\Add2~0_combout\ & ((\HD~2320_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2384_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2320_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4279_combout\);

-- Location: FF_X62_Y44_N5
\HD~2512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2512_q\);

-- Location: FF_X62_Y44_N19
\HD~2448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2448_q\);

-- Location: LCCOMB_X62_Y44_N4
\HD~4280\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4280_combout\ = (\HD~4279_combout\ & (((\HD~2512_q\)) # (!\Add2~2_combout\))) # (!\HD~4279_combout\ & (\Add2~2_combout\ & ((\HD~2448_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4279_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2512_q\,
	datad => \HD~2448_q\,
	combout => \HD~4280_combout\);

-- Location: LCCOMB_X62_Y44_N0
\HD~4288\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4288_combout\ = (\HD~4285_combout\ & ((\HD~4287_combout\) # ((!\Add2~4_combout\)))) # (!\HD~4285_combout\ & (((\HD~4280_combout\ & \Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4285_combout\,
	datab => \HD~4287_combout\,
	datac => \HD~4280_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~4288_combout\);

-- Location: FF_X66_Y49_N5
\HD~2608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2608_q\);

-- Location: FF_X66_Y49_N7
\HD~2864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2864_q\);

-- Location: FF_X67_Y49_N9
\HD~2832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2832_q\);

-- Location: FF_X67_Y49_N27
\HD~2576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2576_q\);

-- Location: LCCOMB_X67_Y49_N26
\HD~4273\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4273_combout\ = (\Add2~4_combout\ & ((\HD~2832_q\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~2576_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~2832_q\,
	datac => \HD~2576_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4273_combout\);

-- Location: LCCOMB_X66_Y49_N6
\HD~4274\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4274_combout\ = (\sector[0]~input_o\ & ((\HD~4273_combout\ & ((\HD~2864_q\))) # (!\HD~4273_combout\ & (\HD~2608_q\)))) # (!\sector[0]~input_o\ & (((\HD~4273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~2608_q\,
	datac => \HD~2864_q\,
	datad => \HD~4273_combout\,
	combout => \HD~4274_combout\);

-- Location: FF_X66_Y44_N9
\HD~2960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2960_q\);

-- Location: FF_X66_Y44_N3
\HD~2992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2992_q\);

-- Location: FF_X65_Y44_N11
\HD~2704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2704_q\);

-- Location: LCCOMB_X65_Y44_N0
\HD~2736feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2736feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~2736feeder_combout\);

-- Location: FF_X65_Y44_N1
\HD~2736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2736feeder_combout\,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2736_q\);

-- Location: LCCOMB_X65_Y44_N10
\HD~4271\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4271_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2736_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2704_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2704_q\,
	datad => \HD~2736_q\,
	combout => \HD~4271_combout\);

-- Location: LCCOMB_X66_Y44_N2
\HD~4272\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4272_combout\ = (\Add2~4_combout\ & ((\HD~4271_combout\ & ((\HD~2992_q\))) # (!\HD~4271_combout\ & (\HD~2960_q\)))) # (!\Add2~4_combout\ & (((\HD~4271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~2960_q\,
	datac => \HD~2992_q\,
	datad => \HD~4271_combout\,
	combout => \HD~4272_combout\);

-- Location: LCCOMB_X62_Y44_N22
\HD~4275\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4275_combout\ = (\Add2~2_combout\ & (((\HD~4272_combout\) # (\Add2~0_combout\)))) # (!\Add2~2_combout\ & (\HD~4274_combout\ & ((!\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4274_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~4272_combout\,
	datad => \Add2~0_combout\,
	combout => \HD~4275_combout\);

-- Location: LCCOMB_X67_Y46_N24
\HD~3024feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3024feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~3024feeder_combout\);

-- Location: FF_X67_Y46_N25
\HD~3024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~3024feeder_combout\,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3024_q\);

-- Location: FF_X67_Y46_N19
\HD~3056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3056_q\);

-- Location: FF_X68_Y46_N23
\HD~2768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2768_q\);

-- Location: LCCOMB_X68_Y46_N12
\HD~2800feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2800feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~2800feeder_combout\);

-- Location: FF_X68_Y46_N13
\HD~2800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2800feeder_combout\,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2800_q\);

-- Location: LCCOMB_X68_Y46_N22
\HD~4276\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4276_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2800_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2768_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2768_q\,
	datad => \HD~2800_q\,
	combout => \HD~4276_combout\);

-- Location: LCCOMB_X67_Y46_N18
\HD~4277\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4277_combout\ = (\Add2~4_combout\ & ((\HD~4276_combout\ & ((\HD~3056_q\))) # (!\HD~4276_combout\ & (\HD~3024_q\)))) # (!\Add2~4_combout\ & (((\HD~4276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~3024_q\,
	datac => \HD~3056_q\,
	datad => \HD~4276_combout\,
	combout => \HD~4277_combout\);

-- Location: FF_X69_Y44_N27
\HD~2896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2896_q\);

-- Location: FF_X69_Y44_N29
\HD~2640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2640_q\);

-- Location: LCCOMB_X69_Y44_N28
\HD~4269\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4269_combout\ = (\Add2~4_combout\ & ((\HD~2896_q\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~2640_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2896_q\,
	datab => \Add2~4_combout\,
	datac => \HD~2640_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4269_combout\);

-- Location: FF_X68_Y43_N1
\HD~2928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2928_q\);

-- Location: FF_X68_Y43_N7
\HD~2672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2672_q\);

-- Location: LCCOMB_X68_Y43_N0
\HD~4270\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4270_combout\ = (\sector[0]~input_o\ & ((\HD~4269_combout\ & (\HD~2928_q\)) # (!\HD~4269_combout\ & ((\HD~2672_q\))))) # (!\sector[0]~input_o\ & (\HD~4269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4269_combout\,
	datac => \HD~2928_q\,
	datad => \HD~2672_q\,
	combout => \HD~4270_combout\);

-- Location: LCCOMB_X62_Y44_N16
\HD~4278\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4278_combout\ = (\HD~4275_combout\ & (((\HD~4277_combout\)) # (!\Add2~0_combout\))) # (!\HD~4275_combout\ & (\Add2~0_combout\ & ((\HD~4270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4275_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~4277_combout\,
	datad => \HD~4270_combout\,
	combout => \HD~4278_combout\);

-- Location: LCCOMB_X62_Y44_N26
\HD~4289\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4289_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~4278_combout\))) # (!\Add2~6_combout\ & (\HD~4288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4288_combout\,
	datab => \HD~4278_combout\,
	datac => \Add2~8_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~4289_combout\);

-- Location: FF_X73_Y41_N29
\HD~3088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3088_q\);

-- Location: LCCOMB_X74_Y41_N4
\HD~3120feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3120feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~3120feeder_combout\);

-- Location: FF_X74_Y41_N5
\HD~3120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~3120feeder_combout\,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3120_q\);

-- Location: LCCOMB_X73_Y41_N28
\HD~4268\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4268_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3120_q\))) # (!\sector[0]~input_o\ & (\HD~3088_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3088_q\,
	datad => \HD~3120_q\,
	combout => \HD~4268_combout\);

-- Location: LCCOMB_X59_Y36_N4
\HD~720feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~720feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~720feeder_combout\);

-- Location: FF_X59_Y36_N5
\HD~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~720feeder_combout\,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~720_q\);

-- Location: FF_X62_Y36_N23
\HD~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~656_q\);

-- Location: LCCOMB_X62_Y36_N22
\HD~4253\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4253_combout\ = (\Add2~0_combout\ & ((\HD~720_q\) # ((\Add2~8_combout\)))) # (!\Add2~0_combout\ & (((\HD~656_q\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~720_q\,
	datac => \HD~656_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4253_combout\);

-- Location: FF_X60_Y36_N5
\HD~1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1744_q\);

-- Location: LCCOMB_X63_Y34_N22
\HD~1680feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1680feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~1680feeder_combout\);

-- Location: FF_X63_Y34_N23
\HD~1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1680feeder_combout\,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1680_q\);

-- Location: LCCOMB_X60_Y36_N4
\HD~4254\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4254_combout\ = (\HD~4253_combout\ & (((\HD~1744_q\)) # (!\Add2~8_combout\))) # (!\HD~4253_combout\ & (\Add2~8_combout\ & ((\HD~1680_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4253_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1744_q\,
	datad => \HD~1680_q\,
	combout => \HD~4254_combout\);

-- Location: FF_X70_Y34_N21
\HD~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~528_q\);

-- Location: FF_X72_Y35_N27
\HD~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~592_q\);

-- Location: LCCOMB_X70_Y34_N20
\HD~4246\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4246_combout\ = (\Add2~8_combout\ & (\Add2~0_combout\)) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & ((\HD~592_q\))) # (!\Add2~0_combout\ & (\HD~528_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~528_q\,
	datad => \HD~592_q\,
	combout => \HD~4246_combout\);

-- Location: FF_X70_Y40_N27
\HD~1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1616_q\);

-- Location: LCCOMB_X70_Y36_N6
\HD~1552feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1552feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~1552feeder_combout\);

-- Location: FF_X70_Y36_N7
\HD~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1552feeder_combout\,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1552_q\);

-- Location: LCCOMB_X70_Y40_N26
\HD~4247\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4247_combout\ = (\Add2~8_combout\ & ((\HD~4246_combout\ & (\HD~1616_q\)) # (!\HD~4246_combout\ & ((\HD~1552_q\))))) # (!\Add2~8_combout\ & (\HD~4246_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4246_combout\,
	datac => \HD~1616_q\,
	datad => \HD~1552_q\,
	combout => \HD~4247_combout\);

-- Location: LCCOMB_X55_Y39_N8
\HD~208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~208feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~208feeder_combout\);

-- Location: FF_X55_Y39_N9
\HD~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~208feeder_combout\,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~208_q\);

-- Location: FF_X50_Y41_N9
\HD~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~144_q\);

-- Location: LCCOMB_X50_Y41_N8
\HD~4248\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4248_combout\ = (\Add2~0_combout\ & ((\HD~208_q\) # ((\Add2~8_combout\)))) # (!\Add2~0_combout\ & (((\HD~144_q\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~208_q\,
	datab => \Add2~0_combout\,
	datac => \HD~144_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4248_combout\);

-- Location: FF_X55_Y36_N25
\HD~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1232_q\);

-- Location: FF_X55_Y36_N7
\HD~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1168_q\);

-- Location: LCCOMB_X55_Y36_N24
\HD~4249\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4249_combout\ = (\HD~4248_combout\ & (((\HD~1232_q\)) # (!\Add2~8_combout\))) # (!\HD~4248_combout\ & (\Add2~8_combout\ & ((\HD~1168_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4248_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1232_q\,
	datad => \HD~1168_q\,
	combout => \HD~4249_combout\);

-- Location: LCCOMB_X66_Y36_N8
\HD~1040feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1040feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~1040feeder_combout\);

-- Location: FF_X66_Y36_N9
\HD~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1040feeder_combout\,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1040_q\);

-- Location: FF_X70_Y39_N19
\HD~1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1104_q\);

-- Location: FF_X72_Y36_N19
\HD~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~16_q\);

-- Location: LCCOMB_X72_Y36_N16
\HD~80feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~80feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~80feeder_combout\);

-- Location: FF_X72_Y36_N17
\HD~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~80feeder_combout\,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~80_q\);

-- Location: LCCOMB_X72_Y36_N18
\HD~4250\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4250_combout\ = (\Add2~8_combout\ & (\Add2~0_combout\)) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & ((\HD~80_q\))) # (!\Add2~0_combout\ & (\HD~16_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~16_q\,
	datad => \HD~80_q\,
	combout => \HD~4250_combout\);

-- Location: LCCOMB_X70_Y39_N18
\HD~4251\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4251_combout\ = (\Add2~8_combout\ & ((\HD~4250_combout\ & ((\HD~1104_q\))) # (!\HD~4250_combout\ & (\HD~1040_q\)))) # (!\Add2~8_combout\ & (((\HD~4250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1040_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1104_q\,
	datad => \HD~4250_combout\,
	combout => \HD~4251_combout\);

-- Location: LCCOMB_X67_Y40_N8
\HD~4252\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4252_combout\ = (\Add2~6_combout\ & (\Add2~2_combout\)) # (!\Add2~6_combout\ & ((\Add2~2_combout\ & (\HD~4249_combout\)) # (!\Add2~2_combout\ & ((\HD~4251_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~4249_combout\,
	datad => \HD~4251_combout\,
	combout => \HD~4252_combout\);

-- Location: LCCOMB_X67_Y40_N18
\HD~4255\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4255_combout\ = (\HD~4252_combout\ & ((\HD~4254_combout\) # ((!\Add2~6_combout\)))) # (!\HD~4252_combout\ & (((\HD~4247_combout\ & \Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4254_combout\,
	datab => \HD~4247_combout\,
	datac => \HD~4252_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~4255_combout\);

-- Location: FF_X58_Y39_N31
\HD~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~976_q\);

-- Location: FF_X57_Y35_N3
\HD~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~912_q\);

-- Location: LCCOMB_X57_Y35_N2
\HD~4243\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4243_combout\ = (\Add2~8_combout\ & (((\Add2~0_combout\)))) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & (\HD~976_q\)) # (!\Add2~0_combout\ & ((\HD~912_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~976_q\,
	datab => \Add2~8_combout\,
	datac => \HD~912_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4243_combout\);

-- Location: FF_X58_Y39_N9
\HD~2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2000_q\);

-- Location: FF_X58_Y37_N29
\HD~1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1936_q\);

-- Location: LCCOMB_X58_Y39_N8
\HD~4244\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4244_combout\ = (\HD~4243_combout\ & (((\HD~2000_q\)) # (!\Add2~8_combout\))) # (!\HD~4243_combout\ & (\Add2~8_combout\ & ((\HD~1936_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4243_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~2000_q\,
	datad => \HD~1936_q\,
	combout => \HD~4244_combout\);

-- Location: FF_X65_Y39_N15
\HD~1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1808_q\);

-- Location: FF_X66_Y35_N3
\HD~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~784_q\);

-- Location: LCCOMB_X66_Y35_N2
\HD~4236\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4236_combout\ = (\Add2~8_combout\ & ((\HD~1808_q\) # ((\Add2~0_combout\)))) # (!\Add2~8_combout\ & (((\HD~784_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1808_q\,
	datab => \Add2~8_combout\,
	datac => \HD~784_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4236_combout\);

-- Location: FF_X65_Y39_N1
\HD~1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1872_q\);

-- Location: LCCOMB_X66_Y39_N18
\HD~848feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~848feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~848feeder_combout\);

-- Location: FF_X66_Y39_N19
\HD~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~848feeder_combout\,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~848_q\);

-- Location: LCCOMB_X65_Y39_N0
\HD~4237\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4237_combout\ = (\HD~4236_combout\ & (((\HD~1872_q\)) # (!\Add2~0_combout\))) # (!\HD~4236_combout\ & (\Add2~0_combout\ & ((\HD~848_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4236_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1872_q\,
	datad => \HD~848_q\,
	combout => \HD~4237_combout\);

-- Location: FF_X50_Y38_N25
\HD~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~464_q\);

-- Location: FF_X55_Y38_N15
\HD~1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1488_q\);

-- Location: FF_X55_Y38_N5
\HD~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1424_q\);

-- Location: FF_X54_Y39_N9
\HD~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~400_q\);

-- Location: LCCOMB_X54_Y39_N8
\HD~4238\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4238_combout\ = (\Add2~0_combout\ & (((\Add2~8_combout\)))) # (!\Add2~0_combout\ & ((\Add2~8_combout\ & (\HD~1424_q\)) # (!\Add2~8_combout\ & ((\HD~400_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~1424_q\,
	datac => \HD~400_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4238_combout\);

-- Location: LCCOMB_X55_Y38_N14
\HD~4239\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4239_combout\ = (\Add2~0_combout\ & ((\HD~4238_combout\ & ((\HD~1488_q\))) # (!\HD~4238_combout\ & (\HD~464_q\)))) # (!\Add2~0_combout\ & (((\HD~4238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~464_q\,
	datac => \HD~1488_q\,
	datad => \HD~4238_combout\,
	combout => \HD~4239_combout\);

-- Location: FF_X65_Y34_N9
\HD~1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1296_q\);

-- Location: FF_X66_Y34_N23
\HD~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~272_q\);

-- Location: LCCOMB_X66_Y34_N22
\HD~4240\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4240_combout\ = (\Add2~0_combout\ & (((\Add2~8_combout\)))) # (!\Add2~0_combout\ & ((\Add2~8_combout\ & (\HD~1296_q\)) # (!\Add2~8_combout\ & ((\HD~272_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1296_q\,
	datab => \Add2~0_combout\,
	datac => \HD~272_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4240_combout\);

-- Location: FF_X67_Y35_N19
\HD~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1360_q\);

-- Location: LCCOMB_X66_Y39_N28
\HD~336feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~336feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~336feeder_combout\);

-- Location: FF_X66_Y39_N29
\HD~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~336feeder_combout\,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~336_q\);

-- Location: LCCOMB_X67_Y35_N18
\HD~4241\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4241_combout\ = (\Add2~0_combout\ & ((\HD~4240_combout\ & (\HD~1360_q\)) # (!\HD~4240_combout\ & ((\HD~336_q\))))) # (!\Add2~0_combout\ & (\HD~4240_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4240_combout\,
	datac => \HD~1360_q\,
	datad => \HD~336_q\,
	combout => \HD~4241_combout\);

-- Location: LCCOMB_X59_Y38_N30
\HD~4242\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4242_combout\ = (\Add2~6_combout\ & (((\Add2~2_combout\)))) # (!\Add2~6_combout\ & ((\Add2~2_combout\ & (\HD~4239_combout\)) # (!\Add2~2_combout\ & ((\HD~4241_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4239_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4241_combout\,
	datad => \Add2~2_combout\,
	combout => \HD~4242_combout\);

-- Location: LCCOMB_X62_Y44_N12
\HD~4245\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4245_combout\ = (\Add2~6_combout\ & ((\HD~4242_combout\ & (\HD~4244_combout\)) # (!\HD~4242_combout\ & ((\HD~4237_combout\))))) # (!\Add2~6_combout\ & (((\HD~4242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4244_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4237_combout\,
	datad => \HD~4242_combout\,
	combout => \HD~4245_combout\);

-- Location: LCCOMB_X62_Y44_N30
\HD~4256\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4256_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\) # (\HD~4245_combout\)))) # (!\Add2~4_combout\ & (\HD~4255_combout\ & (!\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4255_combout\,
	datab => \Add2~4_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4245_combout\,
	combout => \HD~4256_combout\);

-- Location: FF_X69_Y34_N29
\HD~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~560_q\);

-- Location: FF_X69_Y34_N11
\HD~1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1584_q\);

-- Location: LCCOMB_X69_Y34_N28
\HD~4226\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4226_combout\ = (\Add2~8_combout\ & ((\Add2~2_combout\) # ((\HD~1584_q\)))) # (!\Add2~8_combout\ & (!\Add2~2_combout\ & (\HD~560_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~560_q\,
	datad => \HD~1584_q\,
	combout => \HD~4226_combout\);

-- Location: FF_X73_Y36_N17
\HD~1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1712_q\);

-- Location: LCCOMB_X74_Y41_N18
\HD~688feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~688feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~688feeder_combout\);

-- Location: FF_X74_Y41_N19
\HD~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~688feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~688_q\);

-- Location: LCCOMB_X73_Y36_N16
\HD~4227\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4227_combout\ = (\HD~4226_combout\ & (((\HD~1712_q\)) # (!\Add2~2_combout\))) # (!\HD~4226_combout\ & (\Add2~2_combout\ & ((\HD~688_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4226_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~1712_q\,
	datad => \HD~688_q\,
	combout => \HD~4227_combout\);

-- Location: FF_X65_Y42_N3
\HD~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~624_q\);

-- Location: FF_X62_Y38_N5
\HD~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~752_q\);

-- Location: LCCOMB_X65_Y42_N2
\HD~4233\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4233_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~752_q\))) # (!\Add2~2_combout\ & (\HD~624_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~624_q\,
	datad => \HD~752_q\,
	combout => \HD~4233_combout\);

-- Location: FF_X62_Y38_N23
\HD~1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1776_q\);

-- Location: LCCOMB_X67_Y38_N22
\HD~1648feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1648feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~1648feeder_combout\);

-- Location: FF_X67_Y38_N23
\HD~1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1648feeder_combout\,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1648_q\);

-- Location: LCCOMB_X62_Y38_N22
\HD~4234\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4234_combout\ = (\Add2~8_combout\ & ((\HD~4233_combout\ & (\HD~1776_q\)) # (!\HD~4233_combout\ & ((\HD~1648_q\))))) # (!\Add2~8_combout\ & (\HD~4233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4233_combout\,
	datac => \HD~1776_q\,
	datad => \HD~1648_q\,
	combout => \HD~4234_combout\);

-- Location: FF_X57_Y42_N5
\HD~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~176_q\);

-- Location: FF_X62_Y42_N1
\HD~1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1200_q\);

-- Location: FF_X61_Y42_N21
\HD~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1072_q\);

-- Location: FF_X61_Y42_N31
\HD~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~48_q\);

-- Location: LCCOMB_X61_Y42_N30
\HD~4230\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4230_combout\ = (\Add2~2_combout\ & (((\Add2~8_combout\)))) # (!\Add2~2_combout\ & ((\Add2~8_combout\ & (\HD~1072_q\)) # (!\Add2~8_combout\ & ((\HD~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~1072_q\,
	datac => \HD~48_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4230_combout\);

-- Location: LCCOMB_X62_Y42_N0
\HD~4231\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4231_combout\ = (\Add2~2_combout\ & ((\HD~4230_combout\ & ((\HD~1200_q\))) # (!\HD~4230_combout\ & (\HD~176_q\)))) # (!\Add2~2_combout\ & (((\HD~4230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~176_q\,
	datab => \Add2~2_combout\,
	datac => \HD~1200_q\,
	datad => \HD~4230_combout\,
	combout => \HD~4231_combout\);

-- Location: LCCOMB_X69_Y41_N4
\HD~1136feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1136feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~1136feeder_combout\);

-- Location: FF_X69_Y41_N5
\HD~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1136feeder_combout\,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1136_q\);

-- Location: FF_X62_Y42_N31
\HD~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1264_q\);

-- Location: FF_X65_Y42_N25
\HD~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~112_q\);

-- Location: FF_X57_Y42_N3
\HD~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~240_q\);

-- Location: LCCOMB_X65_Y42_N24
\HD~4228\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4228_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~240_q\))) # (!\Add2~2_combout\ & (\HD~112_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~112_q\,
	datad => \HD~240_q\,
	combout => \HD~4228_combout\);

-- Location: LCCOMB_X62_Y42_N30
\HD~4229\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4229_combout\ = (\Add2~8_combout\ & ((\HD~4228_combout\ & ((\HD~1264_q\))) # (!\HD~4228_combout\ & (\HD~1136_q\)))) # (!\Add2~8_combout\ & (((\HD~4228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1136_q\,
	datac => \HD~1264_q\,
	datad => \HD~4228_combout\,
	combout => \HD~4229_combout\);

-- Location: LCCOMB_X62_Y44_N24
\HD~4232\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4232_combout\ = (\Add2~6_combout\ & (((\Add2~0_combout\)))) # (!\Add2~6_combout\ & ((\Add2~0_combout\ & ((\HD~4229_combout\))) # (!\Add2~0_combout\ & (\HD~4231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4231_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4229_combout\,
	combout => \HD~4232_combout\);

-- Location: LCCOMB_X62_Y44_N2
\HD~4235\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4235_combout\ = (\Add2~6_combout\ & ((\HD~4232_combout\ & ((\HD~4234_combout\))) # (!\HD~4232_combout\ & (\HD~4227_combout\)))) # (!\Add2~6_combout\ & (((\HD~4232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4227_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4234_combout\,
	datad => \HD~4232_combout\,
	combout => \HD~4235_combout\);

-- Location: FF_X65_Y33_N19
\HD~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~816_q\);

-- Location: LCCOMB_X66_Y33_N18
\HD~1840feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1840feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~1840feeder_combout\);

-- Location: FF_X66_Y33_N19
\HD~1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1840feeder_combout\,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1840_q\);

-- Location: LCCOMB_X65_Y33_N18
\HD~4257\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4257_combout\ = (\Add2~8_combout\ & ((\Add2~2_combout\) # ((\HD~1840_q\)))) # (!\Add2~8_combout\ & (!\Add2~2_combout\ & (\HD~816_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~816_q\,
	datad => \HD~1840_q\,
	combout => \HD~4257_combout\);

-- Location: FF_X58_Y33_N21
\HD~1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1968_q\);

-- Location: LCCOMB_X60_Y33_N8
\HD~944feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~944feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~944feeder_combout\);

-- Location: FF_X60_Y33_N9
\HD~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~944feeder_combout\,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~944_q\);

-- Location: LCCOMB_X58_Y33_N20
\HD~4258\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4258_combout\ = (\HD~4257_combout\ & (((\HD~1968_q\)) # (!\Add2~2_combout\))) # (!\HD~4257_combout\ & (\Add2~2_combout\ & ((\HD~944_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4257_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~1968_q\,
	datad => \HD~944_q\,
	combout => \HD~4258_combout\);

-- Location: LCCOMB_X61_Y33_N24
\HD~432feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~432feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~432feeder_combout\);

-- Location: FF_X61_Y33_N25
\HD~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~432feeder_combout\,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~432_q\);

-- Location: FF_X58_Y35_N21
\HD~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1456_q\);

-- Location: FF_X61_Y33_N27
\HD~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~304_q\);

-- Location: FF_X62_Y33_N5
\HD~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1328_q\);

-- Location: LCCOMB_X61_Y33_N26
\HD~4261\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4261_combout\ = (\Add2~2_combout\ & (\Add2~8_combout\)) # (!\Add2~2_combout\ & ((\Add2~8_combout\ & ((\HD~1328_q\))) # (!\Add2~8_combout\ & (\HD~304_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~304_q\,
	datad => \HD~1328_q\,
	combout => \HD~4261_combout\);

-- Location: LCCOMB_X58_Y35_N20
\HD~4262\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4262_combout\ = (\Add2~2_combout\ & ((\HD~4261_combout\ & ((\HD~1456_q\))) # (!\HD~4261_combout\ & (\HD~432_q\)))) # (!\Add2~2_combout\ & (((\HD~4261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~432_q\,
	datab => \Add2~2_combout\,
	datac => \HD~1456_q\,
	datad => \HD~4261_combout\,
	combout => \HD~4262_combout\);

-- Location: LCCOMB_X68_Y41_N18
\HD~1392feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1392feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~1392feeder_combout\);

-- Location: FF_X68_Y41_N19
\HD~1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1392feeder_combout\,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1392_q\);

-- Location: FF_X65_Y41_N29
\HD~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~368_q\);

-- Location: LCCOMB_X65_Y41_N28
\HD~4259\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4259_combout\ = (\Add2~2_combout\ & (((\Add2~8_combout\)))) # (!\Add2~2_combout\ & ((\Add2~8_combout\ & (\HD~1392_q\)) # (!\Add2~8_combout\ & ((\HD~368_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~1392_q\,
	datac => \HD~368_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4259_combout\);

-- Location: FF_X61_Y41_N29
\HD~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1520_q\);

-- Location: LCCOMB_X57_Y41_N26
\HD~496feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~496feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~496feeder_combout\);

-- Location: FF_X57_Y41_N27
\HD~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~496feeder_combout\,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~496_q\);

-- Location: LCCOMB_X61_Y41_N28
\HD~4260\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4260_combout\ = (\Add2~2_combout\ & ((\HD~4259_combout\ & (\HD~1520_q\)) # (!\HD~4259_combout\ & ((\HD~496_q\))))) # (!\Add2~2_combout\ & (\HD~4259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4259_combout\,
	datac => \HD~1520_q\,
	datad => \HD~496_q\,
	combout => \HD~4260_combout\);

-- Location: LCCOMB_X62_Y44_N8
\HD~4263\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4263_combout\ = (\Add2~6_combout\ & (((\Add2~0_combout\)))) # (!\Add2~6_combout\ & ((\Add2~0_combout\ & ((\HD~4260_combout\))) # (!\Add2~0_combout\ & (\HD~4262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4262_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4260_combout\,
	combout => \HD~4263_combout\);

-- Location: LCCOMB_X58_Y41_N20
\HD~1904feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1904feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD~1904feeder_combout\);

-- Location: FF_X58_Y41_N21
\HD~1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1904feeder_combout\,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1904_q\);

-- Location: FF_X65_Y41_N15
\HD~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~880_q\);

-- Location: LCCOMB_X65_Y41_N14
\HD~4264\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4264_combout\ = (\Add2~2_combout\ & (((\Add2~8_combout\)))) # (!\Add2~2_combout\ & ((\Add2~8_combout\ & (\HD~1904_q\)) # (!\Add2~8_combout\ & ((\HD~880_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~1904_q\,
	datac => \HD~880_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4264_combout\);

-- Location: FF_X63_Y42_N21
\HD~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1008_q\);

-- Location: FF_X63_Y42_N23
\HD~2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2032_q\);

-- Location: LCCOMB_X63_Y42_N22
\HD~4265\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4265_combout\ = (\HD~4264_combout\ & (((\HD~2032_q\) # (!\Add2~2_combout\)))) # (!\HD~4264_combout\ & (\HD~1008_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4264_combout\,
	datab => \HD~1008_q\,
	datac => \HD~2032_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4265_combout\);

-- Location: LCCOMB_X62_Y44_N10
\HD~4266\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4266_combout\ = (\HD~4263_combout\ & (((\HD~4265_combout\) # (!\Add2~6_combout\)))) # (!\HD~4263_combout\ & (\HD~4258_combout\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4258_combout\,
	datab => \HD~4263_combout\,
	datac => \HD~4265_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~4266_combout\);

-- Location: LCCOMB_X62_Y44_N20
\HD~4267\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4267_combout\ = (\HD~4256_combout\ & (((\HD~4266_combout\) # (!\sector[0]~input_o\)))) # (!\HD~4256_combout\ & (\HD~4235_combout\ & (\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4256_combout\,
	datab => \HD~4235_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4266_combout\,
	combout => \HD~4267_combout\);

-- Location: LCCOMB_X62_Y44_N28
\HD~4290\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4290_combout\ = (\Add2~10_combout\ & ((\HD~4289_combout\) # ((\HD~4268_combout\)))) # (!\Add2~10_combout\ & (((\HD~4267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4289_combout\,
	datab => \HD~4268_combout\,
	datac => \Add2~10_combout\,
	datad => \HD~4267_combout\,
	combout => \HD~4290_combout\);

-- Location: IOIBUF_X72_Y73_N1
\data_write[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(17),
	o => \data_write[17]~input_o\);

-- Location: FF_X73_Y41_N9
\HD~3089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3089_q\);

-- Location: LCCOMB_X73_Y41_N6
\HD~3121feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3121feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~3121feeder_combout\);

-- Location: FF_X73_Y41_N7
\HD~3121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~3121feeder_combout\,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3121_q\);

-- Location: LCCOMB_X73_Y41_N8
\HD~4333\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4333_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3121_q\))) # (!\sector[0]~input_o\ & (\HD~3089_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3089_q\,
	datad => \HD~3121_q\,
	combout => \HD~4333_combout\);

-- Location: FF_X66_Y39_N15
\HD~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~337_q\);

-- Location: LCCOMB_X68_Y37_N16
\HD~1361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1361feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~1361feeder_combout\);

-- Location: FF_X68_Y37_N17
\HD~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1361feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1361_q\);

-- Location: LCCOMB_X66_Y39_N14
\HD~4293\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4293_combout\ = (\sector[0]~input_o\ & (\Add2~8_combout\)) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~1361_q\))) # (!\Add2~8_combout\ & (\HD~337_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~8_combout\,
	datac => \HD~337_q\,
	datad => \HD~1361_q\,
	combout => \HD~4293_combout\);

-- Location: FF_X68_Y41_N13
\HD~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1393_q\);

-- Location: FF_X72_Y41_N13
\HD~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~369_q\);

-- Location: LCCOMB_X68_Y41_N12
\HD~4294\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4294_combout\ = (\HD~4293_combout\ & (((\HD~1393_q\)) # (!\sector[0]~input_o\))) # (!\HD~4293_combout\ & (\sector[0]~input_o\ & ((\HD~369_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4293_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1393_q\,
	datad => \HD~369_q\,
	combout => \HD~4294_combout\);

-- Location: LCCOMB_X65_Y42_N12
\HD~113feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~113feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~113feeder_combout\);

-- Location: FF_X65_Y42_N13
\HD~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~113feeder_combout\,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~113_q\);

-- Location: FF_X69_Y41_N7
\HD~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1137_q\);

-- Location: LCCOMB_X54_Y36_N14
\HD~1105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1105feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~1105feeder_combout\);

-- Location: FF_X54_Y36_N15
\HD~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1105feeder_combout\,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1105_q\);

-- Location: FF_X56_Y41_N27
\HD~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~81_q\);

-- Location: LCCOMB_X56_Y41_N26
\HD~4295\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4295_combout\ = (\Add2~8_combout\ & ((\HD~1105_q\) # ((\sector[0]~input_o\)))) # (!\Add2~8_combout\ & (((\HD~81_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1105_q\,
	datab => \Add2~8_combout\,
	datac => \HD~81_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4295_combout\);

-- Location: LCCOMB_X69_Y41_N6
\HD~4296\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4296_combout\ = (\sector[0]~input_o\ & ((\HD~4295_combout\ & ((\HD~1137_q\))) # (!\HD~4295_combout\ & (\HD~113_q\)))) # (!\sector[0]~input_o\ & (((\HD~4295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~113_q\,
	datac => \HD~1137_q\,
	datad => \HD~4295_combout\,
	combout => \HD~4296_combout\);

-- Location: LCCOMB_X69_Y37_N6
\HD~4297\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4297_combout\ = (\Add2~6_combout\ & (((\Add2~4_combout\)))) # (!\Add2~6_combout\ & ((\Add2~4_combout\ & (\HD~4294_combout\)) # (!\Add2~4_combout\ & ((\HD~4296_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4294_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4296_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~4297_combout\);

-- Location: FF_X66_Y37_N23
\HD~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~593_q\);

-- Location: FF_X59_Y41_N11
\HD~1617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1617_q\);

-- Location: LCCOMB_X66_Y37_N22
\HD~4291\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4291_combout\ = (\sector[0]~input_o\ & (\Add2~8_combout\)) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~1617_q\))) # (!\Add2~8_combout\ & (\HD~593_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~8_combout\,
	datac => \HD~593_q\,
	datad => \HD~1617_q\,
	combout => \HD~4291_combout\);

-- Location: FF_X69_Y37_N21
\HD~1649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1649_q\);

-- Location: FF_X66_Y38_N7
\HD~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~625_q\);

-- Location: LCCOMB_X69_Y37_N20
\HD~4292\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4292_combout\ = (\sector[0]~input_o\ & ((\HD~4291_combout\ & (\HD~1649_q\)) # (!\HD~4291_combout\ & ((\HD~625_q\))))) # (!\sector[0]~input_o\ & (\HD~4291_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4291_combout\,
	datac => \HD~1649_q\,
	datad => \HD~625_q\,
	combout => \HD~4292_combout\);

-- Location: FF_X73_Y39_N21
\HD~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~881_q\);

-- Location: FF_X72_Y39_N17
\HD~1905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1905_q\);

-- Location: LCCOMB_X69_Y40_N18
\HD~1873feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1873feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~1873feeder_combout\);

-- Location: FF_X69_Y40_N19
\HD~1873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1873feeder_combout\,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1873_q\);

-- Location: FF_X68_Y39_N31
\HD~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~849_q\);

-- Location: LCCOMB_X68_Y39_N30
\HD~4298\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4298_combout\ = (\sector[0]~input_o\ & (((\Add2~8_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & (\HD~1873_q\)) # (!\Add2~8_combout\ & ((\HD~849_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1873_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~849_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4298_combout\);

-- Location: LCCOMB_X72_Y39_N16
\HD~4299\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4299_combout\ = (\sector[0]~input_o\ & ((\HD~4298_combout\ & ((\HD~1905_q\))) # (!\HD~4298_combout\ & (\HD~881_q\)))) # (!\sector[0]~input_o\ & (((\HD~4298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~881_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~1905_q\,
	datad => \HD~4298_combout\,
	combout => \HD~4299_combout\);

-- Location: LCCOMB_X69_Y37_N8
\HD~4300\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4300_combout\ = (\HD~4297_combout\ & (((\HD~4299_combout\) # (!\Add2~6_combout\)))) # (!\HD~4297_combout\ & (\HD~4292_combout\ & (\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4297_combout\,
	datab => \HD~4292_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4299_combout\,
	combout => \HD~4300_combout\);

-- Location: LCCOMB_X70_Y33_N24
\HD~945feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~945feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~945feeder_combout\);

-- Location: FF_X70_Y33_N25
\HD~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~945feeder_combout\,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~945_q\);

-- Location: FF_X58_Y33_N25
\HD~1969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1969_q\);

-- Location: FF_X68_Y38_N5
\HD~1713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1713_q\);

-- Location: FF_X62_Y34_N25
\HD~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~689_q\);

-- Location: LCCOMB_X62_Y34_N24
\HD~4308\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4308_combout\ = (\Add2~4_combout\ & (((\Add2~8_combout\)))) # (!\Add2~4_combout\ & ((\Add2~8_combout\ & (\HD~1713_q\)) # (!\Add2~8_combout\ & ((\HD~689_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1713_q\,
	datab => \Add2~4_combout\,
	datac => \HD~689_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4308_combout\);

-- Location: LCCOMB_X58_Y33_N24
\HD~4309\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4309_combout\ = (\Add2~4_combout\ & ((\HD~4308_combout\ & ((\HD~1969_q\))) # (!\HD~4308_combout\ & (\HD~945_q\)))) # (!\Add2~4_combout\ & (((\HD~4308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~945_q\,
	datac => \HD~1969_q\,
	datad => \HD~4308_combout\,
	combout => \HD~4309_combout\);

-- Location: FF_X57_Y35_N21
\HD~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~913_q\);

-- Location: FF_X58_Y33_N15
\HD~1937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1937_q\);

-- Location: FF_X58_Y34_N19
\HD~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~657_q\);

-- Location: LCCOMB_X60_Y34_N28
\HD~1681feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1681feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~1681feeder_combout\);

-- Location: FF_X60_Y34_N29
\HD~1681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1681feeder_combout\,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1681_q\);

-- Location: LCCOMB_X58_Y34_N18
\HD~4303\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4303_combout\ = (\Add2~8_combout\ & ((\Add2~4_combout\) # ((\HD~1681_q\)))) # (!\Add2~8_combout\ & (!\Add2~4_combout\ & (\HD~657_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~657_q\,
	datad => \HD~1681_q\,
	combout => \HD~4303_combout\);

-- Location: LCCOMB_X58_Y33_N14
\HD~4304\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4304_combout\ = (\Add2~4_combout\ & ((\HD~4303_combout\ & ((\HD~1937_q\))) # (!\HD~4303_combout\ & (\HD~913_q\)))) # (!\Add2~4_combout\ & (((\HD~4303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~913_q\,
	datac => \HD~1937_q\,
	datad => \HD~4303_combout\,
	combout => \HD~4304_combout\);

-- Location: FF_X59_Y34_N15
\HD~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~145_q\);

-- Location: FF_X56_Y34_N27
\HD~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1169_q\);

-- Location: LCCOMB_X59_Y34_N14
\HD~4305\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4305_combout\ = (\Add2~4_combout\ & (\Add2~8_combout\)) # (!\Add2~4_combout\ & ((\Add2~8_combout\ & ((\HD~1169_q\))) # (!\Add2~8_combout\ & (\HD~145_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~145_q\,
	datad => \HD~1169_q\,
	combout => \HD~4305_combout\);

-- Location: FF_X58_Y35_N25
\HD~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1425_q\);

-- Location: FF_X60_Y43_N27
\HD~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~401_q\);

-- Location: LCCOMB_X58_Y35_N24
\HD~4306\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4306_combout\ = (\HD~4305_combout\ & (((\HD~1425_q\)) # (!\Add2~4_combout\))) # (!\HD~4305_combout\ & (\Add2~4_combout\ & ((\HD~401_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4305_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1425_q\,
	datad => \HD~401_q\,
	combout => \HD~4306_combout\);

-- Location: LCCOMB_X58_Y35_N26
\HD~4307\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4307_combout\ = (\sector[0]~input_o\ & (((\Add2~6_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~6_combout\ & (\HD~4304_combout\)) # (!\Add2~6_combout\ & ((\HD~4306_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4304_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4306_combout\,
	combout => \HD~4307_combout\);

-- Location: FF_X58_Y36_N3
\HD~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~177_q\);

-- Location: LCCOMB_X63_Y43_N20
\HD~1201feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1201feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~1201feeder_combout\);

-- Location: FF_X63_Y43_N21
\HD~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1201feeder_combout\,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1201_q\);

-- Location: LCCOMB_X58_Y36_N2
\HD~4301\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4301_combout\ = (\Add2~4_combout\ & (\Add2~8_combout\)) # (!\Add2~4_combout\ & ((\Add2~8_combout\ & ((\HD~1201_q\))) # (!\Add2~8_combout\ & (\HD~177_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~177_q\,
	datad => \HD~1201_q\,
	combout => \HD~4301_combout\);

-- Location: FF_X58_Y35_N7
\HD~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1457_q\);

-- Location: LCCOMB_X58_Y36_N24
\HD~433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~433feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~433feeder_combout\);

-- Location: FF_X58_Y36_N25
\HD~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~433feeder_combout\,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~433_q\);

-- Location: LCCOMB_X58_Y35_N6
\HD~4302\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4302_combout\ = (\HD~4301_combout\ & (((\HD~1457_q\)) # (!\Add2~4_combout\))) # (!\HD~4301_combout\ & (\Add2~4_combout\ & ((\HD~433_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4301_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1457_q\,
	datad => \HD~433_q\,
	combout => \HD~4302_combout\);

-- Location: LCCOMB_X58_Y35_N4
\HD~4310\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4310_combout\ = (\sector[0]~input_o\ & ((\HD~4307_combout\ & (\HD~4309_combout\)) # (!\HD~4307_combout\ & ((\HD~4302_combout\))))) # (!\sector[0]~input_o\ & (((\HD~4307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4309_combout\,
	datac => \HD~4307_combout\,
	datad => \HD~4302_combout\,
	combout => \HD~4310_combout\);

-- Location: LCCOMB_X66_Y35_N4
\HD~785feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~785feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~785feeder_combout\);

-- Location: FF_X66_Y35_N5
\HD~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~785feeder_combout\,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~785_q\);

-- Location: FF_X70_Y33_N19
\HD~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~817_q\);

-- Location: FF_X66_Y41_N5
\HD~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~529_q\);

-- Location: FF_X66_Y41_N3
\HD~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~561_q\);

-- Location: LCCOMB_X66_Y41_N4
\HD~4311\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4311_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~561_q\))) # (!\sector[0]~input_o\ & (\HD~529_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~529_q\,
	datad => \HD~561_q\,
	combout => \HD~4311_combout\);

-- Location: LCCOMB_X70_Y33_N18
\HD~4312\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4312_combout\ = (\Add2~4_combout\ & ((\HD~4311_combout\ & ((\HD~817_q\))) # (!\HD~4311_combout\ & (\HD~785_q\)))) # (!\Add2~4_combout\ & (((\HD~4311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~785_q\,
	datac => \HD~817_q\,
	datad => \HD~4311_combout\,
	combout => \HD~4312_combout\);

-- Location: FF_X63_Y32_N27
\HD~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1553_q\);

-- Location: FF_X63_Y32_N25
\HD~1585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1585_q\);

-- Location: LCCOMB_X63_Y32_N26
\HD~4318\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4318_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1585_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1553_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1553_q\,
	datad => \HD~1585_q\,
	combout => \HD~4318_combout\);

-- Location: FF_X65_Y32_N27
\HD~1841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1841_q\);

-- Location: LCCOMB_X65_Y32_N24
\HD~1809feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1809feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~1809feeder_combout\);

-- Location: FF_X65_Y32_N25
\HD~1809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1809feeder_combout\,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1809_q\);

-- Location: LCCOMB_X65_Y32_N26
\HD~4319\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4319_combout\ = (\Add2~4_combout\ & ((\HD~4318_combout\ & (\HD~1841_q\)) # (!\HD~4318_combout\ & ((\HD~1809_q\))))) # (!\Add2~4_combout\ & (\HD~4318_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4318_combout\,
	datac => \HD~1841_q\,
	datad => \HD~1809_q\,
	combout => \HD~4319_combout\);

-- Location: FF_X61_Y32_N27
\HD~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1041_q\);

-- Location: FF_X61_Y32_N25
\HD~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1073_q\);

-- Location: LCCOMB_X61_Y32_N26
\HD~4313\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4313_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~1073_q\))) # (!\sector[0]~input_o\ & (\HD~1041_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1041_q\,
	datad => \HD~1073_q\,
	combout => \HD~4313_combout\);

-- Location: FF_X62_Y32_N17
\HD~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1329_q\);

-- Location: FF_X62_Y32_N7
\HD~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1297_q\);

-- Location: LCCOMB_X62_Y32_N16
\HD~4314\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4314_combout\ = (\Add2~4_combout\ & ((\HD~4313_combout\ & (\HD~1329_q\)) # (!\HD~4313_combout\ & ((\HD~1297_q\))))) # (!\Add2~4_combout\ & (\HD~4313_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4313_combout\,
	datac => \HD~1329_q\,
	datad => \HD~1297_q\,
	combout => \HD~4314_combout\);

-- Location: FF_X58_Y43_N19
\HD~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~17_q\);

-- Location: FF_X58_Y43_N1
\HD~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~49_q\);

-- Location: LCCOMB_X58_Y43_N18
\HD~4315\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4315_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~49_q\))) # (!\sector[0]~input_o\ & (\HD~17_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~17_q\,
	datad => \HD~49_q\,
	combout => \HD~4315_combout\);

-- Location: FF_X55_Y34_N3
\HD~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~305_q\);

-- Location: FF_X55_Y34_N25
\HD~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~273_q\);

-- Location: LCCOMB_X55_Y34_N2
\HD~4316\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4316_combout\ = (\HD~4315_combout\ & (((\HD~305_q\)) # (!\Add2~4_combout\))) # (!\HD~4315_combout\ & (\Add2~4_combout\ & ((\HD~273_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4315_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~305_q\,
	datad => \HD~273_q\,
	combout => \HD~4316_combout\);

-- Location: LCCOMB_X57_Y41_N12
\HD~4317\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4317_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~4314_combout\)) # (!\Add2~8_combout\ & ((\HD~4316_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~4314_combout\,
	datad => \HD~4316_combout\,
	combout => \HD~4317_combout\);

-- Location: LCCOMB_X63_Y37_N6
\HD~4320\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4320_combout\ = (\Add2~6_combout\ & ((\HD~4317_combout\ & ((\HD~4319_combout\))) # (!\HD~4317_combout\ & (\HD~4312_combout\)))) # (!\Add2~6_combout\ & (((\HD~4317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4312_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4319_combout\,
	datad => \HD~4317_combout\,
	combout => \HD~4320_combout\);

-- Location: LCCOMB_X63_Y37_N8
\HD~4321\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4321_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~4310_combout\)) # (!\Add2~2_combout\ & ((\HD~4320_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4310_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4320_combout\,
	combout => \HD~4321_combout\);

-- Location: LCCOMB_X63_Y38_N10
\HD~1777feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1777feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~1777feeder_combout\);

-- Location: FF_X63_Y38_N11
\HD~1777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1777feeder_combout\,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1777_q\);

-- Location: FF_X59_Y38_N19
\HD~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1265_q\);

-- Location: LCCOMB_X56_Y42_N10
\HD~1521feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1521feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~1521feeder_combout\);

-- Location: FF_X56_Y42_N11
\HD~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1521feeder_combout\,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1521_q\);

-- Location: LCCOMB_X59_Y38_N18
\HD~4329\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4329_combout\ = (\Add2~4_combout\ & ((\Add2~6_combout\) # ((\HD~1521_q\)))) # (!\Add2~4_combout\ & (!\Add2~6_combout\ & (\HD~1265_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1265_q\,
	datad => \HD~1521_q\,
	combout => \HD~4329_combout\);

-- Location: FF_X58_Y41_N23
\HD~2033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2033_q\);

-- Location: LCCOMB_X58_Y41_N22
\HD~4330\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4330_combout\ = (\HD~4329_combout\ & (((\HD~2033_q\) # (!\Add2~6_combout\)))) # (!\HD~4329_combout\ & (\HD~1777_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1777_q\,
	datab => \HD~4329_combout\,
	datac => \HD~2033_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4330_combout\);

-- Location: FF_X59_Y38_N25
\HD~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~241_q\);

-- Location: LCCOMB_X57_Y41_N14
\HD~497feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~497feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~497feeder_combout\);

-- Location: FF_X57_Y41_N15
\HD~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~497feeder_combout\,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~497_q\);

-- Location: LCCOMB_X59_Y38_N24
\HD~4322\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4322_combout\ = (\Add2~4_combout\ & ((\Add2~6_combout\) # ((\HD~497_q\)))) # (!\Add2~4_combout\ & (!\Add2~6_combout\ & (\HD~241_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~241_q\,
	datad => \HD~497_q\,
	combout => \HD~4322_combout\);

-- Location: FF_X58_Y38_N23
\HD~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1009_q\);

-- Location: FF_X58_Y38_N13
\HD~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~753_q\);

-- Location: LCCOMB_X58_Y38_N22
\HD~4323\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4323_combout\ = (\Add2~6_combout\ & ((\HD~4322_combout\ & (\HD~1009_q\)) # (!\HD~4322_combout\ & ((\HD~753_q\))))) # (!\Add2~6_combout\ & (\HD~4322_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4322_combout\,
	datac => \HD~1009_q\,
	datad => \HD~753_q\,
	combout => \HD~4323_combout\);

-- Location: FF_X58_Y34_N29
\HD~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~721_q\);

-- Location: FF_X50_Y41_N27
\HD~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~465_q\);

-- Location: FF_X55_Y39_N27
\HD~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~209_q\);

-- Location: LCCOMB_X55_Y39_N26
\HD~4326\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4326_combout\ = (\Add2~4_combout\ & ((\HD~465_q\) # ((\Add2~6_combout\)))) # (!\Add2~4_combout\ & (((\HD~209_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~465_q\,
	datab => \Add2~4_combout\,
	datac => \HD~209_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4326_combout\);

-- Location: FF_X58_Y39_N21
\HD~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~977_q\);

-- Location: LCCOMB_X58_Y39_N20
\HD~4327\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4327_combout\ = (\HD~4326_combout\ & (((\HD~977_q\) # (!\Add2~6_combout\)))) # (!\HD~4326_combout\ & (\HD~721_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~721_q\,
	datab => \HD~4326_combout\,
	datac => \HD~977_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4327_combout\);

-- Location: FF_X54_Y36_N1
\HD~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1233_q\);

-- Location: LCCOMB_X54_Y37_N28
\HD~1489feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1489feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~1489feeder_combout\);

-- Location: FF_X54_Y37_N29
\HD~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1489feeder_combout\,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1489_q\);

-- Location: LCCOMB_X54_Y36_N0
\HD~4324\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4324_combout\ = (\Add2~6_combout\ & (\Add2~4_combout\)) # (!\Add2~6_combout\ & ((\Add2~4_combout\ & ((\HD~1489_q\))) # (!\Add2~4_combout\ & (\HD~1233_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1233_q\,
	datad => \HD~1489_q\,
	combout => \HD~4324_combout\);

-- Location: FF_X58_Y39_N11
\HD~2001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2001_q\);

-- Location: FF_X59_Y41_N5
\HD~1745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1745_q\);

-- Location: LCCOMB_X58_Y39_N10
\HD~4325\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4325_combout\ = (\HD~4324_combout\ & (((\HD~2001_q\)) # (!\Add2~6_combout\))) # (!\HD~4324_combout\ & (\Add2~6_combout\ & ((\HD~1745_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4324_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~2001_q\,
	datad => \HD~1745_q\,
	combout => \HD~4325_combout\);

-- Location: LCCOMB_X58_Y39_N14
\HD~4328\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4328_combout\ = (\sector[0]~input_o\ & (((\Add2~8_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~4325_combout\))) # (!\Add2~8_combout\ & (\HD~4327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4327_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4325_combout\,
	combout => \HD~4328_combout\);

-- Location: LCCOMB_X58_Y41_N16
\HD~4331\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4331_combout\ = (\HD~4328_combout\ & ((\HD~4330_combout\) # ((!\sector[0]~input_o\)))) # (!\HD~4328_combout\ & (((\HD~4323_combout\ & \sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4330_combout\,
	datab => \HD~4323_combout\,
	datac => \HD~4328_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~4331_combout\);

-- Location: LCCOMB_X61_Y45_N20
\HD~4332\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4332_combout\ = (\HD~4321_combout\ & (((\HD~4331_combout\) # (!\Add2~0_combout\)))) # (!\HD~4321_combout\ & (\HD~4300_combout\ & (\Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4300_combout\,
	datab => \HD~4321_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4331_combout\,
	combout => \HD~4332_combout\);

-- Location: FF_X60_Y45_N11
\HD~2225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2225_q\);

-- Location: FF_X60_Y45_N13
\HD~2289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2289_q\);

-- Location: FF_X61_Y49_N23
\HD~2097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2097_q\);

-- Location: FF_X61_Y49_N29
\HD~2161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2161_q\);

-- Location: LCCOMB_X61_Y49_N22
\HD~4344\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4344_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2161_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2097_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2097_q\,
	datad => \HD~2161_q\,
	combout => \HD~4344_combout\);

-- Location: LCCOMB_X60_Y45_N12
\HD~4345\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4345_combout\ = (\Add2~2_combout\ & ((\HD~4344_combout\ & ((\HD~2289_q\))) # (!\HD~4344_combout\ & (\HD~2225_q\)))) # (!\Add2~2_combout\ & (((\HD~4344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2225_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2289_q\,
	datad => \HD~4344_combout\,
	combout => \HD~4345_combout\);

-- Location: FF_X61_Y47_N13
\HD~2193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2193_q\);

-- Location: FF_X61_Y47_N23
\HD~2257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2257_q\);

-- Location: LCCOMB_X60_Y47_N12
\HD~2129feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2129feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~2129feeder_combout\);

-- Location: FF_X60_Y47_N13
\HD~2129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2129feeder_combout\,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2129_q\);

-- Location: FF_X60_Y47_N31
\HD~2065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2065_q\);

-- Location: LCCOMB_X60_Y47_N30
\HD~4348\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4348_combout\ = (\Add2~0_combout\ & ((\HD~2129_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2065_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2129_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2065_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4348_combout\);

-- Location: LCCOMB_X61_Y47_N22
\HD~4349\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4349_combout\ = (\Add2~2_combout\ & ((\HD~4348_combout\ & ((\HD~2257_q\))) # (!\HD~4348_combout\ & (\HD~2193_q\)))) # (!\Add2~2_combout\ & (((\HD~4348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2193_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2257_q\,
	datad => \HD~4348_combout\,
	combout => \HD~4349_combout\);

-- Location: FF_X56_Y48_N1
\HD~2321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2321_q\);

-- Location: FF_X56_Y48_N7
\HD~2449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2449_q\);

-- Location: LCCOMB_X56_Y48_N0
\HD~4346\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4346_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2449_q\))) # (!\Add2~2_combout\ & (\HD~2321_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2321_q\,
	datad => \HD~2449_q\,
	combout => \HD~4346_combout\);

-- Location: FF_X57_Y48_N21
\HD~2513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2513_q\);

-- Location: FF_X57_Y48_N11
\HD~2385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2385_q\);

-- Location: LCCOMB_X57_Y48_N20
\HD~4347\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4347_combout\ = (\HD~4346_combout\ & (((\HD~2513_q\)) # (!\Add2~0_combout\))) # (!\HD~4346_combout\ & (\Add2~0_combout\ & ((\HD~2385_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4346_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2513_q\,
	datad => \HD~2385_q\,
	combout => \HD~4347_combout\);

-- Location: LCCOMB_X61_Y45_N26
\HD~4350\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4350_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~4347_combout\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~4349_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4349_combout\,
	datad => \HD~4347_combout\,
	combout => \HD~4350_combout\);

-- Location: LCCOMB_X58_Y45_N26
\HD~2481feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2481feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~2481feeder_combout\);

-- Location: FF_X58_Y45_N27
\HD~2481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2481feeder_combout\,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2481_q\);

-- Location: FF_X58_Y45_N5
\HD~2545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2545_q\);

-- Location: FF_X59_Y45_N25
\HD~2353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2353_q\);

-- Location: FF_X59_Y45_N7
\HD~2417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2417_q\);

-- Location: LCCOMB_X59_Y45_N24
\HD~4351\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4351_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2417_q\))) # (!\Add2~0_combout\ & (\HD~2353_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2353_q\,
	datad => \HD~2417_q\,
	combout => \HD~4351_combout\);

-- Location: LCCOMB_X58_Y45_N4
\HD~4352\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4352_combout\ = (\Add2~2_combout\ & ((\HD~4351_combout\ & ((\HD~2545_q\))) # (!\HD~4351_combout\ & (\HD~2481_q\)))) # (!\Add2~2_combout\ & (((\HD~4351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2481_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2545_q\,
	datad => \HD~4351_combout\,
	combout => \HD~4352_combout\);

-- Location: LCCOMB_X61_Y45_N28
\HD~4353\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4353_combout\ = (\sector[0]~input_o\ & ((\HD~4350_combout\ & ((\HD~4352_combout\))) # (!\HD~4350_combout\ & (\HD~4345_combout\)))) # (!\sector[0]~input_o\ & (((\HD~4350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4345_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4350_combout\,
	datad => \HD~4352_combout\,
	combout => \HD~4353_combout\);

-- Location: FF_X65_Y44_N31
\HD~2705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2705_q\);

-- Location: FF_X69_Y43_N1
\HD~2961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2961_q\);

-- Location: LCCOMB_X65_Y44_N30
\HD~4336\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4336_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~2961_q\))) # (!\Add2~4_combout\ & (\HD~2705_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2705_q\,
	datad => \HD~2961_q\,
	combout => \HD~4336_combout\);

-- Location: FF_X66_Y44_N13
\HD~2993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2993_q\);

-- Location: FF_X65_Y44_N13
\HD~2737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2737_q\);

-- Location: LCCOMB_X66_Y44_N12
\HD~4337\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4337_combout\ = (\sector[0]~input_o\ & ((\HD~4336_combout\ & (\HD~2993_q\)) # (!\HD~4336_combout\ & ((\HD~2737_q\))))) # (!\sector[0]~input_o\ & (\HD~4336_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4336_combout\,
	datac => \HD~2993_q\,
	datad => \HD~2737_q\,
	combout => \HD~4337_combout\);

-- Location: FF_X66_Y49_N1
\HD~2609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2609_q\);

-- Location: FF_X67_Y49_N31
\HD~2577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2577_q\);

-- Location: LCCOMB_X67_Y49_N30
\HD~4338\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4338_combout\ = (\sector[0]~input_o\ & ((\HD~2609_q\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((\HD~2577_q\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2609_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~2577_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4338_combout\);

-- Location: FF_X66_Y49_N3
\HD~2865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2865_q\);

-- Location: FF_X67_Y49_N21
\HD~2833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2833_q\);

-- Location: LCCOMB_X66_Y49_N2
\HD~4339\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4339_combout\ = (\HD~4338_combout\ & (((\HD~2865_q\)) # (!\Add2~4_combout\))) # (!\HD~4338_combout\ & (\Add2~4_combout\ & ((\HD~2833_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4338_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~2865_q\,
	datad => \HD~2833_q\,
	combout => \HD~4339_combout\);

-- Location: LCCOMB_X61_Y45_N22
\HD~4340\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4340_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~4337_combout\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & ((\HD~4339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~4337_combout\,
	datad => \HD~4339_combout\,
	combout => \HD~4340_combout\);

-- Location: FF_X68_Y46_N3
\HD~2769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2769_q\);

-- Location: FF_X69_Y46_N19
\HD~3025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3025_q\);

-- Location: LCCOMB_X68_Y46_N2
\HD~4341\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4341_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3025_q\))) # (!\Add2~4_combout\ & (\HD~2769_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2769_q\,
	datad => \HD~3025_q\,
	combout => \HD~4341_combout\);

-- Location: FF_X69_Y46_N29
\HD~3057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3057_q\);

-- Location: FF_X68_Y46_N9
\HD~2801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2801_q\);

-- Location: LCCOMB_X69_Y46_N28
\HD~4342\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4342_combout\ = (\HD~4341_combout\ & (((\HD~3057_q\)) # (!\sector[0]~input_o\))) # (!\HD~4341_combout\ & (\sector[0]~input_o\ & ((\HD~2801_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4341_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3057_q\,
	datad => \HD~2801_q\,
	combout => \HD~4342_combout\);

-- Location: FF_X70_Y44_N9
\HD~2673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2673_q\);

-- Location: FF_X72_Y43_N19
\HD~2641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2641_q\);

-- Location: LCCOMB_X72_Y43_N18
\HD~4334\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4334_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~2673_q\)) # (!\sector[0]~input_o\ & ((\HD~2641_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2673_q\,
	datab => \Add2~4_combout\,
	datac => \HD~2641_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4334_combout\);

-- Location: LCCOMB_X70_Y43_N12
\HD~2897feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2897feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD~2897feeder_combout\);

-- Location: FF_X70_Y43_N13
\HD~2897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2897feeder_combout\,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2897_q\);

-- Location: FF_X70_Y44_N11
\HD~2929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2929_q\);

-- Location: LCCOMB_X70_Y44_N10
\HD~4335\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4335_combout\ = (\HD~4334_combout\ & (((\HD~2929_q\) # (!\Add2~4_combout\)))) # (!\HD~4334_combout\ & (\HD~2897_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4334_combout\,
	datab => \HD~2897_q\,
	datac => \HD~2929_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4335_combout\);

-- Location: LCCOMB_X61_Y45_N16
\HD~4343\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4343_combout\ = (\HD~4340_combout\ & ((\HD~4342_combout\) # ((!\Add2~0_combout\)))) # (!\HD~4340_combout\ & (((\Add2~0_combout\ & \HD~4335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4340_combout\,
	datab => \HD~4342_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4335_combout\,
	combout => \HD~4343_combout\);

-- Location: LCCOMB_X61_Y45_N6
\HD~4354\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4354_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~4343_combout\))) # (!\Add2~6_combout\ & (\HD~4353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4353_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4343_combout\,
	combout => \HD~4354_combout\);

-- Location: LCCOMB_X61_Y45_N8
\HD~4355\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4355_combout\ = (\Add2~10_combout\ & ((\HD~4333_combout\) # ((\HD~4354_combout\)))) # (!\Add2~10_combout\ & (((\HD~4332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4333_combout\,
	datab => \HD~4332_combout\,
	datac => \Add2~10_combout\,
	datad => \HD~4354_combout\,
	combout => \HD~4355_combout\);

-- Location: IOIBUF_X115_Y44_N8
\data_write[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(18),
	o => \data_write[18]~input_o\);

-- Location: FF_X68_Y46_N31
\HD~2770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2770_q\);

-- Location: FF_X68_Y46_N21
\HD~2802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2802_q\);

-- Location: LCCOMB_X68_Y46_N30
\HD~4406\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4406_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2802_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2770_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2770_q\,
	datad => \HD~2802_q\,
	combout => \HD~4406_combout\);

-- Location: FF_X67_Y46_N23
\HD~3058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3058_q\);

-- Location: FF_X67_Y46_N29
\HD~3026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3026_q\);

-- Location: LCCOMB_X67_Y46_N22
\HD~4407\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4407_combout\ = (\HD~4406_combout\ & (((\HD~3058_q\)) # (!\Add2~4_combout\))) # (!\HD~4406_combout\ & (\Add2~4_combout\ & ((\HD~3026_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4406_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3058_q\,
	datad => \HD~3026_q\,
	combout => \HD~4407_combout\);

-- Location: FF_X65_Y44_N19
\HD~2706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2706_q\);

-- Location: FF_X65_Y44_N25
\HD~2738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2738_q\);

-- Location: LCCOMB_X65_Y44_N18
\HD~4401\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4401_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2738_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2706_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2706_q\,
	datad => \HD~2738_q\,
	combout => \HD~4401_combout\);

-- Location: FF_X66_Y44_N17
\HD~2994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2994_q\);

-- Location: FF_X66_Y44_N7
\HD~2962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2962_q\);

-- Location: LCCOMB_X66_Y44_N16
\HD~4402\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4402_combout\ = (\Add2~4_combout\ & ((\HD~4401_combout\ & (\HD~2994_q\)) # (!\HD~4401_combout\ & ((\HD~2962_q\))))) # (!\Add2~4_combout\ & (\HD~4401_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4401_combout\,
	datac => \HD~2994_q\,
	datad => \HD~2962_q\,
	combout => \HD~4402_combout\);

-- Location: FF_X67_Y49_N3
\HD~2578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2578_q\);

-- Location: FF_X67_Y49_N1
\HD~2834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2834_q\);

-- Location: LCCOMB_X67_Y49_N2
\HD~4403\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4403_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~2834_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~2578_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2578_q\,
	datad => \HD~2834_q\,
	combout => \HD~4403_combout\);

-- Location: FF_X66_Y49_N31
\HD~2866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2866_q\);

-- Location: FF_X66_Y49_N21
\HD~2610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2610_q\);

-- Location: LCCOMB_X66_Y49_N30
\HD~4404\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4404_combout\ = (\HD~4403_combout\ & (((\HD~2866_q\)) # (!\sector[0]~input_o\))) # (!\HD~4403_combout\ & (\sector[0]~input_o\ & ((\HD~2610_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4403_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2866_q\,
	datad => \HD~2610_q\,
	combout => \HD~4404_combout\);

-- Location: LCCOMB_X66_Y44_N26
\HD~4405\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4405_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~4402_combout\)) # (!\Add2~2_combout\ & ((\HD~4404_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4402_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4404_combout\,
	combout => \HD~4405_combout\);

-- Location: FF_X69_Y44_N17
\HD~2642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2642_q\);

-- Location: FF_X69_Y44_N7
\HD~2898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2898_q\);

-- Location: LCCOMB_X69_Y44_N16
\HD~4399\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4399_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~2898_q\))) # (!\Add2~4_combout\ & (\HD~2642_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2642_q\,
	datad => \HD~2898_q\,
	combout => \HD~4399_combout\);

-- Location: FF_X68_Y43_N29
\HD~2930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2930_q\);

-- Location: FF_X68_Y43_N19
\HD~2674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2674_q\);

-- Location: LCCOMB_X68_Y43_N28
\HD~4400\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4400_combout\ = (\sector[0]~input_o\ & ((\HD~4399_combout\ & (\HD~2930_q\)) # (!\HD~4399_combout\ & ((\HD~2674_q\))))) # (!\sector[0]~input_o\ & (\HD~4399_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4399_combout\,
	datac => \HD~2930_q\,
	datad => \HD~2674_q\,
	combout => \HD~4400_combout\);

-- Location: LCCOMB_X65_Y43_N8
\HD~4408\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4408_combout\ = (\HD~4405_combout\ & ((\HD~4407_combout\) # ((!\Add2~0_combout\)))) # (!\HD~4405_combout\ & (((\Add2~0_combout\ & \HD~4400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4407_combout\,
	datab => \HD~4405_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4400_combout\,
	combout => \HD~4408_combout\);

-- Location: FF_X59_Y44_N31
\HD~2418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2418_q\);

-- Location: FF_X59_Y45_N3
\HD~2354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2354_q\);

-- Location: LCCOMB_X58_Y45_N14
\HD~2482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2482feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~2482feeder_combout\);

-- Location: FF_X58_Y45_N15
\HD~2482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2482feeder_combout\,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2482_q\);

-- Location: LCCOMB_X59_Y45_N2
\HD~4416\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4416_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2482_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2354_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2354_q\,
	datad => \HD~2482_q\,
	combout => \HD~4416_combout\);

-- Location: FF_X59_Y44_N17
\HD~2546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2546_q\);

-- Location: LCCOMB_X59_Y44_N16
\HD~4417\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4417_combout\ = (\HD~4416_combout\ & (((\HD~2546_q\) # (!\Add2~0_combout\)))) # (!\HD~4416_combout\ & (\HD~2418_q\ & ((\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2418_q\,
	datab => \HD~4416_combout\,
	datac => \HD~2546_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4417_combout\);

-- Location: FF_X56_Y48_N11
\HD~2450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2450_q\);

-- Location: FF_X57_Y48_N15
\HD~2514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2514_q\);

-- Location: FF_X60_Y46_N19
\HD~2322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2322_q\);

-- Location: FF_X60_Y46_N1
\HD~2386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2386_q\);

-- Location: LCCOMB_X60_Y46_N18
\HD~4409\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4409_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2386_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2322_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2322_q\,
	datad => \HD~2386_q\,
	combout => \HD~4409_combout\);

-- Location: LCCOMB_X57_Y48_N14
\HD~4410\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4410_combout\ = (\Add2~2_combout\ & ((\HD~4409_combout\ & ((\HD~2514_q\))) # (!\HD~4409_combout\ & (\HD~2450_q\)))) # (!\Add2~2_combout\ & (((\HD~4409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2450_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2514_q\,
	datad => \HD~4409_combout\,
	combout => \HD~4410_combout\);

-- Location: FF_X60_Y47_N19
\HD~2066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2066_q\);

-- Location: LCCOMB_X60_Y47_N16
\HD~2130feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2130feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~2130feeder_combout\);

-- Location: FF_X60_Y47_N17
\HD~2130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2130feeder_combout\,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2130_q\);

-- Location: LCCOMB_X60_Y47_N18
\HD~4413\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4413_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2130_q\))) # (!\Add2~0_combout\ & (\HD~2066_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2066_q\,
	datad => \HD~2130_q\,
	combout => \HD~4413_combout\);

-- Location: FF_X61_Y47_N3
\HD~2258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2258_q\);

-- Location: FF_X61_Y47_N25
\HD~2194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2194_q\);

-- Location: LCCOMB_X61_Y47_N2
\HD~4414\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4414_combout\ = (\HD~4413_combout\ & (((\HD~2258_q\)) # (!\Add2~2_combout\))) # (!\HD~4413_combout\ & (\Add2~2_combout\ & ((\HD~2194_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4413_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2258_q\,
	datad => \HD~2194_q\,
	combout => \HD~4414_combout\);

-- Location: FF_X61_Y49_N17
\HD~2098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2098_q\);

-- Location: LCCOMB_X60_Y45_N22
\HD~2226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2226feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~2226feeder_combout\);

-- Location: FF_X60_Y45_N23
\HD~2226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2226feeder_combout\,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2226_q\);

-- Location: LCCOMB_X61_Y49_N16
\HD~4411\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4411_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2226_q\))) # (!\Add2~2_combout\ & (\HD~2098_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2098_q\,
	datad => \HD~2226_q\,
	combout => \HD~4411_combout\);

-- Location: FF_X63_Y47_N31
\HD~2290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2290_q\);

-- Location: FF_X63_Y47_N29
\HD~2162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2162_q\);

-- Location: LCCOMB_X63_Y47_N30
\HD~4412\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4412_combout\ = (\HD~4411_combout\ & (((\HD~2290_q\)) # (!\Add2~0_combout\))) # (!\HD~4411_combout\ & (\Add2~0_combout\ & ((\HD~2162_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4411_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2290_q\,
	datad => \HD~2162_q\,
	combout => \HD~4412_combout\);

-- Location: LCCOMB_X58_Y43_N10
\HD~4415\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4415_combout\ = (\sector[0]~input_o\ & (((\HD~4412_combout\) # (\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (\HD~4414_combout\ & ((!\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4414_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4412_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~4415_combout\);

-- Location: LCCOMB_X58_Y43_N12
\HD~4418\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4418_combout\ = (\Add2~4_combout\ & ((\HD~4415_combout\ & (\HD~4417_combout\)) # (!\HD~4415_combout\ & ((\HD~4410_combout\))))) # (!\Add2~4_combout\ & (((\HD~4415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4417_combout\,
	datab => \HD~4410_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~4415_combout\,
	combout => \HD~4418_combout\);

-- Location: LCCOMB_X58_Y43_N22
\HD~4419\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4419_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~4408_combout\)) # (!\Add2~6_combout\ & ((\HD~4418_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4408_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4418_combout\,
	combout => \HD~4419_combout\);

-- Location: FF_X73_Y41_N5
\HD~3090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3090_q\);

-- Location: FF_X73_Y41_N11
\HD~3122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3122_q\);

-- Location: LCCOMB_X73_Y41_N4
\HD~4398\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4398_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3122_q\))) # (!\sector[0]~input_o\ & (\HD~3090_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3090_q\,
	datad => \HD~3122_q\,
	combout => \HD~4398_combout\);

-- Location: FF_X63_Y41_N9
\HD~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1010_q\);

-- Location: FF_X60_Y42_N31
\HD~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~498_q\);

-- Location: LCCOMB_X56_Y42_N20
\HD~1522feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1522feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~1522feeder_combout\);

-- Location: FF_X56_Y42_N21
\HD~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1522feeder_combout\,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1522_q\);

-- Location: LCCOMB_X60_Y42_N30
\HD~4394\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4394_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1522_q\))) # (!\Add2~8_combout\ & (\HD~498_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~498_q\,
	datad => \HD~1522_q\,
	combout => \HD~4394_combout\);

-- Location: FF_X58_Y41_N13
\HD~2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2034_q\);

-- Location: LCCOMB_X58_Y41_N12
\HD~4395\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4395_combout\ = (\HD~4394_combout\ & (((\HD~2034_q\) # (!\Add2~6_combout\)))) # (!\HD~4394_combout\ & (\HD~1010_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1010_q\,
	datab => \HD~4394_combout\,
	datac => \HD~2034_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4395_combout\);

-- Location: FF_X65_Y41_N9
\HD~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~882_q\);

-- Location: FF_X58_Y41_N19
\HD~1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1906_q\);

-- Location: FF_X65_Y41_N3
\HD~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~370_q\);

-- Location: FF_X68_Y41_N15
\HD~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1394_q\);

-- Location: LCCOMB_X65_Y41_N2
\HD~4387\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4387_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1394_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~370_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~370_q\,
	datad => \HD~1394_q\,
	combout => \HD~4387_combout\);

-- Location: LCCOMB_X58_Y41_N18
\HD~4388\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4388_combout\ = (\Add2~6_combout\ & ((\HD~4387_combout\ & ((\HD~1906_q\))) # (!\HD~4387_combout\ & (\HD~882_q\)))) # (!\Add2~6_combout\ & (((\HD~4387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~882_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1906_q\,
	datad => \HD~4387_combout\,
	combout => \HD~4388_combout\);

-- Location: LCCOMB_X58_Y35_N30
\HD~1458feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1458feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~1458feeder_combout\);

-- Location: FF_X58_Y35_N31
\HD~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1458feeder_combout\,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1458_q\);

-- Location: FF_X59_Y35_N13
\HD~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~434_q\);

-- Location: LCCOMB_X59_Y35_N12
\HD~4389\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4389_combout\ = (\Add2~8_combout\ & ((\HD~1458_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~434_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1458_q\,
	datac => \HD~434_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4389_combout\);

-- Location: FF_X58_Y33_N19
\HD~1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1970_q\);

-- Location: LCCOMB_X60_Y33_N10
\HD~946feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~946feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~946feeder_combout\);

-- Location: FF_X60_Y33_N11
\HD~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~946feeder_combout\,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~946_q\);

-- Location: LCCOMB_X58_Y33_N18
\HD~4390\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4390_combout\ = (\HD~4389_combout\ & (((\HD~1970_q\)) # (!\Add2~6_combout\))) # (!\HD~4389_combout\ & (\Add2~6_combout\ & ((\HD~946_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4389_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1970_q\,
	datad => \HD~946_q\,
	combout => \HD~4390_combout\);

-- Location: FF_X63_Y33_N31
\HD~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~306_q\);

-- Location: FF_X62_Y33_N15
\HD~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1330_q\);

-- Location: LCCOMB_X63_Y33_N30
\HD~4391\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4391_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1330_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~306_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~306_q\,
	datad => \HD~1330_q\,
	combout => \HD~4391_combout\);

-- Location: FF_X70_Y33_N13
\HD~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~818_q\);

-- Location: FF_X66_Y33_N13
\HD~1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1842_q\);

-- Location: LCCOMB_X66_Y33_N12
\HD~4392\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4392_combout\ = (\HD~4391_combout\ & (((\HD~1842_q\) # (!\Add2~6_combout\)))) # (!\HD~4391_combout\ & (\HD~818_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4391_combout\,
	datab => \HD~818_q\,
	datac => \HD~1842_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4392_combout\);

-- Location: LCCOMB_X66_Y33_N22
\HD~4393\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4393_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~4390_combout\)) # (!\Add2~2_combout\ & ((\HD~4392_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4390_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4392_combout\,
	combout => \HD~4393_combout\);

-- Location: LCCOMB_X58_Y43_N6
\HD~4396\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4396_combout\ = (\Add2~0_combout\ & ((\HD~4393_combout\ & (\HD~4395_combout\)) # (!\HD~4393_combout\ & ((\HD~4388_combout\))))) # (!\Add2~0_combout\ & (((\HD~4393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4395_combout\,
	datab => \HD~4388_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4393_combout\,
	combout => \HD~4396_combout\);

-- Location: FF_X63_Y40_N5
\HD~1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1586_q\);

-- Location: FF_X70_Y40_N5
\HD~1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1650_q\);

-- Location: LCCOMB_X63_Y40_N4
\HD~4373\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4373_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1650_q\))) # (!\Add2~0_combout\ & (\HD~1586_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1586_q\,
	datad => \HD~1650_q\,
	combout => \HD~4373_combout\);

-- Location: FF_X63_Y40_N19
\HD~1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1714_q\);

-- Location: FF_X62_Y40_N3
\HD~1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1778_q\);

-- Location: LCCOMB_X62_Y40_N2
\HD~4374\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4374_combout\ = (\HD~4373_combout\ & (((\HD~1778_q\) # (!\Add2~2_combout\)))) # (!\HD~4373_combout\ & (\HD~1714_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4373_combout\,
	datab => \HD~1714_q\,
	datac => \HD~1778_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4374_combout\);

-- Location: LCCOMB_X65_Y38_N2
\HD~626feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~626feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~626feeder_combout\);

-- Location: FF_X65_Y38_N3
\HD~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~626feeder_combout\,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~626_q\);

-- Location: FF_X57_Y34_N23
\HD~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~562_q\);

-- Location: FF_X57_Y34_N21
\HD~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~690_q\);

-- Location: LCCOMB_X57_Y34_N22
\HD~4366\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4366_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~690_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~562_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~562_q\,
	datad => \HD~690_q\,
	combout => \HD~4366_combout\);

-- Location: FF_X62_Y38_N1
\HD~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~754_q\);

-- Location: LCCOMB_X62_Y38_N0
\HD~4367\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4367_combout\ = (\HD~4366_combout\ & (((\HD~754_q\) # (!\Add2~0_combout\)))) # (!\HD~4366_combout\ & (\HD~626_q\ & ((\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~626_q\,
	datab => \HD~4366_combout\,
	datac => \HD~754_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4367_combout\);

-- Location: FF_X62_Y42_N27
\HD~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1202_q\);

-- Location: FF_X54_Y40_N7
\HD~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1074_q\);

-- Location: FF_X54_Y40_N13
\HD~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1138_q\);

-- Location: LCCOMB_X54_Y40_N6
\HD~4368\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4368_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1138_q\))) # (!\Add2~0_combout\ & (\HD~1074_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1074_q\,
	datad => \HD~1138_q\,
	combout => \HD~4368_combout\);

-- Location: FF_X59_Y42_N21
\HD~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1266_q\);

-- Location: LCCOMB_X59_Y42_N20
\HD~4369\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4369_combout\ = (\HD~4368_combout\ & (((\HD~1266_q\) # (!\Add2~2_combout\)))) # (!\HD~4368_combout\ & (\HD~1202_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1202_q\,
	datab => \HD~4368_combout\,
	datac => \HD~1266_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4369_combout\);

-- Location: FF_X58_Y42_N9
\HD~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~50_q\);

-- Location: FF_X62_Y39_N29
\HD~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~178_q\);

-- Location: LCCOMB_X58_Y42_N8
\HD~4370\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4370_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~178_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~50_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~50_q\,
	datad => \HD~178_q\,
	combout => \HD~4370_combout\);

-- Location: FF_X59_Y42_N15
\HD~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~242_q\);

-- Location: LCCOMB_X65_Y42_N6
\HD~114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~114feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~114feeder_combout\);

-- Location: FF_X65_Y42_N7
\HD~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~114feeder_combout\,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~114_q\);

-- Location: LCCOMB_X59_Y42_N14
\HD~4371\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4371_combout\ = (\HD~4370_combout\ & (((\HD~242_q\)) # (!\Add2~0_combout\))) # (!\HD~4370_combout\ & (\Add2~0_combout\ & ((\HD~114_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4370_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~242_q\,
	datad => \HD~114_q\,
	combout => \HD~4371_combout\);

-- Location: LCCOMB_X59_Y43_N24
\HD~4372\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4372_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~4369_combout\)) # (!\Add2~8_combout\ & ((\HD~4371_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4369_combout\,
	datac => \HD~4371_combout\,
	datad => \Add2~8_combout\,
	combout => \HD~4372_combout\);

-- Location: LCCOMB_X58_Y43_N30
\HD~4375\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4375_combout\ = (\Add2~6_combout\ & ((\HD~4372_combout\ & (\HD~4374_combout\)) # (!\HD~4372_combout\ & ((\HD~4367_combout\))))) # (!\Add2~6_combout\ & (((\HD~4372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4374_combout\,
	datab => \HD~4367_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4372_combout\,
	combout => \HD~4375_combout\);

-- Location: FF_X62_Y36_N9
\HD~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~658_q\);

-- Location: FF_X62_Y36_N19
\HD~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~530_q\);

-- Location: LCCOMB_X62_Y36_N18
\HD~4376\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4376_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~658_q\)) # (!\Add2~2_combout\ & ((\HD~530_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~658_q\,
	datac => \HD~530_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4376_combout\);

-- Location: FF_X61_Y36_N15
\HD~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~722_q\);

-- Location: FF_X59_Y36_N7
\HD~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~594_q\);

-- Location: LCCOMB_X61_Y36_N14
\HD~4377\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4377_combout\ = (\Add2~0_combout\ & ((\HD~4376_combout\ & (\HD~722_q\)) # (!\HD~4376_combout\ & ((\HD~594_q\))))) # (!\Add2~0_combout\ & (\HD~4376_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4376_combout\,
	datac => \HD~722_q\,
	datad => \HD~594_q\,
	combout => \HD~4377_combout\);

-- Location: FF_X60_Y41_N17
\HD~1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1682_q\);

-- Location: FF_X67_Y38_N17
\HD~1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1618_q\);

-- Location: FF_X60_Y41_N3
\HD~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1554_q\);

-- Location: LCCOMB_X60_Y41_N2
\HD~4383\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4383_combout\ = (\Add2~0_combout\ & ((\HD~1618_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~1554_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1618_q\,
	datab => \Add2~0_combout\,
	datac => \HD~1554_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4383_combout\);

-- Location: FF_X59_Y41_N23
\HD~1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1746_q\);

-- Location: LCCOMB_X59_Y41_N22
\HD~4384\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4384_combout\ = (\HD~4383_combout\ & (((\HD~1746_q\) # (!\Add2~2_combout\)))) # (!\HD~4383_combout\ & (\HD~1682_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1682_q\,
	datab => \HD~4383_combout\,
	datac => \HD~1746_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4384_combout\);

-- Location: FF_X53_Y36_N27
\HD~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1106_q\);

-- Location: FF_X55_Y39_N21
\HD~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1234_q\);

-- Location: FF_X53_Y36_N13
\HD~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1042_q\);

-- Location: FF_X54_Y35_N7
\HD~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1170_q\);

-- Location: LCCOMB_X53_Y36_N12
\HD~4378\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4378_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1170_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1042_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1042_q\,
	datad => \HD~1170_q\,
	combout => \HD~4378_combout\);

-- Location: LCCOMB_X55_Y39_N20
\HD~4379\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4379_combout\ = (\Add2~0_combout\ & ((\HD~4378_combout\ & ((\HD~1234_q\))) # (!\HD~4378_combout\ & (\HD~1106_q\)))) # (!\Add2~0_combout\ & (((\HD~4378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~1106_q\,
	datac => \HD~1234_q\,
	datad => \HD~4378_combout\,
	combout => \HD~4379_combout\);

-- Location: FF_X56_Y39_N13
\HD~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~18_q\);

-- Location: LCCOMB_X56_Y41_N4
\HD~146feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~146feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~146feeder_combout\);

-- Location: FF_X56_Y41_N5
\HD~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~146feeder_combout\,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~146_q\);

-- Location: LCCOMB_X56_Y39_N12
\HD~4380\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4380_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~146_q\))) # (!\Add2~2_combout\ & (\HD~18_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~18_q\,
	datad => \HD~146_q\,
	combout => \HD~4380_combout\);

-- Location: FF_X55_Y39_N23
\HD~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~210_q\);

-- Location: FF_X56_Y39_N19
\HD~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~82_q\);

-- Location: LCCOMB_X55_Y39_N22
\HD~4381\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4381_combout\ = (\Add2~0_combout\ & ((\HD~4380_combout\ & (\HD~210_q\)) # (!\HD~4380_combout\ & ((\HD~82_q\))))) # (!\Add2~0_combout\ & (\HD~4380_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4380_combout\,
	datac => \HD~210_q\,
	datad => \HD~82_q\,
	combout => \HD~4381_combout\);

-- Location: LCCOMB_X58_Y43_N24
\HD~4382\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4382_combout\ = (\Add2~8_combout\ & ((\HD~4379_combout\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((!\Add2~6_combout\ & \HD~4381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4379_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4381_combout\,
	combout => \HD~4382_combout\);

-- Location: LCCOMB_X58_Y43_N26
\HD~4385\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4385_combout\ = (\Add2~6_combout\ & ((\HD~4382_combout\ & ((\HD~4384_combout\))) # (!\HD~4382_combout\ & (\HD~4377_combout\)))) # (!\Add2~6_combout\ & (((\HD~4382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4377_combout\,
	datab => \HD~4384_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4382_combout\,
	combout => \HD~4385_combout\);

-- Location: LCCOMB_X58_Y43_N28
\HD~4386\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4386_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~4375_combout\)) # (!\sector[0]~input_o\ & ((\HD~4385_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4375_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~4385_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~4386_combout\);

-- Location: LCCOMB_X60_Y39_N10
\HD~1938feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1938feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~1938feeder_combout\);

-- Location: FF_X60_Y39_N11
\HD~1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1938feeder_combout\,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1938_q\);

-- Location: FF_X58_Y39_N27
\HD~2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2002_q\);

-- Location: FF_X65_Y39_N27
\HD~1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1874_q\);

-- Location: FF_X65_Y39_N21
\HD~1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1810_q\);

-- Location: LCCOMB_X65_Y39_N20
\HD~4363\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4363_combout\ = (\Add2~0_combout\ & ((\HD~1874_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~1810_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1874_q\,
	datab => \Add2~0_combout\,
	datac => \HD~1810_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4363_combout\);

-- Location: LCCOMB_X58_Y39_N26
\HD~4364\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4364_combout\ = (\Add2~2_combout\ & ((\HD~4363_combout\ & ((\HD~2002_q\))) # (!\HD~4363_combout\ & (\HD~1938_q\)))) # (!\Add2~2_combout\ & (((\HD~4363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1938_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2002_q\,
	datad => \HD~4363_combout\,
	combout => \HD~4364_combout\);

-- Location: FF_X66_Y35_N15
\HD~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~786_q\);

-- Location: LCCOMB_X57_Y35_N14
\HD~914feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~914feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~914feeder_combout\);

-- Location: FF_X57_Y35_N15
\HD~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~914feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~914_q\);

-- Location: LCCOMB_X66_Y35_N14
\HD~4356\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4356_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~914_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~786_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~786_q\,
	datad => \HD~914_q\,
	combout => \HD~4356_combout\);

-- Location: FF_X58_Y39_N25
\HD~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~978_q\);

-- Location: FF_X66_Y39_N25
\HD~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~850_q\);

-- Location: LCCOMB_X58_Y39_N24
\HD~4357\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4357_combout\ = (\HD~4356_combout\ & (((\HD~978_q\)) # (!\Add2~0_combout\))) # (!\HD~4356_combout\ & (\Add2~0_combout\ & ((\HD~850_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4356_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~978_q\,
	datad => \HD~850_q\,
	combout => \HD~4357_combout\);

-- Location: FF_X55_Y38_N17
\HD~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1426_q\);

-- Location: FF_X55_Y38_N11
\HD~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1490_q\);

-- Location: FF_X63_Y35_N27
\HD~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1298_q\);

-- Location: LCCOMB_X67_Y35_N4
\HD~1362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1362feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~1362feeder_combout\);

-- Location: FF_X67_Y35_N5
\HD~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1362feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1362_q\);

-- Location: LCCOMB_X63_Y35_N26
\HD~4358\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4358_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1362_q\))) # (!\Add2~0_combout\ & (\HD~1298_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1298_q\,
	datad => \HD~1362_q\,
	combout => \HD~4358_combout\);

-- Location: LCCOMB_X55_Y38_N10
\HD~4359\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4359_combout\ = (\Add2~2_combout\ & ((\HD~4358_combout\ & ((\HD~1490_q\))) # (!\HD~4358_combout\ & (\HD~1426_q\)))) # (!\Add2~2_combout\ & (((\HD~4358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~1426_q\,
	datac => \HD~1490_q\,
	datad => \HD~4358_combout\,
	combout => \HD~4359_combout\);

-- Location: FF_X62_Y39_N19
\HD~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~274_q\);

-- Location: LCCOMB_X54_Y39_N2
\HD~402feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~402feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD~402feeder_combout\);

-- Location: FF_X54_Y39_N3
\HD~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~402feeder_combout\,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~402_q\);

-- Location: LCCOMB_X62_Y39_N18
\HD~4360\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4360_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~402_q\))) # (!\Add2~2_combout\ & (\HD~274_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~274_q\,
	datad => \HD~402_q\,
	combout => \HD~4360_combout\);

-- Location: FF_X61_Y37_N27
\HD~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~466_q\);

-- Location: FF_X61_Y37_N25
\HD~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~338_q\);

-- Location: LCCOMB_X61_Y37_N26
\HD~4361\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4361_combout\ = (\HD~4360_combout\ & (((\HD~466_q\)) # (!\Add2~0_combout\))) # (!\HD~4360_combout\ & (\Add2~0_combout\ & ((\HD~338_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4360_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~466_q\,
	datad => \HD~338_q\,
	combout => \HD~4361_combout\);

-- Location: LCCOMB_X59_Y37_N0
\HD~4362\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4362_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~4359_combout\)) # (!\Add2~8_combout\ & ((\HD~4361_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4359_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4361_combout\,
	combout => \HD~4362_combout\);

-- Location: LCCOMB_X58_Y43_N20
\HD~4365\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4365_combout\ = (\Add2~6_combout\ & ((\HD~4362_combout\ & (\HD~4364_combout\)) # (!\HD~4362_combout\ & ((\HD~4357_combout\))))) # (!\Add2~6_combout\ & (((\HD~4362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4364_combout\,
	datab => \HD~4357_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4362_combout\,
	combout => \HD~4365_combout\);

-- Location: LCCOMB_X58_Y43_N16
\HD~4397\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4397_combout\ = (\Add2~4_combout\ & ((\HD~4386_combout\ & (\HD~4396_combout\)) # (!\HD~4386_combout\ & ((\HD~4365_combout\))))) # (!\Add2~4_combout\ & (((\HD~4386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4396_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~4386_combout\,
	datad => \HD~4365_combout\,
	combout => \HD~4397_combout\);

-- Location: LCCOMB_X58_Y43_N8
\HD~4420\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4420_combout\ = (\Add2~10_combout\ & ((\HD~4419_combout\) # ((\HD~4398_combout\)))) # (!\Add2~10_combout\ & (((\HD~4397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4419_combout\,
	datab => \Add2~10_combout\,
	datac => \HD~4398_combout\,
	datad => \HD~4397_combout\,
	combout => \HD~4420_combout\);

-- Location: IOIBUF_X115_Y35_N22
\data_write[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(19),
	o => \data_write[19]~input_o\);

-- Location: FF_X59_Y45_N23
\HD~2355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2355_q\);

-- Location: LCCOMB_X59_Y45_N12
\HD~2419feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2419feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~2419feeder_combout\);

-- Location: FF_X59_Y45_N13
\HD~2419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2419feeder_combout\,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2419_q\);

-- Location: LCCOMB_X59_Y45_N22
\HD~4481\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4481_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2419_q\))) # (!\Add2~0_combout\ & (\HD~2355_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2355_q\,
	datad => \HD~2419_q\,
	combout => \HD~4481_combout\);

-- Location: FF_X58_Y45_N19
\HD~2547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2547_q\);

-- Location: FF_X58_Y45_N1
\HD~2483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2483_q\);

-- Location: LCCOMB_X58_Y45_N18
\HD~4482\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4482_combout\ = (\HD~4481_combout\ & (((\HD~2547_q\)) # (!\Add2~2_combout\))) # (!\HD~4481_combout\ & (\Add2~2_combout\ & ((\HD~2483_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4481_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2547_q\,
	datad => \HD~2483_q\,
	combout => \HD~4482_combout\);

-- Location: FF_X61_Y49_N13
\HD~2099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2099_q\);

-- Location: LCCOMB_X61_Y49_N18
\HD~2163feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2163feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~2163feeder_combout\);

-- Location: FF_X61_Y49_N19
\HD~2163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2163feeder_combout\,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2163_q\);

-- Location: LCCOMB_X61_Y49_N12
\HD~4474\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4474_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2163_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2099_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2099_q\,
	datad => \HD~2163_q\,
	combout => \HD~4474_combout\);

-- Location: FF_X60_Y45_N27
\HD~2291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2291_q\);

-- Location: FF_X60_Y45_N1
\HD~2227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2227_q\);

-- Location: LCCOMB_X60_Y45_N26
\HD~4475\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4475_combout\ = (\Add2~2_combout\ & ((\HD~4474_combout\ & (\HD~2291_q\)) # (!\HD~4474_combout\ & ((\HD~2227_q\))))) # (!\Add2~2_combout\ & (\HD~4474_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4474_combout\,
	datac => \HD~2291_q\,
	datad => \HD~2227_q\,
	combout => \HD~4475_combout\);

-- Location: FF_X56_Y48_N15
\HD~2323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2323_q\);

-- Location: FF_X56_Y48_N29
\HD~2451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2451_q\);

-- Location: LCCOMB_X56_Y48_N14
\HD~4476\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4476_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2451_q\))) # (!\Add2~2_combout\ & (\HD~2323_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2323_q\,
	datad => \HD~2451_q\,
	combout => \HD~4476_combout\);

-- Location: FF_X57_Y48_N27
\HD~2515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2515_q\);

-- Location: FF_X57_Y48_N25
\HD~2387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2387_q\);

-- Location: LCCOMB_X57_Y48_N26
\HD~4477\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4477_combout\ = (\HD~4476_combout\ & (((\HD~2515_q\)) # (!\Add2~0_combout\))) # (!\HD~4476_combout\ & (\Add2~0_combout\ & ((\HD~2387_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4476_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2515_q\,
	datad => \HD~2387_q\,
	combout => \HD~4477_combout\);

-- Location: LCCOMB_X63_Y48_N8
\HD~2195feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2195feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~2195feeder_combout\);

-- Location: FF_X63_Y48_N9
\HD~2195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2195feeder_combout\,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2195_q\);

-- Location: FF_X63_Y48_N27
\HD~2259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2259_q\);

-- Location: FF_X60_Y47_N23
\HD~2067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2067_q\);

-- Location: FF_X60_Y47_N29
\HD~2131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2131_q\);

-- Location: LCCOMB_X60_Y47_N22
\HD~4478\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4478_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2131_q\))) # (!\Add2~0_combout\ & (\HD~2067_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2067_q\,
	datad => \HD~2131_q\,
	combout => \HD~4478_combout\);

-- Location: LCCOMB_X63_Y48_N26
\HD~4479\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4479_combout\ = (\Add2~2_combout\ & ((\HD~4478_combout\ & ((\HD~2259_q\))) # (!\HD~4478_combout\ & (\HD~2195_q\)))) # (!\Add2~2_combout\ & (((\HD~4478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2195_q\,
	datac => \HD~2259_q\,
	datad => \HD~4478_combout\,
	combout => \HD~4479_combout\);

-- Location: LCCOMB_X62_Y45_N8
\HD~4480\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4480_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~4477_combout\)) # (!\Add2~4_combout\ & ((\HD~4479_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4477_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~4479_combout\,
	combout => \HD~4480_combout\);

-- Location: LCCOMB_X63_Y45_N16
\HD~4483\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4483_combout\ = (\sector[0]~input_o\ & ((\HD~4480_combout\ & (\HD~4482_combout\)) # (!\HD~4480_combout\ & ((\HD~4475_combout\))))) # (!\sector[0]~input_o\ & (((\HD~4480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4482_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4475_combout\,
	datad => \HD~4480_combout\,
	combout => \HD~4483_combout\);

-- Location: FF_X68_Y46_N11
\HD~2771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2771_q\);

-- Location: FF_X69_Y43_N5
\HD~3027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3027_q\);

-- Location: LCCOMB_X68_Y46_N10
\HD~4471\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4471_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3027_q\))) # (!\Add2~4_combout\ & (\HD~2771_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2771_q\,
	datad => \HD~3027_q\,
	combout => \HD~4471_combout\);

-- Location: FF_X67_Y46_N17
\HD~3059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3059_q\);

-- Location: FF_X68_Y46_N25
\HD~2803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2803_q\);

-- Location: LCCOMB_X67_Y46_N16
\HD~4472\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4472_combout\ = (\HD~4471_combout\ & (((\HD~3059_q\)) # (!\sector[0]~input_o\))) # (!\HD~4471_combout\ & (\sector[0]~input_o\ & ((\HD~2803_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4471_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3059_q\,
	datad => \HD~2803_q\,
	combout => \HD~4472_combout\);

-- Location: FF_X67_Y49_N13
\HD~2835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2835_q\);

-- Location: FF_X66_Y49_N11
\HD~2867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2867_q\);

-- Location: FF_X67_Y49_N7
\HD~2579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2579_q\);

-- Location: LCCOMB_X66_Y49_N8
\HD~2611feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2611feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~2611feeder_combout\);

-- Location: FF_X66_Y49_N9
\HD~2611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2611feeder_combout\,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2611_q\);

-- Location: LCCOMB_X67_Y49_N6
\HD~4468\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4468_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~2611_q\))) # (!\sector[0]~input_o\ & (\HD~2579_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2579_q\,
	datad => \HD~2611_q\,
	combout => \HD~4468_combout\);

-- Location: LCCOMB_X66_Y49_N10
\HD~4469\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4469_combout\ = (\Add2~4_combout\ & ((\HD~4468_combout\ & ((\HD~2867_q\))) # (!\HD~4468_combout\ & (\HD~2835_q\)))) # (!\Add2~4_combout\ & (((\HD~4468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2835_q\,
	datab => \Add2~4_combout\,
	datac => \HD~2867_q\,
	datad => \HD~4468_combout\,
	combout => \HD~4469_combout\);

-- Location: FF_X65_Y44_N7
\HD~2707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2707_q\);

-- Location: FF_X69_Y43_N27
\HD~2963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2963_q\);

-- Location: LCCOMB_X65_Y44_N6
\HD~4466\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4466_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~2963_q\))) # (!\Add2~4_combout\ & (\HD~2707_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2707_q\,
	datad => \HD~2963_q\,
	combout => \HD~4466_combout\);

-- Location: FF_X66_Y44_N29
\HD~2995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2995_q\);

-- Location: FF_X65_Y44_N21
\HD~2739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2739_q\);

-- Location: LCCOMB_X66_Y44_N28
\HD~4467\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4467_combout\ = (\sector[0]~input_o\ & ((\HD~4466_combout\ & (\HD~2995_q\)) # (!\HD~4466_combout\ & ((\HD~2739_q\))))) # (!\sector[0]~input_o\ & (\HD~4466_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4466_combout\,
	datac => \HD~2995_q\,
	datad => \HD~2739_q\,
	combout => \HD~4467_combout\);

-- Location: LCCOMB_X66_Y44_N14
\HD~4470\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4470_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~4467_combout\))) # (!\Add2~2_combout\ & (\HD~4469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4469_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4467_combout\,
	combout => \HD~4470_combout\);

-- Location: FF_X69_Y44_N13
\HD~2643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2643_q\);

-- Location: LCCOMB_X69_Y45_N10
\HD~2675feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2675feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~2675feeder_combout\);

-- Location: FF_X69_Y45_N11
\HD~2675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2675feeder_combout\,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2675_q\);

-- Location: LCCOMB_X69_Y44_N12
\HD~4464\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4464_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2675_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2643_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2643_q\,
	datad => \HD~2675_q\,
	combout => \HD~4464_combout\);

-- Location: FF_X70_Y44_N13
\HD~2931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2931_q\);

-- Location: FF_X69_Y44_N3
\HD~2899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2899_q\);

-- Location: LCCOMB_X70_Y44_N12
\HD~4465\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4465_combout\ = (\HD~4464_combout\ & (((\HD~2931_q\)) # (!\Add2~4_combout\))) # (!\HD~4464_combout\ & (\Add2~4_combout\ & ((\HD~2899_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4464_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~2931_q\,
	datad => \HD~2899_q\,
	combout => \HD~4465_combout\);

-- Location: LCCOMB_X66_Y41_N10
\HD~4473\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4473_combout\ = (\HD~4470_combout\ & ((\HD~4472_combout\) # ((!\Add2~0_combout\)))) # (!\HD~4470_combout\ & (((\Add2~0_combout\ & \HD~4465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4472_combout\,
	datab => \HD~4470_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4465_combout\,
	combout => \HD~4473_combout\);

-- Location: LCCOMB_X66_Y41_N12
\HD~4484\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4484_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~4473_combout\))) # (!\Add2~6_combout\ & (\HD~4483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4483_combout\,
	datab => \Add2~8_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4473_combout\,
	combout => \HD~4484_combout\);

-- Location: FF_X57_Y41_N9
\HD~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1011_q\);

-- Location: FF_X58_Y41_N31
\HD~2035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2035_q\);

-- Location: FF_X57_Y41_N19
\HD~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~499_q\);

-- Location: FF_X56_Y42_N31
\HD~1523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1523_q\);

-- Location: LCCOMB_X57_Y41_N18
\HD~4459\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4459_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1523_q\))) # (!\Add2~8_combout\ & (\HD~499_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~499_q\,
	datad => \HD~1523_q\,
	combout => \HD~4459_combout\);

-- Location: LCCOMB_X58_Y41_N30
\HD~4460\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4460_combout\ = (\Add2~6_combout\ & ((\HD~4459_combout\ & ((\HD~2035_q\))) # (!\HD~4459_combout\ & (\HD~1011_q\)))) # (!\Add2~6_combout\ & (((\HD~4459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1011_q\,
	datab => \Add2~6_combout\,
	datac => \HD~2035_q\,
	datad => \HD~4459_combout\,
	combout => \HD~4460_combout\);

-- Location: FF_X59_Y42_N19
\HD~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~243_q\);

-- Location: FF_X59_Y42_N17
\HD~1267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1267_q\);

-- Location: LCCOMB_X59_Y42_N18
\HD~4454\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4454_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1267_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~243_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~243_q\,
	datad => \HD~1267_q\,
	combout => \HD~4454_combout\);

-- Location: FF_X62_Y38_N21
\HD~1779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1779_q\);

-- Location: FF_X62_Y38_N11
\HD~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~755_q\);

-- Location: LCCOMB_X62_Y38_N20
\HD~4455\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4455_combout\ = (\HD~4454_combout\ & (((\HD~1779_q\)) # (!\Add2~6_combout\))) # (!\HD~4454_combout\ & (\Add2~6_combout\ & ((\HD~755_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4454_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1779_q\,
	datad => \HD~755_q\,
	combout => \HD~4455_combout\);

-- Location: FF_X55_Y39_N11
\HD~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~211_q\);

-- Location: FF_X55_Y39_N25
\HD~1235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1235_q\);

-- Location: LCCOMB_X55_Y39_N10
\HD~4456\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4456_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1235_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~211_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~211_q\,
	datad => \HD~1235_q\,
	combout => \HD~4456_combout\);

-- Location: FF_X61_Y36_N19
\HD~1747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1747_q\);

-- Location: FF_X61_Y36_N17
\HD~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~723_q\);

-- Location: LCCOMB_X61_Y36_N18
\HD~4457\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4457_combout\ = (\HD~4456_combout\ & (((\HD~1747_q\)) # (!\Add2~6_combout\))) # (!\HD~4456_combout\ & (\Add2~6_combout\ & ((\HD~723_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4456_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1747_q\,
	datad => \HD~723_q\,
	combout => \HD~4457_combout\);

-- Location: LCCOMB_X61_Y36_N4
\HD~4458\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4458_combout\ = (\sector[0]~input_o\ & ((\HD~4455_combout\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((!\Add2~4_combout\ & \HD~4457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4455_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~4457_combout\,
	combout => \HD~4458_combout\);

-- Location: FF_X58_Y39_N13
\HD~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~979_q\);

-- Location: FF_X55_Y37_N5
\HD~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~467_q\);

-- Location: FF_X54_Y37_N15
\HD~1491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1491_q\);

-- Location: LCCOMB_X55_Y37_N4
\HD~4452\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4452_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1491_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~467_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~467_q\,
	datad => \HD~1491_q\,
	combout => \HD~4452_combout\);

-- Location: FF_X58_Y39_N7
\HD~2003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2003_q\);

-- Location: LCCOMB_X58_Y39_N6
\HD~4453\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4453_combout\ = (\HD~4452_combout\ & (((\HD~2003_q\) # (!\Add2~6_combout\)))) # (!\HD~4452_combout\ & (\HD~979_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~979_q\,
	datab => \HD~4452_combout\,
	datac => \HD~2003_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4453_combout\);

-- Location: LCCOMB_X62_Y36_N12
\HD~4461\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4461_combout\ = (\Add2~4_combout\ & ((\HD~4458_combout\ & (\HD~4460_combout\)) # (!\HD~4458_combout\ & ((\HD~4453_combout\))))) # (!\Add2~4_combout\ & (((\HD~4458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4460_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~4458_combout\,
	datad => \HD~4453_combout\,
	combout => \HD~4461_combout\);

-- Location: LCCOMB_X68_Y38_N22
\HD~1715feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1715feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~1715feeder_combout\);

-- Location: FF_X68_Y38_N23
\HD~1715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1715feeder_combout\,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1715_q\);

-- Location: FF_X61_Y34_N11
\HD~1971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1971_q\);

-- Location: FF_X60_Y40_N27
\HD~1939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1939_q\);

-- Location: FF_X60_Y40_N5
\HD~1683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1683_q\);

-- Location: LCCOMB_X60_Y40_N4
\HD~4428\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4428_combout\ = (\Add2~4_combout\ & ((\HD~1939_q\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~1683_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1939_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1683_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4428_combout\);

-- Location: LCCOMB_X61_Y34_N10
\HD~4429\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4429_combout\ = (\sector[0]~input_o\ & ((\HD~4428_combout\ & ((\HD~1971_q\))) # (!\HD~4428_combout\ & (\HD~1715_q\)))) # (!\sector[0]~input_o\ & (((\HD~4428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1715_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~1971_q\,
	datad => \HD~4428_combout\,
	combout => \HD~4429_combout\);

-- Location: FF_X59_Y43_N5
\HD~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~147_q\);

-- Location: FF_X59_Y43_N19
\HD~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~179_q\);

-- Location: LCCOMB_X59_Y43_N4
\HD~4425\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4425_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~179_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~147_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~147_q\,
	datad => \HD~179_q\,
	combout => \HD~4425_combout\);

-- Location: FF_X58_Y36_N21
\HD~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~435_q\);

-- Location: LCCOMB_X54_Y39_N12
\HD~403feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~403feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~403feeder_combout\);

-- Location: FF_X54_Y39_N13
\HD~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~403feeder_combout\,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~403_q\);

-- Location: LCCOMB_X58_Y36_N20
\HD~4426\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4426_combout\ = (\HD~4425_combout\ & (((\HD~435_q\)) # (!\Add2~4_combout\))) # (!\HD~4425_combout\ & (\Add2~4_combout\ & ((\HD~403_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4425_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~435_q\,
	datad => \HD~403_q\,
	combout => \HD~4426_combout\);

-- Location: FF_X56_Y35_N7
\HD~1171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1171_q\);

-- Location: LCCOMB_X55_Y35_N2
\HD~1427feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1427feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~1427feeder_combout\);

-- Location: FF_X55_Y35_N3
\HD~1427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1427feeder_combout\,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1427_q\);

-- Location: LCCOMB_X56_Y35_N6
\HD~4423\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4423_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~1427_q\))) # (!\Add2~4_combout\ & (\HD~1171_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1171_q\,
	datad => \HD~1427_q\,
	combout => \HD~4423_combout\);

-- Location: FF_X60_Y32_N21
\HD~1459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1459_q\);

-- Location: LCCOMB_X56_Y35_N28
\HD~1203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1203feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~1203feeder_combout\);

-- Location: FF_X56_Y35_N29
\HD~1203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1203feeder_combout\,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1203_q\);

-- Location: LCCOMB_X60_Y32_N20
\HD~4424\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4424_combout\ = (\sector[0]~input_o\ & ((\HD~4423_combout\ & (\HD~1459_q\)) # (!\HD~4423_combout\ & ((\HD~1203_q\))))) # (!\sector[0]~input_o\ & (\HD~4423_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4423_combout\,
	datac => \HD~1459_q\,
	datad => \HD~1203_q\,
	combout => \HD~4424_combout\);

-- Location: LCCOMB_X63_Y36_N8
\HD~4427\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4427_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\) # (\HD~4424_combout\)))) # (!\Add2~8_combout\ & (\HD~4426_combout\ & (!\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4426_combout\,
	datab => \Add2~8_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4424_combout\,
	combout => \HD~4427_combout\);

-- Location: LCCOMB_X68_Y34_N30
\HD~915feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~915feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~915feeder_combout\);

-- Location: FF_X68_Y34_N31
\HD~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~915feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~915_q\);

-- Location: FF_X68_Y34_N9
\HD~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~659_q\);

-- Location: LCCOMB_X67_Y32_N22
\HD~691feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~691feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~691feeder_combout\);

-- Location: FF_X67_Y32_N23
\HD~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~691feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~691_q\);

-- Location: LCCOMB_X68_Y34_N8
\HD~4421\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4421_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~691_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~659_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~659_q\,
	datad => \HD~691_q\,
	combout => \HD~4421_combout\);

-- Location: FF_X67_Y34_N27
\HD~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~947_q\);

-- Location: LCCOMB_X67_Y34_N26
\HD~4422\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4422_combout\ = (\HD~4421_combout\ & (((\HD~947_q\) # (!\Add2~4_combout\)))) # (!\HD~4421_combout\ & (\HD~915_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~915_q\,
	datab => \HD~4421_combout\,
	datac => \HD~947_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4422_combout\);

-- Location: LCCOMB_X63_Y36_N18
\HD~4430\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4430_combout\ = (\HD~4427_combout\ & ((\HD~4429_combout\) # ((!\Add2~6_combout\)))) # (!\HD~4427_combout\ & (((\Add2~6_combout\ & \HD~4422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4429_combout\,
	datab => \HD~4427_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4422_combout\,
	combout => \HD~4430_combout\);

-- Location: LCCOMB_X65_Y37_N4
\HD~851feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~851feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~851feeder_combout\);

-- Location: FF_X65_Y37_N5
\HD~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~851feeder_combout\,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~851_q\);

-- Location: FF_X65_Y41_N13
\HD~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~883_q\);

-- Location: FF_X66_Y37_N1
\HD~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~595_q\);

-- Location: LCCOMB_X67_Y36_N0
\HD~627feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~627feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~627feeder_combout\);

-- Location: FF_X67_Y36_N1
\HD~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~627feeder_combout\,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~627_q\);

-- Location: LCCOMB_X66_Y37_N0
\HD~4431\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4431_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~627_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~595_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~595_q\,
	datad => \HD~627_q\,
	combout => \HD~4431_combout\);

-- Location: LCCOMB_X65_Y41_N12
\HD~4432\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4432_combout\ = (\Add2~4_combout\ & ((\HD~4431_combout\ & ((\HD~883_q\))) # (!\HD~4431_combout\ & (\HD~851_q\)))) # (!\Add2~4_combout\ & (((\HD~4431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~851_q\,
	datab => \Add2~4_combout\,
	datac => \HD~883_q\,
	datad => \HD~4431_combout\,
	combout => \HD~4432_combout\);

-- Location: FF_X70_Y40_N17
\HD~1619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1619_q\);

-- Location: FF_X69_Y40_N29
\HD~1875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1875_q\);

-- Location: LCCOMB_X70_Y40_N16
\HD~4438\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4438_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~1875_q\))) # (!\Add2~4_combout\ & (\HD~1619_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1619_q\,
	datad => \HD~1875_q\,
	combout => \HD~4438_combout\);

-- Location: FF_X69_Y40_N23
\HD~1907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1907_q\);

-- Location: FF_X70_Y40_N23
\HD~1651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1651_q\);

-- Location: LCCOMB_X69_Y40_N22
\HD~4439\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4439_combout\ = (\sector[0]~input_o\ & ((\HD~4438_combout\ & (\HD~1907_q\)) # (!\HD~4438_combout\ & ((\HD~1651_q\))))) # (!\sector[0]~input_o\ & (\HD~4438_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4438_combout\,
	datac => \HD~1907_q\,
	datad => \HD~1651_q\,
	combout => \HD~4439_combout\);

-- Location: FF_X67_Y35_N7
\HD~1363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1363_q\);

-- Location: FF_X69_Y41_N3
\HD~1107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1107_q\);

-- Location: LCCOMB_X69_Y41_N2
\HD~4433\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4433_combout\ = (\Add2~4_combout\ & ((\HD~1363_q\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~1107_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1363_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1107_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4433_combout\);

-- Location: FF_X70_Y41_N3
\HD~1395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1395_q\);

-- Location: FF_X69_Y41_N9
\HD~1139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1139_q\);

-- Location: LCCOMB_X70_Y41_N2
\HD~4434\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4434_combout\ = (\sector[0]~input_o\ & ((\HD~4433_combout\ & (\HD~1395_q\)) # (!\HD~4433_combout\ & ((\HD~1139_q\))))) # (!\sector[0]~input_o\ & (\HD~4433_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4433_combout\,
	datac => \HD~1395_q\,
	datad => \HD~1139_q\,
	combout => \HD~4434_combout\);

-- Location: LCCOMB_X70_Y38_N10
\HD~115feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~115feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~115feeder_combout\);

-- Location: FF_X70_Y38_N11
\HD~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~115feeder_combout\,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~115_q\);

-- Location: FF_X68_Y40_N27
\HD~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~83_q\);

-- Location: LCCOMB_X68_Y40_N26
\HD~4435\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4435_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~115_q\)) # (!\sector[0]~input_o\ & ((\HD~83_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~115_q\,
	datac => \HD~83_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4435_combout\);

-- Location: FF_X65_Y41_N7
\HD~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~371_q\);

-- Location: FF_X68_Y40_N1
\HD~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~339_q\);

-- Location: LCCOMB_X65_Y41_N6
\HD~4436\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4436_combout\ = (\Add2~4_combout\ & ((\HD~4435_combout\ & (\HD~371_q\)) # (!\HD~4435_combout\ & ((\HD~339_q\))))) # (!\Add2~4_combout\ & (\HD~4435_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4435_combout\,
	datac => \HD~371_q\,
	datad => \HD~339_q\,
	combout => \HD~4436_combout\);

-- Location: LCCOMB_X65_Y41_N0
\HD~4437\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4437_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~4434_combout\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & ((\HD~4436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4434_combout\,
	datad => \HD~4436_combout\,
	combout => \HD~4437_combout\);

-- Location: LCCOMB_X65_Y41_N26
\HD~4440\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4440_combout\ = (\Add2~6_combout\ & ((\HD~4437_combout\ & ((\HD~4439_combout\))) # (!\HD~4437_combout\ & (\HD~4432_combout\)))) # (!\Add2~6_combout\ & (((\HD~4437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4432_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4439_combout\,
	datad => \HD~4437_combout\,
	combout => \HD~4440_combout\);

-- Location: FF_X63_Y32_N5
\HD~1555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1555_q\);

-- Location: FF_X65_Y32_N29
\HD~1811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1811_q\);

-- Location: LCCOMB_X63_Y32_N4
\HD~4448\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4448_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~1811_q\))) # (!\Add2~4_combout\ & (\HD~1555_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1555_q\,
	datad => \HD~1811_q\,
	combout => \HD~4448_combout\);

-- Location: FF_X65_Y32_N15
\HD~1843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1843_q\);

-- Location: LCCOMB_X68_Y38_N8
\HD~1587feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1587feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~1587feeder_combout\);

-- Location: FF_X68_Y38_N9
\HD~1587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1587feeder_combout\,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1587_q\);

-- Location: LCCOMB_X65_Y32_N14
\HD~4449\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4449_combout\ = (\HD~4448_combout\ & (((\HD~1843_q\)) # (!\sector[0]~input_o\))) # (!\HD~4448_combout\ & (\sector[0]~input_o\ & ((\HD~1587_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4448_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1843_q\,
	datad => \HD~1587_q\,
	combout => \HD~4449_combout\);

-- Location: FF_X66_Y41_N7
\HD~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~563_q\);

-- Location: FF_X66_Y41_N17
\HD~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~531_q\);

-- Location: LCCOMB_X66_Y41_N16
\HD~4441\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4441_combout\ = (\sector[0]~input_o\ & ((\HD~563_q\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((\HD~531_q\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~563_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~531_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4441_combout\);

-- Location: FF_X70_Y33_N7
\HD~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~819_q\);

-- Location: LCCOMB_X65_Y37_N6
\HD~787feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~787feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~787feeder_combout\);

-- Location: FF_X65_Y37_N7
\HD~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~787feeder_combout\,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~787_q\);

-- Location: LCCOMB_X70_Y33_N6
\HD~4442\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4442_combout\ = (\Add2~4_combout\ & ((\HD~4441_combout\ & (\HD~819_q\)) # (!\HD~4441_combout\ & ((\HD~787_q\))))) # (!\Add2~4_combout\ & (\HD~4441_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4441_combout\,
	datac => \HD~819_q\,
	datad => \HD~787_q\,
	combout => \HD~4442_combout\);

-- Location: LCCOMB_X59_Y32_N0
\HD~275feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~275feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~275feeder_combout\);

-- Location: FF_X59_Y32_N1
\HD~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~275feeder_combout\,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~275_q\);

-- Location: FF_X67_Y33_N11
\HD~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~307_q\);

-- Location: FF_X67_Y33_N9
\HD~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~51_q\);

-- Location: FF_X68_Y33_N19
\HD~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~19_q\);

-- Location: LCCOMB_X68_Y33_N18
\HD~4445\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4445_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~51_q\)) # (!\sector[0]~input_o\ & ((\HD~19_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~51_q\,
	datab => \Add2~4_combout\,
	datac => \HD~19_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4445_combout\);

-- Location: LCCOMB_X67_Y33_N10
\HD~4446\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4446_combout\ = (\Add2~4_combout\ & ((\HD~4445_combout\ & ((\HD~307_q\))) # (!\HD~4445_combout\ & (\HD~275_q\)))) # (!\Add2~4_combout\ & (((\HD~4445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~275_q\,
	datac => \HD~307_q\,
	datad => \HD~4445_combout\,
	combout => \HD~4446_combout\);

-- Location: LCCOMB_X61_Y32_N28
\HD~1075feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1075feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~1075feeder_combout\);

-- Location: FF_X61_Y32_N29
\HD~1075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1075feeder_combout\,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1075_q\);

-- Location: FF_X60_Y32_N7
\HD~1331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1331_q\);

-- Location: FF_X61_Y32_N7
\HD~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1043_q\);

-- Location: LCCOMB_X63_Y35_N4
\HD~1299feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1299feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~1299feeder_combout\);

-- Location: FF_X63_Y35_N5
\HD~1299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1299feeder_combout\,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1299_q\);

-- Location: LCCOMB_X61_Y32_N6
\HD~4443\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4443_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~1299_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~1043_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1043_q\,
	datad => \HD~1299_q\,
	combout => \HD~4443_combout\);

-- Location: LCCOMB_X60_Y32_N6
\HD~4444\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4444_combout\ = (\sector[0]~input_o\ & ((\HD~4443_combout\ & ((\HD~1331_q\))) # (!\HD~4443_combout\ & (\HD~1075_q\)))) # (!\sector[0]~input_o\ & (((\HD~4443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~1075_q\,
	datac => \HD~1331_q\,
	datad => \HD~4443_combout\,
	combout => \HD~4444_combout\);

-- Location: LCCOMB_X60_Y32_N24
\HD~4447\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4447_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~4444_combout\))) # (!\Add2~8_combout\ & (\HD~4446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~4446_combout\,
	datad => \HD~4444_combout\,
	combout => \HD~4447_combout\);

-- Location: LCCOMB_X60_Y32_N18
\HD~4450\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4450_combout\ = (\Add2~6_combout\ & ((\HD~4447_combout\ & (\HD~4449_combout\)) # (!\HD~4447_combout\ & ((\HD~4442_combout\))))) # (!\Add2~6_combout\ & (((\HD~4447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4449_combout\,
	datac => \HD~4442_combout\,
	datad => \HD~4447_combout\,
	combout => \HD~4450_combout\);

-- Location: LCCOMB_X63_Y36_N12
\HD~4451\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4451_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~4440_combout\)) # (!\Add2~0_combout\ & ((\HD~4450_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4440_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4450_combout\,
	combout => \HD~4451_combout\);

-- Location: LCCOMB_X63_Y36_N22
\HD~4462\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4462_combout\ = (\Add2~2_combout\ & ((\HD~4451_combout\ & (\HD~4461_combout\)) # (!\HD~4451_combout\ & ((\HD~4430_combout\))))) # (!\Add2~2_combout\ & (((\HD~4451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4461_combout\,
	datab => \HD~4430_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4451_combout\,
	combout => \HD~4462_combout\);

-- Location: FF_X73_Y41_N23
\HD~3091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3091_q\);

-- Location: LCCOMB_X74_Y41_N22
\HD~3123feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3123feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD~3123feeder_combout\);

-- Location: FF_X74_Y41_N23
\HD~3123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~3123feeder_combout\,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3123_q\);

-- Location: LCCOMB_X73_Y41_N22
\HD~4463\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4463_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3123_q\))) # (!\sector[0]~input_o\ & (\HD~3091_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3091_q\,
	datad => \HD~3123_q\,
	combout => \HD~4463_combout\);

-- Location: LCCOMB_X66_Y41_N14
\HD~4485\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4485_combout\ = (\Add2~10_combout\ & ((\HD~4484_combout\) # ((\HD~4463_combout\)))) # (!\Add2~10_combout\ & (((\HD~4462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4484_combout\,
	datab => \HD~4462_combout\,
	datac => \Add2~10_combout\,
	datad => \HD~4463_combout\,
	combout => \HD~4485_combout\);

-- Location: IOIBUF_X115_Y40_N1
\data_write[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(20),
	o => \data_write[20]~input_o\);

-- Location: FF_X60_Y42_N25
\HD~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~500_q\);

-- Location: LCCOMB_X56_Y42_N16
\HD~1524feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1524feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~1524feeder_combout\);

-- Location: FF_X56_Y42_N17
\HD~1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1524feeder_combout\,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1524_q\);

-- Location: LCCOMB_X60_Y42_N24
\HD~4524\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4524_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1524_q\))) # (!\Add2~8_combout\ & (\HD~500_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~500_q\,
	datad => \HD~1524_q\,
	combout => \HD~4524_combout\);

-- Location: FF_X63_Y41_N21
\HD~2036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2036_q\);

-- Location: FF_X63_Y41_N11
\HD~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1012_q\);

-- Location: LCCOMB_X63_Y41_N20
\HD~4525\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4525_combout\ = (\HD~4524_combout\ & (((\HD~2036_q\)) # (!\Add2~6_combout\))) # (!\HD~4524_combout\ & (\Add2~6_combout\ & ((\HD~1012_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4524_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~2036_q\,
	datad => \HD~1012_q\,
	combout => \HD~4525_combout\);

-- Location: LCCOMB_X58_Y35_N16
\HD~1460feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1460feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~1460feeder_combout\);

-- Location: FF_X58_Y35_N17
\HD~1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1460feeder_combout\,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1460_q\);

-- Location: FF_X59_Y35_N23
\HD~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~436_q\);

-- Location: LCCOMB_X59_Y35_N22
\HD~4517\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4517_combout\ = (\Add2~8_combout\ & ((\HD~1460_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~436_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1460_q\,
	datab => \Add2~8_combout\,
	datac => \HD~436_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4517_combout\);

-- Location: FF_X60_Y33_N5
\HD~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~948_q\);

-- Location: FF_X59_Y33_N21
\HD~1972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1972_q\);

-- Location: LCCOMB_X59_Y33_N20
\HD~4518\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4518_combout\ = (\HD~4517_combout\ & (((\HD~1972_q\) # (!\Add2~6_combout\)))) # (!\HD~4517_combout\ & (\HD~948_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4517_combout\,
	datab => \HD~948_q\,
	datac => \HD~1972_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4518_combout\);

-- Location: FF_X63_Y33_N9
\HD~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~308_q\);

-- Location: LCCOMB_X62_Y33_N8
\HD~1332feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1332feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~1332feeder_combout\);

-- Location: FF_X62_Y33_N9
\HD~1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1332feeder_combout\,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1332_q\);

-- Location: LCCOMB_X63_Y33_N8
\HD~4521\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4521_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1332_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~308_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~308_q\,
	datad => \HD~1332_q\,
	combout => \HD~4521_combout\);

-- Location: FF_X66_Y33_N25
\HD~1844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1844_q\);

-- Location: LCCOMB_X70_Y33_N16
\HD~820feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~820feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~820feeder_combout\);

-- Location: FF_X70_Y33_N17
\HD~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~820feeder_combout\,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~820_q\);

-- Location: LCCOMB_X66_Y33_N24
\HD~4522\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4522_combout\ = (\HD~4521_combout\ & (((\HD~1844_q\)) # (!\Add2~6_combout\))) # (!\HD~4521_combout\ & (\Add2~6_combout\ & ((\HD~820_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4521_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1844_q\,
	datad => \HD~820_q\,
	combout => \HD~4522_combout\);

-- Location: FF_X63_Y36_N17
\HD~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~884_q\);

-- Location: FF_X68_Y41_N9
\HD~1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1396_q\);

-- Location: FF_X72_Y41_N31
\HD~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~372_q\);

-- Location: LCCOMB_X72_Y41_N30
\HD~4519\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4519_combout\ = (\Add2~8_combout\ & ((\HD~1396_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~372_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1396_q\,
	datab => \Add2~8_combout\,
	datac => \HD~372_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4519_combout\);

-- Location: FF_X69_Y40_N9
\HD~1908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1908_q\);

-- Location: LCCOMB_X69_Y40_N8
\HD~4520\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4520_combout\ = (\HD~4519_combout\ & (((\HD~1908_q\) # (!\Add2~6_combout\)))) # (!\HD~4519_combout\ & (\HD~884_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~884_q\,
	datab => \HD~4519_combout\,
	datac => \HD~1908_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4520_combout\);

-- Location: LCCOMB_X66_Y33_N10
\HD~4523\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4523_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~4520_combout\))) # (!\Add2~0_combout\ & (\HD~4522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4522_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4520_combout\,
	combout => \HD~4523_combout\);

-- Location: LCCOMB_X66_Y33_N4
\HD~4526\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4526_combout\ = (\Add2~2_combout\ & ((\HD~4523_combout\ & (\HD~4525_combout\)) # (!\HD~4523_combout\ & ((\HD~4518_combout\))))) # (!\Add2~2_combout\ & (((\HD~4523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4525_combout\,
	datab => \HD~4518_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4523_combout\,
	combout => \HD~4526_combout\);

-- Location: LCCOMB_X57_Y34_N0
\HD~692feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~692feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~692feeder_combout\);

-- Location: FF_X57_Y34_N1
\HD~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~692feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~692_q\);

-- Location: FF_X57_Y38_N23
\HD~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~756_q\);

-- Location: FF_X57_Y34_N19
\HD~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~564_q\);

-- Location: LCCOMB_X66_Y38_N24
\HD~628feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~628feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~628feeder_combout\);

-- Location: FF_X66_Y38_N25
\HD~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~628feeder_combout\,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~628_q\);

-- Location: LCCOMB_X57_Y34_N18
\HD~4496\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4496_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~628_q\))) # (!\Add2~0_combout\ & (\HD~564_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~564_q\,
	datad => \HD~628_q\,
	combout => \HD~4496_combout\);

-- Location: LCCOMB_X57_Y38_N22
\HD~4497\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4497_combout\ = (\Add2~2_combout\ & ((\HD~4496_combout\ & ((\HD~756_q\))) # (!\HD~4496_combout\ & (\HD~692_q\)))) # (!\Add2~2_combout\ & (((\HD~4496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~692_q\,
	datab => \Add2~2_combout\,
	datac => \HD~756_q\,
	datad => \HD~4496_combout\,
	combout => \HD~4497_combout\);

-- Location: FF_X55_Y42_N27
\HD~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~180_q\);

-- Location: FF_X59_Y42_N31
\HD~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~244_q\);

-- Location: FF_X65_Y42_N1
\HD~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~116_q\);

-- Location: FF_X58_Y42_N11
\HD~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~52_q\);

-- Location: LCCOMB_X58_Y42_N10
\HD~4500\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4500_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~116_q\)) # (!\Add2~0_combout\ & ((\HD~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~116_q\,
	datab => \Add2~2_combout\,
	datac => \HD~52_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4500_combout\);

-- Location: LCCOMB_X59_Y42_N30
\HD~4501\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4501_combout\ = (\Add2~2_combout\ & ((\HD~4500_combout\ & ((\HD~244_q\))) # (!\HD~4500_combout\ & (\HD~180_q\)))) # (!\Add2~2_combout\ & (((\HD~4500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~180_q\,
	datac => \HD~244_q\,
	datad => \HD~4500_combout\,
	combout => \HD~4501_combout\);

-- Location: FF_X54_Y40_N11
\HD~1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1076_q\);

-- Location: FF_X63_Y43_N15
\HD~1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1204_q\);

-- Location: LCCOMB_X54_Y40_N10
\HD~4498\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4498_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1204_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1076_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1076_q\,
	datad => \HD~1204_q\,
	combout => \HD~4498_combout\);

-- Location: FF_X59_Y42_N29
\HD~1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1268_q\);

-- Location: FF_X54_Y40_N17
\HD~1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1140_q\);

-- Location: LCCOMB_X59_Y42_N28
\HD~4499\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4499_combout\ = (\HD~4498_combout\ & (((\HD~1268_q\)) # (!\Add2~0_combout\))) # (!\HD~4498_combout\ & (\Add2~0_combout\ & ((\HD~1140_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4498_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1268_q\,
	datad => \HD~1140_q\,
	combout => \HD~4499_combout\);

-- Location: LCCOMB_X59_Y42_N24
\HD~4502\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4502_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~4499_combout\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~4501_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4501_combout\,
	datad => \HD~4499_combout\,
	combout => \HD~4502_combout\);

-- Location: LCCOMB_X70_Y40_N2
\HD~1652feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1652feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~1652feeder_combout\);

-- Location: FF_X70_Y40_N3
\HD~1652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1652feeder_combout\,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1652_q\);

-- Location: FF_X61_Y40_N1
\HD~1780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1780_q\);

-- Location: FF_X63_Y40_N9
\HD~1588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1588_q\);

-- Location: FF_X63_Y40_N7
\HD~1716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1716_q\);

-- Location: LCCOMB_X63_Y40_N8
\HD~4503\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4503_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1716_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1588_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1588_q\,
	datad => \HD~1716_q\,
	combout => \HD~4503_combout\);

-- Location: LCCOMB_X61_Y40_N0
\HD~4504\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4504_combout\ = (\Add2~0_combout\ & ((\HD~4503_combout\ & ((\HD~1780_q\))) # (!\HD~4503_combout\ & (\HD~1652_q\)))) # (!\Add2~0_combout\ & (((\HD~4503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~1652_q\,
	datac => \HD~1780_q\,
	datad => \HD~4503_combout\,
	combout => \HD~4504_combout\);

-- Location: LCCOMB_X61_Y39_N28
\HD~4505\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4505_combout\ = (\Add2~6_combout\ & ((\HD~4502_combout\ & ((\HD~4504_combout\))) # (!\HD~4502_combout\ & (\HD~4497_combout\)))) # (!\Add2~6_combout\ & (((\HD~4502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4497_combout\,
	datac => \HD~4502_combout\,
	datad => \HD~4504_combout\,
	combout => \HD~4505_combout\);

-- Location: FF_X61_Y39_N7
\HD~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~148_q\);

-- Location: FF_X61_Y39_N25
\HD~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~212_q\);

-- Location: FF_X56_Y39_N23
\HD~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~84_q\);

-- Location: FF_X56_Y39_N25
\HD~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~20_q\);

-- Location: LCCOMB_X56_Y39_N24
\HD~4510\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4510_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~84_q\)) # (!\Add2~0_combout\ & ((\HD~20_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~84_q\,
	datab => \Add2~2_combout\,
	datac => \HD~20_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4510_combout\);

-- Location: LCCOMB_X61_Y39_N24
\HD~4511\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4511_combout\ = (\Add2~2_combout\ & ((\HD~4510_combout\ & ((\HD~212_q\))) # (!\HD~4510_combout\ & (\HD~148_q\)))) # (!\Add2~2_combout\ & (((\HD~4510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~148_q\,
	datab => \Add2~2_combout\,
	datac => \HD~212_q\,
	datad => \HD~4510_combout\,
	combout => \HD~4511_combout\);

-- Location: LCCOMB_X54_Y36_N18
\HD~1108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1108feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~1108feeder_combout\);

-- Location: FF_X54_Y36_N19
\HD~1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1108feeder_combout\,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1108_q\);

-- Location: FF_X54_Y36_N5
\HD~1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1236_q\);

-- Location: FF_X53_Y36_N15
\HD~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1044_q\);

-- Location: LCCOMB_X54_Y35_N24
\HD~1172feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1172feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~1172feeder_combout\);

-- Location: FF_X54_Y35_N25
\HD~1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1172feeder_combout\,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1172_q\);

-- Location: LCCOMB_X53_Y36_N14
\HD~4508\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4508_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1172_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1044_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1044_q\,
	datad => \HD~1172_q\,
	combout => \HD~4508_combout\);

-- Location: LCCOMB_X54_Y36_N4
\HD~4509\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4509_combout\ = (\Add2~0_combout\ & ((\HD~4508_combout\ & ((\HD~1236_q\))) # (!\HD~4508_combout\ & (\HD~1108_q\)))) # (!\Add2~0_combout\ & (((\HD~4508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~1108_q\,
	datac => \HD~1236_q\,
	datad => \HD~4508_combout\,
	combout => \HD~4509_combout\);

-- Location: LCCOMB_X59_Y38_N4
\HD~4512\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4512_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~4509_combout\))) # (!\Add2~8_combout\ & (\HD~4511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4511_combout\,
	datac => \HD~4509_combout\,
	datad => \Add2~8_combout\,
	combout => \HD~4512_combout\);

-- Location: FF_X62_Y36_N7
\HD~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~660_q\);

-- Location: FF_X61_Y36_N7
\HD~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~724_q\);

-- Location: LCCOMB_X66_Y37_N18
\HD~596feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~596feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~596feeder_combout\);

-- Location: FF_X66_Y37_N19
\HD~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~596feeder_combout\,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~596_q\);

-- Location: FF_X62_Y36_N17
\HD~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~532_q\);

-- Location: LCCOMB_X62_Y36_N16
\HD~4506\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4506_combout\ = (\Add2~0_combout\ & ((\HD~596_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~532_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~596_q\,
	datac => \HD~532_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4506_combout\);

-- Location: LCCOMB_X61_Y36_N6
\HD~4507\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4507_combout\ = (\Add2~2_combout\ & ((\HD~4506_combout\ & ((\HD~724_q\))) # (!\HD~4506_combout\ & (\HD~660_q\)))) # (!\Add2~2_combout\ & (((\HD~4506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~660_q\,
	datab => \Add2~2_combout\,
	datac => \HD~724_q\,
	datad => \HD~4506_combout\,
	combout => \HD~4507_combout\);

-- Location: LCCOMB_X67_Y38_N18
\HD~1620feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1620feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~1620feeder_combout\);

-- Location: FF_X67_Y38_N19
\HD~1620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1620feeder_combout\,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1620_q\);

-- Location: FF_X61_Y36_N9
\HD~1748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1748_q\);

-- Location: FF_X60_Y41_N15
\HD~1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1556_q\);

-- Location: FF_X60_Y41_N21
\HD~1684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1684_q\);

-- Location: LCCOMB_X60_Y41_N14
\HD~4513\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4513_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1684_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1556_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1556_q\,
	datad => \HD~1684_q\,
	combout => \HD~4513_combout\);

-- Location: LCCOMB_X61_Y36_N8
\HD~4514\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4514_combout\ = (\Add2~0_combout\ & ((\HD~4513_combout\ & ((\HD~1748_q\))) # (!\HD~4513_combout\ & (\HD~1620_q\)))) # (!\Add2~0_combout\ & (((\HD~4513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~1620_q\,
	datac => \HD~1748_q\,
	datad => \HD~4513_combout\,
	combout => \HD~4514_combout\);

-- Location: LCCOMB_X61_Y38_N22
\HD~4515\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4515_combout\ = (\Add2~6_combout\ & ((\HD~4512_combout\ & ((\HD~4514_combout\))) # (!\HD~4512_combout\ & (\HD~4507_combout\)))) # (!\Add2~6_combout\ & (\HD~4512_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4512_combout\,
	datac => \HD~4507_combout\,
	datad => \HD~4514_combout\,
	combout => \HD~4515_combout\);

-- Location: LCCOMB_X61_Y39_N2
\HD~4516\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4516_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~4505_combout\)) # (!\sector[0]~input_o\ & ((\HD~4515_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4505_combout\,
	datac => \HD~4515_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~4516_combout\);

-- Location: FF_X65_Y39_N31
\HD~1876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1876_q\);

-- Location: FF_X65_Y39_N17
\HD~1812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1812_q\);

-- Location: LCCOMB_X60_Y39_N4
\HD~1940feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1940feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~1940feeder_combout\);

-- Location: FF_X60_Y39_N5
\HD~1940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1940feeder_combout\,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1940_q\);

-- Location: LCCOMB_X65_Y39_N16
\HD~4493\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4493_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1940_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1812_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1812_q\,
	datad => \HD~1940_q\,
	combout => \HD~4493_combout\);

-- Location: FF_X58_Y39_N19
\HD~2004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2004_q\);

-- Location: LCCOMB_X58_Y39_N18
\HD~4494\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4494_combout\ = (\HD~4493_combout\ & (((\HD~2004_q\) # (!\Add2~0_combout\)))) # (!\HD~4493_combout\ & (\HD~1876_q\ & ((\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1876_q\,
	datab => \HD~4493_combout\,
	datac => \HD~2004_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4494_combout\);

-- Location: FF_X65_Y37_N19
\HD~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~788_q\);

-- Location: FF_X65_Y37_N25
\HD~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~852_q\);

-- Location: LCCOMB_X65_Y37_N18
\HD~4486\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4486_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~852_q\))) # (!\Add2~0_combout\ & (\HD~788_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~788_q\,
	datad => \HD~852_q\,
	combout => \HD~4486_combout\);

-- Location: FF_X58_Y39_N1
\HD~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~980_q\);

-- Location: LCCOMB_X53_Y39_N14
\HD~916feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~916feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~916feeder_combout\);

-- Location: FF_X53_Y39_N15
\HD~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~916feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~916_q\);

-- Location: LCCOMB_X58_Y39_N0
\HD~4487\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4487_combout\ = (\HD~4486_combout\ & (((\HD~980_q\)) # (!\Add2~2_combout\))) # (!\HD~4486_combout\ & (\Add2~2_combout\ & ((\HD~916_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4486_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~980_q\,
	datad => \HD~916_q\,
	combout => \HD~4487_combout\);

-- Location: FF_X68_Y37_N11
\HD~1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1364_q\);

-- Location: FF_X54_Y37_N25
\HD~1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1492_q\);

-- Location: FF_X55_Y35_N5
\HD~1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1428_q\);

-- Location: FF_X55_Y35_N15
\HD~1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1300_q\);

-- Location: LCCOMB_X55_Y35_N14
\HD~4488\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4488_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~1428_q\)) # (!\Add2~2_combout\ & ((\HD~1300_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~1428_q\,
	datac => \HD~1300_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4488_combout\);

-- Location: LCCOMB_X54_Y37_N24
\HD~4489\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4489_combout\ = (\Add2~0_combout\ & ((\HD~4488_combout\ & ((\HD~1492_q\))) # (!\HD~4488_combout\ & (\HD~1364_q\)))) # (!\Add2~0_combout\ & (((\HD~4488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~1364_q\,
	datac => \HD~1492_q\,
	datad => \HD~4488_combout\,
	combout => \HD~4489_combout\);

-- Location: FF_X54_Y39_N15
\HD~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~404_q\);

-- Location: FF_X54_Y39_N25
\HD~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~468_q\);

-- Location: LCCOMB_X61_Y37_N12
\HD~340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~340feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~340feeder_combout\);

-- Location: FF_X61_Y37_N13
\HD~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~340feeder_combout\,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~340_q\);

-- Location: FF_X62_Y39_N7
\HD~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~276_q\);

-- Location: LCCOMB_X62_Y39_N6
\HD~4490\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4490_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~340_q\)) # (!\Add2~0_combout\ & ((\HD~276_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~340_q\,
	datab => \Add2~2_combout\,
	datac => \HD~276_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4490_combout\);

-- Location: LCCOMB_X54_Y39_N24
\HD~4491\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4491_combout\ = (\Add2~2_combout\ & ((\HD~4490_combout\ & ((\HD~468_q\))) # (!\HD~4490_combout\ & (\HD~404_q\)))) # (!\Add2~2_combout\ & (((\HD~4490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~404_q\,
	datac => \HD~468_q\,
	datad => \HD~4490_combout\,
	combout => \HD~4491_combout\);

-- Location: LCCOMB_X57_Y39_N14
\HD~4492\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4492_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~4489_combout\)) # (!\Add2~8_combout\ & ((\HD~4491_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4489_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4491_combout\,
	combout => \HD~4492_combout\);

-- Location: LCCOMB_X66_Y41_N24
\HD~4495\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4495_combout\ = (\Add2~6_combout\ & ((\HD~4492_combout\ & (\HD~4494_combout\)) # (!\HD~4492_combout\ & ((\HD~4487_combout\))))) # (!\Add2~6_combout\ & (((\HD~4492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4494_combout\,
	datab => \HD~4487_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4492_combout\,
	combout => \HD~4495_combout\);

-- Location: LCCOMB_X66_Y41_N26
\HD~4527\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4527_combout\ = (\Add2~4_combout\ & ((\HD~4516_combout\ & (\HD~4526_combout\)) # (!\HD~4516_combout\ & ((\HD~4495_combout\))))) # (!\Add2~4_combout\ & (((\HD~4516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4526_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~4516_combout\,
	datad => \HD~4495_combout\,
	combout => \HD~4527_combout\);

-- Location: LCCOMB_X56_Y48_N16
\HD~2452feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2452feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~2452feeder_combout\);

-- Location: FF_X56_Y48_N17
\HD~2452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2452feeder_combout\,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2452_q\);

-- Location: FF_X57_Y48_N5
\HD~2516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2516_q\);

-- Location: FF_X56_Y48_N19
\HD~2324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2324_q\);

-- Location: FF_X58_Y46_N25
\HD~2388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2388_q\);

-- Location: LCCOMB_X56_Y48_N18
\HD~4539\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4539_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2388_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2324_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2324_q\,
	datad => \HD~2388_q\,
	combout => \HD~4539_combout\);

-- Location: LCCOMB_X57_Y48_N4
\HD~4540\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4540_combout\ = (\Add2~2_combout\ & ((\HD~4539_combout\ & ((\HD~2516_q\))) # (!\HD~4539_combout\ & (\HD~2452_q\)))) # (!\Add2~2_combout\ & (((\HD~4539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2452_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2516_q\,
	datad => \HD~4539_combout\,
	combout => \HD~4540_combout\);

-- Location: FF_X59_Y45_N19
\HD~2356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2356_q\);

-- Location: FF_X58_Y45_N13
\HD~2484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2484_q\);

-- Location: LCCOMB_X59_Y45_N18
\HD~4546\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4546_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2484_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2356_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2356_q\,
	datad => \HD~2484_q\,
	combout => \HD~4546_combout\);

-- Location: FF_X59_Y44_N3
\HD~2548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2548_q\);

-- Location: FF_X59_Y45_N17
\HD~2420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2420_q\);

-- Location: LCCOMB_X59_Y44_N2
\HD~4547\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4547_combout\ = (\Add2~0_combout\ & ((\HD~4546_combout\ & (\HD~2548_q\)) # (!\HD~4546_combout\ & ((\HD~2420_q\))))) # (!\Add2~0_combout\ & (\HD~4546_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4546_combout\,
	datac => \HD~2548_q\,
	datad => \HD~2420_q\,
	combout => \HD~4547_combout\);

-- Location: FF_X62_Y47_N3
\HD~2100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2100_q\);

-- Location: FF_X62_Y47_N9
\HD~2228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2228_q\);

-- Location: LCCOMB_X62_Y47_N2
\HD~4541\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4541_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2228_q\))) # (!\Add2~2_combout\ & (\HD~2100_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2100_q\,
	datad => \HD~2228_q\,
	combout => \HD~4541_combout\);

-- Location: FF_X63_Y47_N3
\HD~2292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2292_q\);

-- Location: FF_X63_Y47_N25
\HD~2164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2164_q\);

-- Location: LCCOMB_X63_Y47_N2
\HD~4542\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4542_combout\ = (\HD~4541_combout\ & (((\HD~2292_q\)) # (!\Add2~0_combout\))) # (!\HD~4541_combout\ & (\Add2~0_combout\ & ((\HD~2164_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4541_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2292_q\,
	datad => \HD~2164_q\,
	combout => \HD~4542_combout\);

-- Location: FF_X60_Y47_N27
\HD~2068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2068_q\);

-- Location: LCCOMB_X60_Y47_N24
\HD~2132feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2132feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~2132feeder_combout\);

-- Location: FF_X60_Y47_N25
\HD~2132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2132feeder_combout\,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2132_q\);

-- Location: LCCOMB_X60_Y47_N26
\HD~4543\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4543_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2132_q\))) # (!\Add2~0_combout\ & (\HD~2068_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2068_q\,
	datad => \HD~2132_q\,
	combout => \HD~4543_combout\);

-- Location: FF_X63_Y48_N15
\HD~2260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2260_q\);

-- Location: LCCOMB_X63_Y48_N20
\HD~2196feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2196feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD~2196feeder_combout\);

-- Location: FF_X63_Y48_N21
\HD~2196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2196feeder_combout\,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2196_q\);

-- Location: LCCOMB_X63_Y48_N14
\HD~4544\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4544_combout\ = (\Add2~2_combout\ & ((\HD~4543_combout\ & (\HD~2260_q\)) # (!\HD~4543_combout\ & ((\HD~2196_q\))))) # (!\Add2~2_combout\ & (\HD~4543_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4543_combout\,
	datac => \HD~2260_q\,
	datad => \HD~2196_q\,
	combout => \HD~4544_combout\);

-- Location: LCCOMB_X66_Y46_N16
\HD~4545\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4545_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~4542_combout\)) # (!\sector[0]~input_o\ & ((\HD~4544_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4542_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4544_combout\,
	combout => \HD~4545_combout\);

-- Location: LCCOMB_X62_Y46_N18
\HD~4548\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4548_combout\ = (\HD~4545_combout\ & (((\HD~4547_combout\) # (!\Add2~4_combout\)))) # (!\HD~4545_combout\ & (\HD~4540_combout\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4540_combout\,
	datab => \HD~4547_combout\,
	datac => \HD~4545_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~4548_combout\);

-- Location: FF_X68_Y46_N15
\HD~2772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2772_q\);

-- Location: FF_X68_Y46_N29
\HD~2804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2804_q\);

-- Location: LCCOMB_X68_Y46_N14
\HD~4536\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4536_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2804_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2772_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2772_q\,
	datad => \HD~2804_q\,
	combout => \HD~4536_combout\);

-- Location: FF_X69_Y46_N1
\HD~3060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3060_q\);

-- Location: FF_X69_Y46_N7
\HD~3028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3028_q\);

-- Location: LCCOMB_X69_Y46_N0
\HD~4537\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4537_combout\ = (\HD~4536_combout\ & (((\HD~3060_q\)) # (!\Add2~4_combout\))) # (!\HD~4536_combout\ & (\Add2~4_combout\ & ((\HD~3028_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4536_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3060_q\,
	datad => \HD~3028_q\,
	combout => \HD~4537_combout\);

-- Location: FF_X69_Y44_N23
\HD~2900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2900_q\);

-- Location: FF_X69_Y44_N25
\HD~2644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2644_q\);

-- Location: LCCOMB_X69_Y44_N24
\HD~4529\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4529_combout\ = (\Add2~4_combout\ & ((\HD~2900_q\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~2644_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2900_q\,
	datab => \Add2~4_combout\,
	datac => \HD~2644_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4529_combout\);

-- Location: FF_X68_Y43_N15
\HD~2676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2676_q\);

-- Location: FF_X68_Y43_N17
\HD~2932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2932_q\);

-- Location: LCCOMB_X68_Y43_N16
\HD~4530\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4530_combout\ = (\HD~4529_combout\ & (((\HD~2932_q\) # (!\sector[0]~input_o\)))) # (!\HD~4529_combout\ & (\HD~2676_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4529_combout\,
	datab => \HD~2676_q\,
	datac => \HD~2932_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4530_combout\);

-- Location: FF_X65_Y45_N11
\HD~2612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2612_q\);

-- Location: FF_X65_Y45_N21
\HD~2868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2868_q\);

-- Location: FF_X67_Y49_N19
\HD~2580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2580_q\);

-- Location: FF_X67_Y49_N17
\HD~2836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2836_q\);

-- Location: LCCOMB_X67_Y49_N18
\HD~4533\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4533_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~2836_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~2580_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2580_q\,
	datad => \HD~2836_q\,
	combout => \HD~4533_combout\);

-- Location: LCCOMB_X65_Y45_N20
\HD~4534\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4534_combout\ = (\sector[0]~input_o\ & ((\HD~4533_combout\ & ((\HD~2868_q\))) # (!\HD~4533_combout\ & (\HD~2612_q\)))) # (!\sector[0]~input_o\ & (((\HD~4533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2612_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~2868_q\,
	datad => \HD~4533_combout\,
	combout => \HD~4534_combout\);

-- Location: FF_X66_Y44_N1
\HD~2964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2964_q\);

-- Location: FF_X66_Y44_N19
\HD~2996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2996_q\);

-- Location: FF_X65_Y44_N3
\HD~2708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2708_q\);

-- Location: FF_X65_Y44_N17
\HD~2740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2740_q\);

-- Location: LCCOMB_X65_Y44_N2
\HD~4531\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4531_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2740_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2708_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2708_q\,
	datad => \HD~2740_q\,
	combout => \HD~4531_combout\);

-- Location: LCCOMB_X66_Y44_N18
\HD~4532\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4532_combout\ = (\Add2~4_combout\ & ((\HD~4531_combout\ & ((\HD~2996_q\))) # (!\HD~4531_combout\ & (\HD~2964_q\)))) # (!\Add2~4_combout\ & (((\HD~4531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~2964_q\,
	datac => \HD~2996_q\,
	datad => \HD~4531_combout\,
	combout => \HD~4532_combout\);

-- Location: LCCOMB_X66_Y40_N16
\HD~4535\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4535_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\) # (\HD~4532_combout\)))) # (!\Add2~2_combout\ & (\HD~4534_combout\ & (!\Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4534_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4532_combout\,
	combout => \HD~4535_combout\);

-- Location: LCCOMB_X66_Y40_N10
\HD~4538\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4538_combout\ = (\Add2~0_combout\ & ((\HD~4535_combout\ & (\HD~4537_combout\)) # (!\HD~4535_combout\ & ((\HD~4530_combout\))))) # (!\Add2~0_combout\ & (((\HD~4535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4537_combout\,
	datab => \HD~4530_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4535_combout\,
	combout => \HD~4538_combout\);

-- Location: LCCOMB_X66_Y40_N20
\HD~4549\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4549_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~4538_combout\))) # (!\Add2~6_combout\ & (\HD~4548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4548_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4538_combout\,
	combout => \HD~4549_combout\);

-- Location: FF_X67_Y41_N9
\HD~3124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3124_q\);

-- Location: FF_X67_Y41_N19
\HD~3092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3092_q\);

-- Location: LCCOMB_X67_Y41_N18
\HD~4528\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4528_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & (\HD~3124_q\)) # (!\sector[0]~input_o\ & ((\HD~3092_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3124_q\,
	datac => \HD~3092_q\,
	datad => \HD~3227_combout\,
	combout => \HD~4528_combout\);

-- Location: LCCOMB_X66_Y41_N20
\HD~4550\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4550_combout\ = (\Add2~10_combout\ & (((\HD~4549_combout\) # (\HD~4528_combout\)))) # (!\Add2~10_combout\ & (\HD~4527_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4527_combout\,
	datab => \HD~4549_combout\,
	datac => \Add2~10_combout\,
	datad => \HD~4528_combout\,
	combout => \HD~4550_combout\);

-- Location: IOIBUF_X83_Y73_N8
\data_write[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(21),
	o => \data_write[21]~input_o\);

-- Location: FF_X62_Y47_N29
\HD~2229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2229_q\);

-- Location: FF_X63_Y47_N7
\HD~2293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2293_q\);

-- Location: FF_X63_Y47_N21
\HD~2165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2165_q\);

-- Location: FF_X62_Y47_N15
\HD~2101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2101_q\);

-- Location: LCCOMB_X62_Y47_N14
\HD~4604\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4604_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2165_q\)) # (!\Add2~0_combout\ & ((\HD~2101_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2165_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2101_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4604_combout\);

-- Location: LCCOMB_X63_Y47_N6
\HD~4605\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4605_combout\ = (\Add2~2_combout\ & ((\HD~4604_combout\ & ((\HD~2293_q\))) # (!\HD~4604_combout\ & (\HD~2229_q\)))) # (!\Add2~2_combout\ & (((\HD~4604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2229_q\,
	datac => \HD~2293_q\,
	datad => \HD~4604_combout\,
	combout => \HD~4605_combout\);

-- Location: FF_X60_Y44_N25
\HD~2485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2485_q\);

-- Location: FF_X59_Y44_N23
\HD~2549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2549_q\);

-- Location: FF_X60_Y44_N19
\HD~2357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2357_q\);

-- Location: LCCOMB_X59_Y44_N12
\HD~2421feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2421feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~2421feeder_combout\);

-- Location: FF_X59_Y44_N13
\HD~2421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2421feeder_combout\,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2421_q\);

-- Location: LCCOMB_X60_Y44_N18
\HD~4611\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4611_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2421_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2357_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2357_q\,
	datad => \HD~2421_q\,
	combout => \HD~4611_combout\);

-- Location: LCCOMB_X59_Y44_N22
\HD~4612\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4612_combout\ = (\Add2~2_combout\ & ((\HD~4611_combout\ & ((\HD~2549_q\))) # (!\HD~4611_combout\ & (\HD~2485_q\)))) # (!\Add2~2_combout\ & (((\HD~4611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2485_q\,
	datac => \HD~2549_q\,
	datad => \HD~4611_combout\,
	combout => \HD~4612_combout\);

-- Location: FF_X63_Y48_N25
\HD~2197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2197_q\);

-- Location: FF_X63_Y48_N19
\HD~2261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2261_q\);

-- Location: FF_X63_Y50_N19
\HD~2069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2069_q\);

-- Location: FF_X63_Y50_N1
\HD~2133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2133_q\);

-- Location: LCCOMB_X63_Y50_N18
\HD~4608\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4608_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2133_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2069_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2069_q\,
	datad => \HD~2133_q\,
	combout => \HD~4608_combout\);

-- Location: LCCOMB_X63_Y48_N18
\HD~4609\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4609_combout\ = (\Add2~2_combout\ & ((\HD~4608_combout\ & ((\HD~2261_q\))) # (!\HD~4608_combout\ & (\HD~2197_q\)))) # (!\Add2~2_combout\ & (((\HD~4608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2197_q\,
	datac => \HD~2261_q\,
	datad => \HD~4608_combout\,
	combout => \HD~4609_combout\);

-- Location: FF_X57_Y48_N7
\HD~2389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2389_q\);

-- Location: FF_X57_Y48_N9
\HD~2517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2517_q\);

-- Location: FF_X56_Y48_N31
\HD~2325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2325_q\);

-- Location: FF_X56_Y48_N21
\HD~2453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2453_q\);

-- Location: LCCOMB_X56_Y48_N30
\HD~4606\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4606_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2453_q\))) # (!\Add2~2_combout\ & (\HD~2325_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2325_q\,
	datad => \HD~2453_q\,
	combout => \HD~4606_combout\);

-- Location: LCCOMB_X57_Y48_N8
\HD~4607\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4607_combout\ = (\Add2~0_combout\ & ((\HD~4606_combout\ & ((\HD~2517_q\))) # (!\HD~4606_combout\ & (\HD~2389_q\)))) # (!\Add2~0_combout\ & (((\HD~4606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2389_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2517_q\,
	datad => \HD~4606_combout\,
	combout => \HD~4607_combout\);

-- Location: LCCOMB_X54_Y41_N24
\HD~4610\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4610_combout\ = (\Add2~4_combout\ & (((\HD~4607_combout\) # (\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (\HD~4609_combout\ & ((!\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4609_combout\,
	datac => \HD~4607_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~4610_combout\);

-- Location: LCCOMB_X54_Y41_N26
\HD~4613\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4613_combout\ = (\sector[0]~input_o\ & ((\HD~4610_combout\ & ((\HD~4612_combout\))) # (!\HD~4610_combout\ & (\HD~4605_combout\)))) # (!\sector[0]~input_o\ & (((\HD~4610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4605_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4612_combout\,
	datad => \HD~4610_combout\,
	combout => \HD~4613_combout\);

-- Location: FF_X67_Y44_N1
\HD~2901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2901_q\);

-- Location: FF_X67_Y44_N11
\HD~2933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2933_q\);

-- Location: FF_X68_Y44_N19
\HD~2645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2645_q\);

-- Location: FF_X68_Y44_N9
\HD~2677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2677_q\);

-- Location: LCCOMB_X68_Y44_N18
\HD~4594\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4594_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2677_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2645_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2645_q\,
	datad => \HD~2677_q\,
	combout => \HD~4594_combout\);

-- Location: LCCOMB_X67_Y44_N10
\HD~4595\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4595_combout\ = (\Add2~4_combout\ & ((\HD~4594_combout\ & ((\HD~2933_q\))) # (!\HD~4594_combout\ & (\HD~2901_q\)))) # (!\Add2~4_combout\ & (((\HD~4594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~2901_q\,
	datac => \HD~2933_q\,
	datad => \HD~4594_combout\,
	combout => \HD~4595_combout\);

-- Location: FF_X66_Y45_N11
\HD~2805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2805_q\);

-- Location: FF_X66_Y45_N5
\HD~3061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3061_q\);

-- Location: FF_X73_Y45_N17
\HD~2773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2773_q\);

-- Location: FF_X73_Y45_N7
\HD~3029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3029_q\);

-- Location: LCCOMB_X73_Y45_N16
\HD~4601\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4601_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3029_q\))) # (!\Add2~4_combout\ & (\HD~2773_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2773_q\,
	datad => \HD~3029_q\,
	combout => \HD~4601_combout\);

-- Location: LCCOMB_X66_Y45_N4
\HD~4602\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4602_combout\ = (\sector[0]~input_o\ & ((\HD~4601_combout\ & ((\HD~3061_q\))) # (!\HD~4601_combout\ & (\HD~2805_q\)))) # (!\sector[0]~input_o\ & (((\HD~4601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2805_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~3061_q\,
	datad => \HD~4601_combout\,
	combout => \HD~4602_combout\);

-- Location: FF_X65_Y46_N25
\HD~2837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2837_q\);

-- Location: FF_X65_Y46_N11
\HD~2869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2869_q\);

-- Location: FF_X66_Y46_N29
\HD~2581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2581_q\);

-- Location: LCCOMB_X66_Y46_N10
\HD~2613feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2613feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~2613feeder_combout\);

-- Location: FF_X66_Y46_N11
\HD~2613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2613feeder_combout\,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2613_q\);

-- Location: LCCOMB_X66_Y46_N28
\HD~4598\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4598_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2613_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2581_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2581_q\,
	datad => \HD~2613_q\,
	combout => \HD~4598_combout\);

-- Location: LCCOMB_X65_Y46_N10
\HD~4599\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4599_combout\ = (\Add2~4_combout\ & ((\HD~4598_combout\ & ((\HD~2869_q\))) # (!\HD~4598_combout\ & (\HD~2837_q\)))) # (!\Add2~4_combout\ & (((\HD~4598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~2837_q\,
	datac => \HD~2869_q\,
	datad => \HD~4598_combout\,
	combout => \HD~4599_combout\);

-- Location: FF_X66_Y43_N25
\HD~2741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2741_q\);

-- Location: FF_X66_Y43_N3
\HD~2997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2997_q\);

-- Location: FF_X67_Y43_N9
\HD~2965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2965_q\);

-- Location: FF_X67_Y43_N19
\HD~2709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2709_q\);

-- Location: LCCOMB_X67_Y43_N18
\HD~4596\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4596_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~2965_q\)) # (!\Add2~4_combout\ & ((\HD~2709_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~2965_q\,
	datac => \HD~2709_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4596_combout\);

-- Location: LCCOMB_X66_Y43_N2
\HD~4597\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4597_combout\ = (\sector[0]~input_o\ & ((\HD~4596_combout\ & ((\HD~2997_q\))) # (!\HD~4596_combout\ & (\HD~2741_q\)))) # (!\sector[0]~input_o\ & (((\HD~4596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~2741_q\,
	datac => \HD~2997_q\,
	datad => \HD~4596_combout\,
	combout => \HD~4597_combout\);

-- Location: LCCOMB_X65_Y43_N26
\HD~4600\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4600_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~4597_combout\))) # (!\Add2~2_combout\ & (\HD~4599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4599_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4597_combout\,
	combout => \HD~4600_combout\);

-- Location: LCCOMB_X60_Y41_N0
\HD~4603\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4603_combout\ = (\Add2~0_combout\ & ((\HD~4600_combout\ & ((\HD~4602_combout\))) # (!\HD~4600_combout\ & (\HD~4595_combout\)))) # (!\Add2~0_combout\ & (((\HD~4600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4595_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~4602_combout\,
	datad => \HD~4600_combout\,
	combout => \HD~4603_combout\);

-- Location: LCCOMB_X60_Y41_N26
\HD~4614\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4614_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~4603_combout\))) # (!\Add2~6_combout\ & (\HD~4613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4613_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4603_combout\,
	combout => \HD~4614_combout\);

-- Location: FF_X58_Y34_N7
\HD~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~725_q\);

-- Location: FF_X60_Y36_N9
\HD~1749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1749_q\);

-- Location: FF_X60_Y36_N7
\HD~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~213_q\);

-- Location: FF_X55_Y36_N27
\HD~1237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1237_q\);

-- Location: LCCOMB_X60_Y36_N6
\HD~4586\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4586_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1237_q\))) # (!\Add2~8_combout\ & (\HD~213_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~213_q\,
	datad => \HD~1237_q\,
	combout => \HD~4586_combout\);

-- Location: LCCOMB_X60_Y36_N8
\HD~4587\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4587_combout\ = (\Add2~6_combout\ & ((\HD~4586_combout\ & ((\HD~1749_q\))) # (!\HD~4586_combout\ & (\HD~725_q\)))) # (!\Add2~6_combout\ & (((\HD~4586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~725_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1749_q\,
	datad => \HD~4586_combout\,
	combout => \HD~4587_combout\);

-- Location: FF_X55_Y37_N31
\HD~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~469_q\);

-- Location: LCCOMB_X54_Y37_N2
\HD~1493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1493feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~1493feeder_combout\);

-- Location: FF_X54_Y37_N3
\HD~1493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1493feeder_combout\,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1493_q\);

-- Location: LCCOMB_X55_Y37_N30
\HD~4584\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4584_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1493_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~469_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~469_q\,
	datad => \HD~1493_q\,
	combout => \HD~4584_combout\);

-- Location: LCCOMB_X56_Y37_N8
\HD~981feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~981feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~981feeder_combout\);

-- Location: FF_X56_Y37_N9
\HD~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~981feeder_combout\,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~981_q\);

-- Location: FF_X58_Y37_N23
\HD~2005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2005_q\);

-- Location: LCCOMB_X58_Y37_N22
\HD~4585\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4585_combout\ = (\HD~4584_combout\ & (((\HD~2005_q\) # (!\Add2~6_combout\)))) # (!\HD~4584_combout\ & (\HD~981_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4584_combout\,
	datab => \HD~981_q\,
	datac => \HD~2005_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4585_combout\);

-- Location: LCCOMB_X63_Y37_N18
\HD~4588\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4588_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~4585_combout\))) # (!\Add2~4_combout\ & (\HD~4587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4587_combout\,
	datac => \HD~4585_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~4588_combout\);

-- Location: FF_X62_Y38_N31
\HD~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~757_q\);

-- Location: FF_X62_Y38_N17
\HD~1781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1781_q\);

-- Location: FF_X59_Y42_N11
\HD~1269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1269_q\);

-- Location: FF_X59_Y42_N5
\HD~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~245_q\);

-- Location: LCCOMB_X59_Y42_N4
\HD~4582\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4582_combout\ = (\Add2~8_combout\ & ((\HD~1269_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~245_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1269_q\,
	datab => \Add2~8_combout\,
	datac => \HD~245_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4582_combout\);

-- Location: LCCOMB_X62_Y38_N16
\HD~4583\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4583_combout\ = (\Add2~6_combout\ & ((\HD~4582_combout\ & ((\HD~1781_q\))) # (!\HD~4582_combout\ & (\HD~757_q\)))) # (!\Add2~6_combout\ & (((\HD~4582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~757_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1781_q\,
	datad => \HD~4582_combout\,
	combout => \HD~4583_combout\);

-- Location: FF_X63_Y41_N23
\HD~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1013_q\);

-- Location: FF_X63_Y41_N1
\HD~2037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2037_q\);

-- Location: FF_X60_Y42_N19
\HD~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~501_q\);

-- Location: LCCOMB_X56_Y42_N18
\HD~1525feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1525feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~1525feeder_combout\);

-- Location: FF_X56_Y42_N19
\HD~1525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1525feeder_combout\,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1525_q\);

-- Location: LCCOMB_X60_Y42_N18
\HD~4589\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4589_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1525_q\))) # (!\Add2~8_combout\ & (\HD~501_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~501_q\,
	datad => \HD~1525_q\,
	combout => \HD~4589_combout\);

-- Location: LCCOMB_X63_Y41_N0
\HD~4590\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4590_combout\ = (\Add2~6_combout\ & ((\HD~4589_combout\ & ((\HD~2037_q\))) # (!\HD~4589_combout\ & (\HD~1013_q\)))) # (!\Add2~6_combout\ & (((\HD~4589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1013_q\,
	datab => \Add2~6_combout\,
	datac => \HD~2037_q\,
	datad => \HD~4589_combout\,
	combout => \HD~4590_combout\);

-- Location: LCCOMB_X66_Y40_N18
\HD~4591\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4591_combout\ = (\HD~4588_combout\ & (((\HD~4590_combout\) # (!\sector[0]~input_o\)))) # (!\HD~4588_combout\ & (\HD~4583_combout\ & (\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4588_combout\,
	datab => \HD~4583_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4590_combout\,
	combout => \HD~4591_combout\);

-- Location: LCCOMB_X58_Y33_N4
\HD~1941feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1941feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~1941feeder_combout\);

-- Location: FF_X58_Y33_N5
\HD~1941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1941feeder_combout\,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1941_q\);

-- Location: FF_X58_Y33_N31
\HD~1973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1973_q\);

-- Location: LCCOMB_X68_Y38_N18
\HD~1717feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1717feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~1717feeder_combout\);

-- Location: FF_X68_Y38_N19
\HD~1717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1717feeder_combout\,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1717_q\);

-- Location: FF_X60_Y40_N15
\HD~1685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1685_q\);

-- Location: LCCOMB_X60_Y40_N14
\HD~4568\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4568_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~1717_q\)) # (!\sector[0]~input_o\ & ((\HD~1685_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1717_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1685_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4568_combout\);

-- Location: LCCOMB_X58_Y33_N30
\HD~4569\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4569_combout\ = (\Add2~4_combout\ & ((\HD~4568_combout\ & ((\HD~1973_q\))) # (!\HD~4568_combout\ & (\HD~1941_q\)))) # (!\Add2~4_combout\ & (((\HD~4568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~1941_q\,
	datac => \HD~1973_q\,
	datad => \HD~4568_combout\,
	combout => \HD~4569_combout\);

-- Location: FF_X59_Y43_N15
\HD~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~181_q\);

-- Location: FF_X59_Y43_N9
\HD~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~149_q\);

-- Location: LCCOMB_X60_Y43_N4
\HD~405feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~405feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~405feeder_combout\);

-- Location: FF_X60_Y43_N5
\HD~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~405feeder_combout\,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~405_q\);

-- Location: LCCOMB_X59_Y43_N8
\HD~4565\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4565_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~405_q\))) # (!\Add2~4_combout\ & (\HD~149_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~149_q\,
	datad => \HD~405_q\,
	combout => \HD~4565_combout\);

-- Location: FF_X58_Y36_N7
\HD~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~437_q\);

-- Location: LCCOMB_X58_Y36_N6
\HD~4566\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4566_combout\ = (\HD~4565_combout\ & (((\HD~437_q\) # (!\sector[0]~input_o\)))) # (!\HD~4565_combout\ & (\HD~181_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~181_q\,
	datab => \HD~4565_combout\,
	datac => \HD~437_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4566_combout\);

-- Location: FF_X57_Y36_N13
\HD~1429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1429_q\);

-- Location: FF_X56_Y35_N27
\HD~1173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1173_q\);

-- Location: FF_X56_Y35_N1
\HD~1205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1205_q\);

-- Location: LCCOMB_X56_Y35_N26
\HD~4563\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4563_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1205_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1173_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1173_q\,
	datad => \HD~1205_q\,
	combout => \HD~4563_combout\);

-- Location: FF_X60_Y32_N29
\HD~1461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1461_q\);

-- Location: LCCOMB_X60_Y32_N28
\HD~4564\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4564_combout\ = (\HD~4563_combout\ & (((\HD~1461_q\) # (!\Add2~4_combout\)))) # (!\HD~4563_combout\ & (\HD~1429_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1429_q\,
	datab => \HD~4563_combout\,
	datac => \HD~1461_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4564_combout\);

-- Location: LCCOMB_X60_Y32_N22
\HD~4567\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4567_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~4564_combout\))) # (!\Add2~8_combout\ & (\HD~4566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4566_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4564_combout\,
	combout => \HD~4567_combout\);

-- Location: LCCOMB_X67_Y32_N8
\HD~693feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~693feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~693feeder_combout\);

-- Location: FF_X67_Y32_N9
\HD~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~693feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~693_q\);

-- Location: FF_X67_Y32_N19
\HD~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~949_q\);

-- Location: FF_X68_Y34_N21
\HD~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~661_q\);

-- Location: FF_X68_Y34_N11
\HD~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~917_q\);

-- Location: LCCOMB_X68_Y34_N20
\HD~4561\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4561_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~917_q\))) # (!\Add2~4_combout\ & (\HD~661_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~661_q\,
	datad => \HD~917_q\,
	combout => \HD~4561_combout\);

-- Location: LCCOMB_X67_Y32_N18
\HD~4562\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4562_combout\ = (\sector[0]~input_o\ & ((\HD~4561_combout\ & ((\HD~949_q\))) # (!\HD~4561_combout\ & (\HD~693_q\)))) # (!\sector[0]~input_o\ & (((\HD~4561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~693_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~949_q\,
	datad => \HD~4561_combout\,
	combout => \HD~4562_combout\);

-- Location: LCCOMB_X60_Y32_N16
\HD~4570\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4570_combout\ = (\Add2~6_combout\ & ((\HD~4567_combout\ & (\HD~4569_combout\)) # (!\HD~4567_combout\ & ((\HD~4562_combout\))))) # (!\Add2~6_combout\ & (((\HD~4567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4569_combout\,
	datac => \HD~4567_combout\,
	datad => \HD~4562_combout\,
	combout => \HD~4570_combout\);

-- Location: LCCOMB_X66_Y32_N18
\HD~1813feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1813feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~1813feeder_combout\);

-- Location: FF_X66_Y32_N19
\HD~1813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1813feeder_combout\,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1813_q\);

-- Location: FF_X66_Y32_N29
\HD~1845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1845_q\);

-- Location: FF_X63_Y32_N1
\HD~1557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1557_q\);

-- Location: FF_X63_Y32_N7
\HD~1589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1589_q\);

-- Location: LCCOMB_X63_Y32_N0
\HD~4578\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4578_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1589_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1557_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1557_q\,
	datad => \HD~1589_q\,
	combout => \HD~4578_combout\);

-- Location: LCCOMB_X66_Y32_N28
\HD~4579\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4579_combout\ = (\Add2~4_combout\ & ((\HD~4578_combout\ & ((\HD~1845_q\))) # (!\HD~4578_combout\ & (\HD~1813_q\)))) # (!\Add2~4_combout\ & (((\HD~4578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~1813_q\,
	datac => \HD~1845_q\,
	datad => \HD~4578_combout\,
	combout => \HD~4579_combout\);

-- Location: FF_X67_Y33_N29
\HD~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~53_q\);

-- Location: FF_X67_Y33_N31
\HD~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~309_q\);

-- Location: LCCOMB_X68_Y33_N12
\HD~277feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~277feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~277feeder_combout\);

-- Location: FF_X68_Y33_N13
\HD~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~277feeder_combout\,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~277_q\);

-- Location: FF_X68_Y33_N23
\HD~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~21_q\);

-- Location: LCCOMB_X68_Y33_N22
\HD~4575\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4575_combout\ = (\Add2~4_combout\ & ((\HD~277_q\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~21_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~277_q\,
	datab => \Add2~4_combout\,
	datac => \HD~21_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4575_combout\);

-- Location: LCCOMB_X67_Y33_N30
\HD~4576\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4576_combout\ = (\sector[0]~input_o\ & ((\HD~4575_combout\ & ((\HD~309_q\))) # (!\HD~4575_combout\ & (\HD~53_q\)))) # (!\sector[0]~input_o\ & (((\HD~4575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~53_q\,
	datac => \HD~309_q\,
	datad => \HD~4575_combout\,
	combout => \HD~4576_combout\);

-- Location: FF_X58_Y32_N25
\HD~1301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1301_q\);

-- Location: FF_X61_Y32_N9
\HD~1077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1077_q\);

-- Location: FF_X61_Y32_N19
\HD~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1045_q\);

-- Location: LCCOMB_X61_Y32_N18
\HD~4573\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4573_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~1077_q\)) # (!\sector[0]~input_o\ & ((\HD~1045_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~1077_q\,
	datac => \HD~1045_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4573_combout\);

-- Location: FF_X60_Y32_N11
\HD~1333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1333_q\);

-- Location: LCCOMB_X60_Y32_N10
\HD~4574\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4574_combout\ = (\HD~4573_combout\ & (((\HD~1333_q\) # (!\Add2~4_combout\)))) # (!\HD~4573_combout\ & (\HD~1301_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1301_q\,
	datab => \HD~4573_combout\,
	datac => \HD~1333_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4574_combout\);

-- Location: LCCOMB_X60_Y32_N4
\HD~4577\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4577_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~4574_combout\))) # (!\Add2~8_combout\ & (\HD~4576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~4576_combout\,
	datad => \HD~4574_combout\,
	combout => \HD~4577_combout\);

-- Location: LCCOMB_X69_Y34_N30
\HD~565feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~565feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~565feeder_combout\);

-- Location: FF_X69_Y34_N31
\HD~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~565feeder_combout\,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~565_q\);

-- Location: FF_X70_Y33_N27
\HD~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~821_q\);

-- Location: FF_X72_Y33_N31
\HD~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~533_q\);

-- Location: LCCOMB_X65_Y37_N14
\HD~789feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~789feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~789feeder_combout\);

-- Location: FF_X65_Y37_N15
\HD~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~789feeder_combout\,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~789_q\);

-- Location: LCCOMB_X72_Y33_N30
\HD~4571\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4571_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~789_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~533_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~533_q\,
	datad => \HD~789_q\,
	combout => \HD~4571_combout\);

-- Location: LCCOMB_X70_Y33_N26
\HD~4572\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4572_combout\ = (\sector[0]~input_o\ & ((\HD~4571_combout\ & ((\HD~821_q\))) # (!\HD~4571_combout\ & (\HD~565_q\)))) # (!\sector[0]~input_o\ & (((\HD~4571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~565_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~821_q\,
	datad => \HD~4571_combout\,
	combout => \HD~4572_combout\);

-- Location: LCCOMB_X69_Y32_N24
\HD~4580\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4580_combout\ = (\Add2~6_combout\ & ((\HD~4577_combout\ & (\HD~4579_combout\)) # (!\HD~4577_combout\ & ((\HD~4572_combout\))))) # (!\Add2~6_combout\ & (((\HD~4577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4579_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4577_combout\,
	datad => \HD~4572_combout\,
	combout => \HD~4580_combout\);

-- Location: LCCOMB_X69_Y32_N2
\HD~4581\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4581_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~4570_combout\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & ((\HD~4580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~4570_combout\,
	datad => \HD~4580_combout\,
	combout => \HD~4581_combout\);

-- Location: FF_X66_Y37_N5
\HD~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~597_q\);

-- Location: LCCOMB_X65_Y37_N28
\HD~853feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~853feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~853feeder_combout\);

-- Location: FF_X65_Y37_N29
\HD~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~853feeder_combout\,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~853_q\);

-- Location: LCCOMB_X66_Y37_N4
\HD~4551\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4551_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~853_q\))) # (!\Add2~4_combout\ & (\HD~597_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~597_q\,
	datad => \HD~853_q\,
	combout => \HD~4551_combout\);

-- Location: FF_X66_Y38_N13
\HD~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~885_q\);

-- Location: LCCOMB_X66_Y38_N10
\HD~629feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~629feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~629feeder_combout\);

-- Location: FF_X66_Y38_N11
\HD~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~629feeder_combout\,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~629_q\);

-- Location: LCCOMB_X66_Y38_N12
\HD~4552\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4552_combout\ = (\sector[0]~input_o\ & ((\HD~4551_combout\ & (\HD~885_q\)) # (!\HD~4551_combout\ & ((\HD~629_q\))))) # (!\sector[0]~input_o\ & (\HD~4551_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4551_combout\,
	datac => \HD~885_q\,
	datad => \HD~629_q\,
	combout => \HD~4552_combout\);

-- Location: FF_X70_Y40_N15
\HD~1621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1621_q\);

-- Location: FF_X70_Y40_N13
\HD~1653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1653_q\);

-- Location: LCCOMB_X70_Y40_N14
\HD~4558\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4558_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1653_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1621_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1621_q\,
	datad => \HD~1653_q\,
	combout => \HD~4558_combout\);

-- Location: FF_X69_Y40_N5
\HD~1909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1909_q\);

-- Location: FF_X69_Y40_N3
\HD~1877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1877_q\);

-- Location: LCCOMB_X69_Y40_N4
\HD~4559\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4559_combout\ = (\Add2~4_combout\ & ((\HD~4558_combout\ & (\HD~1909_q\)) # (!\HD~4558_combout\ & ((\HD~1877_q\))))) # (!\Add2~4_combout\ & (\HD~4558_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4558_combout\,
	datac => \HD~1909_q\,
	datad => \HD~1877_q\,
	combout => \HD~4559_combout\);

-- Location: LCCOMB_X65_Y42_N18
\HD~117feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~117feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~117feeder_combout\);

-- Location: FF_X65_Y42_N19
\HD~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~117feeder_combout\,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~117_q\);

-- Location: FF_X67_Y40_N5
\HD~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~373_q\);

-- Location: FF_X68_Y40_N23
\HD~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~85_q\);

-- Location: FF_X68_Y40_N13
\HD~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~341_q\);

-- Location: LCCOMB_X68_Y40_N22
\HD~4555\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4555_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~341_q\))) # (!\Add2~4_combout\ & (\HD~85_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~85_q\,
	datad => \HD~341_q\,
	combout => \HD~4555_combout\);

-- Location: LCCOMB_X67_Y40_N4
\HD~4556\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4556_combout\ = (\sector[0]~input_o\ & ((\HD~4555_combout\ & ((\HD~373_q\))) # (!\HD~4555_combout\ & (\HD~117_q\)))) # (!\sector[0]~input_o\ & (((\HD~4555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~117_q\,
	datac => \HD~373_q\,
	datad => \HD~4555_combout\,
	combout => \HD~4556_combout\);

-- Location: LCCOMB_X67_Y35_N0
\HD~1365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1365feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~1365feeder_combout\);

-- Location: FF_X67_Y35_N1
\HD~1365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1365feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1365_q\);

-- Location: FF_X68_Y41_N27
\HD~1397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1397_q\);

-- Location: FF_X69_Y41_N23
\HD~1109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1109_q\);

-- Location: FF_X69_Y41_N13
\HD~1141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1141_q\);

-- Location: LCCOMB_X69_Y41_N22
\HD~4553\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4553_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1141_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1109_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1109_q\,
	datad => \HD~1141_q\,
	combout => \HD~4553_combout\);

-- Location: LCCOMB_X68_Y41_N26
\HD~4554\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4554_combout\ = (\Add2~4_combout\ & ((\HD~4553_combout\ & ((\HD~1397_q\))) # (!\HD~4553_combout\ & (\HD~1365_q\)))) # (!\Add2~4_combout\ & (((\HD~4553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1365_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1397_q\,
	datad => \HD~4553_combout\,
	combout => \HD~4554_combout\);

-- Location: LCCOMB_X66_Y40_N6
\HD~4557\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4557_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~4554_combout\))) # (!\Add2~8_combout\ & (\HD~4556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4556_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4554_combout\,
	datad => \Add2~8_combout\,
	combout => \HD~4557_combout\);

-- Location: LCCOMB_X66_Y40_N24
\HD~4560\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4560_combout\ = (\Add2~6_combout\ & ((\HD~4557_combout\ & ((\HD~4559_combout\))) # (!\HD~4557_combout\ & (\HD~4552_combout\)))) # (!\Add2~6_combout\ & (((\HD~4557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4552_combout\,
	datab => \HD~4559_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4557_combout\,
	combout => \HD~4560_combout\);

-- Location: LCCOMB_X66_Y40_N4
\HD~4592\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4592_combout\ = (\Add2~0_combout\ & ((\HD~4581_combout\ & (\HD~4591_combout\)) # (!\HD~4581_combout\ & ((\HD~4560_combout\))))) # (!\Add2~0_combout\ & (((\HD~4581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4591_combout\,
	datac => \HD~4581_combout\,
	datad => \HD~4560_combout\,
	combout => \HD~4592_combout\);

-- Location: FF_X67_Y41_N23
\HD~3093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3093_q\);

-- Location: LCCOMB_X67_Y41_N12
\HD~3125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3125feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD~3125feeder_combout\);

-- Location: FF_X67_Y41_N13
\HD~3125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~3125feeder_combout\,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3125_q\);

-- Location: LCCOMB_X67_Y41_N22
\HD~4593\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4593_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3125_q\))) # (!\sector[0]~input_o\ & (\HD~3093_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3227_combout\,
	datac => \HD~3093_q\,
	datad => \HD~3125_q\,
	combout => \HD~4593_combout\);

-- Location: LCCOMB_X66_Y41_N22
\HD~4615\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4615_combout\ = (\Add2~10_combout\ & ((\HD~4614_combout\) # ((\HD~4593_combout\)))) # (!\Add2~10_combout\ & (((\HD~4592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4614_combout\,
	datab => \HD~4592_combout\,
	datac => \Add2~10_combout\,
	datad => \HD~4593_combout\,
	combout => \HD~4615_combout\);

-- Location: IOIBUF_X115_Y45_N22
\data_write[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(22),
	o => \data_write[22]~input_o\);

-- Location: FF_X61_Y37_N7
\HD~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~342_q\);

-- Location: FF_X61_Y37_N1
\HD~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~470_q\);

-- Location: FF_X62_Y39_N9
\HD~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~278_q\);

-- Location: LCCOMB_X54_Y39_N10
\HD~406feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~406feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD~406feeder_combout\);

-- Location: FF_X54_Y39_N11
\HD~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~406feeder_combout\,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~406_q\);

-- Location: LCCOMB_X62_Y39_N8
\HD~4630\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4630_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~406_q\))) # (!\Add2~2_combout\ & (\HD~278_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~278_q\,
	datad => \HD~406_q\,
	combout => \HD~4630_combout\);

-- Location: LCCOMB_X61_Y37_N0
\HD~4631\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4631_combout\ = (\Add2~0_combout\ & ((\HD~4630_combout\ & ((\HD~470_q\))) # (!\HD~4630_combout\ & (\HD~342_q\)))) # (!\Add2~0_combout\ & (((\HD~4630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~342_q\,
	datab => \Add2~0_combout\,
	datac => \HD~470_q\,
	datad => \HD~4630_combout\,
	combout => \HD~4631_combout\);

-- Location: FF_X63_Y35_N15
\HD~1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1302_q\);

-- Location: FF_X67_Y35_N27
\HD~1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1366_q\);

-- Location: LCCOMB_X63_Y35_N14
\HD~4628\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4628_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1366_q\))) # (!\Add2~0_combout\ & (\HD~1302_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1302_q\,
	datad => \HD~1366_q\,
	combout => \HD~4628_combout\);

-- Location: FF_X55_Y38_N31
\HD~1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1494_q\);

-- Location: FF_X55_Y38_N13
\HD~1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1430_q\);

-- Location: LCCOMB_X55_Y38_N30
\HD~4629\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4629_combout\ = (\Add2~2_combout\ & ((\HD~4628_combout\ & (\HD~1494_q\)) # (!\HD~4628_combout\ & ((\HD~1430_q\))))) # (!\Add2~2_combout\ & (\HD~4628_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4628_combout\,
	datac => \HD~1494_q\,
	datad => \HD~1430_q\,
	combout => \HD~4629_combout\);

-- Location: LCCOMB_X59_Y37_N2
\HD~4632\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4632_combout\ = (\Add2~8_combout\ & (((\HD~4629_combout\) # (\Add2~6_combout\)))) # (!\Add2~8_combout\ & (\HD~4631_combout\ & ((!\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4631_combout\,
	datac => \HD~4629_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~4632_combout\);

-- Location: FF_X50_Y38_N19
\HD~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~790_q\);

-- Location: FF_X53_Y39_N9
\HD~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~918_q\);

-- Location: LCCOMB_X50_Y38_N18
\HD~4626\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4626_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~918_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~790_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~790_q\,
	datad => \HD~918_q\,
	combout => \HD~4626_combout\);

-- Location: FF_X53_Y39_N19
\HD~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~982_q\);

-- Location: FF_X65_Y37_N9
\HD~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~854_q\);

-- Location: LCCOMB_X53_Y39_N18
\HD~4627\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4627_combout\ = (\Add2~0_combout\ & ((\HD~4626_combout\ & (\HD~982_q\)) # (!\HD~4626_combout\ & ((\HD~854_q\))))) # (!\Add2~0_combout\ & (\HD~4626_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4626_combout\,
	datac => \HD~982_q\,
	datad => \HD~854_q\,
	combout => \HD~4627_combout\);

-- Location: FF_X57_Y39_N1
\HD~1942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1942_q\);

-- Location: FF_X57_Y39_N3
\HD~2006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2006_q\);

-- Location: FF_X65_Y39_N29
\HD~1814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1814_q\);

-- Location: FF_X65_Y39_N3
\HD~1878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1878_q\);

-- Location: LCCOMB_X65_Y39_N28
\HD~4633\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4633_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1878_q\))) # (!\Add2~0_combout\ & (\HD~1814_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1814_q\,
	datad => \HD~1878_q\,
	combout => \HD~4633_combout\);

-- Location: LCCOMB_X57_Y39_N2
\HD~4634\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4634_combout\ = (\Add2~2_combout\ & ((\HD~4633_combout\ & ((\HD~2006_q\))) # (!\HD~4633_combout\ & (\HD~1942_q\)))) # (!\Add2~2_combout\ & (((\HD~4633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~1942_q\,
	datac => \HD~2006_q\,
	datad => \HD~4633_combout\,
	combout => \HD~4634_combout\);

-- Location: LCCOMB_X53_Y39_N28
\HD~4635\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4635_combout\ = (\HD~4632_combout\ & (((\HD~4634_combout\) # (!\Add2~6_combout\)))) # (!\HD~4632_combout\ & (\HD~4627_combout\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4632_combout\,
	datab => \HD~4627_combout\,
	datac => \HD~4634_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~4635_combout\);

-- Location: FF_X62_Y36_N3
\HD~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~662_q\);

-- Location: FF_X62_Y36_N29
\HD~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~534_q\);

-- Location: LCCOMB_X62_Y36_N28
\HD~4636\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4636_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~662_q\)) # (!\Add2~2_combout\ & ((\HD~534_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~662_q\,
	datac => \HD~534_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4636_combout\);

-- Location: FF_X59_Y36_N11
\HD~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~726_q\);

-- Location: FF_X59_Y36_N25
\HD~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~598_q\);

-- Location: LCCOMB_X59_Y36_N10
\HD~4637\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4637_combout\ = (\HD~4636_combout\ & (((\HD~726_q\)) # (!\Add2~0_combout\))) # (!\HD~4636_combout\ & (\Add2~0_combout\ & ((\HD~598_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4636_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~726_q\,
	datad => \HD~598_q\,
	combout => \HD~4637_combout\);

-- Location: FF_X53_Y36_N11
\HD~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1046_q\);

-- Location: FF_X53_Y36_N1
\HD~1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1110_q\);

-- Location: LCCOMB_X53_Y36_N10
\HD~4638\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4638_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1110_q\))) # (!\Add2~0_combout\ & (\HD~1046_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1046_q\,
	datad => \HD~1110_q\,
	combout => \HD~4638_combout\);

-- Location: FF_X55_Y36_N21
\HD~1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1174_q\);

-- Location: FF_X55_Y36_N15
\HD~1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1238_q\);

-- Location: LCCOMB_X55_Y36_N14
\HD~4639\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4639_combout\ = (\HD~4638_combout\ & (((\HD~1238_q\) # (!\Add2~2_combout\)))) # (!\HD~4638_combout\ & (\HD~1174_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4638_combout\,
	datab => \HD~1174_q\,
	datac => \HD~1238_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4639_combout\);

-- Location: FF_X56_Y39_N11
\HD~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~86_q\);

-- Location: FF_X56_Y36_N21
\HD~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~214_q\);

-- Location: FF_X56_Y39_N5
\HD~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~22_q\);

-- Location: FF_X56_Y36_N27
\HD~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~150_q\);

-- Location: LCCOMB_X56_Y39_N4
\HD~4640\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4640_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~150_q\))) # (!\Add2~2_combout\ & (\HD~22_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~22_q\,
	datad => \HD~150_q\,
	combout => \HD~4640_combout\);

-- Location: LCCOMB_X56_Y36_N20
\HD~4641\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4641_combout\ = (\Add2~0_combout\ & ((\HD~4640_combout\ & ((\HD~214_q\))) # (!\HD~4640_combout\ & (\HD~86_q\)))) # (!\Add2~0_combout\ & (((\HD~4640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~86_q\,
	datab => \Add2~0_combout\,
	datac => \HD~214_q\,
	datad => \HD~4640_combout\,
	combout => \HD~4641_combout\);

-- Location: LCCOMB_X56_Y40_N10
\HD~4642\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4642_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~4639_combout\)) # (!\Add2~8_combout\ & ((\HD~4641_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4639_combout\,
	datab => \HD~4641_combout\,
	datac => \Add2~6_combout\,
	datad => \Add2~8_combout\,
	combout => \HD~4642_combout\);

-- Location: FF_X60_Y41_N31
\HD~1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1558_q\);

-- Location: FF_X59_Y41_N9
\HD~1622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1622_q\);

-- Location: LCCOMB_X60_Y41_N30
\HD~4643\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4643_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1622_q\))) # (!\Add2~0_combout\ & (\HD~1558_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1558_q\,
	datad => \HD~1622_q\,
	combout => \HD~4643_combout\);

-- Location: FF_X60_Y41_N29
\HD~1686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1686_q\);

-- Location: FF_X59_Y41_N19
\HD~1750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1750_q\);

-- Location: LCCOMB_X59_Y41_N18
\HD~4644\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4644_combout\ = (\HD~4643_combout\ & (((\HD~1750_q\) # (!\Add2~2_combout\)))) # (!\HD~4643_combout\ & (\HD~1686_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4643_combout\,
	datab => \HD~1686_q\,
	datac => \HD~1750_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4644_combout\);

-- Location: LCCOMB_X60_Y40_N18
\HD~4645\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4645_combout\ = (\HD~4642_combout\ & (((\HD~4644_combout\) # (!\Add2~6_combout\)))) # (!\HD~4642_combout\ & (\HD~4637_combout\ & (\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4637_combout\,
	datab => \HD~4642_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4644_combout\,
	combout => \HD~4645_combout\);

-- Location: LCCOMB_X60_Y40_N12
\HD~4646\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4646_combout\ = (\Add2~4_combout\ & ((\HD~4635_combout\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~4645_combout\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4635_combout\,
	datab => \HD~4645_combout\,
	datac => \Add2~4_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~4646_combout\);

-- Location: FF_X57_Y34_N7
\HD~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~566_q\);

-- Location: LCCOMB_X57_Y34_N28
\HD~694feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~694feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD~694feeder_combout\);

-- Location: FF_X57_Y34_N29
\HD~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~694feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~694_q\);

-- Location: LCCOMB_X57_Y34_N6
\HD~4616\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4616_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~694_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~566_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~566_q\,
	datad => \HD~694_q\,
	combout => \HD~4616_combout\);

-- Location: FF_X57_Y38_N9
\HD~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~630_q\);

-- Location: FF_X57_Y38_N11
\HD~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~758_q\);

-- Location: LCCOMB_X57_Y38_N10
\HD~4617\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4617_combout\ = (\HD~4616_combout\ & (((\HD~758_q\) # (!\Add2~0_combout\)))) # (!\HD~4616_combout\ & (\HD~630_q\ & ((\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4616_combout\,
	datab => \HD~630_q\,
	datac => \HD~758_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4617_combout\);

-- Location: FF_X63_Y40_N21
\HD~1590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1590_q\);

-- Location: FF_X62_Y40_N13
\HD~1654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1654_q\);

-- Location: LCCOMB_X63_Y40_N20
\HD~4623\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4623_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1654_q\))) # (!\Add2~0_combout\ & (\HD~1590_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1590_q\,
	datad => \HD~1654_q\,
	combout => \HD~4623_combout\);

-- Location: FF_X63_Y40_N27
\HD~1718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1718_q\);

-- Location: FF_X62_Y40_N23
\HD~1782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1782_q\);

-- Location: LCCOMB_X62_Y40_N22
\HD~4624\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4624_combout\ = (\HD~4623_combout\ & (((\HD~1782_q\) # (!\Add2~2_combout\)))) # (!\HD~4623_combout\ & (\HD~1718_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4623_combout\,
	datab => \HD~1718_q\,
	datac => \HD~1782_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4624_combout\);

-- Location: FF_X58_Y42_N15
\HD~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~54_q\);

-- Location: LCCOMB_X57_Y42_N22
\HD~182feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~182feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD~182feeder_combout\);

-- Location: FF_X57_Y42_N23
\HD~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~182feeder_combout\,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~182_q\);

-- Location: LCCOMB_X58_Y42_N14
\HD~4620\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4620_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~182_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~54_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~54_q\,
	datad => \HD~182_q\,
	combout => \HD~4620_combout\);

-- Location: FF_X59_Y42_N23
\HD~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~246_q\);

-- Location: FF_X58_Y42_N21
\HD~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~118_q\);

-- Location: LCCOMB_X59_Y42_N22
\HD~4621\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4621_combout\ = (\HD~4620_combout\ & (((\HD~246_q\)) # (!\Add2~0_combout\))) # (!\HD~4620_combout\ & (\Add2~0_combout\ & ((\HD~118_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4620_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~246_q\,
	datad => \HD~118_q\,
	combout => \HD~4621_combout\);

-- Location: FF_X54_Y40_N23
\HD~1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1078_q\);

-- Location: LCCOMB_X54_Y40_N28
\HD~1142feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1142feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD~1142feeder_combout\);

-- Location: FF_X54_Y40_N29
\HD~1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1142feeder_combout\,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1142_q\);

-- Location: LCCOMB_X54_Y40_N22
\HD~4618\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4618_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1142_q\))) # (!\Add2~0_combout\ & (\HD~1078_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1078_q\,
	datad => \HD~1142_q\,
	combout => \HD~4618_combout\);

-- Location: FF_X62_Y42_N23
\HD~1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1270_q\);

-- Location: FF_X62_Y42_N29
\HD~1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1206_q\);

-- Location: LCCOMB_X62_Y42_N22
\HD~4619\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4619_combout\ = (\HD~4618_combout\ & (((\HD~1270_q\)) # (!\Add2~2_combout\))) # (!\HD~4618_combout\ & (\Add2~2_combout\ & ((\HD~1206_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4618_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~1270_q\,
	datad => \HD~1206_q\,
	combout => \HD~4619_combout\);

-- Location: LCCOMB_X59_Y40_N2
\HD~4622\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4622_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~4619_combout\))) # (!\Add2~8_combout\ & (\HD~4621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4621_combout\,
	datac => \HD~4619_combout\,
	datad => \Add2~8_combout\,
	combout => \HD~4622_combout\);

-- Location: LCCOMB_X60_Y40_N8
\HD~4625\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4625_combout\ = (\Add2~6_combout\ & ((\HD~4622_combout\ & ((\HD~4624_combout\))) # (!\HD~4622_combout\ & (\HD~4617_combout\)))) # (!\Add2~6_combout\ & (((\HD~4622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4617_combout\,
	datab => \HD~4624_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4622_combout\,
	combout => \HD~4625_combout\);

-- Location: FF_X67_Y37_N21
\HD~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1014_q\);

-- Location: FF_X62_Y34_N19
\HD~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~950_q\);

-- Location: LCCOMB_X62_Y34_N18
\HD~4654\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4654_combout\ = (\Add2~8_combout\ & (((\Add2~0_combout\)))) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & (\HD~1014_q\)) # (!\Add2~0_combout\ & ((\HD~950_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1014_q\,
	datab => \Add2~8_combout\,
	datac => \HD~950_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4654_combout\);

-- Location: FF_X63_Y42_N1
\HD~2038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2038_q\);

-- Location: LCCOMB_X65_Y35_N28
\HD~1974feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1974feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD~1974feeder_combout\);

-- Location: FF_X65_Y35_N29
\HD~1974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1974feeder_combout\,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1974_q\);

-- Location: LCCOMB_X63_Y42_N0
\HD~4655\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4655_combout\ = (\HD~4654_combout\ & (((\HD~2038_q\)) # (!\Add2~8_combout\))) # (!\HD~4654_combout\ & (\Add2~8_combout\ & ((\HD~1974_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4654_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~2038_q\,
	datad => \HD~1974_q\,
	combout => \HD~4655_combout\);

-- Location: FF_X58_Y35_N3
\HD~1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1462_q\);

-- Location: FF_X61_Y41_N31
\HD~1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1526_q\);

-- Location: FF_X57_Y41_N29
\HD~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~502_q\);

-- Location: FF_X62_Y35_N17
\HD~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~438_q\);

-- Location: LCCOMB_X62_Y35_N16
\HD~4649\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4649_combout\ = (\Add2~8_combout\ & (((\Add2~0_combout\)))) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & (\HD~502_q\)) # (!\Add2~0_combout\ & ((\HD~438_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~502_q\,
	datac => \HD~438_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4649_combout\);

-- Location: LCCOMB_X61_Y41_N30
\HD~4650\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4650_combout\ = (\Add2~8_combout\ & ((\HD~4649_combout\ & ((\HD~1526_q\))) # (!\HD~4649_combout\ & (\HD~1462_q\)))) # (!\Add2~8_combout\ & (((\HD~4649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1462_q\,
	datac => \HD~1526_q\,
	datad => \HD~4649_combout\,
	combout => \HD~4650_combout\);

-- Location: FF_X61_Y33_N5
\HD~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~310_q\);

-- Location: LCCOMB_X67_Y40_N30
\HD~374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~374feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD~374feeder_combout\);

-- Location: FF_X67_Y40_N31
\HD~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~374feeder_combout\,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~374_q\);

-- Location: LCCOMB_X61_Y33_N4
\HD~4651\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4651_combout\ = (\Add2~8_combout\ & (\Add2~0_combout\)) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & ((\HD~374_q\))) # (!\Add2~0_combout\ & (\HD~310_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~310_q\,
	datad => \HD~374_q\,
	combout => \HD~4651_combout\);

-- Location: FF_X61_Y41_N25
\HD~1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1398_q\);

-- Location: LCCOMB_X62_Y33_N2
\HD~1334feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1334feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD~1334feeder_combout\);

-- Location: FF_X62_Y33_N3
\HD~1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1334feeder_combout\,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1334_q\);

-- Location: LCCOMB_X61_Y41_N24
\HD~4652\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4652_combout\ = (\HD~4651_combout\ & (((\HD~1398_q\)) # (!\Add2~8_combout\))) # (!\HD~4651_combout\ & (\Add2~8_combout\ & ((\HD~1334_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4651_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1398_q\,
	datad => \HD~1334_q\,
	combout => \HD~4652_combout\);

-- Location: LCCOMB_X61_Y41_N26
\HD~4653\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4653_combout\ = (\Add2~2_combout\ & ((\Add2~6_combout\) # ((\HD~4650_combout\)))) # (!\Add2~2_combout\ & (!\Add2~6_combout\ & ((\HD~4652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4650_combout\,
	datad => \HD~4652_combout\,
	combout => \HD~4653_combout\);

-- Location: FF_X70_Y33_N5
\HD~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~822_q\);

-- Location: FF_X67_Y37_N11
\HD~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~886_q\);

-- Location: LCCOMB_X70_Y33_N4
\HD~4647\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4647_combout\ = (\Add2~0_combout\ & ((\Add2~8_combout\) # ((\HD~886_q\)))) # (!\Add2~0_combout\ & (!\Add2~8_combout\ & (\HD~822_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~822_q\,
	datad => \HD~886_q\,
	combout => \HD~4647_combout\);

-- Location: FF_X69_Y40_N15
\HD~1910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1910_q\);

-- Location: FF_X73_Y36_N19
\HD~1846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1846_q\);

-- Location: LCCOMB_X69_Y40_N14
\HD~4648\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4648_combout\ = (\HD~4647_combout\ & (((\HD~1910_q\)) # (!\Add2~8_combout\))) # (!\HD~4647_combout\ & (\Add2~8_combout\ & ((\HD~1846_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4647_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1910_q\,
	datad => \HD~1846_q\,
	combout => \HD~4648_combout\);

-- Location: LCCOMB_X60_Y40_N6
\HD~4656\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4656_combout\ = (\Add2~6_combout\ & ((\HD~4653_combout\ & (\HD~4655_combout\)) # (!\HD~4653_combout\ & ((\HD~4648_combout\))))) # (!\Add2~6_combout\ & (((\HD~4653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4655_combout\,
	datac => \HD~4653_combout\,
	datad => \HD~4648_combout\,
	combout => \HD~4656_combout\);

-- Location: LCCOMB_X60_Y40_N0
\HD~4657\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4657_combout\ = (\HD~4646_combout\ & (((\HD~4656_combout\)) # (!\sector[0]~input_o\))) # (!\HD~4646_combout\ & (\sector[0]~input_o\ & (\HD~4625_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4646_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4625_combout\,
	datad => \HD~4656_combout\,
	combout => \HD~4657_combout\);

-- Location: FF_X67_Y41_N3
\HD~3094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3094_q\);

-- Location: FF_X67_Y41_N25
\HD~3126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3126_q\);

-- Location: LCCOMB_X67_Y41_N2
\HD~4658\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4658_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3126_q\))) # (!\sector[0]~input_o\ & (\HD~3094_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3227_combout\,
	datac => \HD~3094_q\,
	datad => \HD~3126_q\,
	combout => \HD~4658_combout\);

-- Location: FF_X60_Y46_N5
\HD~2390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2390_q\);

-- Location: FF_X60_Y46_N7
\HD~2326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2326_q\);

-- Location: LCCOMB_X60_Y46_N6
\HD~4669\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4669_combout\ = (\Add2~0_combout\ & ((\HD~2390_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2326_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2390_q\,
	datac => \HD~2326_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4669_combout\);

-- Location: FF_X57_Y48_N19
\HD~2518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2518_q\);

-- Location: FF_X57_Y44_N25
\HD~2454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2454_q\);

-- Location: LCCOMB_X57_Y48_N18
\HD~4670\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4670_combout\ = (\HD~4669_combout\ & (((\HD~2518_q\)) # (!\Add2~2_combout\))) # (!\HD~4669_combout\ & (\Add2~2_combout\ & ((\HD~2454_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4669_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2518_q\,
	datad => \HD~2454_q\,
	combout => \HD~4670_combout\);

-- Location: FF_X59_Y44_N25
\HD~2422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2422_q\);

-- Location: FF_X59_Y44_N27
\HD~2550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2550_q\);

-- Location: FF_X60_Y44_N21
\HD~2486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2486_q\);

-- Location: FF_X60_Y44_N23
\HD~2358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2358_q\);

-- Location: LCCOMB_X60_Y44_N22
\HD~4676\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4676_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2486_q\)) # (!\Add2~2_combout\ & ((\HD~2358_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2486_q\,
	datac => \HD~2358_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4676_combout\);

-- Location: LCCOMB_X59_Y44_N26
\HD~4677\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4677_combout\ = (\Add2~0_combout\ & ((\HD~4676_combout\ & ((\HD~2550_q\))) # (!\HD~4676_combout\ & (\HD~2422_q\)))) # (!\Add2~0_combout\ & (((\HD~4676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2422_q\,
	datac => \HD~2550_q\,
	datad => \HD~4676_combout\,
	combout => \HD~4677_combout\);

-- Location: FF_X63_Y50_N23
\HD~2070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2070_q\);

-- Location: FF_X63_Y50_N13
\HD~2134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2134_q\);

-- Location: LCCOMB_X63_Y50_N22
\HD~4673\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4673_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2134_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2070_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2070_q\,
	datad => \HD~2134_q\,
	combout => \HD~4673_combout\);

-- Location: FF_X63_Y48_N7
\HD~2262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2262_q\);

-- Location: FF_X63_Y48_N13
\HD~2198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2198_q\);

-- Location: LCCOMB_X63_Y48_N6
\HD~4674\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4674_combout\ = (\Add2~2_combout\ & ((\HD~4673_combout\ & (\HD~2262_q\)) # (!\HD~4673_combout\ & ((\HD~2198_q\))))) # (!\Add2~2_combout\ & (\HD~4673_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4673_combout\,
	datac => \HD~2262_q\,
	datad => \HD~2198_q\,
	combout => \HD~4674_combout\);

-- Location: FF_X62_Y47_N27
\HD~2102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2102_q\);

-- Location: FF_X62_Y47_N1
\HD~2230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2230_q\);

-- Location: LCCOMB_X62_Y47_N26
\HD~4671\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4671_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2230_q\))) # (!\Add2~2_combout\ & (\HD~2102_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2102_q\,
	datad => \HD~2230_q\,
	combout => \HD~4671_combout\);

-- Location: FF_X63_Y47_N27
\HD~2294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2294_q\);

-- Location: FF_X63_Y47_N17
\HD~2166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2166_q\);

-- Location: LCCOMB_X63_Y47_N26
\HD~4672\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4672_combout\ = (\HD~4671_combout\ & (((\HD~2294_q\)) # (!\Add2~0_combout\))) # (!\HD~4671_combout\ & (\Add2~0_combout\ & ((\HD~2166_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4671_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2294_q\,
	datad => \HD~2166_q\,
	combout => \HD~4672_combout\);

-- Location: LCCOMB_X59_Y43_N22
\HD~4675\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4675_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~4672_combout\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~4674_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~4674_combout\,
	datad => \HD~4672_combout\,
	combout => \HD~4675_combout\);

-- Location: LCCOMB_X58_Y43_N2
\HD~4678\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4678_combout\ = (\HD~4675_combout\ & (((\HD~4677_combout\) # (!\Add2~4_combout\)))) # (!\HD~4675_combout\ & (\HD~4670_combout\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4670_combout\,
	datab => \HD~4677_combout\,
	datac => \HD~4675_combout\,
	datad => \Add2~4_combout\,
	combout => \HD~4678_combout\);

-- Location: FF_X69_Y46_N11
\HD~3030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3030_q\);

-- Location: FF_X69_Y46_N21
\HD~3062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3062_q\);

-- Location: FF_X72_Y45_N11
\HD~2806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2806_q\);

-- Location: FF_X73_Y47_N17
\HD~2774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2774_q\);

-- Location: LCCOMB_X73_Y47_N16
\HD~4666\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4666_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~2806_q\)) # (!\sector[0]~input_o\ & ((\HD~2774_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~2806_q\,
	datac => \HD~2774_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4666_combout\);

-- Location: LCCOMB_X69_Y46_N20
\HD~4667\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4667_combout\ = (\Add2~4_combout\ & ((\HD~4666_combout\ & ((\HD~3062_q\))) # (!\HD~4666_combout\ & (\HD~3030_q\)))) # (!\Add2~4_combout\ & (((\HD~4666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3030_q\,
	datab => \Add2~4_combout\,
	datac => \HD~3062_q\,
	datad => \HD~4666_combout\,
	combout => \HD~4667_combout\);

-- Location: FF_X68_Y44_N31
\HD~2646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2646_q\);

-- Location: FF_X69_Y48_N5
\HD~2902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2902_q\);

-- Location: LCCOMB_X68_Y44_N30
\HD~4659\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4659_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~2902_q\))) # (!\Add2~4_combout\ & (\HD~2646_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2646_q\,
	datad => \HD~2902_q\,
	combout => \HD~4659_combout\);

-- Location: FF_X68_Y44_N5
\HD~2678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2678_q\);

-- Location: FF_X68_Y43_N11
\HD~2934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2934_q\);

-- Location: LCCOMB_X68_Y43_N10
\HD~4660\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4660_combout\ = (\HD~4659_combout\ & (((\HD~2934_q\) # (!\sector[0]~input_o\)))) # (!\HD~4659_combout\ & (\HD~2678_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4659_combout\,
	datab => \HD~2678_q\,
	datac => \HD~2934_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4660_combout\);

-- Location: FF_X66_Y46_N31
\HD~2614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2614_q\);

-- Location: FF_X65_Y46_N23
\HD~2870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2870_q\);

-- Location: FF_X66_Y46_N25
\HD~2582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2582_q\);

-- Location: FF_X65_Y46_N13
\HD~2838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2838_q\);

-- Location: LCCOMB_X66_Y46_N24
\HD~4663\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4663_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~2838_q\))) # (!\Add2~4_combout\ & (\HD~2582_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2582_q\,
	datad => \HD~2838_q\,
	combout => \HD~4663_combout\);

-- Location: LCCOMB_X65_Y46_N22
\HD~4664\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4664_combout\ = (\sector[0]~input_o\ & ((\HD~4663_combout\ & ((\HD~2870_q\))) # (!\HD~4663_combout\ & (\HD~2614_q\)))) # (!\sector[0]~input_o\ & (((\HD~4663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2614_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~2870_q\,
	datad => \HD~4663_combout\,
	combout => \HD~4664_combout\);

-- Location: FF_X67_Y43_N31
\HD~2710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2710_q\);

-- Location: FF_X66_Y43_N29
\HD~2742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2742_q\);

-- Location: LCCOMB_X67_Y43_N30
\HD~4661\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4661_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~2742_q\))) # (!\sector[0]~input_o\ & (\HD~2710_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2710_q\,
	datad => \HD~2742_q\,
	combout => \HD~4661_combout\);

-- Location: FF_X66_Y43_N23
\HD~2998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2998_q\);

-- Location: FF_X67_Y43_N5
\HD~2966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2966_q\);

-- Location: LCCOMB_X66_Y43_N22
\HD~4662\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4662_combout\ = (\Add2~4_combout\ & ((\HD~4661_combout\ & (\HD~2998_q\)) # (!\HD~4661_combout\ & ((\HD~2966_q\))))) # (!\Add2~4_combout\ & (\HD~4661_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4661_combout\,
	datac => \HD~2998_q\,
	datad => \HD~2966_q\,
	combout => \HD~4662_combout\);

-- Location: LCCOMB_X59_Y43_N10
\HD~4665\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4665_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~4662_combout\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~4664_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~4664_combout\,
	datad => \HD~4662_combout\,
	combout => \HD~4665_combout\);

-- Location: LCCOMB_X59_Y43_N12
\HD~4668\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4668_combout\ = (\Add2~0_combout\ & ((\HD~4665_combout\ & (\HD~4667_combout\)) # (!\HD~4665_combout\ & ((\HD~4660_combout\))))) # (!\Add2~0_combout\ & (((\HD~4665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4667_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~4660_combout\,
	datad => \HD~4665_combout\,
	combout => \HD~4668_combout\);

-- Location: LCCOMB_X59_Y43_N0
\HD~4679\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4679_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~4668_combout\))) # (!\Add2~6_combout\ & (\HD~4678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4678_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4668_combout\,
	combout => \HD~4679_combout\);

-- Location: LCCOMB_X59_Y43_N26
\HD~4680\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4680_combout\ = (\Add2~10_combout\ & (((\HD~4658_combout\) # (\HD~4679_combout\)))) # (!\Add2~10_combout\ & (\HD~4657_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4657_combout\,
	datab => \Add2~10_combout\,
	datac => \HD~4658_combout\,
	datad => \HD~4679_combout\,
	combout => \HD~4680_combout\);

-- Location: IOIBUF_X0_Y42_N1
\data_write[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(23),
	o => \data_write[23]~input_o\);

-- Location: FF_X67_Y41_N31
\HD~3095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3095_q\);

-- Location: FF_X67_Y41_N21
\HD~3127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3127_q\);

-- Location: LCCOMB_X67_Y41_N30
\HD~4723\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4723_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3127_q\))) # (!\sector[0]~input_o\ & (\HD~3095_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3227_combout\,
	datac => \HD~3095_q\,
	datad => \HD~3127_q\,
	combout => \HD~4723_combout\);

-- Location: LCCOMB_X60_Y39_N0
\HD~2423feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2423feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD~2423feeder_combout\);

-- Location: FF_X60_Y39_N1
\HD~2423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2423feeder_combout\,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2423_q\);

-- Location: FF_X60_Y44_N27
\HD~2359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2359_q\);

-- Location: LCCOMB_X60_Y44_N26
\HD~4741\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4741_combout\ = (\Add2~0_combout\ & ((\HD~2423_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2359_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2423_q\,
	datac => \HD~2359_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4741_combout\);

-- Location: FF_X60_Y44_N9
\HD~2487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2487_q\);

-- Location: FF_X59_Y44_N5
\HD~2551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2551_q\);

-- Location: LCCOMB_X59_Y44_N4
\HD~4742\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4742_combout\ = (\HD~4741_combout\ & (((\HD~2551_q\) # (!\Add2~2_combout\)))) # (!\HD~4741_combout\ & (\HD~2487_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4741_combout\,
	datab => \HD~2487_q\,
	datac => \HD~2551_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4742_combout\);

-- Location: FF_X60_Y46_N3
\HD~2327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2327_q\);

-- Location: FF_X61_Y46_N19
\HD~2455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2455_q\);

-- Location: LCCOMB_X60_Y46_N2
\HD~4736\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4736_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2455_q\))) # (!\Add2~2_combout\ & (\HD~2327_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2327_q\,
	datad => \HD~2455_q\,
	combout => \HD~4736_combout\);

-- Location: FF_X61_Y46_N13
\HD~2519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2519_q\);

-- Location: FF_X60_Y46_N9
\HD~2391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2391_q\);

-- Location: LCCOMB_X61_Y46_N12
\HD~4737\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4737_combout\ = (\HD~4736_combout\ & (((\HD~2519_q\)) # (!\Add2~0_combout\))) # (!\HD~4736_combout\ & (\Add2~0_combout\ & ((\HD~2391_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4736_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2519_q\,
	datad => \HD~2391_q\,
	combout => \HD~4737_combout\);

-- Location: FF_X63_Y48_N1
\HD~2199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2199_q\);

-- Location: FF_X63_Y48_N11
\HD~2263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2263_q\);

-- Location: FF_X63_Y50_N27
\HD~2071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2071_q\);

-- Location: FF_X63_Y50_N25
\HD~2135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2135_q\);

-- Location: LCCOMB_X63_Y50_N26
\HD~4738\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4738_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2135_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2071_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2071_q\,
	datad => \HD~2135_q\,
	combout => \HD~4738_combout\);

-- Location: LCCOMB_X63_Y48_N10
\HD~4739\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4739_combout\ = (\Add2~2_combout\ & ((\HD~4738_combout\ & ((\HD~2263_q\))) # (!\HD~4738_combout\ & (\HD~2199_q\)))) # (!\Add2~2_combout\ & (((\HD~4738_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2199_q\,
	datac => \HD~2263_q\,
	datad => \HD~4738_combout\,
	combout => \HD~4739_combout\);

-- Location: LCCOMB_X63_Y43_N8
\HD~4740\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4740_combout\ = (\Add2~4_combout\ & ((\HD~4737_combout\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((!\sector[0]~input_o\ & \HD~4739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4737_combout\,
	datab => \Add2~4_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4739_combout\,
	combout => \HD~4740_combout\);

-- Location: FF_X62_Y47_N31
\HD~2103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2103_q\);

-- Location: FF_X63_Y47_N5
\HD~2167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2167_q\);

-- Location: LCCOMB_X62_Y47_N30
\HD~4734\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4734_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2167_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2103_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2103_q\,
	datad => \HD~2167_q\,
	combout => \HD~4734_combout\);

-- Location: FF_X63_Y47_N23
\HD~2295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2295_q\);

-- Location: FF_X62_Y47_N13
\HD~2231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2231_q\);

-- Location: LCCOMB_X63_Y47_N22
\HD~4735\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4735_combout\ = (\Add2~2_combout\ & ((\HD~4734_combout\ & (\HD~2295_q\)) # (!\HD~4734_combout\ & ((\HD~2231_q\))))) # (!\Add2~2_combout\ & (\HD~4734_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4734_combout\,
	datac => \HD~2295_q\,
	datad => \HD~2231_q\,
	combout => \HD~4735_combout\);

-- Location: LCCOMB_X63_Y43_N2
\HD~4743\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4743_combout\ = (\HD~4740_combout\ & ((\HD~4742_combout\) # ((!\sector[0]~input_o\)))) # (!\HD~4740_combout\ & (((\sector[0]~input_o\ & \HD~4735_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4742_combout\,
	datab => \HD~4740_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4735_combout\,
	combout => \HD~4743_combout\);

-- Location: FF_X73_Y45_N29
\HD~2775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2775_q\);

-- Location: FF_X73_Y45_N11
\HD~3031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3031_q\);

-- Location: LCCOMB_X73_Y45_N28
\HD~4731\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4731_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3031_q\))) # (!\Add2~4_combout\ & (\HD~2775_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2775_q\,
	datad => \HD~3031_q\,
	combout => \HD~4731_combout\);

-- Location: FF_X69_Y46_N23
\HD~3063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3063_q\);

-- Location: LCCOMB_X70_Y45_N12
\HD~2807feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2807feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD~2807feeder_combout\);

-- Location: FF_X70_Y45_N13
\HD~2807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2807feeder_combout\,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2807_q\);

-- Location: LCCOMB_X69_Y46_N22
\HD~4732\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4732_combout\ = (\HD~4731_combout\ & (((\HD~3063_q\)) # (!\sector[0]~input_o\))) # (!\HD~4731_combout\ & (\sector[0]~input_o\ & ((\HD~2807_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4731_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3063_q\,
	datad => \HD~2807_q\,
	combout => \HD~4732_combout\);

-- Location: FF_X68_Y44_N11
\HD~2647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2647_q\);

-- Location: FF_X68_Y44_N17
\HD~2679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2679_q\);

-- Location: LCCOMB_X68_Y44_N10
\HD~4724\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4724_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2679_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2647_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2647_q\,
	datad => \HD~2679_q\,
	combout => \HD~4724_combout\);

-- Location: FF_X67_Y44_N31
\HD~2935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2935_q\);

-- Location: FF_X67_Y44_N13
\HD~2903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2903_q\);

-- Location: LCCOMB_X67_Y44_N30
\HD~4725\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4725_combout\ = (\Add2~4_combout\ & ((\HD~4724_combout\ & (\HD~2935_q\)) # (!\HD~4724_combout\ & ((\HD~2903_q\))))) # (!\Add2~4_combout\ & (\HD~4724_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4724_combout\,
	datac => \HD~2935_q\,
	datad => \HD~2903_q\,
	combout => \HD~4725_combout\);

-- Location: FF_X66_Y46_N21
\HD~2583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2583_q\);

-- Location: FF_X66_Y46_N19
\HD~2615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2615_q\);

-- Location: LCCOMB_X66_Y46_N20
\HD~4728\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4728_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2615_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2583_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2583_q\,
	datad => \HD~2615_q\,
	combout => \HD~4728_combout\);

-- Location: FF_X65_Y46_N9
\HD~2839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2839_q\);

-- Location: FF_X65_Y46_N27
\HD~2871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2871_q\);

-- Location: LCCOMB_X65_Y46_N26
\HD~4729\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4729_combout\ = (\HD~4728_combout\ & (((\HD~2871_q\) # (!\Add2~4_combout\)))) # (!\HD~4728_combout\ & (\HD~2839_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4728_combout\,
	datab => \HD~2839_q\,
	datac => \HD~2871_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4729_combout\);

-- Location: FF_X67_Y43_N3
\HD~2711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2711_q\);

-- Location: FF_X67_Y43_N1
\HD~2967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2967_q\);

-- Location: LCCOMB_X67_Y43_N2
\HD~4726\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4726_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~2967_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~2711_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2711_q\,
	datad => \HD~2967_q\,
	combout => \HD~4726_combout\);

-- Location: FF_X66_Y43_N11
\HD~2999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2999_q\);

-- Location: FF_X66_Y43_N1
\HD~2743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2743_q\);

-- Location: LCCOMB_X66_Y43_N10
\HD~4727\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4727_combout\ = (\HD~4726_combout\ & (((\HD~2999_q\)) # (!\sector[0]~input_o\))) # (!\HD~4726_combout\ & (\sector[0]~input_o\ & ((\HD~2743_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4726_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2999_q\,
	datad => \HD~2743_q\,
	combout => \HD~4727_combout\);

-- Location: LCCOMB_X63_Y43_N12
\HD~4730\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4730_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~4727_combout\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~4729_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~4729_combout\,
	datad => \HD~4727_combout\,
	combout => \HD~4730_combout\);

-- Location: LCCOMB_X63_Y43_N6
\HD~4733\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4733_combout\ = (\Add2~0_combout\ & ((\HD~4730_combout\ & (\HD~4732_combout\)) # (!\HD~4730_combout\ & ((\HD~4725_combout\))))) # (!\Add2~0_combout\ & (((\HD~4730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4732_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~4725_combout\,
	datad => \HD~4730_combout\,
	combout => \HD~4733_combout\);

-- Location: LCCOMB_X63_Y43_N4
\HD~4744\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4744_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~4733_combout\))) # (!\Add2~6_combout\ & (\HD~4743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4743_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4733_combout\,
	combout => \HD~4744_combout\);

-- Location: FF_X67_Y32_N5
\HD~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~695_q\);

-- Location: FF_X67_Y32_N15
\HD~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~951_q\);

-- Location: FF_X68_Y34_N25
\HD~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~663_q\);

-- Location: FF_X68_Y34_N7
\HD~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~919_q\);

-- Location: LCCOMB_X68_Y34_N24
\HD~4681\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4681_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~919_q\))) # (!\Add2~4_combout\ & (\HD~663_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~663_q\,
	datad => \HD~919_q\,
	combout => \HD~4681_combout\);

-- Location: LCCOMB_X67_Y32_N14
\HD~4682\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4682_combout\ = (\sector[0]~input_o\ & ((\HD~4681_combout\ & ((\HD~951_q\))) # (!\HD~4681_combout\ & (\HD~695_q\)))) # (!\sector[0]~input_o\ & (((\HD~4681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~695_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~951_q\,
	datad => \HD~4681_combout\,
	combout => \HD~4682_combout\);

-- Location: FF_X60_Y34_N17
\HD~1687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1687_q\);

-- Location: LCCOMB_X60_Y39_N30
\HD~1943feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1943feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD~1943feeder_combout\);

-- Location: FF_X60_Y39_N31
\HD~1943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1943feeder_combout\,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1943_q\);

-- Location: LCCOMB_X60_Y34_N16
\HD~4688\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4688_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~1943_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~1687_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1687_q\,
	datad => \HD~1943_q\,
	combout => \HD~4688_combout\);

-- Location: FF_X59_Y33_N31
\HD~1975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1975_q\);

-- Location: FF_X60_Y34_N23
\HD~1719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1719_q\);

-- Location: LCCOMB_X59_Y33_N30
\HD~4689\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4689_combout\ = (\HD~4688_combout\ & (((\HD~1975_q\)) # (!\sector[0]~input_o\))) # (!\HD~4688_combout\ & (\sector[0]~input_o\ & ((\HD~1719_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4688_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1975_q\,
	datad => \HD~1719_q\,
	combout => \HD~4689_combout\);

-- Location: LCCOMB_X55_Y35_N8
\HD~1431feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1431feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD~1431feeder_combout\);

-- Location: FF_X55_Y35_N9
\HD~1431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1431feeder_combout\,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1431_q\);

-- Location: FF_X60_Y32_N15
\HD~1463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1463_q\);

-- Location: FF_X56_Y35_N23
\HD~1175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1175_q\);

-- Location: FF_X56_Y35_N13
\HD~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1207_q\);

-- Location: LCCOMB_X56_Y35_N22
\HD~4683\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4683_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1207_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1175_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1175_q\,
	datad => \HD~1207_q\,
	combout => \HD~4683_combout\);

-- Location: LCCOMB_X60_Y32_N14
\HD~4684\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4684_combout\ = (\Add2~4_combout\ & ((\HD~4683_combout\ & ((\HD~1463_q\))) # (!\HD~4683_combout\ & (\HD~1431_q\)))) # (!\Add2~4_combout\ & (((\HD~4683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~1431_q\,
	datac => \HD~1463_q\,
	datad => \HD~4683_combout\,
	combout => \HD~4684_combout\);

-- Location: FF_X60_Y43_N7
\HD~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~407_q\);

-- Location: FF_X58_Y36_N9
\HD~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~439_q\);

-- Location: FF_X59_Y43_N31
\HD~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~151_q\);

-- Location: FF_X59_Y43_N21
\HD~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~183_q\);

-- Location: LCCOMB_X59_Y43_N30
\HD~4685\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4685_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~183_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~151_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~151_q\,
	datad => \HD~183_q\,
	combout => \HD~4685_combout\);

-- Location: LCCOMB_X58_Y36_N8
\HD~4686\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4686_combout\ = (\Add2~4_combout\ & ((\HD~4685_combout\ & ((\HD~439_q\))) # (!\HD~4685_combout\ & (\HD~407_q\)))) # (!\Add2~4_combout\ & (((\HD~4685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~407_q\,
	datab => \Add2~4_combout\,
	datac => \HD~439_q\,
	datad => \HD~4685_combout\,
	combout => \HD~4686_combout\);

-- Location: LCCOMB_X60_Y32_N0
\HD~4687\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4687_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~4684_combout\)) # (!\Add2~8_combout\ & ((\HD~4686_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~4684_combout\,
	datad => \HD~4686_combout\,
	combout => \HD~4687_combout\);

-- Location: LCCOMB_X60_Y32_N26
\HD~4690\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4690_combout\ = (\Add2~6_combout\ & ((\HD~4687_combout\ & ((\HD~4689_combout\))) # (!\HD~4687_combout\ & (\HD~4682_combout\)))) # (!\Add2~6_combout\ & (((\HD~4687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4682_combout\,
	datab => \HD~4689_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4687_combout\,
	combout => \HD~4690_combout\);

-- Location: FF_X55_Y37_N9
\HD~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~471_q\);

-- Location: LCCOMB_X54_Y37_N12
\HD~1495feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1495feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD~1495feeder_combout\);

-- Location: FF_X54_Y37_N13
\HD~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1495feeder_combout\,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1495_q\);

-- Location: LCCOMB_X55_Y37_N8
\HD~4712\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4712_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1495_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~471_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~471_q\,
	datad => \HD~1495_q\,
	combout => \HD~4712_combout\);

-- Location: FF_X55_Y37_N27
\HD~2007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2007_q\);

-- Location: LCCOMB_X56_Y37_N26
\HD~983feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~983feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD~983feeder_combout\);

-- Location: FF_X56_Y37_N27
\HD~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~983feeder_combout\,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~983_q\);

-- Location: LCCOMB_X55_Y37_N26
\HD~4713\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4713_combout\ = (\Add2~6_combout\ & ((\HD~4712_combout\ & (\HD~2007_q\)) # (!\HD~4712_combout\ & ((\HD~983_q\))))) # (!\Add2~6_combout\ & (\HD~4712_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4712_combout\,
	datac => \HD~2007_q\,
	datad => \HD~983_q\,
	combout => \HD~4713_combout\);

-- Location: FF_X63_Y41_N27
\HD~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1015_q\);

-- Location: FF_X63_Y41_N29
\HD~2039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2039_q\);

-- Location: FF_X62_Y41_N15
\HD~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~503_q\);

-- Location: FF_X62_Y41_N21
\HD~1527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1527_q\);

-- Location: LCCOMB_X62_Y41_N14
\HD~4719\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4719_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1527_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~503_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~503_q\,
	datad => \HD~1527_q\,
	combout => \HD~4719_combout\);

-- Location: LCCOMB_X63_Y41_N28
\HD~4720\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4720_combout\ = (\Add2~6_combout\ & ((\HD~4719_combout\ & ((\HD~2039_q\))) # (!\HD~4719_combout\ & (\HD~1015_q\)))) # (!\Add2~6_combout\ & (((\HD~4719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1015_q\,
	datab => \Add2~6_combout\,
	datac => \HD~2039_q\,
	datad => \HD~4719_combout\,
	combout => \HD~4720_combout\);

-- Location: FF_X62_Y38_N3
\HD~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~759_q\);

-- Location: FF_X58_Y40_N23
\HD~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~247_q\);

-- Location: LCCOMB_X55_Y40_N2
\HD~1271feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1271feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD~1271feeder_combout\);

-- Location: FF_X55_Y40_N3
\HD~1271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1271feeder_combout\,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1271_q\);

-- Location: LCCOMB_X58_Y40_N22
\HD~4714\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4714_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1271_q\))) # (!\Add2~8_combout\ & (\HD~247_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~247_q\,
	datad => \HD~1271_q\,
	combout => \HD~4714_combout\);

-- Location: FF_X62_Y40_N17
\HD~1783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1783_q\);

-- Location: LCCOMB_X62_Y40_N16
\HD~4715\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4715_combout\ = (\HD~4714_combout\ & (((\HD~1783_q\) # (!\Add2~6_combout\)))) # (!\HD~4714_combout\ & (\HD~759_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~759_q\,
	datab => \HD~4714_combout\,
	datac => \HD~1783_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4715_combout\);

-- Location: FF_X58_Y34_N25
\HD~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~727_q\);

-- Location: FF_X55_Y36_N1
\HD~1239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1239_q\);

-- Location: FF_X56_Y36_N15
\HD~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~215_q\);

-- Location: LCCOMB_X56_Y36_N14
\HD~4716\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4716_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~1239_q\)) # (!\Add2~8_combout\ & ((\HD~215_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1239_q\,
	datab => \Add2~6_combout\,
	datac => \HD~215_q\,
	datad => \Add2~8_combout\,
	combout => \HD~4716_combout\);

-- Location: FF_X60_Y36_N27
\HD~1751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1751_q\);

-- Location: LCCOMB_X60_Y36_N26
\HD~4717\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4717_combout\ = (\HD~4716_combout\ & (((\HD~1751_q\) # (!\Add2~6_combout\)))) # (!\HD~4716_combout\ & (\HD~727_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~727_q\,
	datab => \HD~4716_combout\,
	datac => \HD~1751_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4717_combout\);

-- Location: LCCOMB_X59_Y43_N16
\HD~4718\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4718_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~4715_combout\)) # (!\sector[0]~input_o\ & ((\HD~4717_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4715_combout\,
	datab => \Add2~4_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4717_combout\,
	combout => \HD~4718_combout\);

-- Location: LCCOMB_X59_Y43_N2
\HD~4721\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4721_combout\ = (\Add2~4_combout\ & ((\HD~4718_combout\ & ((\HD~4720_combout\))) # (!\HD~4718_combout\ & (\HD~4713_combout\)))) # (!\Add2~4_combout\ & (((\HD~4718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4713_combout\,
	datab => \HD~4720_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~4718_combout\,
	combout => \HD~4721_combout\);

-- Location: FF_X63_Y32_N13
\HD~1559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1559_q\);

-- Location: FF_X65_Y36_N25
\HD~1815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1815_q\);

-- Location: LCCOMB_X63_Y32_N12
\HD~4708\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4708_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~1815_q\))) # (!\Add2~4_combout\ & (\HD~1559_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1559_q\,
	datad => \HD~1815_q\,
	combout => \HD~4708_combout\);

-- Location: FF_X66_Y32_N15
\HD~1847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1847_q\);

-- Location: FF_X63_Y32_N19
\HD~1591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1591_q\);

-- Location: LCCOMB_X66_Y32_N14
\HD~4709\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4709_combout\ = (\sector[0]~input_o\ & ((\HD~4708_combout\ & (\HD~1847_q\)) # (!\HD~4708_combout\ & ((\HD~1591_q\))))) # (!\sector[0]~input_o\ & (\HD~4708_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4708_combout\,
	datac => \HD~1847_q\,
	datad => \HD~1591_q\,
	combout => \HD~4709_combout\);

-- Location: FF_X61_Y32_N15
\HD~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1047_q\);

-- Location: FF_X61_Y32_N21
\HD~1079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1079_q\);

-- Location: LCCOMB_X61_Y32_N14
\HD~4703\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4703_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~1079_q\))) # (!\sector[0]~input_o\ & (\HD~1047_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1047_q\,
	datad => \HD~1079_q\,
	combout => \HD~4703_combout\);

-- Location: FF_X62_Y32_N5
\HD~1335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1335_q\);

-- Location: FF_X62_Y32_N11
\HD~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1303_q\);

-- Location: LCCOMB_X62_Y32_N4
\HD~4704\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4704_combout\ = (\Add2~4_combout\ & ((\HD~4703_combout\ & (\HD~1335_q\)) # (!\HD~4703_combout\ & ((\HD~1303_q\))))) # (!\Add2~4_combout\ & (\HD~4703_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4703_combout\,
	datac => \HD~1335_q\,
	datad => \HD~1303_q\,
	combout => \HD~4704_combout\);

-- Location: LCCOMB_X68_Y33_N24
\HD~279feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~279feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD~279feeder_combout\);

-- Location: FF_X68_Y33_N25
\HD~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~279feeder_combout\,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~279_q\);

-- Location: FF_X67_Y33_N19
\HD~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~311_q\);

-- Location: FF_X67_Y33_N1
\HD~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~55_q\);

-- Location: FF_X68_Y33_N27
\HD~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~23_q\);

-- Location: LCCOMB_X68_Y33_N26
\HD~4705\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4705_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~55_q\)) # (!\sector[0]~input_o\ & ((\HD~23_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~55_q\,
	datab => \Add2~4_combout\,
	datac => \HD~23_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4705_combout\);

-- Location: LCCOMB_X67_Y33_N18
\HD~4706\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4706_combout\ = (\Add2~4_combout\ & ((\HD~4705_combout\ & ((\HD~311_q\))) # (!\HD~4705_combout\ & (\HD~279_q\)))) # (!\Add2~4_combout\ & (((\HD~4705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~279_q\,
	datac => \HD~311_q\,
	datad => \HD~4705_combout\,
	combout => \HD~4706_combout\);

-- Location: LCCOMB_X67_Y37_N4
\HD~4707\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4707_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~4704_combout\)) # (!\Add2~8_combout\ & ((\HD~4706_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4704_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4706_combout\,
	combout => \HD~4707_combout\);

-- Location: FF_X72_Y33_N27
\HD~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~535_q\);

-- Location: FF_X72_Y33_N25
\HD~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~791_q\);

-- Location: LCCOMB_X72_Y33_N26
\HD~4701\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4701_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~791_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~535_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~535_q\,
	datad => \HD~791_q\,
	combout => \HD~4701_combout\);

-- Location: FF_X73_Y34_N3
\HD~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~823_q\);

-- Location: FF_X73_Y34_N1
\HD~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~567_q\);

-- Location: LCCOMB_X73_Y34_N2
\HD~4702\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4702_combout\ = (\HD~4701_combout\ & (((\HD~823_q\)) # (!\sector[0]~input_o\))) # (!\HD~4701_combout\ & (\sector[0]~input_o\ & ((\HD~567_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4701_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~823_q\,
	datad => \HD~567_q\,
	combout => \HD~4702_combout\);

-- Location: LCCOMB_X67_Y37_N14
\HD~4710\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4710_combout\ = (\HD~4707_combout\ & ((\HD~4709_combout\) # ((!\Add2~6_combout\)))) # (!\HD~4707_combout\ & (((\Add2~6_combout\ & \HD~4702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4709_combout\,
	datab => \HD~4707_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4702_combout\,
	combout => \HD~4710_combout\);

-- Location: FF_X57_Y38_N29
\HD~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~631_q\);

-- Location: FF_X67_Y37_N7
\HD~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~887_q\);

-- Location: FF_X66_Y37_N15
\HD~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~599_q\);

-- Location: LCCOMB_X65_Y37_N2
\HD~855feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~855feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD~855feeder_combout\);

-- Location: FF_X65_Y37_N3
\HD~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~855feeder_combout\,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~855_q\);

-- Location: LCCOMB_X66_Y37_N14
\HD~4691\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4691_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~855_q\))) # (!\Add2~4_combout\ & (\HD~599_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~599_q\,
	datad => \HD~855_q\,
	combout => \HD~4691_combout\);

-- Location: LCCOMB_X67_Y37_N6
\HD~4692\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4692_combout\ = (\sector[0]~input_o\ & ((\HD~4691_combout\ & ((\HD~887_q\))) # (!\HD~4691_combout\ & (\HD~631_q\)))) # (!\sector[0]~input_o\ & (((\HD~4691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~631_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~887_q\,
	datad => \HD~4691_combout\,
	combout => \HD~4692_combout\);

-- Location: FF_X68_Y37_N21
\HD~1367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1367_q\);

-- Location: FF_X68_Y41_N5
\HD~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1399_q\);

-- Location: FF_X69_Y41_N27
\HD~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1111_q\);

-- Location: FF_X69_Y41_N25
\HD~1143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1143_q\);

-- Location: LCCOMB_X69_Y41_N26
\HD~4693\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4693_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1143_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1111_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1111_q\,
	datad => \HD~1143_q\,
	combout => \HD~4693_combout\);

-- Location: LCCOMB_X68_Y41_N4
\HD~4694\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4694_combout\ = (\Add2~4_combout\ & ((\HD~4693_combout\ & ((\HD~1399_q\))) # (!\HD~4693_combout\ & (\HD~1367_q\)))) # (!\Add2~4_combout\ & (((\HD~4693_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1367_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1399_q\,
	datad => \HD~4693_combout\,
	combout => \HD~4694_combout\);

-- Location: FF_X68_Y40_N25
\HD~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~343_q\);

-- Location: FF_X67_Y40_N27
\HD~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~375_q\);

-- Location: FF_X68_Y40_N19
\HD~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~87_q\);

-- Location: FF_X67_Y40_N17
\HD~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~119_q\);

-- Location: LCCOMB_X68_Y40_N18
\HD~4695\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4695_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~119_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~87_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~87_q\,
	datad => \HD~119_q\,
	combout => \HD~4695_combout\);

-- Location: LCCOMB_X67_Y40_N26
\HD~4696\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4696_combout\ = (\Add2~4_combout\ & ((\HD~4695_combout\ & ((\HD~375_q\))) # (!\HD~4695_combout\ & (\HD~343_q\)))) # (!\Add2~4_combout\ & (((\HD~4695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~343_q\,
	datac => \HD~375_q\,
	datad => \HD~4695_combout\,
	combout => \HD~4696_combout\);

-- Location: LCCOMB_X67_Y37_N16
\HD~4697\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4697_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~4694_combout\)) # (!\Add2~8_combout\ & ((\HD~4696_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4694_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4696_combout\,
	combout => \HD~4697_combout\);

-- Location: FF_X70_Y40_N19
\HD~1623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1623_q\);

-- Location: FF_X65_Y36_N15
\HD~1879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1879_q\);

-- Location: LCCOMB_X70_Y40_N18
\HD~4698\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4698_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~1879_q\))) # (!\Add2~4_combout\ & (\HD~1623_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1623_q\,
	datad => \HD~1879_q\,
	combout => \HD~4698_combout\);

-- Location: FF_X69_Y40_N25
\HD~1911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1911_q\);

-- Location: LCCOMB_X70_Y40_N24
\HD~1655feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1655feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD~1655feeder_combout\);

-- Location: FF_X70_Y40_N25
\HD~1655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1655feeder_combout\,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1655_q\);

-- Location: LCCOMB_X69_Y40_N24
\HD~4699\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4699_combout\ = (\sector[0]~input_o\ & ((\HD~4698_combout\ & (\HD~1911_q\)) # (!\HD~4698_combout\ & ((\HD~1655_q\))))) # (!\sector[0]~input_o\ & (\HD~4698_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4698_combout\,
	datac => \HD~1911_q\,
	datad => \HD~1655_q\,
	combout => \HD~4699_combout\);

-- Location: LCCOMB_X67_Y37_N26
\HD~4700\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4700_combout\ = (\HD~4697_combout\ & (((\HD~4699_combout\) # (!\Add2~6_combout\)))) # (!\HD~4697_combout\ & (\HD~4692_combout\ & (\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4692_combout\,
	datab => \HD~4697_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4699_combout\,
	combout => \HD~4700_combout\);

-- Location: LCCOMB_X63_Y43_N24
\HD~4711\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4711_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~4700_combout\))) # (!\Add2~0_combout\ & (\HD~4710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~4710_combout\,
	datad => \HD~4700_combout\,
	combout => \HD~4711_combout\);

-- Location: LCCOMB_X63_Y43_N10
\HD~4722\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4722_combout\ = (\Add2~2_combout\ & ((\HD~4711_combout\ & ((\HD~4721_combout\))) # (!\HD~4711_combout\ & (\HD~4690_combout\)))) # (!\Add2~2_combout\ & (((\HD~4711_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4690_combout\,
	datab => \HD~4721_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4711_combout\,
	combout => \HD~4722_combout\);

-- Location: LCCOMB_X63_Y43_N22
\HD~4745\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4745_combout\ = (\Add2~10_combout\ & ((\HD~4723_combout\) # ((\HD~4744_combout\)))) # (!\Add2~10_combout\ & (((\HD~4722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \HD~4723_combout\,
	datac => \HD~4744_combout\,
	datad => \HD~4722_combout\,
	combout => \HD~4745_combout\);

-- Location: IOIBUF_X42_Y73_N8
\data_write[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(24),
	o => \data_write[24]~input_o\);

-- Location: FF_X53_Y36_N29
\HD~1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1112_q\);

-- Location: FF_X54_Y36_N7
\HD~1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1240_q\);

-- Location: FF_X53_Y36_N23
\HD~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1048_q\);

-- Location: LCCOMB_X54_Y35_N12
\HD~1176feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1176feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~1176feeder_combout\);

-- Location: FF_X54_Y35_N13
\HD~1176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1176feeder_combout\,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1176_q\);

-- Location: LCCOMB_X53_Y36_N22
\HD~4768\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4768_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1176_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1048_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1048_q\,
	datad => \HD~1176_q\,
	combout => \HD~4768_combout\);

-- Location: LCCOMB_X54_Y36_N6
\HD~4769\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4769_combout\ = (\Add2~0_combout\ & ((\HD~4768_combout\ & ((\HD~1240_q\))) # (!\HD~4768_combout\ & (\HD~1112_q\)))) # (!\Add2~0_combout\ & (((\HD~4768_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~1112_q\,
	datac => \HD~1240_q\,
	datad => \HD~4768_combout\,
	combout => \HD~4769_combout\);

-- Location: FF_X56_Y39_N9
\HD~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~24_q\);

-- Location: FF_X56_Y39_N7
\HD~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~88_q\);

-- Location: LCCOMB_X56_Y39_N8
\HD~4770\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4770_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~88_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~24_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~24_q\,
	datad => \HD~88_q\,
	combout => \HD~4770_combout\);

-- Location: FF_X56_Y36_N19
\HD~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~216_q\);

-- Location: FF_X56_Y36_N9
\HD~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~152_q\);

-- Location: LCCOMB_X56_Y36_N18
\HD~4771\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4771_combout\ = (\HD~4770_combout\ & (((\HD~216_q\)) # (!\Add2~2_combout\))) # (!\HD~4770_combout\ & (\Add2~2_combout\ & ((\HD~152_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4770_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~216_q\,
	datad => \HD~152_q\,
	combout => \HD~4771_combout\);

-- Location: LCCOMB_X57_Y36_N6
\HD~4772\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4772_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~4769_combout\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & ((\HD~4771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4769_combout\,
	datad => \HD~4771_combout\,
	combout => \HD~4772_combout\);

-- Location: LCCOMB_X60_Y41_N24
\HD~1688feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1688feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~1688feeder_combout\);

-- Location: FF_X60_Y41_N25
\HD~1688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1688feeder_combout\,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1688_q\);

-- Location: FF_X59_Y41_N31
\HD~1752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1752_q\);

-- Location: FF_X60_Y41_N19
\HD~1560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1560_q\);

-- Location: LCCOMB_X59_Y41_N12
\HD~1624feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1624feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~1624feeder_combout\);

-- Location: FF_X59_Y41_N13
\HD~1624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1624feeder_combout\,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1624_q\);

-- Location: LCCOMB_X60_Y41_N18
\HD~4773\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4773_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1624_q\))) # (!\Add2~0_combout\ & (\HD~1560_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1560_q\,
	datad => \HD~1624_q\,
	combout => \HD~4773_combout\);

-- Location: LCCOMB_X59_Y41_N30
\HD~4774\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4774_combout\ = (\Add2~2_combout\ & ((\HD~4773_combout\ & ((\HD~1752_q\))) # (!\HD~4773_combout\ & (\HD~1688_q\)))) # (!\Add2~2_combout\ & (((\HD~4773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~1688_q\,
	datac => \HD~1752_q\,
	datad => \HD~4773_combout\,
	combout => \HD~4774_combout\);

-- Location: FF_X70_Y34_N17
\HD~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~536_q\);

-- Location: FF_X70_Y34_N31
\HD~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~600_q\);

-- Location: LCCOMB_X70_Y34_N16
\HD~4766\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4766_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~600_q\))) # (!\Add2~0_combout\ & (\HD~536_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~536_q\,
	datad => \HD~600_q\,
	combout => \HD~4766_combout\);

-- Location: FF_X58_Y34_N5
\HD~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~728_q\);

-- Location: LCCOMB_X58_Y34_N26
\HD~664feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~664feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~664feeder_combout\);

-- Location: FF_X58_Y34_N27
\HD~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~664feeder_combout\,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~664_q\);

-- Location: LCCOMB_X58_Y34_N4
\HD~4767\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4767_combout\ = (\HD~4766_combout\ & (((\HD~728_q\)) # (!\Add2~2_combout\))) # (!\HD~4766_combout\ & (\Add2~2_combout\ & ((\HD~664_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4766_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~728_q\,
	datad => \HD~664_q\,
	combout => \HD~4767_combout\);

-- Location: LCCOMB_X57_Y36_N24
\HD~4775\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4775_combout\ = (\HD~4772_combout\ & (((\HD~4774_combout\)) # (!\Add2~6_combout\))) # (!\HD~4772_combout\ & (\Add2~6_combout\ & ((\HD~4767_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4772_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4774_combout\,
	datad => \HD~4767_combout\,
	combout => \HD~4775_combout\);

-- Location: FF_X57_Y34_N11
\HD~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~568_q\);

-- Location: LCCOMB_X57_Y38_N30
\HD~632feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~632feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~632feeder_combout\);

-- Location: FF_X57_Y38_N31
\HD~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~632feeder_combout\,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~632_q\);

-- Location: LCCOMB_X57_Y34_N10
\HD~4756\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4756_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~632_q\))) # (!\Add2~0_combout\ & (\HD~568_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~568_q\,
	datad => \HD~632_q\,
	combout => \HD~4756_combout\);

-- Location: FF_X57_Y38_N17
\HD~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~760_q\);

-- Location: LCCOMB_X57_Y34_N24
\HD~696feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~696feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~696feeder_combout\);

-- Location: FF_X57_Y34_N25
\HD~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~696feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~696_q\);

-- Location: LCCOMB_X57_Y38_N16
\HD~4757\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4757_combout\ = (\HD~4756_combout\ & (((\HD~760_q\)) # (!\Add2~2_combout\))) # (!\HD~4756_combout\ & (\Add2~2_combout\ & ((\HD~696_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4756_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~760_q\,
	datad => \HD~696_q\,
	combout => \HD~4757_combout\);

-- Location: LCCOMB_X58_Y42_N0
\HD~120feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~120feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~120feeder_combout\);

-- Location: FF_X58_Y42_N1
\HD~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~120feeder_combout\,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~120_q\);

-- Location: FF_X57_Y42_N11
\HD~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~248_q\);

-- Location: FF_X57_Y42_N17
\HD~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~184_q\);

-- Location: FF_X58_Y42_N3
\HD~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~56_q\);

-- Location: LCCOMB_X58_Y42_N2
\HD~4760\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4760_combout\ = (\Add2~2_combout\ & ((\HD~184_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~56_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~184_q\,
	datab => \Add2~2_combout\,
	datac => \HD~56_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4760_combout\);

-- Location: LCCOMB_X57_Y42_N10
\HD~4761\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4761_combout\ = (\Add2~0_combout\ & ((\HD~4760_combout\ & ((\HD~248_q\))) # (!\HD~4760_combout\ & (\HD~120_q\)))) # (!\Add2~0_combout\ & (((\HD~4760_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~120_q\,
	datac => \HD~248_q\,
	datad => \HD~4760_combout\,
	combout => \HD~4761_combout\);

-- Location: FF_X54_Y40_N1
\HD~1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1144_q\);

-- Location: FF_X55_Y40_N23
\HD~1272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1272_q\);

-- Location: FF_X55_Y40_N21
\HD~1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1208_q\);

-- Location: FF_X54_Y40_N19
\HD~1080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1080_q\);

-- Location: LCCOMB_X54_Y40_N18
\HD~4758\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4758_combout\ = (\Add2~2_combout\ & ((\HD~1208_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~1080_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1208_q\,
	datab => \Add2~2_combout\,
	datac => \HD~1080_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4758_combout\);

-- Location: LCCOMB_X55_Y40_N22
\HD~4759\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4759_combout\ = (\Add2~0_combout\ & ((\HD~4758_combout\ & ((\HD~1272_q\))) # (!\HD~4758_combout\ & (\HD~1144_q\)))) # (!\Add2~0_combout\ & (((\HD~4758_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~1144_q\,
	datac => \HD~1272_q\,
	datad => \HD~4758_combout\,
	combout => \HD~4759_combout\);

-- Location: LCCOMB_X56_Y40_N28
\HD~4762\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4762_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\) # (\HD~4759_combout\)))) # (!\Add2~8_combout\ & (\HD~4761_combout\ & (!\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4761_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4759_combout\,
	combout => \HD~4762_combout\);

-- Location: FF_X63_Y39_N15
\HD~1720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1720_q\);

-- Location: FF_X63_Y40_N23
\HD~1592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1592_q\);

-- Location: FF_X62_Y40_N19
\HD~1656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1656_q\);

-- Location: LCCOMB_X63_Y40_N22
\HD~4763\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4763_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1656_q\))) # (!\Add2~0_combout\ & (\HD~1592_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1592_q\,
	datad => \HD~1656_q\,
	combout => \HD~4763_combout\);

-- Location: FF_X62_Y40_N29
\HD~1784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1784_q\);

-- Location: LCCOMB_X62_Y40_N28
\HD~4764\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4764_combout\ = (\HD~4763_combout\ & (((\HD~1784_q\) # (!\Add2~2_combout\)))) # (!\HD~4763_combout\ & (\HD~1720_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1720_q\,
	datab => \HD~4763_combout\,
	datac => \HD~1784_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4764_combout\);

-- Location: LCCOMB_X59_Y40_N28
\HD~4765\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4765_combout\ = (\Add2~6_combout\ & ((\HD~4762_combout\ & ((\HD~4764_combout\))) # (!\HD~4762_combout\ & (\HD~4757_combout\)))) # (!\Add2~6_combout\ & (((\HD~4762_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4757_combout\,
	datac => \HD~4762_combout\,
	datad => \HD~4764_combout\,
	combout => \HD~4765_combout\);

-- Location: LCCOMB_X59_Y40_N22
\HD~4776\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4776_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~4765_combout\))) # (!\sector[0]~input_o\ & (\HD~4775_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4775_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4765_combout\,
	combout => \HD~4776_combout\);

-- Location: FF_X65_Y36_N29
\HD~1880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1880_q\);

-- Location: FF_X67_Y35_N29
\HD~1368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1368_q\);

-- Location: LCCOMB_X54_Y37_N22
\HD~1496feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1496feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~1496feeder_combout\);

-- Location: FF_X54_Y37_N23
\HD~1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1496feeder_combout\,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1496_q\);

-- Location: LCCOMB_X67_Y35_N28
\HD~4753\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4753_combout\ = (\Add2~6_combout\ & (\Add2~2_combout\)) # (!\Add2~6_combout\ & ((\Add2~2_combout\ & ((\HD~1496_q\))) # (!\Add2~2_combout\ & (\HD~1368_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~1368_q\,
	datad => \HD~1496_q\,
	combout => \HD~4753_combout\);

-- Location: FF_X58_Y37_N17
\HD~2008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2008_q\);

-- Location: LCCOMB_X58_Y37_N16
\HD~4754\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4754_combout\ = (\HD~4753_combout\ & (((\HD~2008_q\) # (!\Add2~6_combout\)))) # (!\HD~4753_combout\ & (\HD~1880_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1880_q\,
	datab => \HD~4753_combout\,
	datac => \HD~2008_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4754_combout\);

-- Location: FF_X65_Y36_N11
\HD~1816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1816_q\);

-- Location: FF_X63_Y35_N25
\HD~1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1304_q\);

-- Location: FF_X55_Y35_N27
\HD~1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1432_q\);

-- Location: LCCOMB_X63_Y35_N24
\HD~4746\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4746_combout\ = (\Add2~2_combout\ & ((\Add2~6_combout\) # ((\HD~1432_q\)))) # (!\Add2~2_combout\ & (!\Add2~6_combout\ & (\HD~1304_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1304_q\,
	datad => \HD~1432_q\,
	combout => \HD~4746_combout\);

-- Location: FF_X60_Y39_N27
\HD~1944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1944_q\);

-- Location: LCCOMB_X60_Y39_N26
\HD~4747\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4747_combout\ = (\HD~4746_combout\ & (((\HD~1944_q\) # (!\Add2~6_combout\)))) # (!\HD~4746_combout\ & (\HD~1816_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1816_q\,
	datab => \HD~4746_combout\,
	datac => \HD~1944_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4747_combout\);

-- Location: FF_X66_Y39_N27
\HD~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~856_q\);

-- Location: FF_X53_Y39_N31
\HD~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~984_q\);

-- Location: FF_X61_Y37_N11
\HD~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~472_q\);

-- Location: FF_X61_Y37_N5
\HD~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~344_q\);

-- Location: LCCOMB_X61_Y37_N4
\HD~4748\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4748_combout\ = (\Add2~2_combout\ & ((\HD~472_q\) # ((\Add2~6_combout\)))) # (!\Add2~2_combout\ & (((\HD~344_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~472_q\,
	datab => \Add2~2_combout\,
	datac => \HD~344_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4748_combout\);

-- Location: LCCOMB_X53_Y39_N30
\HD~4749\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4749_combout\ = (\Add2~6_combout\ & ((\HD~4748_combout\ & ((\HD~984_q\))) # (!\HD~4748_combout\ & (\HD~856_q\)))) # (!\Add2~6_combout\ & (((\HD~4748_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~856_q\,
	datac => \HD~984_q\,
	datad => \HD~4748_combout\,
	combout => \HD~4749_combout\);

-- Location: LCCOMB_X54_Y35_N26
\HD~792feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~792feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~792feeder_combout\);

-- Location: FF_X54_Y35_N27
\HD~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~792feeder_combout\,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~792_q\);

-- Location: FF_X53_Y39_N17
\HD~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~920_q\);

-- Location: FF_X62_Y39_N11
\HD~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~280_q\);

-- Location: LCCOMB_X60_Y43_N16
\HD~408feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~408feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~408feeder_combout\);

-- Location: FF_X60_Y43_N17
\HD~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~408feeder_combout\,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~408_q\);

-- Location: LCCOMB_X62_Y39_N10
\HD~4750\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4750_combout\ = (\Add2~6_combout\ & (\Add2~2_combout\)) # (!\Add2~6_combout\ & ((\Add2~2_combout\ & ((\HD~408_q\))) # (!\Add2~2_combout\ & (\HD~280_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~280_q\,
	datad => \HD~408_q\,
	combout => \HD~4750_combout\);

-- Location: LCCOMB_X53_Y39_N16
\HD~4751\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4751_combout\ = (\Add2~6_combout\ & ((\HD~4750_combout\ & ((\HD~920_q\))) # (!\HD~4750_combout\ & (\HD~792_q\)))) # (!\Add2~6_combout\ & (((\HD~4750_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~792_q\,
	datac => \HD~920_q\,
	datad => \HD~4750_combout\,
	combout => \HD~4751_combout\);

-- Location: LCCOMB_X53_Y39_N10
\HD~4752\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4752_combout\ = (\Add2~8_combout\ & (((\Add2~0_combout\)))) # (!\Add2~8_combout\ & ((\Add2~0_combout\ & (\HD~4749_combout\)) # (!\Add2~0_combout\ & ((\HD~4751_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4749_combout\,
	datab => \Add2~8_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4751_combout\,
	combout => \HD~4752_combout\);

-- Location: LCCOMB_X60_Y39_N12
\HD~4755\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4755_combout\ = (\Add2~8_combout\ & ((\HD~4752_combout\ & (\HD~4754_combout\)) # (!\HD~4752_combout\ & ((\HD~4747_combout\))))) # (!\Add2~8_combout\ & (((\HD~4752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4754_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~4747_combout\,
	datad => \HD~4752_combout\,
	combout => \HD~4755_combout\);

-- Location: FF_X67_Y37_N1
\HD~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~888_q\);

-- Location: FF_X67_Y37_N19
\HD~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1016_q\);

-- Location: FF_X70_Y33_N15
\HD~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~952_q\);

-- Location: FF_X70_Y33_N9
\HD~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~824_q\);

-- Location: LCCOMB_X70_Y33_N8
\HD~4777\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4777_combout\ = (\Add2~2_combout\ & ((\HD~952_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~824_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~952_q\,
	datac => \HD~824_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4777_combout\);

-- Location: LCCOMB_X67_Y37_N18
\HD~4778\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4778_combout\ = (\Add2~0_combout\ & ((\HD~4777_combout\ & ((\HD~1016_q\))) # (!\HD~4777_combout\ & (\HD~888_q\)))) # (!\Add2~0_combout\ & (((\HD~4777_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~888_q\,
	datac => \HD~1016_q\,
	datad => \HD~4777_combout\,
	combout => \HD~4778_combout\);

-- Location: FF_X59_Y33_N17
\HD~1976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1976_q\);

-- Location: FF_X66_Y33_N1
\HD~2040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2040_q\);

-- Location: FF_X66_Y33_N7
\HD~1848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1848_q\);

-- Location: LCCOMB_X69_Y40_N26
\HD~1912feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1912feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~1912feeder_combout\);

-- Location: FF_X69_Y40_N27
\HD~1912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1912feeder_combout\,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1912_q\);

-- Location: LCCOMB_X66_Y33_N6
\HD~4784\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4784_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1912_q\))) # (!\Add2~0_combout\ & (\HD~1848_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1848_q\,
	datad => \HD~1912_q\,
	combout => \HD~4784_combout\);

-- Location: LCCOMB_X66_Y33_N0
\HD~4785\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4785_combout\ = (\Add2~2_combout\ & ((\HD~4784_combout\ & ((\HD~2040_q\))) # (!\HD~4784_combout\ & (\HD~1976_q\)))) # (!\Add2~2_combout\ & (((\HD~4784_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1976_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2040_q\,
	datad => \HD~4784_combout\,
	combout => \HD~4785_combout\);

-- Location: LCCOMB_X72_Y41_N16
\HD~376feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~376feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~376feeder_combout\);

-- Location: FF_X72_Y41_N17
\HD~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~376feeder_combout\,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~376_q\);

-- Location: FF_X62_Y41_N11
\HD~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~504_q\);

-- Location: FF_X60_Y33_N15
\HD~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~440_q\);

-- Location: FF_X61_Y33_N23
\HD~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~312_q\);

-- Location: LCCOMB_X61_Y33_N22
\HD~4781\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4781_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~440_q\)) # (!\Add2~2_combout\ & ((\HD~312_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~440_q\,
	datab => \Add2~0_combout\,
	datac => \HD~312_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4781_combout\);

-- Location: LCCOMB_X62_Y41_N10
\HD~4782\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4782_combout\ = (\Add2~0_combout\ & ((\HD~4781_combout\ & ((\HD~504_q\))) # (!\HD~4781_combout\ & (\HD~376_q\)))) # (!\Add2~0_combout\ & (((\HD~4781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~376_q\,
	datac => \HD~504_q\,
	datad => \HD~4781_combout\,
	combout => \HD~4782_combout\);

-- Location: FF_X63_Y35_N11
\HD~1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1336_q\);

-- Location: LCCOMB_X61_Y35_N20
\HD~1464feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1464feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~1464feeder_combout\);

-- Location: FF_X61_Y35_N21
\HD~1464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1464feeder_combout\,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1464_q\);

-- Location: LCCOMB_X63_Y35_N10
\HD~4779\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4779_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1464_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1336_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1336_q\,
	datad => \HD~1464_q\,
	combout => \HD~4779_combout\);

-- Location: FF_X62_Y41_N1
\HD~1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1528_q\);

-- Location: LCCOMB_X68_Y41_N30
\HD~1400feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1400feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~1400feeder_combout\);

-- Location: FF_X68_Y41_N31
\HD~1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1400feeder_combout\,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1400_q\);

-- Location: LCCOMB_X62_Y41_N0
\HD~4780\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4780_combout\ = (\HD~4779_combout\ & (((\HD~1528_q\)) # (!\Add2~0_combout\))) # (!\HD~4779_combout\ & (\Add2~0_combout\ & ((\HD~1400_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4779_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1528_q\,
	datad => \HD~1400_q\,
	combout => \HD~4780_combout\);

-- Location: LCCOMB_X59_Y40_N0
\HD~4783\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4783_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~4780_combout\))) # (!\Add2~8_combout\ & (\HD~4782_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4782_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4780_combout\,
	combout => \HD~4783_combout\);

-- Location: LCCOMB_X59_Y40_N10
\HD~4786\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4786_combout\ = (\Add2~6_combout\ & ((\HD~4783_combout\ & ((\HD~4785_combout\))) # (!\HD~4783_combout\ & (\HD~4778_combout\)))) # (!\Add2~6_combout\ & (((\HD~4783_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4778_combout\,
	datac => \HD~4785_combout\,
	datad => \HD~4783_combout\,
	combout => \HD~4786_combout\);

-- Location: LCCOMB_X59_Y40_N4
\HD~4787\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4787_combout\ = (\HD~4776_combout\ & (((\HD~4786_combout\) # (!\Add2~4_combout\)))) # (!\HD~4776_combout\ & (\HD~4755_combout\ & (\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4776_combout\,
	datab => \HD~4755_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~4786_combout\,
	combout => \HD~4787_combout\);

-- Location: FF_X67_Y41_N27
\HD~3096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3096_q\);

-- Location: FF_X67_Y41_N17
\HD~3128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3128_q\);

-- Location: LCCOMB_X67_Y41_N26
\HD~4788\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4788_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3128_q\))) # (!\sector[0]~input_o\ & (\HD~3096_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3227_combout\,
	datac => \HD~3096_q\,
	datad => \HD~3128_q\,
	combout => \HD~4788_combout\);

-- Location: FF_X67_Y43_N7
\HD~2712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2712_q\);

-- Location: FF_X66_Y43_N21
\HD~2744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2744_q\);

-- Location: LCCOMB_X67_Y43_N6
\HD~4791\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4791_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~2744_q\))) # (!\sector[0]~input_o\ & (\HD~2712_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2712_q\,
	datad => \HD~2744_q\,
	combout => \HD~4791_combout\);

-- Location: FF_X66_Y43_N15
\HD~3000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3000_q\);

-- Location: FF_X67_Y43_N29
\HD~2968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2968_q\);

-- Location: LCCOMB_X66_Y43_N14
\HD~4792\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4792_combout\ = (\Add2~4_combout\ & ((\HD~4791_combout\ & (\HD~3000_q\)) # (!\HD~4791_combout\ & ((\HD~2968_q\))))) # (!\Add2~4_combout\ & (\HD~4791_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4791_combout\,
	datac => \HD~3000_q\,
	datad => \HD~2968_q\,
	combout => \HD~4792_combout\);

-- Location: FF_X66_Y49_N13
\HD~2616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2616_q\);

-- Location: FF_X66_Y49_N23
\HD~2872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2872_q\);

-- Location: FF_X66_Y46_N23
\HD~2584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2584_q\);

-- Location: LCCOMB_X69_Y48_N24
\HD~2840feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2840feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~2840feeder_combout\);

-- Location: FF_X69_Y48_N25
\HD~2840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2840feeder_combout\,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2840_q\);

-- Location: LCCOMB_X66_Y46_N22
\HD~4793\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4793_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~2840_q\))) # (!\Add2~4_combout\ & (\HD~2584_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2584_q\,
	datad => \HD~2840_q\,
	combout => \HD~4793_combout\);

-- Location: LCCOMB_X66_Y49_N22
\HD~4794\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4794_combout\ = (\sector[0]~input_o\ & ((\HD~4793_combout\ & ((\HD~2872_q\))) # (!\HD~4793_combout\ & (\HD~2616_q\)))) # (!\sector[0]~input_o\ & (((\HD~4793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2616_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~2872_q\,
	datad => \HD~4793_combout\,
	combout => \HD~4794_combout\);

-- Location: LCCOMB_X62_Y45_N10
\HD~4795\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4795_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~4792_combout\)) # (!\Add2~2_combout\ & ((\HD~4794_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4792_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4794_combout\,
	combout => \HD~4795_combout\);

-- Location: FF_X73_Y45_N23
\HD~2776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2776_q\);

-- Location: FF_X72_Y45_N21
\HD~2808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2808_q\);

-- Location: LCCOMB_X73_Y45_N22
\HD~4796\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4796_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2808_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2776_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2776_q\,
	datad => \HD~2808_q\,
	combout => \HD~4796_combout\);

-- Location: FF_X69_Y46_N25
\HD~3032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3032_q\);

-- Location: FF_X69_Y46_N3
\HD~3064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3064_q\);

-- Location: LCCOMB_X69_Y46_N2
\HD~4797\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4797_combout\ = (\HD~4796_combout\ & (((\HD~3064_q\) # (!\Add2~4_combout\)))) # (!\HD~4796_combout\ & (\HD~3032_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4796_combout\,
	datab => \HD~3032_q\,
	datac => \HD~3064_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4797_combout\);

-- Location: LCCOMB_X69_Y48_N22
\HD~2904feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2904feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~2904feeder_combout\);

-- Location: FF_X69_Y48_N23
\HD~2904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2904feeder_combout\,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2904_q\);

-- Location: FF_X68_Y44_N15
\HD~2648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2648_q\);

-- Location: LCCOMB_X68_Y44_N14
\HD~4789\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4789_combout\ = (\Add2~4_combout\ & ((\HD~2904_q\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~2648_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2904_q\,
	datab => \Add2~4_combout\,
	datac => \HD~2648_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4789_combout\);

-- Location: LCCOMB_X68_Y44_N28
\HD~2680feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2680feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD~2680feeder_combout\);

-- Location: FF_X68_Y44_N29
\HD~2680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2680feeder_combout\,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2680_q\);

-- Location: FF_X68_Y43_N13
\HD~2936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2936_q\);

-- Location: LCCOMB_X68_Y43_N12
\HD~4790\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4790_combout\ = (\HD~4789_combout\ & (((\HD~2936_q\) # (!\sector[0]~input_o\)))) # (!\HD~4789_combout\ & (\HD~2680_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4789_combout\,
	datab => \HD~2680_q\,
	datac => \HD~2936_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4790_combout\);

-- Location: LCCOMB_X62_Y45_N28
\HD~4798\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4798_combout\ = (\HD~4795_combout\ & ((\HD~4797_combout\) # ((!\Add2~0_combout\)))) # (!\HD~4795_combout\ & (((\Add2~0_combout\ & \HD~4790_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4795_combout\,
	datab => \HD~4797_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4790_combout\,
	combout => \HD~4798_combout\);

-- Location: FF_X60_Y46_N23
\HD~2328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2328_q\);

-- Location: FF_X60_Y46_N21
\HD~2392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2392_q\);

-- Location: LCCOMB_X60_Y46_N22
\HD~4799\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4799_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2392_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2328_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2328_q\,
	datad => \HD~2392_q\,
	combout => \HD~4799_combout\);

-- Location: FF_X61_Y46_N15
\HD~2456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2456_q\);

-- Location: FF_X61_Y46_N1
\HD~2520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2520_q\);

-- Location: LCCOMB_X61_Y46_N0
\HD~4800\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4800_combout\ = (\HD~4799_combout\ & (((\HD~2520_q\) # (!\Add2~2_combout\)))) # (!\HD~4799_combout\ & (\HD~2456_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4799_combout\,
	datab => \HD~2456_q\,
	datac => \HD~2520_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4800_combout\);

-- Location: FF_X59_Y44_N15
\HD~2424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2424_q\);

-- Location: FF_X59_Y44_N1
\HD~2552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2552_q\);

-- Location: FF_X60_Y44_N7
\HD~2360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2360_q\);

-- Location: FF_X60_Y44_N13
\HD~2488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2488_q\);

-- Location: LCCOMB_X60_Y44_N6
\HD~4806\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4806_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2488_q\))) # (!\Add2~2_combout\ & (\HD~2360_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2360_q\,
	datad => \HD~2488_q\,
	combout => \HD~4806_combout\);

-- Location: LCCOMB_X59_Y44_N0
\HD~4807\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4807_combout\ = (\Add2~0_combout\ & ((\HD~4806_combout\ & ((\HD~2552_q\))) # (!\HD~4806_combout\ & (\HD~2424_q\)))) # (!\Add2~0_combout\ & (((\HD~4806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2424_q\,
	datac => \HD~2552_q\,
	datad => \HD~4806_combout\,
	combout => \HD~4807_combout\);

-- Location: FF_X63_Y48_N29
\HD~2200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2200_q\);

-- Location: FF_X63_Y48_N23
\HD~2264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2264_q\);

-- Location: FF_X63_Y50_N5
\HD~2136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2136_q\);

-- Location: FF_X63_Y50_N15
\HD~2072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2072_q\);

-- Location: LCCOMB_X63_Y50_N14
\HD~4803\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4803_combout\ = (\Add2~0_combout\ & ((\HD~2136_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2072_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2136_q\,
	datac => \HD~2072_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4803_combout\);

-- Location: LCCOMB_X63_Y48_N22
\HD~4804\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4804_combout\ = (\Add2~2_combout\ & ((\HD~4803_combout\ & ((\HD~2264_q\))) # (!\HD~4803_combout\ & (\HD~2200_q\)))) # (!\Add2~2_combout\ & (((\HD~4803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2200_q\,
	datac => \HD~2264_q\,
	datad => \HD~4803_combout\,
	combout => \HD~4804_combout\);

-- Location: FF_X62_Y45_N7
\HD~2168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2168_q\);

-- Location: FF_X62_Y45_N1
\HD~2296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2296_q\);

-- Location: FF_X62_Y47_N11
\HD~2104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2104_q\);

-- Location: FF_X62_Y47_N25
\HD~2232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2232_q\);

-- Location: LCCOMB_X62_Y47_N10
\HD~4801\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4801_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2232_q\))) # (!\Add2~2_combout\ & (\HD~2104_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2104_q\,
	datad => \HD~2232_q\,
	combout => \HD~4801_combout\);

-- Location: LCCOMB_X62_Y45_N0
\HD~4802\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4802_combout\ = (\Add2~0_combout\ & ((\HD~4801_combout\ & ((\HD~2296_q\))) # (!\HD~4801_combout\ & (\HD~2168_q\)))) # (!\Add2~0_combout\ & (((\HD~4801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2168_q\,
	datab => \Add2~0_combout\,
	datac => \HD~2296_q\,
	datad => \HD~4801_combout\,
	combout => \HD~4802_combout\);

-- Location: LCCOMB_X62_Y45_N2
\HD~4805\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4805_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\) # (\HD~4802_combout\)))) # (!\sector[0]~input_o\ & (\HD~4804_combout\ & (!\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4804_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~4802_combout\,
	combout => \HD~4805_combout\);

-- Location: LCCOMB_X62_Y45_N20
\HD~4808\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4808_combout\ = (\Add2~4_combout\ & ((\HD~4805_combout\ & ((\HD~4807_combout\))) # (!\HD~4805_combout\ & (\HD~4800_combout\)))) # (!\Add2~4_combout\ & (((\HD~4805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4800_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~4807_combout\,
	datad => \HD~4805_combout\,
	combout => \HD~4808_combout\);

-- Location: LCCOMB_X62_Y45_N30
\HD~4809\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4809_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~4798_combout\)) # (!\Add2~6_combout\ & ((\HD~4808_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4798_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4808_combout\,
	combout => \HD~4809_combout\);

-- Location: LCCOMB_X67_Y41_N4
\HD~4810\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4810_combout\ = (\Add2~10_combout\ & (((\HD~4788_combout\) # (\HD~4809_combout\)))) # (!\Add2~10_combout\ & (\HD~4787_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \HD~4787_combout\,
	datac => \HD~4788_combout\,
	datad => \HD~4809_combout\,
	combout => \HD~4810_combout\);

-- Location: IOIBUF_X115_Y49_N1
\data_write[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(25),
	o => \data_write[25]~input_o\);

-- Location: FF_X67_Y44_N25
\HD~2905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2905_q\);

-- Location: FF_X67_Y44_N27
\HD~2937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2937_q\);

-- Location: FF_X68_Y44_N27
\HD~2649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2649_q\);

-- Location: FF_X68_Y44_N1
\HD~2681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2681_q\);

-- Location: LCCOMB_X68_Y44_N26
\HD~4854\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4854_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2681_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2649_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2649_q\,
	datad => \HD~2681_q\,
	combout => \HD~4854_combout\);

-- Location: LCCOMB_X67_Y44_N26
\HD~4855\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4855_combout\ = (\Add2~4_combout\ & ((\HD~4854_combout\ & ((\HD~2937_q\))) # (!\HD~4854_combout\ & (\HD~2905_q\)))) # (!\Add2~4_combout\ & (((\HD~4854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~2905_q\,
	datac => \HD~2937_q\,
	datad => \HD~4854_combout\,
	combout => \HD~4855_combout\);

-- Location: LCCOMB_X72_Y45_N30
\HD~2809feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2809feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD~2809feeder_combout\);

-- Location: FF_X72_Y45_N31
\HD~2809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2809feeder_combout\,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2809_q\);

-- Location: FF_X70_Y45_N31
\HD~3065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3065_q\);

-- Location: FF_X73_Y45_N27
\HD~2777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2777_q\);

-- Location: FF_X73_Y45_N25
\HD~3033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3033_q\);

-- Location: LCCOMB_X73_Y45_N26
\HD~4861\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4861_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3033_q\))) # (!\Add2~4_combout\ & (\HD~2777_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2777_q\,
	datad => \HD~3033_q\,
	combout => \HD~4861_combout\);

-- Location: LCCOMB_X70_Y45_N30
\HD~4862\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4862_combout\ = (\sector[0]~input_o\ & ((\HD~4861_combout\ & ((\HD~3065_q\))) # (!\HD~4861_combout\ & (\HD~2809_q\)))) # (!\sector[0]~input_o\ & (((\HD~4861_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~2809_q\,
	datac => \HD~3065_q\,
	datad => \HD~4861_combout\,
	combout => \HD~4862_combout\);

-- Location: FF_X66_Y43_N9
\HD~2745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2745_q\);

-- Location: FF_X66_Y43_N19
\HD~3001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3001_q\);

-- Location: FF_X67_Y43_N11
\HD~2713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2713_q\);

-- Location: LCCOMB_X67_Y43_N24
\HD~2969feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2969feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD~2969feeder_combout\);

-- Location: FF_X67_Y43_N25
\HD~2969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2969feeder_combout\,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2969_q\);

-- Location: LCCOMB_X67_Y43_N10
\HD~4856\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4856_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~2969_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~2713_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2713_q\,
	datad => \HD~2969_q\,
	combout => \HD~4856_combout\);

-- Location: LCCOMB_X66_Y43_N18
\HD~4857\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4857_combout\ = (\sector[0]~input_o\ & ((\HD~4856_combout\ & ((\HD~3001_q\))) # (!\HD~4856_combout\ & (\HD~2745_q\)))) # (!\sector[0]~input_o\ & (((\HD~4856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~2745_q\,
	datac => \HD~3001_q\,
	datad => \HD~4856_combout\,
	combout => \HD~4857_combout\);

-- Location: FF_X65_Y46_N21
\HD~2841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2841_q\);

-- Location: FF_X65_Y46_N7
\HD~2873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2873_q\);

-- Location: FF_X66_Y46_N27
\HD~2585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2585_q\);

-- Location: FF_X66_Y46_N1
\HD~2617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2617_q\);

-- Location: LCCOMB_X66_Y46_N26
\HD~4858\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4858_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2617_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2585_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2585_q\,
	datad => \HD~2617_q\,
	combout => \HD~4858_combout\);

-- Location: LCCOMB_X65_Y46_N6
\HD~4859\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4859_combout\ = (\Add2~4_combout\ & ((\HD~4858_combout\ & ((\HD~2873_q\))) # (!\HD~4858_combout\ & (\HD~2841_q\)))) # (!\Add2~4_combout\ & (((\HD~4858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~2841_q\,
	datac => \HD~2873_q\,
	datad => \HD~4858_combout\,
	combout => \HD~4859_combout\);

-- Location: LCCOMB_X65_Y46_N16
\HD~4860\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4860_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~4857_combout\)) # (!\Add2~2_combout\ & ((\HD~4859_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4857_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4859_combout\,
	combout => \HD~4860_combout\);

-- Location: LCCOMB_X62_Y43_N0
\HD~4863\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4863_combout\ = (\Add2~0_combout\ & ((\HD~4860_combout\ & ((\HD~4862_combout\))) # (!\HD~4860_combout\ & (\HD~4855_combout\)))) # (!\Add2~0_combout\ & (((\HD~4860_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4855_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~4862_combout\,
	datad => \HD~4860_combout\,
	combout => \HD~4863_combout\);

-- Location: FF_X63_Y47_N9
\HD~2169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2169_q\);

-- Location: FF_X62_Y47_N7
\HD~2105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2105_q\);

-- Location: LCCOMB_X62_Y47_N6
\HD~4864\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4864_combout\ = (\Add2~0_combout\ & ((\HD~2169_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2105_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2169_q\,
	datac => \HD~2105_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4864_combout\);

-- Location: FF_X63_Y47_N19
\HD~2297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2297_q\);

-- Location: LCCOMB_X62_Y47_N20
\HD~2233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2233feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD~2233feeder_combout\);

-- Location: FF_X62_Y47_N21
\HD~2233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2233feeder_combout\,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2233_q\);

-- Location: LCCOMB_X63_Y47_N18
\HD~4865\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4865_combout\ = (\Add2~2_combout\ & ((\HD~4864_combout\ & (\HD~2297_q\)) # (!\HD~4864_combout\ & ((\HD~2233_q\))))) # (!\Add2~2_combout\ & (\HD~4864_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4864_combout\,
	datac => \HD~2297_q\,
	datad => \HD~2233_q\,
	combout => \HD~4865_combout\);

-- Location: FF_X60_Y44_N17
\HD~2489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2489_q\);

-- Location: FF_X59_Y44_N11
\HD~2553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2553_q\);

-- Location: LCCOMB_X59_Y46_N2
\HD~2425feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2425feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD~2425feeder_combout\);

-- Location: FF_X59_Y46_N3
\HD~2425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2425feeder_combout\,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2425_q\);

-- Location: FF_X60_Y44_N11
\HD~2361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2361_q\);

-- Location: LCCOMB_X60_Y44_N10
\HD~4871\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4871_combout\ = (\Add2~0_combout\ & ((\HD~2425_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2361_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2425_q\,
	datac => \HD~2361_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4871_combout\);

-- Location: LCCOMB_X59_Y44_N10
\HD~4872\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4872_combout\ = (\Add2~2_combout\ & ((\HD~4871_combout\ & ((\HD~2553_q\))) # (!\HD~4871_combout\ & (\HD~2489_q\)))) # (!\Add2~2_combout\ & (((\HD~4871_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2489_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2553_q\,
	datad => \HD~4871_combout\,
	combout => \HD~4872_combout\);

-- Location: FF_X63_Y50_N11
\HD~2073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2073_q\);

-- Location: FF_X63_Y50_N17
\HD~2137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2137_q\);

-- Location: LCCOMB_X63_Y50_N10
\HD~4868\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4868_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2137_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2073_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2073_q\,
	datad => \HD~2137_q\,
	combout => \HD~4868_combout\);

-- Location: FF_X63_Y48_N17
\HD~2201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2201_q\);

-- Location: FF_X63_Y48_N3
\HD~2265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2265_q\);

-- Location: LCCOMB_X63_Y48_N2
\HD~4869\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4869_combout\ = (\HD~4868_combout\ & (((\HD~2265_q\) # (!\Add2~2_combout\)))) # (!\HD~4868_combout\ & (\HD~2201_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4868_combout\,
	datab => \HD~2201_q\,
	datac => \HD~2265_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4869_combout\);

-- Location: FF_X60_Y46_N27
\HD~2329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2329_q\);

-- Location: FF_X61_Y46_N3
\HD~2457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2457_q\);

-- Location: LCCOMB_X60_Y46_N26
\HD~4866\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4866_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2457_q\))) # (!\Add2~2_combout\ & (\HD~2329_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2329_q\,
	datad => \HD~2457_q\,
	combout => \HD~4866_combout\);

-- Location: FF_X61_Y46_N29
\HD~2521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2521_q\);

-- Location: FF_X60_Y46_N25
\HD~2393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2393_q\);

-- Location: LCCOMB_X61_Y46_N28
\HD~4867\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4867_combout\ = (\HD~4866_combout\ & (((\HD~2521_q\)) # (!\Add2~0_combout\))) # (!\HD~4866_combout\ & (\Add2~0_combout\ & ((\HD~2393_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4866_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2521_q\,
	datad => \HD~2393_q\,
	combout => \HD~4867_combout\);

-- Location: LCCOMB_X67_Y36_N10
\HD~4870\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4870_combout\ = (\Add2~4_combout\ & (((\HD~4867_combout\) # (\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (\HD~4869_combout\ & ((!\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4869_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~4867_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~4870_combout\);

-- Location: LCCOMB_X67_Y36_N20
\HD~4873\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4873_combout\ = (\sector[0]~input_o\ & ((\HD~4870_combout\ & ((\HD~4872_combout\))) # (!\HD~4870_combout\ & (\HD~4865_combout\)))) # (!\sector[0]~input_o\ & (((\HD~4870_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4865_combout\,
	datac => \HD~4872_combout\,
	datad => \HD~4870_combout\,
	combout => \HD~4873_combout\);

-- Location: LCCOMB_X67_Y36_N30
\HD~4874\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4874_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~4863_combout\)) # (!\Add2~6_combout\ & ((\HD~4873_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4863_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4873_combout\,
	combout => \HD~4874_combout\);

-- Location: FF_X67_Y41_N1
\HD~3097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3097_q\);

-- Location: FF_X67_Y41_N7
\HD~3129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3129_q\);

-- Location: LCCOMB_X67_Y41_N0
\HD~4853\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4853_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3129_q\))) # (!\sector[0]~input_o\ & (\HD~3097_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3227_combout\,
	datac => \HD~3097_q\,
	datad => \HD~3129_q\,
	combout => \HD~4853_combout\);

-- Location: FF_X65_Y40_N19
\HD~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~601_q\);

-- Location: FF_X65_Y40_N25
\HD~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~857_q\);

-- Location: LCCOMB_X65_Y40_N18
\HD~4811\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4811_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~857_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~601_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~601_q\,
	datad => \HD~857_q\,
	combout => \HD~4811_combout\);

-- Location: LCCOMB_X67_Y36_N18
\HD~633feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~633feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD~633feeder_combout\);

-- Location: FF_X67_Y36_N19
\HD~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~633feeder_combout\,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~633_q\);

-- Location: FF_X67_Y36_N13
\HD~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~889_q\);

-- Location: LCCOMB_X67_Y36_N12
\HD~4812\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4812_combout\ = (\HD~4811_combout\ & (((\HD~889_q\) # (!\sector[0]~input_o\)))) # (!\HD~4811_combout\ & (\HD~633_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4811_combout\,
	datab => \HD~633_q\,
	datac => \HD~889_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4812_combout\);

-- Location: FF_X68_Y37_N31
\HD~1369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1369_q\);

-- Location: FF_X68_Y37_N9
\HD~1401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1401_q\);

-- Location: FF_X69_Y41_N31
\HD~1113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1113_q\);

-- Location: LCCOMB_X69_Y41_N20
\HD~1145feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1145feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD~1145feeder_combout\);

-- Location: FF_X69_Y41_N21
\HD~1145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1145feeder_combout\,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1145_q\);

-- Location: LCCOMB_X69_Y41_N30
\HD~4813\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4813_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1145_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1113_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1113_q\,
	datad => \HD~1145_q\,
	combout => \HD~4813_combout\);

-- Location: LCCOMB_X68_Y37_N8
\HD~4814\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4814_combout\ = (\Add2~4_combout\ & ((\HD~4813_combout\ & ((\HD~1401_q\))) # (!\HD~4813_combout\ & (\HD~1369_q\)))) # (!\Add2~4_combout\ & (((\HD~4813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1369_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1401_q\,
	datad => \HD~4813_combout\,
	combout => \HD~4814_combout\);

-- Location: FF_X68_Y40_N29
\HD~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~345_q\);

-- Location: FF_X68_Y40_N31
\HD~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~89_q\);

-- Location: LCCOMB_X68_Y40_N30
\HD~4815\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4815_combout\ = (\Add2~4_combout\ & ((\HD~345_q\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~89_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~345_q\,
	datac => \HD~89_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4815_combout\);

-- Location: FF_X70_Y38_N7
\HD~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~377_q\);

-- Location: FF_X70_Y38_N29
\HD~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~121_q\);

-- Location: LCCOMB_X70_Y38_N6
\HD~4816\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4816_combout\ = (\sector[0]~input_o\ & ((\HD~4815_combout\ & (\HD~377_q\)) # (!\HD~4815_combout\ & ((\HD~121_q\))))) # (!\sector[0]~input_o\ & (\HD~4815_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4815_combout\,
	datac => \HD~377_q\,
	datad => \HD~121_q\,
	combout => \HD~4816_combout\);

-- Location: LCCOMB_X67_Y36_N22
\HD~4817\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4817_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~4814_combout\)) # (!\Add2~8_combout\ & ((\HD~4816_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4814_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4816_combout\,
	combout => \HD~4817_combout\);

-- Location: FF_X68_Y35_N11
\HD~1881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1881_q\);

-- Location: FF_X68_Y35_N5
\HD~1913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1913_q\);

-- Location: FF_X70_Y40_N31
\HD~1625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1625_q\);

-- Location: FF_X70_Y40_N21
\HD~1657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1657_q\);

-- Location: LCCOMB_X70_Y40_N30
\HD~4818\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4818_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1657_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1625_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1625_q\,
	datad => \HD~1657_q\,
	combout => \HD~4818_combout\);

-- Location: LCCOMB_X68_Y35_N4
\HD~4819\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4819_combout\ = (\Add2~4_combout\ & ((\HD~4818_combout\ & ((\HD~1913_q\))) # (!\HD~4818_combout\ & (\HD~1881_q\)))) # (!\Add2~4_combout\ & (((\HD~4818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1881_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1913_q\,
	datad => \HD~4818_combout\,
	combout => \HD~4819_combout\);

-- Location: LCCOMB_X67_Y36_N8
\HD~4820\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4820_combout\ = (\Add2~6_combout\ & ((\HD~4817_combout\ & ((\HD~4819_combout\))) # (!\HD~4817_combout\ & (\HD~4812_combout\)))) # (!\Add2~6_combout\ & (((\HD~4817_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4812_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4817_combout\,
	datad => \HD~4819_combout\,
	combout => \HD~4820_combout\);

-- Location: FF_X57_Y35_N19
\HD~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~665_q\);

-- Location: FF_X57_Y35_N1
\HD~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~921_q\);

-- Location: LCCOMB_X57_Y35_N18
\HD~4821\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4821_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~921_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~665_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~665_q\,
	datad => \HD~921_q\,
	combout => \HD~4821_combout\);

-- Location: FF_X58_Y32_N11
\HD~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~953_q\);

-- Location: LCCOMB_X59_Y32_N18
\HD~697feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~697feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD~697feeder_combout\);

-- Location: FF_X59_Y32_N19
\HD~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~697feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~697_q\);

-- Location: LCCOMB_X58_Y32_N10
\HD~4822\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4822_combout\ = (\sector[0]~input_o\ & ((\HD~4821_combout\ & (\HD~953_q\)) # (!\HD~4821_combout\ & ((\HD~697_q\))))) # (!\sector[0]~input_o\ & (\HD~4821_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4821_combout\,
	datac => \HD~953_q\,
	datad => \HD~697_q\,
	combout => \HD~4822_combout\);

-- Location: FF_X58_Y33_N17
\HD~1945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1945_q\);

-- Location: FF_X58_Y33_N3
\HD~1977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1977_q\);

-- Location: FF_X60_Y34_N21
\HD~1689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1689_q\);

-- Location: FF_X60_Y34_N19
\HD~1721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1721_q\);

-- Location: LCCOMB_X60_Y34_N20
\HD~4828\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4828_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~1721_q\))) # (!\sector[0]~input_o\ & (\HD~1689_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1689_q\,
	datad => \HD~1721_q\,
	combout => \HD~4828_combout\);

-- Location: LCCOMB_X58_Y33_N2
\HD~4829\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4829_combout\ = (\Add2~4_combout\ & ((\HD~4828_combout\ & ((\HD~1977_q\))) # (!\HD~4828_combout\ & (\HD~1945_q\)))) # (!\Add2~4_combout\ & (((\HD~4828_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~1945_q\,
	datac => \HD~1977_q\,
	datad => \HD~4828_combout\,
	combout => \HD~4829_combout\);

-- Location: FF_X56_Y35_N3
\HD~1177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1177_q\);

-- Location: FF_X56_Y35_N17
\HD~1209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1209_q\);

-- Location: LCCOMB_X56_Y35_N2
\HD~4823\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4823_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1209_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1177_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1177_q\,
	datad => \HD~1209_q\,
	combout => \HD~4823_combout\);

-- Location: FF_X57_Y36_N5
\HD~1465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1465_q\);

-- Location: FF_X57_Y36_N11
\HD~1433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1433_q\);

-- Location: LCCOMB_X57_Y36_N4
\HD~4824\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4824_combout\ = (\HD~4823_combout\ & (((\HD~1465_q\)) # (!\Add2~4_combout\))) # (!\HD~4823_combout\ & (\Add2~4_combout\ & ((\HD~1433_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4823_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1465_q\,
	datad => \HD~1433_q\,
	combout => \HD~4824_combout\);

-- Location: FF_X59_Y40_N25
\HD~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~153_q\);

-- Location: FF_X59_Y40_N7
\HD~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~409_q\);

-- Location: LCCOMB_X59_Y40_N24
\HD~4825\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4825_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~409_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~153_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~153_q\,
	datad => \HD~409_q\,
	combout => \HD~4825_combout\);

-- Location: FF_X58_Y36_N5
\HD~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~441_q\);

-- Location: FF_X58_Y36_N11
\HD~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~185_q\);

-- Location: LCCOMB_X58_Y36_N4
\HD~4826\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4826_combout\ = (\sector[0]~input_o\ & ((\HD~4825_combout\ & (\HD~441_q\)) # (!\HD~4825_combout\ & ((\HD~185_q\))))) # (!\sector[0]~input_o\ & (\HD~4825_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4825_combout\,
	datac => \HD~441_q\,
	datad => \HD~185_q\,
	combout => \HD~4826_combout\);

-- Location: LCCOMB_X58_Y36_N14
\HD~4827\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4827_combout\ = (\Add2~8_combout\ & ((\HD~4824_combout\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~4826_combout\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4824_combout\,
	datac => \HD~4826_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~4827_combout\);

-- Location: LCCOMB_X58_Y32_N4
\HD~4830\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4830_combout\ = (\HD~4827_combout\ & (((\HD~4829_combout\) # (!\Add2~6_combout\)))) # (!\HD~4827_combout\ & (\HD~4822_combout\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4822_combout\,
	datab => \HD~4829_combout\,
	datac => \HD~4827_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~4830_combout\);

-- Location: FF_X63_Y32_N23
\HD~1593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1593_q\);

-- Location: FF_X63_Y32_N9
\HD~1561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1561_q\);

-- Location: LCCOMB_X63_Y32_N8
\HD~4838\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4838_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~1593_q\)) # (!\sector[0]~input_o\ & ((\HD~1561_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1593_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1561_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4838_combout\);

-- Location: FF_X66_Y32_N11
\HD~1849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1849_q\);

-- Location: FF_X66_Y32_N25
\HD~1817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1817_q\);

-- Location: LCCOMB_X66_Y32_N10
\HD~4839\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4839_combout\ = (\Add2~4_combout\ & ((\HD~4838_combout\ & (\HD~1849_q\)) # (!\HD~4838_combout\ & ((\HD~1817_q\))))) # (!\Add2~4_combout\ & (\HD~4838_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4838_combout\,
	datac => \HD~1849_q\,
	datad => \HD~1817_q\,
	combout => \HD~4839_combout\);

-- Location: FF_X68_Y33_N15
\HD~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~25_q\);

-- Location: FF_X68_Y33_N29
\HD~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~281_q\);

-- Location: LCCOMB_X68_Y33_N14
\HD~4835\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4835_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~281_q\))) # (!\Add2~4_combout\ & (\HD~25_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~25_q\,
	datad => \HD~281_q\,
	combout => \HD~4835_combout\);

-- Location: FF_X67_Y33_N23
\HD~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~313_q\);

-- Location: FF_X67_Y33_N21
\HD~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~57_q\);

-- Location: LCCOMB_X67_Y33_N22
\HD~4836\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4836_combout\ = (\sector[0]~input_o\ & ((\HD~4835_combout\ & (\HD~313_q\)) # (!\HD~4835_combout\ & ((\HD~57_q\))))) # (!\sector[0]~input_o\ & (\HD~4835_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4835_combout\,
	datac => \HD~313_q\,
	datad => \HD~57_q\,
	combout => \HD~4836_combout\);

-- Location: FF_X61_Y32_N11
\HD~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1049_q\);

-- Location: FF_X61_Y32_N1
\HD~1081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1081_q\);

-- Location: LCCOMB_X61_Y32_N10
\HD~4833\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4833_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~1081_q\))) # (!\sector[0]~input_o\ & (\HD~1049_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1049_q\,
	datad => \HD~1081_q\,
	combout => \HD~4833_combout\);

-- Location: FF_X62_Y32_N15
\HD~1305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1305_q\);

-- Location: FF_X62_Y32_N1
\HD~1337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1337_q\);

-- Location: LCCOMB_X62_Y32_N0
\HD~4834\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4834_combout\ = (\HD~4833_combout\ & (((\HD~1337_q\) # (!\Add2~4_combout\)))) # (!\HD~4833_combout\ & (\HD~1305_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4833_combout\,
	datab => \HD~1305_q\,
	datac => \HD~1337_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4834_combout\);

-- Location: LCCOMB_X67_Y33_N16
\HD~4837\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4837_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~4834_combout\))) # (!\Add2~8_combout\ & (\HD~4836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~4836_combout\,
	datad => \HD~4834_combout\,
	combout => \HD~4837_combout\);

-- Location: FF_X72_Y33_N7
\HD~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~537_q\);

-- Location: FF_X72_Y33_N21
\HD~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~793_q\);

-- Location: LCCOMB_X72_Y33_N6
\HD~4831\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4831_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~793_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~537_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~537_q\,
	datad => \HD~793_q\,
	combout => \HD~4831_combout\);

-- Location: FF_X70_Y33_N3
\HD~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~825_q\);

-- Location: FF_X73_Y34_N29
\HD~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~569_q\);

-- Location: LCCOMB_X70_Y33_N2
\HD~4832\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4832_combout\ = (\HD~4831_combout\ & (((\HD~825_q\)) # (!\sector[0]~input_o\))) # (!\HD~4831_combout\ & (\sector[0]~input_o\ & ((\HD~569_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4831_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~825_q\,
	datad => \HD~569_q\,
	combout => \HD~4832_combout\);

-- Location: LCCOMB_X67_Y36_N26
\HD~4840\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4840_combout\ = (\Add2~6_combout\ & ((\HD~4837_combout\ & (\HD~4839_combout\)) # (!\HD~4837_combout\ & ((\HD~4832_combout\))))) # (!\Add2~6_combout\ & (((\HD~4837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4839_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~4837_combout\,
	datad => \HD~4832_combout\,
	combout => \HD~4840_combout\);

-- Location: LCCOMB_X67_Y36_N4
\HD~4841\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4841_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~4830_combout\)) # (!\Add2~2_combout\ & ((\HD~4840_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4830_combout\,
	datac => \HD~4840_combout\,
	datad => \Add2~2_combout\,
	combout => \HD~4841_combout\);

-- Location: FF_X57_Y38_N27
\HD~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~761_q\);

-- Location: FF_X62_Y40_N7
\HD~1785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1785_q\);

-- Location: FF_X58_Y40_N17
\HD~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~249_q\);

-- Location: FF_X55_Y40_N17
\HD~1273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1273_q\);

-- Location: LCCOMB_X58_Y40_N16
\HD~4842\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4842_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1273_q\))) # (!\Add2~8_combout\ & (\HD~249_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~249_q\,
	datad => \HD~1273_q\,
	combout => \HD~4842_combout\);

-- Location: LCCOMB_X62_Y40_N6
\HD~4843\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4843_combout\ = (\Add2~6_combout\ & ((\HD~4842_combout\ & ((\HD~1785_q\))) # (!\HD~4842_combout\ & (\HD~761_q\)))) # (!\Add2~6_combout\ & (((\HD~4842_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~761_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1785_q\,
	datad => \HD~4842_combout\,
	combout => \HD~4843_combout\);

-- Location: LCCOMB_X63_Y41_N30
\HD~1017feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1017feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD~1017feeder_combout\);

-- Location: FF_X63_Y41_N31
\HD~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1017feeder_combout\,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1017_q\);

-- Location: FF_X63_Y41_N17
\HD~2041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2041_q\);

-- Location: FF_X62_Y41_N23
\HD~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~505_q\);

-- Location: FF_X62_Y41_N29
\HD~1529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1529_q\);

-- Location: LCCOMB_X62_Y41_N22
\HD~4849\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4849_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1529_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~505_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~505_q\,
	datad => \HD~1529_q\,
	combout => \HD~4849_combout\);

-- Location: LCCOMB_X63_Y41_N16
\HD~4850\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4850_combout\ = (\Add2~6_combout\ & ((\HD~4849_combout\ & ((\HD~2041_q\))) # (!\HD~4849_combout\ & (\HD~1017_q\)))) # (!\Add2~6_combout\ & (((\HD~4849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1017_q\,
	datab => \Add2~6_combout\,
	datac => \HD~2041_q\,
	datad => \HD~4849_combout\,
	combout => \HD~4850_combout\);

-- Location: FF_X61_Y36_N27
\HD~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~729_q\);

-- Location: FF_X60_Y36_N15
\HD~1753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1753_q\);

-- Location: FF_X60_Y36_N13
\HD~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~217_q\);

-- Location: FF_X54_Y36_N17
\HD~1241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1241_q\);

-- Location: LCCOMB_X60_Y36_N12
\HD~4846\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4846_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1241_q\))) # (!\Add2~8_combout\ & (\HD~217_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~217_q\,
	datad => \HD~1241_q\,
	combout => \HD~4846_combout\);

-- Location: LCCOMB_X60_Y36_N14
\HD~4847\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4847_combout\ = (\Add2~6_combout\ & ((\HD~4846_combout\ & ((\HD~1753_q\))) # (!\HD~4846_combout\ & (\HD~729_q\)))) # (!\Add2~6_combout\ & (((\HD~4846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~729_q\,
	datac => \HD~1753_q\,
	datad => \HD~4846_combout\,
	combout => \HD~4847_combout\);

-- Location: FF_X56_Y37_N5
\HD~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~985_q\);

-- Location: FF_X55_Y37_N23
\HD~2009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2009_q\);

-- Location: FF_X55_Y37_N29
\HD~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~473_q\);

-- Location: FF_X56_Y40_N31
\HD~1497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1497_q\);

-- Location: LCCOMB_X55_Y37_N28
\HD~4844\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4844_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1497_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~473_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~473_q\,
	datad => \HD~1497_q\,
	combout => \HD~4844_combout\);

-- Location: LCCOMB_X55_Y37_N22
\HD~4845\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4845_combout\ = (\Add2~6_combout\ & ((\HD~4844_combout\ & ((\HD~2009_q\))) # (!\HD~4844_combout\ & (\HD~985_q\)))) # (!\Add2~6_combout\ & (((\HD~4844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~985_q\,
	datab => \Add2~6_combout\,
	datac => \HD~2009_q\,
	datad => \HD~4844_combout\,
	combout => \HD~4845_combout\);

-- Location: LCCOMB_X67_Y36_N6
\HD~4848\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4848_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~4845_combout\))) # (!\Add2~4_combout\ & (\HD~4847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~4847_combout\,
	datad => \HD~4845_combout\,
	combout => \HD~4848_combout\);

-- Location: LCCOMB_X66_Y40_N30
\HD~4851\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4851_combout\ = (\sector[0]~input_o\ & ((\HD~4848_combout\ & ((\HD~4850_combout\))) # (!\HD~4848_combout\ & (\HD~4843_combout\)))) # (!\sector[0]~input_o\ & (((\HD~4848_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4843_combout\,
	datab => \HD~4850_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4848_combout\,
	combout => \HD~4851_combout\);

-- Location: LCCOMB_X67_Y36_N16
\HD~4852\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4852_combout\ = (\Add2~0_combout\ & ((\HD~4841_combout\ & ((\HD~4851_combout\))) # (!\HD~4841_combout\ & (\HD~4820_combout\)))) # (!\Add2~0_combout\ & (((\HD~4841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4820_combout\,
	datac => \HD~4841_combout\,
	datad => \HD~4851_combout\,
	combout => \HD~4852_combout\);

-- Location: LCCOMB_X67_Y36_N24
\HD~4875\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4875_combout\ = (\Add2~10_combout\ & ((\HD~4874_combout\) # ((\HD~4853_combout\)))) # (!\Add2~10_combout\ & (((\HD~4852_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4874_combout\,
	datab => \Add2~10_combout\,
	datac => \HD~4853_combout\,
	datad => \HD~4852_combout\,
	combout => \HD~4875_combout\);

-- Location: IOIBUF_X69_Y73_N22
\data_write[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(26),
	o => \data_write[26]~input_o\);

-- Location: FF_X69_Y46_N13
\HD~3034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3034_q\);

-- Location: FF_X69_Y46_N31
\HD~3066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3066_q\);

-- Location: FF_X73_Y45_N5
\HD~2778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2778_q\);

-- Location: FF_X72_Y45_N9
\HD~2810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2810_q\);

-- Location: LCCOMB_X73_Y45_N4
\HD~4926\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4926_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2810_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2778_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2778_q\,
	datad => \HD~2810_q\,
	combout => \HD~4926_combout\);

-- Location: LCCOMB_X69_Y46_N30
\HD~4927\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4927_combout\ = (\Add2~4_combout\ & ((\HD~4926_combout\ & ((\HD~3066_q\))) # (!\HD~4926_combout\ & (\HD~3034_q\)))) # (!\Add2~4_combout\ & (((\HD~4926_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3034_q\,
	datab => \Add2~4_combout\,
	datac => \HD~3066_q\,
	datad => \HD~4926_combout\,
	combout => \HD~4927_combout\);

-- Location: FF_X68_Y44_N21
\HD~2682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2682_q\);

-- Location: FF_X68_Y43_N23
\HD~2938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2938_q\);

-- Location: FF_X68_Y44_N7
\HD~2650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2650_q\);

-- Location: LCCOMB_X69_Y44_N18
\HD~2906feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2906feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~2906feeder_combout\);

-- Location: FF_X69_Y44_N19
\HD~2906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2906feeder_combout\,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2906_q\);

-- Location: LCCOMB_X68_Y44_N6
\HD~4919\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4919_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~2906_q\))) # (!\Add2~4_combout\ & (\HD~2650_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2650_q\,
	datad => \HD~2906_q\,
	combout => \HD~4919_combout\);

-- Location: LCCOMB_X68_Y43_N22
\HD~4920\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4920_combout\ = (\sector[0]~input_o\ & ((\HD~4919_combout\ & ((\HD~2938_q\))) # (!\HD~4919_combout\ & (\HD~2682_q\)))) # (!\sector[0]~input_o\ & (((\HD~4919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~2682_q\,
	datac => \HD~2938_q\,
	datad => \HD~4919_combout\,
	combout => \HD~4920_combout\);

-- Location: FF_X67_Y43_N21
\HD~2970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2970_q\);

-- Location: FF_X67_Y43_N15
\HD~2714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2714_q\);

-- Location: LCCOMB_X60_Y43_N2
\HD~2746feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2746feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~2746feeder_combout\);

-- Location: FF_X60_Y43_N3
\HD~2746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2746feeder_combout\,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2746_q\);

-- Location: LCCOMB_X67_Y43_N14
\HD~4921\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4921_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~2746_q\))) # (!\sector[0]~input_o\ & (\HD~2714_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2714_q\,
	datad => \HD~2746_q\,
	combout => \HD~4921_combout\);

-- Location: FF_X66_Y43_N5
\HD~3002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3002_q\);

-- Location: LCCOMB_X66_Y43_N4
\HD~4922\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4922_combout\ = (\HD~4921_combout\ & (((\HD~3002_q\) # (!\Add2~4_combout\)))) # (!\HD~4921_combout\ & (\HD~2970_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2970_q\,
	datab => \HD~4921_combout\,
	datac => \HD~3002_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4922_combout\);

-- Location: LCCOMB_X66_Y46_N4
\HD~2618feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2618feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~2618feeder_combout\);

-- Location: FF_X66_Y46_N5
\HD~2618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2618feeder_combout\,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2618_q\);

-- Location: FF_X66_Y46_N15
\HD~2586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2586_q\);

-- Location: LCCOMB_X70_Y43_N14
\HD~2842feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2842feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~2842feeder_combout\);

-- Location: FF_X70_Y43_N15
\HD~2842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2842feeder_combout\,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2842_q\);

-- Location: LCCOMB_X66_Y46_N14
\HD~4923\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4923_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~2842_q\))) # (!\Add2~4_combout\ & (\HD~2586_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2586_q\,
	datad => \HD~2842_q\,
	combout => \HD~4923_combout\);

-- Location: FF_X65_Y46_N19
\HD~2874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2874_q\);

-- Location: LCCOMB_X65_Y46_N18
\HD~4924\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4924_combout\ = (\HD~4923_combout\ & (((\HD~2874_q\) # (!\sector[0]~input_o\)))) # (!\HD~4923_combout\ & (\HD~2618_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2618_q\,
	datab => \HD~4923_combout\,
	datac => \HD~2874_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4924_combout\);

-- Location: LCCOMB_X62_Y43_N18
\HD~4925\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4925_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~4922_combout\)) # (!\Add2~2_combout\ & ((\HD~4924_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4922_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4924_combout\,
	combout => \HD~4925_combout\);

-- Location: LCCOMB_X61_Y43_N4
\HD~4928\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4928_combout\ = (\Add2~0_combout\ & ((\HD~4925_combout\ & (\HD~4927_combout\)) # (!\HD~4925_combout\ & ((\HD~4920_combout\))))) # (!\Add2~0_combout\ & (((\HD~4925_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4927_combout\,
	datab => \HD~4920_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4925_combout\,
	combout => \HD~4928_combout\);

-- Location: FF_X62_Y47_N19
\HD~2106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2106_q\);

-- Location: FF_X62_Y47_N17
\HD~2234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2234_q\);

-- Location: LCCOMB_X62_Y47_N18
\HD~4931\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4931_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2234_q\))) # (!\Add2~2_combout\ & (\HD~2106_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2106_q\,
	datad => \HD~2234_q\,
	combout => \HD~4931_combout\);

-- Location: FF_X57_Y43_N1
\HD~2298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2298_q\);

-- Location: FF_X63_Y47_N13
\HD~2170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2170_q\);

-- Location: LCCOMB_X57_Y43_N0
\HD~4932\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4932_combout\ = (\Add2~0_combout\ & ((\HD~4931_combout\ & (\HD~2298_q\)) # (!\HD~4931_combout\ & ((\HD~2170_q\))))) # (!\Add2~0_combout\ & (\HD~4931_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4931_combout\,
	datac => \HD~2298_q\,
	datad => \HD~2170_q\,
	combout => \HD~4932_combout\);

-- Location: FF_X63_Y50_N31
\HD~2074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2074_q\);

-- Location: FF_X63_Y50_N21
\HD~2138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2138_q\);

-- Location: LCCOMB_X63_Y50_N30
\HD~4933\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4933_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2138_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2074_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2074_q\,
	datad => \HD~2138_q\,
	combout => \HD~4933_combout\);

-- Location: FF_X61_Y48_N15
\HD~2266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2266_q\);

-- Location: FF_X61_Y48_N13
\HD~2202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2202_q\);

-- Location: LCCOMB_X61_Y48_N14
\HD~4934\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4934_combout\ = (\Add2~2_combout\ & ((\HD~4933_combout\ & (\HD~2266_q\)) # (!\HD~4933_combout\ & ((\HD~2202_q\))))) # (!\Add2~2_combout\ & (\HD~4933_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4933_combout\,
	datac => \HD~2266_q\,
	datad => \HD~2202_q\,
	combout => \HD~4934_combout\);

-- Location: LCCOMB_X57_Y43_N10
\HD~4935\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4935_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~4932_combout\)) # (!\sector[0]~input_o\ & ((\HD~4934_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4932_combout\,
	datac => \HD~4934_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~4935_combout\);

-- Location: FF_X61_Y46_N23
\HD~2458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2458_q\);

-- Location: FF_X61_Y46_N25
\HD~2522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2522_q\);

-- Location: FF_X60_Y46_N15
\HD~2330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2330_q\);

-- Location: FF_X60_Y46_N13
\HD~2394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2394_q\);

-- Location: LCCOMB_X60_Y46_N14
\HD~4929\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4929_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2394_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2330_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2330_q\,
	datad => \HD~2394_q\,
	combout => \HD~4929_combout\);

-- Location: LCCOMB_X61_Y46_N24
\HD~4930\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4930_combout\ = (\Add2~2_combout\ & ((\HD~4929_combout\ & ((\HD~2522_q\))) # (!\HD~4929_combout\ & (\HD~2458_q\)))) # (!\Add2~2_combout\ & (((\HD~4929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2458_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2522_q\,
	datad => \HD~4929_combout\,
	combout => \HD~4930_combout\);

-- Location: FF_X60_Y44_N29
\HD~2490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2490_q\);

-- Location: FF_X60_Y44_N31
\HD~2362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2362_q\);

-- Location: LCCOMB_X60_Y44_N30
\HD~4936\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4936_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2490_q\)) # (!\Add2~2_combout\ & ((\HD~2362_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2490_q\,
	datac => \HD~2362_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4936_combout\);

-- Location: FF_X57_Y43_N13
\HD~2554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2554_q\);

-- Location: FF_X60_Y39_N17
\HD~2426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2426_q\);

-- Location: LCCOMB_X57_Y43_N12
\HD~4937\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4937_combout\ = (\Add2~0_combout\ & ((\HD~4936_combout\ & (\HD~2554_q\)) # (!\HD~4936_combout\ & ((\HD~2426_q\))))) # (!\Add2~0_combout\ & (\HD~4936_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4936_combout\,
	datac => \HD~2554_q\,
	datad => \HD~2426_q\,
	combout => \HD~4937_combout\);

-- Location: LCCOMB_X57_Y43_N14
\HD~4938\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4938_combout\ = (\HD~4935_combout\ & (((\HD~4937_combout\) # (!\Add2~4_combout\)))) # (!\HD~4935_combout\ & (\HD~4930_combout\ & (\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4935_combout\,
	datab => \HD~4930_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~4937_combout\,
	combout => \HD~4938_combout\);

-- Location: LCCOMB_X61_Y43_N30
\HD~4939\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4939_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~4928_combout\)) # (!\Add2~6_combout\ & ((\HD~4938_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~4928_combout\,
	datad => \HD~4938_combout\,
	combout => \HD~4939_combout\);

-- Location: FF_X67_Y41_N29
\HD~3098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3098_q\);

-- Location: FF_X67_Y41_N11
\HD~3130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3130_q\);

-- Location: LCCOMB_X67_Y41_N28
\HD~4918\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4918_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3130_q\))) # (!\sector[0]~input_o\ & (\HD~3098_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3227_combout\,
	datac => \HD~3098_q\,
	datad => \HD~3130_q\,
	combout => \HD~4918_combout\);

-- Location: FF_X57_Y42_N13
\HD~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~186_q\);

-- Location: FF_X58_Y42_N23
\HD~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~58_q\);

-- Location: LCCOMB_X58_Y42_N22
\HD~4880\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4880_combout\ = (\Add2~2_combout\ & ((\HD~186_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~58_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~186_q\,
	datab => \Add2~2_combout\,
	datac => \HD~58_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4880_combout\);

-- Location: FF_X57_Y42_N7
\HD~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~250_q\);

-- Location: LCCOMB_X58_Y42_N28
\HD~122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~122feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~122feeder_combout\);

-- Location: FF_X58_Y42_N29
\HD~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~122feeder_combout\,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~122_q\);

-- Location: LCCOMB_X57_Y42_N6
\HD~4881\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4881_combout\ = (\Add2~0_combout\ & ((\HD~4880_combout\ & (\HD~250_q\)) # (!\HD~4880_combout\ & ((\HD~122_q\))))) # (!\Add2~0_combout\ & (\HD~4880_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4880_combout\,
	datac => \HD~250_q\,
	datad => \HD~122_q\,
	combout => \HD~4881_combout\);

-- Location: FF_X54_Y40_N5
\HD~1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1146_q\);

-- Location: FF_X54_Y40_N31
\HD~1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1082_q\);

-- Location: LCCOMB_X54_Y40_N30
\HD~4878\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4878_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~1146_q\)) # (!\Add2~0_combout\ & ((\HD~1082_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1146_q\,
	datab => \Add2~2_combout\,
	datac => \HD~1082_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4878_combout\);

-- Location: FF_X62_Y42_N19
\HD~1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1274_q\);

-- Location: FF_X62_Y42_N25
\HD~1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1210_q\);

-- Location: LCCOMB_X62_Y42_N18
\HD~4879\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4879_combout\ = (\HD~4878_combout\ & (((\HD~1274_q\)) # (!\Add2~2_combout\))) # (!\HD~4878_combout\ & (\Add2~2_combout\ & ((\HD~1210_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4878_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~1274_q\,
	datad => \HD~1210_q\,
	combout => \HD~4879_combout\);

-- Location: LCCOMB_X55_Y42_N4
\HD~4882\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4882_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\) # (\HD~4879_combout\)))) # (!\Add2~8_combout\ & (\HD~4881_combout\ & (!\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4881_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4879_combout\,
	combout => \HD~4882_combout\);

-- Location: FF_X57_Y38_N13
\HD~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~634_q\);

-- Location: FF_X57_Y34_N15
\HD~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~570_q\);

-- Location: LCCOMB_X57_Y34_N12
\HD~698feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~698feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~698feeder_combout\);

-- Location: FF_X57_Y34_N13
\HD~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~698feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~698_q\);

-- Location: LCCOMB_X57_Y34_N14
\HD~4876\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4876_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~698_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~570_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~570_q\,
	datad => \HD~698_q\,
	combout => \HD~4876_combout\);

-- Location: FF_X57_Y38_N15
\HD~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~762_q\);

-- Location: LCCOMB_X57_Y38_N14
\HD~4877\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4877_combout\ = (\HD~4876_combout\ & (((\HD~762_q\) # (!\Add2~0_combout\)))) # (!\HD~4876_combout\ & (\HD~634_q\ & ((\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~634_q\,
	datab => \HD~4876_combout\,
	datac => \HD~762_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4877_combout\);

-- Location: FF_X63_Y40_N3
\HD~1594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1594_q\);

-- Location: FF_X62_Y40_N9
\HD~1658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1658_q\);

-- Location: LCCOMB_X63_Y40_N2
\HD~4883\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4883_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1658_q\))) # (!\Add2~0_combout\ & (\HD~1594_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1594_q\,
	datad => \HD~1658_q\,
	combout => \HD~4883_combout\);

-- Location: FF_X63_Y40_N25
\HD~1722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1722_q\);

-- Location: FF_X62_Y40_N11
\HD~1786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1786_q\);

-- Location: LCCOMB_X62_Y40_N10
\HD~4884\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4884_combout\ = (\HD~4883_combout\ & (((\HD~1786_q\) # (!\Add2~2_combout\)))) # (!\HD~4883_combout\ & (\HD~1722_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4883_combout\,
	datab => \HD~1722_q\,
	datac => \HD~1786_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4884_combout\);

-- Location: LCCOMB_X55_Y43_N24
\HD~4885\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4885_combout\ = (\HD~4882_combout\ & (((\HD~4884_combout\) # (!\Add2~6_combout\)))) # (!\HD~4882_combout\ & (\HD~4877_combout\ & (\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4882_combout\,
	datab => \HD~4877_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4884_combout\,
	combout => \HD~4885_combout\);

-- Location: LCCOMB_X67_Y37_N12
\HD~890feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~890feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~890feeder_combout\);

-- Location: FF_X67_Y37_N13
\HD~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~890feeder_combout\,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~890_q\);

-- Location: FF_X70_Y33_N23
\HD~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~826_q\);

-- Location: LCCOMB_X70_Y33_N22
\HD~4907\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4907_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~890_q\)) # (!\Add2~0_combout\ & ((\HD~826_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~890_q\,
	datac => \HD~826_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4907_combout\);

-- Location: FF_X63_Y42_N27
\HD~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1018_q\);

-- Location: FF_X70_Y33_N21
\HD~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~954_q\);

-- Location: LCCOMB_X63_Y42_N26
\HD~4908\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4908_combout\ = (\HD~4907_combout\ & (((\HD~1018_q\)) # (!\Add2~2_combout\))) # (!\HD~4907_combout\ & (\Add2~2_combout\ & ((\HD~954_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4907_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~1018_q\,
	datad => \HD~954_q\,
	combout => \HD~4908_combout\);

-- Location: FF_X65_Y35_N9
\HD~1850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1850_q\);

-- Location: FF_X65_Y35_N7
\HD~1978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1978_q\);

-- Location: LCCOMB_X65_Y35_N8
\HD~4914\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4914_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~1978_q\))) # (!\Add2~2_combout\ & (\HD~1850_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~1850_q\,
	datad => \HD~1978_q\,
	combout => \HD~4914_combout\);

-- Location: FF_X63_Y42_N5
\HD~2042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2042_q\);

-- Location: FF_X72_Y39_N19
\HD~1914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1914_q\);

-- Location: LCCOMB_X63_Y42_N4
\HD~4915\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4915_combout\ = (\HD~4914_combout\ & (((\HD~2042_q\)) # (!\Add2~0_combout\))) # (!\HD~4914_combout\ & (\Add2~0_combout\ & ((\HD~1914_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4914_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2042_q\,
	datad => \HD~1914_q\,
	combout => \HD~4915_combout\);

-- Location: LCCOMB_X68_Y41_N16
\HD~1402feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1402feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~1402feeder_combout\);

-- Location: FF_X68_Y41_N17
\HD~1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1402feeder_combout\,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1402_q\);

-- Location: FF_X62_Y41_N25
\HD~1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1530_q\);

-- Location: FF_X63_Y35_N7
\HD~1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1338_q\);

-- Location: LCCOMB_X57_Y36_N30
\HD~1466feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1466feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~1466feeder_combout\);

-- Location: FF_X57_Y36_N31
\HD~1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1466feeder_combout\,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1466_q\);

-- Location: LCCOMB_X63_Y35_N6
\HD~4909\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4909_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1466_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1338_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1338_q\,
	datad => \HD~1466_q\,
	combout => \HD~4909_combout\);

-- Location: LCCOMB_X62_Y41_N24
\HD~4910\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4910_combout\ = (\Add2~0_combout\ & ((\HD~4909_combout\ & ((\HD~1530_q\))) # (!\HD~4909_combout\ & (\HD~1402_q\)))) # (!\Add2~0_combout\ & (((\HD~4909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1402_q\,
	datab => \Add2~0_combout\,
	datac => \HD~1530_q\,
	datad => \HD~4909_combout\,
	combout => \HD~4910_combout\);

-- Location: LCCOMB_X62_Y35_N2
\HD~442feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~442feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~442feeder_combout\);

-- Location: FF_X62_Y35_N3
\HD~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~442feeder_combout\,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~442_q\);

-- Location: FF_X62_Y41_N3
\HD~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~506_q\);

-- Location: FF_X67_Y40_N21
\HD~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~378_q\);

-- Location: FF_X61_Y33_N9
\HD~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~314_q\);

-- Location: LCCOMB_X61_Y33_N8
\HD~4911\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4911_combout\ = (\Add2~0_combout\ & ((\HD~378_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~314_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~378_q\,
	datab => \Add2~0_combout\,
	datac => \HD~314_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4911_combout\);

-- Location: LCCOMB_X62_Y41_N2
\HD~4912\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4912_combout\ = (\Add2~2_combout\ & ((\HD~4911_combout\ & ((\HD~506_q\))) # (!\HD~4911_combout\ & (\HD~442_q\)))) # (!\Add2~2_combout\ & (((\HD~4911_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~442_q\,
	datab => \Add2~2_combout\,
	datac => \HD~506_q\,
	datad => \HD~4911_combout\,
	combout => \HD~4912_combout\);

-- Location: LCCOMB_X62_Y45_N18
\HD~4913\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4913_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~4910_combout\)) # (!\Add2~8_combout\ & ((\HD~4912_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4910_combout\,
	datac => \HD~4912_combout\,
	datad => \Add2~8_combout\,
	combout => \HD~4913_combout\);

-- Location: LCCOMB_X62_Y45_N4
\HD~4916\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4916_combout\ = (\Add2~6_combout\ & ((\HD~4913_combout\ & ((\HD~4915_combout\))) # (!\HD~4913_combout\ & (\HD~4908_combout\)))) # (!\Add2~6_combout\ & (((\HD~4913_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4908_combout\,
	datac => \HD~4915_combout\,
	datad => \HD~4913_combout\,
	combout => \HD~4916_combout\);

-- Location: FF_X67_Y39_N5
\HD~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~346_q\);

-- Location: LCCOMB_X68_Y37_N2
\HD~1370feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1370feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~1370feeder_combout\);

-- Location: FF_X68_Y37_N3
\HD~1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1370feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1370_q\);

-- Location: LCCOMB_X67_Y39_N4
\HD~4886\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4886_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1370_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~346_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~346_q\,
	datad => \HD~1370_q\,
	combout => \HD~4886_combout\);

-- Location: FF_X65_Y39_N23
\HD~1882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1882_q\);

-- Location: FF_X65_Y37_N13
\HD~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~858_q\);

-- Location: LCCOMB_X65_Y39_N22
\HD~4887\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4887_combout\ = (\Add2~6_combout\ & ((\HD~4886_combout\ & (\HD~1882_q\)) # (!\HD~4886_combout\ & ((\HD~858_q\))))) # (!\Add2~6_combout\ & (\HD~4886_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4886_combout\,
	datac => \HD~1882_q\,
	datad => \HD~858_q\,
	combout => \HD~4887_combout\);

-- Location: LCCOMB_X53_Y39_N6
\HD~986feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~986feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~986feeder_combout\);

-- Location: FF_X53_Y39_N7
\HD~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~986feeder_combout\,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~986_q\);

-- Location: FF_X55_Y37_N11
\HD~2010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2010_q\);

-- Location: FF_X55_Y37_N17
\HD~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~474_q\);

-- Location: LCCOMB_X54_Y37_N8
\HD~1498feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1498feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~1498feeder_combout\);

-- Location: FF_X54_Y37_N9
\HD~1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1498feeder_combout\,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1498_q\);

-- Location: LCCOMB_X55_Y37_N16
\HD~4893\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4893_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1498_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~474_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~474_q\,
	datad => \HD~1498_q\,
	combout => \HD~4893_combout\);

-- Location: LCCOMB_X55_Y37_N10
\HD~4894\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4894_combout\ = (\Add2~6_combout\ & ((\HD~4893_combout\ & ((\HD~2010_q\))) # (!\HD~4893_combout\ & (\HD~986_q\)))) # (!\Add2~6_combout\ & (((\HD~4893_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~986_q\,
	datab => \Add2~6_combout\,
	datac => \HD~2010_q\,
	datad => \HD~4893_combout\,
	combout => \HD~4894_combout\);

-- Location: FF_X59_Y35_N1
\HD~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~410_q\);

-- Location: FF_X55_Y35_N13
\HD~1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1434_q\);

-- Location: LCCOMB_X59_Y35_N0
\HD~4888\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4888_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1434_q\))) # (!\Add2~8_combout\ & (\HD~410_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~410_q\,
	datad => \HD~1434_q\,
	combout => \HD~4888_combout\);

-- Location: LCCOMB_X53_Y39_N20
\HD~922feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~922feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~922feeder_combout\);

-- Location: FF_X53_Y39_N21
\HD~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~922feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~922_q\);

-- Location: FF_X60_Y39_N15
\HD~1946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1946_q\);

-- Location: LCCOMB_X60_Y39_N14
\HD~4889\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4889_combout\ = (\HD~4888_combout\ & (((\HD~1946_q\) # (!\Add2~6_combout\)))) # (!\HD~4888_combout\ & (\HD~922_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4888_combout\,
	datab => \HD~922_q\,
	datac => \HD~1946_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4889_combout\);

-- Location: FF_X54_Y35_N31
\HD~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~794_q\);

-- Location: FF_X65_Y39_N25
\HD~1818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1818_q\);

-- Location: FF_X63_Y35_N13
\HD~1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1306_q\);

-- Location: FF_X62_Y39_N21
\HD~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~282_q\);

-- Location: LCCOMB_X62_Y39_N20
\HD~4890\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4890_combout\ = (\Add2~8_combout\ & ((\HD~1306_q\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~282_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~1306_q\,
	datac => \HD~282_q\,
	datad => \Add2~6_combout\,
	combout => \HD~4890_combout\);

-- Location: LCCOMB_X65_Y39_N24
\HD~4891\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4891_combout\ = (\Add2~6_combout\ & ((\HD~4890_combout\ & ((\HD~1818_q\))) # (!\HD~4890_combout\ & (\HD~794_q\)))) # (!\Add2~6_combout\ & (((\HD~4890_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~794_q\,
	datac => \HD~1818_q\,
	datad => \HD~4890_combout\,
	combout => \HD~4891_combout\);

-- Location: LCCOMB_X65_Y39_N18
\HD~4892\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4892_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~4889_combout\)) # (!\Add2~2_combout\ & ((\HD~4891_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4889_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4891_combout\,
	combout => \HD~4892_combout\);

-- Location: LCCOMB_X66_Y41_N8
\HD~4895\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4895_combout\ = (\Add2~0_combout\ & ((\HD~4892_combout\ & ((\HD~4894_combout\))) # (!\HD~4892_combout\ & (\HD~4887_combout\)))) # (!\Add2~0_combout\ & (((\HD~4892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~4887_combout\,
	datac => \HD~4894_combout\,
	datad => \HD~4892_combout\,
	combout => \HD~4895_combout\);

-- Location: FF_X67_Y39_N23
\HD~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~90_q\);

-- Location: FF_X56_Y36_N7
\HD~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~218_q\);

-- Location: FF_X56_Y36_N29
\HD~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~154_q\);

-- Location: FF_X56_Y39_N27
\HD~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~26_q\);

-- Location: LCCOMB_X56_Y39_N26
\HD~4900\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4900_combout\ = (\Add2~2_combout\ & ((\HD~154_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~26_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~154_q\,
	datab => \Add2~2_combout\,
	datac => \HD~26_q\,
	datad => \Add2~0_combout\,
	combout => \HD~4900_combout\);

-- Location: LCCOMB_X56_Y36_N6
\HD~4901\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4901_combout\ = (\Add2~0_combout\ & ((\HD~4900_combout\ & ((\HD~218_q\))) # (!\HD~4900_combout\ & (\HD~90_q\)))) # (!\Add2~0_combout\ & (((\HD~4900_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~90_q\,
	datab => \Add2~0_combout\,
	datac => \HD~218_q\,
	datad => \HD~4900_combout\,
	combout => \HD~4901_combout\);

-- Location: FF_X53_Y36_N3
\HD~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1050_q\);

-- Location: FF_X53_Y36_N25
\HD~1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1114_q\);

-- Location: LCCOMB_X53_Y36_N2
\HD~4898\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4898_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1114_q\))) # (!\Add2~0_combout\ & (\HD~1050_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1050_q\,
	datad => \HD~1114_q\,
	combout => \HD~4898_combout\);

-- Location: FF_X54_Y36_N11
\HD~1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1242_q\);

-- Location: FF_X54_Y35_N1
\HD~1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1178_q\);

-- Location: LCCOMB_X54_Y36_N10
\HD~4899\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4899_combout\ = (\HD~4898_combout\ & (((\HD~1242_q\)) # (!\Add2~2_combout\))) # (!\HD~4898_combout\ & (\Add2~2_combout\ & ((\HD~1178_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4898_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~1242_q\,
	datad => \HD~1178_q\,
	combout => \HD~4899_combout\);

-- Location: LCCOMB_X55_Y38_N24
\HD~4902\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4902_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\) # (\HD~4899_combout\)))) # (!\Add2~8_combout\ & (\HD~4901_combout\ & (!\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4901_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4899_combout\,
	combout => \HD~4902_combout\);

-- Location: LCCOMB_X60_Y34_N6
\HD~1690feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1690feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD~1690feeder_combout\);

-- Location: FF_X60_Y34_N7
\HD~1690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1690feeder_combout\,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1690_q\);

-- Location: FF_X59_Y41_N3
\HD~1754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1754_q\);

-- Location: FF_X60_Y41_N5
\HD~1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1562_q\);

-- Location: FF_X59_Y41_N25
\HD~1626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1626_q\);

-- Location: LCCOMB_X60_Y41_N4
\HD~4903\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4903_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1626_q\))) # (!\Add2~0_combout\ & (\HD~1562_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1562_q\,
	datad => \HD~1626_q\,
	combout => \HD~4903_combout\);

-- Location: LCCOMB_X59_Y41_N2
\HD~4904\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4904_combout\ = (\Add2~2_combout\ & ((\HD~4903_combout\ & ((\HD~1754_q\))) # (!\HD~4903_combout\ & (\HD~1690_q\)))) # (!\Add2~2_combout\ & (((\HD~4903_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1690_q\,
	datab => \Add2~2_combout\,
	datac => \HD~1754_q\,
	datad => \HD~4903_combout\,
	combout => \HD~4904_combout\);

-- Location: FF_X66_Y37_N25
\HD~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~602_q\);

-- Location: FF_X58_Y34_N23
\HD~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~730_q\);

-- Location: FF_X62_Y36_N15
\HD~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~666_q\);

-- Location: FF_X62_Y36_N25
\HD~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~538_q\);

-- Location: LCCOMB_X62_Y36_N24
\HD~4896\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4896_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~666_q\)) # (!\Add2~2_combout\ & ((\HD~538_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~666_q\,
	datac => \HD~538_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4896_combout\);

-- Location: LCCOMB_X58_Y34_N22
\HD~4897\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4897_combout\ = (\Add2~0_combout\ & ((\HD~4896_combout\ & ((\HD~730_q\))) # (!\HD~4896_combout\ & (\HD~602_q\)))) # (!\Add2~0_combout\ & (((\HD~4896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~602_q\,
	datab => \Add2~0_combout\,
	datac => \HD~730_q\,
	datad => \HD~4896_combout\,
	combout => \HD~4897_combout\);

-- Location: LCCOMB_X55_Y38_N2
\HD~4905\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4905_combout\ = (\Add2~6_combout\ & ((\HD~4902_combout\ & (\HD~4904_combout\)) # (!\HD~4902_combout\ & ((\HD~4897_combout\))))) # (!\Add2~6_combout\ & (\HD~4902_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4902_combout\,
	datac => \HD~4904_combout\,
	datad => \HD~4897_combout\,
	combout => \HD~4905_combout\);

-- Location: LCCOMB_X62_Y45_N16
\HD~4906\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4906_combout\ = (\Add2~4_combout\ & ((\HD~4895_combout\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~4905_combout\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4895_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~4905_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~4906_combout\);

-- Location: LCCOMB_X62_Y45_N14
\HD~4917\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4917_combout\ = (\sector[0]~input_o\ & ((\HD~4906_combout\ & ((\HD~4916_combout\))) # (!\HD~4906_combout\ & (\HD~4885_combout\)))) # (!\sector[0]~input_o\ & (((\HD~4906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4885_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~4916_combout\,
	datad => \HD~4906_combout\,
	combout => \HD~4917_combout\);

-- Location: LCCOMB_X63_Y42_N14
\HD~4940\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4940_combout\ = (\Add2~10_combout\ & ((\HD~4939_combout\) # ((\HD~4918_combout\)))) # (!\Add2~10_combout\ & (((\HD~4917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \HD~4939_combout\,
	datac => \HD~4918_combout\,
	datad => \HD~4917_combout\,
	combout => \HD~4940_combout\);

-- Location: IOIBUF_X38_Y73_N1
\data_write[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(27),
	o => \data_write[27]~input_o\);

-- Location: FF_X55_Y37_N13
\HD~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~475_q\);

-- Location: FF_X56_Y40_N17
\HD~1499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1499_q\);

-- Location: LCCOMB_X55_Y37_N12
\HD~4972\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4972_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1499_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~475_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~475_q\,
	datad => \HD~1499_q\,
	combout => \HD~4972_combout\);

-- Location: FF_X55_Y37_N7
\HD~2011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2011_q\);

-- Location: LCCOMB_X56_Y37_N22
\HD~987feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~987feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~987feeder_combout\);

-- Location: FF_X56_Y37_N23
\HD~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~987feeder_combout\,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~987_q\);

-- Location: LCCOMB_X55_Y37_N6
\HD~4973\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4973_combout\ = (\HD~4972_combout\ & (((\HD~2011_q\)) # (!\Add2~6_combout\))) # (!\HD~4972_combout\ & (\Add2~6_combout\ & ((\HD~987_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4972_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~2011_q\,
	datad => \HD~987_q\,
	combout => \HD~4973_combout\);

-- Location: FF_X65_Y38_N7
\HD~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~763_q\);

-- Location: FF_X63_Y38_N13
\HD~1787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1787_q\);

-- Location: FF_X58_Y40_N21
\HD~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~251_q\);

-- Location: FF_X55_Y40_N19
\HD~1275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1275_q\);

-- Location: LCCOMB_X58_Y40_N20
\HD~4974\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4974_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~1275_q\))) # (!\Add2~8_combout\ & (\HD~251_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~251_q\,
	datad => \HD~1275_q\,
	combout => \HD~4974_combout\);

-- Location: LCCOMB_X63_Y38_N12
\HD~4975\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4975_combout\ = (\Add2~6_combout\ & ((\HD~4974_combout\ & ((\HD~1787_q\))) # (!\HD~4974_combout\ & (\HD~763_q\)))) # (!\Add2~6_combout\ & (((\HD~4974_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~763_q\,
	datab => \Add2~6_combout\,
	datac => \HD~1787_q\,
	datad => \HD~4974_combout\,
	combout => \HD~4975_combout\);

-- Location: FF_X49_Y40_N1
\HD~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~731_q\);

-- Location: FF_X56_Y40_N27
\HD~1755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1755_q\);

-- Location: FF_X56_Y36_N1
\HD~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~219_q\);

-- Location: FF_X55_Y36_N3
\HD~1243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1243_q\);

-- Location: LCCOMB_X56_Y36_N0
\HD~4976\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4976_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1243_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~219_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~219_q\,
	datad => \HD~1243_q\,
	combout => \HD~4976_combout\);

-- Location: LCCOMB_X56_Y40_N26
\HD~4977\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4977_combout\ = (\Add2~6_combout\ & ((\HD~4976_combout\ & ((\HD~1755_q\))) # (!\HD~4976_combout\ & (\HD~731_q\)))) # (!\Add2~6_combout\ & (((\HD~4976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~731_q\,
	datac => \HD~1755_q\,
	datad => \HD~4976_combout\,
	combout => \HD~4977_combout\);

-- Location: LCCOMB_X59_Y40_N30
\HD~4978\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4978_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~4975_combout\)) # (!\sector[0]~input_o\ & ((\HD~4977_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~4975_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~4977_combout\,
	combout => \HD~4978_combout\);

-- Location: FF_X67_Y37_N9
\HD~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1019_q\);

-- Location: FF_X63_Y41_N3
\HD~2043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2043_q\);

-- Location: FF_X62_Y41_N31
\HD~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~507_q\);

-- Location: FF_X62_Y41_N5
\HD~1531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1531_q\);

-- Location: LCCOMB_X62_Y41_N30
\HD~4979\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4979_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~1531_q\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & (\HD~507_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~507_q\,
	datad => \HD~1531_q\,
	combout => \HD~4979_combout\);

-- Location: LCCOMB_X63_Y41_N2
\HD~4980\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4980_combout\ = (\Add2~6_combout\ & ((\HD~4979_combout\ & ((\HD~2043_q\))) # (!\HD~4979_combout\ & (\HD~1019_q\)))) # (!\Add2~6_combout\ & (((\HD~4979_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1019_q\,
	datab => \Add2~6_combout\,
	datac => \HD~2043_q\,
	datad => \HD~4979_combout\,
	combout => \HD~4980_combout\);

-- Location: LCCOMB_X63_Y36_N6
\HD~4981\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4981_combout\ = (\HD~4978_combout\ & (((\HD~4980_combout\) # (!\Add2~4_combout\)))) # (!\HD~4978_combout\ & (\HD~4973_combout\ & (\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4973_combout\,
	datab => \HD~4978_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~4980_combout\,
	combout => \HD~4981_combout\);

-- Location: LCCOMB_X63_Y32_N2
\HD~1595feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1595feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~1595feeder_combout\);

-- Location: FF_X63_Y32_N3
\HD~1595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1595feeder_combout\,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1595_q\);

-- Location: FF_X65_Y32_N3
\HD~1851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1851_q\);

-- Location: FF_X63_Y32_N29
\HD~1563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1563_q\);

-- Location: FF_X65_Y32_N17
\HD~1819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1819_q\);

-- Location: LCCOMB_X63_Y32_N28
\HD~4968\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4968_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~1819_q\))) # (!\Add2~4_combout\ & (\HD~1563_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1563_q\,
	datad => \HD~1819_q\,
	combout => \HD~4968_combout\);

-- Location: LCCOMB_X65_Y32_N2
\HD~4969\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4969_combout\ = (\sector[0]~input_o\ & ((\HD~4968_combout\ & ((\HD~1851_q\))) # (!\HD~4968_combout\ & (\HD~1595_q\)))) # (!\sector[0]~input_o\ & (((\HD~4968_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1595_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~1851_q\,
	datad => \HD~4968_combout\,
	combout => \HD~4969_combout\);

-- Location: LCCOMB_X72_Y33_N16
\HD~795feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~795feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~795feeder_combout\);

-- Location: FF_X72_Y33_N17
\HD~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~795feeder_combout\,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~795_q\);

-- Location: FF_X73_Y34_N9
\HD~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~827_q\);

-- Location: FF_X72_Y33_N11
\HD~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~539_q\);

-- Location: LCCOMB_X73_Y34_N30
\HD~571feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~571feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~571feeder_combout\);

-- Location: FF_X73_Y34_N31
\HD~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~571feeder_combout\,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~571_q\);

-- Location: LCCOMB_X72_Y33_N10
\HD~4961\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4961_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~571_q\))) # (!\sector[0]~input_o\ & (\HD~539_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~539_q\,
	datad => \HD~571_q\,
	combout => \HD~4961_combout\);

-- Location: LCCOMB_X73_Y34_N8
\HD~4962\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4962_combout\ = (\Add2~4_combout\ & ((\HD~4961_combout\ & ((\HD~827_q\))) # (!\HD~4961_combout\ & (\HD~795_q\)))) # (!\Add2~4_combout\ & (((\HD~4961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~795_q\,
	datac => \HD~827_q\,
	datad => \HD~4961_combout\,
	combout => \HD~4962_combout\);

-- Location: LCCOMB_X61_Y32_N12
\HD~1083feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1083feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~1083feeder_combout\);

-- Location: FF_X61_Y32_N13
\HD~1083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1083feeder_combout\,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1083_q\);

-- Location: FF_X62_Y32_N3
\HD~1339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1339_q\);

-- Location: FF_X61_Y32_N23
\HD~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1051_q\);

-- Location: LCCOMB_X63_Y35_N8
\HD~1307feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1307feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~1307feeder_combout\);

-- Location: FF_X63_Y35_N9
\HD~1307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1307feeder_combout\,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1307_q\);

-- Location: LCCOMB_X61_Y32_N22
\HD~4963\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4963_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~1307_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~1051_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1051_q\,
	datad => \HD~1307_q\,
	combout => \HD~4963_combout\);

-- Location: LCCOMB_X62_Y32_N2
\HD~4964\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4964_combout\ = (\sector[0]~input_o\ & ((\HD~4963_combout\ & ((\HD~1339_q\))) # (!\HD~4963_combout\ & (\HD~1083_q\)))) # (!\sector[0]~input_o\ & (((\HD~4963_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1083_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~1339_q\,
	datad => \HD~4963_combout\,
	combout => \HD~4964_combout\);

-- Location: FF_X68_Y33_N17
\HD~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~283_q\);

-- Location: FF_X67_Y33_N13
\HD~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~315_q\);

-- Location: FF_X67_Y33_N3
\HD~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~59_q\);

-- Location: FF_X68_Y33_N3
\HD~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~27_q\);

-- Location: LCCOMB_X68_Y33_N2
\HD~4965\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4965_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~59_q\)) # (!\sector[0]~input_o\ & ((\HD~27_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~59_q\,
	datab => \Add2~4_combout\,
	datac => \HD~27_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4965_combout\);

-- Location: LCCOMB_X67_Y33_N12
\HD~4966\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4966_combout\ = (\Add2~4_combout\ & ((\HD~4965_combout\ & ((\HD~315_q\))) # (!\HD~4965_combout\ & (\HD~283_q\)))) # (!\Add2~4_combout\ & (((\HD~4965_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~283_q\,
	datac => \HD~315_q\,
	datad => \HD~4965_combout\,
	combout => \HD~4966_combout\);

-- Location: LCCOMB_X67_Y33_N6
\HD~4967\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4967_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~4964_combout\)) # (!\Add2~8_combout\ & ((\HD~4966_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4964_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4966_combout\,
	combout => \HD~4967_combout\);

-- Location: LCCOMB_X67_Y33_N24
\HD~4970\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4970_combout\ = (\Add2~6_combout\ & ((\HD~4967_combout\ & (\HD~4969_combout\)) # (!\HD~4967_combout\ & ((\HD~4962_combout\))))) # (!\Add2~6_combout\ & (((\HD~4967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4969_combout\,
	datac => \HD~4962_combout\,
	datad => \HD~4967_combout\,
	combout => \HD~4970_combout\);

-- Location: FF_X66_Y37_N27
\HD~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~603_q\);

-- Location: FF_X65_Y38_N5
\HD~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~635_q\);

-- Location: LCCOMB_X66_Y37_N26
\HD~4951\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4951_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~635_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~603_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~603_q\,
	datad => \HD~635_q\,
	combout => \HD~4951_combout\);

-- Location: FF_X67_Y37_N23
\HD~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~891_q\);

-- Location: FF_X65_Y37_N31
\HD~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~859_q\);

-- Location: LCCOMB_X67_Y37_N22
\HD~4952\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4952_combout\ = (\HD~4951_combout\ & (((\HD~891_q\)) # (!\Add2~4_combout\))) # (!\HD~4951_combout\ & (\Add2~4_combout\ & ((\HD~859_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4951_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~891_q\,
	datad => \HD~859_q\,
	combout => \HD~4952_combout\);

-- Location: FF_X70_Y40_N11
\HD~1627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1627_q\);

-- Location: FF_X65_Y36_N23
\HD~1883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1883_q\);

-- Location: LCCOMB_X70_Y40_N10
\HD~4958\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4958_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~1883_q\))) # (!\Add2~4_combout\ & (\HD~1627_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1627_q\,
	datad => \HD~1883_q\,
	combout => \HD~4958_combout\);

-- Location: LCCOMB_X70_Y40_N8
\HD~1659feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1659feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~1659feeder_combout\);

-- Location: FF_X70_Y40_N9
\HD~1659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1659feeder_combout\,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1659_q\);

-- Location: FF_X69_Y40_N13
\HD~1915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1915_q\);

-- Location: LCCOMB_X69_Y40_N12
\HD~4959\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4959_combout\ = (\HD~4958_combout\ & (((\HD~1915_q\) # (!\sector[0]~input_o\)))) # (!\HD~4958_combout\ & (\HD~1659_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4958_combout\,
	datab => \HD~1659_q\,
	datac => \HD~1915_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4959_combout\);

-- Location: FF_X68_Y40_N3
\HD~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~91_q\);

-- Location: FF_X67_Y40_N15
\HD~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~123_q\);

-- Location: LCCOMB_X68_Y40_N2
\HD~4955\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4955_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~123_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~91_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~91_q\,
	datad => \HD~123_q\,
	combout => \HD~4955_combout\);

-- Location: FF_X67_Y40_N25
\HD~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~379_q\);

-- Location: LCCOMB_X68_Y40_N16
\HD~347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~347feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~347feeder_combout\);

-- Location: FF_X68_Y40_N17
\HD~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~347feeder_combout\,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~347_q\);

-- Location: LCCOMB_X67_Y40_N24
\HD~4956\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4956_combout\ = (\HD~4955_combout\ & (((\HD~379_q\)) # (!\Add2~4_combout\))) # (!\HD~4955_combout\ & (\Add2~4_combout\ & ((\HD~347_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4955_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~379_q\,
	datad => \HD~347_q\,
	combout => \HD~4956_combout\);

-- Location: FF_X69_Y41_N19
\HD~1115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1115_q\);

-- Location: LCCOMB_X68_Y41_N2
\HD~1371feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1371feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~1371feeder_combout\);

-- Location: FF_X68_Y41_N3
\HD~1371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1371feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1371_q\);

-- Location: LCCOMB_X69_Y41_N18
\HD~4953\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4953_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~1371_q\))) # (!\Add2~4_combout\ & (\HD~1115_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1115_q\,
	datad => \HD~1371_q\,
	combout => \HD~4953_combout\);

-- Location: FF_X70_Y41_N5
\HD~1403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1403_q\);

-- Location: FF_X69_Y41_N1
\HD~1147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1147_q\);

-- Location: LCCOMB_X70_Y41_N4
\HD~4954\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4954_combout\ = (\sector[0]~input_o\ & ((\HD~4953_combout\ & (\HD~1403_q\)) # (!\HD~4953_combout\ & ((\HD~1147_q\))))) # (!\sector[0]~input_o\ & (\HD~4953_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~4953_combout\,
	datac => \HD~1403_q\,
	datad => \HD~1147_q\,
	combout => \HD~4954_combout\);

-- Location: LCCOMB_X67_Y40_N10
\HD~4957\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4957_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~4954_combout\))) # (!\Add2~8_combout\ & (\HD~4956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4956_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~4954_combout\,
	combout => \HD~4957_combout\);

-- Location: LCCOMB_X67_Y40_N28
\HD~4960\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4960_combout\ = (\Add2~6_combout\ & ((\HD~4957_combout\ & ((\HD~4959_combout\))) # (!\HD~4957_combout\ & (\HD~4952_combout\)))) # (!\Add2~6_combout\ & (((\HD~4957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~4952_combout\,
	datac => \HD~4959_combout\,
	datad => \HD~4957_combout\,
	combout => \HD~4960_combout\);

-- Location: LCCOMB_X63_Y36_N28
\HD~4971\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4971_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~4960_combout\))) # (!\Add2~0_combout\ & (\HD~4970_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~4970_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~4960_combout\,
	combout => \HD~4971_combout\);

-- Location: FF_X60_Y34_N9
\HD~1723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1723_q\);

-- Location: FF_X61_Y34_N29
\HD~1979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1979_q\);

-- Location: FF_X60_Y34_N3
\HD~1691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1691_q\);

-- Location: FF_X60_Y39_N19
\HD~1947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1947_q\);

-- Location: LCCOMB_X60_Y34_N2
\HD~4948\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4948_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~1947_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~1691_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1691_q\,
	datad => \HD~1947_q\,
	combout => \HD~4948_combout\);

-- Location: LCCOMB_X61_Y34_N28
\HD~4949\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4949_combout\ = (\sector[0]~input_o\ & ((\HD~4948_combout\ & ((\HD~1979_q\))) # (!\HD~4948_combout\ & (\HD~1723_q\)))) # (!\sector[0]~input_o\ & (((\HD~4948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1723_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~1979_q\,
	datad => \HD~4948_combout\,
	combout => \HD~4949_combout\);

-- Location: FF_X68_Y34_N5
\HD~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~667_q\);

-- Location: FF_X67_Y34_N13
\HD~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~699_q\);

-- Location: LCCOMB_X68_Y34_N4
\HD~4941\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4941_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~699_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~667_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~667_q\,
	datad => \HD~699_q\,
	combout => \HD~4941_combout\);

-- Location: FF_X67_Y34_N15
\HD~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~955_q\);

-- Location: FF_X68_Y34_N19
\HD~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~923_q\);

-- Location: LCCOMB_X67_Y34_N14
\HD~4942\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4942_combout\ = (\HD~4941_combout\ & (((\HD~955_q\)) # (!\Add2~4_combout\))) # (!\HD~4941_combout\ & (\Add2~4_combout\ & ((\HD~923_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4941_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~955_q\,
	datad => \HD~923_q\,
	combout => \HD~4942_combout\);

-- Location: LCCOMB_X56_Y34_N12
\HD~1211feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1211feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~1211feeder_combout\);

-- Location: FF_X56_Y34_N13
\HD~1211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1211feeder_combout\,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1211_q\);

-- Location: FF_X57_Y36_N17
\HD~1467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1467_q\);

-- Location: LCCOMB_X55_Y35_N30
\HD~1435feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1435feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~1435feeder_combout\);

-- Location: FF_X55_Y35_N31
\HD~1435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1435feeder_combout\,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1435_q\);

-- Location: FF_X56_Y34_N15
\HD~1179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1179_q\);

-- Location: LCCOMB_X56_Y34_N14
\HD~4943\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4943_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~1435_q\)) # (!\Add2~4_combout\ & ((\HD~1179_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1435_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~1179_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4943_combout\);

-- Location: LCCOMB_X57_Y36_N16
\HD~4944\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4944_combout\ = (\sector[0]~input_o\ & ((\HD~4943_combout\ & ((\HD~1467_q\))) # (!\HD~4943_combout\ & (\HD~1211_q\)))) # (!\sector[0]~input_o\ & (((\HD~4943_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1211_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~1467_q\,
	datad => \HD~4943_combout\,
	combout => \HD~4944_combout\);

-- Location: LCCOMB_X59_Y40_N26
\HD~411feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~411feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~411feeder_combout\);

-- Location: FF_X59_Y40_N27
\HD~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~411feeder_combout\,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~411_q\);

-- Location: FF_X58_Y36_N1
\HD~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~443_q\);

-- Location: FF_X59_Y40_N21
\HD~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~155_q\);

-- Location: FF_X58_Y40_N11
\HD~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~187_q\);

-- Location: LCCOMB_X59_Y40_N20
\HD~4945\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4945_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~187_q\))) # (!\sector[0]~input_o\ & (\HD~155_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~155_q\,
	datad => \HD~187_q\,
	combout => \HD~4945_combout\);

-- Location: LCCOMB_X58_Y36_N0
\HD~4946\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4946_combout\ = (\Add2~4_combout\ & ((\HD~4945_combout\ & ((\HD~443_q\))) # (!\HD~4945_combout\ & (\HD~411_q\)))) # (!\Add2~4_combout\ & (((\HD~4945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~411_q\,
	datac => \HD~443_q\,
	datad => \HD~4945_combout\,
	combout => \HD~4946_combout\);

-- Location: LCCOMB_X57_Y36_N2
\HD~4947\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4947_combout\ = (\Add2~8_combout\ & ((\HD~4944_combout\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((\HD~4946_combout\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~4944_combout\,
	datac => \HD~4946_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~4947_combout\);

-- Location: LCCOMB_X63_Y36_N10
\HD~4950\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4950_combout\ = (\Add2~6_combout\ & ((\HD~4947_combout\ & (\HD~4949_combout\)) # (!\HD~4947_combout\ & ((\HD~4942_combout\))))) # (!\Add2~6_combout\ & (((\HD~4947_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4949_combout\,
	datab => \HD~4942_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~4947_combout\,
	combout => \HD~4950_combout\);

-- Location: LCCOMB_X63_Y36_N0
\HD~4982\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4982_combout\ = (\HD~4971_combout\ & ((\HD~4981_combout\) # ((!\Add2~2_combout\)))) # (!\HD~4971_combout\ & (((\Add2~2_combout\ & \HD~4950_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4981_combout\,
	datab => \HD~4971_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~4950_combout\,
	combout => \HD~4982_combout\);

-- Location: FF_X61_Y31_N21
\HD~3131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3131_q\);

-- Location: FF_X61_Y31_N31
\HD~3099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3099_q\);

-- Location: LCCOMB_X61_Y31_N30
\HD~4983\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4983_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & (\HD~3131_q\)) # (!\sector[0]~input_o\ & ((\HD~3099_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3131_q\,
	datac => \HD~3099_q\,
	datad => \HD~3227_combout\,
	combout => \HD~4983_combout\);

-- Location: FF_X60_Y46_N11
\HD~2331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2331_q\);

-- Location: FF_X61_Y46_N27
\HD~2459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2459_q\);

-- Location: LCCOMB_X60_Y46_N10
\HD~4996\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4996_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2459_q\))) # (!\Add2~2_combout\ & (\HD~2331_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2331_q\,
	datad => \HD~2459_q\,
	combout => \HD~4996_combout\);

-- Location: FF_X61_Y46_N5
\HD~2523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2523_q\);

-- Location: FF_X60_Y46_N17
\HD~2395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2395_q\);

-- Location: LCCOMB_X61_Y46_N4
\HD~4997\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4997_combout\ = (\HD~4996_combout\ & (((\HD~2523_q\)) # (!\Add2~0_combout\))) # (!\HD~4996_combout\ & (\Add2~0_combout\ & ((\HD~2395_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4996_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2523_q\,
	datad => \HD~2395_q\,
	combout => \HD~4997_combout\);

-- Location: FF_X61_Y48_N25
\HD~2203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2203_q\);

-- Location: FF_X61_Y48_N11
\HD~2267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2267_q\);

-- Location: FF_X63_Y50_N9
\HD~2139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2139_q\);

-- Location: FF_X63_Y50_N3
\HD~2075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2075_q\);

-- Location: LCCOMB_X63_Y50_N2
\HD~4998\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4998_combout\ = (\Add2~0_combout\ & ((\HD~2139_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2075_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2139_q\,
	datac => \HD~2075_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4998_combout\);

-- Location: LCCOMB_X61_Y48_N10
\HD~4999\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4999_combout\ = (\Add2~2_combout\ & ((\HD~4998_combout\ & ((\HD~2267_q\))) # (!\HD~4998_combout\ & (\HD~2203_q\)))) # (!\Add2~2_combout\ & (((\HD~4998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2203_q\,
	datac => \HD~2267_q\,
	datad => \HD~4998_combout\,
	combout => \HD~4999_combout\);

-- Location: LCCOMB_X59_Y46_N20
\HD~5000\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5000_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~4997_combout\)) # (!\Add2~4_combout\ & ((\HD~4999_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4997_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~4999_combout\,
	combout => \HD~5000_combout\);

-- Location: FF_X63_Y46_N19
\HD~2107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2107_q\);

-- Location: FF_X61_Y49_N7
\HD~2171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2171_q\);

-- Location: LCCOMB_X63_Y46_N18
\HD~4994\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4994_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2171_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2107_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2107_q\,
	datad => \HD~2171_q\,
	combout => \HD~4994_combout\);

-- Location: LCCOMB_X60_Y45_N28
\HD~2235feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2235feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~2235feeder_combout\);

-- Location: FF_X60_Y45_N29
\HD~2235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2235feeder_combout\,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2235_q\);

-- Location: FF_X57_Y43_N25
\HD~2299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2299_q\);

-- Location: LCCOMB_X57_Y43_N24
\HD~4995\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4995_combout\ = (\HD~4994_combout\ & (((\HD~2299_q\) # (!\Add2~2_combout\)))) # (!\HD~4994_combout\ & (\HD~2235_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4994_combout\,
	datab => \HD~2235_q\,
	datac => \HD~2299_q\,
	datad => \Add2~2_combout\,
	combout => \HD~4995_combout\);

-- Location: FF_X60_Y44_N1
\HD~2491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2491_q\);

-- Location: FF_X61_Y44_N13
\HD~2555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2555_q\);

-- Location: FF_X60_Y44_N3
\HD~2363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2363_q\);

-- Location: FF_X60_Y39_N21
\HD~2427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2427_q\);

-- Location: LCCOMB_X60_Y44_N2
\HD~5001\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5001_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2427_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2363_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2363_q\,
	datad => \HD~2427_q\,
	combout => \HD~5001_combout\);

-- Location: LCCOMB_X61_Y44_N12
\HD~5002\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5002_combout\ = (\Add2~2_combout\ & ((\HD~5001_combout\ & ((\HD~2555_q\))) # (!\HD~5001_combout\ & (\HD~2491_q\)))) # (!\Add2~2_combout\ & (((\HD~5001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2491_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2555_q\,
	datad => \HD~5001_combout\,
	combout => \HD~5002_combout\);

-- Location: LCCOMB_X57_Y43_N26
\HD~5003\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5003_combout\ = (\sector[0]~input_o\ & ((\HD~5000_combout\ & ((\HD~5002_combout\))) # (!\HD~5000_combout\ & (\HD~4995_combout\)))) # (!\sector[0]~input_o\ & (\HD~5000_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5000_combout\,
	datac => \HD~4995_combout\,
	datad => \HD~5002_combout\,
	combout => \HD~5003_combout\);

-- Location: FF_X66_Y46_N9
\HD~2619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2619_q\);

-- Location: FF_X66_Y46_N3
\HD~2587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2587_q\);

-- Location: LCCOMB_X66_Y46_N2
\HD~4988\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4988_combout\ = (\sector[0]~input_o\ & ((\HD~2619_q\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((\HD~2587_q\ & !\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~2619_q\,
	datac => \HD~2587_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4988_combout\);

-- Location: LCCOMB_X65_Y46_N4
\HD~2843feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2843feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~2843feeder_combout\);

-- Location: FF_X65_Y46_N5
\HD~2843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2843feeder_combout\,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2843_q\);

-- Location: FF_X65_Y46_N31
\HD~2875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2875_q\);

-- Location: LCCOMB_X65_Y46_N30
\HD~4989\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4989_combout\ = (\HD~4988_combout\ & (((\HD~2875_q\) # (!\Add2~4_combout\)))) # (!\HD~4988_combout\ & (\HD~2843_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4988_combout\,
	datab => \HD~2843_q\,
	datac => \HD~2875_q\,
	datad => \Add2~4_combout\,
	combout => \HD~4989_combout\);

-- Location: FF_X67_Y43_N27
\HD~2715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2715_q\);

-- Location: FF_X67_Y43_N17
\HD~2971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2971_q\);

-- Location: LCCOMB_X67_Y43_N26
\HD~4986\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4986_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~2971_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~2715_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2715_q\,
	datad => \HD~2971_q\,
	combout => \HD~4986_combout\);

-- Location: FF_X66_Y43_N17
\HD~3003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3003_q\);

-- Location: FF_X66_Y43_N7
\HD~2747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2747_q\);

-- Location: LCCOMB_X66_Y43_N16
\HD~4987\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4987_combout\ = (\HD~4986_combout\ & (((\HD~3003_q\)) # (!\sector[0]~input_o\))) # (!\HD~4986_combout\ & (\sector[0]~input_o\ & ((\HD~2747_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4986_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3003_q\,
	datad => \HD~2747_q\,
	combout => \HD~4987_combout\);

-- Location: LCCOMB_X66_Y45_N22
\HD~4990\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4990_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~4987_combout\))) # (!\Add2~2_combout\ & (\HD~4989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~4989_combout\,
	datad => \HD~4987_combout\,
	combout => \HD~4990_combout\);

-- Location: FF_X73_Y45_N31
\HD~3035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3035_q\);

-- Location: FF_X73_Y45_N9
\HD~2779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2779_q\);

-- Location: LCCOMB_X73_Y45_N8
\HD~4991\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4991_combout\ = (\Add2~4_combout\ & ((\HD~3035_q\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~2779_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3035_q\,
	datab => \Add2~4_combout\,
	datac => \HD~2779_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~4991_combout\);

-- Location: FF_X66_Y45_N27
\HD~3067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3067_q\);

-- Location: FF_X66_Y45_N25
\HD~2811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2811_q\);

-- Location: LCCOMB_X66_Y45_N26
\HD~4992\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4992_combout\ = (\HD~4991_combout\ & (((\HD~3067_q\)) # (!\sector[0]~input_o\))) # (!\HD~4991_combout\ & (\sector[0]~input_o\ & ((\HD~2811_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4991_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3067_q\,
	datad => \HD~2811_q\,
	combout => \HD~4992_combout\);

-- Location: LCCOMB_X67_Y44_N20
\HD~2907feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2907feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD~2907feeder_combout\);

-- Location: FF_X67_Y44_N21
\HD~2907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2907feeder_combout\,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2907_q\);

-- Location: FF_X67_Y44_N7
\HD~2939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2939_q\);

-- Location: FF_X68_Y44_N3
\HD~2651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2651_q\);

-- Location: FF_X68_Y44_N25
\HD~2683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2683_q\);

-- Location: LCCOMB_X68_Y44_N2
\HD~4984\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4984_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2683_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2651_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2651_q\,
	datad => \HD~2683_q\,
	combout => \HD~4984_combout\);

-- Location: LCCOMB_X67_Y44_N6
\HD~4985\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4985_combout\ = (\Add2~4_combout\ & ((\HD~4984_combout\ & ((\HD~2939_q\))) # (!\HD~4984_combout\ & (\HD~2907_q\)))) # (!\Add2~4_combout\ & (((\HD~4984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~2907_q\,
	datac => \HD~2939_q\,
	datad => \HD~4984_combout\,
	combout => \HD~4985_combout\);

-- Location: LCCOMB_X59_Y38_N22
\HD~4993\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4993_combout\ = (\HD~4990_combout\ & ((\HD~4992_combout\) # ((!\Add2~0_combout\)))) # (!\HD~4990_combout\ & (((\HD~4985_combout\ & \Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4990_combout\,
	datab => \HD~4992_combout\,
	datac => \HD~4985_combout\,
	datad => \Add2~0_combout\,
	combout => \HD~4993_combout\);

-- Location: LCCOMB_X62_Y36_N26
\HD~5004\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5004_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~4993_combout\))) # (!\Add2~6_combout\ & (\HD~5003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~5003_combout\,
	datac => \HD~4993_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5004_combout\);

-- Location: LCCOMB_X61_Y31_N0
\HD~5005\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5005_combout\ = (\Add2~10_combout\ & (((\HD~4983_combout\) # (\HD~5004_combout\)))) # (!\Add2~10_combout\ & (\HD~4982_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~4982_combout\,
	datab => \Add2~10_combout\,
	datac => \HD~4983_combout\,
	datad => \HD~5004_combout\,
	combout => \HD~5005_combout\);

-- Location: IOIBUF_X38_Y73_N15
\data_write[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(28),
	o => \data_write[28]~input_o\);

-- Location: FF_X61_Y34_N23
\HD~1852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1852_q\);

-- Location: FF_X62_Y33_N7
\HD~1340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1340_q\);

-- Location: LCCOMB_X62_Y33_N28
\HD~1468feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1468feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD~1468feeder_combout\);

-- Location: FF_X62_Y33_N29
\HD~1468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1468feeder_combout\,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1468_q\);

-- Location: LCCOMB_X62_Y33_N6
\HD~5037\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5037_combout\ = (\Add2~6_combout\ & (\Add2~2_combout\)) # (!\Add2~6_combout\ & ((\Add2~2_combout\ & ((\HD~1468_q\))) # (!\Add2~2_combout\ & (\HD~1340_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~1340_q\,
	datad => \HD~1468_q\,
	combout => \HD~5037_combout\);

-- Location: FF_X61_Y34_N9
\HD~1980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1980_q\);

-- Location: LCCOMB_X61_Y34_N8
\HD~5038\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5038_combout\ = (\HD~5037_combout\ & (((\HD~1980_q\) # (!\Add2~6_combout\)))) # (!\HD~5037_combout\ & (\HD~1852_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1852_q\,
	datab => \HD~5037_combout\,
	datac => \HD~1980_q\,
	datad => \Add2~6_combout\,
	combout => \HD~5038_combout\);

-- Location: FF_X69_Y40_N31
\HD~1916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1916_q\);

-- Location: FF_X70_Y41_N25
\HD~2044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2044_q\);

-- Location: FF_X70_Y41_N7
\HD~1404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1404_q\);

-- Location: LCCOMB_X62_Y41_N26
\HD~1532feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1532feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD~1532feeder_combout\);

-- Location: FF_X62_Y41_N27
\HD~1532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1532feeder_combout\,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1532_q\);

-- Location: LCCOMB_X70_Y41_N6
\HD~5044\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5044_combout\ = (\Add2~6_combout\ & (\Add2~2_combout\)) # (!\Add2~6_combout\ & ((\Add2~2_combout\ & ((\HD~1532_q\))) # (!\Add2~2_combout\ & (\HD~1404_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~1404_q\,
	datad => \HD~1532_q\,
	combout => \HD~5044_combout\);

-- Location: LCCOMB_X70_Y41_N24
\HD~5045\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5045_combout\ = (\Add2~6_combout\ & ((\HD~5044_combout\ & ((\HD~2044_q\))) # (!\HD~5044_combout\ & (\HD~1916_q\)))) # (!\Add2~6_combout\ & (((\HD~5044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~1916_q\,
	datac => \HD~2044_q\,
	datad => \HD~5044_combout\,
	combout => \HD~5045_combout\);

-- Location: FF_X66_Y38_N1
\HD~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~892_q\);

-- Location: FF_X58_Y38_N11
\HD~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1020_q\);

-- Location: FF_X67_Y40_N23
\HD~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~380_q\);

-- Location: LCCOMB_X62_Y41_N16
\HD~508feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~508feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD~508feeder_combout\);

-- Location: FF_X62_Y41_N17
\HD~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~508feeder_combout\,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~508_q\);

-- Location: LCCOMB_X67_Y40_N22
\HD~5039\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5039_combout\ = (\Add2~6_combout\ & (\Add2~2_combout\)) # (!\Add2~6_combout\ & ((\Add2~2_combout\ & ((\HD~508_q\))) # (!\Add2~2_combout\ & (\HD~380_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~380_q\,
	datad => \HD~508_q\,
	combout => \HD~5039_combout\);

-- Location: LCCOMB_X58_Y38_N10
\HD~5040\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5040_combout\ = (\Add2~6_combout\ & ((\HD~5039_combout\ & ((\HD~1020_q\))) # (!\HD~5039_combout\ & (\HD~892_q\)))) # (!\Add2~6_combout\ & (((\HD~5039_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~892_q\,
	datac => \HD~1020_q\,
	datad => \HD~5039_combout\,
	combout => \HD~5040_combout\);

-- Location: FF_X73_Y34_N11
\HD~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~828_q\);

-- Location: FF_X62_Y34_N29
\HD~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~956_q\);

-- Location: FF_X61_Y33_N3
\HD~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~316_q\);

-- Location: LCCOMB_X58_Y36_N26
\HD~444feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~444feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD~444feeder_combout\);

-- Location: FF_X58_Y36_N27
\HD~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~444feeder_combout\,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~444_q\);

-- Location: LCCOMB_X61_Y33_N2
\HD~5041\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5041_combout\ = (\Add2~2_combout\ & ((\Add2~6_combout\) # ((\HD~444_q\)))) # (!\Add2~2_combout\ & (!\Add2~6_combout\ & (\HD~316_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~316_q\,
	datad => \HD~444_q\,
	combout => \HD~5041_combout\);

-- Location: LCCOMB_X62_Y34_N28
\HD~5042\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5042_combout\ = (\Add2~6_combout\ & ((\HD~5041_combout\ & ((\HD~956_q\))) # (!\HD~5041_combout\ & (\HD~828_q\)))) # (!\Add2~6_combout\ & (((\HD~5041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~828_q\,
	datac => \HD~956_q\,
	datad => \HD~5041_combout\,
	combout => \HD~5042_combout\);

-- Location: LCCOMB_X62_Y34_N6
\HD~5043\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5043_combout\ = (\Add2~0_combout\ & ((\HD~5040_combout\) # ((\Add2~8_combout\)))) # (!\Add2~0_combout\ & (((\HD~5042_combout\ & !\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5040_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~5042_combout\,
	datad => \Add2~8_combout\,
	combout => \HD~5043_combout\);

-- Location: LCCOMB_X62_Y34_N8
\HD~5046\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5046_combout\ = (\Add2~8_combout\ & ((\HD~5043_combout\ & ((\HD~5045_combout\))) # (!\HD~5043_combout\ & (\HD~5038_combout\)))) # (!\Add2~8_combout\ & (((\HD~5043_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5038_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~5045_combout\,
	datad => \HD~5043_combout\,
	combout => \HD~5046_combout\);

-- Location: FF_X66_Y38_N15
\HD~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~636_q\);

-- Location: FF_X57_Y34_N3
\HD~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~572_q\);

-- Location: LCCOMB_X57_Y34_N2
\HD~5016\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5016_combout\ = (\Add2~0_combout\ & ((\HD~636_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~572_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~636_q\,
	datac => \HD~572_q\,
	datad => \Add2~2_combout\,
	combout => \HD~5016_combout\);

-- Location: FF_X57_Y38_N1
\HD~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~764_q\);

-- Location: FF_X57_Y34_N17
\HD~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~700_q\);

-- Location: LCCOMB_X57_Y38_N0
\HD~5017\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5017_combout\ = (\HD~5016_combout\ & (((\HD~764_q\)) # (!\Add2~2_combout\))) # (!\HD~5016_combout\ & (\Add2~2_combout\ & ((\HD~700_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5016_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~764_q\,
	datad => \HD~700_q\,
	combout => \HD~5017_combout\);

-- Location: FF_X63_Y40_N31
\HD~1596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1596_q\);

-- Location: FF_X63_Y40_N29
\HD~1724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1724_q\);

-- Location: LCCOMB_X63_Y40_N30
\HD~5023\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5023_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1724_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1596_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1596_q\,
	datad => \HD~1724_q\,
	combout => \HD~5023_combout\);

-- Location: FF_X62_Y40_N5
\HD~1660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1660_q\);

-- Location: FF_X62_Y40_N31
\HD~1788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1788_q\);

-- Location: LCCOMB_X62_Y40_N30
\HD~5024\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5024_combout\ = (\HD~5023_combout\ & (((\HD~1788_q\) # (!\Add2~0_combout\)))) # (!\HD~5023_combout\ & (\HD~1660_q\ & ((\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5023_combout\,
	datab => \HD~1660_q\,
	datac => \HD~1788_q\,
	datad => \Add2~0_combout\,
	combout => \HD~5024_combout\);

-- Location: FF_X57_Y42_N1
\HD~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~188_q\);

-- Location: FF_X57_Y42_N27
\HD~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~252_q\);

-- Location: FF_X58_Y42_N27
\HD~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~60_q\);

-- Location: FF_X58_Y42_N25
\HD~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~124_q\);

-- Location: LCCOMB_X58_Y42_N26
\HD~5020\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5020_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~124_q\))) # (!\Add2~0_combout\ & (\HD~60_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~60_q\,
	datad => \HD~124_q\,
	combout => \HD~5020_combout\);

-- Location: LCCOMB_X57_Y42_N26
\HD~5021\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5021_combout\ = (\Add2~2_combout\ & ((\HD~5020_combout\ & ((\HD~252_q\))) # (!\HD~5020_combout\ & (\HD~188_q\)))) # (!\Add2~2_combout\ & (((\HD~5020_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~188_q\,
	datac => \HD~252_q\,
	datad => \HD~5020_combout\,
	combout => \HD~5021_combout\);

-- Location: FF_X55_Y40_N5
\HD~1212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1212_q\);

-- Location: FF_X54_Y40_N3
\HD~1084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1084_q\);

-- Location: LCCOMB_X54_Y40_N2
\HD~5018\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5018_combout\ = (\Add2~2_combout\ & ((\HD~1212_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~1084_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1212_q\,
	datab => \Add2~2_combout\,
	datac => \HD~1084_q\,
	datad => \Add2~0_combout\,
	combout => \HD~5018_combout\);

-- Location: FF_X55_Y40_N15
\HD~1276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1276_q\);

-- Location: FF_X54_Y40_N9
\HD~1148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1148_q\);

-- Location: LCCOMB_X55_Y40_N14
\HD~5019\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5019_combout\ = (\HD~5018_combout\ & (((\HD~1276_q\)) # (!\Add2~0_combout\))) # (!\HD~5018_combout\ & (\Add2~0_combout\ & ((\HD~1148_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5018_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1276_q\,
	datad => \HD~1148_q\,
	combout => \HD~5019_combout\);

-- Location: LCCOMB_X60_Y40_N10
\HD~5022\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5022_combout\ = (\Add2~8_combout\ & (((\Add2~6_combout\) # (\HD~5019_combout\)))) # (!\Add2~8_combout\ & (\HD~5021_combout\ & (!\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~5021_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~5019_combout\,
	combout => \HD~5022_combout\);

-- Location: LCCOMB_X60_Y40_N20
\HD~5025\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5025_combout\ = (\Add2~6_combout\ & ((\HD~5022_combout\ & ((\HD~5024_combout\))) # (!\HD~5022_combout\ & (\HD~5017_combout\)))) # (!\Add2~6_combout\ & (((\HD~5022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5017_combout\,
	datab => \HD~5024_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~5022_combout\,
	combout => \HD~5025_combout\);

-- Location: FF_X66_Y36_N27
\HD~1180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1180_q\);

-- Location: FF_X66_Y36_N29
\HD~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1052_q\);

-- Location: LCCOMB_X66_Y36_N28
\HD~5028\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5028_combout\ = (\Add2~2_combout\ & ((\HD~1180_q\) # ((\Add2~0_combout\)))) # (!\Add2~2_combout\ & (((\HD~1052_q\ & !\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1180_q\,
	datab => \Add2~2_combout\,
	datac => \HD~1052_q\,
	datad => \Add2~0_combout\,
	combout => \HD~5028_combout\);

-- Location: FF_X54_Y36_N23
\HD~1244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1244_q\);

-- Location: FF_X54_Y36_N21
\HD~1116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1116_q\);

-- Location: LCCOMB_X54_Y36_N22
\HD~5029\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5029_combout\ = (\Add2~0_combout\ & ((\HD~5028_combout\ & (\HD~1244_q\)) # (!\HD~5028_combout\ & ((\HD~1116_q\))))) # (!\Add2~0_combout\ & (\HD~5028_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~5028_combout\,
	datac => \HD~1244_q\,
	datad => \HD~1116_q\,
	combout => \HD~5029_combout\);

-- Location: FF_X72_Y36_N7
\HD~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~28_q\);

-- Location: LCCOMB_X72_Y36_N28
\HD~92feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~92feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD~92feeder_combout\);

-- Location: FF_X72_Y36_N29
\HD~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~92feeder_combout\,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~92_q\);

-- Location: LCCOMB_X72_Y36_N6
\HD~5030\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5030_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~92_q\))) # (!\Add2~0_combout\ & (\HD~28_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~28_q\,
	datad => \HD~92_q\,
	combout => \HD~5030_combout\);

-- Location: FF_X56_Y36_N5
\HD~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~220_q\);

-- Location: FF_X56_Y36_N11
\HD~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~156_q\);

-- Location: LCCOMB_X56_Y36_N4
\HD~5031\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5031_combout\ = (\HD~5030_combout\ & (((\HD~220_q\)) # (!\Add2~2_combout\))) # (!\HD~5030_combout\ & (\Add2~2_combout\ & ((\HD~156_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5030_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~220_q\,
	datad => \HD~156_q\,
	combout => \HD~5031_combout\);

-- Location: LCCOMB_X55_Y38_N6
\HD~5032\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5032_combout\ = (\Add2~8_combout\ & ((\HD~5029_combout\) # ((\Add2~6_combout\)))) # (!\Add2~8_combout\ & (((!\Add2~6_combout\ & \HD~5031_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~5029_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~5031_combout\,
	combout => \HD~5032_combout\);

-- Location: FF_X70_Y34_N5
\HD~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~540_q\);

-- Location: FF_X70_Y34_N19
\HD~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~604_q\);

-- Location: LCCOMB_X70_Y34_N4
\HD~5026\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5026_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~604_q\))) # (!\Add2~0_combout\ & (\HD~540_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~540_q\,
	datad => \HD~604_q\,
	combout => \HD~5026_combout\);

-- Location: FF_X58_Y34_N11
\HD~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~732_q\);

-- Location: LCCOMB_X58_Y34_N16
\HD~668feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~668feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD~668feeder_combout\);

-- Location: FF_X58_Y34_N17
\HD~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~668feeder_combout\,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~668_q\);

-- Location: LCCOMB_X58_Y34_N10
\HD~5027\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5027_combout\ = (\HD~5026_combout\ & (((\HD~732_q\)) # (!\Add2~2_combout\))) # (!\HD~5026_combout\ & (\Add2~2_combout\ & ((\HD~668_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5026_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~732_q\,
	datad => \HD~668_q\,
	combout => \HD~5027_combout\);

-- Location: FF_X59_Y41_N29
\HD~1628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1628_q\);

-- Location: FF_X59_Y41_N15
\HD~1756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1756_q\);

-- Location: FF_X63_Y34_N9
\HD~1564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1564_q\);

-- Location: LCCOMB_X70_Y36_N24
\HD~1692feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1692feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD~1692feeder_combout\);

-- Location: FF_X70_Y36_N25
\HD~1692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1692feeder_combout\,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1692_q\);

-- Location: LCCOMB_X63_Y34_N8
\HD~5033\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5033_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1692_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1564_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1564_q\,
	datad => \HD~1692_q\,
	combout => \HD~5033_combout\);

-- Location: LCCOMB_X59_Y41_N14
\HD~5034\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5034_combout\ = (\Add2~0_combout\ & ((\HD~5033_combout\ & ((\HD~1756_q\))) # (!\HD~5033_combout\ & (\HD~1628_q\)))) # (!\Add2~0_combout\ & (((\HD~5033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~1628_q\,
	datac => \HD~1756_q\,
	datad => \HD~5033_combout\,
	combout => \HD~5034_combout\);

-- Location: LCCOMB_X55_Y38_N8
\HD~5035\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5035_combout\ = (\HD~5032_combout\ & (((\HD~5034_combout\) # (!\Add2~6_combout\)))) # (!\HD~5032_combout\ & (\HD~5027_combout\ & (\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5032_combout\,
	datab => \HD~5027_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~5034_combout\,
	combout => \HD~5035_combout\);

-- Location: LCCOMB_X57_Y43_N20
\HD~5036\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5036_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~5025_combout\)) # (!\sector[0]~input_o\ & ((\HD~5035_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~5025_combout\,
	datac => \HD~5035_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5036_combout\);

-- Location: FF_X66_Y34_N9
\HD~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~284_q\);

-- Location: FF_X61_Y37_N9
\HD~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~348_q\);

-- Location: LCCOMB_X66_Y34_N8
\HD~5010\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5010_combout\ = (\Add2~0_combout\ & ((\Add2~8_combout\) # ((\HD~348_q\)))) # (!\Add2~0_combout\ & (!\Add2~8_combout\ & (\HD~284_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~284_q\,
	datad => \HD~348_q\,
	combout => \HD~5010_combout\);

-- Location: FF_X67_Y35_N31
\HD~1372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1372_q\);

-- Location: FF_X63_Y35_N19
\HD~1308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1308_q\);

-- Location: LCCOMB_X67_Y35_N30
\HD~5011\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5011_combout\ = (\HD~5010_combout\ & (((\HD~1372_q\)) # (!\Add2~8_combout\))) # (!\HD~5010_combout\ & (\Add2~8_combout\ & ((\HD~1308_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5010_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1372_q\,
	datad => \HD~1308_q\,
	combout => \HD~5011_combout\);

-- Location: FF_X54_Y37_N27
\HD~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~412_q\);

-- Location: FF_X61_Y37_N23
\HD~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~476_q\);

-- Location: LCCOMB_X54_Y37_N26
\HD~5008\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5008_combout\ = (\Add2~0_combout\ & ((\Add2~8_combout\) # ((\HD~476_q\)))) # (!\Add2~0_combout\ & (!\Add2~8_combout\ & (\HD~412_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~412_q\,
	datad => \HD~476_q\,
	combout => \HD~5008_combout\);

-- Location: FF_X54_Y37_N5
\HD~1500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1500_q\);

-- Location: FF_X55_Y38_N21
\HD~1436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1436_q\);

-- Location: LCCOMB_X54_Y37_N4
\HD~5009\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5009_combout\ = (\HD~5008_combout\ & (((\HD~1500_q\)) # (!\Add2~8_combout\))) # (!\HD~5008_combout\ & (\Add2~8_combout\ & ((\HD~1436_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5008_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~1500_q\,
	datad => \HD~1436_q\,
	combout => \HD~5009_combout\);

-- Location: LCCOMB_X59_Y37_N4
\HD~5012\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5012_combout\ = (\Add2~2_combout\ & (((\HD~5009_combout\) # (\Add2~6_combout\)))) # (!\Add2~2_combout\ & (\HD~5011_combout\ & ((!\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5011_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~5009_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5012_combout\);

-- Location: FF_X65_Y37_N11
\HD~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~796_q\);

-- Location: FF_X65_Y37_N17
\HD~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~860_q\);

-- Location: LCCOMB_X65_Y37_N10
\HD~5006\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5006_combout\ = (\Add2~0_combout\ & ((\Add2~8_combout\) # ((\HD~860_q\)))) # (!\Add2~0_combout\ & (!\Add2~8_combout\ & (\HD~796_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~796_q\,
	datad => \HD~860_q\,
	combout => \HD~5006_combout\);

-- Location: FF_X65_Y36_N17
\HD~1820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1820_q\);

-- Location: FF_X65_Y36_N19
\HD~1884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1884_q\);

-- Location: LCCOMB_X65_Y36_N18
\HD~5007\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5007_combout\ = (\HD~5006_combout\ & (((\HD~1884_q\) # (!\Add2~8_combout\)))) # (!\HD~5006_combout\ & (\HD~1820_q\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5006_combout\,
	datab => \HD~1820_q\,
	datac => \HD~1884_q\,
	datad => \Add2~8_combout\,
	combout => \HD~5007_combout\);

-- Location: FF_X53_Y39_N3
\HD~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~924_q\);

-- Location: FF_X53_Y39_N25
\HD~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~988_q\);

-- Location: LCCOMB_X53_Y39_N2
\HD~5013\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5013_combout\ = (\Add2~0_combout\ & ((\Add2~8_combout\) # ((\HD~988_q\)))) # (!\Add2~0_combout\ & (!\Add2~8_combout\ & (\HD~924_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~924_q\,
	datad => \HD~988_q\,
	combout => \HD~5013_combout\);

-- Location: FF_X57_Y39_N7
\HD~2012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2012_q\);

-- Location: FF_X57_Y39_N21
\HD~1948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1948_q\);

-- Location: LCCOMB_X57_Y39_N6
\HD~5014\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5014_combout\ = (\HD~5013_combout\ & (((\HD~2012_q\)) # (!\Add2~8_combout\))) # (!\HD~5013_combout\ & (\Add2~8_combout\ & ((\HD~1948_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5013_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~2012_q\,
	datad => \HD~1948_q\,
	combout => \HD~5014_combout\);

-- Location: LCCOMB_X58_Y38_N0
\HD~5015\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5015_combout\ = (\HD~5012_combout\ & (((\HD~5014_combout\) # (!\Add2~6_combout\)))) # (!\HD~5012_combout\ & (\HD~5007_combout\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5012_combout\,
	datab => \HD~5007_combout\,
	datac => \HD~5014_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5015_combout\);

-- Location: LCCOMB_X57_Y43_N6
\HD~5047\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5047_combout\ = (\HD~5036_combout\ & ((\HD~5046_combout\) # ((!\Add2~4_combout\)))) # (!\HD~5036_combout\ & (((\Add2~4_combout\ & \HD~5015_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5046_combout\,
	datab => \HD~5036_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~5015_combout\,
	combout => \HD~5047_combout\);

-- Location: FF_X68_Y43_N9
\HD~2684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2684_q\);

-- Location: FF_X68_Y43_N27
\HD~2940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2940_q\);

-- Location: FF_X72_Y43_N7
\HD~2652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2652_q\);

-- Location: FF_X72_Y43_N29
\HD~2908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2908_q\);

-- Location: LCCOMB_X72_Y43_N6
\HD~5049\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5049_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~2908_q\))) # (!\Add2~4_combout\ & (\HD~2652_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2652_q\,
	datad => \HD~2908_q\,
	combout => \HD~5049_combout\);

-- Location: LCCOMB_X68_Y43_N26
\HD~5050\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5050_combout\ = (\sector[0]~input_o\ & ((\HD~5049_combout\ & ((\HD~2940_q\))) # (!\HD~5049_combout\ & (\HD~2684_q\)))) # (!\sector[0]~input_o\ & (((\HD~5049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~2684_q\,
	datac => \HD~2940_q\,
	datad => \HD~5049_combout\,
	combout => \HD~5050_combout\);

-- Location: LCCOMB_X69_Y43_N22
\HD~2972feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2972feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD~2972feeder_combout\);

-- Location: FF_X69_Y43_N23
\HD~2972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2972feeder_combout\,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2972_q\);

-- Location: FF_X66_Y43_N27
\HD~3004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3004_q\);

-- Location: FF_X74_Y47_N27
\HD~2716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2716_q\);

-- Location: LCCOMB_X74_Y47_N0
\HD~2748feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2748feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD~2748feeder_combout\);

-- Location: FF_X74_Y47_N1
\HD~2748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2748feeder_combout\,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2748_q\);

-- Location: LCCOMB_X74_Y47_N26
\HD~5051\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5051_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~2748_q\))) # (!\sector[0]~input_o\ & (\HD~2716_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2716_q\,
	datad => \HD~2748_q\,
	combout => \HD~5051_combout\);

-- Location: LCCOMB_X66_Y43_N26
\HD~5052\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5052_combout\ = (\Add2~4_combout\ & ((\HD~5051_combout\ & ((\HD~3004_q\))) # (!\HD~5051_combout\ & (\HD~2972_q\)))) # (!\Add2~4_combout\ & (((\HD~5051_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~2972_q\,
	datac => \HD~3004_q\,
	datad => \HD~5051_combout\,
	combout => \HD~5052_combout\);

-- Location: FF_X73_Y43_N29
\HD~2588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2588_q\);

-- Location: FF_X73_Y43_N11
\HD~2844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2844_q\);

-- Location: LCCOMB_X73_Y43_N28
\HD~5053\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5053_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~2844_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~2588_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2588_q\,
	datad => \HD~2844_q\,
	combout => \HD~5053_combout\);

-- Location: FF_X66_Y49_N27
\HD~2876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2876_q\);

-- Location: FF_X66_Y49_N25
\HD~2620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2620_q\);

-- Location: LCCOMB_X66_Y49_N26
\HD~5054\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5054_combout\ = (\HD~5053_combout\ & (((\HD~2876_q\)) # (!\sector[0]~input_o\))) # (!\HD~5053_combout\ & (\sector[0]~input_o\ & ((\HD~2620_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5053_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2876_q\,
	datad => \HD~2620_q\,
	combout => \HD~5054_combout\);

-- Location: LCCOMB_X63_Y40_N0
\HD~5055\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5055_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~5052_combout\)) # (!\Add2~2_combout\ & ((\HD~5054_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5052_combout\,
	datab => \Add2~0_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~5054_combout\,
	combout => \HD~5055_combout\);

-- Location: FF_X73_Y47_N19
\HD~2812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2812_q\);

-- Location: FF_X73_Y47_N29
\HD~2780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2780_q\);

-- Location: LCCOMB_X73_Y47_N28
\HD~5056\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5056_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~2812_q\)) # (!\sector[0]~input_o\ & ((\HD~2780_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~2812_q\,
	datac => \HD~2780_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~5056_combout\);

-- Location: FF_X69_Y46_N27
\HD~3068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3068_q\);

-- Location: FF_X69_Y46_N17
\HD~3036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3036_q\);

-- Location: LCCOMB_X69_Y46_N26
\HD~5057\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5057_combout\ = (\HD~5056_combout\ & (((\HD~3068_q\)) # (!\Add2~4_combout\))) # (!\HD~5056_combout\ & (\Add2~4_combout\ & ((\HD~3036_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5056_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3068_q\,
	datad => \HD~3036_q\,
	combout => \HD~5057_combout\);

-- Location: LCCOMB_X68_Y42_N30
\HD~5058\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5058_combout\ = (\Add2~0_combout\ & ((\HD~5055_combout\ & ((\HD~5057_combout\))) # (!\HD~5055_combout\ & (\HD~5050_combout\)))) # (!\Add2~0_combout\ & (((\HD~5055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~5050_combout\,
	datac => \HD~5055_combout\,
	datad => \HD~5057_combout\,
	combout => \HD~5058_combout\);

-- Location: FF_X60_Y44_N5
\HD~2492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2492_q\);

-- Location: FF_X60_Y44_N15
\HD~2364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2364_q\);

-- Location: LCCOMB_X60_Y44_N14
\HD~5066\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5066_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2492_q\)) # (!\Add2~2_combout\ & ((\HD~2364_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2492_q\,
	datac => \HD~2364_q\,
	datad => \Add2~2_combout\,
	combout => \HD~5066_combout\);

-- Location: FF_X59_Y44_N7
\HD~2556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2556_q\);

-- Location: FF_X59_Y44_N21
\HD~2428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2428_q\);

-- Location: LCCOMB_X59_Y44_N6
\HD~5067\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5067_combout\ = (\Add2~0_combout\ & ((\HD~5066_combout\ & (\HD~2556_q\)) # (!\HD~5066_combout\ & ((\HD~2428_q\))))) # (!\Add2~0_combout\ & (\HD~5066_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~5066_combout\,
	datac => \HD~2556_q\,
	datad => \HD~2428_q\,
	combout => \HD~5067_combout\);

-- Location: FF_X66_Y47_N27
\HD~2460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2460_q\);

-- Location: FF_X61_Y46_N31
\HD~2524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2524_q\);

-- Location: FF_X60_Y46_N31
\HD~2332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2332_q\);

-- Location: FF_X60_Y46_N29
\HD~2396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2396_q\);

-- Location: LCCOMB_X60_Y46_N30
\HD~5059\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5059_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2396_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2332_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2332_q\,
	datad => \HD~2396_q\,
	combout => \HD~5059_combout\);

-- Location: LCCOMB_X61_Y46_N30
\HD~5060\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5060_combout\ = (\Add2~2_combout\ & ((\HD~5059_combout\ & ((\HD~2524_q\))) # (!\HD~5059_combout\ & (\HD~2460_q\)))) # (!\Add2~2_combout\ & (((\HD~5059_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2460_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2524_q\,
	datad => \HD~5059_combout\,
	combout => \HD~5060_combout\);

-- Location: FF_X62_Y47_N5
\HD~2236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2236_q\);

-- Location: FF_X62_Y47_N23
\HD~2108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2108_q\);

-- Location: LCCOMB_X62_Y47_N22
\HD~5061\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5061_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2236_q\)) # (!\Add2~2_combout\ & ((\HD~2108_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2236_q\,
	datac => \HD~2108_q\,
	datad => \Add2~2_combout\,
	combout => \HD~5061_combout\);

-- Location: FF_X62_Y49_N31
\HD~2300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2300_q\);

-- Location: FF_X62_Y49_N21
\HD~2172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2172_q\);

-- Location: LCCOMB_X62_Y49_N30
\HD~5062\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5062_combout\ = (\Add2~0_combout\ & ((\HD~5061_combout\ & (\HD~2300_q\)) # (!\HD~5061_combout\ & ((\HD~2172_q\))))) # (!\Add2~0_combout\ & (\HD~5061_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~5061_combout\,
	datac => \HD~2300_q\,
	datad => \HD~2172_q\,
	combout => \HD~5062_combout\);

-- Location: FF_X63_Y48_N5
\HD~2204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2204_q\);

-- Location: FF_X63_Y48_N31
\HD~2268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2268_q\);

-- Location: FF_X63_Y50_N7
\HD~2076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2076_q\);

-- Location: FF_X63_Y50_N29
\HD~2140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2140_q\);

-- Location: LCCOMB_X63_Y50_N6
\HD~5063\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5063_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2140_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2076_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2076_q\,
	datad => \HD~2140_q\,
	combout => \HD~5063_combout\);

-- Location: LCCOMB_X63_Y48_N30
\HD~5064\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5064_combout\ = (\Add2~2_combout\ & ((\HD~5063_combout\ & ((\HD~2268_q\))) # (!\HD~5063_combout\ & (\HD~2204_q\)))) # (!\Add2~2_combout\ & (((\HD~5063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2204_q\,
	datac => \HD~2268_q\,
	datad => \HD~5063_combout\,
	combout => \HD~5064_combout\);

-- Location: LCCOMB_X61_Y45_N10
\HD~5065\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5065_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~5062_combout\)) # (!\sector[0]~input_o\ & ((\HD~5064_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~5062_combout\,
	datad => \HD~5064_combout\,
	combout => \HD~5065_combout\);

-- Location: LCCOMB_X61_Y45_N12
\HD~5068\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5068_combout\ = (\Add2~4_combout\ & ((\HD~5065_combout\ & (\HD~5067_combout\)) # (!\HD~5065_combout\ & ((\HD~5060_combout\))))) # (!\Add2~4_combout\ & (((\HD~5065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~5067_combout\,
	datac => \HD~5060_combout\,
	datad => \HD~5065_combout\,
	combout => \HD~5068_combout\);

-- Location: LCCOMB_X61_Y45_N30
\HD~5069\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5069_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~5058_combout\)) # (!\Add2~6_combout\ & ((\HD~5068_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5058_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~5068_combout\,
	combout => \HD~5069_combout\);

-- Location: FF_X70_Y42_N15
\HD~3100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3100_q\);

-- Location: LCCOMB_X70_Y42_N20
\HD~3132feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3132feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD~3132feeder_combout\);

-- Location: FF_X70_Y42_N21
\HD~3132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~3132feeder_combout\,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3132_q\);

-- Location: LCCOMB_X70_Y42_N14
\HD~5048\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5048_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3132_q\))) # (!\sector[0]~input_o\ & (\HD~3100_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3227_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3100_q\,
	datad => \HD~3132_q\,
	combout => \HD~5048_combout\);

-- Location: LCCOMB_X61_Y45_N0
\HD~5070\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5070_combout\ = (\Add2~10_combout\ & (((\HD~5069_combout\) # (\HD~5048_combout\)))) # (!\Add2~10_combout\ & (\HD~5047_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \HD~5047_combout\,
	datac => \HD~5069_combout\,
	datad => \HD~5048_combout\,
	combout => \HD~5070_combout\);

-- Location: IOIBUF_X49_Y0_N15
\data_write[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(29),
	o => \data_write[29]~input_o\);

-- Location: FF_X73_Y45_N21
\HD~2781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2781_q\);

-- Location: LCCOMB_X73_Y45_N2
\HD~3037feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3037feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD~3037feeder_combout\);

-- Location: FF_X73_Y45_N3
\HD~3037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~3037feeder_combout\,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3037_q\);

-- Location: LCCOMB_X73_Y45_N20
\HD~5121\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5121_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3037_q\))) # (!\Add2~4_combout\ & (\HD~2781_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2781_q\,
	datad => \HD~3037_q\,
	combout => \HD~5121_combout\);

-- Location: FF_X66_Y45_N31
\HD~3069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3069_q\);

-- Location: FF_X66_Y45_N29
\HD~2813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2813_q\);

-- Location: LCCOMB_X66_Y45_N30
\HD~5122\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5122_combout\ = (\HD~5121_combout\ & (((\HD~3069_q\)) # (!\sector[0]~input_o\))) # (!\HD~5121_combout\ & (\sector[0]~input_o\ & ((\HD~2813_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5121_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~3069_q\,
	datad => \HD~2813_q\,
	combout => \HD~5122_combout\);

-- Location: FF_X66_Y46_N7
\HD~2589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2589_q\);

-- Location: FF_X66_Y46_N13
\HD~2621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2621_q\);

-- Location: LCCOMB_X66_Y46_N6
\HD~5118\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5118_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2621_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2589_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2589_q\,
	datad => \HD~2621_q\,
	combout => \HD~5118_combout\);

-- Location: FF_X65_Y46_N1
\HD~2845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2845_q\);

-- Location: FF_X65_Y46_N3
\HD~2877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2877_q\);

-- Location: LCCOMB_X65_Y46_N2
\HD~5119\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5119_combout\ = (\HD~5118_combout\ & (((\HD~2877_q\) # (!\Add2~4_combout\)))) # (!\HD~5118_combout\ & (\HD~2845_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5118_combout\,
	datab => \HD~2845_q\,
	datac => \HD~2877_q\,
	datad => \Add2~4_combout\,
	combout => \HD~5119_combout\);

-- Location: FF_X66_Y43_N13
\HD~2749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2749_q\);

-- Location: FF_X66_Y43_N31
\HD~3005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3005_q\);

-- Location: FF_X67_Y43_N23
\HD~2717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2717_q\);

-- Location: FF_X67_Y43_N13
\HD~2973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2973_q\);

-- Location: LCCOMB_X67_Y43_N22
\HD~5116\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5116_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~2973_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~2717_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2717_q\,
	datad => \HD~2973_q\,
	combout => \HD~5116_combout\);

-- Location: LCCOMB_X66_Y43_N30
\HD~5117\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5117_combout\ = (\sector[0]~input_o\ & ((\HD~5116_combout\ & ((\HD~3005_q\))) # (!\HD~5116_combout\ & (\HD~2749_q\)))) # (!\sector[0]~input_o\ & (((\HD~5116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2749_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~3005_q\,
	datad => \HD~5116_combout\,
	combout => \HD~5117_combout\);

-- Location: LCCOMB_X58_Y42_N4
\HD~5120\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5120_combout\ = (\Add2~2_combout\ & (((\HD~5117_combout\) # (\Add2~0_combout\)))) # (!\Add2~2_combout\ & (\HD~5119_combout\ & ((!\Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5119_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~5117_combout\,
	datad => \Add2~0_combout\,
	combout => \HD~5120_combout\);

-- Location: LCCOMB_X67_Y44_N16
\HD~2909feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2909feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD~2909feeder_combout\);

-- Location: FF_X67_Y44_N17
\HD~2909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2909feeder_combout\,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2909_q\);

-- Location: FF_X67_Y44_N19
\HD~2941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2941_q\);

-- Location: FF_X68_Y44_N23
\HD~2653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2653_q\);

-- Location: FF_X68_Y44_N13
\HD~2685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2685_q\);

-- Location: LCCOMB_X68_Y44_N22
\HD~5114\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5114_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2685_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2653_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2653_q\,
	datad => \HD~2685_q\,
	combout => \HD~5114_combout\);

-- Location: LCCOMB_X67_Y44_N18
\HD~5115\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5115_combout\ = (\Add2~4_combout\ & ((\HD~5114_combout\ & ((\HD~2941_q\))) # (!\HD~5114_combout\ & (\HD~2909_q\)))) # (!\Add2~4_combout\ & (((\HD~5114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~2909_q\,
	datac => \HD~2941_q\,
	datad => \HD~5114_combout\,
	combout => \HD~5115_combout\);

-- Location: LCCOMB_X63_Y44_N4
\HD~5123\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5123_combout\ = (\Add2~0_combout\ & ((\HD~5120_combout\ & (\HD~5122_combout\)) # (!\HD~5120_combout\ & ((\HD~5115_combout\))))) # (!\Add2~0_combout\ & (((\HD~5120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5122_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~5120_combout\,
	datad => \HD~5115_combout\,
	combout => \HD~5123_combout\);

-- Location: FF_X60_Y45_N7
\HD~2237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2237_q\);

-- Location: FF_X60_Y45_N9
\HD~2301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2301_q\);

-- Location: FF_X61_Y49_N27
\HD~2109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2109_q\);

-- Location: FF_X61_Y49_N1
\HD~2173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2173_q\);

-- Location: LCCOMB_X61_Y49_N26
\HD~5124\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5124_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2173_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2109_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2109_q\,
	datad => \HD~2173_q\,
	combout => \HD~5124_combout\);

-- Location: LCCOMB_X60_Y45_N8
\HD~5125\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5125_combout\ = (\Add2~2_combout\ & ((\HD~5124_combout\ & ((\HD~2301_q\))) # (!\HD~5124_combout\ & (\HD~2237_q\)))) # (!\Add2~2_combout\ & (((\HD~5124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2237_q\,
	datab => \Add2~2_combout\,
	datac => \HD~2301_q\,
	datad => \HD~5124_combout\,
	combout => \HD~5125_combout\);

-- Location: FF_X60_Y47_N5
\HD~2141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2141_q\);

-- Location: FF_X60_Y47_N15
\HD~2077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2077_q\);

-- Location: LCCOMB_X60_Y47_N14
\HD~5128\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5128_combout\ = (\Add2~0_combout\ & ((\HD~2141_q\) # ((\Add2~2_combout\)))) # (!\Add2~0_combout\ & (((\HD~2077_q\ & !\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2141_q\,
	datac => \HD~2077_q\,
	datad => \Add2~2_combout\,
	combout => \HD~5128_combout\);

-- Location: FF_X61_Y47_N15
\HD~2269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2269_q\);

-- Location: LCCOMB_X61_Y47_N28
\HD~2205feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2205feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD~2205feeder_combout\);

-- Location: FF_X61_Y47_N29
\HD~2205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2205feeder_combout\,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2205_q\);

-- Location: LCCOMB_X61_Y47_N14
\HD~5129\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5129_combout\ = (\HD~5128_combout\ & (((\HD~2269_q\)) # (!\Add2~2_combout\))) # (!\HD~5128_combout\ & (\Add2~2_combout\ & ((\HD~2205_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5128_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2269_q\,
	datad => \HD~2205_q\,
	combout => \HD~5129_combout\);

-- Location: FF_X56_Y48_N27
\HD~2333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2333_q\);

-- Location: FF_X56_Y48_N25
\HD~2461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2461_q\);

-- Location: LCCOMB_X56_Y48_N26
\HD~5126\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5126_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~2461_q\))) # (!\Add2~2_combout\ & (\HD~2333_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2333_q\,
	datad => \HD~2461_q\,
	combout => \HD~5126_combout\);

-- Location: FF_X57_Y48_N31
\HD~2525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2525_q\);

-- Location: FF_X57_Y48_N13
\HD~2397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2397_q\);

-- Location: LCCOMB_X57_Y48_N30
\HD~5127\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5127_combout\ = (\HD~5126_combout\ & (((\HD~2525_q\)) # (!\Add2~0_combout\))) # (!\HD~5126_combout\ & (\Add2~0_combout\ & ((\HD~2397_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5126_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2525_q\,
	datad => \HD~2397_q\,
	combout => \HD~5127_combout\);

-- Location: LCCOMB_X57_Y43_N8
\HD~5130\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5130_combout\ = (\Add2~4_combout\ & (((\HD~5127_combout\) # (\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (\HD~5129_combout\ & ((!\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~5129_combout\,
	datac => \HD~5127_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5130_combout\);

-- Location: FF_X59_Y45_N5
\HD~2429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2429_q\);

-- Location: FF_X59_Y45_N31
\HD~2365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2365_q\);

-- Location: LCCOMB_X59_Y45_N30
\HD~5131\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5131_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~2429_q\)) # (!\Add2~0_combout\ & ((\HD~2365_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2429_q\,
	datac => \HD~2365_q\,
	datad => \Add2~0_combout\,
	combout => \HD~5131_combout\);

-- Location: FF_X57_Y43_N19
\HD~2557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2557_q\);

-- Location: LCCOMB_X58_Y45_N22
\HD~2493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2493feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD~2493feeder_combout\);

-- Location: FF_X58_Y45_N23
\HD~2493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2493feeder_combout\,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2493_q\);

-- Location: LCCOMB_X57_Y43_N18
\HD~5132\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5132_combout\ = (\HD~5131_combout\ & (((\HD~2557_q\)) # (!\Add2~2_combout\))) # (!\HD~5131_combout\ & (\Add2~2_combout\ & ((\HD~2493_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5131_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2557_q\,
	datad => \HD~2493_q\,
	combout => \HD~5132_combout\);

-- Location: LCCOMB_X57_Y43_N28
\HD~5133\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5133_combout\ = (\sector[0]~input_o\ & ((\HD~5130_combout\ & ((\HD~5132_combout\))) # (!\HD~5130_combout\ & (\HD~5125_combout\)))) # (!\sector[0]~input_o\ & (((\HD~5130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5125_combout\,
	datac => \HD~5130_combout\,
	datad => \HD~5132_combout\,
	combout => \HD~5133_combout\);

-- Location: LCCOMB_X57_Y43_N22
\HD~5134\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5134_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~5123_combout\)) # (!\Add2~6_combout\ & ((\HD~5133_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5123_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~5133_combout\,
	combout => \HD~5134_combout\);

-- Location: LCCOMB_X61_Y31_N10
\HD~3133feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3133feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD~3133feeder_combout\);

-- Location: FF_X61_Y31_N11
\HD~3133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~3133feeder_combout\,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3133_q\);

-- Location: FF_X61_Y31_N5
\HD~3101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3101_q\);

-- Location: LCCOMB_X61_Y31_N4
\HD~5113\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5113_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & (\HD~3133_q\)) # (!\sector[0]~input_o\ & ((\HD~3101_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~3133_q\,
	datab => \HD~3227_combout\,
	datac => \HD~3101_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~5113_combout\);

-- Location: FF_X69_Y40_N17
\HD~1885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1885_q\);

-- Location: FF_X69_Y40_N11
\HD~1917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1917_q\);

-- Location: FF_X70_Y40_N7
\HD~1629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1629_q\);

-- Location: FF_X70_Y40_N29
\HD~1661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1661_q\);

-- Location: LCCOMB_X70_Y40_N6
\HD~5078\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5078_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1661_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1629_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1629_q\,
	datad => \HD~1661_q\,
	combout => \HD~5078_combout\);

-- Location: LCCOMB_X69_Y40_N10
\HD~5079\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5079_combout\ = (\Add2~4_combout\ & ((\HD~5078_combout\ & ((\HD~1917_q\))) # (!\HD~5078_combout\ & (\HD~1885_q\)))) # (!\Add2~4_combout\ & (((\HD~5078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~1885_q\,
	datac => \HD~1917_q\,
	datad => \HD~5078_combout\,
	combout => \HD~5079_combout\);

-- Location: FF_X66_Y37_N7
\HD~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~605_q\);

-- Location: FF_X66_Y37_N29
\HD~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~861_q\);

-- Location: LCCOMB_X66_Y37_N6
\HD~5071\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5071_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~861_q\))) # (!\Add2~4_combout\ & (\HD~605_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~605_q\,
	datad => \HD~861_q\,
	combout => \HD~5071_combout\);

-- Location: FF_X66_Y38_N29
\HD~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~893_q\);

-- Location: FF_X66_Y38_N19
\HD~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~637_q\);

-- Location: LCCOMB_X66_Y38_N28
\HD~5072\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5072_combout\ = (\sector[0]~input_o\ & ((\HD~5071_combout\ & (\HD~893_q\)) # (!\HD~5071_combout\ & ((\HD~637_q\))))) # (!\sector[0]~input_o\ & (\HD~5071_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5071_combout\,
	datac => \HD~893_q\,
	datad => \HD~637_q\,
	combout => \HD~5072_combout\);

-- Location: FF_X68_Y40_N21
\HD~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~349_q\);

-- Location: FF_X68_Y40_N7
\HD~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~93_q\);

-- Location: LCCOMB_X68_Y40_N6
\HD~5075\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5075_combout\ = (\Add2~4_combout\ & ((\HD~349_q\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~93_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~349_q\,
	datac => \HD~93_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~5075_combout\);

-- Location: FF_X67_Y40_N3
\HD~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~381_q\);

-- Location: FF_X67_Y40_N1
\HD~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~125_q\);

-- Location: LCCOMB_X67_Y40_N2
\HD~5076\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5076_combout\ = (\HD~5075_combout\ & (((\HD~381_q\)) # (!\sector[0]~input_o\))) # (!\HD~5075_combout\ & (\sector[0]~input_o\ & ((\HD~125_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5075_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~381_q\,
	datad => \HD~125_q\,
	combout => \HD~5076_combout\);

-- Location: FF_X69_Y41_N15
\HD~1117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1117_q\);

-- Location: LCCOMB_X69_Y41_N28
\HD~1149feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1149feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD~1149feeder_combout\);

-- Location: FF_X69_Y41_N29
\HD~1149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1149feeder_combout\,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1149_q\);

-- Location: LCCOMB_X69_Y41_N14
\HD~5073\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5073_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1149_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1117_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1117_q\,
	datad => \HD~1149_q\,
	combout => \HD~5073_combout\);

-- Location: FF_X68_Y41_N23
\HD~1405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1405_q\);

-- Location: LCCOMB_X68_Y41_N20
\HD~1373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1373feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD~1373feeder_combout\);

-- Location: FF_X68_Y41_N21
\HD~1373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1373feeder_combout\,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1373_q\);

-- Location: LCCOMB_X68_Y41_N22
\HD~5074\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5074_combout\ = (\HD~5073_combout\ & (((\HD~1405_q\)) # (!\Add2~4_combout\))) # (!\HD~5073_combout\ & (\Add2~4_combout\ & ((\HD~1373_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5073_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1405_q\,
	datad => \HD~1373_q\,
	combout => \HD~5074_combout\);

-- Location: LCCOMB_X61_Y38_N8
\HD~5077\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5077_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~5074_combout\))) # (!\Add2~8_combout\ & (\HD~5076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~5076_combout\,
	datad => \HD~5074_combout\,
	combout => \HD~5077_combout\);

-- Location: LCCOMB_X61_Y38_N26
\HD~5080\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5080_combout\ = (\HD~5077_combout\ & ((\HD~5079_combout\) # ((!\Add2~6_combout\)))) # (!\HD~5077_combout\ & (((\HD~5072_combout\ & \Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5079_combout\,
	datab => \HD~5072_combout\,
	datac => \HD~5077_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5080_combout\);

-- Location: FF_X57_Y37_N15
\HD~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~477_q\);

-- Location: FF_X57_Y37_N21
\HD~1501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1501_q\);

-- Location: LCCOMB_X57_Y37_N14
\HD~5102\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5102_combout\ = (\sector[0]~input_o\ & (\Add2~8_combout\)) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~1501_q\))) # (!\Add2~8_combout\ & (\HD~477_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~8_combout\,
	datac => \HD~477_q\,
	datad => \HD~1501_q\,
	combout => \HD~5102_combout\);

-- Location: FF_X62_Y41_N7
\HD~1533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1533_q\);

-- Location: FF_X62_Y41_N13
\HD~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~509_q\);

-- Location: LCCOMB_X62_Y41_N6
\HD~5103\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5103_combout\ = (\HD~5102_combout\ & (((\HD~1533_q\)) # (!\sector[0]~input_o\))) # (!\HD~5102_combout\ & (\sector[0]~input_o\ & ((\HD~509_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5102_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1533_q\,
	datad => \HD~509_q\,
	combout => \HD~5103_combout\);

-- Location: FF_X55_Y39_N7
\HD~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~221_q\);

-- Location: FF_X55_Y39_N29
\HD~1245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1245_q\);

-- Location: LCCOMB_X55_Y39_N6
\HD~5106\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5106_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1245_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~221_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~221_q\,
	datad => \HD~1245_q\,
	combout => \HD~5106_combout\);

-- Location: FF_X59_Y38_N27
\HD~1277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1277_q\);

-- Location: FF_X59_Y38_N1
\HD~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~253_q\);

-- Location: LCCOMB_X59_Y38_N26
\HD~5107\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5107_combout\ = (\sector[0]~input_o\ & ((\HD~5106_combout\ & (\HD~1277_q\)) # (!\HD~5106_combout\ & ((\HD~253_q\))))) # (!\sector[0]~input_o\ & (\HD~5106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5106_combout\,
	datac => \HD~1277_q\,
	datad => \HD~253_q\,
	combout => \HD~5107_combout\);

-- Location: FF_X61_Y36_N31
\HD~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~733_q\);

-- Location: FF_X61_Y36_N29
\HD~1757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1757_q\);

-- Location: LCCOMB_X61_Y36_N30
\HD~5104\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5104_combout\ = (\Add2~8_combout\ & ((\sector[0]~input_o\) # ((\HD~1757_q\)))) # (!\Add2~8_combout\ & (!\sector[0]~input_o\ & (\HD~733_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~733_q\,
	datad => \HD~1757_q\,
	combout => \HD~5104_combout\);

-- Location: FF_X62_Y38_N15
\HD~1789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1789_q\);

-- Location: FF_X62_Y38_N13
\HD~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~765_q\);

-- Location: LCCOMB_X62_Y38_N14
\HD~5105\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5105_combout\ = (\sector[0]~input_o\ & ((\HD~5104_combout\ & (\HD~1789_q\)) # (!\HD~5104_combout\ & ((\HD~765_q\))))) # (!\sector[0]~input_o\ & (\HD~5104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5104_combout\,
	datac => \HD~1789_q\,
	datad => \HD~765_q\,
	combout => \HD~5105_combout\);

-- Location: LCCOMB_X61_Y38_N4
\HD~5108\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5108_combout\ = (\Add2~4_combout\ & (((\Add2~6_combout\)))) # (!\Add2~4_combout\ & ((\Add2~6_combout\ & ((\HD~5105_combout\))) # (!\Add2~6_combout\ & (\HD~5107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~5107_combout\,
	datac => \HD~5105_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5108_combout\);

-- Location: FF_X58_Y39_N23
\HD~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~989_q\);

-- Location: FF_X58_Y39_N29
\HD~2013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2013_q\);

-- Location: LCCOMB_X58_Y39_N22
\HD~5109\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5109_combout\ = (\sector[0]~input_o\ & (\Add2~8_combout\)) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~2013_q\))) # (!\Add2~8_combout\ & (\HD~989_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~8_combout\,
	datac => \HD~989_q\,
	datad => \HD~2013_q\,
	combout => \HD~5109_combout\);

-- Location: FF_X63_Y41_N7
\HD~2045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2045_q\);

-- Location: FF_X63_Y41_N13
\HD~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1021_q\);

-- Location: LCCOMB_X63_Y41_N6
\HD~5110\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5110_combout\ = (\HD~5109_combout\ & (((\HD~2045_q\)) # (!\sector[0]~input_o\))) # (!\HD~5109_combout\ & (\sector[0]~input_o\ & ((\HD~1021_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5109_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2045_q\,
	datad => \HD~1021_q\,
	combout => \HD~5110_combout\);

-- Location: LCCOMB_X61_Y38_N14
\HD~5111\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5111_combout\ = (\HD~5108_combout\ & (((\HD~5110_combout\) # (!\Add2~4_combout\)))) # (!\HD~5108_combout\ & (\HD~5103_combout\ & (\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5103_combout\,
	datab => \HD~5108_combout\,
	datac => \Add2~4_combout\,
	datad => \HD~5110_combout\,
	combout => \HD~5111_combout\);

-- Location: FF_X63_Y32_N31
\HD~1597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1597_q\);

-- Location: FF_X63_Y32_N17
\HD~1565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1565_q\);

-- Location: LCCOMB_X63_Y32_N16
\HD~5098\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5098_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~1597_q\)) # (!\sector[0]~input_o\ & ((\HD~1565_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1597_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1565_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~5098_combout\);

-- Location: FF_X66_Y32_N7
\HD~1853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1853_q\);

-- Location: FF_X66_Y32_N13
\HD~1821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1821_q\);

-- Location: LCCOMB_X66_Y32_N6
\HD~5099\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5099_combout\ = (\Add2~4_combout\ & ((\HD~5098_combout\ & (\HD~1853_q\)) # (!\HD~5098_combout\ & ((\HD~1821_q\))))) # (!\Add2~4_combout\ & (\HD~5098_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~5098_combout\,
	datac => \HD~1853_q\,
	datad => \HD~1821_q\,
	combout => \HD~5099_combout\);

-- Location: FF_X61_Y32_N3
\HD~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1053_q\);

-- Location: FF_X61_Y32_N17
\HD~1085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1085_q\);

-- Location: LCCOMB_X61_Y32_N2
\HD~5093\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5093_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~1085_q\))) # (!\sector[0]~input_o\ & (\HD~1053_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1053_q\,
	datad => \HD~1085_q\,
	combout => \HD~5093_combout\);

-- Location: FF_X62_Y32_N29
\HD~1309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1309_q\);

-- Location: FF_X62_Y32_N23
\HD~1341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1341_q\);

-- Location: LCCOMB_X62_Y32_N22
\HD~5094\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5094_combout\ = (\HD~5093_combout\ & (((\HD~1341_q\) # (!\Add2~4_combout\)))) # (!\HD~5093_combout\ & (\HD~1309_q\ & ((\Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5093_combout\,
	datab => \HD~1309_q\,
	datac => \HD~1341_q\,
	datad => \Add2~4_combout\,
	combout => \HD~5094_combout\);

-- Location: FF_X67_Y33_N27
\HD~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~61_q\);

-- Location: FF_X67_Y33_N5
\HD~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~317_q\);

-- Location: FF_X68_Y33_N21
\HD~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~285_q\);

-- Location: FF_X68_Y33_N7
\HD~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~29_q\);

-- Location: LCCOMB_X68_Y33_N6
\HD~5095\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5095_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~285_q\)) # (!\Add2~4_combout\ & ((\HD~29_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~285_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~29_q\,
	datad => \Add2~4_combout\,
	combout => \HD~5095_combout\);

-- Location: LCCOMB_X67_Y33_N4
\HD~5096\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5096_combout\ = (\sector[0]~input_o\ & ((\HD~5095_combout\ & ((\HD~317_q\))) # (!\HD~5095_combout\ & (\HD~61_q\)))) # (!\sector[0]~input_o\ & (((\HD~5095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~61_q\,
	datac => \HD~317_q\,
	datad => \HD~5095_combout\,
	combout => \HD~5096_combout\);

-- Location: LCCOMB_X68_Y34_N26
\HD~5097\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5097_combout\ = (\Add2~8_combout\ & ((\Add2~6_combout\) # ((\HD~5094_combout\)))) # (!\Add2~8_combout\ & (!\Add2~6_combout\ & ((\HD~5096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~5094_combout\,
	datad => \HD~5096_combout\,
	combout => \HD~5097_combout\);

-- Location: FF_X72_Y33_N15
\HD~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~541_q\);

-- Location: FF_X72_Y33_N29
\HD~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~797_q\);

-- Location: LCCOMB_X72_Y33_N14
\HD~5091\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5091_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~797_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~541_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~541_q\,
	datad => \HD~797_q\,
	combout => \HD~5091_combout\);

-- Location: FF_X73_Y34_N15
\HD~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~829_q\);

-- Location: FF_X73_Y34_N13
\HD~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~573_q\);

-- Location: LCCOMB_X73_Y34_N14
\HD~5092\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5092_combout\ = (\HD~5091_combout\ & (((\HD~829_q\)) # (!\sector[0]~input_o\))) # (!\HD~5091_combout\ & (\sector[0]~input_o\ & ((\HD~573_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5091_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~829_q\,
	datad => \HD~573_q\,
	combout => \HD~5092_combout\);

-- Location: LCCOMB_X61_Y38_N0
\HD~5100\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5100_combout\ = (\Add2~6_combout\ & ((\HD~5097_combout\ & (\HD~5099_combout\)) # (!\HD~5097_combout\ & ((\HD~5092_combout\))))) # (!\Add2~6_combout\ & (((\HD~5097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5099_combout\,
	datac => \HD~5097_combout\,
	datad => \HD~5092_combout\,
	combout => \HD~5100_combout\);

-- Location: FF_X59_Y40_N19
\HD~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~157_q\);

-- Location: FF_X59_Y40_N9
\HD~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~413_q\);

-- Location: LCCOMB_X59_Y40_N18
\HD~5085\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5085_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~413_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~157_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~157_q\,
	datad => \HD~413_q\,
	combout => \HD~5085_combout\);

-- Location: FF_X58_Y36_N23
\HD~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~445_q\);

-- Location: FF_X58_Y36_N13
\HD~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~189_q\);

-- Location: LCCOMB_X58_Y36_N22
\HD~5086\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5086_combout\ = (\sector[0]~input_o\ & ((\HD~5085_combout\ & (\HD~445_q\)) # (!\HD~5085_combout\ & ((\HD~189_q\))))) # (!\sector[0]~input_o\ & (\HD~5085_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5085_combout\,
	datac => \HD~445_q\,
	datad => \HD~189_q\,
	combout => \HD~5086_combout\);

-- Location: FF_X56_Y34_N19
\HD~1181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1181_q\);

-- Location: FF_X56_Y34_N25
\HD~1213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1213_q\);

-- Location: LCCOMB_X56_Y34_N18
\HD~5083\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5083_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~1213_q\))) # (!\sector[0]~input_o\ & (\HD~1181_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1181_q\,
	datad => \HD~1213_q\,
	combout => \HD~5083_combout\);

-- Location: FF_X57_Y36_N15
\HD~1469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1469_q\);

-- Location: FF_X57_Y36_N29
\HD~1437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1437_q\);

-- Location: LCCOMB_X57_Y36_N14
\HD~5084\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5084_combout\ = (\HD~5083_combout\ & (((\HD~1469_q\)) # (!\Add2~4_combout\))) # (!\HD~5083_combout\ & (\Add2~4_combout\ & ((\HD~1437_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5083_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1469_q\,
	datad => \HD~1437_q\,
	combout => \HD~5084_combout\);

-- Location: LCCOMB_X61_Y38_N12
\HD~5087\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5087_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~5084_combout\))) # (!\Add2~8_combout\ & (\HD~5086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5086_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~5084_combout\,
	combout => \HD~5087_combout\);

-- Location: LCCOMB_X68_Y34_N14
\HD~925feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~925feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD~925feeder_combout\);

-- Location: FF_X68_Y34_N15
\HD~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~925feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~925_q\);

-- Location: FF_X68_Y34_N1
\HD~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~669_q\);

-- Location: LCCOMB_X68_Y34_N0
\HD~5081\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5081_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~925_q\)) # (!\Add2~4_combout\ & ((\HD~669_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~925_q\,
	datac => \HD~669_q\,
	datad => \Add2~4_combout\,
	combout => \HD~5081_combout\);

-- Location: FF_X67_Y32_N27
\HD~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~957_q\);

-- Location: FF_X67_Y32_N17
\HD~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~701_q\);

-- Location: LCCOMB_X67_Y32_N26
\HD~5082\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5082_combout\ = (\HD~5081_combout\ & (((\HD~957_q\)) # (!\sector[0]~input_o\))) # (!\HD~5081_combout\ & (\sector[0]~input_o\ & ((\HD~701_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5081_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~957_q\,
	datad => \HD~701_q\,
	combout => \HD~5082_combout\);

-- Location: FF_X60_Y34_N31
\HD~1693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1693_q\);

-- Location: FF_X60_Y34_N13
\HD~1725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1725_q\);

-- Location: LCCOMB_X60_Y34_N30
\HD~5088\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5088_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~1725_q\))) # (!\sector[0]~input_o\ & (\HD~1693_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1693_q\,
	datad => \HD~1725_q\,
	combout => \HD~5088_combout\);

-- Location: FF_X58_Y33_N23
\HD~1981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1981_q\);

-- Location: FF_X58_Y33_N29
\HD~1949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1949_q\);

-- Location: LCCOMB_X58_Y33_N22
\HD~5089\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5089_combout\ = (\Add2~4_combout\ & ((\HD~5088_combout\ & (\HD~1981_q\)) # (!\HD~5088_combout\ & ((\HD~1949_q\))))) # (!\Add2~4_combout\ & (\HD~5088_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~5088_combout\,
	datac => \HD~1981_q\,
	datad => \HD~1949_q\,
	combout => \HD~5089_combout\);

-- Location: LCCOMB_X61_Y38_N6
\HD~5090\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5090_combout\ = (\Add2~6_combout\ & ((\HD~5087_combout\ & ((\HD~5089_combout\))) # (!\HD~5087_combout\ & (\HD~5082_combout\)))) # (!\Add2~6_combout\ & (\HD~5087_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5087_combout\,
	datac => \HD~5082_combout\,
	datad => \HD~5089_combout\,
	combout => \HD~5090_combout\);

-- Location: LCCOMB_X61_Y38_N10
\HD~5101\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5101_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & ((\HD~5090_combout\))) # (!\Add2~2_combout\ & (\HD~5100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~5100_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~5090_combout\,
	combout => \HD~5101_combout\);

-- Location: LCCOMB_X61_Y38_N24
\HD~5112\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5112_combout\ = (\Add2~0_combout\ & ((\HD~5101_combout\ & ((\HD~5111_combout\))) # (!\HD~5101_combout\ & (\HD~5080_combout\)))) # (!\Add2~0_combout\ & (((\HD~5101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5080_combout\,
	datab => \HD~5111_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~5101_combout\,
	combout => \HD~5112_combout\);

-- Location: LCCOMB_X61_Y31_N22
\HD~5135\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5135_combout\ = (\Add2~10_combout\ & ((\HD~5134_combout\) # ((\HD~5113_combout\)))) # (!\Add2~10_combout\ & (((\HD~5112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5134_combout\,
	datab => \Add2~10_combout\,
	datac => \HD~5113_combout\,
	datad => \HD~5112_combout\,
	combout => \HD~5135_combout\);

-- Location: IOIBUF_X40_Y73_N8
\data_write[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(30),
	o => \data_write[30]~input_o\);

-- Location: LCCOMB_X57_Y34_N4
\HD~702feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~702feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD~702feeder_combout\);

-- Location: FF_X57_Y34_N5
\HD~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~702feeder_combout\,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~702_q\);

-- Location: FF_X57_Y34_N31
\HD~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~574_q\);

-- Location: LCCOMB_X57_Y34_N30
\HD~5136\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5136_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~702_q\)) # (!\Add2~2_combout\ & ((\HD~574_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~702_q\,
	datac => \HD~574_q\,
	datad => \Add2~2_combout\,
	combout => \HD~5136_combout\);

-- Location: FF_X57_Y38_N21
\HD~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~766_q\);

-- Location: FF_X57_Y38_N19
\HD~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~638_q\);

-- Location: LCCOMB_X57_Y38_N20
\HD~5137\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5137_combout\ = (\HD~5136_combout\ & (((\HD~766_q\)) # (!\Add2~0_combout\))) # (!\HD~5136_combout\ & (\Add2~0_combout\ & ((\HD~638_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5136_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~766_q\,
	datad => \HD~638_q\,
	combout => \HD~5137_combout\);

-- Location: FF_X63_Y38_N23
\HD~1662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1662_q\);

-- Location: FF_X63_Y38_N1
\HD~1790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1790_q\);

-- Location: FF_X63_Y40_N13
\HD~1598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1598_q\);

-- Location: FF_X63_Y40_N11
\HD~1726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1726_q\);

-- Location: LCCOMB_X63_Y40_N12
\HD~5143\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5143_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1726_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1598_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1598_q\,
	datad => \HD~1726_q\,
	combout => \HD~5143_combout\);

-- Location: LCCOMB_X63_Y38_N0
\HD~5144\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5144_combout\ = (\Add2~0_combout\ & ((\HD~5143_combout\ & ((\HD~1790_q\))) # (!\HD~5143_combout\ & (\HD~1662_q\)))) # (!\Add2~0_combout\ & (((\HD~5143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1662_q\,
	datab => \Add2~0_combout\,
	datac => \HD~1790_q\,
	datad => \HD~5143_combout\,
	combout => \HD~5144_combout\);

-- Location: FF_X57_Y42_N29
\HD~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~190_q\);

-- Location: FF_X57_Y42_N31
\HD~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~254_q\);

-- Location: FF_X58_Y42_N7
\HD~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~126_q\);

-- Location: FF_X58_Y42_N17
\HD~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~62_q\);

-- Location: LCCOMB_X58_Y42_N16
\HD~5140\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5140_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~126_q\)) # (!\Add2~0_combout\ & ((\HD~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~126_q\,
	datab => \Add2~2_combout\,
	datac => \HD~62_q\,
	datad => \Add2~0_combout\,
	combout => \HD~5140_combout\);

-- Location: LCCOMB_X57_Y42_N30
\HD~5141\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5141_combout\ = (\Add2~2_combout\ & ((\HD~5140_combout\ & ((\HD~254_q\))) # (!\HD~5140_combout\ & (\HD~190_q\)))) # (!\Add2~2_combout\ & (((\HD~5140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~190_q\,
	datac => \HD~254_q\,
	datad => \HD~5140_combout\,
	combout => \HD~5141_combout\);

-- Location: FF_X54_Y40_N15
\HD~1086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1086_q\);

-- Location: LCCOMB_X54_Y40_N20
\HD~1150feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1150feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD~1150feeder_combout\);

-- Location: FF_X54_Y40_N21
\HD~1150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1150feeder_combout\,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1150_q\);

-- Location: LCCOMB_X54_Y40_N14
\HD~5138\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5138_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1150_q\))) # (!\Add2~0_combout\ & (\HD~1086_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1086_q\,
	datad => \HD~1150_q\,
	combout => \HD~5138_combout\);

-- Location: FF_X62_Y42_N7
\HD~1278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1278_q\);

-- Location: FF_X62_Y42_N21
\HD~1214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1214_q\);

-- Location: LCCOMB_X62_Y42_N6
\HD~5139\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5139_combout\ = (\HD~5138_combout\ & (((\HD~1278_q\)) # (!\Add2~2_combout\))) # (!\HD~5138_combout\ & (\Add2~2_combout\ & ((\HD~1214_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5138_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~1278_q\,
	datad => \HD~1214_q\,
	combout => \HD~5139_combout\);

-- Location: LCCOMB_X62_Y43_N28
\HD~5142\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5142_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~5139_combout\))) # (!\Add2~8_combout\ & (\HD~5141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5141_combout\,
	datab => \Add2~6_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~5139_combout\,
	combout => \HD~5142_combout\);

-- Location: LCCOMB_X62_Y43_N14
\HD~5145\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5145_combout\ = (\Add2~6_combout\ & ((\HD~5142_combout\ & ((\HD~5144_combout\))) # (!\HD~5142_combout\ & (\HD~5137_combout\)))) # (!\Add2~6_combout\ & (((\HD~5142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5137_combout\,
	datab => \HD~5144_combout\,
	datac => \Add2~6_combout\,
	datad => \HD~5142_combout\,
	combout => \HD~5145_combout\);

-- Location: FF_X72_Y41_N29
\HD~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~382_q\);

-- Location: FF_X72_Y41_N19
\HD~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~510_q\);

-- Location: LCCOMB_X72_Y41_N28
\HD~5169\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5169_combout\ = (\Add2~2_combout\ & ((\Add2~8_combout\) # ((\HD~510_q\)))) # (!\Add2~2_combout\ & (!\Add2~8_combout\ & (\HD~382_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~382_q\,
	datad => \HD~510_q\,
	combout => \HD~5169_combout\);

-- Location: FF_X61_Y41_N15
\HD~1534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1534_q\);

-- Location: FF_X61_Y41_N21
\HD~1406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1406_q\);

-- Location: LCCOMB_X61_Y41_N14
\HD~5170\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5170_combout\ = (\Add2~8_combout\ & ((\HD~5169_combout\ & (\HD~1534_q\)) # (!\HD~5169_combout\ & ((\HD~1406_q\))))) # (!\Add2~8_combout\ & (\HD~5169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~5169_combout\,
	datac => \HD~1534_q\,
	datad => \HD~1406_q\,
	combout => \HD~5170_combout\);

-- Location: LCCOMB_X60_Y32_N12
\HD~1342feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1342feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD~1342feeder_combout\);

-- Location: FF_X60_Y32_N13
\HD~1342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1342feeder_combout\,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1342_q\);

-- Location: FF_X60_Y32_N31
\HD~1470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1470_q\);

-- Location: FF_X61_Y33_N29
\HD~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~446_q\);

-- Location: FF_X61_Y33_N7
\HD~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~318_q\);

-- Location: LCCOMB_X61_Y33_N6
\HD~5171\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5171_combout\ = (\Add2~8_combout\ & (((\Add2~2_combout\)))) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & (\HD~446_q\)) # (!\Add2~2_combout\ & ((\HD~318_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~446_q\,
	datac => \HD~318_q\,
	datad => \Add2~2_combout\,
	combout => \HD~5171_combout\);

-- Location: LCCOMB_X60_Y32_N30
\HD~5172\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5172_combout\ = (\Add2~8_combout\ & ((\HD~5171_combout\ & ((\HD~1470_q\))) # (!\HD~5171_combout\ & (\HD~1342_q\)))) # (!\Add2~8_combout\ & (((\HD~5171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1342_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1470_q\,
	datad => \HD~5171_combout\,
	combout => \HD~5172_combout\);

-- Location: LCCOMB_X62_Y43_N8
\HD~5173\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5173_combout\ = (\Add2~0_combout\ & ((\HD~5170_combout\) # ((\Add2~6_combout\)))) # (!\Add2~0_combout\ & (((\HD~5172_combout\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5170_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~5172_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5173_combout\);

-- Location: FF_X67_Y37_N29
\HD~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~894_q\);

-- Location: FF_X67_Y37_N3
\HD~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1022_q\);

-- Location: LCCOMB_X67_Y37_N28
\HD~5174\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5174_combout\ = (\Add2~8_combout\ & (\Add2~2_combout\)) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & ((\HD~1022_q\))) # (!\Add2~2_combout\ & (\HD~894_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~894_q\,
	datad => \HD~1022_q\,
	combout => \HD~5174_combout\);

-- Location: FF_X58_Y41_N27
\HD~2046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2046_q\);

-- Location: FF_X58_Y41_N25
\HD~1918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1918_q\);

-- Location: LCCOMB_X58_Y41_N26
\HD~5175\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5175_combout\ = (\Add2~8_combout\ & ((\HD~5174_combout\ & (\HD~2046_q\)) # (!\HD~5174_combout\ & ((\HD~1918_q\))))) # (!\Add2~8_combout\ & (\HD~5174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~5174_combout\,
	datac => \HD~2046_q\,
	datad => \HD~1918_q\,
	combout => \HD~5175_combout\);

-- Location: FF_X65_Y35_N11
\HD~1854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1854_q\);

-- Location: FF_X65_Y35_N21
\HD~1982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1982_q\);

-- Location: FF_X70_Y33_N11
\HD~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~830_q\);

-- Location: FF_X70_Y33_N1
\HD~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~958_q\);

-- Location: LCCOMB_X70_Y33_N10
\HD~5167\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5167_combout\ = (\Add2~2_combout\ & ((\Add2~8_combout\) # ((\HD~958_q\)))) # (!\Add2~2_combout\ & (!\Add2~8_combout\ & (\HD~830_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~830_q\,
	datad => \HD~958_q\,
	combout => \HD~5167_combout\);

-- Location: LCCOMB_X65_Y35_N20
\HD~5168\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5168_combout\ = (\Add2~8_combout\ & ((\HD~5167_combout\ & ((\HD~1982_q\))) # (!\HD~5167_combout\ & (\HD~1854_q\)))) # (!\Add2~8_combout\ & (((\HD~5167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1854_q\,
	datab => \Add2~8_combout\,
	datac => \HD~1982_q\,
	datad => \HD~5167_combout\,
	combout => \HD~5168_combout\);

-- Location: LCCOMB_X60_Y41_N10
\HD~5176\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5176_combout\ = (\HD~5173_combout\ & ((\HD~5175_combout\) # ((!\Add2~6_combout\)))) # (!\HD~5173_combout\ & (((\HD~5168_combout\ & \Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5173_combout\,
	datab => \HD~5175_combout\,
	datac => \HD~5168_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5176_combout\);

-- Location: FF_X62_Y36_N21
\HD~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~670_q\);

-- Location: FF_X62_Y36_N31
\HD~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~542_q\);

-- Location: LCCOMB_X62_Y36_N30
\HD~5156\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5156_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~670_q\)) # (!\Add2~2_combout\ & ((\HD~542_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~670_q\,
	datac => \HD~542_q\,
	datad => \Add2~2_combout\,
	combout => \HD~5156_combout\);

-- Location: FF_X59_Y36_N23
\HD~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~734_q\);

-- Location: FF_X59_Y36_N21
\HD~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~606_q\);

-- Location: LCCOMB_X59_Y36_N22
\HD~5157\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5157_combout\ = (\HD~5156_combout\ & (((\HD~734_q\)) # (!\Add2~0_combout\))) # (!\HD~5156_combout\ & (\Add2~0_combout\ & ((\HD~606_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5156_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~734_q\,
	datad => \HD~606_q\,
	combout => \HD~5157_combout\);

-- Location: FF_X60_Y41_N9
\HD~1566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1566_q\);

-- Location: FF_X60_Y41_N7
\HD~1694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1694_q\);

-- Location: LCCOMB_X60_Y41_N8
\HD~5163\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5163_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~1694_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~1566_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1566_q\,
	datad => \HD~1694_q\,
	combout => \HD~5163_combout\);

-- Location: FF_X59_Y41_N27
\HD~1758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1758_q\);

-- Location: FF_X59_Y41_N1
\HD~1630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1630_q\);

-- Location: LCCOMB_X59_Y41_N26
\HD~5164\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5164_combout\ = (\Add2~0_combout\ & ((\HD~5163_combout\ & (\HD~1758_q\)) # (!\HD~5163_combout\ & ((\HD~1630_q\))))) # (!\Add2~0_combout\ & (\HD~5163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~5163_combout\,
	datac => \HD~1758_q\,
	datad => \HD~1630_q\,
	combout => \HD~5164_combout\);

-- Location: FF_X53_Y36_N7
\HD~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1054_q\);

-- Location: FF_X53_Y36_N21
\HD~1118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1118_q\);

-- Location: LCCOMB_X53_Y36_N6
\HD~5158\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5158_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~1118_q\))) # (!\Add2~0_combout\ & (\HD~1054_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~1054_q\,
	datad => \HD~1118_q\,
	combout => \HD~5158_combout\);

-- Location: FF_X55_Y36_N29
\HD~1182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1182_q\);

-- Location: FF_X55_Y36_N31
\HD~1246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1246_q\);

-- Location: LCCOMB_X55_Y36_N30
\HD~5159\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5159_combout\ = (\HD~5158_combout\ & (((\HD~1246_q\) # (!\Add2~2_combout\)))) # (!\HD~5158_combout\ & (\HD~1182_q\ & ((\Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5158_combout\,
	datab => \HD~1182_q\,
	datac => \HD~1246_q\,
	datad => \Add2~2_combout\,
	combout => \HD~5159_combout\);

-- Location: FF_X56_Y39_N15
\HD~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~30_q\);

-- Location: FF_X56_Y39_N29
\HD~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~94_q\);

-- Location: LCCOMB_X56_Y39_N14
\HD~5160\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5160_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~94_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~30_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~30_q\,
	datad => \HD~94_q\,
	combout => \HD~5160_combout\);

-- Location: FF_X61_Y39_N23
\HD~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~222_q\);

-- Location: FF_X61_Y39_N21
\HD~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~158_q\);

-- Location: LCCOMB_X61_Y39_N22
\HD~5161\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5161_combout\ = (\HD~5160_combout\ & (((\HD~222_q\)) # (!\Add2~2_combout\))) # (!\HD~5160_combout\ & (\Add2~2_combout\ & ((\HD~158_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5160_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~222_q\,
	datad => \HD~158_q\,
	combout => \HD~5161_combout\);

-- Location: LCCOMB_X61_Y43_N8
\HD~5162\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5162_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & (\HD~5159_combout\)) # (!\Add2~8_combout\ & ((\HD~5161_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~5159_combout\,
	datad => \HD~5161_combout\,
	combout => \HD~5162_combout\);

-- Location: LCCOMB_X62_Y43_N4
\HD~5165\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5165_combout\ = (\Add2~6_combout\ & ((\HD~5162_combout\ & ((\HD~5164_combout\))) # (!\HD~5162_combout\ & (\HD~5157_combout\)))) # (!\Add2~6_combout\ & (((\HD~5162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5157_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~5164_combout\,
	datad => \HD~5162_combout\,
	combout => \HD~5165_combout\);

-- Location: FF_X55_Y38_N19
\HD~1502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1502_q\);

-- Location: FF_X55_Y38_N29
\HD~1438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1438_q\);

-- Location: LCCOMB_X55_Y38_N28
\HD~5153\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5153_combout\ = (\Add2~6_combout\ & (((\Add2~0_combout\)))) # (!\Add2~6_combout\ & ((\Add2~0_combout\ & (\HD~1502_q\)) # (!\Add2~0_combout\ & ((\HD~1438_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~1502_q\,
	datac => \HD~1438_q\,
	datad => \Add2~0_combout\,
	combout => \HD~5153_combout\);

-- Location: LCCOMB_X58_Y37_N18
\HD~1950feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1950feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD~1950feeder_combout\);

-- Location: FF_X58_Y37_N19
\HD~1950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1950feeder_combout\,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1950_q\);

-- Location: FF_X58_Y37_N13
\HD~2014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2014_q\);

-- Location: LCCOMB_X58_Y37_N12
\HD~5154\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5154_combout\ = (\HD~5153_combout\ & (((\HD~2014_q\) # (!\Add2~6_combout\)))) # (!\HD~5153_combout\ & (\HD~1950_q\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5153_combout\,
	datab => \HD~1950_q\,
	datac => \HD~2014_q\,
	datad => \Add2~6_combout\,
	combout => \HD~5154_combout\);

-- Location: FF_X65_Y34_N13
\HD~1310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1310_q\);

-- Location: FF_X65_Y34_N11
\HD~1374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1374_q\);

-- Location: LCCOMB_X65_Y34_N12
\HD~5146\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5146_combout\ = (\Add2~0_combout\ & ((\Add2~6_combout\) # ((\HD~1374_q\)))) # (!\Add2~0_combout\ & (!\Add2~6_combout\ & (\HD~1310_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1310_q\,
	datad => \HD~1374_q\,
	combout => \HD~5146_combout\);

-- Location: FF_X65_Y39_N7
\HD~1886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1886_q\);

-- Location: LCCOMB_X65_Y39_N12
\HD~1822feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1822feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD~1822feeder_combout\);

-- Location: FF_X65_Y39_N13
\HD~1822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1822feeder_combout\,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1822_q\);

-- Location: LCCOMB_X65_Y39_N6
\HD~5147\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5147_combout\ = (\Add2~6_combout\ & ((\HD~5146_combout\ & (\HD~1886_q\)) # (!\HD~5146_combout\ & ((\HD~1822_q\))))) # (!\Add2~6_combout\ & (\HD~5146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5146_combout\,
	datac => \HD~1886_q\,
	datad => \HD~1822_q\,
	combout => \HD~5147_combout\);

-- Location: FF_X54_Y39_N21
\HD~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~478_q\);

-- Location: FF_X54_Y39_N23
\HD~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~414_q\);

-- Location: LCCOMB_X54_Y39_N22
\HD~5148\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5148_combout\ = (\Add2~0_combout\ & ((\HD~478_q\) # ((\Add2~6_combout\)))) # (!\Add2~0_combout\ & (((\HD~414_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~478_q\,
	datac => \HD~414_q\,
	datad => \Add2~6_combout\,
	combout => \HD~5148_combout\);

-- Location: FF_X53_Y39_N23
\HD~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~990_q\);

-- Location: LCCOMB_X53_Y39_N12
\HD~926feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~926feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD~926feeder_combout\);

-- Location: FF_X53_Y39_N13
\HD~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~926feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~926_q\);

-- Location: LCCOMB_X53_Y39_N22
\HD~5149\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5149_combout\ = (\Add2~6_combout\ & ((\HD~5148_combout\ & (\HD~990_q\)) # (!\HD~5148_combout\ & ((\HD~926_q\))))) # (!\Add2~6_combout\ & (\HD~5148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5148_combout\,
	datac => \HD~990_q\,
	datad => \HD~926_q\,
	combout => \HD~5149_combout\);

-- Location: LCCOMB_X65_Y37_N20
\HD~798feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~798feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD~798feeder_combout\);

-- Location: FF_X65_Y37_N21
\HD~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~798feeder_combout\,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~798_q\);

-- Location: FF_X65_Y37_N23
\HD~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~862_q\);

-- Location: FF_X66_Y34_N11
\HD~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~350_q\);

-- Location: FF_X66_Y34_N21
\HD~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~286_q\);

-- Location: LCCOMB_X66_Y34_N20
\HD~5150\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5150_combout\ = (\Add2~0_combout\ & ((\HD~350_q\) # ((\Add2~6_combout\)))) # (!\Add2~0_combout\ & (((\HD~286_q\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~350_q\,
	datab => \Add2~0_combout\,
	datac => \HD~286_q\,
	datad => \Add2~6_combout\,
	combout => \HD~5150_combout\);

-- Location: LCCOMB_X65_Y37_N22
\HD~5151\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5151_combout\ = (\Add2~6_combout\ & ((\HD~5150_combout\ & ((\HD~862_q\))) # (!\HD~5150_combout\ & (\HD~798_q\)))) # (!\Add2~6_combout\ & (((\HD~5150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~798_q\,
	datab => \Add2~6_combout\,
	datac => \HD~862_q\,
	datad => \HD~5150_combout\,
	combout => \HD~5151_combout\);

-- Location: LCCOMB_X62_Y43_N24
\HD~5152\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5152_combout\ = (\Add2~8_combout\ & (((\Add2~2_combout\)))) # (!\Add2~8_combout\ & ((\Add2~2_combout\ & (\HD~5149_combout\)) # (!\Add2~2_combout\ & ((\HD~5151_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5149_combout\,
	datab => \Add2~8_combout\,
	datac => \Add2~2_combout\,
	datad => \HD~5151_combout\,
	combout => \HD~5152_combout\);

-- Location: LCCOMB_X62_Y43_N10
\HD~5155\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5155_combout\ = (\Add2~8_combout\ & ((\HD~5152_combout\ & (\HD~5154_combout\)) # (!\HD~5152_combout\ & ((\HD~5147_combout\))))) # (!\Add2~8_combout\ & (((\HD~5152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5154_combout\,
	datab => \HD~5147_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~5152_combout\,
	combout => \HD~5155_combout\);

-- Location: LCCOMB_X62_Y43_N6
\HD~5166\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5166_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~5155_combout\))) # (!\Add2~4_combout\ & (\HD~5165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~5165_combout\,
	datad => \HD~5155_combout\,
	combout => \HD~5166_combout\);

-- Location: LCCOMB_X62_Y43_N26
\HD~5177\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5177_combout\ = (\sector[0]~input_o\ & ((\HD~5166_combout\ & ((\HD~5176_combout\))) # (!\HD~5166_combout\ & (\HD~5145_combout\)))) # (!\sector[0]~input_o\ & (((\HD~5166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5145_combout\,
	datac => \HD~5176_combout\,
	datad => \HD~5166_combout\,
	combout => \HD~5177_combout\);

-- Location: FF_X68_Y46_N27
\HD~2782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2782_q\);

-- Location: FF_X68_Y46_N17
\HD~2814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2814_q\);

-- Location: LCCOMB_X68_Y46_N26
\HD~5186\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5186_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2814_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2782_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2782_q\,
	datad => \HD~2814_q\,
	combout => \HD~5186_combout\);

-- Location: FF_X67_Y46_N7
\HD~3070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3070_q\);

-- Location: FF_X67_Y46_N21
\HD~3038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3038_q\);

-- Location: LCCOMB_X67_Y46_N6
\HD~5187\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5187_combout\ = (\HD~5186_combout\ & (((\HD~3070_q\)) # (!\Add2~4_combout\))) # (!\HD~5186_combout\ & (\Add2~4_combout\ & ((\HD~3038_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5186_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~3070_q\,
	datad => \HD~3038_q\,
	combout => \HD~5187_combout\);

-- Location: FF_X65_Y44_N23
\HD~2718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2718_q\);

-- Location: FF_X65_Y44_N29
\HD~2750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2750_q\);

-- Location: LCCOMB_X65_Y44_N22
\HD~5181\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5181_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2750_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2718_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2718_q\,
	datad => \HD~2750_q\,
	combout => \HD~5181_combout\);

-- Location: FF_X66_Y44_N23
\HD~3006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3006_q\);

-- Location: LCCOMB_X66_Y44_N20
\HD~2974feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2974feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD~2974feeder_combout\);

-- Location: FF_X66_Y44_N21
\HD~2974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2974feeder_combout\,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2974_q\);

-- Location: LCCOMB_X66_Y44_N22
\HD~5182\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5182_combout\ = (\Add2~4_combout\ & ((\HD~5181_combout\ & (\HD~3006_q\)) # (!\HD~5181_combout\ & ((\HD~2974_q\))))) # (!\Add2~4_combout\ & (\HD~5181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~5181_combout\,
	datac => \HD~3006_q\,
	datad => \HD~2974_q\,
	combout => \HD~5182_combout\);

-- Location: FF_X66_Y49_N29
\HD~2622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2622_q\);

-- Location: FF_X66_Y49_N15
\HD~2878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2878_q\);

-- Location: FF_X67_Y49_N23
\HD~2590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2590_q\);

-- Location: FF_X67_Y49_N29
\HD~2846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2846_q\);

-- Location: LCCOMB_X67_Y49_N22
\HD~5183\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5183_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~2846_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~2590_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2590_q\,
	datad => \HD~2846_q\,
	combout => \HD~5183_combout\);

-- Location: LCCOMB_X66_Y49_N14
\HD~5184\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5184_combout\ = (\sector[0]~input_o\ & ((\HD~5183_combout\ & ((\HD~2878_q\))) # (!\HD~5183_combout\ & (\HD~2622_q\)))) # (!\sector[0]~input_o\ & (((\HD~5183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2622_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~2878_q\,
	datad => \HD~5183_combout\,
	combout => \HD~5184_combout\);

-- Location: LCCOMB_X67_Y46_N2
\HD~5185\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5185_combout\ = (\Add2~0_combout\ & (\Add2~2_combout\)) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~5182_combout\)) # (!\Add2~2_combout\ & ((\HD~5184_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~5182_combout\,
	datad => \HD~5184_combout\,
	combout => \HD~5185_combout\);

-- Location: FF_X69_Y44_N5
\HD~2910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2910_q\);

-- Location: FF_X69_Y44_N31
\HD~2654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2654_q\);

-- Location: LCCOMB_X69_Y44_N30
\HD~5179\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5179_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~2910_q\)) # (!\Add2~4_combout\ & ((\HD~2654_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~2910_q\,
	datac => \HD~2654_q\,
	datad => \Add2~4_combout\,
	combout => \HD~5179_combout\);

-- Location: FF_X68_Y43_N31
\HD~2942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2942_q\);

-- Location: FF_X68_Y43_N21
\HD~2686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2686_q\);

-- Location: LCCOMB_X68_Y43_N30
\HD~5180\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5180_combout\ = (\sector[0]~input_o\ & ((\HD~5179_combout\ & (\HD~2942_q\)) # (!\HD~5179_combout\ & ((\HD~2686_q\))))) # (!\sector[0]~input_o\ & (\HD~5179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5179_combout\,
	datac => \HD~2942_q\,
	datad => \HD~2686_q\,
	combout => \HD~5180_combout\);

-- Location: LCCOMB_X67_Y46_N0
\HD~5188\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5188_combout\ = (\HD~5185_combout\ & ((\HD~5187_combout\) # ((!\Add2~0_combout\)))) # (!\HD~5185_combout\ & (((\HD~5180_combout\ & \Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5187_combout\,
	datab => \HD~5185_combout\,
	datac => \HD~5180_combout\,
	datad => \Add2~0_combout\,
	combout => \HD~5188_combout\);

-- Location: FF_X63_Y49_N15
\HD~2110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2110_q\);

-- Location: FF_X63_Y49_N29
\HD~2238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2238_q\);

-- Location: LCCOMB_X63_Y49_N14
\HD~5191\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5191_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2238_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2110_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2110_q\,
	datad => \HD~2238_q\,
	combout => \HD~5191_combout\);

-- Location: FF_X62_Y45_N27
\HD~2302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2302_q\);

-- Location: FF_X62_Y45_N25
\HD~2174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2174_q\);

-- Location: LCCOMB_X62_Y45_N26
\HD~5192\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5192_combout\ = (\Add2~0_combout\ & ((\HD~5191_combout\ & (\HD~2302_q\)) # (!\HD~5191_combout\ & ((\HD~2174_q\))))) # (!\Add2~0_combout\ & (\HD~5191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~5191_combout\,
	datac => \HD~2302_q\,
	datad => \HD~2174_q\,
	combout => \HD~5192_combout\);

-- Location: FF_X66_Y48_N23
\HD~2078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2078_q\);

-- Location: FF_X66_Y48_N29
\HD~2142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2142_q\);

-- Location: LCCOMB_X66_Y48_N22
\HD~5193\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5193_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2142_q\))) # (!\Add2~0_combout\ & (\HD~2078_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2078_q\,
	datad => \HD~2142_q\,
	combout => \HD~5193_combout\);

-- Location: FF_X67_Y48_N23
\HD~2270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2270_q\);

-- Location: FF_X67_Y48_N29
\HD~2206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2206_q\);

-- Location: LCCOMB_X67_Y48_N22
\HD~5194\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5194_combout\ = (\Add2~2_combout\ & ((\HD~5193_combout\ & (\HD~2270_q\)) # (!\HD~5193_combout\ & ((\HD~2206_q\))))) # (!\Add2~2_combout\ & (\HD~5193_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~5193_combout\,
	datac => \HD~2270_q\,
	datad => \HD~2206_q\,
	combout => \HD~5194_combout\);

-- Location: LCCOMB_X62_Y45_N12
\HD~5195\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5195_combout\ = (\sector[0]~input_o\ & ((\HD~5192_combout\) # ((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & (((!\Add2~4_combout\ & \HD~5194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5192_combout\,
	datab => \sector[0]~input_o\,
	datac => \Add2~4_combout\,
	datad => \HD~5194_combout\,
	combout => \HD~5195_combout\);

-- Location: FF_X58_Y47_N31
\HD~2366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2366_q\);

-- Location: FF_X58_Y47_N29
\HD~2494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2494_q\);

-- Location: LCCOMB_X58_Y47_N30
\HD~5196\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5196_combout\ = (\Add2~2_combout\ & ((\Add2~0_combout\) # ((\HD~2494_q\)))) # (!\Add2~2_combout\ & (!\Add2~0_combout\ & (\HD~2366_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2366_q\,
	datad => \HD~2494_q\,
	combout => \HD~5196_combout\);

-- Location: FF_X59_Y47_N31
\HD~2558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2558_q\);

-- Location: LCCOMB_X59_Y47_N28
\HD~2430feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2430feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD~2430feeder_combout\);

-- Location: FF_X59_Y47_N29
\HD~2430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2430feeder_combout\,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2430_q\);

-- Location: LCCOMB_X59_Y47_N30
\HD~5197\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5197_combout\ = (\Add2~0_combout\ & ((\HD~5196_combout\ & (\HD~2558_q\)) # (!\HD~5196_combout\ & ((\HD~2430_q\))))) # (!\Add2~0_combout\ & (\HD~5196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~5196_combout\,
	datac => \HD~2558_q\,
	datad => \HD~2430_q\,
	combout => \HD~5197_combout\);

-- Location: FF_X65_Y47_N31
\HD~2334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2334_q\);

-- Location: FF_X65_Y47_N29
\HD~2398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2398_q\);

-- Location: LCCOMB_X65_Y47_N30
\HD~5189\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5189_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2398_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2334_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2334_q\,
	datad => \HD~2398_q\,
	combout => \HD~5189_combout\);

-- Location: FF_X66_Y47_N23
\HD~2526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2526_q\);

-- Location: FF_X66_Y47_N29
\HD~2462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2462_q\);

-- Location: LCCOMB_X66_Y47_N22
\HD~5190\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5190_combout\ = (\Add2~2_combout\ & ((\HD~5189_combout\ & (\HD~2526_q\)) # (!\HD~5189_combout\ & ((\HD~2462_q\))))) # (!\Add2~2_combout\ & (\HD~5189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~5189_combout\,
	datac => \HD~2526_q\,
	datad => \HD~2462_q\,
	combout => \HD~5190_combout\);

-- Location: LCCOMB_X62_Y45_N22
\HD~5198\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5198_combout\ = (\HD~5195_combout\ & (((\HD~5197_combout\)) # (!\Add2~4_combout\))) # (!\HD~5195_combout\ & (\Add2~4_combout\ & ((\HD~5190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5195_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~5197_combout\,
	datad => \HD~5190_combout\,
	combout => \HD~5198_combout\);

-- Location: LCCOMB_X62_Y43_N16
\HD~5199\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5199_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & (\HD~5188_combout\)) # (!\Add2~6_combout\ & ((\HD~5198_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~5188_combout\,
	datad => \HD~5198_combout\,
	combout => \HD~5199_combout\);

-- Location: FF_X62_Y43_N31
\HD~3102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3102_q\);

-- Location: FF_X62_Y43_N21
\HD~3134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3134_q\);

-- Location: LCCOMB_X62_Y43_N30
\HD~5178\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5178_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3134_q\))) # (!\sector[0]~input_o\ & (\HD~3102_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3227_combout\,
	datac => \HD~3102_q\,
	datad => \HD~3134_q\,
	combout => \HD~5178_combout\);

-- Location: LCCOMB_X62_Y43_N2
\HD~5200\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5200_combout\ = (\Add2~10_combout\ & (((\HD~5199_combout\) # (\HD~5178_combout\)))) # (!\Add2~10_combout\ & (\HD~5177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5177_combout\,
	datab => \HD~5199_combout\,
	datac => \HD~5178_combout\,
	datad => \Add2~10_combout\,
	combout => \HD~5200_combout\);

-- Location: IOIBUF_X38_Y73_N8
\data_write[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(31),
	o => \data_write[31]~input_o\);

-- Location: FF_X60_Y49_N7
\HD~2111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2111_q\);

-- Location: LCCOMB_X60_Y49_N20
\HD~2175feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2175feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD~2175feeder_combout\);

-- Location: FF_X60_Y49_N21
\HD~2175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2175feeder_combout\,
	ena => \HD~5356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2175_q\);

-- Location: LCCOMB_X60_Y49_N6
\HD~5254\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5254_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2175_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2111_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2111_q\,
	datad => \HD~2175_q\,
	combout => \HD~5254_combout\);

-- Location: FF_X60_Y45_N21
\HD~2303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2303_q\);

-- Location: FF_X60_Y45_N19
\HD~2239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2239_q\);

-- Location: LCCOMB_X60_Y45_N20
\HD~5255\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5255_combout\ = (\HD~5254_combout\ & (((\HD~2303_q\)) # (!\Add2~2_combout\))) # (!\HD~5254_combout\ & (\Add2~2_combout\ & ((\HD~2239_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5254_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2303_q\,
	datad => \HD~2239_q\,
	combout => \HD~5255_combout\);

-- Location: FF_X58_Y48_N19
\HD~2495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2495_q\);

-- Location: FF_X58_Y48_N13
\HD~2559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2559_q\);

-- Location: FF_X59_Y48_N23
\HD~2367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2367_q\);

-- Location: LCCOMB_X59_Y48_N28
\HD~2431feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2431feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD~2431feeder_combout\);

-- Location: FF_X59_Y48_N29
\HD~2431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2431feeder_combout\,
	ena => \HD~5364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2431_q\);

-- Location: LCCOMB_X59_Y48_N22
\HD~5261\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5261_combout\ = (\Add2~0_combout\ & ((\Add2~2_combout\) # ((\HD~2431_q\)))) # (!\Add2~0_combout\ & (!\Add2~2_combout\ & (\HD~2367_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add2~2_combout\,
	datac => \HD~2367_q\,
	datad => \HD~2431_q\,
	combout => \HD~5261_combout\);

-- Location: LCCOMB_X58_Y48_N12
\HD~5262\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5262_combout\ = (\Add2~2_combout\ & ((\HD~5261_combout\ & ((\HD~2559_q\))) # (!\HD~5261_combout\ & (\HD~2495_q\)))) # (!\Add2~2_combout\ & (((\HD~5261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2495_q\,
	datac => \HD~2559_q\,
	datad => \HD~5261_combout\,
	combout => \HD~5262_combout\);

-- Location: FF_X57_Y44_N3
\HD~2463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2463_q\);

-- Location: FF_X57_Y44_N13
\HD~2335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2335_q\);

-- Location: LCCOMB_X57_Y44_N12
\HD~5256\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5256_combout\ = (\Add2~0_combout\ & (((\Add2~2_combout\)))) # (!\Add2~0_combout\ & ((\Add2~2_combout\ & (\HD~2463_q\)) # (!\Add2~2_combout\ & ((\HD~2335_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \HD~2463_q\,
	datac => \HD~2335_q\,
	datad => \Add2~2_combout\,
	combout => \HD~5256_combout\);

-- Location: FF_X58_Y44_N27
\HD~2527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2527_q\);

-- Location: FF_X58_Y44_N25
\HD~2399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2399_q\);

-- Location: LCCOMB_X58_Y44_N26
\HD~5257\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5257_combout\ = (\HD~5256_combout\ & (((\HD~2527_q\)) # (!\Add2~0_combout\))) # (!\HD~5256_combout\ & (\Add2~0_combout\ & ((\HD~2399_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5256_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2527_q\,
	datad => \HD~2399_q\,
	combout => \HD~5257_combout\);

-- Location: FF_X61_Y48_N5
\HD~2207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2207_q\);

-- Location: FF_X61_Y48_N31
\HD~2271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2271_q\);

-- Location: FF_X62_Y48_N7
\HD~2079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2079_q\);

-- Location: FF_X62_Y48_N29
\HD~2143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2143_q\);

-- Location: LCCOMB_X62_Y48_N6
\HD~5258\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5258_combout\ = (\Add2~2_combout\ & (\Add2~0_combout\)) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & ((\HD~2143_q\))) # (!\Add2~0_combout\ & (\HD~2079_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~2079_q\,
	datad => \HD~2143_q\,
	combout => \HD~5258_combout\);

-- Location: LCCOMB_X61_Y48_N30
\HD~5259\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5259_combout\ = (\Add2~2_combout\ & ((\HD~5258_combout\ & ((\HD~2271_q\))) # (!\HD~5258_combout\ & (\HD~2207_q\)))) # (!\Add2~2_combout\ & (((\HD~5258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \HD~2207_q\,
	datac => \HD~2271_q\,
	datad => \HD~5258_combout\,
	combout => \HD~5259_combout\);

-- Location: LCCOMB_X58_Y44_N20
\HD~5260\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5260_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~5257_combout\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & ((\HD~5259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~5257_combout\,
	datad => \HD~5259_combout\,
	combout => \HD~5260_combout\);

-- Location: LCCOMB_X59_Y37_N18
\HD~5263\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5263_combout\ = (\HD~5260_combout\ & (((\HD~5262_combout\) # (!\sector[0]~input_o\)))) # (!\HD~5260_combout\ & (\HD~5255_combout\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5255_combout\,
	datab => \HD~5262_combout\,
	datac => \HD~5260_combout\,
	datad => \sector[0]~input_o\,
	combout => \HD~5263_combout\);

-- Location: FF_X63_Y37_N23
\HD~2783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2783_q\);

-- Location: FF_X63_Y37_N13
\HD~3039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3039_q\);

-- Location: LCCOMB_X63_Y37_N22
\HD~5251\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5251_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~3039_q\))) # (!\Add2~4_combout\ & (\HD~2783_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2783_q\,
	datad => \HD~3039_q\,
	combout => \HD~5251_combout\);

-- Location: FF_X70_Y45_N11
\HD~3071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3071_q\);

-- Location: FF_X70_Y45_N1
\HD~2815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2815_q\);

-- Location: LCCOMB_X70_Y45_N10
\HD~5252\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5252_combout\ = (\sector[0]~input_o\ & ((\HD~5251_combout\ & (\HD~3071_q\)) # (!\HD~5251_combout\ & ((\HD~2815_q\))))) # (!\sector[0]~input_o\ & (\HD~5251_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5251_combout\,
	datac => \HD~3071_q\,
	datad => \HD~2815_q\,
	combout => \HD~5252_combout\);

-- Location: FF_X69_Y39_N11
\HD~2591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2591_q\);

-- Location: FF_X69_Y39_N25
\HD~2623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2623_q\);

-- Location: LCCOMB_X69_Y39_N10
\HD~5248\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5248_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2623_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2591_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2591_q\,
	datad => \HD~2623_q\,
	combout => \HD~5248_combout\);

-- Location: FF_X65_Y46_N15
\HD~2879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2879_q\);

-- Location: FF_X65_Y46_N29
\HD~2847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2847_q\);

-- Location: LCCOMB_X65_Y46_N14
\HD~5249\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5249_combout\ = (\Add2~4_combout\ & ((\HD~5248_combout\ & (\HD~2879_q\)) # (!\HD~5248_combout\ & ((\HD~2847_q\))))) # (!\Add2~4_combout\ & (\HD~5248_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~5248_combout\,
	datac => \HD~2879_q\,
	datad => \HD~2847_q\,
	combout => \HD~5249_combout\);

-- Location: FF_X67_Y45_N5
\HD~2751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2751_q\);

-- Location: FF_X67_Y45_N7
\HD~3007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3007_q\);

-- Location: FF_X69_Y42_N23
\HD~2719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2719_q\);

-- Location: FF_X69_Y42_N21
\HD~2975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2975_q\);

-- Location: LCCOMB_X69_Y42_N22
\HD~5246\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5246_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~2975_q\))) # (!\Add2~4_combout\ & (\HD~2719_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2719_q\,
	datad => \HD~2975_q\,
	combout => \HD~5246_combout\);

-- Location: LCCOMB_X67_Y45_N6
\HD~5247\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5247_combout\ = (\sector[0]~input_o\ & ((\HD~5246_combout\ & ((\HD~3007_q\))) # (!\HD~5246_combout\ & (\HD~2751_q\)))) # (!\sector[0]~input_o\ & (((\HD~5246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~2751_q\,
	datac => \HD~3007_q\,
	datad => \HD~5246_combout\,
	combout => \HD~5247_combout\);

-- Location: LCCOMB_X59_Y37_N14
\HD~5250\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5250_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\) # (\HD~5247_combout\)))) # (!\Add2~2_combout\ & (\HD~5249_combout\ & (!\Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5249_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~5247_combout\,
	combout => \HD~5250_combout\);

-- Location: FF_X68_Y42_N3
\HD~2655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2655_q\);

-- Location: FF_X68_Y42_N17
\HD~2687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2687_q\);

-- Location: LCCOMB_X68_Y42_N2
\HD~5244\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5244_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~2687_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~2655_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~2655_q\,
	datad => \HD~2687_q\,
	combout => \HD~5244_combout\);

-- Location: FF_X67_Y44_N15
\HD~2943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2943_q\);

-- Location: FF_X67_Y44_N29
\HD~2911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2911_q\);

-- Location: LCCOMB_X67_Y44_N14
\HD~5245\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5245_combout\ = (\Add2~4_combout\ & ((\HD~5244_combout\ & (\HD~2943_q\)) # (!\HD~5244_combout\ & ((\HD~2911_q\))))) # (!\Add2~4_combout\ & (\HD~5244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~5244_combout\,
	datac => \HD~2943_q\,
	datad => \HD~2911_q\,
	combout => \HD~5245_combout\);

-- Location: LCCOMB_X59_Y37_N24
\HD~5253\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5253_combout\ = (\Add2~0_combout\ & ((\HD~5250_combout\ & (\HD~5252_combout\)) # (!\HD~5250_combout\ & ((\HD~5245_combout\))))) # (!\Add2~0_combout\ & (((\HD~5250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5252_combout\,
	datab => \Add2~0_combout\,
	datac => \HD~5250_combout\,
	datad => \HD~5245_combout\,
	combout => \HD~5253_combout\);

-- Location: LCCOMB_X59_Y37_N12
\HD~5264\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5264_combout\ = (!\Add2~8_combout\ & ((\Add2~6_combout\ & ((\HD~5253_combout\))) # (!\Add2~6_combout\ & (\HD~5263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5263_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~5253_combout\,
	combout => \HD~5264_combout\);

-- Location: FF_X59_Y37_N21
\HD~3103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3103_q\);

-- Location: FF_X59_Y37_N11
\HD~3135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~3135_q\);

-- Location: LCCOMB_X59_Y37_N20
\HD~5243\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5243_combout\ = (\HD~3227_combout\ & ((\sector[0]~input_o\ & ((\HD~3135_q\))) # (!\sector[0]~input_o\ & (\HD~3103_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~3227_combout\,
	datac => \HD~3103_q\,
	datad => \HD~3135_q\,
	combout => \HD~5243_combout\);

-- Location: FF_X67_Y47_N11
\HD~2015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2015_q\);

-- Location: FF_X67_Y47_N13
\HD~1759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1759_q\);

-- Location: LCCOMB_X67_Y47_N12
\HD~5239\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5239_combout\ = (\Add2~4_combout\ & ((\HD~2015_q\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~1759_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~2015_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1759_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~5239_combout\);

-- Location: FF_X57_Y40_N15
\HD~2047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~2047_q\);

-- Location: FF_X57_Y40_N13
\HD~1791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1791_q\);

-- Location: LCCOMB_X57_Y40_N14
\HD~5240\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5240_combout\ = (\HD~5239_combout\ & (((\HD~2047_q\)) # (!\sector[0]~input_o\))) # (!\HD~5239_combout\ & (\sector[0]~input_o\ & ((\HD~1791_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5239_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~2047_q\,
	datad => \HD~1791_q\,
	combout => \HD~5240_combout\);

-- Location: FF_X61_Y45_N5
\HD~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~735_q\);

-- Location: FF_X61_Y45_N3
\HD~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~991_q\);

-- Location: LCCOMB_X61_Y45_N4
\HD~5232\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5232_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~991_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~735_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~735_q\,
	datad => \HD~991_q\,
	combout => \HD~5232_combout\);

-- Location: FF_X58_Y38_N31
\HD~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1023_q\);

-- Location: FF_X58_Y38_N21
\HD~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~767_q\);

-- Location: LCCOMB_X58_Y38_N30
\HD~5233\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5233_combout\ = (\sector[0]~input_o\ & ((\HD~5232_combout\ & (\HD~1023_q\)) # (!\HD~5232_combout\ & ((\HD~767_q\))))) # (!\sector[0]~input_o\ & (\HD~5232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~5232_combout\,
	datac => \HD~1023_q\,
	datad => \HD~767_q\,
	combout => \HD~5233_combout\);

-- Location: FF_X61_Y43_N3
\HD~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~479_q\);

-- Location: FF_X61_Y43_N29
\HD~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~223_q\);

-- Location: LCCOMB_X61_Y43_N28
\HD~5236\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5236_combout\ = (\sector[0]~input_o\ & (((\Add2~4_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & (\HD~479_q\)) # (!\Add2~4_combout\ & ((\HD~223_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD~479_q\,
	datac => \HD~223_q\,
	datad => \Add2~4_combout\,
	combout => \HD~5236_combout\);

-- Location: FF_X60_Y42_N21
\HD~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~255_q\);

-- Location: FF_X60_Y42_N23
\HD~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~511_q\);

-- Location: LCCOMB_X60_Y42_N22
\HD~5237\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5237_combout\ = (\HD~5236_combout\ & (((\HD~511_q\) # (!\sector[0]~input_o\)))) # (!\HD~5236_combout\ & (\HD~255_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5236_combout\,
	datab => \HD~255_q\,
	datac => \HD~511_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~5237_combout\);

-- Location: FF_X56_Y42_N13
\HD~1279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1279_q\);

-- Location: FF_X54_Y38_N13
\HD~1247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1247_q\);

-- Location: FF_X54_Y38_N11
\HD~1503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1503_q\);

-- Location: LCCOMB_X54_Y38_N12
\HD~5234\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5234_combout\ = (\Add2~4_combout\ & ((\sector[0]~input_o\) # ((\HD~1503_q\)))) # (!\Add2~4_combout\ & (!\sector[0]~input_o\ & (\HD~1247_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1247_q\,
	datad => \HD~1503_q\,
	combout => \HD~5234_combout\);

-- Location: FF_X56_Y42_N15
\HD~1535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1535_q\);

-- Location: LCCOMB_X56_Y42_N14
\HD~5235\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5235_combout\ = (\HD~5234_combout\ & (((\HD~1535_q\) # (!\sector[0]~input_o\)))) # (!\HD~5234_combout\ & (\HD~1279_q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1279_q\,
	datab => \HD~5234_combout\,
	datac => \HD~1535_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~5235_combout\);

-- Location: LCCOMB_X59_Y37_N28
\HD~5238\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5238_combout\ = (\Add2~8_combout\ & (((\HD~5235_combout\) # (\Add2~6_combout\)))) # (!\Add2~8_combout\ & (\HD~5237_combout\ & ((!\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \HD~5237_combout\,
	datac => \HD~5235_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5238_combout\);

-- Location: LCCOMB_X59_Y37_N22
\HD~5241\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5241_combout\ = (\Add2~6_combout\ & ((\HD~5238_combout\ & (\HD~5240_combout\)) # (!\HD~5238_combout\ & ((\HD~5233_combout\))))) # (!\Add2~6_combout\ & (((\HD~5238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5240_combout\,
	datac => \HD~5233_combout\,
	datad => \HD~5238_combout\,
	combout => \HD~5241_combout\);

-- Location: FF_X68_Y34_N23
\HD~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~671_q\);

-- Location: LCCOMB_X68_Y34_N28
\HD~927feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~927feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD~927feeder_combout\);

-- Location: FF_X68_Y34_N29
\HD~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~927feeder_combout\,
	ena => \HD~5368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~927_q\);

-- Location: LCCOMB_X68_Y34_N22
\HD~5201\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5201_combout\ = (\sector[0]~input_o\ & (\Add2~4_combout\)) # (!\sector[0]~input_o\ & ((\Add2~4_combout\ & ((\HD~927_q\))) # (!\Add2~4_combout\ & (\HD~671_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~671_q\,
	datad => \HD~927_q\,
	combout => \HD~5201_combout\);

-- Location: FF_X67_Y32_N7
\HD~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~959_q\);

-- Location: FF_X67_Y32_N21
\HD~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~703_q\);

-- Location: LCCOMB_X67_Y32_N6
\HD~5202\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5202_combout\ = (\HD~5201_combout\ & (((\HD~959_q\)) # (!\sector[0]~input_o\))) # (!\HD~5201_combout\ & (\sector[0]~input_o\ & ((\HD~703_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5201_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~959_q\,
	datad => \HD~703_q\,
	combout => \HD~5202_combout\);

-- Location: FF_X59_Y33_N11
\HD~1727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1727_q\);

-- Location: FF_X59_Y33_N29
\HD~1983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1983_q\);

-- Location: FF_X60_Y40_N23
\HD~1951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1951_q\);

-- Location: FF_X60_Y40_N25
\HD~1695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1695_q\);

-- Location: LCCOMB_X60_Y40_N24
\HD~5208\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5208_combout\ = (\Add2~4_combout\ & ((\HD~1951_q\) # ((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & (((\HD~1695_q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1951_q\,
	datab => \Add2~4_combout\,
	datac => \HD~1695_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~5208_combout\);

-- Location: LCCOMB_X59_Y33_N28
\HD~5209\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5209_combout\ = (\sector[0]~input_o\ & ((\HD~5208_combout\ & ((\HD~1983_q\))) # (!\HD~5208_combout\ & (\HD~1727_q\)))) # (!\sector[0]~input_o\ & (((\HD~5208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~1727_q\,
	datab => \sector[0]~input_o\,
	datac => \HD~1983_q\,
	datad => \HD~5208_combout\,
	combout => \HD~5209_combout\);

-- Location: FF_X59_Y43_N7
\HD~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~159_q\);

-- Location: FF_X59_Y43_N29
\HD~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~191_q\);

-- Location: LCCOMB_X59_Y43_N6
\HD~5205\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5205_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~191_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~159_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~159_q\,
	datad => \HD~191_q\,
	combout => \HD~5205_combout\);

-- Location: FF_X59_Y35_N5
\HD~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~447_q\);

-- Location: FF_X59_Y35_N11
\HD~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~415_q\);

-- Location: LCCOMB_X59_Y35_N4
\HD~5206\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5206_combout\ = (\Add2~4_combout\ & ((\HD~5205_combout\ & (\HD~447_q\)) # (!\HD~5205_combout\ & ((\HD~415_q\))))) # (!\Add2~4_combout\ & (\HD~5205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~5205_combout\,
	datac => \HD~447_q\,
	datad => \HD~415_q\,
	combout => \HD~5206_combout\);

-- Location: FF_X56_Y35_N15
\HD~1183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1183_q\);

-- Location: LCCOMB_X56_Y35_N20
\HD~1215feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1215feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD~1215feeder_combout\);

-- Location: FF_X56_Y35_N21
\HD~1215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1215feeder_combout\,
	ena => \HD~5288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1215_q\);

-- Location: LCCOMB_X56_Y35_N14
\HD~5203\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5203_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1215_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1183_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1183_q\,
	datad => \HD~1215_q\,
	combout => \HD~5203_combout\);

-- Location: FF_X58_Y35_N15
\HD~1471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5321_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1471_q\);

-- Location: FF_X58_Y35_N29
\HD~1439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1439_q\);

-- Location: LCCOMB_X58_Y35_N14
\HD~5204\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5204_combout\ = (\HD~5203_combout\ & (((\HD~1471_q\)) # (!\Add2~4_combout\))) # (!\HD~5203_combout\ & (\Add2~4_combout\ & ((\HD~1439_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5203_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1471_q\,
	datad => \HD~1439_q\,
	combout => \HD~5204_combout\);

-- Location: LCCOMB_X59_Y35_N6
\HD~5207\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5207_combout\ = (\Add2~6_combout\ & (\Add2~8_combout\)) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~5204_combout\))) # (!\Add2~8_combout\ & (\HD~5206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~8_combout\,
	datac => \HD~5206_combout\,
	datad => \HD~5204_combout\,
	combout => \HD~5207_combout\);

-- Location: LCCOMB_X59_Y33_N22
\HD~5210\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5210_combout\ = (\HD~5207_combout\ & (((\HD~5209_combout\) # (!\Add2~6_combout\)))) # (!\HD~5207_combout\ & (\HD~5202_combout\ & ((\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5202_combout\,
	datab => \HD~5209_combout\,
	datac => \HD~5207_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5210_combout\);

-- Location: FF_X61_Y38_N19
\HD~1663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1663_q\);

-- Location: FF_X61_Y38_N29
\HD~1151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1151_q\);

-- Location: LCCOMB_X61_Y38_N28
\HD~5218\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5218_combout\ = (\Add2~4_combout\ & (((\Add2~6_combout\)))) # (!\Add2~4_combout\ & ((\Add2~6_combout\ & (\HD~1663_q\)) # (!\Add2~6_combout\ & ((\HD~1151_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~1663_q\,
	datac => \HD~1151_q\,
	datad => \Add2~6_combout\,
	combout => \HD~5218_combout\);

-- Location: FF_X72_Y39_N15
\HD~1919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1919_q\);

-- Location: FF_X72_Y39_N13
\HD~1407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1407_q\);

-- Location: LCCOMB_X72_Y39_N14
\HD~5219\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5219_combout\ = (\HD~5218_combout\ & (((\HD~1919_q\)) # (!\Add2~4_combout\))) # (!\HD~5218_combout\ & (\Add2~4_combout\ & ((\HD~1407_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5218_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1919_q\,
	datad => \HD~1407_q\,
	combout => \HD~5219_combout\);

-- Location: FF_X66_Y39_N13
\HD~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~351_q\);

-- Location: FF_X66_Y39_N31
\HD~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~863_q\);

-- Location: FF_X72_Y35_N23
\HD~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~95_q\);

-- Location: FF_X72_Y35_N29
\HD~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~607_q\);

-- Location: LCCOMB_X72_Y35_N22
\HD~5215\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5215_combout\ = (\Add2~4_combout\ & (\Add2~6_combout\)) # (!\Add2~4_combout\ & ((\Add2~6_combout\ & ((\HD~607_q\))) # (!\Add2~6_combout\ & (\HD~95_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~95_q\,
	datad => \HD~607_q\,
	combout => \HD~5215_combout\);

-- Location: LCCOMB_X66_Y39_N30
\HD~5216\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5216_combout\ = (\Add2~4_combout\ & ((\HD~5215_combout\ & ((\HD~863_q\))) # (!\HD~5215_combout\ & (\HD~351_q\)))) # (!\Add2~4_combout\ & (((\HD~5215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~351_q\,
	datab => \Add2~4_combout\,
	datac => \HD~863_q\,
	datad => \HD~5215_combout\,
	combout => \HD~5216_combout\);

-- Location: FF_X70_Y35_N23
\HD~1119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1119_q\);

-- Location: FF_X70_Y35_N29
\HD~1631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1631_q\);

-- Location: LCCOMB_X70_Y35_N22
\HD~5213\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5213_combout\ = (\Add2~4_combout\ & (\Add2~6_combout\)) # (!\Add2~4_combout\ & ((\Add2~6_combout\ & ((\HD~1631_q\))) # (!\Add2~6_combout\ & (\HD~1119_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add2~6_combout\,
	datac => \HD~1119_q\,
	datad => \HD~1631_q\,
	combout => \HD~5213_combout\);

-- Location: FF_X66_Y40_N27
\HD~1887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1887_q\);

-- Location: FF_X66_Y40_N1
\HD~1375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1375_q\);

-- Location: LCCOMB_X66_Y40_N26
\HD~5214\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5214_combout\ = (\HD~5213_combout\ & (((\HD~1887_q\)) # (!\Add2~4_combout\))) # (!\HD~5213_combout\ & (\Add2~4_combout\ & ((\HD~1375_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5213_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~1887_q\,
	datad => \HD~1375_q\,
	combout => \HD~5214_combout\);

-- Location: LCCOMB_X66_Y40_N28
\HD~5217\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5217_combout\ = (\sector[0]~input_o\ & (((\Add2~8_combout\)))) # (!\sector[0]~input_o\ & ((\Add2~8_combout\ & ((\HD~5214_combout\))) # (!\Add2~8_combout\ & (\HD~5216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5216_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~5214_combout\,
	datad => \Add2~8_combout\,
	combout => \HD~5217_combout\);

-- Location: FF_X65_Y42_N31
\HD~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~127_q\);

-- Location: FF_X65_Y42_N29
\HD~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~639_q\);

-- Location: LCCOMB_X65_Y42_N30
\HD~5211\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5211_combout\ = (\Add2~6_combout\ & ((\Add2~4_combout\) # ((\HD~639_q\)))) # (!\Add2~6_combout\ & (!\Add2~4_combout\ & (\HD~127_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~127_q\,
	datad => \HD~639_q\,
	combout => \HD~5211_combout\);

-- Location: FF_X65_Y41_N31
\HD~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~895_q\);

-- Location: FF_X65_Y41_N21
\HD~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~383_q\);

-- Location: LCCOMB_X65_Y41_N30
\HD~5212\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5212_combout\ = (\HD~5211_combout\ & (((\HD~895_q\)) # (!\Add2~4_combout\))) # (!\HD~5211_combout\ & (\Add2~4_combout\ & ((\HD~383_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5211_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~895_q\,
	datad => \HD~383_q\,
	combout => \HD~5212_combout\);

-- Location: LCCOMB_X66_Y40_N14
\HD~5220\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5220_combout\ = (\HD~5217_combout\ & ((\HD~5219_combout\) # ((!\sector[0]~input_o\)))) # (!\HD~5217_combout\ & (((\sector[0]~input_o\ & \HD~5212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5219_combout\,
	datab => \HD~5217_combout\,
	datac => \sector[0]~input_o\,
	datad => \HD~5212_combout\,
	combout => \HD~5220_combout\);

-- Location: FF_X63_Y32_N21
\HD~1567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1567_q\);

-- Location: FF_X63_Y32_N11
\HD~1599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1599_q\);

-- Location: LCCOMB_X63_Y32_N20
\HD~5228\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5228_combout\ = (\sector[0]~input_o\ & ((\Add2~4_combout\) # ((\HD~1599_q\)))) # (!\sector[0]~input_o\ & (!\Add2~4_combout\ & (\HD~1567_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Add2~4_combout\,
	datac => \HD~1567_q\,
	datad => \HD~1599_q\,
	combout => \HD~5228_combout\);

-- Location: FF_X65_Y32_N31
\HD~1855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1855_q\);

-- Location: FF_X65_Y32_N13
\HD~1823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1823_q\);

-- Location: LCCOMB_X65_Y32_N30
\HD~5229\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5229_combout\ = (\Add2~4_combout\ & ((\HD~5228_combout\ & (\HD~1855_q\)) # (!\HD~5228_combout\ & ((\HD~1823_q\))))) # (!\Add2~4_combout\ & (\HD~5228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~5228_combout\,
	datac => \HD~1855_q\,
	datad => \HD~1823_q\,
	combout => \HD~5229_combout\);

-- Location: FF_X65_Y33_N5
\HD~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~799_q\);

-- Location: FF_X65_Y33_N23
\HD~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~831_q\);

-- Location: FF_X66_Y41_N29
\HD~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~543_q\);

-- Location: FF_X66_Y41_N19
\HD~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~575_q\);

-- Location: LCCOMB_X66_Y41_N28
\HD~5221\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5221_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~575_q\))) # (!\sector[0]~input_o\ & (\HD~543_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~543_q\,
	datad => \HD~575_q\,
	combout => \HD~5221_combout\);

-- Location: LCCOMB_X65_Y33_N22
\HD~5222\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5222_combout\ = (\Add2~4_combout\ & ((\HD~5221_combout\ & ((\HD~831_q\))) # (!\HD~5221_combout\ & (\HD~799_q\)))) # (!\Add2~4_combout\ & (((\HD~5221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~799_q\,
	datab => \Add2~4_combout\,
	datac => \HD~831_q\,
	datad => \HD~5221_combout\,
	combout => \HD~5222_combout\);

-- Location: FF_X58_Y43_N5
\HD~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~63_q\);

-- Location: FF_X58_Y43_N15
\HD~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~31_q\);

-- Location: LCCOMB_X58_Y43_N14
\HD~5225\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5225_combout\ = (\Add2~4_combout\ & (((\sector[0]~input_o\)))) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & (\HD~63_q\)) # (!\sector[0]~input_o\ & ((\HD~31_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~63_q\,
	datac => \HD~31_q\,
	datad => \sector[0]~input_o\,
	combout => \HD~5225_combout\);

-- Location: FF_X63_Y33_N29
\HD~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~319_q\);

-- Location: LCCOMB_X63_Y33_N10
\HD~287feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~287feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD~287feeder_combout\);

-- Location: FF_X63_Y33_N11
\HD~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~287feeder_combout\,
	ena => \HD~5279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~287_q\);

-- Location: LCCOMB_X63_Y33_N28
\HD~5226\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5226_combout\ = (\HD~5225_combout\ & (((\HD~319_q\)) # (!\Add2~4_combout\))) # (!\HD~5225_combout\ & (\Add2~4_combout\ & ((\HD~287_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5225_combout\,
	datab => \Add2~4_combout\,
	datac => \HD~319_q\,
	datad => \HD~287_q\,
	combout => \HD~5226_combout\);

-- Location: FF_X61_Y32_N31
\HD~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1055_q\);

-- Location: LCCOMB_X61_Y32_N4
\HD~1087feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1087feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD~1087feeder_combout\);

-- Location: FF_X61_Y32_N5
\HD~1087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1087feeder_combout\,
	ena => \HD~5292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1087_q\);

-- Location: LCCOMB_X61_Y32_N30
\HD~5223\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5223_combout\ = (\Add2~4_combout\ & (\sector[0]~input_o\)) # (!\Add2~4_combout\ & ((\sector[0]~input_o\ & ((\HD~1087_q\))) # (!\sector[0]~input_o\ & (\HD~1055_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD~1055_q\,
	datad => \HD~1087_q\,
	combout => \HD~5223_combout\);

-- Location: FF_X63_Y35_N31
\HD~1343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1343_q\);

-- Location: FF_X63_Y35_N29
\HD~1311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD~5277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD~1311_q\);

-- Location: LCCOMB_X63_Y35_N30
\HD~5224\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5224_combout\ = (\Add2~4_combout\ & ((\HD~5223_combout\ & (\HD~1343_q\)) # (!\HD~5223_combout\ & ((\HD~1311_q\))))) # (!\Add2~4_combout\ & (\HD~5223_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \HD~5223_combout\,
	datac => \HD~1343_q\,
	datad => \HD~1311_q\,
	combout => \HD~5224_combout\);

-- Location: LCCOMB_X59_Y37_N30
\HD~5227\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5227_combout\ = (\Add2~6_combout\ & (((\Add2~8_combout\)))) # (!\Add2~6_combout\ & ((\Add2~8_combout\ & ((\HD~5224_combout\))) # (!\Add2~8_combout\ & (\HD~5226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \HD~5226_combout\,
	datac => \Add2~8_combout\,
	datad => \HD~5224_combout\,
	combout => \HD~5227_combout\);

-- Location: LCCOMB_X59_Y37_N16
\HD~5230\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5230_combout\ = (\HD~5227_combout\ & ((\HD~5229_combout\) # ((!\Add2~6_combout\)))) # (!\HD~5227_combout\ & (((\HD~5222_combout\ & \Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5229_combout\,
	datab => \HD~5222_combout\,
	datac => \HD~5227_combout\,
	datad => \Add2~6_combout\,
	combout => \HD~5230_combout\);

-- Location: LCCOMB_X59_Y37_N26
\HD~5231\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5231_combout\ = (\Add2~2_combout\ & (((\Add2~0_combout\)))) # (!\Add2~2_combout\ & ((\Add2~0_combout\ & (\HD~5220_combout\)) # (!\Add2~0_combout\ & ((\HD~5230_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5220_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~0_combout\,
	datad => \HD~5230_combout\,
	combout => \HD~5231_combout\);

-- Location: LCCOMB_X59_Y37_N8
\HD~5242\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5242_combout\ = (\HD~5231_combout\ & ((\HD~5241_combout\) # ((!\Add2~2_combout\)))) # (!\HD~5231_combout\ & (((\HD~5210_combout\ & \Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5241_combout\,
	datab => \HD~5210_combout\,
	datac => \HD~5231_combout\,
	datad => \Add2~2_combout\,
	combout => \HD~5242_combout\);

-- Location: LCCOMB_X59_Y37_N6
\HD~5265\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5265_combout\ = (\Add2~10_combout\ & ((\HD~5264_combout\) # ((\HD~5243_combout\)))) # (!\Add2~10_combout\ & (((\HD~5242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~5264_combout\,
	datab => \HD~5243_combout\,
	datac => \HD~5242_combout\,
	datad => \Add2~10_combout\,
	combout => \HD~5265_combout\);

-- Location: IOIBUF_X115_Y37_N8
\track[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(6),
	o => \track[6]~input_o\);

-- Location: IOIBUF_X115_Y37_N1
\sector[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(7),
	o => \sector[7]~input_o\);

-- Location: IOIBUF_X31_Y73_N8
\sector[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(8),
	o => \sector[8]~input_o\);

-- Location: IOIBUF_X69_Y0_N1
\sector[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(9),
	o => \sector[9]~input_o\);

-- Location: IOIBUF_X107_Y0_N1
\sector[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(10),
	o => \sector[10]~input_o\);

-- Location: IOIBUF_X102_Y0_N22
\sector[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(11),
	o => \sector[11]~input_o\);

-- Location: IOIBUF_X27_Y73_N15
\sector[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(12),
	o => \sector[12]~input_o\);

-- Location: IOIBUF_X31_Y73_N1
\sector[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(13),
	o => \sector[13]~input_o\);

ww_output_hard_drive(0) <= \output_hard_drive[0]~output_o\;

ww_output_hard_drive(1) <= \output_hard_drive[1]~output_o\;

ww_output_hard_drive(2) <= \output_hard_drive[2]~output_o\;

ww_output_hard_drive(3) <= \output_hard_drive[3]~output_o\;

ww_output_hard_drive(4) <= \output_hard_drive[4]~output_o\;

ww_output_hard_drive(5) <= \output_hard_drive[5]~output_o\;

ww_output_hard_drive(6) <= \output_hard_drive[6]~output_o\;

ww_output_hard_drive(7) <= \output_hard_drive[7]~output_o\;

ww_output_hard_drive(8) <= \output_hard_drive[8]~output_o\;

ww_output_hard_drive(9) <= \output_hard_drive[9]~output_o\;

ww_output_hard_drive(10) <= \output_hard_drive[10]~output_o\;

ww_output_hard_drive(11) <= \output_hard_drive[11]~output_o\;

ww_output_hard_drive(12) <= \output_hard_drive[12]~output_o\;

ww_output_hard_drive(13) <= \output_hard_drive[13]~output_o\;

ww_output_hard_drive(14) <= \output_hard_drive[14]~output_o\;

ww_output_hard_drive(15) <= \output_hard_drive[15]~output_o\;

ww_output_hard_drive(16) <= \output_hard_drive[16]~output_o\;

ww_output_hard_drive(17) <= \output_hard_drive[17]~output_o\;

ww_output_hard_drive(18) <= \output_hard_drive[18]~output_o\;

ww_output_hard_drive(19) <= \output_hard_drive[19]~output_o\;

ww_output_hard_drive(20) <= \output_hard_drive[20]~output_o\;

ww_output_hard_drive(21) <= \output_hard_drive[21]~output_o\;

ww_output_hard_drive(22) <= \output_hard_drive[22]~output_o\;

ww_output_hard_drive(23) <= \output_hard_drive[23]~output_o\;

ww_output_hard_drive(24) <= \output_hard_drive[24]~output_o\;

ww_output_hard_drive(25) <= \output_hard_drive[25]~output_o\;

ww_output_hard_drive(26) <= \output_hard_drive[26]~output_o\;

ww_output_hard_drive(27) <= \output_hard_drive[27]~output_o\;

ww_output_hard_drive(28) <= \output_hard_drive[28]~output_o\;

ww_output_hard_drive(29) <= \output_hard_drive[29]~output_o\;

ww_output_hard_drive(30) <= \output_hard_drive[30]~output_o\;

ww_output_hard_drive(31) <= \output_hard_drive[31]~output_o\;
END structure;


