###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-04.ucsd.edu)
#  Generated on:      Fri Mar 21 07:07:02 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[15]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[15] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.583
= Slack Time                   -0.783
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.080
     = Beginpoint Arrival Time       1.080
     +--------------------------------------------------------------------------------+ 
     |     Instance      |       Arc        |    Cell    | Delay | Arrival | Required | 
     |                   |                  |            |       |  Time   |   Time   | 
     |-------------------+------------------+------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^            |            |       |   1.080 |    0.297 | 
     | psum_mem_instance | CLK ^ -> Q[15] ^ | sram_w16_2 | 0.380 |   1.460 |    0.677 | 
     | FE_OFC226_out_15_ | I ^ -> Z ^       | BUFFD16    | 0.119 |   1.579 |    0.796 | 
     |                   | out[15] ^        |            | 0.004 |   1.583 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[14]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[14] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.580
= Slack Time                   -0.780
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.080
     = Beginpoint Arrival Time       1.080
     +--------------------------------------------------------------------------------+ 
     |     Instance      |       Arc        |    Cell    | Delay | Arrival | Required | 
     |                   |                  |            |       |  Time   |   Time   | 
     |-------------------+------------------+------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^            |            |       |   1.080 |    0.300 | 
     | psum_mem_instance | CLK ^ -> Q[14] ^ | sram_w16_2 | 0.390 |   1.470 |    0.690 | 
     | FE_OFC228_out_14_ | I ^ -> Z ^       | BUFFD16    | 0.106 |   1.576 |    0.796 | 
     |                   | out[14] ^        |            | 0.004 |   1.580 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[25]                 (v) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[25] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.577
= Slack Time                   -0.777
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.080
     = Beginpoint Arrival Time       1.080
     +--------------------------------------------------------------------------------+ 
     |     Instance      |       Arc        |    Cell    | Delay | Arrival | Required | 
     |                   |                  |            |       |  Time   |   Time   | 
     |-------------------+------------------+------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^            |            |       |   1.080 |    0.303 | 
     | psum_mem_instance | CLK ^ -> Q[25] v | sram_w16_2 | 0.388 |   1.468 |    0.690 | 
     | FE_OFC206_out_25_ | I v -> Z v       | BUFFD16    | 0.066 |   1.533 |    0.756 | 
     |                   | out[25] v        |            | 0.044 |   1.577 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[153]                 (v) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[153] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.577
= Slack Time                   -0.777
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.080
     = Beginpoint Arrival Time       1.080
     +---------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |    Cell    | Delay | Arrival | Required | 
     |                   |                   |            |       |  Time   |   Time   | 
     |-------------------+-------------------+------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |            |       |   1.080 |    0.303 | 
     | psum_mem_instance | CLK ^ -> Q[153] v | sram_w16_2 | 0.388 |   1.468 |    0.691 | 
     | FE_OFC24_out_153_ | I v -> Z v        | BUFFD16    | 0.067 |   1.535 |    0.759 | 
     |                   | out[153] v        |            | 0.041 |   1.577 |    0.800 | 
     +---------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[145]                 (v) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[145] (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.576
= Slack Time                   -0.776
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.080
     = Beginpoint Arrival Time       1.080
     +---------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |    Cell    | Delay | Arrival | Required | 
     |                   |                   |            |       |  Time   |   Time   | 
     |-------------------+-------------------+------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |            |       |   1.080 |    0.304 | 
     | psum_mem_instance | CLK ^ -> Q[145] v | sram_w16_2 | 0.389 |   1.469 |    0.694 | 
     | FE_OFC40_out_145_ | I v -> Z v        | BUFFD16    | 0.062 |   1.531 |    0.756 | 
     |                   | out[145] v        |            | 0.044 |   1.576 |    0.800 | 
     +---------------------------------------------------------------------------------+ 

