Running: D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/aes_encdec_tb_isim_beh.exe -prj C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/aes_encdec_tb_beh.prj work.aes_encdec_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/sbox.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/mixcolumns.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/key_ram.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/key_expand.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/inv_sbox.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/inv_mixcolumns.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/round_counter.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/key_scheduler.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/encrypt.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/decrypt.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/clock_divider.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/aes_encdec.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/aes_encdec_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package numeric_std
Compiling architecture behavioral of entity sbox_shift [sbox_shift_default]
Compiling architecture behavioral of entity mixcolumns [mixcolumns_default]
Compiling architecture behavioral of entity encrypt [encrypt_default]
Compiling architecture behavioral of entity inv_mixcolumns [inv_mixcolumns_default]
Compiling architecture behavioral of entity inv_sbox [inv_sbox_default]
Compiling architecture behavioral of entity decrypt [decrypt_default]
Compiling architecture behavioral of entity key_ram [key_ram_default]
Compiling architecture behavioral of entity key_expand [key_expand_default]
Compiling architecture behavioral of entity key_scheduler [key_scheduler_default]
Compiling architecture behavioral of entity round_counter [round_counter_default]
Compiling architecture bhv of entity Clock_Divider [clock_divider_default]
Compiling architecture behavioral of entity aes_encdec [aes_encdec_default]
Compiling architecture behavior of entity aes_encdec_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 29 VHDL Units
Built simulation executable C:/Users/HP/Desktop/University/Academics/Capstone/aes128_vhdl/aes128_v4/aes_encdec_tb_isim_beh.exe
Fuse Memory Usage: 50820 KB
Fuse CPU Usage: 764 ms
