

================================================================
== Vivado HLS Report for 'pooling2d_cl_ss_ap_fixed_ap_fixed_config15_s'
================================================================
* Date:           Thu Aug 11 23:25:07 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.835 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    11126|    11126| 55.630 us | 55.630 us |  11126|  11126|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    10266|    10266|      1711|          -|          -|     6|    no    |
        | + Loop 1.1      |      792|      792|        66|          -|          -|    12|    no    |
        |  ++ Loop 1.1.1  |       64|       64|         1|          -|          -|    64|    no    |
        | + Loop 1.2      |       64|       64|         1|          -|          -|    64|    no    |
        | + Loop 1.3      |      786|      786|       131|          -|          -|     6|    no    |
        |  ++ Loop 1.3.1  |       64|       64|         1|          -|          -|    64|    no    |
        | + Loop 1.4      |       64|       64|         1|          -|          -|    64|    no    |
        |- Loop 2         |      858|      858|        66|          -|          -|    13|    no    |
        | + Loop 2.1      |       64|       64|         1|          -|          -|    64|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      824|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        3|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|     1345|     -|
|Register             |        -|      -|      163|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        3|      0|      163|     2169|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |memory2_V_U    |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpb2s  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |memory1_0_V_U  |pooling2d_cl_ss_ap_fixed_ap_fixed_config15_s_memory1_0_V      |        1|  0|   0|    0|   448|   16|     1|         7168|
    |memory1_1_V_U  |pooling2d_cl_ss_ap_fixed_ap_fixed_config15_s_memory1_1_V      |        1|  0|   0|    0|   384|   16|     1|         6144|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                              |        3|  0|   0|    0|   896|   48|     3|        14336|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_fu_2019_p2    |     +    |      0|  0|  10|          10|          10|
    |i_fu_1959_p2            |     +    |      0|  0|   4|           3|           1|
    |j_2_fu_1971_p2          |     +    |      0|  0|   6|           4|           1|
    |j_3_fu_2048_p2          |     +    |      0|  0|   4|           3|           1|
    |j_fu_3048_p2            |     +    |      0|  0|   6|           4|           1|
    |k_2_fu_2036_p2          |     +    |      0|  0|   7|           7|           1|
    |k_3_fu_2009_p2          |     +    |      0|  0|   7|           7|           1|
    |k_4_fu_3036_p2          |     +    |      0|  0|   7|           7|           1|
    |k_5_fu_2060_p2          |     +    |      0|  0|   7|           7|           1|
    |k_fu_3060_p2            |     +    |      0|  0|   7|           7|           1|
    |ap_block_state4         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state73        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state75        |    and   |      0|  0|   2|           1|           1|
    |grp_fu_1906_p2          |   icmp   |      0|  0|  13|          16|          16|
    |grp_fu_1920_p2          |   icmp   |      0|  0|  13|          16|          16|
    |grp_fu_1938_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln628_fu_1953_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln630_fu_1965_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln631_fu_2003_p2   |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln637_fu_2030_p2   |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln646_fu_2042_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln647_fu_2054_p2   |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln668_fu_3030_p2   |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln675_fu_3042_p2   |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln676_fu_3054_p2   |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10        |    or    |      0|  0|   2|           1|           1|
    |or_ln203_31_fu_2100_p2  |    or    |      0|  0|   9|           9|           2|
    |or_ln203_32_fu_2115_p2  |    or    |      0|  0|   9|           9|           2|
    |or_ln203_33_fu_2130_p2  |    or    |      0|  0|   9|           9|           3|
    |or_ln203_34_fu_2145_p2  |    or    |      0|  0|   9|           9|           3|
    |or_ln203_35_fu_2160_p2  |    or    |      0|  0|   9|           9|           3|
    |or_ln203_36_fu_2175_p2  |    or    |      0|  0|   9|           9|           3|
    |or_ln203_37_fu_2190_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_38_fu_2205_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_39_fu_2220_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_40_fu_2235_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_41_fu_2250_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_42_fu_2265_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_43_fu_2280_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_44_fu_2295_p2  |    or    |      0|  0|   9|           9|           4|
    |or_ln203_45_fu_2310_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_46_fu_2325_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_47_fu_2340_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_48_fu_2355_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_49_fu_2370_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_50_fu_2385_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_51_fu_2400_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_52_fu_2415_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_53_fu_2430_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_54_fu_2445_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_55_fu_2460_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_56_fu_2475_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_57_fu_2490_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_58_fu_2505_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_59_fu_2520_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_60_fu_2535_p2  |    or    |      0|  0|   9|           9|           5|
    |or_ln203_61_fu_2550_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_62_fu_2565_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_63_fu_2580_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_64_fu_2595_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_65_fu_2610_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_66_fu_2625_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_67_fu_2640_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_68_fu_2655_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_69_fu_2670_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_70_fu_2685_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_71_fu_2700_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_72_fu_2715_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_73_fu_2730_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_74_fu_2745_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_75_fu_2760_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_76_fu_2775_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_77_fu_2790_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_78_fu_2805_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_79_fu_2820_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_80_fu_2835_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_81_fu_2850_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_82_fu_2865_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_83_fu_2880_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_84_fu_2895_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_85_fu_2910_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_86_fu_2925_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_87_fu_2940_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_88_fu_2955_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_89_fu_2970_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_90_fu_2985_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_91_fu_3000_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_92_fu_3015_p2  |    or    |      0|  0|   9|           9|           6|
    |or_ln203_fu_2085_p2     |    or    |      0|  0|   9|           9|           1|
    |grp_fu_1912_p3          |  select  |      0|  0|  16|           1|          16|
    |grp_fu_1926_p3          |  select  |      0|  0|  16|           1|          16|
    |res_V_V_din             |  select  |      0|  0|  16|           1|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 824|         733|         496|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  337|         76|    1|         76|
    |ap_done               |    9|          2|    1|          2|
    |data_V_V_blk_n        |    9|          2|    1|          2|
    |i_0_reg_1806          |    9|          2|    3|          6|
    |j11_0_reg_1884        |    9|          2|    4|          8|
    |j7_0_reg_1850         |    9|          2|    3|          6|
    |j_0_reg_1817          |    9|          2|    4|          8|
    |k10_0_reg_1873        |    9|          2|    7|         14|
    |k12_0_reg_1895        |    9|          2|    7|         14|
    |k6_0_reg_1839         |    9|          2|    7|         14|
    |k8_0_reg_1862         |    9|          2|    7|         14|
    |k_0_reg_1828          |    9|          2|    7|         14|
    |memory1_0_V_address0  |  297|         66|    9|        594|
    |memory1_1_V_address0  |  297|         66|    9|        594|
    |memory2_V_address0    |  297|         66|    6|        396|
    |real_start            |    9|          2|    1|          2|
    |res_V_V_blk_n         |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 | 1345|        300|   78|       1766|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  75|   0|   75|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |i_0_reg_1806          |   3|   0|    3|          0|
    |i_reg_3389            |   3|   0|    3|          0|
    |j11_0_reg_1884        |   4|   0|    4|          0|
    |j7_0_reg_1850         |   3|   0|    3|          0|
    |j_0_reg_1817          |   4|   0|    4|          0|
    |j_2_reg_3397          |   4|   0|    4|          0|
    |j_3_reg_3430          |   3|   0|    3|          0|
    |j_reg_4161            |   4|   0|    4|          0|
    |k10_0_reg_1873        |   7|   0|    7|          0|
    |k12_0_reg_1895        |   7|   0|    7|          0|
    |k6_0_reg_1839         |   7|   0|    7|          0|
    |k8_0_reg_1862         |   7|   0|    7|          0|
    |k_0_reg_1828          |   7|   0|    7|          0|
    |reg_1934              |  16|   0|   16|          0|
    |start_once_reg        |   1|   0|    1|          0|
    |tmp_s_reg_3443        |   3|   0|    9|          6|
    |trunc_ln203_reg_3402  |   1|   0|    1|          0|
    |zext_ln631_reg_3406   |   3|   0|   10|          7|
    +----------------------+----+----+-----+-----------+
    |Total                 | 163|   0|  176|         13|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed,config15> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed,config15> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed,config15> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed,config15> | return value |
|ap_done           | out |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed,config15> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed,config15> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed,config15> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed,config15> | return value |
|start_out         | out |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed,config15> | return value |
|start_write       | out |    1| ap_ctrl_hs | pooling2d_cl_ss<ap_fixed,ap_fixed,config15> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                   data_V_V                  |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_V                  |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                   data_V_V                  |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                   res_V_V                   |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                   res_V_V                   |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                   res_V_V                   |    pointer   |
+------------------+-----+-----+------------+---------------------------------------------+--------------+

