// Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
// Date        : Wed Apr 14 09:51:48 2021
// Host        : localhost.localdomain running 64-bit Red Hat Enterprise Linux release 8.3 (Ootpa)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ulp_dpa_trace_s2mm_0_sim_netlist.v
// Design      : ulp_dpa_trace_s2mm_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu280-fsvh2892-2L-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "ulp_dpa_trace_s2mm_0,ulp_dpa_trace_s2mm_0_trace_s2mm,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "ulp_dpa_trace_s2mm_0_trace_s2mm,Vivado 2022.2.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_TVALID,
    s_axis_TKEEP,
    s_axis_TLAST,
    s_axis_TREADY,
    s_axis_TSTRB,
    s_axis_TDATA,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 300000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst_n, ASSOCIATED_BUSIF s_axis:s_axi_control:m_axi_gmem, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) input s_axis_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TKEEP" *) input [7:0]s_axis_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TLAST" *) input s_axis_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) output s_axis_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TSTRB" *) input [7:0]s_axis_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300000000, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, LAYERED_METADATA undef, INSERT_VIP 0" *) input [63:0]s_axis_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [63:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [7:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [63:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN cd_aclk_kernel_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [1:0]m_axi_gmem_BRESP;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:3]\^m_axi_gmem_AWADDR ;
  wire [5:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TREADY;
  wire s_axis_TVALID;

  assign m_axi_gmem_ARADDR[63] = \<const0> ;
  assign m_axi_gmem_ARADDR[62] = \<const0> ;
  assign m_axi_gmem_ARADDR[61] = \<const0> ;
  assign m_axi_gmem_ARADDR[60] = \<const0> ;
  assign m_axi_gmem_ARADDR[59] = \<const0> ;
  assign m_axi_gmem_ARADDR[58] = \<const0> ;
  assign m_axi_gmem_ARADDR[57] = \<const0> ;
  assign m_axi_gmem_ARADDR[56] = \<const0> ;
  assign m_axi_gmem_ARADDR[55] = \<const0> ;
  assign m_axi_gmem_ARADDR[54] = \<const0> ;
  assign m_axi_gmem_ARADDR[53] = \<const0> ;
  assign m_axi_gmem_ARADDR[52] = \<const0> ;
  assign m_axi_gmem_ARADDR[51] = \<const0> ;
  assign m_axi_gmem_ARADDR[50] = \<const0> ;
  assign m_axi_gmem_ARADDR[49] = \<const0> ;
  assign m_axi_gmem_ARADDR[48] = \<const0> ;
  assign m_axi_gmem_ARADDR[47] = \<const0> ;
  assign m_axi_gmem_ARADDR[46] = \<const0> ;
  assign m_axi_gmem_ARADDR[45] = \<const0> ;
  assign m_axi_gmem_ARADDR[44] = \<const0> ;
  assign m_axi_gmem_ARADDR[43] = \<const0> ;
  assign m_axi_gmem_ARADDR[42] = \<const0> ;
  assign m_axi_gmem_ARADDR[41] = \<const0> ;
  assign m_axi_gmem_ARADDR[40] = \<const0> ;
  assign m_axi_gmem_ARADDR[39] = \<const0> ;
  assign m_axi_gmem_ARADDR[38] = \<const0> ;
  assign m_axi_gmem_ARADDR[37] = \<const0> ;
  assign m_axi_gmem_ARADDR[36] = \<const0> ;
  assign m_axi_gmem_ARADDR[35] = \<const0> ;
  assign m_axi_gmem_ARADDR[34] = \<const0> ;
  assign m_axi_gmem_ARADDR[33] = \<const0> ;
  assign m_axi_gmem_ARADDR[32] = \<const0> ;
  assign m_axi_gmem_ARADDR[31] = \<const0> ;
  assign m_axi_gmem_ARADDR[30] = \<const0> ;
  assign m_axi_gmem_ARADDR[29] = \<const0> ;
  assign m_axi_gmem_ARADDR[28] = \<const0> ;
  assign m_axi_gmem_ARADDR[27] = \<const0> ;
  assign m_axi_gmem_ARADDR[26] = \<const0> ;
  assign m_axi_gmem_ARADDR[25] = \<const0> ;
  assign m_axi_gmem_ARADDR[24] = \<const0> ;
  assign m_axi_gmem_ARADDR[23] = \<const0> ;
  assign m_axi_gmem_ARADDR[22] = \<const0> ;
  assign m_axi_gmem_ARADDR[21] = \<const0> ;
  assign m_axi_gmem_ARADDR[20] = \<const0> ;
  assign m_axi_gmem_ARADDR[19] = \<const0> ;
  assign m_axi_gmem_ARADDR[18] = \<const0> ;
  assign m_axi_gmem_ARADDR[17] = \<const0> ;
  assign m_axi_gmem_ARADDR[16] = \<const0> ;
  assign m_axi_gmem_ARADDR[15] = \<const0> ;
  assign m_axi_gmem_ARADDR[14] = \<const0> ;
  assign m_axi_gmem_ARADDR[13] = \<const0> ;
  assign m_axi_gmem_ARADDR[12] = \<const0> ;
  assign m_axi_gmem_ARADDR[11] = \<const0> ;
  assign m_axi_gmem_ARADDR[10] = \<const0> ;
  assign m_axi_gmem_ARADDR[9] = \<const0> ;
  assign m_axi_gmem_ARADDR[8] = \<const0> ;
  assign m_axi_gmem_ARADDR[7] = \<const0> ;
  assign m_axi_gmem_ARADDR[6] = \<const0> ;
  assign m_axi_gmem_ARADDR[5] = \<const0> ;
  assign m_axi_gmem_ARADDR[4] = \<const0> ;
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \<const0> ;
  assign m_axi_gmem_ARLEN[2] = \<const0> ;
  assign m_axi_gmem_ARLEN[1] = \<const0> ;
  assign m_axi_gmem_ARLEN[0] = \<const0> ;
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const1> ;
  assign m_axi_gmem_ARVALID = \<const0> ;
  assign m_axi_gmem_AWADDR[63:3] = \^m_axi_gmem_AWADDR [63:3];
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5:0] = \^m_axi_gmem_AWLEN [5:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const1> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_trace_s2mm inst
       (.\FSM_onehot_rstate_reg[1] (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1] (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2] (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWLEN(\^m_axi_gmem_AWLEN ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .s_axis_TDATA(s_axis_TDATA),
        .s_axis_TREADY(s_axis_TREADY),
        .s_axis_TVALID(s_axis_TVALID),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_control_s_axi
   (interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    D,
    ap_start,
    \FSM_onehot_wstate_reg[2]_0 ,
    \int_ier_reg[1]_0 ,
    \int_flush_reg[63]_0 ,
    \int_count_reg[63]_0 ,
    \int_out_r_reg[63]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    ap_sync_reg_read_stream_U0_ap_ready_reg,
    int_ap_start_reg_0,
    int_ap_start_reg_1,
    write_memory_U0_ap_start,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    Q,
    \out_r_0_data_reg_reg[63] ,
    int_ap_idle_reg_0,
    ap_sync_reg_write_memory_U0_ap_start,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY,
    ap_sync_done,
    ap_sync_ready,
    E,
    \flush_0_data_reg_reg[63] ,
    out_r_c_empty_n,
    fifo_count_empty_n,
    circular_c_empty_n,
    ap_sync_reg_entry_proc_U0_ap_ready,
    s_axi_control_AWADDR,
    int_isr8_out,
    int_isr,
    \int_written_reg[63]_0 );
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [63:0]D;
  output ap_start;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [1:0]\int_ier_reg[1]_0 ;
  output [63:0]\int_flush_reg[63]_0 ;
  output [63:0]\int_count_reg[63]_0 ;
  output [61:0]\int_out_r_reg[63]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [0:0]ap_sync_reg_read_stream_U0_ap_ready_reg;
  output int_ap_start_reg_0;
  output [0:0]int_ap_start_reg_1;
  output write_memory_U0_ap_start;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axi_control_ARVALID;
  input [6:0]s_axi_control_ARADDR;
  input [0:0]Q;
  input [0:0]\out_r_0_data_reg_reg[63] ;
  input [0:0]int_ap_idle_reg_0;
  input ap_sync_reg_write_memory_U0_ap_start;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;
  input ap_sync_done;
  input ap_sync_ready;
  input [0:0]E;
  input \flush_0_data_reg_reg[63] ;
  input out_r_c_empty_n;
  input fifo_count_empty_n;
  input circular_c_empty_n;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input [6:0]s_axi_control_AWADDR;
  input int_isr8_out;
  input int_isr;
  input [63:0]\int_written_reg[63]_0 ;

  wire [63:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire [0:0]ap_sync_reg_read_stream_U0_ap_ready_reg;
  wire ap_sync_reg_write_memory_U0_ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire circular_c_empty_n;
  wire [31:0]data11;
  wire fifo_count_empty_n;
  wire \flush_0_data_reg_reg[63] ;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_ap_start_reg_0;
  wire [0:0]int_ap_start_reg_1;
  wire int_auto_restart_i_1_n_5;
  wire \int_circular[31]_i_1_n_5 ;
  wire \int_circular[63]_i_1_n_5 ;
  wire [31:0]int_circular_reg0;
  wire [31:0]int_circular_reg01_out;
  wire \int_count[31]_i_1_n_5 ;
  wire \int_count[31]_i_3_n_5 ;
  wire \int_count[63]_i_1_n_5 ;
  wire [31:0]int_count_reg0;
  wire [31:0]int_count_reg08_out;
  wire [63:0]\int_count_reg[63]_0 ;
  wire \int_flush[31]_i_1_n_5 ;
  wire \int_flush[63]_i_1_n_5 ;
  wire [31:0]int_flush_reg0;
  wire [31:0]int_flush_reg05_out;
  wire [63:0]\int_flush_reg[63]_0 ;
  wire int_gie_i_1_n_5;
  wire int_gie_reg_n_5;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_5 ;
  wire [1:0]\int_ier_reg[1]_0 ;
  wire int_interrupt0;
  wire int_isr;
  wire int_isr8_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire \int_out_r[31]_i_1_n_5 ;
  wire \int_out_r[63]_i_1_n_5 ;
  wire [31:0]int_out_r_reg0;
  wire [31:0]int_out_r_reg03_out;
  wire [61:0]\int_out_r_reg[63]_0 ;
  wire \int_out_r_reg_n_5_[0] ;
  wire \int_out_r_reg_n_5_[1] ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire int_written_ap_vld__0;
  wire int_written_ap_vld_i_1_n_5;
  wire int_written_ap_vld_i_2_n_5;
  wire int_written_ap_vld_i_3_n_5;
  wire int_written_ap_vld_i_4_n_5;
  wire [63:0]\int_written_reg[63]_0 ;
  wire \int_written_reg_n_5_[0] ;
  wire \int_written_reg_n_5_[10] ;
  wire \int_written_reg_n_5_[11] ;
  wire \int_written_reg_n_5_[12] ;
  wire \int_written_reg_n_5_[13] ;
  wire \int_written_reg_n_5_[14] ;
  wire \int_written_reg_n_5_[15] ;
  wire \int_written_reg_n_5_[16] ;
  wire \int_written_reg_n_5_[17] ;
  wire \int_written_reg_n_5_[18] ;
  wire \int_written_reg_n_5_[19] ;
  wire \int_written_reg_n_5_[1] ;
  wire \int_written_reg_n_5_[20] ;
  wire \int_written_reg_n_5_[21] ;
  wire \int_written_reg_n_5_[22] ;
  wire \int_written_reg_n_5_[23] ;
  wire \int_written_reg_n_5_[24] ;
  wire \int_written_reg_n_5_[25] ;
  wire \int_written_reg_n_5_[26] ;
  wire \int_written_reg_n_5_[27] ;
  wire \int_written_reg_n_5_[28] ;
  wire \int_written_reg_n_5_[29] ;
  wire \int_written_reg_n_5_[2] ;
  wire \int_written_reg_n_5_[30] ;
  wire \int_written_reg_n_5_[31] ;
  wire \int_written_reg_n_5_[3] ;
  wire \int_written_reg_n_5_[4] ;
  wire \int_written_reg_n_5_[5] ;
  wire \int_written_reg_n_5_[6] ;
  wire \int_written_reg_n_5_[7] ;
  wire \int_written_reg_n_5_[8] ;
  wire \int_written_reg_n_5_[9] ;
  wire interrupt;
  wire [0:0]\out_r_0_data_reg_reg[63] ;
  wire out_r_c_empty_n;
  wire [7:2]p_10_in;
  wire [0:0]rdata;
  wire \rdata[0]_i_1_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[0]_i_4_n_5 ;
  wire \rdata[0]_i_5_n_5 ;
  wire \rdata[0]_i_6_n_5 ;
  wire \rdata[0]_i_7_n_5 ;
  wire \rdata[0]_i_8_n_5 ;
  wire \rdata[10]_i_1_n_5 ;
  wire \rdata[10]_i_2_n_5 ;
  wire \rdata[10]_i_3_n_5 ;
  wire \rdata[10]_i_4_n_5 ;
  wire \rdata[10]_i_5_n_5 ;
  wire \rdata[11]_i_1_n_5 ;
  wire \rdata[11]_i_2_n_5 ;
  wire \rdata[11]_i_3_n_5 ;
  wire \rdata[11]_i_4_n_5 ;
  wire \rdata[11]_i_5_n_5 ;
  wire \rdata[12]_i_1_n_5 ;
  wire \rdata[12]_i_2_n_5 ;
  wire \rdata[12]_i_3_n_5 ;
  wire \rdata[12]_i_4_n_5 ;
  wire \rdata[12]_i_5_n_5 ;
  wire \rdata[13]_i_1_n_5 ;
  wire \rdata[13]_i_2_n_5 ;
  wire \rdata[13]_i_3_n_5 ;
  wire \rdata[13]_i_4_n_5 ;
  wire \rdata[13]_i_5_n_5 ;
  wire \rdata[14]_i_1_n_5 ;
  wire \rdata[14]_i_2_n_5 ;
  wire \rdata[14]_i_3_n_5 ;
  wire \rdata[14]_i_4_n_5 ;
  wire \rdata[14]_i_5_n_5 ;
  wire \rdata[15]_i_1_n_5 ;
  wire \rdata[15]_i_2_n_5 ;
  wire \rdata[15]_i_3_n_5 ;
  wire \rdata[15]_i_4_n_5 ;
  wire \rdata[15]_i_5_n_5 ;
  wire \rdata[16]_i_1_n_5 ;
  wire \rdata[16]_i_2_n_5 ;
  wire \rdata[16]_i_3_n_5 ;
  wire \rdata[16]_i_4_n_5 ;
  wire \rdata[16]_i_5_n_5 ;
  wire \rdata[17]_i_1_n_5 ;
  wire \rdata[17]_i_2_n_5 ;
  wire \rdata[17]_i_3_n_5 ;
  wire \rdata[17]_i_4_n_5 ;
  wire \rdata[17]_i_5_n_5 ;
  wire \rdata[18]_i_1_n_5 ;
  wire \rdata[18]_i_2_n_5 ;
  wire \rdata[18]_i_3_n_5 ;
  wire \rdata[18]_i_4_n_5 ;
  wire \rdata[18]_i_5_n_5 ;
  wire \rdata[19]_i_1_n_5 ;
  wire \rdata[19]_i_2_n_5 ;
  wire \rdata[19]_i_3_n_5 ;
  wire \rdata[19]_i_4_n_5 ;
  wire \rdata[19]_i_5_n_5 ;
  wire \rdata[1]_i_1_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[1]_i_4_n_5 ;
  wire \rdata[1]_i_5_n_5 ;
  wire \rdata[1]_i_6_n_5 ;
  wire \rdata[20]_i_1_n_5 ;
  wire \rdata[20]_i_2_n_5 ;
  wire \rdata[20]_i_3_n_5 ;
  wire \rdata[20]_i_4_n_5 ;
  wire \rdata[20]_i_5_n_5 ;
  wire \rdata[21]_i_1_n_5 ;
  wire \rdata[21]_i_2_n_5 ;
  wire \rdata[21]_i_3_n_5 ;
  wire \rdata[21]_i_4_n_5 ;
  wire \rdata[21]_i_5_n_5 ;
  wire \rdata[22]_i_1_n_5 ;
  wire \rdata[22]_i_2_n_5 ;
  wire \rdata[22]_i_3_n_5 ;
  wire \rdata[22]_i_4_n_5 ;
  wire \rdata[22]_i_5_n_5 ;
  wire \rdata[23]_i_1_n_5 ;
  wire \rdata[23]_i_2_n_5 ;
  wire \rdata[23]_i_3_n_5 ;
  wire \rdata[23]_i_4_n_5 ;
  wire \rdata[23]_i_5_n_5 ;
  wire \rdata[24]_i_1_n_5 ;
  wire \rdata[24]_i_2_n_5 ;
  wire \rdata[24]_i_3_n_5 ;
  wire \rdata[24]_i_4_n_5 ;
  wire \rdata[24]_i_5_n_5 ;
  wire \rdata[25]_i_1_n_5 ;
  wire \rdata[25]_i_2_n_5 ;
  wire \rdata[25]_i_3_n_5 ;
  wire \rdata[25]_i_4_n_5 ;
  wire \rdata[25]_i_5_n_5 ;
  wire \rdata[26]_i_1_n_5 ;
  wire \rdata[26]_i_2_n_5 ;
  wire \rdata[26]_i_3_n_5 ;
  wire \rdata[26]_i_4_n_5 ;
  wire \rdata[26]_i_5_n_5 ;
  wire \rdata[27]_i_1_n_5 ;
  wire \rdata[27]_i_2_n_5 ;
  wire \rdata[27]_i_3_n_5 ;
  wire \rdata[27]_i_4_n_5 ;
  wire \rdata[27]_i_5_n_5 ;
  wire \rdata[28]_i_1_n_5 ;
  wire \rdata[28]_i_2_n_5 ;
  wire \rdata[28]_i_3_n_5 ;
  wire \rdata[28]_i_4_n_5 ;
  wire \rdata[28]_i_5_n_5 ;
  wire \rdata[29]_i_1_n_5 ;
  wire \rdata[29]_i_2_n_5 ;
  wire \rdata[29]_i_3_n_5 ;
  wire \rdata[29]_i_4_n_5 ;
  wire \rdata[29]_i_5_n_5 ;
  wire \rdata[2]_i_1_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[2]_i_3_n_5 ;
  wire \rdata[2]_i_4_n_5 ;
  wire \rdata[2]_i_5_n_5 ;
  wire \rdata[30]_i_1_n_5 ;
  wire \rdata[30]_i_2_n_5 ;
  wire \rdata[30]_i_3_n_5 ;
  wire \rdata[30]_i_4_n_5 ;
  wire \rdata[30]_i_5_n_5 ;
  wire \rdata[31]_i_1_n_5 ;
  wire \rdata[31]_i_3_n_5 ;
  wire \rdata[31]_i_4_n_5 ;
  wire \rdata[31]_i_5_n_5 ;
  wire \rdata[31]_i_6_n_5 ;
  wire \rdata[31]_i_7_n_5 ;
  wire \rdata[3]_i_1_n_5 ;
  wire \rdata[3]_i_2_n_5 ;
  wire \rdata[3]_i_3_n_5 ;
  wire \rdata[3]_i_4_n_5 ;
  wire \rdata[3]_i_5_n_5 ;
  wire \rdata[4]_i_1_n_5 ;
  wire \rdata[4]_i_2_n_5 ;
  wire \rdata[4]_i_3_n_5 ;
  wire \rdata[4]_i_4_n_5 ;
  wire \rdata[4]_i_5_n_5 ;
  wire \rdata[5]_i_1_n_5 ;
  wire \rdata[5]_i_2_n_5 ;
  wire \rdata[5]_i_3_n_5 ;
  wire \rdata[5]_i_4_n_5 ;
  wire \rdata[5]_i_5_n_5 ;
  wire \rdata[6]_i_1_n_5 ;
  wire \rdata[6]_i_2_n_5 ;
  wire \rdata[6]_i_3_n_5 ;
  wire \rdata[6]_i_4_n_5 ;
  wire \rdata[6]_i_5_n_5 ;
  wire \rdata[7]_i_1_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[7]_i_3_n_5 ;
  wire \rdata[7]_i_4_n_5 ;
  wire \rdata[7]_i_5_n_5 ;
  wire \rdata[8]_i_1_n_5 ;
  wire \rdata[8]_i_2_n_5 ;
  wire \rdata[8]_i_3_n_5 ;
  wire \rdata[8]_i_4_n_5 ;
  wire \rdata[8]_i_5_n_5 ;
  wire \rdata[9]_i_1_n_5 ;
  wire \rdata[9]_i_2_n_5 ;
  wire \rdata[9]_i_3_n_5 ;
  wire \rdata[9]_i_4_n_5 ;
  wire \rdata[9]_i_5_n_5 ;
  wire \rdata[9]_i_6_n_5 ;
  wire \rdata[9]_i_7_n_5 ;
  wire \rdata[9]_i_8_n_5 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire \waddr_reg_n_5_[6] ;
  wire write_memory_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_write_memory_U0_ap_start_i_1
       (.I0(ap_start),
        .I1(ap_sync_reg_write_memory_U0_ap_start),
        .O(write_memory_U0_ap_start));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_10_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \flush_0_data_reg[63]_i_1__0 
       (.I0(\flush_0_data_reg_reg[63] ),
        .I1(ap_start),
        .I2(Q),
        .O(ap_sync_reg_read_stream_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    int_ap_idle_i_1
       (.I0(ap_start),
        .I1(Q),
        .I2(\out_r_0_data_reg_reg[63] ),
        .I3(int_ap_idle_reg_0),
        .I4(ap_sync_reg_write_memory_U0_ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_10_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_10_in[7]),
        .I1(ap_sync_ready),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_10_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(p_10_in[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_10_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[0]_i_1 
       (.I0(D[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_circular_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[10]_i_1 
       (.I0(D[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_circular_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[11]_i_1 
       (.I0(D[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_circular_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[12]_i_1 
       (.I0(D[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_circular_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[13]_i_1 
       (.I0(D[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_circular_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[14]_i_1 
       (.I0(D[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_circular_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[15]_i_1 
       (.I0(D[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_circular_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[16]_i_1 
       (.I0(D[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_circular_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[17]_i_1 
       (.I0(D[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_circular_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[18]_i_1 
       (.I0(D[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_circular_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[19]_i_1 
       (.I0(D[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_circular_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[1]_i_1 
       (.I0(D[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_circular_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[20]_i_1 
       (.I0(D[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_circular_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[21]_i_1 
       (.I0(D[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_circular_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[22]_i_1 
       (.I0(D[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_circular_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[23]_i_1 
       (.I0(D[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_circular_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[24]_i_1 
       (.I0(D[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_circular_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[25]_i_1 
       (.I0(D[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_circular_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[26]_i_1 
       (.I0(D[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_circular_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[27]_i_1 
       (.I0(D[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_circular_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[28]_i_1 
       (.I0(D[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_circular_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[29]_i_1 
       (.I0(D[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_circular_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[2]_i_1 
       (.I0(D[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_circular_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[30]_i_1 
       (.I0(D[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_circular_reg01_out[30]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \int_circular[31]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\int_count[31]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_circular[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[31]_i_2 
       (.I0(D[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_circular_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[32]_i_1 
       (.I0(D[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_circular_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[33]_i_1 
       (.I0(D[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_circular_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[34]_i_1 
       (.I0(D[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_circular_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[35]_i_1 
       (.I0(D[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_circular_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[36]_i_1 
       (.I0(D[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_circular_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[37]_i_1 
       (.I0(D[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_circular_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[38]_i_1 
       (.I0(D[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_circular_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[39]_i_1 
       (.I0(D[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_circular_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[3]_i_1 
       (.I0(D[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_circular_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[40]_i_1 
       (.I0(D[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_circular_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[41]_i_1 
       (.I0(D[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_circular_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[42]_i_1 
       (.I0(D[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_circular_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[43]_i_1 
       (.I0(D[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_circular_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[44]_i_1 
       (.I0(D[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_circular_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[45]_i_1 
       (.I0(D[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_circular_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[46]_i_1 
       (.I0(D[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_circular_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[47]_i_1 
       (.I0(D[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_circular_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[48]_i_1 
       (.I0(D[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_circular_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[49]_i_1 
       (.I0(D[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_circular_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[4]_i_1 
       (.I0(D[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_circular_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[50]_i_1 
       (.I0(D[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_circular_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[51]_i_1 
       (.I0(D[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_circular_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[52]_i_1 
       (.I0(D[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_circular_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[53]_i_1 
       (.I0(D[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_circular_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[54]_i_1 
       (.I0(D[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_circular_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[55]_i_1 
       (.I0(D[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_circular_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[56]_i_1 
       (.I0(D[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_circular_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[57]_i_1 
       (.I0(D[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_circular_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[58]_i_1 
       (.I0(D[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_circular_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[59]_i_1 
       (.I0(D[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_circular_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[5]_i_1 
       (.I0(D[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_circular_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[60]_i_1 
       (.I0(D[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_circular_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[61]_i_1 
       (.I0(D[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_circular_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[62]_i_1 
       (.I0(D[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_circular_reg0[30]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \int_circular[63]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\int_count[31]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_circular[63]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[63]_i_2 
       (.I0(D[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_circular_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[6]_i_1 
       (.I0(D[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_circular_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[7]_i_1 
       (.I0(D[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_circular_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[8]_i_1 
       (.I0(D[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_circular_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_circular[9]_i_1 
       (.I0(D[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_circular_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[0] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[0]),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[10] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[10]),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[11] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[11]),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[12] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[12]),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[13] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[13]),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[14] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[14]),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[15] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[15]),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[16] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[16]),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[17] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[17]),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[18] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[18]),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[19] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[19]),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[1] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[1]),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[20] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[20]),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[21] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[21]),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[22] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[22]),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[23] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[23]),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[24] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[24]),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[25] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[25]),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[26] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[26]),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[27] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[27]),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[28] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[28]),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[29] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[29]),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[2] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[2]),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[30] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[30]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[31] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[31]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[32] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[0]),
        .Q(D[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[33] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[1]),
        .Q(D[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[34] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[2]),
        .Q(D[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[35] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[3]),
        .Q(D[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[36] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[4]),
        .Q(D[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[37] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[5]),
        .Q(D[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[38] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[6]),
        .Q(D[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[39] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[7]),
        .Q(D[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[3] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[3]),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[40] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[8]),
        .Q(D[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[41] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[9]),
        .Q(D[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[42] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[10]),
        .Q(D[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[43] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[11]),
        .Q(D[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[44] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[12]),
        .Q(D[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[45] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[13]),
        .Q(D[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[46] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[14]),
        .Q(D[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[47] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[15]),
        .Q(D[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[48] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[16]),
        .Q(D[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[49] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[17]),
        .Q(D[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[4] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[4]),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[50] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[18]),
        .Q(D[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[51] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[19]),
        .Q(D[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[52] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[20]),
        .Q(D[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[53] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[21]),
        .Q(D[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[54] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[22]),
        .Q(D[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[55] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[23]),
        .Q(D[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[56] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[24]),
        .Q(D[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[57] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[25]),
        .Q(D[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[58] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[26]),
        .Q(D[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[59] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[27]),
        .Q(D[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[5] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[5]),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[60] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[28]),
        .Q(D[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[61] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[29]),
        .Q(D[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[62] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[30]),
        .Q(D[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[63] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[31]),
        .Q(D[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[6] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[6]),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[7] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[7]),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[8] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[8]),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[9] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[9]),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[0]_i_1 
       (.I0(\int_count_reg[63]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_count_reg08_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[10]_i_1 
       (.I0(\int_count_reg[63]_0 [10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_count_reg08_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[11]_i_1 
       (.I0(\int_count_reg[63]_0 [11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_count_reg08_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[12]_i_1 
       (.I0(\int_count_reg[63]_0 [12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_count_reg08_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[13]_i_1 
       (.I0(\int_count_reg[63]_0 [13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_count_reg08_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[14]_i_1 
       (.I0(\int_count_reg[63]_0 [14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_count_reg08_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[15]_i_1 
       (.I0(\int_count_reg[63]_0 [15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_count_reg08_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[16]_i_1 
       (.I0(\int_count_reg[63]_0 [16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_count_reg08_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[17]_i_1 
       (.I0(\int_count_reg[63]_0 [17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_count_reg08_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[18]_i_1 
       (.I0(\int_count_reg[63]_0 [18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_count_reg08_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[19]_i_1 
       (.I0(\int_count_reg[63]_0 [19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_count_reg08_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[1]_i_1 
       (.I0(\int_count_reg[63]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_count_reg08_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[20]_i_1 
       (.I0(\int_count_reg[63]_0 [20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_count_reg08_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[21]_i_1 
       (.I0(\int_count_reg[63]_0 [21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_count_reg08_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[22]_i_1 
       (.I0(\int_count_reg[63]_0 [22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_count_reg08_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[23]_i_1 
       (.I0(\int_count_reg[63]_0 [23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_count_reg08_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[24]_i_1 
       (.I0(\int_count_reg[63]_0 [24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_count_reg08_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[25]_i_1 
       (.I0(\int_count_reg[63]_0 [25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_count_reg08_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[26]_i_1 
       (.I0(\int_count_reg[63]_0 [26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_count_reg08_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[27]_i_1 
       (.I0(\int_count_reg[63]_0 [27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_count_reg08_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[28]_i_1 
       (.I0(\int_count_reg[63]_0 [28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_count_reg08_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[29]_i_1 
       (.I0(\int_count_reg[63]_0 [29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_count_reg08_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[2]_i_1 
       (.I0(\int_count_reg[63]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_count_reg08_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[30]_i_1 
       (.I0(\int_count_reg[63]_0 [30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_count_reg08_out[30]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_count[31]_i_1 
       (.I0(\waddr_reg_n_5_[6] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_count[31]_i_3_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[2] ),
        .O(\int_count[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[31]_i_2 
       (.I0(\int_count_reg[63]_0 [31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_count_reg08_out[31]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_count[31]_i_3 
       (.I0(\waddr_reg_n_5_[1] ),
        .I1(\waddr_reg_n_5_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_count[31]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[32]_i_1 
       (.I0(\int_count_reg[63]_0 [32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_count_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[33]_i_1 
       (.I0(\int_count_reg[63]_0 [33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_count_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[34]_i_1 
       (.I0(\int_count_reg[63]_0 [34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_count_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[35]_i_1 
       (.I0(\int_count_reg[63]_0 [35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_count_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[36]_i_1 
       (.I0(\int_count_reg[63]_0 [36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_count_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[37]_i_1 
       (.I0(\int_count_reg[63]_0 [37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_count_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[38]_i_1 
       (.I0(\int_count_reg[63]_0 [38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_count_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[39]_i_1 
       (.I0(\int_count_reg[63]_0 [39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_count_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[3]_i_1 
       (.I0(\int_count_reg[63]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_count_reg08_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[40]_i_1 
       (.I0(\int_count_reg[63]_0 [40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_count_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[41]_i_1 
       (.I0(\int_count_reg[63]_0 [41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_count_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[42]_i_1 
       (.I0(\int_count_reg[63]_0 [42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_count_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[43]_i_1 
       (.I0(\int_count_reg[63]_0 [43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_count_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[44]_i_1 
       (.I0(\int_count_reg[63]_0 [44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_count_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[45]_i_1 
       (.I0(\int_count_reg[63]_0 [45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_count_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[46]_i_1 
       (.I0(\int_count_reg[63]_0 [46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_count_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[47]_i_1 
       (.I0(\int_count_reg[63]_0 [47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_count_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[48]_i_1 
       (.I0(\int_count_reg[63]_0 [48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_count_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[49]_i_1 
       (.I0(\int_count_reg[63]_0 [49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_count_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[4]_i_1 
       (.I0(\int_count_reg[63]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_count_reg08_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[50]_i_1 
       (.I0(\int_count_reg[63]_0 [50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_count_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[51]_i_1 
       (.I0(\int_count_reg[63]_0 [51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_count_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[52]_i_1 
       (.I0(\int_count_reg[63]_0 [52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_count_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[53]_i_1 
       (.I0(\int_count_reg[63]_0 [53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_count_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[54]_i_1 
       (.I0(\int_count_reg[63]_0 [54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_count_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[55]_i_1 
       (.I0(\int_count_reg[63]_0 [55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_count_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[56]_i_1 
       (.I0(\int_count_reg[63]_0 [56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_count_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[57]_i_1 
       (.I0(\int_count_reg[63]_0 [57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_count_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[58]_i_1 
       (.I0(\int_count_reg[63]_0 [58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_count_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[59]_i_1 
       (.I0(\int_count_reg[63]_0 [59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_count_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[5]_i_1 
       (.I0(\int_count_reg[63]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_count_reg08_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[60]_i_1 
       (.I0(\int_count_reg[63]_0 [60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_count_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[61]_i_1 
       (.I0(\int_count_reg[63]_0 [61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_count_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[62]_i_1 
       (.I0(\int_count_reg[63]_0 [62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_count_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_count[63]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\int_count[31]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[3] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_count[63]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[63]_i_2 
       (.I0(\int_count_reg[63]_0 [63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_count_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[6]_i_1 
       (.I0(\int_count_reg[63]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_count_reg08_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[7]_i_1 
       (.I0(\int_count_reg[63]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_count_reg08_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[8]_i_1 
       (.I0(\int_count_reg[63]_0 [8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_count_reg08_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_count[9]_i_1 
       (.I0(\int_count_reg[63]_0 [9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_count_reg08_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[0] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[0]),
        .Q(\int_count_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[10] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[10]),
        .Q(\int_count_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[11] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[11]),
        .Q(\int_count_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[12] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[12]),
        .Q(\int_count_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[13] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[13]),
        .Q(\int_count_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[14] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[14]),
        .Q(\int_count_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[15] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[15]),
        .Q(\int_count_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[16] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[16]),
        .Q(\int_count_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[17] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[17]),
        .Q(\int_count_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[18] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[18]),
        .Q(\int_count_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[19] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[19]),
        .Q(\int_count_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[1] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[1]),
        .Q(\int_count_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[20] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[20]),
        .Q(\int_count_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[21] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[21]),
        .Q(\int_count_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[22] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[22]),
        .Q(\int_count_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[23] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[23]),
        .Q(\int_count_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[24] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[24]),
        .Q(\int_count_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[25] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[25]),
        .Q(\int_count_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[26] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[26]),
        .Q(\int_count_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[27] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[27]),
        .Q(\int_count_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[28] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[28]),
        .Q(\int_count_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[29] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[29]),
        .Q(\int_count_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[2] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[2]),
        .Q(\int_count_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[30] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[30]),
        .Q(\int_count_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[31] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[31]),
        .Q(\int_count_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[32] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[0]),
        .Q(\int_count_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[33] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[1]),
        .Q(\int_count_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[34] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[2]),
        .Q(\int_count_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[35] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[3]),
        .Q(\int_count_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[36] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[4]),
        .Q(\int_count_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[37] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[5]),
        .Q(\int_count_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[38] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[6]),
        .Q(\int_count_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[39] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[7]),
        .Q(\int_count_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[3] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[3]),
        .Q(\int_count_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[40] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[8]),
        .Q(\int_count_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[41] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[9]),
        .Q(\int_count_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[42] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[10]),
        .Q(\int_count_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[43] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[11]),
        .Q(\int_count_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[44] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[12]),
        .Q(\int_count_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[45] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[13]),
        .Q(\int_count_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[46] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[14]),
        .Q(\int_count_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[47] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[15]),
        .Q(\int_count_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[48] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[16]),
        .Q(\int_count_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[49] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[17]),
        .Q(\int_count_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[4] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[4]),
        .Q(\int_count_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[50] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[18]),
        .Q(\int_count_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[51] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[19]),
        .Q(\int_count_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[52] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[20]),
        .Q(\int_count_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[53] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[21]),
        .Q(\int_count_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[54] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[22]),
        .Q(\int_count_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[55] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[23]),
        .Q(\int_count_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[56] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[24]),
        .Q(\int_count_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[57] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[25]),
        .Q(\int_count_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[58] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[26]),
        .Q(\int_count_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[59] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[27]),
        .Q(\int_count_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[5] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[5]),
        .Q(\int_count_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[60] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[28]),
        .Q(\int_count_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[61] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[29]),
        .Q(\int_count_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[62] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[30]),
        .Q(\int_count_reg[63]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[63] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[31]),
        .Q(\int_count_reg[63]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[6] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[6]),
        .Q(\int_count_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[7] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[7]),
        .Q(\int_count_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[8] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[8]),
        .Q(\int_count_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[9] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[9]),
        .Q(\int_count_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[0]_i_1 
       (.I0(\int_flush_reg[63]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_flush_reg05_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[10]_i_1 
       (.I0(\int_flush_reg[63]_0 [10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_flush_reg05_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[11]_i_1 
       (.I0(\int_flush_reg[63]_0 [11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_flush_reg05_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[12]_i_1 
       (.I0(\int_flush_reg[63]_0 [12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_flush_reg05_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[13]_i_1 
       (.I0(\int_flush_reg[63]_0 [13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_flush_reg05_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[14]_i_1 
       (.I0(\int_flush_reg[63]_0 [14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_flush_reg05_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[15]_i_1 
       (.I0(\int_flush_reg[63]_0 [15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_flush_reg05_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[16]_i_1 
       (.I0(\int_flush_reg[63]_0 [16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_flush_reg05_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[17]_i_1 
       (.I0(\int_flush_reg[63]_0 [17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_flush_reg05_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[18]_i_1 
       (.I0(\int_flush_reg[63]_0 [18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_flush_reg05_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[19]_i_1 
       (.I0(\int_flush_reg[63]_0 [19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_flush_reg05_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[1]_i_1 
       (.I0(\int_flush_reg[63]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_flush_reg05_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[20]_i_1 
       (.I0(\int_flush_reg[63]_0 [20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_flush_reg05_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[21]_i_1 
       (.I0(\int_flush_reg[63]_0 [21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_flush_reg05_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[22]_i_1 
       (.I0(\int_flush_reg[63]_0 [22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_flush_reg05_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[23]_i_1 
       (.I0(\int_flush_reg[63]_0 [23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_flush_reg05_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[24]_i_1 
       (.I0(\int_flush_reg[63]_0 [24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_flush_reg05_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[25]_i_1 
       (.I0(\int_flush_reg[63]_0 [25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_flush_reg05_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[26]_i_1 
       (.I0(\int_flush_reg[63]_0 [26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_flush_reg05_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[27]_i_1 
       (.I0(\int_flush_reg[63]_0 [27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_flush_reg05_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[28]_i_1 
       (.I0(\int_flush_reg[63]_0 [28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_flush_reg05_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[29]_i_1 
       (.I0(\int_flush_reg[63]_0 [29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_flush_reg05_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[2]_i_1 
       (.I0(\int_flush_reg[63]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_flush_reg05_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[30]_i_1 
       (.I0(\int_flush_reg[63]_0 [30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_flush_reg05_out[30]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \int_flush[31]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\int_count[31]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_flush[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[31]_i_2 
       (.I0(\int_flush_reg[63]_0 [31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_flush_reg05_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[32]_i_1 
       (.I0(\int_flush_reg[63]_0 [32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_flush_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[33]_i_1 
       (.I0(\int_flush_reg[63]_0 [33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_flush_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[34]_i_1 
       (.I0(\int_flush_reg[63]_0 [34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_flush_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[35]_i_1 
       (.I0(\int_flush_reg[63]_0 [35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_flush_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[36]_i_1 
       (.I0(\int_flush_reg[63]_0 [36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_flush_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[37]_i_1 
       (.I0(\int_flush_reg[63]_0 [37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_flush_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[38]_i_1 
       (.I0(\int_flush_reg[63]_0 [38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_flush_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[39]_i_1 
       (.I0(\int_flush_reg[63]_0 [39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_flush_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[3]_i_1 
       (.I0(\int_flush_reg[63]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_flush_reg05_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[40]_i_1 
       (.I0(\int_flush_reg[63]_0 [40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_flush_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[41]_i_1 
       (.I0(\int_flush_reg[63]_0 [41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_flush_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[42]_i_1 
       (.I0(\int_flush_reg[63]_0 [42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_flush_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[43]_i_1 
       (.I0(\int_flush_reg[63]_0 [43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_flush_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[44]_i_1 
       (.I0(\int_flush_reg[63]_0 [44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_flush_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[45]_i_1 
       (.I0(\int_flush_reg[63]_0 [45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_flush_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[46]_i_1 
       (.I0(\int_flush_reg[63]_0 [46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_flush_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[47]_i_1 
       (.I0(\int_flush_reg[63]_0 [47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_flush_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[48]_i_1 
       (.I0(\int_flush_reg[63]_0 [48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_flush_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[49]_i_1 
       (.I0(\int_flush_reg[63]_0 [49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_flush_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[4]_i_1 
       (.I0(\int_flush_reg[63]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_flush_reg05_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[50]_i_1 
       (.I0(\int_flush_reg[63]_0 [50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_flush_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[51]_i_1 
       (.I0(\int_flush_reg[63]_0 [51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_flush_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[52]_i_1 
       (.I0(\int_flush_reg[63]_0 [52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_flush_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[53]_i_1 
       (.I0(\int_flush_reg[63]_0 [53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_flush_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[54]_i_1 
       (.I0(\int_flush_reg[63]_0 [54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_flush_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[55]_i_1 
       (.I0(\int_flush_reg[63]_0 [55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_flush_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[56]_i_1 
       (.I0(\int_flush_reg[63]_0 [56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_flush_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[57]_i_1 
       (.I0(\int_flush_reg[63]_0 [57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_flush_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[58]_i_1 
       (.I0(\int_flush_reg[63]_0 [58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_flush_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[59]_i_1 
       (.I0(\int_flush_reg[63]_0 [59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_flush_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[5]_i_1 
       (.I0(\int_flush_reg[63]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_flush_reg05_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[60]_i_1 
       (.I0(\int_flush_reg[63]_0 [60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_flush_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[61]_i_1 
       (.I0(\int_flush_reg[63]_0 [61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_flush_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[62]_i_1 
       (.I0(\int_flush_reg[63]_0 [62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_flush_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \int_flush[63]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\int_count[31]_i_3_n_5 ),
        .O(\int_flush[63]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[63]_i_2 
       (.I0(\int_flush_reg[63]_0 [63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_flush_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[6]_i_1 
       (.I0(\int_flush_reg[63]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_flush_reg05_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[7]_i_1 
       (.I0(\int_flush_reg[63]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_flush_reg05_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[8]_i_1 
       (.I0(\int_flush_reg[63]_0 [8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_flush_reg05_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_flush[9]_i_1 
       (.I0(\int_flush_reg[63]_0 [9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_flush_reg05_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[0] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[0]),
        .Q(\int_flush_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[10] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[10]),
        .Q(\int_flush_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[11] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[11]),
        .Q(\int_flush_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[12] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[12]),
        .Q(\int_flush_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[13] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[13]),
        .Q(\int_flush_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[14] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[14]),
        .Q(\int_flush_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[15] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[15]),
        .Q(\int_flush_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[16] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[16]),
        .Q(\int_flush_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[17] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[17]),
        .Q(\int_flush_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[18] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[18]),
        .Q(\int_flush_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[19] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[19]),
        .Q(\int_flush_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[1] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[1]),
        .Q(\int_flush_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[20] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[20]),
        .Q(\int_flush_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[21] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[21]),
        .Q(\int_flush_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[22] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[22]),
        .Q(\int_flush_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[23] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[23]),
        .Q(\int_flush_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[24] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[24]),
        .Q(\int_flush_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[25] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[25]),
        .Q(\int_flush_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[26] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[26]),
        .Q(\int_flush_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[27] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[27]),
        .Q(\int_flush_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[28] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[28]),
        .Q(\int_flush_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[29] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[29]),
        .Q(\int_flush_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[2] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[2]),
        .Q(\int_flush_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[30] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[30]),
        .Q(\int_flush_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[31] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[31]),
        .Q(\int_flush_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[32] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[0]),
        .Q(\int_flush_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[33] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[1]),
        .Q(\int_flush_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[34] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[2]),
        .Q(\int_flush_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[35] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[3]),
        .Q(\int_flush_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[36] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[4]),
        .Q(\int_flush_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[37] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[5]),
        .Q(\int_flush_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[38] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[6]),
        .Q(\int_flush_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[39] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[7]),
        .Q(\int_flush_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[3] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[3]),
        .Q(\int_flush_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[40] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[8]),
        .Q(\int_flush_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[41] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[9]),
        .Q(\int_flush_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[42] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[10]),
        .Q(\int_flush_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[43] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[11]),
        .Q(\int_flush_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[44] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[12]),
        .Q(\int_flush_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[45] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[13]),
        .Q(\int_flush_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[46] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[14]),
        .Q(\int_flush_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[47] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[15]),
        .Q(\int_flush_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[48] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[16]),
        .Q(\int_flush_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[49] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[17]),
        .Q(\int_flush_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[4] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[4]),
        .Q(\int_flush_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[50] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[18]),
        .Q(\int_flush_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[51] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[19]),
        .Q(\int_flush_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[52] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[20]),
        .Q(\int_flush_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[53] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[21]),
        .Q(\int_flush_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[54] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[22]),
        .Q(\int_flush_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[55] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[23]),
        .Q(\int_flush_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[56] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[24]),
        .Q(\int_flush_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[57] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[25]),
        .Q(\int_flush_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[58] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[26]),
        .Q(\int_flush_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[59] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[27]),
        .Q(\int_flush_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[5] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[5]),
        .Q(\int_flush_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[60] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[28]),
        .Q(\int_flush_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[61] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[29]),
        .Q(\int_flush_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[62] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[30]),
        .Q(\int_flush_reg[63]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[63] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[31]),
        .Q(\int_flush_reg[63]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[6] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[6]),
        .Q(\int_flush_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[7] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[7]),
        .Q(\int_flush_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[8] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[8]),
        .Q(\int_flush_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[9] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[9]),
        .Q(\int_flush_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h40)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .O(int_ier10_out));
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\int_count[31]_i_3_n_5 ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[5] ),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg[1]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[1]),
        .Q(\int_ier_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_5_[0] ),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(int_gie_reg_n_5),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_isr8_out),
        .I5(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_isr),
        .I5(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[0]_i_1 
       (.I0(\int_out_r_reg_n_5_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[10]_i_1 
       (.I0(\int_out_r_reg[63]_0 [8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[11]_i_1 
       (.I0(\int_out_r_reg[63]_0 [9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[12]_i_1 
       (.I0(\int_out_r_reg[63]_0 [10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[13]_i_1 
       (.I0(\int_out_r_reg[63]_0 [11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[14]_i_1 
       (.I0(\int_out_r_reg[63]_0 [12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[15]_i_1 
       (.I0(\int_out_r_reg[63]_0 [13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[16]_i_1 
       (.I0(\int_out_r_reg[63]_0 [14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[17]_i_1 
       (.I0(\int_out_r_reg[63]_0 [15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[18]_i_1 
       (.I0(\int_out_r_reg[63]_0 [16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[19]_i_1 
       (.I0(\int_out_r_reg[63]_0 [17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[1]_i_1 
       (.I0(\int_out_r_reg_n_5_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[20]_i_1 
       (.I0(\int_out_r_reg[63]_0 [18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[21]_i_1 
       (.I0(\int_out_r_reg[63]_0 [19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[22]_i_1 
       (.I0(\int_out_r_reg[63]_0 [20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[23]_i_1 
       (.I0(\int_out_r_reg[63]_0 [21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[24]_i_1 
       (.I0(\int_out_r_reg[63]_0 [22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[25]_i_1 
       (.I0(\int_out_r_reg[63]_0 [23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[26]_i_1 
       (.I0(\int_out_r_reg[63]_0 [24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[27]_i_1 
       (.I0(\int_out_r_reg[63]_0 [25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[28]_i_1 
       (.I0(\int_out_r_reg[63]_0 [26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[29]_i_1 
       (.I0(\int_out_r_reg[63]_0 [27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[2]_i_1 
       (.I0(\int_out_r_reg[63]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[30]_i_1 
       (.I0(\int_out_r_reg[63]_0 [28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg03_out[30]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \int_out_r[31]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\int_count[31]_i_3_n_5 ),
        .O(\int_out_r[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[31]_i_2 
       (.I0(\int_out_r_reg[63]_0 [29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[32]_i_1 
       (.I0(\int_out_r_reg[63]_0 [30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[33]_i_1 
       (.I0(\int_out_r_reg[63]_0 [31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[34]_i_1 
       (.I0(\int_out_r_reg[63]_0 [32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[35]_i_1 
       (.I0(\int_out_r_reg[63]_0 [33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[36]_i_1 
       (.I0(\int_out_r_reg[63]_0 [34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[37]_i_1 
       (.I0(\int_out_r_reg[63]_0 [35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[38]_i_1 
       (.I0(\int_out_r_reg[63]_0 [36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[39]_i_1 
       (.I0(\int_out_r_reg[63]_0 [37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[3]_i_1 
       (.I0(\int_out_r_reg[63]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[40]_i_1 
       (.I0(\int_out_r_reg[63]_0 [38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[41]_i_1 
       (.I0(\int_out_r_reg[63]_0 [39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[42]_i_1 
       (.I0(\int_out_r_reg[63]_0 [40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[43]_i_1 
       (.I0(\int_out_r_reg[63]_0 [41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[44]_i_1 
       (.I0(\int_out_r_reg[63]_0 [42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[45]_i_1 
       (.I0(\int_out_r_reg[63]_0 [43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[46]_i_1 
       (.I0(\int_out_r_reg[63]_0 [44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[47]_i_1 
       (.I0(\int_out_r_reg[63]_0 [45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[48]_i_1 
       (.I0(\int_out_r_reg[63]_0 [46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[49]_i_1 
       (.I0(\int_out_r_reg[63]_0 [47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[4]_i_1 
       (.I0(\int_out_r_reg[63]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[50]_i_1 
       (.I0(\int_out_r_reg[63]_0 [48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[51]_i_1 
       (.I0(\int_out_r_reg[63]_0 [49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[52]_i_1 
       (.I0(\int_out_r_reg[63]_0 [50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[53]_i_1 
       (.I0(\int_out_r_reg[63]_0 [51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[54]_i_1 
       (.I0(\int_out_r_reg[63]_0 [52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[55]_i_1 
       (.I0(\int_out_r_reg[63]_0 [53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[56]_i_1 
       (.I0(\int_out_r_reg[63]_0 [54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[57]_i_1 
       (.I0(\int_out_r_reg[63]_0 [55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[58]_i_1 
       (.I0(\int_out_r_reg[63]_0 [56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[59]_i_1 
       (.I0(\int_out_r_reg[63]_0 [57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[5]_i_1 
       (.I0(\int_out_r_reg[63]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[60]_i_1 
       (.I0(\int_out_r_reg[63]_0 [58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[61]_i_1 
       (.I0(\int_out_r_reg[63]_0 [59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[62]_i_1 
       (.I0(\int_out_r_reg[63]_0 [60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \int_out_r[63]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_count[31]_i_3_n_5 ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_out_r[63]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[63]_i_2 
       (.I0(\int_out_r_reg[63]_0 [61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[6]_i_1 
       (.I0(\int_out_r_reg[63]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[7]_i_1 
       (.I0(\int_out_r_reg[63]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[8]_i_1 
       (.I0(\int_out_r_reg[63]_0 [6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[9]_i_1 
       (.I0(\int_out_r_reg[63]_0 [7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[0]),
        .Q(\int_out_r_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[10]),
        .Q(\int_out_r_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[11]),
        .Q(\int_out_r_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[12]),
        .Q(\int_out_r_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[13]),
        .Q(\int_out_r_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[14]),
        .Q(\int_out_r_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[15]),
        .Q(\int_out_r_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[16]),
        .Q(\int_out_r_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[17]),
        .Q(\int_out_r_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[18]),
        .Q(\int_out_r_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[19]),
        .Q(\int_out_r_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[1]),
        .Q(\int_out_r_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[20]),
        .Q(\int_out_r_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[21]),
        .Q(\int_out_r_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[22]),
        .Q(\int_out_r_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[23]),
        .Q(\int_out_r_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[24]),
        .Q(\int_out_r_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[25]),
        .Q(\int_out_r_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[26]),
        .Q(\int_out_r_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[27]),
        .Q(\int_out_r_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[28]),
        .Q(\int_out_r_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[29]),
        .Q(\int_out_r_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[2]),
        .Q(\int_out_r_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[30]),
        .Q(\int_out_r_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[31]),
        .Q(\int_out_r_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[0]),
        .Q(\int_out_r_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[1]),
        .Q(\int_out_r_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[2]),
        .Q(\int_out_r_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[3]),
        .Q(\int_out_r_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[4]),
        .Q(\int_out_r_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[5]),
        .Q(\int_out_r_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[6]),
        .Q(\int_out_r_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[7]),
        .Q(\int_out_r_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[3]),
        .Q(\int_out_r_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[8]),
        .Q(\int_out_r_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[9]),
        .Q(\int_out_r_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[10]),
        .Q(\int_out_r_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[11]),
        .Q(\int_out_r_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[12]),
        .Q(\int_out_r_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[13]),
        .Q(\int_out_r_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[14]),
        .Q(\int_out_r_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[15]),
        .Q(\int_out_r_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[16]),
        .Q(\int_out_r_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[17]),
        .Q(\int_out_r_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[4]),
        .Q(\int_out_r_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[18]),
        .Q(\int_out_r_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[19]),
        .Q(\int_out_r_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[20]),
        .Q(\int_out_r_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[21]),
        .Q(\int_out_r_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[22]),
        .Q(\int_out_r_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[23]),
        .Q(\int_out_r_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[24]),
        .Q(\int_out_r_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[25]),
        .Q(\int_out_r_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[26]),
        .Q(\int_out_r_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[27]),
        .Q(\int_out_r_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[5]),
        .Q(\int_out_r_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[28]),
        .Q(\int_out_r_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[29]),
        .Q(\int_out_r_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[30]),
        .Q(\int_out_r_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[31]),
        .Q(\int_out_r_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[6]),
        .Q(\int_out_r_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[7]),
        .Q(\int_out_r_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[8]),
        .Q(\int_out_r_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[9]),
        .Q(\int_out_r_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_sync_done),
        .I1(auto_restart_status_reg_n_5),
        .I2(p_10_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(ar_hs),
        .I5(int_written_ap_vld_i_2_n_5),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFF0000)) 
    int_written_ap_vld_i_1
       (.I0(int_written_ap_vld_i_2_n_5),
        .I1(int_written_ap_vld_i_3_n_5),
        .I2(ar_hs),
        .I3(int_written_ap_vld_i_4_n_5),
        .I4(E),
        .I5(int_written_ap_vld__0),
        .O(int_written_ap_vld_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_written_ap_vld_i_2
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .O(int_written_ap_vld_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_written_ap_vld_i_3
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[6]),
        .O(int_written_ap_vld_i_3_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    int_written_ap_vld_i_4
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(int_written_ap_vld_i_4_n_5));
  FDRE int_written_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_written_ap_vld_i_1_n_5),
        .Q(int_written_ap_vld__0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [0]),
        .Q(\int_written_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [10]),
        .Q(\int_written_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [11]),
        .Q(\int_written_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [12]),
        .Q(\int_written_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [13]),
        .Q(\int_written_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [14]),
        .Q(\int_written_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [15]),
        .Q(\int_written_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [16]),
        .Q(\int_written_reg_n_5_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [17]),
        .Q(\int_written_reg_n_5_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [18]),
        .Q(\int_written_reg_n_5_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [19]),
        .Q(\int_written_reg_n_5_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [1]),
        .Q(\int_written_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [20]),
        .Q(\int_written_reg_n_5_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [21]),
        .Q(\int_written_reg_n_5_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [22]),
        .Q(\int_written_reg_n_5_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [23]),
        .Q(\int_written_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [24]),
        .Q(\int_written_reg_n_5_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [25]),
        .Q(\int_written_reg_n_5_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [26]),
        .Q(\int_written_reg_n_5_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [27]),
        .Q(\int_written_reg_n_5_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [28]),
        .Q(\int_written_reg_n_5_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [29]),
        .Q(\int_written_reg_n_5_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [2]),
        .Q(\int_written_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [30]),
        .Q(\int_written_reg_n_5_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [31]),
        .Q(\int_written_reg_n_5_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [32]),
        .Q(data11[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [33]),
        .Q(data11[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [34]),
        .Q(data11[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [35]),
        .Q(data11[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [36]),
        .Q(data11[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [37]),
        .Q(data11[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [38]),
        .Q(data11[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [39]),
        .Q(data11[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [3]),
        .Q(\int_written_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [40]),
        .Q(data11[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [41]),
        .Q(data11[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [42]),
        .Q(data11[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [43]),
        .Q(data11[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [44]),
        .Q(data11[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [45]),
        .Q(data11[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [46]),
        .Q(data11[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [47]),
        .Q(data11[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [48]),
        .Q(data11[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [49]),
        .Q(data11[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [4]),
        .Q(\int_written_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [50]),
        .Q(data11[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [51]),
        .Q(data11[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [52]),
        .Q(data11[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [53]),
        .Q(data11[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [54]),
        .Q(data11[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [55]),
        .Q(data11[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [56]),
        .Q(data11[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [57]),
        .Q(data11[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [58]),
        .Q(data11[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [59]),
        .Q(data11[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [5]),
        .Q(\int_written_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [60]),
        .Q(data11[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [61]),
        .Q(data11[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [62]),
        .Q(data11[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [63]),
        .Q(data11[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [6]),
        .Q(\int_written_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [7]),
        .Q(\int_written_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [8]),
        .Q(\int_written_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\int_written_reg[63]_0 [9]),
        .Q(\int_written_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \offset_fu_90[63]_i_3 
       (.I0(ap_start),
        .I1(ap_sync_reg_write_memory_U0_ap_start),
        .I2(out_r_c_empty_n),
        .I3(fifo_count_empty_n),
        .I4(circular_c_empty_n),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \out_r_0_data_reg[63]_i_1 
       (.I0(ap_start),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready),
        .I2(\out_r_0_data_reg_reg[63] ),
        .O(int_ap_start_reg_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rdata[0]_i_1 
       (.I0(rdata),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h000CAAAA00000000)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_3_n_5 ),
        .I1(\rdata[0]_i_4_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(int_written_ap_vld_i_4_n_5),
        .O(rdata));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[0]_i_5_n_5 ),
        .I2(\rdata[0]_i_6_n_5 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[0]_i_7_n_5 ),
        .I5(\rdata[0]_i_8_n_5 ),
        .O(\rdata[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[0]_i_4 
       (.I0(int_written_ap_vld__0),
        .I1(D[0]),
        .I2(D[32]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_5 
       (.I0(int_gie_reg_n_5),
        .I1(\int_count_reg[63]_0 [32]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(ap_start),
        .I5(\int_count_reg[63]_0 [0]),
        .O(\rdata[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[0]_i_6 
       (.I0(\int_ier_reg[1]_0 [0]),
        .I1(\int_isr_reg_n_5_[0] ),
        .I2(\int_flush_reg[63]_0 [0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h000000AC)) 
    \rdata[0]_i_7 
       (.I0(\int_out_r_reg[63]_0 [30]),
        .I1(\int_flush_reg[63]_0 [32]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[0]_i_8 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[0]),
        .I3(\int_out_r_reg_n_5_[0] ),
        .I4(\int_written_reg_n_5_[0] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_5 ),
        .I1(\rdata[10]_i_3_n_5 ),
        .I2(\rdata[10]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[10]_i_2 
       (.I0(\int_count_reg[63]_0 [10]),
        .I1(\int_count_reg[63]_0 [42]),
        .I2(\int_flush_reg[63]_0 [10]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[10]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[10]_i_3 
       (.I0(D[42]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[10]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[10]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [42]),
        .I4(\int_out_r_reg[63]_0 [40]),
        .I5(\rdata[10]_i_5_n_5 ),
        .O(\rdata[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[10]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[10]),
        .I3(\int_out_r_reg[63]_0 [8]),
        .I4(\int_written_reg_n_5_[10] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[10]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_5 ),
        .I1(\rdata[11]_i_3_n_5 ),
        .I2(\rdata[11]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[11]_i_2 
       (.I0(\int_count_reg[63]_0 [11]),
        .I1(\int_count_reg[63]_0 [43]),
        .I2(\int_flush_reg[63]_0 [11]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[11]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[11]_i_3 
       (.I0(D[43]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[11]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[11]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [43]),
        .I4(\int_out_r_reg[63]_0 [41]),
        .I5(\rdata[11]_i_5_n_5 ),
        .O(\rdata[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[11]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[11]),
        .I3(\int_out_r_reg[63]_0 [9]),
        .I4(\int_written_reg_n_5_[11] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[11]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_5 ),
        .I1(\rdata[12]_i_3_n_5 ),
        .I2(\rdata[12]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[12]_i_2 
       (.I0(\int_count_reg[63]_0 [12]),
        .I1(\int_count_reg[63]_0 [44]),
        .I2(\int_flush_reg[63]_0 [12]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[12]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[12]_i_3 
       (.I0(D[44]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[12]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[12]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [44]),
        .I4(\int_out_r_reg[63]_0 [42]),
        .I5(\rdata[12]_i_5_n_5 ),
        .O(\rdata[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[12]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[12]),
        .I3(\int_out_r_reg[63]_0 [10]),
        .I4(\int_written_reg_n_5_[12] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[12]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_5 ),
        .I1(\rdata[13]_i_3_n_5 ),
        .I2(\rdata[13]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[13]_i_2 
       (.I0(\int_count_reg[63]_0 [13]),
        .I1(\int_count_reg[63]_0 [45]),
        .I2(\int_flush_reg[63]_0 [13]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[13]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[13]_i_3 
       (.I0(D[45]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[13]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[13]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[13]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [45]),
        .I4(\int_out_r_reg[63]_0 [43]),
        .I5(\rdata[13]_i_5_n_5 ),
        .O(\rdata[13]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[13]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[13]),
        .I3(\int_out_r_reg[63]_0 [11]),
        .I4(\int_written_reg_n_5_[13] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[13]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_5 ),
        .I1(\rdata[14]_i_3_n_5 ),
        .I2(\rdata[14]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[14]_i_2 
       (.I0(\int_count_reg[63]_0 [14]),
        .I1(\int_count_reg[63]_0 [46]),
        .I2(\int_flush_reg[63]_0 [14]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[14]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[14]_i_3 
       (.I0(D[46]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[14]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[14]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[14]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [46]),
        .I4(\int_out_r_reg[63]_0 [44]),
        .I5(\rdata[14]_i_5_n_5 ),
        .O(\rdata[14]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[14]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[14]),
        .I3(\int_out_r_reg[63]_0 [12]),
        .I4(\int_written_reg_n_5_[14] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[14]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_5 ),
        .I1(\rdata[15]_i_3_n_5 ),
        .I2(\rdata[15]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[15]_i_2 
       (.I0(\int_count_reg[63]_0 [15]),
        .I1(\int_count_reg[63]_0 [47]),
        .I2(\int_flush_reg[63]_0 [15]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[15]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[15]_i_3 
       (.I0(D[47]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[15]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[15]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [47]),
        .I4(\int_out_r_reg[63]_0 [45]),
        .I5(\rdata[15]_i_5_n_5 ),
        .O(\rdata[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[15]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[15]),
        .I3(\int_out_r_reg[63]_0 [13]),
        .I4(\int_written_reg_n_5_[15] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[15]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_5 ),
        .I1(\rdata[16]_i_3_n_5 ),
        .I2(\rdata[16]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[16]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[16]_i_2 
       (.I0(\int_count_reg[63]_0 [16]),
        .I1(\int_count_reg[63]_0 [48]),
        .I2(\int_flush_reg[63]_0 [16]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[16]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[16]_i_3 
       (.I0(D[48]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[16]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[16]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[16]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [48]),
        .I4(\int_out_r_reg[63]_0 [46]),
        .I5(\rdata[16]_i_5_n_5 ),
        .O(\rdata[16]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[16]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[16]),
        .I3(\int_out_r_reg[63]_0 [14]),
        .I4(\int_written_reg_n_5_[16] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[16]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_5 ),
        .I1(\rdata[17]_i_3_n_5 ),
        .I2(\rdata[17]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[17]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[17]_i_2 
       (.I0(\int_count_reg[63]_0 [17]),
        .I1(\int_count_reg[63]_0 [49]),
        .I2(\int_flush_reg[63]_0 [17]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[17]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[17]_i_3 
       (.I0(D[49]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[17]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[17]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[17]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [49]),
        .I4(\int_out_r_reg[63]_0 [47]),
        .I5(\rdata[17]_i_5_n_5 ),
        .O(\rdata[17]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[17]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[17]),
        .I3(\int_out_r_reg[63]_0 [15]),
        .I4(\int_written_reg_n_5_[17] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[17]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_5 ),
        .I1(\rdata[18]_i_3_n_5 ),
        .I2(\rdata[18]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[18]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[18]_i_2 
       (.I0(\int_count_reg[63]_0 [18]),
        .I1(\int_count_reg[63]_0 [50]),
        .I2(\int_flush_reg[63]_0 [18]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[18]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[18]_i_3 
       (.I0(D[50]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[18]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[18]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[18]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [50]),
        .I4(\int_out_r_reg[63]_0 [48]),
        .I5(\rdata[18]_i_5_n_5 ),
        .O(\rdata[18]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[18]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[18]),
        .I3(\int_out_r_reg[63]_0 [16]),
        .I4(\int_written_reg_n_5_[18] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[18]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_5 ),
        .I1(\rdata[19]_i_3_n_5 ),
        .I2(\rdata[19]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[19]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[19]_i_2 
       (.I0(\int_count_reg[63]_0 [19]),
        .I1(\int_count_reg[63]_0 [51]),
        .I2(\int_flush_reg[63]_0 [19]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[19]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[19]_i_3 
       (.I0(D[51]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[19]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[19]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[19]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [51]),
        .I4(\int_out_r_reg[63]_0 [49]),
        .I5(\rdata[19]_i_5_n_5 ),
        .O(\rdata[19]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[19]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[19]),
        .I3(\int_out_r_reg[63]_0 [17]),
        .I4(\int_written_reg_n_5_[19] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[19]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata[1]_i_1 
       (.I0(\rdata[9]_i_2_n_5 ),
        .I1(D[1]),
        .I2(\rdata[9]_i_3_n_5 ),
        .I3(D[33]),
        .I4(\rdata[1]_i_2_n_5 ),
        .O(\rdata[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h4540454045454040)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[1]_i_3_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[1]_i_4_n_5 ),
        .I4(\rdata[1]_i_5_n_5 ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [33]),
        .I4(\int_out_r_reg[63]_0 [31]),
        .I5(\rdata[1]_i_6_n_5 ),
        .O(\rdata[1]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[1]_i_4 
       (.I0(\int_ier_reg[1]_0 [1]),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(\int_flush_reg[63]_0 [1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[1]_i_5 
       (.I0(int_task_ap_done__0),
        .I1(\int_count_reg[63]_0 [1]),
        .I2(\int_count_reg[63]_0 [33]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[1]_i_6 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[1]),
        .I3(\int_out_r_reg_n_5_[1] ),
        .I4(\int_written_reg_n_5_[1] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_5 ),
        .I1(\rdata[20]_i_3_n_5 ),
        .I2(\rdata[20]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[20]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[20]_i_2 
       (.I0(\int_count_reg[63]_0 [20]),
        .I1(\int_count_reg[63]_0 [52]),
        .I2(\int_flush_reg[63]_0 [20]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[20]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[20]_i_3 
       (.I0(D[52]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[20]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[20]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[20]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [52]),
        .I4(\int_out_r_reg[63]_0 [50]),
        .I5(\rdata[20]_i_5_n_5 ),
        .O(\rdata[20]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[20]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[20]),
        .I3(\int_out_r_reg[63]_0 [18]),
        .I4(\int_written_reg_n_5_[20] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[20]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_5 ),
        .I1(\rdata[21]_i_3_n_5 ),
        .I2(\rdata[21]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[21]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[21]_i_2 
       (.I0(\int_count_reg[63]_0 [21]),
        .I1(\int_count_reg[63]_0 [53]),
        .I2(\int_flush_reg[63]_0 [21]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[21]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[21]_i_3 
       (.I0(D[53]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[21]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[21]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[21]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [53]),
        .I4(\int_out_r_reg[63]_0 [51]),
        .I5(\rdata[21]_i_5_n_5 ),
        .O(\rdata[21]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[21]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[21]),
        .I3(\int_out_r_reg[63]_0 [19]),
        .I4(\int_written_reg_n_5_[21] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[21]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_5 ),
        .I1(\rdata[22]_i_3_n_5 ),
        .I2(\rdata[22]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[22]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[22]_i_2 
       (.I0(\int_count_reg[63]_0 [22]),
        .I1(\int_count_reg[63]_0 [54]),
        .I2(\int_flush_reg[63]_0 [22]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[22]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[22]_i_3 
       (.I0(D[54]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[22]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[22]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[22]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [54]),
        .I4(\int_out_r_reg[63]_0 [52]),
        .I5(\rdata[22]_i_5_n_5 ),
        .O(\rdata[22]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[22]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[22]),
        .I3(\int_out_r_reg[63]_0 [20]),
        .I4(\int_written_reg_n_5_[22] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[22]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_5 ),
        .I1(\rdata[23]_i_3_n_5 ),
        .I2(\rdata[23]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[23]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[23]_i_2 
       (.I0(\int_count_reg[63]_0 [23]),
        .I1(\int_count_reg[63]_0 [55]),
        .I2(\int_flush_reg[63]_0 [23]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[23]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[23]_i_3 
       (.I0(D[55]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[23]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[23]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[23]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [55]),
        .I4(\int_out_r_reg[63]_0 [53]),
        .I5(\rdata[23]_i_5_n_5 ),
        .O(\rdata[23]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[23]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[23]),
        .I3(\int_out_r_reg[63]_0 [21]),
        .I4(\int_written_reg_n_5_[23] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[23]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_5 ),
        .I1(\rdata[24]_i_3_n_5 ),
        .I2(\rdata[24]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[24]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[24]_i_2 
       (.I0(\int_count_reg[63]_0 [24]),
        .I1(\int_count_reg[63]_0 [56]),
        .I2(\int_flush_reg[63]_0 [24]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[24]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[24]_i_3 
       (.I0(D[56]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[24]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[24]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[24]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [56]),
        .I4(\int_out_r_reg[63]_0 [54]),
        .I5(\rdata[24]_i_5_n_5 ),
        .O(\rdata[24]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[24]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[24]),
        .I3(\int_out_r_reg[63]_0 [22]),
        .I4(\int_written_reg_n_5_[24] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[24]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_5 ),
        .I1(\rdata[25]_i_3_n_5 ),
        .I2(\rdata[25]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[25]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[25]_i_2 
       (.I0(\int_count_reg[63]_0 [25]),
        .I1(\int_count_reg[63]_0 [57]),
        .I2(\int_flush_reg[63]_0 [25]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[25]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[25]_i_3 
       (.I0(D[57]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[25]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[25]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[25]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [57]),
        .I4(\int_out_r_reg[63]_0 [55]),
        .I5(\rdata[25]_i_5_n_5 ),
        .O(\rdata[25]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[25]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[25]),
        .I3(\int_out_r_reg[63]_0 [23]),
        .I4(\int_written_reg_n_5_[25] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[25]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_5 ),
        .I1(\rdata[26]_i_3_n_5 ),
        .I2(\rdata[26]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[26]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[26]_i_2 
       (.I0(\int_count_reg[63]_0 [26]),
        .I1(\int_count_reg[63]_0 [58]),
        .I2(\int_flush_reg[63]_0 [26]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[26]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[26]_i_3 
       (.I0(D[58]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[26]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[26]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[26]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [58]),
        .I4(\int_out_r_reg[63]_0 [56]),
        .I5(\rdata[26]_i_5_n_5 ),
        .O(\rdata[26]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[26]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[26]),
        .I3(\int_out_r_reg[63]_0 [24]),
        .I4(\int_written_reg_n_5_[26] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[26]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_5 ),
        .I1(\rdata[27]_i_3_n_5 ),
        .I2(\rdata[27]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[27]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[27]_i_2 
       (.I0(\int_count_reg[63]_0 [27]),
        .I1(\int_count_reg[63]_0 [59]),
        .I2(\int_flush_reg[63]_0 [27]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[27]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[27]_i_3 
       (.I0(D[59]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[27]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[27]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[27]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [59]),
        .I4(\int_out_r_reg[63]_0 [57]),
        .I5(\rdata[27]_i_5_n_5 ),
        .O(\rdata[27]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[27]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[27]),
        .I3(\int_out_r_reg[63]_0 [25]),
        .I4(\int_written_reg_n_5_[27] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[27]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_5 ),
        .I1(\rdata[28]_i_3_n_5 ),
        .I2(\rdata[28]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[28]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[28]_i_2 
       (.I0(\int_count_reg[63]_0 [28]),
        .I1(\int_count_reg[63]_0 [60]),
        .I2(\int_flush_reg[63]_0 [28]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[28]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[28]_i_3 
       (.I0(D[60]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[28]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[28]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[28]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [60]),
        .I4(\int_out_r_reg[63]_0 [58]),
        .I5(\rdata[28]_i_5_n_5 ),
        .O(\rdata[28]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[28]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[28]),
        .I3(\int_out_r_reg[63]_0 [26]),
        .I4(\int_written_reg_n_5_[28] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[28]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_5 ),
        .I1(\rdata[29]_i_3_n_5 ),
        .I2(\rdata[29]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[29]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[29]_i_2 
       (.I0(\int_count_reg[63]_0 [29]),
        .I1(\int_count_reg[63]_0 [61]),
        .I2(\int_flush_reg[63]_0 [29]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[29]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[29]_i_3 
       (.I0(D[61]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[29]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[29]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[29]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [61]),
        .I4(\int_out_r_reg[63]_0 [59]),
        .I5(\rdata[29]_i_5_n_5 ),
        .O(\rdata[29]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[29]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[29]),
        .I3(\int_out_r_reg[63]_0 [27]),
        .I4(\int_written_reg_n_5_[29] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[29]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFD5D5D5FFC0C0C0)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(D[2]),
        .I3(\rdata[9]_i_3_n_5 ),
        .I4(D[34]),
        .I5(\rdata[2]_i_2_n_5 ),
        .O(\rdata[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFE4440000E444)) 
    \rdata[2]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[2]_i_3_n_5 ),
        .I2(\rdata[9]_i_6_n_5 ),
        .I3(\int_flush_reg[63]_0 [2]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata[2]_i_4_n_5 ),
        .O(\rdata[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[2]_i_3 
       (.I0(p_10_in[2]),
        .I1(\int_count_reg[63]_0 [2]),
        .I2(\int_count_reg[63]_0 [34]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[2]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [34]),
        .I4(\int_out_r_reg[63]_0 [32]),
        .I5(\rdata[2]_i_5_n_5 ),
        .O(\rdata[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[2]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[2]),
        .I3(\int_out_r_reg[63]_0 [0]),
        .I4(\int_written_reg_n_5_[2] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[2]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_5 ),
        .I1(\rdata[30]_i_3_n_5 ),
        .I2(\rdata[30]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[30]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[30]_i_2 
       (.I0(\int_count_reg[63]_0 [30]),
        .I1(\int_count_reg[63]_0 [62]),
        .I2(\int_flush_reg[63]_0 [30]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[30]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[30]_i_3 
       (.I0(D[62]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[30]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[30]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[30]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [62]),
        .I4(\int_out_r_reg[63]_0 [60]),
        .I5(\rdata[30]_i_5_n_5 ),
        .O(\rdata[30]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[30]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[30]),
        .I3(\int_out_r_reg[63]_0 [28]),
        .I4(\int_written_reg_n_5_[30] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[30]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_5 ),
        .I1(\rdata[31]_i_5_n_5 ),
        .I2(\rdata[31]_i_6_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[31]_i_4 
       (.I0(\int_count_reg[63]_0 [31]),
        .I1(\int_count_reg[63]_0 [63]),
        .I2(\int_flush_reg[63]_0 [31]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[31]_i_5 
       (.I0(D[63]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[31]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[31]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[31]_i_6 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [63]),
        .I4(\int_out_r_reg[63]_0 [61]),
        .I5(\rdata[31]_i_7_n_5 ),
        .O(\rdata[31]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[31]_i_7 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[31]),
        .I3(\int_out_r_reg[63]_0 [29]),
        .I4(\int_written_reg_n_5_[31] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFD5D5D5FFC0C0C0)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(D[3]),
        .I3(\rdata[9]_i_3_n_5 ),
        .I4(D[35]),
        .I5(\rdata[3]_i_2_n_5 ),
        .O(\rdata[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFE4440000E444)) 
    \rdata[3]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[3]_i_3_n_5 ),
        .I2(\rdata[9]_i_6_n_5 ),
        .I3(\int_flush_reg[63]_0 [3]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata[3]_i_4_n_5 ),
        .O(\rdata[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[3]_i_3 
       (.I0(int_ap_ready__0),
        .I1(\int_count_reg[63]_0 [3]),
        .I2(\int_count_reg[63]_0 [35]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[3]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [35]),
        .I4(\int_out_r_reg[63]_0 [33]),
        .I5(\rdata[3]_i_5_n_5 ),
        .O(\rdata[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[3]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[3]),
        .I3(\int_out_r_reg[63]_0 [1]),
        .I4(\int_written_reg_n_5_[3] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[3]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_5 ),
        .I1(\rdata[4]_i_3_n_5 ),
        .I2(\rdata[4]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[4]_i_2 
       (.I0(\int_count_reg[63]_0 [4]),
        .I1(\int_count_reg[63]_0 [36]),
        .I2(\int_flush_reg[63]_0 [4]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[4]_i_3 
       (.I0(D[36]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[4]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[4]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [36]),
        .I4(\int_out_r_reg[63]_0 [34]),
        .I5(\rdata[4]_i_5_n_5 ),
        .O(\rdata[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[4]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[4]),
        .I3(\int_out_r_reg[63]_0 [2]),
        .I4(\int_written_reg_n_5_[4] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_5 ),
        .I1(\rdata[5]_i_3_n_5 ),
        .I2(\rdata[5]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[5]_i_2 
       (.I0(\int_count_reg[63]_0 [5]),
        .I1(\int_count_reg[63]_0 [37]),
        .I2(\int_flush_reg[63]_0 [5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[5]_i_3 
       (.I0(D[37]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[5]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[5]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [37]),
        .I4(\int_out_r_reg[63]_0 [35]),
        .I5(\rdata[5]_i_5_n_5 ),
        .O(\rdata[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[5]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[5]),
        .I3(\int_out_r_reg[63]_0 [3]),
        .I4(\int_written_reg_n_5_[5] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[5]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_5 ),
        .I1(\rdata[6]_i_3_n_5 ),
        .I2(\rdata[6]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[6]_i_2 
       (.I0(\int_count_reg[63]_0 [6]),
        .I1(\int_count_reg[63]_0 [38]),
        .I2(\int_flush_reg[63]_0 [6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[6]_i_3 
       (.I0(D[38]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[6]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[6]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [38]),
        .I4(\int_out_r_reg[63]_0 [36]),
        .I5(\rdata[6]_i_5_n_5 ),
        .O(\rdata[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[6]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[6]),
        .I3(\int_out_r_reg[63]_0 [4]),
        .I4(\int_written_reg_n_5_[6] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFD5D5D5FFC0C0C0)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(D[7]),
        .I3(\rdata[9]_i_3_n_5 ),
        .I4(D[39]),
        .I5(\rdata[7]_i_2_n_5 ),
        .O(\rdata[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFE4440000E444)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[7]_i_3_n_5 ),
        .I2(\rdata[9]_i_6_n_5 ),
        .I3(\int_flush_reg[63]_0 [7]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata[7]_i_4_n_5 ),
        .O(\rdata[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[7]_i_3 
       (.I0(p_10_in[7]),
        .I1(\int_count_reg[63]_0 [7]),
        .I2(\int_count_reg[63]_0 [39]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[7]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [39]),
        .I4(\int_out_r_reg[63]_0 [37]),
        .I5(\rdata[7]_i_5_n_5 ),
        .O(\rdata[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[7]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[7]),
        .I3(\int_out_r_reg[63]_0 [5]),
        .I4(\int_written_reg_n_5_[7] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCFCCCEE)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_5 ),
        .I1(\rdata[8]_i_3_n_5 ),
        .I2(\rdata[8]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF0000000CC00AA00)) 
    \rdata[8]_i_2 
       (.I0(\int_count_reg[63]_0 [8]),
        .I1(\int_count_reg[63]_0 [40]),
        .I2(\int_flush_reg[63]_0 [8]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[8]_i_3 
       (.I0(D[40]),
        .I1(\rdata[9]_i_3_n_5 ),
        .I2(D[8]),
        .I3(\rdata[9]_i_2_n_5 ),
        .O(\rdata[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[8]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [40]),
        .I4(\int_out_r_reg[63]_0 [38]),
        .I5(\rdata[8]_i_5_n_5 ),
        .O(\rdata[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[8]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[8]),
        .I3(\int_out_r_reg[63]_0 [6]),
        .I4(\int_written_reg_n_5_[8] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[8]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFD5D5D5FFC0C0C0)) 
    \rdata[9]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(D[9]),
        .I3(\rdata[9]_i_3_n_5 ),
        .I4(D[41]),
        .I5(\rdata[9]_i_4_n_5 ),
        .O(\rdata[9]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFE4440000E444)) 
    \rdata[9]_i_4 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[9]_i_5_n_5 ),
        .I2(\rdata[9]_i_6_n_5 ),
        .I3(\int_flush_reg[63]_0 [9]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(\rdata[9]_i_7_n_5 ),
        .O(\rdata[9]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[9]_i_5 
       (.I0(interrupt),
        .I1(\int_count_reg[63]_0 [9]),
        .I2(\int_count_reg[63]_0 [41]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[9]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11100100)) 
    \rdata[9]_i_7 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_flush_reg[63]_0 [41]),
        .I4(\int_out_r_reg[63]_0 [39]),
        .I5(\rdata[9]_i_8_n_5 ),
        .O(\rdata[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hE6A2C48000000000)) 
    \rdata[9]_i_8 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(data11[9]),
        .I3(\int_out_r_reg[63]_0 [7]),
        .I4(\int_written_reg_n_5_[9] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_8_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_5 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_5_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_entry_proc
   (ap_sync_reg_read_stream_U0_ap_ready,
    push,
    ap_sync_ready,
    Q,
    \out_r_0_data_reg_reg[63]_0 ,
    ap_rst_n_inv,
    ap_sync_reg_entry_proc_U0_ap_ready,
    ap_sync_reg_read_stream_U0_ap_ready_reg,
    read_stream_U0_fifo_count_din,
    ap_start,
    out_r_c_full_n,
    int_ap_start_reg,
    fifo_count_full_n,
    ap_clk,
    E,
    D);
  output ap_sync_reg_read_stream_U0_ap_ready;
  output push;
  output ap_sync_ready;
  output [1:0]Q;
  output [61:0]\out_r_0_data_reg_reg[63]_0 ;
  input ap_rst_n_inv;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input ap_sync_reg_read_stream_U0_ap_ready_reg;
  input [0:0]read_stream_U0_fifo_count_din;
  input ap_start;
  input out_r_c_full_n;
  input [0:0]int_ap_start_reg;
  input fifo_count_full_n;
  input ap_clk;
  input [0:0]E;
  input [61:0]D;

  wire [61:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_read_stream_U0_ap_ready;
  wire ap_sync_reg_read_stream_U0_ap_ready_reg;
  wire fifo_count_full_n;
  wire [0:0]int_ap_start_reg;
  wire [61:0]\out_r_0_data_reg_reg[63]_0 ;
  wire out_r_c_full_n;
  wire push;
  wire [0:0]read_stream_U0_fifo_count_din;

  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][2]_srl3_i_1 
       (.I0(Q[1]),
        .I1(out_r_c_full_n),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hF808F8F8)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(out_r_c_full_n),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready),
        .I4(ap_start),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h202F2F2F)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_start),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(out_r_c_full_n),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEAAFEFEAAAAAAAA)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n_inv),
        .I1(push),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready),
        .I3(ap_sync_reg_read_stream_U0_ap_ready_reg),
        .I4(read_stream_U0_fifo_count_din),
        .I5(ap_start),
        .O(ap_sync_reg_read_stream_U0_ap_ready));
  LUT6 #(
    .INIT(64'hF8F8F800F800F800)) 
    int_ap_start_i_2
       (.I0(Q[1]),
        .I1(out_r_c_full_n),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready),
        .I3(ap_sync_reg_read_stream_U0_ap_ready_reg),
        .I4(int_ap_start_reg),
        .I5(fifo_count_full_n),
        .O(ap_sync_ready));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\out_r_0_data_reg_reg[63]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\out_r_0_data_reg_reg[63]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\out_r_0_data_reg_reg[63]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\out_r_0_data_reg_reg[63]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\out_r_0_data_reg_reg[63]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\out_r_0_data_reg_reg[63]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\out_r_0_data_reg_reg[63]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\out_r_0_data_reg_reg[63]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\out_r_0_data_reg_reg[63]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\out_r_0_data_reg_reg[63]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\out_r_0_data_reg_reg[63]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\out_r_0_data_reg_reg[63]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\out_r_0_data_reg_reg[63]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\out_r_0_data_reg_reg[63]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\out_r_0_data_reg_reg[63]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\out_r_0_data_reg_reg[63]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\out_r_0_data_reg_reg[63]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\out_r_0_data_reg_reg[63]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\out_r_0_data_reg_reg[63]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\out_r_0_data_reg_reg[63]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\out_r_0_data_reg_reg[63]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\out_r_0_data_reg_reg[63]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\out_r_0_data_reg_reg[63]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\out_r_0_data_reg_reg[63]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\out_r_0_data_reg_reg[63]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\out_r_0_data_reg_reg[63]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\out_r_0_data_reg_reg[63]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\out_r_0_data_reg_reg[63]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\out_r_0_data_reg_reg[63]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\out_r_0_data_reg_reg[63]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\out_r_0_data_reg_reg[63]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\out_r_0_data_reg_reg[63]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\out_r_0_data_reg_reg[63]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\out_r_0_data_reg_reg[63]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\out_r_0_data_reg_reg[63]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\out_r_0_data_reg_reg[63]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\out_r_0_data_reg_reg[63]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\out_r_0_data_reg_reg[63]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\out_r_0_data_reg_reg[63]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\out_r_0_data_reg_reg[63]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\out_r_0_data_reg_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\out_r_0_data_reg_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\out_r_0_data_reg_reg[63]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\out_r_0_data_reg_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\out_r_0_data_reg_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\out_r_0_data_reg_reg[63]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\out_r_0_data_reg_reg[63]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\out_r_0_data_reg_reg[63]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\out_r_0_data_reg_reg[63]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\out_r_0_data_reg_reg[63]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\out_r_0_data_reg_reg[63]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\out_r_0_data_reg_reg[63]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\out_r_0_data_reg_reg[63]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\out_r_0_data_reg_reg[63]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\out_r_0_data_reg_reg[63]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\out_r_0_data_reg_reg[63]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\out_r_0_data_reg_reg[63]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\out_r_0_data_reg_reg[63]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\out_r_0_data_reg_reg[63]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\out_r_0_data_reg_reg[63]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\out_r_0_data_reg_reg[63]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_r_0_data_reg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\out_r_0_data_reg_reg[63]_0 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S
   (fifo_count_empty_n,
    fifo_count_full_n,
    int_isr,
    out,
    ap_rst_n_inv,
    ap_clk,
    full_n17_out,
    Q,
    \int_isr_reg[1] ,
    ap_sync_reg_entry_proc_U0_ap_ready,
    push,
    \int_isr_reg[1]_0 ,
    write_memory_U0_out_r_read,
    full_n_reg_0,
    push_0,
    in,
    E);
  output fifo_count_empty_n;
  output fifo_count_full_n;
  output int_isr;
  output [5:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input full_n17_out;
  input [0:0]Q;
  input \int_isr_reg[1] ;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input push;
  input [0:0]\int_isr_reg[1]_0 ;
  input write_memory_U0_out_r_read;
  input [0:0]full_n_reg_0;
  input push_0;
  input [5:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire empty_n;
  wire empty_n_i_1__0_n_5;
  wire fifo_count_empty_n;
  wire fifo_count_full_n;
  wire full_n17_out;
  wire full_n_i_1__9_n_5;
  wire full_n_i_2__9_n_5;
  wire [0:0]full_n_reg_0;
  wire [5:0]in;
  wire int_isr;
  wire \int_isr_reg[1] ;
  wire [0:0]\int_isr_reg[1]_0 ;
  wire \mOutPtr[0]_i_1__9_n_5 ;
  wire \mOutPtr[1]_i_1__11_n_5 ;
  wire \mOutPtr[5]_i_3__4_n_5 ;
  wire [5:0]mOutPtr_reg;
  wire [5:0]out;
  wire [5:2]p_1_out;
  wire push;
  wire push_0;
  wire write_memory_U0_out_r_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hFFFF444C)) 
    empty_n_i_1__0
       (.I0(empty_n),
        .I1(fifo_count_empty_n),
        .I2(full_n_reg_0),
        .I3(write_memory_U0_out_r_read),
        .I4(push_0),
        .O(empty_n_i_1__0_n_5));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    empty_n_i_2__9
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[4]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(fifo_count_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7F7F77730303000)) 
    full_n_i_1__9
       (.I0(full_n_i_2__9_n_5),
        .I1(push_0),
        .I2(fifo_count_empty_n),
        .I3(full_n_reg_0),
        .I4(write_memory_U0_out_r_read),
        .I5(fifo_count_full_n),
        .O(full_n_i_1__9_n_5));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    full_n_i_2__9
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[2]),
        .O(full_n_i_2__9_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_5),
        .Q(fifo_count_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF8F8F80000000000)) 
    \int_isr[1]_i_2 
       (.I0(fifo_count_full_n),
        .I1(Q),
        .I2(\int_isr_reg[1] ),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready),
        .I4(push),
        .I5(\int_isr_reg[1]_0 ),
        .O(int_isr));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .I1(full_n17_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(full_n17_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__8 
       (.I0(full_n17_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_1__8 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(full_n17_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(p_1_out[4]));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[5]_i_2__4 
       (.I0(mOutPtr_reg[2]),
        .I1(\mOutPtr[5]_i_3__4_n_5 ),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[5]),
        .I5(mOutPtr_reg[4]),
        .O(p_1_out[5]));
  LUT6 #(
    .INIT(64'h57FF555501550000)) 
    \mOutPtr[5]_i_3__4 
       (.I0(mOutPtr_reg[1]),
        .I1(write_memory_U0_out_r_read),
        .I2(full_n_reg_0),
        .I3(fifo_count_empty_n),
        .I4(push_0),
        .I5(mOutPtr_reg[0]),
        .O(\mOutPtr[5]_i_3__4_n_5 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__11_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out[5]),
        .Q(mOutPtr_reg[5]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg
   (out,
    Q,
    push_0,
    in,
    ap_clk);
  output [5:0]out;
  input [5:0]Q;
  input push_0;
  input [5:0]in;
  input ap_clk;

  wire [5:0]Q;
  wire [4:0]addr;
  wire ap_clk;
  wire [5:0]in;
  wire [5:0]out;
  wire push_0;
  wire \NLW_SRL_SIG_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][5]_srl32_Q31_UNCONNECTED ;

  (* srl_bus_name = "\inst/fifo_count_U/U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "\inst/fifo_count_U/U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][0]_srl32 
       (.A(addr),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_SRL_SIG_reg[31][0]_srl32_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][0]_srl32_i_3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][0]_srl32_i_4 
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][0]_srl32_i_5 
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][0]_srl32_i_6 
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][0]_srl32_i_7 
       (.I0(Q[0]),
        .I1(Q[5]),
        .O(addr[0]));
  (* srl_bus_name = "\inst/fifo_count_U/U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "\inst/fifo_count_U/U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][1]_srl32 
       (.A(addr),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_SRL_SIG_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/fifo_count_U/U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "\inst/fifo_count_U/U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][2]_srl32 
       (.A(addr),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_SRL_SIG_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/fifo_count_U/U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "\inst/fifo_count_U/U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][3]_srl32 
       (.A(addr),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_SRL_SIG_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/fifo_count_U/U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "\inst/fifo_count_U/U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][4]_srl32 
       (.A(addr),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_SRL_SIG_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/fifo_count_U/U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "\inst/fifo_count_U/U_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][5]_srl32 
       (.A(addr),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_SRL_SIG_reg[31][5]_srl32_Q31_UNCONNECTED ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d256_A
   (fifo_data_out_empty_n,
    fifo_data_out_full_n,
    dout_vld_reg_0,
    dout,
    ap_rst_n_inv,
    ap_clk,
    full_n_reg_0,
    write_memory_U0_fifo_data_out_read,
    WEBWE,
    E,
    Q);
  output fifo_data_out_empty_n;
  output fifo_data_out_full_n;
  output dout_vld_reg_0;
  output [63:0]dout;
  input ap_rst_n_inv;
  input ap_clk;
  input full_n_reg_0;
  input write_memory_U0_fifo_data_out_read;
  input [0:0]WEBWE;
  input [0:0]E;
  input [63:0]Q;

  wire [0:0]E;
  wire [63:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:0]dout;
  wire dout_vld_i_1__8_n_5;
  wire dout_vld_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_5;
  wire empty_n_i_3__4_n_5;
  wire fifo_data_out_empty_n;
  wire fifo_data_out_full_n;
  wire full_n_i_1__8_n_5;
  wire full_n_i_3__4_n_5;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__8_n_5 ;
  wire \mOutPtr[8]_i_10_n_5 ;
  wire \mOutPtr[8]_i_11_n_5 ;
  wire \mOutPtr[8]_i_3__0_n_5 ;
  wire \mOutPtr[8]_i_4__0_n_5 ;
  wire \mOutPtr[8]_i_5__0_n_5 ;
  wire \mOutPtr[8]_i_6_n_5 ;
  wire \mOutPtr[8]_i_7_n_5 ;
  wire \mOutPtr[8]_i_8_n_5 ;
  wire \mOutPtr[8]_i_9_n_5 ;
  wire [8:0]mOutPtr_reg;
  wire \mOutPtr_reg[8]_i_2_n_10 ;
  wire \mOutPtr_reg[8]_i_2_n_11 ;
  wire \mOutPtr_reg[8]_i_2_n_12 ;
  wire \mOutPtr_reg[8]_i_2_n_13 ;
  wire \mOutPtr_reg[8]_i_2_n_14 ;
  wire \mOutPtr_reg[8]_i_2_n_15 ;
  wire \mOutPtr_reg[8]_i_2_n_16 ;
  wire \mOutPtr_reg[8]_i_2_n_17 ;
  wire \mOutPtr_reg[8]_i_2_n_18 ;
  wire \mOutPtr_reg[8]_i_2_n_19 ;
  wire \mOutPtr_reg[8]_i_2_n_20 ;
  wire \mOutPtr_reg[8]_i_2_n_6 ;
  wire \mOutPtr_reg[8]_i_2_n_7 ;
  wire \mOutPtr_reg[8]_i_2_n_8 ;
  wire \mOutPtr_reg[8]_i_2_n_9 ;
  wire p_0_in;
  wire p_1_in;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_5 ;
  wire \waddr[1]_i_1_n_5 ;
  wire \waddr[1]_i_2_n_5 ;
  wire \waddr[2]_i_1_n_5 ;
  wire \waddr[3]_i_1_n_5 ;
  wire \waddr[3]_i_2_n_5 ;
  wire \waddr[4]_i_1_n_5 ;
  wire \waddr[5]_i_1_n_5 ;
  wire \waddr[6]_i_1__0_n_5 ;
  wire \waddr[7]_i_1_n_5 ;
  wire \waddr[7]_i_2_n_5 ;
  wire write_memory_U0_fifo_data_out_read;
  wire [7:7]\NLW_mOutPtr_reg[8]_i_2_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d256_A_ram U_ulp_dpa_trace_s2mm_0_fifo_w64_d256_A_ram
       (.D(rnext),
        .Q(raddr),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg_0),
        .empty_n(empty_n),
        .mem_reg_0(waddr),
        .mem_reg_1(Q),
        .\raddr_reg_reg[3]_0 (fifo_data_out_empty_n),
        .write_memory_U0_fifo_data_out_read(write_memory_U0_fifo_data_out_read));
  LUT3 #(
    .INIT(8'hCE)) 
    dout_vld_i_1__8
       (.I0(fifo_data_out_empty_n),
        .I1(empty_n),
        .I2(write_memory_U0_fifo_data_out_read),
        .O(dout_vld_i_1__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_5),
        .Q(fifo_data_out_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_0),
        .I3(empty_n),
        .O(empty_n_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__8
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(empty_n_i_3__4_n_5),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_3__4
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[8]),
        .I2(mOutPtr_reg[5]),
        .I3(mOutPtr_reg[6]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(empty_n_i_3__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__8
       (.I0(ap_rst_n_inv),
        .I1(p_1_in),
        .I2(fifo_data_out_full_n),
        .I3(dout_vld_reg_0),
        .I4(full_n_reg_0),
        .O(full_n_i_1__8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    full_n_i_2__8
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(full_n_i_3__4_n_5),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    full_n_i_3__4
       (.I0(mOutPtr_reg[8]),
        .I1(mOutPtr_reg[7]),
        .I2(mOutPtr_reg[5]),
        .I3(mOutPtr_reg[6]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(full_n_i_3__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_5),
        .Q(fifo_data_out_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_10 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(\mOutPtr[8]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h65)) 
    \mOutPtr[8]_i_11 
       (.I0(mOutPtr_reg[1]),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_0),
        .O(\mOutPtr[8]_i_11_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[8]_i_3__0 
       (.I0(mOutPtr_reg[1]),
        .O(\mOutPtr[8]_i_3__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_4__0 
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[8]),
        .O(\mOutPtr[8]_i_4__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_5__0 
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr[8]_i_5__0_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_6 
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr[8]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_7 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr[8]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_8 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .O(\mOutPtr[8]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[8]_i_9 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(\mOutPtr[8]_i_9_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_5 ),
        .Q(mOutPtr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_2_n_20 ),
        .Q(mOutPtr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_2_n_19 ),
        .Q(mOutPtr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_2_n_18 ),
        .Q(mOutPtr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_2_n_17 ),
        .Q(mOutPtr_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_2_n_16 ),
        .Q(mOutPtr_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_2_n_15 ),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_2_n_14 ),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr_reg[8]_i_2_n_13 ),
        .Q(mOutPtr_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \mOutPtr_reg[8]_i_2 
       (.CI(mOutPtr_reg[0]),
        .CI_TOP(1'b0),
        .CO({\NLW_mOutPtr_reg[8]_i_2_CO_UNCONNECTED [7],\mOutPtr_reg[8]_i_2_n_6 ,\mOutPtr_reg[8]_i_2_n_7 ,\mOutPtr_reg[8]_i_2_n_8 ,\mOutPtr_reg[8]_i_2_n_9 ,\mOutPtr_reg[8]_i_2_n_10 ,\mOutPtr_reg[8]_i_2_n_11 ,\mOutPtr_reg[8]_i_2_n_12 }),
        .DI({1'b0,mOutPtr_reg[6:1],\mOutPtr[8]_i_3__0_n_5 }),
        .O({\mOutPtr_reg[8]_i_2_n_13 ,\mOutPtr_reg[8]_i_2_n_14 ,\mOutPtr_reg[8]_i_2_n_15 ,\mOutPtr_reg[8]_i_2_n_16 ,\mOutPtr_reg[8]_i_2_n_17 ,\mOutPtr_reg[8]_i_2_n_18 ,\mOutPtr_reg[8]_i_2_n_19 ,\mOutPtr_reg[8]_i_2_n_20 }),
        .S({\mOutPtr[8]_i_4__0_n_5 ,\mOutPtr[8]_i_5__0_n_5 ,\mOutPtr[8]_i_6_n_5 ,\mOutPtr[8]_i_7_n_5 ,\mOutPtr[8]_i_8_n_5 ,\mOutPtr[8]_i_9_n_5 ,\mOutPtr[8]_i_10_n_5 ,\mOutPtr[8]_i_11_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_5 ),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(waddr[4]),
        .I4(waddr[7]),
        .I5(waddr[6]),
        .O(\waddr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_5 ),
        .I1(waddr[3]),
        .I2(waddr[2]),
        .I3(waddr[1]),
        .I4(waddr[0]),
        .O(\waddr[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(waddr[5]),
        .I1(waddr[4]),
        .I2(waddr[7]),
        .I3(waddr[6]),
        .O(\waddr[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .I4(\waddr[3]_i_2_n_5 ),
        .O(\waddr[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[0]),
        .I3(waddr[3]),
        .I4(\waddr[3]_i_2_n_5 ),
        .O(\waddr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[4]),
        .I3(waddr[7]),
        .I4(waddr[6]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[6]),
        .I2(waddr[5]),
        .I3(\waddr[7]_i_2_n_5 ),
        .I4(waddr[0]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_5 ),
        .I1(waddr[7]),
        .I2(waddr[6]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\waddr[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[7]),
        .I1(waddr[0]),
        .I2(waddr[6]),
        .I3(\waddr[7]_i_2_n_5 ),
        .I4(waddr[5]),
        .I5(waddr[4]),
        .O(\waddr[6]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[5]),
        .I2(\waddr[7]_i_2_n_5 ),
        .I3(waddr[6]),
        .I4(waddr[0]),
        .I5(waddr[7]),
        .O(\waddr[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[7]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[0]_i_1_n_5 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[1]_i_1_n_5 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[2]_i_1_n_5 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[3]_i_1_n_5 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[4]_i_1_n_5 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[5]_i_1_n_5 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[6]_i_1__0_n_5 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[7]_i_1_n_5 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d256_A_ram
   (dout_vld_reg,
    D,
    dout,
    ap_rst_n_inv,
    Q,
    \raddr_reg_reg[3]_0 ,
    write_memory_U0_fifo_data_out_read,
    empty_n,
    ap_clk,
    mem_reg_0,
    mem_reg_1,
    WEBWE);
  output dout_vld_reg;
  output [7:0]D;
  output [63:0]dout;
  input ap_rst_n_inv;
  input [7:0]Q;
  input \raddr_reg_reg[3]_0 ;
  input write_memory_U0_fifo_data_out_read;
  input empty_n;
  input ap_clk;
  input [7:0]mem_reg_0;
  input [63:0]mem_reg_1;
  input [0:0]WEBWE;

  wire [7:0]D;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:0]dout;
  wire dout_vld_reg;
  wire empty_n;
  wire [7:0]mem_reg_0;
  wire [63:0]mem_reg_1;
  wire mem_reg_i_1__0_n_5;
  wire [7:0]raddr_reg;
  wire \raddr_reg[1]_i_2_n_5 ;
  wire \raddr_reg[3]_i_2_n_5 ;
  wire \raddr_reg[7]_i_2_n_5 ;
  wire \raddr_reg_reg[3]_0 ;
  wire write_memory_U0_fifo_data_out_read;
  wire NLW_mem_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "16320" *) 
  (* RTL_RAM_NAME = "inst/fifo_data_out_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[31:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[31:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[3:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DINADIN(mem_reg_1[31:0]),
        .DINBDIN(mem_reg_1[63:32]),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(dout[31:0]),
        .DOUTBDOUT(dout[63:32]),
        .DOUTPADOUTP(NLW_mem_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(mem_reg_i_1__0_n_5),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(dout_vld_reg),
        .O(mem_reg_i_1__0_n_5));
  LUT3 #(
    .INIT(8'h2F)) 
    mem_reg_i_3
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(write_memory_U0_fifo_data_out_read),
        .I2(empty_n),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hF00B)) 
    \raddr_reg[0]_i_1__0 
       (.I0(\raddr_reg[1]_i_2_n_5 ),
        .I1(Q[1]),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hA5E0)) 
    \raddr_reg[1]_i_1__0 
       (.I0(dout_vld_reg),
        .I1(\raddr_reg[1]_i_2_n_5 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \raddr_reg[1]_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\raddr_reg[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC3C34CCCC)) 
    \raddr_reg[2]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\raddr_reg[3]_i_2_n_5 ),
        .I4(Q[1]),
        .I5(dout_vld_reg),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCC6C64CCCC)) 
    \raddr_reg[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(\raddr_reg[3]_i_2_n_5 ),
        .I4(Q[1]),
        .I5(dout_vld_reg),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[3]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\raddr_reg[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC343C3C3C)) 
    \raddr_reg[4]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(\raddr_reg[7]_i_2_n_5 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCCCCCCC646C6C6C)) 
    \raddr_reg[5]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(\raddr_reg[7]_i_2_n_5 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF01AF0F0F0F0F0F0)) 
    \raddr_reg[6]_i_1 
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\raddr_reg[7]_i_2_n_5 ),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \raddr_reg[7]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\raddr_reg[7]_i_2_n_5 ),
        .I3(Q[6]),
        .I4(Q[0]),
        .I5(Q[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h5DFFFFFFFFFFFFFF)) 
    \raddr_reg[7]_i_2 
       (.I0(Q[1]),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(write_memory_U0_fifo_data_out_read),
        .I3(empty_n),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\raddr_reg[7]_i_2_n_5 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d2_S
   (circular_c_empty_n,
    circular_c_full_n,
    E,
    circular_dout,
    ap_rst_n_inv,
    ap_clk,
    Q,
    count_c_full_n,
    write_memory_U0_out_r_read,
    read_stream_U0_circular_c_write,
    \SRL_SIG_reg[1][0] ,
    circular_c_din);
  output circular_c_empty_n;
  output circular_c_full_n;
  output [0:0]E;
  output [63:0]circular_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input count_c_full_n;
  input write_memory_U0_out_r_read;
  input read_stream_U0_circular_c_write;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [63:0]circular_c_din;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:0]circular_c_din;
  wire circular_c_empty_n;
  wire circular_c_full_n;
  wire [63:0]circular_dout;
  wire count_c_full_n;
  wire empty_n_i_1__2_n_5;
  wire full_n_i_1__11_n_5;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__11_n_5 ;
  wire \mOutPtr[1]_i_1__9_n_5 ;
  wire [1:1]p_1_out;
  wire read_stream_U0_circular_c_write;
  wire write_memory_U0_out_r_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg_4 U_ulp_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg
       (.E(E),
        .Q(Q),
        .\SRL_SIG_reg[1][0]_0 (circular_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .circular_c_din(circular_c_din),
        .circular_dout(circular_dout),
        .\circular_read_reg_299_reg[63] (mOutPtr),
        .count_c_full_n(count_c_full_n));
  LUT6 #(
    .INIT(64'hFEEEFFFFF000F000)) 
    empty_n_i_1__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(read_stream_U0_circular_c_write),
        .I3(circular_c_full_n),
        .I4(write_memory_U0_out_r_read),
        .I5(circular_c_empty_n),
        .O(empty_n_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_5),
        .Q(circular_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__11
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(read_stream_U0_circular_c_write),
        .I3(circular_c_full_n),
        .I4(write_memory_U0_out_r_read),
        .I5(circular_c_empty_n),
        .O(full_n_i_1__11_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_5),
        .Q(circular_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__11_n_5 ));
  LUT5 #(
    .INIT(32'h7F808080)) 
    \mOutPtr[1]_i_1__9 
       (.I0(count_c_full_n),
        .I1(Q),
        .I2(circular_c_full_n),
        .I3(write_memory_U0_out_r_read),
        .I4(circular_c_empty_n),
        .O(\mOutPtr[1]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'h9969696999999999)) 
    \mOutPtr[1]_i_2__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(read_stream_U0_circular_c_write),
        .I3(write_memory_U0_out_r_read),
        .I4(circular_c_empty_n),
        .I5(circular_c_full_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__9_n_5 ),
        .D(\mOutPtr[0]_i_1__11_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__9_n_5 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_fifo_w64_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d2_S_0
   (count_c_empty_n,
    count_c_full_n,
    full_n_reg_0,
    count_c_dout,
    full_n_reg_1,
    ap_rst_n_inv,
    ap_clk,
    circular_c_full_n,
    Q,
    write_memory_U0_out_r_read,
    read_stream_U0_circular_c_write,
    E,
    \SRL_SIG_reg[0][63] );
  output count_c_empty_n;
  output count_c_full_n;
  output full_n_reg_0;
  output [63:0]count_c_dout;
  output [0:0]full_n_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input circular_c_full_n;
  input [0:0]Q;
  input write_memory_U0_out_r_read;
  input read_stream_U0_circular_c_write;
  input [0:0]E;
  input [63:0]\SRL_SIG_reg[0][63] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [63:0]\SRL_SIG_reg[0][63] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire circular_c_full_n;
  wire [63:0]count_c_dout;
  wire count_c_empty_n;
  wire count_c_full_n;
  wire empty_n_i_1__1_n_5;
  wire full_n_i_1__10_n_5;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__10_n_5 ;
  wire \mOutPtr[1]_i_1__8_n_5 ;
  wire [1:1]p_1_out;
  wire read_stream_U0_circular_c_write;
  wire write_memory_U0_out_r_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg U_ulp_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg
       (.E(E),
        .Q(mOutPtr),
        .\SRL_SIG_reg[0][63]_0 (\SRL_SIG_reg[0][63] ),
        .\SRL_SIG_reg[1][0]_0 (count_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (Q),
        .ap_clk(ap_clk),
        .circular_c_full_n(circular_c_full_n),
        .count_c_dout(count_c_dout),
        .full_n_reg(full_n_reg_1));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(count_c_full_n),
        .I1(circular_c_full_n),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFEEEFFFFF000F000)) 
    empty_n_i_1__1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(read_stream_U0_circular_c_write),
        .I3(count_c_full_n),
        .I4(write_memory_U0_out_r_read),
        .I5(count_c_empty_n),
        .O(empty_n_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_5),
        .Q(count_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEF00EF00EF00)) 
    full_n_i_1__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(read_stream_U0_circular_c_write),
        .I3(count_c_full_n),
        .I4(write_memory_U0_out_r_read),
        .I5(count_c_empty_n),
        .O(full_n_i_1__10_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_5),
        .Q(count_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__10_n_5 ));
  LUT5 #(
    .INIT(32'h7F808080)) 
    \mOutPtr[1]_i_1__8 
       (.I0(circular_c_full_n),
        .I1(Q),
        .I2(count_c_full_n),
        .I3(write_memory_U0_out_r_read),
        .I4(count_c_empty_n),
        .O(\mOutPtr[1]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'h9969696999999999)) 
    \mOutPtr[1]_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(read_stream_U0_circular_c_write),
        .I3(write_memory_U0_out_r_read),
        .I4(count_c_empty_n),
        .I5(count_c_full_n),
        .O(p_1_out));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__8_n_5 ),
        .D(\mOutPtr[0]_i_1__10_n_5 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__8_n_5 ),
        .D(p_1_out),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg
   (count_c_dout,
    full_n_reg,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    circular_c_full_n,
    E,
    \SRL_SIG_reg[0][63]_0 ,
    ap_clk);
  output [63:0]count_c_dout;
  output [0:0]full_n_reg;
  input [1:0]Q;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input circular_c_full_n;
  input [0:0]E;
  input [63:0]\SRL_SIG_reg[0][63]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]\SRL_SIG_reg[0][63]_0 ;
  wire [63:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire [63:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire circular_c_full_n;
  wire [63:0]count_c_dout;
  wire [0:0]full_n_reg;

  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][63]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(circular_c_full_n),
        .O(full_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [32]),
        .Q(\SRL_SIG_reg[0]_0 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [33]),
        .Q(\SRL_SIG_reg[0]_0 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [34]),
        .Q(\SRL_SIG_reg[0]_0 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [35]),
        .Q(\SRL_SIG_reg[0]_0 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [36]),
        .Q(\SRL_SIG_reg[0]_0 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [37]),
        .Q(\SRL_SIG_reg[0]_0 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [38]),
        .Q(\SRL_SIG_reg[0]_0 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [39]),
        .Q(\SRL_SIG_reg[0]_0 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [40]),
        .Q(\SRL_SIG_reg[0]_0 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [41]),
        .Q(\SRL_SIG_reg[0]_0 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [42]),
        .Q(\SRL_SIG_reg[0]_0 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [43]),
        .Q(\SRL_SIG_reg[0]_0 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [44]),
        .Q(\SRL_SIG_reg[0]_0 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [45]),
        .Q(\SRL_SIG_reg[0]_0 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [46]),
        .Q(\SRL_SIG_reg[0]_0 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [47]),
        .Q(\SRL_SIG_reg[0]_0 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [48]),
        .Q(\SRL_SIG_reg[0]_0 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [49]),
        .Q(\SRL_SIG_reg[0]_0 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [50]),
        .Q(\SRL_SIG_reg[0]_0 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [51]),
        .Q(\SRL_SIG_reg[0]_0 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [52]),
        .Q(\SRL_SIG_reg[0]_0 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [53]),
        .Q(\SRL_SIG_reg[0]_0 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [54]),
        .Q(\SRL_SIG_reg[0]_0 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [55]),
        .Q(\SRL_SIG_reg[0]_0 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [56]),
        .Q(\SRL_SIG_reg[0]_0 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [57]),
        .Q(\SRL_SIG_reg[0]_0 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [58]),
        .Q(\SRL_SIG_reg[0]_0 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [59]),
        .Q(\SRL_SIG_reg[0]_0 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [60]),
        .Q(\SRL_SIG_reg[0]_0 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [61]),
        .Q(\SRL_SIG_reg[0]_0 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [62]),
        .Q(\SRL_SIG_reg[0]_0 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [63]),
        .Q(\SRL_SIG_reg[0]_0 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][63]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [32]),
        .Q(\SRL_SIG_reg[1]_1 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [33]),
        .Q(\SRL_SIG_reg[1]_1 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [34]),
        .Q(\SRL_SIG_reg[1]_1 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [35]),
        .Q(\SRL_SIG_reg[1]_1 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [36]),
        .Q(\SRL_SIG_reg[1]_1 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [37]),
        .Q(\SRL_SIG_reg[1]_1 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [38]),
        .Q(\SRL_SIG_reg[1]_1 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [39]),
        .Q(\SRL_SIG_reg[1]_1 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [40]),
        .Q(\SRL_SIG_reg[1]_1 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [41]),
        .Q(\SRL_SIG_reg[1]_1 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [42]),
        .Q(\SRL_SIG_reg[1]_1 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [43]),
        .Q(\SRL_SIG_reg[1]_1 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [44]),
        .Q(\SRL_SIG_reg[1]_1 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [45]),
        .Q(\SRL_SIG_reg[1]_1 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [46]),
        .Q(\SRL_SIG_reg[1]_1 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [47]),
        .Q(\SRL_SIG_reg[1]_1 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [48]),
        .Q(\SRL_SIG_reg[1]_1 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [49]),
        .Q(\SRL_SIG_reg[1]_1 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [50]),
        .Q(\SRL_SIG_reg[1]_1 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [51]),
        .Q(\SRL_SIG_reg[1]_1 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [52]),
        .Q(\SRL_SIG_reg[1]_1 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [53]),
        .Q(\SRL_SIG_reg[1]_1 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [54]),
        .Q(\SRL_SIG_reg[1]_1 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [55]),
        .Q(\SRL_SIG_reg[1]_1 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [56]),
        .Q(\SRL_SIG_reg[1]_1 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [57]),
        .Q(\SRL_SIG_reg[1]_1 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [58]),
        .Q(\SRL_SIG_reg[1]_1 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [59]),
        .Q(\SRL_SIG_reg[1]_1 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [60]),
        .Q(\SRL_SIG_reg[1]_1 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [61]),
        .Q(\SRL_SIG_reg[1]_1 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [62]),
        .Q(\SRL_SIG_reg[1]_1 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [63]),
        .Q(\SRL_SIG_reg[1]_1 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \count_read_reg_304[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(Q[0]),
        .O(count_c_dout[0]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \count_read_reg_304[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(count_c_dout[1]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \count_read_reg_304[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(Q[0]),
        .O(count_c_dout[2]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \count_read_reg_304[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(Q[0]),
        .O(count_c_dout[3]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \count_read_reg_304[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(Q[0]),
        .O(count_c_dout[4]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(Q[0]),
        .O(count_c_dout[5]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [15]),
        .I3(Q[0]),
        .O(count_c_dout[15]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [16]),
        .I3(Q[0]),
        .O(count_c_dout[16]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [17]),
        .I3(Q[0]),
        .O(count_c_dout[17]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [18]),
        .I3(Q[0]),
        .O(count_c_dout[18]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [19]),
        .I3(Q[0]),
        .O(count_c_dout[19]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [20]),
        .I3(Q[0]),
        .O(count_c_dout[20]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [21]),
        .I3(Q[0]),
        .O(count_c_dout[21]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [22]),
        .I3(Q[0]),
        .O(count_c_dout[22]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [23]),
        .I3(Q[0]),
        .O(count_c_dout[23]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [24]),
        .I3(Q[0]),
        .O(count_c_dout[24]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(Q[0]),
        .O(count_c_dout[6]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [25]),
        .I3(Q[0]),
        .O(count_c_dout[25]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [26]),
        .I3(Q[0]),
        .O(count_c_dout[26]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [27]),
        .I3(Q[0]),
        .O(count_c_dout[27]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [28]),
        .I3(Q[0]),
        .O(count_c_dout[28]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [29]),
        .I3(Q[0]),
        .O(count_c_dout[29]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [30]),
        .I3(Q[0]),
        .O(count_c_dout[30]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [31]),
        .I3(Q[0]),
        .O(count_c_dout[31]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [32]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [32]),
        .I3(Q[0]),
        .O(count_c_dout[32]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[28]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [33]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [33]),
        .O(count_c_dout[33]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[29]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [34]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [34]),
        .O(count_c_dout[34]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(Q[0]),
        .O(count_c_dout[7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[30]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [35]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [35]),
        .O(count_c_dout[35]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[31]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [36]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [36]),
        .O(count_c_dout[36]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[32]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [37]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [37]),
        .O(count_c_dout[37]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[33]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [38]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [38]),
        .O(count_c_dout[38]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[34]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [39]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [39]),
        .O(count_c_dout[39]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[35]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [40]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [40]),
        .O(count_c_dout[40]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[36]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [41]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [41]),
        .O(count_c_dout[41]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[37]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [42]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [42]),
        .O(count_c_dout[42]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[38]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [43]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [43]),
        .O(count_c_dout[43]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[39]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [44]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [44]),
        .O(count_c_dout[44]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [8]),
        .I3(Q[0]),
        .O(count_c_dout[8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[40]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [45]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [45]),
        .O(count_c_dout[45]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[41]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [46]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [46]),
        .O(count_c_dout[46]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[42]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [47]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [47]),
        .O(count_c_dout[47]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[43]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [48]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [48]),
        .O(count_c_dout[48]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[44]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [49]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [49]),
        .O(count_c_dout[49]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[45]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [50]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [50]),
        .O(count_c_dout[50]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[46]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [51]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [51]),
        .O(count_c_dout[51]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[47]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [52]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [52]),
        .O(count_c_dout[52]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[48]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [53]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [53]),
        .O(count_c_dout[53]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[49]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [54]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [54]),
        .O(count_c_dout[54]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [9]),
        .I3(Q[0]),
        .O(count_c_dout[9]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[50]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [55]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [55]),
        .O(count_c_dout[55]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[51]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [56]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [56]),
        .O(count_c_dout[56]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[52]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [57]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [57]),
        .O(count_c_dout[57]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[53]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [58]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [58]),
        .O(count_c_dout[58]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[54]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [59]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [59]),
        .O(count_c_dout[59]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[55]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [60]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [60]),
        .O(count_c_dout[60]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[56]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [61]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [61]),
        .O(count_c_dout[61]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[57]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [62]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [62]),
        .O(count_c_dout[62]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \tmp_reg_315[58]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1]_1 [63]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0]_0 [63]),
        .O(count_c_dout[63]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [10]),
        .I3(Q[0]),
        .O(count_c_dout[10]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [11]),
        .I3(Q[0]),
        .O(count_c_dout[11]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [12]),
        .I3(Q[0]),
        .O(count_c_dout[12]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [13]),
        .I3(Q[0]),
        .O(count_c_dout[13]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \tmp_reg_315[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0]_0 [14]),
        .I3(Q[0]),
        .O(count_c_dout[14]));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg_4
   (E,
    circular_dout,
    \SRL_SIG_reg[1][0]_0 ,
    Q,
    count_c_full_n,
    \circular_read_reg_299_reg[63] ,
    \SRL_SIG_reg[1][0]_1 ,
    circular_c_din,
    ap_clk);
  output [0:0]E;
  output [63:0]circular_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]Q;
  input count_c_full_n;
  input [1:0]\circular_read_reg_299_reg[63] ;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input [63:0]circular_c_din;
  input ap_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire [63:0]\SRL_SIG_reg[0]_2 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire [63:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire [63:0]circular_c_din;
  wire [63:0]circular_dout;
  wire [1:0]\circular_read_reg_299_reg[63] ;
  wire count_c_full_n;

  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][63]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Q),
        .I2(count_c_full_n),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[11]),
        .Q(\SRL_SIG_reg[0]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[12]),
        .Q(\SRL_SIG_reg[0]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[13]),
        .Q(\SRL_SIG_reg[0]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[14]),
        .Q(\SRL_SIG_reg[0]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[15]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[16]),
        .Q(\SRL_SIG_reg[0]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[17]),
        .Q(\SRL_SIG_reg[0]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[18]),
        .Q(\SRL_SIG_reg[0]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[19]),
        .Q(\SRL_SIG_reg[0]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[20]),
        .Q(\SRL_SIG_reg[0]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[21]),
        .Q(\SRL_SIG_reg[0]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[22]),
        .Q(\SRL_SIG_reg[0]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[23]),
        .Q(\SRL_SIG_reg[0]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[24]),
        .Q(\SRL_SIG_reg[0]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[25]),
        .Q(\SRL_SIG_reg[0]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[26]),
        .Q(\SRL_SIG_reg[0]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[27]),
        .Q(\SRL_SIG_reg[0]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[28]),
        .Q(\SRL_SIG_reg[0]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[29]),
        .Q(\SRL_SIG_reg[0]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[30]),
        .Q(\SRL_SIG_reg[0]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[31]),
        .Q(\SRL_SIG_reg[0]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[32]),
        .Q(\SRL_SIG_reg[0]_2 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[33]),
        .Q(\SRL_SIG_reg[0]_2 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[34]),
        .Q(\SRL_SIG_reg[0]_2 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[35]),
        .Q(\SRL_SIG_reg[0]_2 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[36]),
        .Q(\SRL_SIG_reg[0]_2 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[37]),
        .Q(\SRL_SIG_reg[0]_2 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[38]),
        .Q(\SRL_SIG_reg[0]_2 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[39]),
        .Q(\SRL_SIG_reg[0]_2 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[40]),
        .Q(\SRL_SIG_reg[0]_2 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[41]),
        .Q(\SRL_SIG_reg[0]_2 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[42]),
        .Q(\SRL_SIG_reg[0]_2 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[43]),
        .Q(\SRL_SIG_reg[0]_2 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[44]),
        .Q(\SRL_SIG_reg[0]_2 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[45]),
        .Q(\SRL_SIG_reg[0]_2 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[46]),
        .Q(\SRL_SIG_reg[0]_2 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[47]),
        .Q(\SRL_SIG_reg[0]_2 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[48]),
        .Q(\SRL_SIG_reg[0]_2 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[49]),
        .Q(\SRL_SIG_reg[0]_2 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[50]),
        .Q(\SRL_SIG_reg[0]_2 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[51]),
        .Q(\SRL_SIG_reg[0]_2 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[52]),
        .Q(\SRL_SIG_reg[0]_2 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[53]),
        .Q(\SRL_SIG_reg[0]_2 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[54]),
        .Q(\SRL_SIG_reg[0]_2 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[55]),
        .Q(\SRL_SIG_reg[0]_2 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[56]),
        .Q(\SRL_SIG_reg[0]_2 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[57]),
        .Q(\SRL_SIG_reg[0]_2 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[58]),
        .Q(\SRL_SIG_reg[0]_2 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[59]),
        .Q(\SRL_SIG_reg[0]_2 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[60]),
        .Q(\SRL_SIG_reg[0]_2 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[61]),
        .Q(\SRL_SIG_reg[0]_2 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[62]),
        .Q(\SRL_SIG_reg[0]_2 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[63]),
        .Q(\SRL_SIG_reg[0]_2 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(circular_c_din[9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [11]),
        .Q(\SRL_SIG_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [12]),
        .Q(\SRL_SIG_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [13]),
        .Q(\SRL_SIG_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [14]),
        .Q(\SRL_SIG_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [16]),
        .Q(\SRL_SIG_reg[1]_3 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [17]),
        .Q(\SRL_SIG_reg[1]_3 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [18]),
        .Q(\SRL_SIG_reg[1]_3 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [19]),
        .Q(\SRL_SIG_reg[1]_3 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [20]),
        .Q(\SRL_SIG_reg[1]_3 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [21]),
        .Q(\SRL_SIG_reg[1]_3 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [22]),
        .Q(\SRL_SIG_reg[1]_3 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [23]),
        .Q(\SRL_SIG_reg[1]_3 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [24]),
        .Q(\SRL_SIG_reg[1]_3 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [25]),
        .Q(\SRL_SIG_reg[1]_3 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [26]),
        .Q(\SRL_SIG_reg[1]_3 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [27]),
        .Q(\SRL_SIG_reg[1]_3 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [28]),
        .Q(\SRL_SIG_reg[1]_3 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [29]),
        .Q(\SRL_SIG_reg[1]_3 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [30]),
        .Q(\SRL_SIG_reg[1]_3 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [31]),
        .Q(\SRL_SIG_reg[1]_3 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [32]),
        .Q(\SRL_SIG_reg[1]_3 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [33]),
        .Q(\SRL_SIG_reg[1]_3 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [34]),
        .Q(\SRL_SIG_reg[1]_3 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [35]),
        .Q(\SRL_SIG_reg[1]_3 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [36]),
        .Q(\SRL_SIG_reg[1]_3 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [37]),
        .Q(\SRL_SIG_reg[1]_3 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [38]),
        .Q(\SRL_SIG_reg[1]_3 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [39]),
        .Q(\SRL_SIG_reg[1]_3 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [40]),
        .Q(\SRL_SIG_reg[1]_3 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [41]),
        .Q(\SRL_SIG_reg[1]_3 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [42]),
        .Q(\SRL_SIG_reg[1]_3 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [43]),
        .Q(\SRL_SIG_reg[1]_3 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [44]),
        .Q(\SRL_SIG_reg[1]_3 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [45]),
        .Q(\SRL_SIG_reg[1]_3 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [46]),
        .Q(\SRL_SIG_reg[1]_3 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [47]),
        .Q(\SRL_SIG_reg[1]_3 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [48]),
        .Q(\SRL_SIG_reg[1]_3 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [49]),
        .Q(\SRL_SIG_reg[1]_3 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [50]),
        .Q(\SRL_SIG_reg[1]_3 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [51]),
        .Q(\SRL_SIG_reg[1]_3 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [52]),
        .Q(\SRL_SIG_reg[1]_3 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [53]),
        .Q(\SRL_SIG_reg[1]_3 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [54]),
        .Q(\SRL_SIG_reg[1]_3 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [55]),
        .Q(\SRL_SIG_reg[1]_3 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [56]),
        .Q(\SRL_SIG_reg[1]_3 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [57]),
        .Q(\SRL_SIG_reg[1]_3 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [58]),
        .Q(\SRL_SIG_reg[1]_3 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [59]),
        .Q(\SRL_SIG_reg[1]_3 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [60]),
        .Q(\SRL_SIG_reg[1]_3 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [61]),
        .Q(\SRL_SIG_reg[1]_3 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [62]),
        .Q(\SRL_SIG_reg[1]_3 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [63]),
        .Q(\SRL_SIG_reg[1]_3 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [0]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [0]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[0]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [10]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [10]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[10]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [11]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [11]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[11]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [12]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [12]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[12]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [13]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [13]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[13]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [14]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [14]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[14]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [15]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [15]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[15]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [16]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [16]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[16]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [17]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [17]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[17]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [18]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [18]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[18]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [19]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [19]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[19]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [1]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [1]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[1]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [20]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [20]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[20]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [21]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [21]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[21]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [22]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [22]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[22]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [23]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [23]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[23]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [24]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [24]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[24]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [25]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [25]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[25]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [26]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [26]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[26]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [27]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [27]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[27]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [28]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [28]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[28]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [29]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [29]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[29]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [2]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [2]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[2]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [30]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [30]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[30]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [31]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [31]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[31]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[32]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [32]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [32]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[32]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[33]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [33]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [33]),
        .O(circular_dout[33]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[34]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [34]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [34]),
        .O(circular_dout[34]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[35]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [35]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [35]),
        .O(circular_dout[35]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[36]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [36]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [36]),
        .O(circular_dout[36]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[37]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [37]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [37]),
        .O(circular_dout[37]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[38]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [38]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [38]),
        .O(circular_dout[38]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[39]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [39]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [39]),
        .O(circular_dout[39]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [3]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [3]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[40]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [40]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [40]),
        .O(circular_dout[40]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[41]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [41]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [41]),
        .O(circular_dout[41]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[42]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [42]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [42]),
        .O(circular_dout[42]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[43]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [43]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [43]),
        .O(circular_dout[43]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[44]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [44]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [44]),
        .O(circular_dout[44]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[45]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [45]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [45]),
        .O(circular_dout[45]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[46]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [46]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [46]),
        .O(circular_dout[46]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[47]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [47]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [47]),
        .O(circular_dout[47]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[48]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [48]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [48]),
        .O(circular_dout[48]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[49]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [49]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [49]),
        .O(circular_dout[49]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [4]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [4]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[50]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [50]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [50]),
        .O(circular_dout[50]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[51]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [51]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [51]),
        .O(circular_dout[51]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[52]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [52]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [52]),
        .O(circular_dout[52]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[53]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [53]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [53]),
        .O(circular_dout[53]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[54]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [54]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [54]),
        .O(circular_dout[54]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[55]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [55]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [55]),
        .O(circular_dout[55]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[56]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [56]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [56]),
        .O(circular_dout[56]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[57]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [57]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [57]),
        .O(circular_dout[57]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[58]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [58]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [58]),
        .O(circular_dout[58]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[59]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [59]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [59]),
        .O(circular_dout[59]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [5]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [5]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[60]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [60]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [60]),
        .O(circular_dout[60]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[61]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [61]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [61]),
        .O(circular_dout[61]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[62]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [62]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [62]),
        .O(circular_dout[62]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \circular_read_reg_299[63]_i_1 
       (.I0(\circular_read_reg_299_reg[63] [1]),
        .I1(\SRL_SIG_reg[1]_3 [63]),
        .I2(\circular_read_reg_299_reg[63] [0]),
        .I3(\SRL_SIG_reg[0]_2 [63]),
        .O(circular_dout[63]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [6]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [6]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[6]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [7]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [7]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[7]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [8]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [8]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[8]));
  LUT4 #(
    .INIT(16'hE2F0)) 
    \circular_read_reg_299[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [9]),
        .I1(\circular_read_reg_299_reg[63] [1]),
        .I2(\SRL_SIG_reg[0]_2 [9]),
        .I3(\circular_read_reg_299_reg[63] [0]),
        .O(circular_dout[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S
   (out_r_c_empty_n,
    out_r_c_full_n,
    ap_sync_entry_proc_U0_ap_ready,
    out,
    ap_rst_n_inv,
    ap_clk,
    Q,
    write_memory_U0_out_r_read,
    push,
    ap_sync_reg_entry_proc_U0_ap_ready,
    in);
  output out_r_c_empty_n;
  output out_r_c_full_n;
  output ap_sync_entry_proc_U0_ap_ready;
  output [61:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input write_memory_U0_out_r_read;
  input push;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input [61:0]in;

  wire [0:0]Q;
  wire [0:0]addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire empty_n_i_1__3_n_5;
  wire full_n_i_1__12_n_5;
  wire [61:0]in;
  wire [2:0]mOutPtr;
  wire \mOutPtr[2]_i_1__9_n_5 ;
  wire [61:0]out;
  wire out_r_c_empty_n;
  wire out_r_c_full_n;
  wire [2:0]p_1_out;
  wire push;
  wire write_memory_U0_out_r_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[0] (addr),
        .out(out),
        .push(push));
  LUT3 #(
    .INIT(8'hEA)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_2
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(out_r_c_full_n),
        .I2(Q),
        .O(ap_sync_entry_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(write_memory_U0_out_r_read),
        .I4(out_r_c_empty_n),
        .I5(push),
        .O(empty_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_5),
        .Q(out_r_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFFC0C0FFFFC0C0)) 
    full_n_i_1__12
       (.I0(mOutPtr[1]),
        .I1(out_r_c_empty_n),
        .I2(write_memory_U0_out_r_read),
        .I3(Q),
        .I4(out_r_c_full_n),
        .I5(addr),
        .O(full_n_i_1__12_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_5),
        .Q(out_r_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr[0]),
        .O(p_1_out[0]));
  LUT6 #(
    .INIT(64'hAA6A6A6A55959595)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr[0]),
        .I1(out_r_c_full_n),
        .I2(Q),
        .I3(write_memory_U0_out_r_read),
        .I4(out_r_c_empty_n),
        .I5(mOutPtr[1]),
        .O(p_1_out[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__9 
       (.I0(out_r_c_full_n),
        .I1(Q),
        .I2(write_memory_U0_out_r_read),
        .I3(out_r_c_empty_n),
        .O(\mOutPtr[2]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'hAA6A6A6A99A9A9A9)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(write_memory_U0_out_r_read),
        .I4(out_r_c_empty_n),
        .I5(mOutPtr[1]),
        .O(p_1_out[2]));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__9_n_5 ),
        .D(p_1_out[0]),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__9_n_5 ),
        .D(p_1_out[1]),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__9_n_5 ),
        .D(p_1_out[2]),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg
   (\mOutPtr_reg[0] ,
    out,
    Q,
    push,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [61:0]out;
  input [2:0]Q;
  input push;
  input [61:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire [1:1]addr;
  wire ap_clk;
  wire [61:0]in;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [61:0]out;
  wire push;

  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][2]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][2]_srl3_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][32]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][33]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][34]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][35]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][36]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][37]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][38]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][39]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][40]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][41]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][42]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][43]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][44]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][45]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][46]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][47]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][48]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][49]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][50]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][51]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][52]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][53]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][54]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][55]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][56]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][57]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][58]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][59]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][60]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][61]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][62]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][62]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][63]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][63]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/out_r_c_U/U_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi
   (gmem_AWREADY,
    gmem_WREADY,
    gmem_BVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    m_axi_gmem_AWVALID,
    pop,
    Q,
    m_axi_gmem_WVALID,
    empty_n_reg,
    D,
    \data_p1_reg[69] ,
    ap_clk,
    ap_rst_n_inv,
    push,
    m_axi_gmem_AWREADY,
    push_0,
    mOutPtr18_out,
    pop_1,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_RVALID,
    write_memory_U0_m_axi_gmem_BREADY,
    \ap_CS_fsm_reg[7] ,
    in,
    din);
  output gmem_AWREADY;
  output gmem_WREADY;
  output gmem_BVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output m_axi_gmem_AWVALID;
  output pop;
  output [72:0]Q;
  output m_axi_gmem_WVALID;
  output empty_n_reg;
  output [0:0]D;
  output [66:0]\data_p1_reg[69] ;
  input ap_clk;
  input ap_rst_n_inv;
  input push;
  input m_axi_gmem_AWREADY;
  input push_0;
  input mOutPtr18_out;
  input pop_1;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_RVALID;
  input write_memory_U0_m_axi_gmem_BREADY;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input [66:0]in;
  input [63:0]din;

  wire [63:3]AWADDR_Dummy;
  wire [31:3]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [72:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [63:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire bus_write_n_12;
  wire bus_write_n_89;
  wire bus_write_n_9;
  wire bus_write_n_90;
  wire data_buf;
  wire [66:0]\data_p1_reg[69] ;
  wire [63:0]din;
  wire empty_n_reg;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire [66:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire pop;
  wire pop_1;
  wire push;
  wire push_0;
  wire resp_ready__1;
  wire resp_valid;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_88;
  wire [7:0]strb_buf;
  wire ursp_ready;
  wire write_memory_U0_m_axi_gmem_BREADY;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[31],AWLEN_Dummy[8:3],AWADDR_Dummy}),
        .E(bus_write_n_12),
        .Q(resp_valid),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(bus_write_n_9),
        .ap_rst_n_inv_reg_0(bus_write_n_90),
        .data_buf(data_buf),
        .\data_p1_reg[69] (\data_p1_reg[69] ),
        .\data_p2_reg[3] (\rs_wreq/load_p2 ),
        .\dout_reg[72] (Q),
        .dout_vld_reg(pop),
        .empty_n_reg(bus_write_n_89),
        .in({strb_buf,WDATA_Dummy}),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(store_unit_n_88),
        .need_wrsp(need_wrsp),
        .push_0(push_0),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(bus_write_n_12),
        .Q(resp_valid),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_buf(data_buf),
        .din(din),
        .dout_vld_reg(bus_write_n_89),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(store_unit_n_88),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .in({strb_buf,WDATA_Dummy}),
        .last_resp(last_resp),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(bus_write_n_90),
        .\mem_reg[67][69]_srl32__0 (in),
        .mem_reg_0(bus_write_n_9),
        .need_wrsp(need_wrsp),
        .pop_1(pop_1),
        .push(push),
        .push_0(push_0),
        .\raddr_reg_reg[0] (pop),
        .resp_ready__1(resp_ready__1),
        .\tmp_len_reg[31]_0 ({AWLEN_Dummy[31],AWLEN_Dummy[8:3],AWADDR_Dummy}),
        .tmp_valid_reg_0(\rs_wreq/load_p2 ),
        .ursp_ready(ursp_ready),
        .write_memory_U0_m_axi_gmem_BREADY(write_memory_U0_m_axi_gmem_BREADY),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo
   (wreq_valid,
    gmem_AWREADY,
    S,
    Q,
    push_0,
    valid_length,
    \dout_reg[69] ,
    DI,
    \dout_reg[69]_0 ,
    full_n_reg_0,
    D,
    ap_rst_n_inv,
    ap_clk,
    push,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \ap_CS_fsm_reg[7] ,
    \mem_reg[67][69]_srl32__0 ,
    \raddr_reg[6]_0 );
  output wreq_valid;
  output gmem_AWREADY;
  output [5:0]S;
  output [4:0]Q;
  output push_0;
  output valid_length;
  output [66:0]\dout_reg[69] ;
  output [0:0]DI;
  output [5:0]\dout_reg[69]_0 ;
  output full_n_reg_0;
  output [0:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input [66:0]\mem_reg[67][69]_srl32__0 ;
  input [5:0]\raddr_reg[6]_0 ;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [0:0]DI;
  wire [4:0]Q;
  wire [5:0]S;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [66:0]\dout_reg[69] ;
  wire [5:0]\dout_reg[69]_0 ;
  wire dout_vld_i_1_n_5;
  wire empty_n_i_1_n_5;
  wire empty_n_i_3__0_n_5;
  wire empty_n_reg_n_5;
  wire full_n_i_1_n_5;
  wire full_n_i_3_n_5;
  wire full_n_reg_0;
  wire gmem_AWREADY;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr[3]_i_1_n_5 ;
  wire \mOutPtr[4]_i_1_n_5 ;
  wire \mOutPtr[5]_i_1_n_5 ;
  wire \mOutPtr[6]_i_1_n_5 ;
  wire \mOutPtr[7]_i_1_n_5 ;
  wire \mOutPtr[7]_i_2_n_5 ;
  wire \mOutPtr[7]_i_3_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire \mOutPtr_reg_n_5_[6] ;
  wire \mOutPtr_reg_n_5_[7] ;
  wire [66:0]\mem_reg[67][69]_srl32__0 ;
  wire p_0_in;
  wire p_12_in;
  wire p_1_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_5 ;
  wire \raddr[6]_i_1_n_5 ;
  wire \raddr[6]_i_2_n_5 ;
  wire \raddr[6]_i_3_n_5 ;
  wire [6:5]raddr_reg;
  wire \raddr_reg[1]_rep_n_5 ;
  wire \raddr_reg[2]_rep_n_5 ;
  wire \raddr_reg[3]_rep_n_5 ;
  wire \raddr_reg[4]_rep_n_5 ;
  wire [5:0]\raddr_reg[6]_0 ;
  wire tmp_valid_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(raddr_reg[6]),
        .addr({raddr_reg[5],\raddr_reg[4]_rep_n_5 ,\raddr_reg[3]_rep_n_5 ,\raddr_reg[2]_rep_n_5 ,\raddr_reg[1]_rep_n_5 ,Q[0]}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_5),
        .\dout_reg[69]_0 (\dout_reg[69] ),
        .\dout_reg[69]_1 (\dout_reg[69]_0 ),
        .full_n_reg(full_n_reg_0),
        .\mem_reg[67][69]_srl32__0_0 (\mem_reg[67][69]_srl32__0 ),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .tmp_valid_reg(tmp_valid_reg),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(gmem_AWREADY),
        .I1(\ap_CS_fsm_reg[7] ),
        .O(D));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_5),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_5),
        .Q(wreq_valid),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_5_[7] ),
        .I1(\mOutPtr_reg_n_5_[6] ),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .I3(\mOutPtr_reg_n_5_[5] ),
        .I4(empty_n_i_3__0_n_5),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(empty_n_i_3__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1
       (.I0(ap_rst_n_inv),
        .I1(p_1_in),
        .I2(gmem_AWREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[7] ),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[4] ),
        .I4(full_n_i_3_n_5),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[6] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(full_n_i_3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(gmem_AWREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(pop),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hEE7E1181)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(pop),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(push),
        .I4(pop),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEE7E1181)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr[7]_i_3_n_5 ),
        .I2(push),
        .I3(pop),
        .I4(\mOutPtr_reg_n_5_[5] ),
        .O(\mOutPtr[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr[7]_i_3_n_5 ),
        .I3(push),
        .I4(pop),
        .I5(\mOutPtr_reg_n_5_[6] ),
        .O(\mOutPtr[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[7]_i_1 
       (.I0(push),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(AWREADY_Dummy),
        .I4(wreq_valid),
        .I5(empty_n_reg_n_5),
        .O(\mOutPtr[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_5_[6] ),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .I3(\mOutPtr[7]_i_3_n_5 ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_5_[7] ),
        .O(\mOutPtr[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBBBBBBBB0)) 
    \mOutPtr[7]_i_3 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h22A22222A2A2A2A2)) 
    \mOutPtr[7]_i_4 
       (.I0(push),
        .I1(empty_n_reg_n_5),
        .I2(wreq_valid),
        .I3(AWREADY_Dummy),
        .I4(tmp_valid_reg),
        .I5(wrsp_ready),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[3]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[4]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[5]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[6]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[7]_i_2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(raddr_reg[5]),
        .I1(raddr_reg[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[4]),
        .I1(raddr_reg[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h5595)) 
    p_0_out_carry_i_7
       (.I0(Q[1]),
        .I1(empty_n_reg_n_5),
        .I2(push),
        .I3(pop),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(Q[0]),
        .O(\raddr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[6]_i_1 
       (.I0(\raddr[6]_i_2_n_5 ),
        .I1(\raddr[6]_i_3_n_5 ),
        .I2(Q[1]),
        .I3(raddr_reg[6]),
        .I4(Q[4]),
        .I5(p_8_in),
        .O(\raddr[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h5D00000000000000)) 
    \raddr[6]_i_2 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(wreq_valid),
        .I4(push),
        .I5(empty_n_reg_n_5),
        .O(\raddr[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[6]_i_3 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(raddr_reg[5]),
        .I3(Q[2]),
        .O(\raddr[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00000000A2AA2222)) 
    \raddr[6]_i_4 
       (.I0(empty_n_reg_n_5),
        .I1(wreq_valid),
        .I2(AWREADY_Dummy),
        .I3(tmp_valid_reg),
        .I4(wrsp_ready),
        .I5(push),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[0]_i_1_n_5 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr_reg[6]_0 [0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr_reg[6]_0 [0]),
        .Q(\raddr_reg[1]_rep_n_5 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr_reg[6]_0 [1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr_reg[6]_0 [1]),
        .Q(\raddr_reg[2]_rep_n_5 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr_reg[6]_0 [2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr_reg[6]_0 [2]),
        .Q(\raddr_reg[3]_rep_n_5 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr_reg[6]_0 [3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr_reg[6]_0 [3]),
        .Q(\raddr_reg[4]_rep_n_5 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr_reg[6]_0 [4]),
        .Q(raddr_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr_reg[6]_0 [5]),
        .Q(raddr_reg[6]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    gmem_WREADY,
    in,
    empty_n_reg_0,
    ap_rst_n_inv,
    dout_vld_reg_0,
    ap_clk,
    mem_reg,
    data_buf,
    mem_reg_0,
    din,
    push_0,
    \raddr_reg_reg[0] ,
    mOutPtr18_out,
    E);
  output WVALID_Dummy;
  output gmem_WREADY;
  output [71:0]in;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input dout_vld_reg_0;
  input ap_clk;
  input mem_reg;
  input data_buf;
  input mem_reg_0;
  input [63:0]din;
  input push_0;
  input \raddr_reg_reg[0] ;
  input mOutPtr18_out;
  input [0:0]E;

  wire [0:0]E;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_buf;
  wire [63:0]din;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__0_n_5;
  wire empty_n_i_3__1_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_5;
  wire full_n_i_2__0_n_5;
  wire full_n_i_3__0_n_5;
  wire gmem_WREADY;
  wire [71:0]in;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1__2_n_5 ;
  wire \mOutPtr[2]_i_1__2_n_5 ;
  wire \mOutPtr[3]_i_1__2_n_5 ;
  wire \mOutPtr[4]_i_1__2_n_5 ;
  wire \mOutPtr[5]_i_1__2_n_5 ;
  wire \mOutPtr[6]_i_2_n_5 ;
  wire \mOutPtr[6]_i_3_n_5 ;
  wire \mOutPtr[6]_i_4_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire \mOutPtr_reg_n_5_[6] ;
  wire mem_reg;
  wire mem_reg_0;
  wire push_0;
  wire [5:0]raddr;
  wire \raddr_reg_reg[0] ;
  wire [5:0]rnext;
  wire \waddr[0]_i_1__0_n_5 ;
  wire \waddr[1]_i_1_n_5 ;
  wire \waddr[2]_i_1_n_5 ;
  wire \waddr[3]_i_1_n_5 ;
  wire \waddr[4]_i_1_n_5 ;
  wire \waddr[5]_i_1_n_5 ;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_5_[5] ,\waddr_reg_n_5_[4] ,\waddr_reg_n_5_[3] ,\waddr_reg_n_5_[2] ,\waddr_reg_n_5_[1] ,\waddr_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_buf(data_buf),
        .din(din),
        .in(in),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .push_0(push_0),
        .raddr(raddr),
        .\raddr_reg_reg[0]_0 (\raddr_reg_reg[0] ),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_5),
        .I1(\raddr_reg_reg[0] ),
        .I2(push_0),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(empty_n_i_3__1_n_5),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .O(empty_n_i_2__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_3__1
       (.I0(\mOutPtr_reg_n_5_[6] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n_i_3__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__0_n_5),
        .I2(gmem_WREADY),
        .I3(push_0),
        .I4(\raddr_reg_reg[0] ),
        .O(full_n_i_1__0_n_5));
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__0
       (.I0(full_n_i_3__0_n_5),
        .I1(\mOutPtr_reg_n_5_[6] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(full_n_i_2__0_n_5));
  LUT4 #(
    .INIT(16'hDFFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .O(full_n_i_3__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(gmem_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\raddr_reg_reg[0] ),
        .I1(push_0),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\raddr_reg_reg[0] ),
        .I3(push_0),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\raddr_reg_reg[0] ),
        .I4(push_0),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[3]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_5 ));
  LUT5 #(
    .INIT(32'h8ABA7545)) 
    \mOutPtr[5]_i_1__2 
       (.I0(\mOutPtr[6]_i_3_n_5 ),
        .I1(\raddr_reg_reg[0] ),
        .I2(push_0),
        .I3(\mOutPtr[6]_i_4_n_5 ),
        .I4(\mOutPtr_reg_n_5_[5] ),
        .O(\mOutPtr[5]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hE5EEEFEE1A111011)) 
    \mOutPtr[6]_i_2 
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr[6]_i_3_n_5 ),
        .I2(\raddr_reg_reg[0] ),
        .I3(push_0),
        .I4(\mOutPtr[6]_i_4_n_5 ),
        .I5(\mOutPtr_reg_n_5_[6] ),
        .O(\mOutPtr[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[6]_i_3 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[6]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[6]_i_4 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[6]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[5]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[6]_i_2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[0] ),
        .O(\waddr[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\waddr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h5A2A5AAA5AAA5AAA)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\waddr[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6C4C6CCC6CCC6CCC)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\waddr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\waddr[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\waddr[5]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[0]_i_1__0_n_5 ),
        .Q(\waddr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[1]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[2]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[3]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[4]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[5]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_ready,
    next_wreq,
    E,
    p_12_in,
    p_8_in,
    push__0,
    resp_ready__1,
    push,
    valid_length,
    ap_clk,
    ap_rst_n_inv,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg_0,
    Q,
    last_resp,
    pop_1,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_ready;
  output next_wreq;
  output [0:0]E;
  output p_12_in;
  output p_8_in;
  output push__0;
  output resp_ready__1;
  input push;
  input valid_length;
  input ap_clk;
  input ap_rst_n_inv;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg_0;
  input [0:0]Q;
  input last_resp;
  input pop_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_24;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__1_n_5;
  wire empty_n_reg_n_5;
  wire full_n_i_2__1_n_5;
  wire last_resp;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[5]_i_3_n_5 ;
  wire \mOutPtr[5]_i_5_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire pop_1;
  wire push;
  wire push__0;
  wire raddr17_in__0;
  wire \raddr[0]_i_1__0_n_5 ;
  wire [4:0]raddr_reg;
  wire resp_ready__1;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13}),
        .E(U_fifo_srl_n_8),
        .Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_7),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(empty_n_reg_n_5),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(Q),
        .empty_n_reg(U_fifo_srl_n_9),
        .empty_n_reg_0(U_fifo_srl_n_24),
        .full_n_reg(E),
        .full_n_reg_0(full_n_i_2__1_n_5),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[4] ({U_fifo_srl_n_14,U_fifo_srl_n_15,U_fifo_srl_n_16,U_fifo_srl_n_17,U_fifo_srl_n_18}),
        .\mOutPtr_reg[5] ({\mOutPtr_reg_n_5_[5] ,\mOutPtr_reg_n_5_[4] ,\mOutPtr_reg_n_5_[3] ,\mOutPtr_reg_n_5_[2] ,\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\mOutPtr_reg[5]_0 (\mOutPtr[5]_i_3_n_5 ),
        .\mOutPtr_reg[5]_1 (\mOutPtr[5]_i_5_n_5 ),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .pop(pop),
        .pop_1(pop_1),
        .push(push),
        .push__0(push__0),
        .raddr17_in__0(raddr17_in__0),
        .\raddr_reg[0] (next_wreq),
        .\raddr_reg[0]_0 (wrsp_ready),
        .resp_ready__1(resp_ready__1),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_24),
        .Q(wrsp_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_5),
        .I1(pop),
        .I2(wrsp_ready),
        .I3(next_wreq),
        .I4(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[5] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(empty_n_i_2__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[4] ),
        .I5(\mOutPtr_reg_n_5_[5] ),
        .O(full_n_i_2__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_7),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[5]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[5]_i_5 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[5]_i_5_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_18),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_17),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_16),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_15),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \raddr[4]_i_3 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[4]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .O(raddr17_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(\raddr[0]_i_1__0_n_5 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_13),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_12),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[4]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(next_wreq));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1_2
   (last_resp,
    dout_vld_reg_0,
    fifo_resp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    sel,
    ap_clk,
    ap_rst_n_inv,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.last_loop__4 ,
    \dout_reg[0] ,
    resp_ready__1,
    Q,
    wrsp_type,
    ursp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    fifo_burst_ready,
    AWREADY_Dummy_0);
  output last_resp;
  output dout_vld_reg_0;
  output fifo_resp_ready;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  input sel;
  input ap_clk;
  input ap_rst_n_inv;
  input \could_multi_bursts.next_loop ;
  input \could_multi_bursts.last_loop__4 ;
  input \dout_reg[0] ;
  input resp_ready__1;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input fifo_burst_ready;
  input AWREADY_Dummy_0;

  wire AWREADY_Dummy_0;
  wire [0:0]Q;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.last_loop__4 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__7_n_5;
  wire empty_n_reg_n_5;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__7_n_5;
  wire last_resp;
  wire \mOutPtr[0]_i_1__7_n_5 ;
  wire \mOutPtr[1]_i_1__5_n_5 ;
  wire \mOutPtr[2]_i_1__5_n_5 ;
  wire \mOutPtr[3]_i_1__5_n_5 ;
  wire \mOutPtr[4]_i_1__5_n_5 ;
  wire \mOutPtr[5]_i_1__5_n_5 ;
  wire \mOutPtr[5]_i_2__1_n_5 ;
  wire \mOutPtr[5]_i_3__3_n_5 ;
  wire \mOutPtr[5]_i_5__1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire p_12_in;
  wire pop;
  wire raddr17_in__4;
  wire \raddr[0]_i_1__4_n_5 ;
  wire \raddr[1]_i_1__1_n_5 ;
  wire \raddr[2]_i_1__1_n_5 ;
  wire \raddr[3]_i_1__1_n_5 ;
  wire \raddr[4]_i_2__1_n_5 ;
  wire \raddr[4]_i_4__1_n_5 ;
  wire [4:0]raddr_reg;
  wire resp_ready__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized0_3 U_fifo_srl
       (.E(U_fifo_srl_n_8),
        .Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_7),
        .\could_multi_bursts.last_loop__4 (\could_multi_bursts.last_loop__4 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(empty_n_reg_n_5),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_9),
        .full_n_reg(full_n_i_2__7_n_5),
        .last_resp(last_resp),
        .pop(pop),
        .raddr17_in__4(raddr17_in__4),
        .\raddr_reg[0] (fifo_resp_ready),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(fifo_resp_ready),
        .I3(fifo_burst_ready),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_9),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_5),
        .I1(pop),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[5] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(empty_n_i_2__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[4] ),
        .I5(\mOutPtr_reg_n_5_[5] ),
        .O(full_n_i_2__7_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_7),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[1]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[3]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[4]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[5]_i_1__5 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(resp_ready__1),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_5),
        .O(\mOutPtr[5]_i_1__5_n_5 ));
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[5]_i_2__1 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr[5]_i_3__3_n_5 ),
        .I2(p_12_in),
        .I3(\mOutPtr[5]_i_5__1_n_5 ),
        .I4(\mOutPtr_reg_n_5_[5] ),
        .O(\mOutPtr[5]_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[5]_i_3__3 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[5]_i_3__3_n_5 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[5]_i_4__1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(empty_n_reg_n_5),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(resp_ready__1),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[5]_i_5__1 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[5]_i_5__1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__5_n_5 ),
        .D(\mOutPtr[0]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__5_n_5 ),
        .D(\mOutPtr[1]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__5_n_5 ),
        .D(\mOutPtr[2]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__5_n_5 ),
        .D(\mOutPtr[3]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__5_n_5 ),
        .D(\mOutPtr[4]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__5_n_5 ),
        .D(\mOutPtr[5]_i_2__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_5 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_5),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_5),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_1__1 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_5),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'h78E1)) 
    \raddr[4]_i_2__1 
       (.I0(raddr_reg[2]),
        .I1(\raddr[4]_i_4__1_n_5 ),
        .I2(raddr_reg[4]),
        .I3(raddr_reg[3]),
        .O(\raddr[4]_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \raddr[4]_i_3__2 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[4]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .O(raddr17_in__4));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hD5555444)) 
    \raddr[4]_i_4__1 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_n_5),
        .I3(p_12_in),
        .I4(raddr_reg[1]),
        .O(\raddr[4]_i_4__1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[0]_i_1__4_n_5 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[1]_i_1__1_n_5 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[2]_i_1__1_n_5 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[3]_i_1__1_n_5 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[4]_i_2__1_n_5 ),
        .Q(raddr_reg[4]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized2
   (gmem_BVALID,
    ursp_ready,
    empty_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    p_12_in,
    p_8_in,
    pop_1,
    push__0,
    write_memory_U0_m_axi_gmem_BREADY,
    E);
  output gmem_BVALID;
  output ursp_ready;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input p_12_in;
  input p_8_in;
  input pop_1;
  input push__0;
  input write_memory_U0_m_axi_gmem_BREADY;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__2_n_5;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__2_n_5;
  wire empty_n_i_4_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_5;
  wire full_n_i_2__2_n_5;
  wire full_n_i_3__1_n_5;
  wire gmem_BVALID;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_1__3_n_5 ;
  wire \mOutPtr[3]_i_1__3_n_5 ;
  wire \mOutPtr[4]_i_1__3_n_5 ;
  wire \mOutPtr[5]_i_1__3_n_5 ;
  wire \mOutPtr[6]_i_1__1_n_5 ;
  wire \mOutPtr[7]_i_2__0_n_5 ;
  wire \mOutPtr[7]_i_4__0_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire \mOutPtr_reg_n_5_[6] ;
  wire \mOutPtr_reg_n_5_[7] ;
  wire p_12_in;
  wire p_8_in;
  wire pop_1;
  wire push__0;
  wire ursp_ready;
  wire write_memory_U0_m_axi_gmem_BREADY;

  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_0),
        .I1(gmem_BVALID),
        .I2(write_memory_U0_m_axi_gmem_BREADY),
        .O(dout_vld_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_5),
        .Q(gmem_BVALID),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_5),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_5_[7] ),
        .I1(\mOutPtr_reg_n_5_[6] ),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .I3(\mOutPtr_reg_n_5_[5] ),
        .I4(empty_n_i_4_n_5),
        .O(empty_n_i_2__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_4
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(empty_n_i_4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEFFEEFA)) 
    full_n_i_1__2
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__2_n_5),
        .I2(ursp_ready),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__2_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[7] ),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[4] ),
        .I4(full_n_i_3__1_n_5),
        .O(full_n_i_2__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[6] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(full_n_i_3__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(ursp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[3]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[4]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[5]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr[7]_i_4__0_n_5 ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_5_[5] ),
        .O(\mOutPtr[5]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[6]_i_1__1 
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr[7]_i_4__0_n_5 ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_5_[6] ),
        .O(\mOutPtr[6]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[7]_i_2__0 
       (.I0(\mOutPtr_reg_n_5_[6] ),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .I3(\mOutPtr[7]_i_4__0_n_5 ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_5_[7] ),
        .O(\mOutPtr[7]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBBBBBBBB0)) 
    \mOutPtr[7]_i_4__0 
       (.I0(pop_1),
        .I1(push__0),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[7]_i_4__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[5]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[6]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[7]_i_2__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized3
   (full_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    Q);
  output full_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__7_n_5;
  wire dout_vld_reg_n_5;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__3_n_5;
  wire empty_n_i_3__2_n_5;
  wire empty_n_reg_n_5;
  wire full_n_i_1__3_n_5;
  wire full_n_i_2__3_n_5;
  wire full_n_i_3__2_n_5;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_1__4_n_5 ;
  wire \mOutPtr[2]_i_1__4_n_5 ;
  wire \mOutPtr[3]_i_1__4_n_5 ;
  wire \mOutPtr[4]_i_1__4_n_5 ;
  wire \mOutPtr[5]_i_1__4_n_5 ;
  wire \mOutPtr[5]_i_2__3_n_5 ;
  wire \mOutPtr[5]_i_3__0_n_5 ;
  wire \mOutPtr[6]_i_1__2_n_5 ;
  wire \mOutPtr[7]_i_1__1_n_5 ;
  wire \mOutPtr[8]_i_1_n_5 ;
  wire \mOutPtr[8]_i_2_n_5 ;
  wire \mOutPtr[8]_i_3_n_5 ;
  wire \mOutPtr[8]_i_5_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire \mOutPtr_reg_n_5_[6] ;
  wire \mOutPtr_reg_n_5_[7] ;
  wire \mOutPtr_reg_n_5_[8] ;

  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_5),
        .I1(dout_vld_reg_n_5),
        .O(dout_vld_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_5),
        .Q(dout_vld_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_5),
        .I1(empty_n_i_3__2_n_5),
        .I2(empty_n_reg_n_5),
        .I3(dout_vld_reg_n_5),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[7] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n_i_2__3_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__2
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[3] ),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .I3(\mOutPtr_reg_n_5_[8] ),
        .I4(\mOutPtr_reg_n_5_[6] ),
        .O(empty_n_i_3__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFAAFFFFEFAAEFAA)) 
    full_n_i_1__3
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__3_n_5),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(dout_vld_reg_n_5),
        .I5(empty_n_reg_n_5),
        .O(full_n_i_1__3_n_5));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    full_n_i_2__3
       (.I0(full_n_i_3__2_n_5),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[8] ),
        .I4(\mOutPtr_reg_n_5_[4] ),
        .O(full_n_i_2__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3__2
       (.I0(\mOutPtr_reg_n_5_[6] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[7] ),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(full_n_i_3__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_5),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h6696999999999999)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(empty_n_reg_n_5),
        .I3(dout_vld_reg_n_5),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(\mOutPtr[1]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[3]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__4 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[4]_i_1__4_n_5 ));
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1__4 
       (.I0(\mOutPtr[5]_i_2__3_n_5 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_3__0_n_5 ),
        .I3(\mOutPtr_reg_n_5_[5] ),
        .O(\mOutPtr[5]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__3 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[5]_i_2__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3__0 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[5]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[6]_i_1__2 
       (.I0(\mOutPtr[8]_i_3_n_5 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_5_n_5 ),
        .I3(\mOutPtr_reg_n_5_[6] ),
        .O(\mOutPtr[6]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1__1 
       (.I0(\mOutPtr[8]_i_3_n_5 ),
        .I1(\mOutPtr_reg_n_5_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_5 ),
        .I4(\mOutPtr_reg_n_5_[7] ),
        .O(\mOutPtr[7]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_n_5),
        .I3(dout_vld_reg_n_5),
        .O(\mOutPtr[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_5_[7] ),
        .I1(\mOutPtr[8]_i_3_n_5 ),
        .I2(\mOutPtr_reg_n_5_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_5 ),
        .I5(\mOutPtr_reg_n_5_[8] ),
        .O(\mOutPtr[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(\mOutPtr_reg_n_5_[5] ),
        .O(\mOutPtr[8]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[8]_i_4 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_n_5),
        .I3(empty_n_reg_n_5),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[3] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[8]_i_5_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr[1]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr[2]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr[3]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr[4]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr[5]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr[6]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr[7]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_5 ),
        .D(\mOutPtr[8]_i_2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized4
   (burst_valid,
    fifo_burst_ready,
    ap_rst_n_inv_reg,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.last_loop__4 ,
    \could_multi_bursts.next_loop ,
    SR,
    \could_multi_bursts.sect_handling_reg_0 ,
    next_wreq,
    E,
    \could_multi_bursts.sect_handling_reg_1 ,
    ap_rst_n_inv_reg_0,
    data_buf,
    dout_vld_reg_0,
    dout_vld_reg_1,
    in,
    \could_multi_bursts.sect_handling_reg_2 ,
    dout_vld_reg_2,
    \could_multi_bursts.sect_handling_reg_3 ,
    WVALID_Dummy_reg,
    ap_rst_n_inv,
    ap_clk,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    \could_multi_bursts.sect_handling_reg_4 ,
    CO,
    \start_addr_reg[63] ,
    Q,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_1 ,
    fifo_resp_ready,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    push_0,
    \mOutPtr_reg[0]_2 ,
    \could_multi_bursts.awlen_buf_reg[5] ,
    \could_multi_bursts.awlen_buf_reg[5]_0 ,
    WLAST_Dummy_reg_0,
    sel);
  output burst_valid;
  output fifo_burst_ready;
  output ap_rst_n_inv_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.last_loop__4 ;
  output \could_multi_bursts.next_loop ;
  output [0:0]SR;
  output [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  output next_wreq;
  output [0:0]E;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output [0:0]ap_rst_n_inv_reg_0;
  output data_buf;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  output [5:0]in;
  output [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  output dout_vld_reg_2;
  output \could_multi_bursts.sect_handling_reg_3 ;
  output WVALID_Dummy_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input \could_multi_bursts.sect_handling_reg_4 ;
  input [0:0]CO;
  input [0:0]\start_addr_reg[63] ;
  input [0:0]Q;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_1 ;
  input fifo_resp_ready;
  input [0:0]\dout_reg[0] ;
  input [7:0]\dout_reg[0]_0 ;
  input push_0;
  input \mOutPtr_reg[0]_2 ;
  input [8:0]\could_multi_bursts.awlen_buf_reg[5] ;
  input [2:0]\could_multi_bursts.awlen_buf_reg[5]_0 ;
  input WLAST_Dummy_reg_0;
  input sel;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_26;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire [0:0]ap_rst_n_inv_reg_0;
  wire burst_valid;
  wire [8:0]\could_multi_bursts.awlen_buf_reg[5] ;
  wire [2:0]\could_multi_bursts.awlen_buf_reg[5]_0 ;
  wire \could_multi_bursts.last_loop__4 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  wire \could_multi_bursts.sect_handling_reg_3 ;
  wire \could_multi_bursts.sect_handling_reg_4 ;
  wire data_buf;
  wire [0:0]\dout_reg[0] ;
  wire [7:0]\dout_reg[0]_0 ;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__4_n_5;
  wire empty_n_reg_n_5;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__4_n_5;
  wire [5:0]in;
  wire \len_cnt[7]_i_6_n_5 ;
  wire \mOutPtr[0]_i_1__4_n_5 ;
  wire \mOutPtr[5]_i_3__1_n_5 ;
  wire \mOutPtr[5]_i_5__0_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire next_wreq;
  wire pop;
  wire push_0;
  wire raddr17_in__1;
  wire \raddr[0]_i_1__1_n_5 ;
  wire [4:0]raddr_reg;
  wire sel;
  wire [0:0]\start_addr_reg[63] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12}),
        .E(U_fifo_srl_n_7),
        .Q(raddr_reg),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(U_fifo_srl_n_5),
        .ap_rst_n_inv_reg_0(ap_rst_n_inv_reg_0),
        .\could_multi_bursts.awlen_buf_reg[5] (\could_multi_bursts.awlen_buf_reg[5] ),
        .\could_multi_bursts.awlen_buf_reg[5]_0 (\could_multi_bursts.awlen_buf_reg[5]_0 ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (burst_valid),
        .dout_vld_reg(empty_n_reg_n_5),
        .empty_n_reg(U_fifo_srl_n_8),
        .empty_n_reg_0(U_fifo_srl_n_26),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(full_n_i_2__4_n_5),
        .in(in),
        .\len_cnt_reg[0] (\len_cnt[7]_i_6_n_5 ),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[4] ({U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15,U_fifo_srl_n_16,U_fifo_srl_n_17}),
        .\mOutPtr_reg[5] ({\mOutPtr_reg_n_5_[5] ,\mOutPtr_reg_n_5_[4] ,\mOutPtr_reg_n_5_[3] ,\mOutPtr_reg_n_5_[2] ,\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\mOutPtr_reg[5]_0 (\mOutPtr[5]_i_3__1_n_5 ),
        .\mOutPtr_reg[5]_1 (\mOutPtr[5]_i_5__0_n_5 ),
        .pop(pop),
        .raddr17_in__1(raddr17_in__1),
        .\raddr_reg[0] (\could_multi_bursts.next_loop ),
        .\raddr_reg[0]_0 (fifo_burst_ready),
        .\sect_len_buf_reg[7] (\could_multi_bursts.last_loop__4 ),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.last_loop__4 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_4 ),
        .I4(ap_rst_n_inv),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\could_multi_bursts.last_loop__4 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_4 ),
        .O(\could_multi_bursts.sect_handling_reg_3 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_26),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_5),
        .I1(pop),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[5] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(empty_n_i_2__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[4] ),
        .I5(\mOutPtr_reg_n_5_[5] ),
        .O(full_n_i_2__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_5),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \len_cnt[7]_i_6 
       (.I0(\dout_reg[0]_0 [7]),
        .I1(\dout_reg[0]_0 [6]),
        .I2(WVALID_Dummy),
        .I3(burst_valid),
        .I4(WLAST_Dummy_reg),
        .I5(WREADY_Dummy),
        .O(\len_cnt[7]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[5]_i_3__1 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[5]_i_3__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[5]_i_5__0 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[5]_i_5__0_n_5 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[6]_i_1__0 
       (.I0(push_0),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(WVALID_Dummy),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(dout_vld_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\mOutPtr[0]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_17),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_16),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_15),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFFFF8808)) 
    mem_reg_i_2
       (.I0(WVALID_Dummy),
        .I1(burst_valid),
        .I2(WLAST_Dummy_reg),
        .I3(WREADY_Dummy),
        .I4(ap_rst_n_inv),
        .O(data_buf));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    mem_reg_i_3__0
       (.I0(ap_rst_n_inv),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(WLAST_Dummy_reg),
        .I4(WREADY_Dummy),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \raddr[4]_i_3__0 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[4]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .O(raddr17_in__1));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[0]_i_1__1_n_5 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_12),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[4]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[5]_i_4 
       (.I0(burst_valid),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WVALID_Dummy),
        .I4(\mOutPtr_reg[0]_2 ),
        .O(dout_vld_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008F00)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\could_multi_bursts.last_loop__4 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_4 ),
        .I4(CO),
        .I5(ap_rst_n_inv),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\could_multi_bursts.last_loop__4 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_4 ),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \sect_cnt[51]_i_1 
       (.I0(\could_multi_bursts.last_loop__4 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_4 ),
        .I4(next_wreq),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[8]_i_1 
       (.I0(\could_multi_bursts.last_loop__4 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_4 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'h8FFF00FF00000000)) 
    \start_addr[63]_i_1 
       (.I0(\could_multi_bursts.last_loop__4 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_4 ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFF7000FF00)) 
    wreq_handling_i_1
       (.I0(\could_multi_bursts.last_loop__4 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_4 ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized5
   (req_fifo_valid,
    full_n_reg_0,
    sel,
    Q,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output sel;
  output [66:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input [66:0]in;

  wire [66:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__4_n_5;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__5_n_5;
  wire empty_n_reg_n_5;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__5_n_5;
  wire full_n_i_2__5_n_5;
  wire full_n_reg_0;
  wire [66:0]in;
  wire \mOutPtr[0]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_1__6_n_5 ;
  wire \mOutPtr[2]_i_1__6_n_5 ;
  wire \mOutPtr[3]_i_1__6_n_5 ;
  wire \mOutPtr[4]_i_1__6_n_5 ;
  wire \mOutPtr[5]_i_1__6_n_5 ;
  wire \mOutPtr[5]_i_2__2_n_5 ;
  wire \mOutPtr[5]_i_3__2_n_5 ;
  wire \mOutPtr[5]_i_4__2_n_5 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire p_12_in;
  wire pop;
  wire push;
  wire raddr113_out;
  wire raddr17_in__2;
  wire \raddr[0]_i_1__2_n_5 ;
  wire \raddr[1]_i_1__2_n_5 ;
  wire \raddr[2]_i_1__2_n_5 ;
  wire \raddr[3]_i_1__2_n_5 ;
  wire \raddr[4]_i_1__2_n_5 ;
  wire \raddr[4]_i_2__2_n_5 ;
  wire [4:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (full_n_reg_0),
        .\dout_reg[0]_0 (\mOutPtr_reg[1]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[3]_0 (req_fifo_valid),
        .\dout_reg[3]_1 (empty_n_reg_n_5),
        .\dout_reg[69]_0 (Q),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_5),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_5),
        .Q(req_fifo_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_5),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[5] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(empty_n_i_2__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__5
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__5_n_5),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__5_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[4] ),
        .I5(\mOutPtr_reg_n_5_[5] ),
        .O(full_n_i_2__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_5),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__6 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__6 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[4]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_5),
        .I3(req_fifo_valid),
        .I4(rs_req_ready),
        .I5(req_en__0),
        .O(p_12_in));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[5]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(pop),
        .O(\mOutPtr[5]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'hE5EEEFEE1A111011)) 
    \mOutPtr[5]_i_2__2 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr[5]_i_3__2_n_5 ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr[5]_i_4__2_n_5 ),
        .I5(\mOutPtr_reg_n_5_[5] ),
        .O(\mOutPtr[5]_i_2__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[5]_i_3__2 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[5]_i_3__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[5]_i_4__2 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[5]_i_4__2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__6_n_5 ),
        .D(\mOutPtr[0]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__6_n_5 ),
        .D(\mOutPtr[1]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__6_n_5 ),
        .D(\mOutPtr[2]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__6_n_5 ),
        .D(\mOutPtr[3]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__6_n_5 ),
        .D(\mOutPtr[4]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__6_n_5 ),
        .D(\mOutPtr[5]_i_2__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_5),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__2 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_5),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_5),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_1__2_n_5 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[4]_i_1__2 
       (.I0(raddr17_in__2),
        .I1(empty_n_reg_n_5),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(\raddr[4]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \raddr[4]_i_2__2 
       (.I0(raddr_reg[1]),
        .I1(raddr113_out),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[4]),
        .I5(raddr_reg[3]),
        .O(\raddr[4]_i_2__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \raddr[4]_i_3__1 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[4]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .O(raddr17_in__2));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[4]_i_4__2 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(empty_n_reg_n_5),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__2_n_5 ),
        .D(\raddr[0]_i_1__2_n_5 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__2_n_5 ),
        .D(\raddr[1]_i_1__2_n_5 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__2_n_5 ),
        .D(\raddr[2]_i_1__2_n_5 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__2_n_5 ),
        .D(\raddr[3]_i_1__2_n_5 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__2_n_5 ),
        .D(\raddr[4]_i_2__2_n_5 ),
        .Q(raddr_reg[4]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized6
   (full_n_reg_0,
    S,
    E,
    req_en__0,
    dout_vld_reg_0,
    full_n_reg_1,
    \dout_reg[72] ,
    m_axi_gmem_WVALID,
    WLAST_Dummy_reg,
    empty_n_reg_0,
    ap_rst_n_inv_reg,
    ap_rst_n_inv,
    ap_clk,
    Q,
    in,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    \len_cnt_reg[7] ,
    burst_valid,
    WVALID_Dummy,
    m_axi_gmem_WREADY,
    req_en1,
    mem_reg);
  output full_n_reg_0;
  output [0:0]S;
  output [0:0]E;
  output req_en__0;
  output dout_vld_reg_0;
  output [0:0]full_n_reg_1;
  output [72:0]\dout_reg[72] ;
  output m_axi_gmem_WVALID;
  output [0:0]WLAST_Dummy_reg;
  output empty_n_reg_0;
  output ap_rst_n_inv_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [6:0]Q;
  input [72:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input \len_cnt_reg[7] ;
  input burst_valid;
  input WVALID_Dummy;
  input m_axi_gmem_WREADY;
  input req_en1;
  input mem_reg;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]WLAST_Dummy_reg;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire burst_valid;
  wire data_en__5;
  wire [72:0]\dout_reg[72] ;
  wire dout_vld_i_1__5_n_5;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__6_n_5;
  wire empty_n_i_3__3_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_n_5;
  wire fifo_valid;
  wire flying_req_reg;
  wire full_n_i_1__6_n_5;
  wire full_n_i_2__6_n_5;
  wire full_n_i_3__3_n_5;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [72:0]in;
  wire \len_cnt_reg[7] ;
  wire \mOutPtr[0]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_1__7_n_5 ;
  wire \mOutPtr[2]_i_1__7_n_5 ;
  wire \mOutPtr[3]_i_1__7_n_5 ;
  wire \mOutPtr[4]_i_1__7_n_5 ;
  wire \mOutPtr[5]_i_1__7_n_5 ;
  wire \mOutPtr[6]_i_1__3_n_5 ;
  wire \mOutPtr[6]_i_2__0_n_5 ;
  wire \mOutPtr[6]_i_3__0_n_5 ;
  wire \mOutPtr[6]_i_4__0_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire \mOutPtr_reg_n_5_[6] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire mem_reg;
  wire p_12_in;
  wire pop;
  wire push;
  wire raddr17_in__3;
  wire \raddr[0]_i_1__3_n_5 ;
  wire \raddr[1]_i_1__3_n_5 ;
  wire \raddr[2]_i_1__3_n_5 ;
  wire \raddr[3]_i_1__3_n_5 ;
  wire \raddr[4]_i_1__3_n_5 ;
  wire \raddr[5]_i_1_n_5 ;
  wire \raddr[5]_i_2_n_5 ;
  wire \raddr[5]_i_4_n_5 ;
  wire [5:0]raddr_reg;
  wire req_en1;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.E(E),
        .Q(Q),
        .S(S),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .data_en__5(data_en__5),
        .\dout_reg[0]_0 (empty_n_reg_n_5),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[72]_1 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .full_n_reg(full_n_reg_1),
        .in(in),
        .\len_cnt_reg[7] (full_n_reg_0),
        .\len_cnt_reg[7]_0 (\len_cnt_reg[7] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .pop(pop),
        .push(push),
        .req_en1(req_en1),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__0
       (.I0(mem_reg),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\len_cnt_reg[7] ),
        .I4(burst_valid),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_n_5),
        .I1(fifo_valid),
        .I2(data_en__5),
        .I3(flying_req_reg),
        .I4(m_axi_gmem_WREADY),
        .O(dout_vld_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_5),
        .Q(fifo_valid),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_5),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__6
       (.I0(empty_n_i_3__3_n_5),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .O(empty_n_i_2__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_3__3
       (.I0(\mOutPtr_reg_n_5_[6] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n_i_3__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFAFFEEFA)) 
    full_n_i_1__6
       (.I0(ap_rst_n_inv),
        .I1(full_n_i_2__6_n_5),
        .I2(full_n_reg_0),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__6_n_5));
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__6
       (.I0(full_n_i_3__3_n_5),
        .I1(\mOutPtr_reg_n_5_[6] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(full_n_i_2__6_n_5));
  LUT4 #(
    .INIT(16'hDFFF)) 
    full_n_i_3__3
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .O(full_n_i_3__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_5),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__7 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[3]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__7 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[4]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_2__1 
       (.I0(push),
        .I1(pop),
        .O(p_12_in));
  LUT5 #(
    .INIT(32'h8ABA7545)) 
    \mOutPtr[5]_i_1__7 
       (.I0(\mOutPtr[6]_i_3__0_n_5 ),
        .I1(pop),
        .I2(push),
        .I3(\mOutPtr[6]_i_4__0_n_5 ),
        .I4(\mOutPtr_reg_n_5_[5] ),
        .O(\mOutPtr[5]_i_1__7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[6]_i_1__3 
       (.I0(push),
        .I1(pop),
        .O(\mOutPtr[6]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hE5EEEFEE1A111011)) 
    \mOutPtr[6]_i_2__0 
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr[6]_i_3__0_n_5 ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr[6]_i_4__0_n_5 ),
        .I5(\mOutPtr_reg_n_5_[6] ),
        .O(\mOutPtr[6]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[6]_i_3__0 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[6]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[6]_i_4__0 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[6]_i_4__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_5 ),
        .D(\mOutPtr[0]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_5 ),
        .D(\mOutPtr[1]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_5 ),
        .D(\mOutPtr[2]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_5 ),
        .D(\mOutPtr[3]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_5 ),
        .D(\mOutPtr[4]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_5 ),
        .D(\mOutPtr[5]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__3_n_5 ),
        .D(\mOutPtr[6]_i_2__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(flying_req_reg),
        .I1(fifo_valid),
        .I2(data_en__5),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'hEEAEEEEEAEAEAEAE)) 
    mem_reg_i_1
       (.I0(ap_rst_n_inv),
        .I1(mem_reg),
        .I2(WVALID_Dummy),
        .I3(full_n_reg_0),
        .I4(\len_cnt_reg[7] ),
        .I5(burst_valid),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_5),
        .I2(push),
        .I3(pop),
        .I4(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_5),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_1__3 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_5),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \raddr[4]_i_1__3 
       (.I0(raddr_reg[2]),
        .I1(\raddr[5]_i_4_n_5 ),
        .I2(raddr_reg[4]),
        .I3(raddr_reg[3]),
        .O(\raddr[4]_i_1__3_n_5 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \raddr[5]_i_1 
       (.I0(raddr17_in__3),
        .I1(empty_n_reg_n_5),
        .I2(push),
        .I3(pop),
        .O(\raddr[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \raddr[5]_i_2 
       (.I0(raddr_reg[2]),
        .I1(\raddr[5]_i_4_n_5 ),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[5]),
        .I4(raddr_reg[4]),
        .O(\raddr[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \raddr[5]_i_3 
       (.I0(raddr_reg[4]),
        .I1(raddr_reg[5]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[1]),
        .O(raddr17_in__3));
  LUT6 #(
    .INIT(64'h5555D55544445444)) 
    \raddr[5]_i_4 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[0]),
        .I2(empty_n_reg_n_5),
        .I3(push),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[5]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_5 ),
        .D(\raddr[0]_i_1__3_n_5 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_5 ),
        .D(\raddr[1]_i_1__3_n_5 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_5 ),
        .D(\raddr[2]_i_1__3_n_5 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_5 ),
        .D(\raddr[3]_i_1__3_n_5 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_5 ),
        .D(\raddr[4]_i_1__3_n_5 ),
        .Q(raddr_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_5 ),
        .D(\raddr[5]_i_2_n_5 ),
        .Q(raddr_reg[5]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_load
   (RREADY_Dummy,
    ap_rst_n_inv,
    ap_clk,
    Q);
  output RREADY_Dummy;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(RREADY_Dummy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_mem
   (in,
    rnext,
    ap_clk,
    mem_reg_0,
    data_buf,
    ap_rst_n_inv,
    mem_reg_1,
    Q,
    din,
    push_0,
    raddr,
    \raddr_reg_reg[0]_0 );
  output [71:0]in;
  output [5:0]rnext;
  input ap_clk;
  input mem_reg_0;
  input data_buf;
  input ap_rst_n_inv;
  input mem_reg_1;
  input [5:0]Q;
  input [63:0]din;
  input push_0;
  input [5:0]raddr;
  input \raddr_reg_reg[0]_0 ;

  wire [5:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_buf;
  wire [63:0]din;
  wire [71:0]in;
  wire mem_reg_0;
  wire mem_reg_1;
  wire push_0;
  wire [5:0]raddr;
  wire [5:0]raddr_reg;
  wire \raddr_reg[5]_i_2_n_5 ;
  wire \raddr_reg[5]_i_3_n_5 ;
  wire \raddr_reg_reg[0]_0 ;
  wire [5:0]rnext;
  wire NLW_mem_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4536" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "448" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[31:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[31:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[3:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DINADIN(din[31:0]),
        .DINBDIN(din[63:32]),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(in[31:0]),
        .DOUTBDOUT(in[63:32]),
        .DOUTPADOUTP(in[67:64]),
        .DOUTPBDOUTP(in[71:68]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(data_buf),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_1),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({push_0,push_0,push_0,push_0,push_0,push_0,push_0,push_0}));
  LUT3 #(
    .INIT(8'h38)) 
    \raddr_reg[0]_i_1 
       (.I0(\raddr_reg[5]_i_3_n_5 ),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg[5]_i_3_n_5 ),
        .I1(raddr[0]),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg[5]_i_3_n_5 ),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[2]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    \raddr_reg[3]_i_1 
       (.I0(\raddr_reg[5]_i_3_n_5 ),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg[5]_i_3_n_5 ),
        .I1(\raddr_reg[5]_i_2_n_5 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h70FF8000)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr[4]),
        .I1(\raddr_reg[5]_i_2_n_5 ),
        .I2(\raddr_reg[5]_i_3_n_5 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(raddr[5]),
        .O(rnext[5]));
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .O(\raddr_reg[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \raddr_reg[5]_i_3 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(raddr[1]),
        .I5(raddr[0]),
        .O(\raddr_reg[5]_i_3_n_5 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_read
   (s_ready_t_reg,
    Q,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem_RVALID);
  output s_ready_t_reg;
  output [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem_RVALID;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    S,
    \state_reg[0]_0 ,
    D,
    \data_p1_reg[95]_0 ,
    \data_p1_reg[63]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    last_sect_buf_reg,
    AWVALID_Dummy,
    next_wreq,
    sect_cnt0,
    \data_p2_reg[73]_0 ,
    \end_addr_reg[10] ,
    \end_addr_reg[18] ,
    \end_addr_reg[26] ,
    \end_addr_reg[34] ,
    \data_p2_reg[3]_0 );
  output s_ready_t_reg_0;
  output [1:0]S;
  output [0:0]\state_reg[0]_0 ;
  output [51:0]D;
  output [67:0]\data_p1_reg[95]_0 ;
  output [60:0]\data_p1_reg[63]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input [4:0]last_sect_buf_reg;
  input AWVALID_Dummy;
  input next_wreq;
  input [50:0]sect_cnt0;
  input [67:0]\data_p2_reg[73]_0 ;
  input [7:0]\end_addr_reg[10] ;
  input [7:0]\end_addr_reg[18] ;
  input [7:0]\end_addr_reg[26] ;
  input [4:0]\end_addr_reg[34] ;
  input [0:0]\data_p2_reg[3]_0 ;

  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [3:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1_n_5 ;
  wire \data_p1[11]_i_1_n_5 ;
  wire \data_p1[12]_i_1_n_5 ;
  wire \data_p1[13]_i_1_n_5 ;
  wire \data_p1[14]_i_1_n_5 ;
  wire \data_p1[15]_i_1_n_5 ;
  wire \data_p1[16]_i_1_n_5 ;
  wire \data_p1[17]_i_1_n_5 ;
  wire \data_p1[18]_i_1_n_5 ;
  wire \data_p1[19]_i_1_n_5 ;
  wire \data_p1[20]_i_1_n_5 ;
  wire \data_p1[21]_i_1_n_5 ;
  wire \data_p1[22]_i_1_n_5 ;
  wire \data_p1[23]_i_1_n_5 ;
  wire \data_p1[24]_i_1_n_5 ;
  wire \data_p1[25]_i_1_n_5 ;
  wire \data_p1[26]_i_1_n_5 ;
  wire \data_p1[27]_i_1_n_5 ;
  wire \data_p1[28]_i_1_n_5 ;
  wire \data_p1[29]_i_1_n_5 ;
  wire \data_p1[30]_i_1_n_5 ;
  wire \data_p1[31]_i_1_n_5 ;
  wire \data_p1[32]_i_1_n_5 ;
  wire \data_p1[33]_i_1_n_5 ;
  wire \data_p1[34]_i_1_n_5 ;
  wire \data_p1[35]_i_1_n_5 ;
  wire \data_p1[36]_i_1_n_5 ;
  wire \data_p1[37]_i_1_n_5 ;
  wire \data_p1[38]_i_1_n_5 ;
  wire \data_p1[39]_i_1_n_5 ;
  wire \data_p1[3]_i_1_n_5 ;
  wire \data_p1[40]_i_1_n_5 ;
  wire \data_p1[41]_i_1_n_5 ;
  wire \data_p1[42]_i_1_n_5 ;
  wire \data_p1[43]_i_1_n_5 ;
  wire \data_p1[44]_i_1_n_5 ;
  wire \data_p1[45]_i_1_n_5 ;
  wire \data_p1[46]_i_1_n_5 ;
  wire \data_p1[47]_i_1_n_5 ;
  wire \data_p1[48]_i_1_n_5 ;
  wire \data_p1[49]_i_1_n_5 ;
  wire \data_p1[4]_i_1_n_5 ;
  wire \data_p1[50]_i_1_n_5 ;
  wire \data_p1[51]_i_1_n_5 ;
  wire \data_p1[52]_i_1_n_5 ;
  wire \data_p1[53]_i_1_n_5 ;
  wire \data_p1[54]_i_1_n_5 ;
  wire \data_p1[55]_i_1_n_5 ;
  wire \data_p1[56]_i_1_n_5 ;
  wire \data_p1[57]_i_1_n_5 ;
  wire \data_p1[58]_i_1_n_5 ;
  wire \data_p1[59]_i_1_n_5 ;
  wire \data_p1[5]_i_1_n_5 ;
  wire \data_p1[60]_i_1_n_5 ;
  wire \data_p1[61]_i_1_n_5 ;
  wire \data_p1[62]_i_1_n_5 ;
  wire \data_p1[63]_i_1_n_5 ;
  wire \data_p1[67]_i_1_n_5 ;
  wire \data_p1[68]_i_1_n_5 ;
  wire \data_p1[69]_i_1_n_5 ;
  wire \data_p1[6]_i_1_n_5 ;
  wire \data_p1[70]_i_1_n_5 ;
  wire \data_p1[71]_i_1_n_5 ;
  wire \data_p1[72]_i_1_n_5 ;
  wire \data_p1[7]_i_1_n_5 ;
  wire \data_p1[8]_i_1_n_5 ;
  wire \data_p1[95]_i_2_n_5 ;
  wire \data_p1[9]_i_1_n_5 ;
  wire [60:0]\data_p1_reg[63]_0 ;
  wire [67:0]\data_p1_reg[95]_0 ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire [67:0]\data_p2_reg[73]_0 ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[24] ;
  wire \data_p2_reg_n_5_[25] ;
  wire \data_p2_reg_n_5_[26] ;
  wire \data_p2_reg_n_5_[27] ;
  wire \data_p2_reg_n_5_[28] ;
  wire \data_p2_reg_n_5_[29] ;
  wire \data_p2_reg_n_5_[30] ;
  wire \data_p2_reg_n_5_[31] ;
  wire \data_p2_reg_n_5_[32] ;
  wire \data_p2_reg_n_5_[33] ;
  wire \data_p2_reg_n_5_[34] ;
  wire \data_p2_reg_n_5_[35] ;
  wire \data_p2_reg_n_5_[36] ;
  wire \data_p2_reg_n_5_[37] ;
  wire \data_p2_reg_n_5_[38] ;
  wire \data_p2_reg_n_5_[39] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[40] ;
  wire \data_p2_reg_n_5_[41] ;
  wire \data_p2_reg_n_5_[42] ;
  wire \data_p2_reg_n_5_[43] ;
  wire \data_p2_reg_n_5_[44] ;
  wire \data_p2_reg_n_5_[45] ;
  wire \data_p2_reg_n_5_[46] ;
  wire \data_p2_reg_n_5_[47] ;
  wire \data_p2_reg_n_5_[48] ;
  wire \data_p2_reg_n_5_[49] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[50] ;
  wire \data_p2_reg_n_5_[51] ;
  wire \data_p2_reg_n_5_[52] ;
  wire \data_p2_reg_n_5_[53] ;
  wire \data_p2_reg_n_5_[54] ;
  wire \data_p2_reg_n_5_[55] ;
  wire \data_p2_reg_n_5_[56] ;
  wire \data_p2_reg_n_5_[57] ;
  wire \data_p2_reg_n_5_[58] ;
  wire \data_p2_reg_n_5_[59] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[60] ;
  wire \data_p2_reg_n_5_[61] ;
  wire \data_p2_reg_n_5_[62] ;
  wire \data_p2_reg_n_5_[63] ;
  wire \data_p2_reg_n_5_[67] ;
  wire \data_p2_reg_n_5_[68] ;
  wire \data_p2_reg_n_5_[69] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[70] ;
  wire \data_p2_reg_n_5_[71] ;
  wire \data_p2_reg_n_5_[72] ;
  wire \data_p2_reg_n_5_[73] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire [7:0]\end_addr_reg[10] ;
  wire \end_addr_reg[10]_i_1_n_10 ;
  wire \end_addr_reg[10]_i_1_n_11 ;
  wire \end_addr_reg[10]_i_1_n_12 ;
  wire \end_addr_reg[10]_i_1_n_5 ;
  wire \end_addr_reg[10]_i_1_n_6 ;
  wire \end_addr_reg[10]_i_1_n_7 ;
  wire \end_addr_reg[10]_i_1_n_8 ;
  wire \end_addr_reg[10]_i_1_n_9 ;
  wire [7:0]\end_addr_reg[18] ;
  wire \end_addr_reg[18]_i_1_n_10 ;
  wire \end_addr_reg[18]_i_1_n_11 ;
  wire \end_addr_reg[18]_i_1_n_12 ;
  wire \end_addr_reg[18]_i_1_n_5 ;
  wire \end_addr_reg[18]_i_1_n_6 ;
  wire \end_addr_reg[18]_i_1_n_7 ;
  wire \end_addr_reg[18]_i_1_n_8 ;
  wire \end_addr_reg[18]_i_1_n_9 ;
  wire [7:0]\end_addr_reg[26] ;
  wire \end_addr_reg[26]_i_1_n_10 ;
  wire \end_addr_reg[26]_i_1_n_11 ;
  wire \end_addr_reg[26]_i_1_n_12 ;
  wire \end_addr_reg[26]_i_1_n_5 ;
  wire \end_addr_reg[26]_i_1_n_6 ;
  wire \end_addr_reg[26]_i_1_n_7 ;
  wire \end_addr_reg[26]_i_1_n_8 ;
  wire \end_addr_reg[26]_i_1_n_9 ;
  wire [4:0]\end_addr_reg[34] ;
  wire \end_addr_reg[34]_i_1_n_10 ;
  wire \end_addr_reg[34]_i_1_n_11 ;
  wire \end_addr_reg[34]_i_1_n_12 ;
  wire \end_addr_reg[34]_i_1_n_5 ;
  wire \end_addr_reg[34]_i_1_n_6 ;
  wire \end_addr_reg[34]_i_1_n_7 ;
  wire \end_addr_reg[34]_i_1_n_8 ;
  wire \end_addr_reg[34]_i_1_n_9 ;
  wire \end_addr_reg[42]_i_1_n_10 ;
  wire \end_addr_reg[42]_i_1_n_11 ;
  wire \end_addr_reg[42]_i_1_n_12 ;
  wire \end_addr_reg[42]_i_1_n_5 ;
  wire \end_addr_reg[42]_i_1_n_6 ;
  wire \end_addr_reg[42]_i_1_n_7 ;
  wire \end_addr_reg[42]_i_1_n_8 ;
  wire \end_addr_reg[42]_i_1_n_9 ;
  wire \end_addr_reg[50]_i_1_n_10 ;
  wire \end_addr_reg[50]_i_1_n_11 ;
  wire \end_addr_reg[50]_i_1_n_12 ;
  wire \end_addr_reg[50]_i_1_n_5 ;
  wire \end_addr_reg[50]_i_1_n_6 ;
  wire \end_addr_reg[50]_i_1_n_7 ;
  wire \end_addr_reg[50]_i_1_n_8 ;
  wire \end_addr_reg[50]_i_1_n_9 ;
  wire \end_addr_reg[58]_i_1_n_10 ;
  wire \end_addr_reg[58]_i_1_n_11 ;
  wire \end_addr_reg[58]_i_1_n_12 ;
  wire \end_addr_reg[58]_i_1_n_5 ;
  wire \end_addr_reg[58]_i_1_n_6 ;
  wire \end_addr_reg[58]_i_1_n_7 ;
  wire \end_addr_reg[58]_i_1_n_8 ;
  wire \end_addr_reg[58]_i_1_n_9 ;
  wire \end_addr_reg[63]_i_1_n_10 ;
  wire \end_addr_reg[63]_i_1_n_11 ;
  wire \end_addr_reg[63]_i_1_n_12 ;
  wire \end_addr_reg[63]_i_1_n_9 ;
  wire [4:0]last_sect_buf_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire s_ready_t_i_1_n_5;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_5 ;
  wire \state[1]_i_1_n_5 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire [7:4]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(next_wreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_5_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [7]),
        .O(\data_p1[10]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_5_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [8]),
        .O(\data_p1[11]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_5_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [9]),
        .O(\data_p1[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_5_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [10]),
        .O(\data_p1[13]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_5_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [11]),
        .O(\data_p1[14]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_5_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [12]),
        .O(\data_p1[15]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_5_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [13]),
        .O(\data_p1[16]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_5_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [14]),
        .O(\data_p1[17]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_5_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [15]),
        .O(\data_p1[18]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_5_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [16]),
        .O(\data_p1[19]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_5_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [17]),
        .O(\data_p1[20]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_5_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [18]),
        .O(\data_p1[21]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_5_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [19]),
        .O(\data_p1[22]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_5_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [20]),
        .O(\data_p1[23]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_5_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [21]),
        .O(\data_p1[24]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_5_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [22]),
        .O(\data_p1[25]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_5_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [23]),
        .O(\data_p1[26]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_5_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [24]),
        .O(\data_p1[27]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_5_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [25]),
        .O(\data_p1[28]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_5_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [26]),
        .O(\data_p1[29]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_5_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [27]),
        .O(\data_p1[30]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_5_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [28]),
        .O(\data_p1[31]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_5_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [29]),
        .O(\data_p1[32]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_5_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [30]),
        .O(\data_p1[33]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_5_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [31]),
        .O(\data_p1[34]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_5_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [32]),
        .O(\data_p1[35]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_5_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [33]),
        .O(\data_p1[36]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_5_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [34]),
        .O(\data_p1[37]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_5_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [35]),
        .O(\data_p1[38]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_5_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [36]),
        .O(\data_p1[39]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [0]),
        .O(\data_p1[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_5_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [37]),
        .O(\data_p1[40]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_5_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [38]),
        .O(\data_p1[41]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_5_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [39]),
        .O(\data_p1[42]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_5_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [40]),
        .O(\data_p1[43]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_5_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [41]),
        .O(\data_p1[44]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_5_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [42]),
        .O(\data_p1[45]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_5_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [43]),
        .O(\data_p1[46]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_5_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [44]),
        .O(\data_p1[47]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_5_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [45]),
        .O(\data_p1[48]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_5_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [46]),
        .O(\data_p1[49]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_5_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [1]),
        .O(\data_p1[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_5_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [47]),
        .O(\data_p1[50]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_5_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [48]),
        .O(\data_p1[51]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_5_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [49]),
        .O(\data_p1[52]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_5_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [50]),
        .O(\data_p1[53]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_5_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [51]),
        .O(\data_p1[54]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_5_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [52]),
        .O(\data_p1[55]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_5_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [53]),
        .O(\data_p1[56]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_5_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [54]),
        .O(\data_p1[57]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_5_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [55]),
        .O(\data_p1[58]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_5_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [56]),
        .O(\data_p1[59]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_5_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [2]),
        .O(\data_p1[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_5_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [57]),
        .O(\data_p1[60]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_5_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [58]),
        .O(\data_p1[61]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_5_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [59]),
        .O(\data_p1[62]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_5_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [60]),
        .O(\data_p1[63]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_5_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [61]),
        .O(\data_p1[67]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_5_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [62]),
        .O(\data_p1[68]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_5_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [63]),
        .O(\data_p1[69]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_5_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [3]),
        .O(\data_p1[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_5_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [64]),
        .O(\data_p1[70]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_5_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [65]),
        .O(\data_p1[71]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_5_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [66]),
        .O(\data_p1[72]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_5_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [4]),
        .O(\data_p1[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_5_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [5]),
        .O(\data_p1[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1 
       (.I0(next_wreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_5_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [67]),
        .O(\data_p1[95]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_5_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [6]),
        .O(\data_p1[9]_i_1_n_5 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_5 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_5 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [7]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [8]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [9]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [10]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [11]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [12]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [13]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [14]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [15]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [16]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [17]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [18]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [19]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [20]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [21]),
        .Q(\data_p2_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [22]),
        .Q(\data_p2_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [23]),
        .Q(\data_p2_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [24]),
        .Q(\data_p2_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [25]),
        .Q(\data_p2_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [26]),
        .Q(\data_p2_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [27]),
        .Q(\data_p2_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [28]),
        .Q(\data_p2_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [29]),
        .Q(\data_p2_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [30]),
        .Q(\data_p2_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [31]),
        .Q(\data_p2_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [32]),
        .Q(\data_p2_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [33]),
        .Q(\data_p2_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [34]),
        .Q(\data_p2_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [35]),
        .Q(\data_p2_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [36]),
        .Q(\data_p2_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [0]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [37]),
        .Q(\data_p2_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [38]),
        .Q(\data_p2_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [39]),
        .Q(\data_p2_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [40]),
        .Q(\data_p2_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [41]),
        .Q(\data_p2_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [42]),
        .Q(\data_p2_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [43]),
        .Q(\data_p2_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [44]),
        .Q(\data_p2_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [45]),
        .Q(\data_p2_reg_n_5_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [46]),
        .Q(\data_p2_reg_n_5_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [1]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [47]),
        .Q(\data_p2_reg_n_5_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [48]),
        .Q(\data_p2_reg_n_5_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [49]),
        .Q(\data_p2_reg_n_5_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [50]),
        .Q(\data_p2_reg_n_5_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [51]),
        .Q(\data_p2_reg_n_5_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [52]),
        .Q(\data_p2_reg_n_5_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [53]),
        .Q(\data_p2_reg_n_5_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [54]),
        .Q(\data_p2_reg_n_5_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [55]),
        .Q(\data_p2_reg_n_5_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [56]),
        .Q(\data_p2_reg_n_5_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [2]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [57]),
        .Q(\data_p2_reg_n_5_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [58]),
        .Q(\data_p2_reg_n_5_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [59]),
        .Q(\data_p2_reg_n_5_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [60]),
        .Q(\data_p2_reg_n_5_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [61]),
        .Q(\data_p2_reg_n_5_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [62]),
        .Q(\data_p2_reg_n_5_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [63]),
        .Q(\data_p2_reg_n_5_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [3]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [64]),
        .Q(\data_p2_reg_n_5_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [65]),
        .Q(\data_p2_reg_n_5_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [66]),
        .Q(\data_p2_reg_n_5_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [67]),
        .Q(\data_p2_reg_n_5_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [4]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [5]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[73]_0 [6]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[10]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[10]_i_1_n_5 ,\end_addr_reg[10]_i_1_n_6 ,\end_addr_reg[10]_i_1_n_7 ,\end_addr_reg[10]_i_1_n_8 ,\end_addr_reg[10]_i_1_n_9 ,\end_addr_reg[10]_i_1_n_10 ,\end_addr_reg[10]_i_1_n_11 ,\end_addr_reg[10]_i_1_n_12 }),
        .DI(\data_p1_reg[95]_0 [7:0]),
        .O(\data_p1_reg[63]_0 [7:0]),
        .S(\end_addr_reg[10] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[18]_i_1 
       (.CI(\end_addr_reg[10]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[18]_i_1_n_5 ,\end_addr_reg[18]_i_1_n_6 ,\end_addr_reg[18]_i_1_n_7 ,\end_addr_reg[18]_i_1_n_8 ,\end_addr_reg[18]_i_1_n_9 ,\end_addr_reg[18]_i_1_n_10 ,\end_addr_reg[18]_i_1_n_11 ,\end_addr_reg[18]_i_1_n_12 }),
        .DI(\data_p1_reg[95]_0 [15:8]),
        .O(\data_p1_reg[63]_0 [15:8]),
        .S(\end_addr_reg[18] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[26]_i_1 
       (.CI(\end_addr_reg[18]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[26]_i_1_n_5 ,\end_addr_reg[26]_i_1_n_6 ,\end_addr_reg[26]_i_1_n_7 ,\end_addr_reg[26]_i_1_n_8 ,\end_addr_reg[26]_i_1_n_9 ,\end_addr_reg[26]_i_1_n_10 ,\end_addr_reg[26]_i_1_n_11 ,\end_addr_reg[26]_i_1_n_12 }),
        .DI(\data_p1_reg[95]_0 [23:16]),
        .O(\data_p1_reg[63]_0 [23:16]),
        .S(\end_addr_reg[26] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[34]_i_1 
       (.CI(\end_addr_reg[26]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[34]_i_1_n_5 ,\end_addr_reg[34]_i_1_n_6 ,\end_addr_reg[34]_i_1_n_7 ,\end_addr_reg[34]_i_1_n_8 ,\end_addr_reg[34]_i_1_n_9 ,\end_addr_reg[34]_i_1_n_10 ,\end_addr_reg[34]_i_1_n_11 ,\end_addr_reg[34]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\data_p1_reg[95]_0 [28:24]}),
        .O(\data_p1_reg[63]_0 [31:24]),
        .S({\data_p1_reg[95]_0 [31:29],\end_addr_reg[34] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[42]_i_1 
       (.CI(\end_addr_reg[34]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[42]_i_1_n_5 ,\end_addr_reg[42]_i_1_n_6 ,\end_addr_reg[42]_i_1_n_7 ,\end_addr_reg[42]_i_1_n_8 ,\end_addr_reg[42]_i_1_n_9 ,\end_addr_reg[42]_i_1_n_10 ,\end_addr_reg[42]_i_1_n_11 ,\end_addr_reg[42]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:32]),
        .S(\data_p1_reg[95]_0 [39:32]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[50]_i_1 
       (.CI(\end_addr_reg[42]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[50]_i_1_n_5 ,\end_addr_reg[50]_i_1_n_6 ,\end_addr_reg[50]_i_1_n_7 ,\end_addr_reg[50]_i_1_n_8 ,\end_addr_reg[50]_i_1_n_9 ,\end_addr_reg[50]_i_1_n_10 ,\end_addr_reg[50]_i_1_n_11 ,\end_addr_reg[50]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:40]),
        .S(\data_p1_reg[95]_0 [47:40]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[58]_i_1 
       (.CI(\end_addr_reg[50]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_reg[58]_i_1_n_5 ,\end_addr_reg[58]_i_1_n_6 ,\end_addr_reg[58]_i_1_n_7 ,\end_addr_reg[58]_i_1_n_8 ,\end_addr_reg[58]_i_1_n_9 ,\end_addr_reg[58]_i_1_n_10 ,\end_addr_reg[58]_i_1_n_11 ,\end_addr_reg[58]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:48]),
        .S(\data_p1_reg[95]_0 [55:48]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[58]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [7:4],\end_addr_reg[63]_i_1_n_9 ,\end_addr_reg[63]_i_1_n_10 ,\end_addr_reg[63]_i_1_n_11 ,\end_addr_reg[63]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [7:5],\data_p1_reg[63]_0 [60:56]}),
        .S({1'b0,1'b0,1'b0,\data_p1_reg[95]_0 [60:56]}));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1
       (.I0(Q[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(Q[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(Q[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(Q[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_5),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [9]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_wreq),
        .I3(AWVALID_Dummy),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(next_wreq),
        .O(\state[1]_i_1_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_5 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    m_axi_gmem_AWVALID,
    req_en1,
    \data_p1_reg[69]_0 ,
    ap_rst_n_inv,
    ap_clk,
    req_en__0,
    req_fifo_valid,
    m_axi_gmem_AWREADY,
    Q,
    D,
    E);
  output rs_req_ready;
  output m_axi_gmem_AWVALID;
  output req_en1;
  output [66:0]\data_p1_reg[69]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_gmem_AWREADY;
  input [5:0]Q;
  input [66:0]D;
  input [0:0]E;

  wire [66:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1__0_n_5 ;
  wire \data_p1[11]_i_1__0_n_5 ;
  wire \data_p1[12]_i_1__0_n_5 ;
  wire \data_p1[13]_i_1__0_n_5 ;
  wire \data_p1[14]_i_1__0_n_5 ;
  wire \data_p1[15]_i_1__0_n_5 ;
  wire \data_p1[16]_i_1__0_n_5 ;
  wire \data_p1[17]_i_1__0_n_5 ;
  wire \data_p1[18]_i_1__0_n_5 ;
  wire \data_p1[19]_i_1__0_n_5 ;
  wire \data_p1[20]_i_1__0_n_5 ;
  wire \data_p1[21]_i_1__0_n_5 ;
  wire \data_p1[22]_i_1__0_n_5 ;
  wire \data_p1[23]_i_1__0_n_5 ;
  wire \data_p1[24]_i_1__0_n_5 ;
  wire \data_p1[25]_i_1__0_n_5 ;
  wire \data_p1[26]_i_1__0_n_5 ;
  wire \data_p1[27]_i_1__0_n_5 ;
  wire \data_p1[28]_i_1__0_n_5 ;
  wire \data_p1[29]_i_1__0_n_5 ;
  wire \data_p1[30]_i_1__0_n_5 ;
  wire \data_p1[31]_i_1__0_n_5 ;
  wire \data_p1[32]_i_1__0_n_5 ;
  wire \data_p1[33]_i_1__0_n_5 ;
  wire \data_p1[34]_i_1__0_n_5 ;
  wire \data_p1[35]_i_1__0_n_5 ;
  wire \data_p1[36]_i_1__0_n_5 ;
  wire \data_p1[37]_i_1__0_n_5 ;
  wire \data_p1[38]_i_1__0_n_5 ;
  wire \data_p1[39]_i_1__0_n_5 ;
  wire \data_p1[3]_i_1__0_n_5 ;
  wire \data_p1[40]_i_1__0_n_5 ;
  wire \data_p1[41]_i_1__0_n_5 ;
  wire \data_p1[42]_i_1__0_n_5 ;
  wire \data_p1[43]_i_1__0_n_5 ;
  wire \data_p1[44]_i_1__0_n_5 ;
  wire \data_p1[45]_i_1__0_n_5 ;
  wire \data_p1[46]_i_1__0_n_5 ;
  wire \data_p1[47]_i_1__0_n_5 ;
  wire \data_p1[48]_i_1__0_n_5 ;
  wire \data_p1[49]_i_1__0_n_5 ;
  wire \data_p1[4]_i_1__0_n_5 ;
  wire \data_p1[50]_i_1__0_n_5 ;
  wire \data_p1[51]_i_1__0_n_5 ;
  wire \data_p1[52]_i_1__0_n_5 ;
  wire \data_p1[53]_i_1__0_n_5 ;
  wire \data_p1[54]_i_1__0_n_5 ;
  wire \data_p1[55]_i_1__0_n_5 ;
  wire \data_p1[56]_i_1__0_n_5 ;
  wire \data_p1[57]_i_1__0_n_5 ;
  wire \data_p1[58]_i_1__0_n_5 ;
  wire \data_p1[59]_i_1__0_n_5 ;
  wire \data_p1[5]_i_1__0_n_5 ;
  wire \data_p1[60]_i_1__0_n_5 ;
  wire \data_p1[61]_i_1__0_n_5 ;
  wire \data_p1[62]_i_1__0_n_5 ;
  wire \data_p1[63]_i_2_n_5 ;
  wire \data_p1[64]_i_1_n_5 ;
  wire \data_p1[65]_i_1_n_5 ;
  wire \data_p1[66]_i_1_n_5 ;
  wire \data_p1[67]_i_1__0_n_5 ;
  wire \data_p1[68]_i_1__0_n_5 ;
  wire \data_p1[69]_i_1__0_n_5 ;
  wire \data_p1[6]_i_1__0_n_5 ;
  wire \data_p1[7]_i_1__0_n_5 ;
  wire \data_p1[8]_i_1__0_n_5 ;
  wire \data_p1[9]_i_1__0_n_5 ;
  wire [66:0]\data_p1_reg[69]_0 ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[24] ;
  wire \data_p2_reg_n_5_[25] ;
  wire \data_p2_reg_n_5_[26] ;
  wire \data_p2_reg_n_5_[27] ;
  wire \data_p2_reg_n_5_[28] ;
  wire \data_p2_reg_n_5_[29] ;
  wire \data_p2_reg_n_5_[30] ;
  wire \data_p2_reg_n_5_[31] ;
  wire \data_p2_reg_n_5_[32] ;
  wire \data_p2_reg_n_5_[33] ;
  wire \data_p2_reg_n_5_[34] ;
  wire \data_p2_reg_n_5_[35] ;
  wire \data_p2_reg_n_5_[36] ;
  wire \data_p2_reg_n_5_[37] ;
  wire \data_p2_reg_n_5_[38] ;
  wire \data_p2_reg_n_5_[39] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[40] ;
  wire \data_p2_reg_n_5_[41] ;
  wire \data_p2_reg_n_5_[42] ;
  wire \data_p2_reg_n_5_[43] ;
  wire \data_p2_reg_n_5_[44] ;
  wire \data_p2_reg_n_5_[45] ;
  wire \data_p2_reg_n_5_[46] ;
  wire \data_p2_reg_n_5_[47] ;
  wire \data_p2_reg_n_5_[48] ;
  wire \data_p2_reg_n_5_[49] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[50] ;
  wire \data_p2_reg_n_5_[51] ;
  wire \data_p2_reg_n_5_[52] ;
  wire \data_p2_reg_n_5_[53] ;
  wire \data_p2_reg_n_5_[54] ;
  wire \data_p2_reg_n_5_[55] ;
  wire \data_p2_reg_n_5_[56] ;
  wire \data_p2_reg_n_5_[57] ;
  wire \data_p2_reg_n_5_[58] ;
  wire \data_p2_reg_n_5_[59] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[60] ;
  wire \data_p2_reg_n_5_[61] ;
  wire \data_p2_reg_n_5_[62] ;
  wire \data_p2_reg_n_5_[63] ;
  wire \data_p2_reg_n_5_[64] ;
  wire \data_p2_reg_n_5_[65] ;
  wire \data_p2_reg_n_5_[66] ;
  wire \data_p2_reg_n_5_[67] ;
  wire \data_p2_reg_n_5_[68] ;
  wire \data_p2_reg_n_5_[69] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire req_en1;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__2_n_5;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_5 ;
  wire \state[1]_i_1__2_n_5 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_5_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[10]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_5_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[11]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_5_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[12]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_5_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[13]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_5_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[14]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_5_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[15]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_5_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[16]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_5_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[17]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_5_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[18]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_5_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[19]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_5_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[20]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_5_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[21]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_5_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[22]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_5_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[23]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_5_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[24]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_5_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[25]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_5_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[26]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_5_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[27]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_5_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[28]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_5_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[29]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_5_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[30]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_5_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[31]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_5_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[32]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_5_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[33]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_5_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[34]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_5_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[35]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_5_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[36]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_5_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[37]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_5_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[38]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_5_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[39]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[3]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_5_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[40]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_5_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[41]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_5_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[42]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_5_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[43]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_5_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[44]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_5_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[45]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_5_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[46]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_5_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[47]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_5_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[48]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_5_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[49]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_5_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[4]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_5_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[50]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_5_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[51]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_5_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[52]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_5_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[53]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_5_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[54]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_5_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[55]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_5_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[56]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_5_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[57]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_5_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[58]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_5_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[59]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_5_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[5]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_5_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[60]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_5_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[61]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_5_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[62]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__0 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_5_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[63]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_5_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[64]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_5_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[65]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_5_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[66]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_5_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[67]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__0 
       (.I0(\data_p2_reg_n_5_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[68]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__0 
       (.I0(\data_p2_reg_n_5_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[66]),
        .O(\data_p1[69]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_5_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[6]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_5_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[7]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_5_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[8]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_5_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[9]_i_1__0_n_5 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_5 ),
        .Q(\data_p1_reg[69]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_5 ),
        .Q(\data_p1_reg[69]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_5 ),
        .Q(\data_p1_reg[69]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_5 ),
        .Q(\data_p1_reg[69]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_5_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_5_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_5_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_5_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_5_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_5_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_5_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_5_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_5_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_5_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_5_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_5_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_5_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_5_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_5_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_5_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_5_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_5_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_5_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_5_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_5_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(D[66]),
        .Q(\data_p2_reg_n_5_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__2
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__2_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_5),
        .Q(rs_req_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_1__2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_gmem_AWREADY),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(req_en1));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWVALID),
        .I3(state),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__2_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_5 ),
        .Q(m_axi_gmem_AWVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    ap_rst_n_inv,
    ap_clk,
    resp_ready__1,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input resp_ready__1;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire resp_ready__1;
  wire s_ready_t_i_1__0_n_5;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_5 ;
  wire \state[1]_i_1__0_n_5 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_BVALID),
        .I1(resp_ready__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready__1),
        .I2(m_axi_gmem_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(resp_ready__1),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_5),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__0_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_5 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem_RVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__1_n_5;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_5 ;
  wire \state[1]_i_1__1_n_5 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_5),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__1_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_5 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl
   (pop,
    push_0,
    valid_length,
    \dout_reg[69]_0 ,
    \dout_reg[69]_1 ,
    full_n_reg,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    push,
    \mem_reg[67][69]_srl32__0_0 ,
    addr,
    ap_clk,
    Q,
    ap_rst_n_inv);
  output pop;
  output push_0;
  output valid_length;
  output [66:0]\dout_reg[69]_0 ;
  output [5:0]\dout_reg[69]_1 ;
  output full_n_reg;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input push;
  input [66:0]\mem_reg[67][69]_srl32__0_0 ;
  input [5:0]addr;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire AWREADY_Dummy;
  wire [0:0]Q;
  wire [5:0]addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout[0]_i_1_n_5 ;
  wire \dout[10]_i_1_n_5 ;
  wire \dout[11]_i_1_n_5 ;
  wire \dout[12]_i_1_n_5 ;
  wire \dout[13]_i_1_n_5 ;
  wire \dout[14]_i_1_n_5 ;
  wire \dout[15]_i_1_n_5 ;
  wire \dout[16]_i_1_n_5 ;
  wire \dout[17]_i_1_n_5 ;
  wire \dout[18]_i_1_n_5 ;
  wire \dout[19]_i_1_n_5 ;
  wire \dout[1]_i_1_n_5 ;
  wire \dout[20]_i_1_n_5 ;
  wire \dout[21]_i_1_n_5 ;
  wire \dout[22]_i_1_n_5 ;
  wire \dout[23]_i_1_n_5 ;
  wire \dout[24]_i_1_n_5 ;
  wire \dout[25]_i_1_n_5 ;
  wire \dout[26]_i_1_n_5 ;
  wire \dout[27]_i_1_n_5 ;
  wire \dout[28]_i_1_n_5 ;
  wire \dout[29]_i_1_n_5 ;
  wire \dout[2]_i_1_n_5 ;
  wire \dout[30]_i_1_n_5 ;
  wire \dout[31]_i_1_n_5 ;
  wire \dout[32]_i_1_n_5 ;
  wire \dout[33]_i_1_n_5 ;
  wire \dout[34]_i_1_n_5 ;
  wire \dout[35]_i_1_n_5 ;
  wire \dout[36]_i_1_n_5 ;
  wire \dout[37]_i_1_n_5 ;
  wire \dout[38]_i_1_n_5 ;
  wire \dout[39]_i_1_n_5 ;
  wire \dout[3]_i_1_n_5 ;
  wire \dout[40]_i_1_n_5 ;
  wire \dout[41]_i_1_n_5 ;
  wire \dout[42]_i_1_n_5 ;
  wire \dout[43]_i_1_n_5 ;
  wire \dout[44]_i_1_n_5 ;
  wire \dout[45]_i_1_n_5 ;
  wire \dout[46]_i_1_n_5 ;
  wire \dout[47]_i_1_n_5 ;
  wire \dout[48]_i_1_n_5 ;
  wire \dout[49]_i_1_n_5 ;
  wire \dout[4]_i_1_n_5 ;
  wire \dout[50]_i_1_n_5 ;
  wire \dout[51]_i_1_n_5 ;
  wire \dout[52]_i_1_n_5 ;
  wire \dout[53]_i_1_n_5 ;
  wire \dout[54]_i_1_n_5 ;
  wire \dout[55]_i_1_n_5 ;
  wire \dout[56]_i_1_n_5 ;
  wire \dout[57]_i_1_n_5 ;
  wire \dout[58]_i_1_n_5 ;
  wire \dout[59]_i_1_n_5 ;
  wire \dout[5]_i_1_n_5 ;
  wire \dout[60]_i_1_n_5 ;
  wire \dout[64]_i_1_n_5 ;
  wire \dout[65]_i_1_n_5 ;
  wire \dout[66]_i_1_n_5 ;
  wire \dout[67]_i_1_n_5 ;
  wire \dout[68]_i_1_n_5 ;
  wire \dout[69]_i_2_n_5 ;
  wire \dout[6]_i_1_n_5 ;
  wire \dout[7]_i_1_n_5 ;
  wire \dout[8]_i_1_n_5 ;
  wire \dout[9]_i_1_n_5 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [66:0]\dout_reg[69]_0 ;
  wire [5:0]\dout_reg[69]_1 ;
  wire full_n_reg;
  wire \mem_reg[67][0]_mux_n_5 ;
  wire \mem_reg[67][0]_srl32__0_n_5 ;
  wire \mem_reg[67][0]_srl32__0_n_6 ;
  wire \mem_reg[67][0]_srl32__1_n_5 ;
  wire \mem_reg[67][0]_srl32_n_5 ;
  wire \mem_reg[67][0]_srl32_n_6 ;
  wire \mem_reg[67][10]_mux_n_5 ;
  wire \mem_reg[67][10]_srl32__0_n_5 ;
  wire \mem_reg[67][10]_srl32__0_n_6 ;
  wire \mem_reg[67][10]_srl32__1_n_5 ;
  wire \mem_reg[67][10]_srl32_n_5 ;
  wire \mem_reg[67][10]_srl32_n_6 ;
  wire \mem_reg[67][11]_mux_n_5 ;
  wire \mem_reg[67][11]_srl32__0_n_5 ;
  wire \mem_reg[67][11]_srl32__0_n_6 ;
  wire \mem_reg[67][11]_srl32__1_n_5 ;
  wire \mem_reg[67][11]_srl32_n_5 ;
  wire \mem_reg[67][11]_srl32_n_6 ;
  wire \mem_reg[67][12]_mux_n_5 ;
  wire \mem_reg[67][12]_srl32__0_n_5 ;
  wire \mem_reg[67][12]_srl32__0_n_6 ;
  wire \mem_reg[67][12]_srl32__1_n_5 ;
  wire \mem_reg[67][12]_srl32_n_5 ;
  wire \mem_reg[67][12]_srl32_n_6 ;
  wire \mem_reg[67][13]_mux_n_5 ;
  wire \mem_reg[67][13]_srl32__0_n_5 ;
  wire \mem_reg[67][13]_srl32__0_n_6 ;
  wire \mem_reg[67][13]_srl32__1_n_5 ;
  wire \mem_reg[67][13]_srl32_n_5 ;
  wire \mem_reg[67][13]_srl32_n_6 ;
  wire \mem_reg[67][14]_mux_n_5 ;
  wire \mem_reg[67][14]_srl32__0_n_5 ;
  wire \mem_reg[67][14]_srl32__0_n_6 ;
  wire \mem_reg[67][14]_srl32__1_n_5 ;
  wire \mem_reg[67][14]_srl32_n_5 ;
  wire \mem_reg[67][14]_srl32_n_6 ;
  wire \mem_reg[67][15]_mux_n_5 ;
  wire \mem_reg[67][15]_srl32__0_n_5 ;
  wire \mem_reg[67][15]_srl32__0_n_6 ;
  wire \mem_reg[67][15]_srl32__1_n_5 ;
  wire \mem_reg[67][15]_srl32_n_5 ;
  wire \mem_reg[67][15]_srl32_n_6 ;
  wire \mem_reg[67][16]_mux_n_5 ;
  wire \mem_reg[67][16]_srl32__0_n_5 ;
  wire \mem_reg[67][16]_srl32__0_n_6 ;
  wire \mem_reg[67][16]_srl32__1_n_5 ;
  wire \mem_reg[67][16]_srl32_n_5 ;
  wire \mem_reg[67][16]_srl32_n_6 ;
  wire \mem_reg[67][17]_mux_n_5 ;
  wire \mem_reg[67][17]_srl32__0_n_5 ;
  wire \mem_reg[67][17]_srl32__0_n_6 ;
  wire \mem_reg[67][17]_srl32__1_n_5 ;
  wire \mem_reg[67][17]_srl32_n_5 ;
  wire \mem_reg[67][17]_srl32_n_6 ;
  wire \mem_reg[67][18]_mux_n_5 ;
  wire \mem_reg[67][18]_srl32__0_n_5 ;
  wire \mem_reg[67][18]_srl32__0_n_6 ;
  wire \mem_reg[67][18]_srl32__1_n_5 ;
  wire \mem_reg[67][18]_srl32_n_5 ;
  wire \mem_reg[67][18]_srl32_n_6 ;
  wire \mem_reg[67][19]_mux_n_5 ;
  wire \mem_reg[67][19]_srl32__0_n_5 ;
  wire \mem_reg[67][19]_srl32__0_n_6 ;
  wire \mem_reg[67][19]_srl32__1_n_5 ;
  wire \mem_reg[67][19]_srl32_n_5 ;
  wire \mem_reg[67][19]_srl32_n_6 ;
  wire \mem_reg[67][1]_mux_n_5 ;
  wire \mem_reg[67][1]_srl32__0_n_5 ;
  wire \mem_reg[67][1]_srl32__0_n_6 ;
  wire \mem_reg[67][1]_srl32__1_n_5 ;
  wire \mem_reg[67][1]_srl32_n_5 ;
  wire \mem_reg[67][1]_srl32_n_6 ;
  wire \mem_reg[67][20]_mux_n_5 ;
  wire \mem_reg[67][20]_srl32__0_n_5 ;
  wire \mem_reg[67][20]_srl32__0_n_6 ;
  wire \mem_reg[67][20]_srl32__1_n_5 ;
  wire \mem_reg[67][20]_srl32_n_5 ;
  wire \mem_reg[67][20]_srl32_n_6 ;
  wire \mem_reg[67][21]_mux_n_5 ;
  wire \mem_reg[67][21]_srl32__0_n_5 ;
  wire \mem_reg[67][21]_srl32__0_n_6 ;
  wire \mem_reg[67][21]_srl32__1_n_5 ;
  wire \mem_reg[67][21]_srl32_n_5 ;
  wire \mem_reg[67][21]_srl32_n_6 ;
  wire \mem_reg[67][22]_mux_n_5 ;
  wire \mem_reg[67][22]_srl32__0_n_5 ;
  wire \mem_reg[67][22]_srl32__0_n_6 ;
  wire \mem_reg[67][22]_srl32__1_n_5 ;
  wire \mem_reg[67][22]_srl32_n_5 ;
  wire \mem_reg[67][22]_srl32_n_6 ;
  wire \mem_reg[67][23]_mux_n_5 ;
  wire \mem_reg[67][23]_srl32__0_n_5 ;
  wire \mem_reg[67][23]_srl32__0_n_6 ;
  wire \mem_reg[67][23]_srl32__1_n_5 ;
  wire \mem_reg[67][23]_srl32_n_5 ;
  wire \mem_reg[67][23]_srl32_n_6 ;
  wire \mem_reg[67][24]_mux_n_5 ;
  wire \mem_reg[67][24]_srl32__0_n_5 ;
  wire \mem_reg[67][24]_srl32__0_n_6 ;
  wire \mem_reg[67][24]_srl32__1_n_5 ;
  wire \mem_reg[67][24]_srl32_n_5 ;
  wire \mem_reg[67][24]_srl32_n_6 ;
  wire \mem_reg[67][25]_mux_n_5 ;
  wire \mem_reg[67][25]_srl32__0_n_5 ;
  wire \mem_reg[67][25]_srl32__0_n_6 ;
  wire \mem_reg[67][25]_srl32__1_n_5 ;
  wire \mem_reg[67][25]_srl32_n_5 ;
  wire \mem_reg[67][25]_srl32_n_6 ;
  wire \mem_reg[67][26]_mux_n_5 ;
  wire \mem_reg[67][26]_srl32__0_n_5 ;
  wire \mem_reg[67][26]_srl32__0_n_6 ;
  wire \mem_reg[67][26]_srl32__1_n_5 ;
  wire \mem_reg[67][26]_srl32_n_5 ;
  wire \mem_reg[67][26]_srl32_n_6 ;
  wire \mem_reg[67][27]_mux_n_5 ;
  wire \mem_reg[67][27]_srl32__0_n_5 ;
  wire \mem_reg[67][27]_srl32__0_n_6 ;
  wire \mem_reg[67][27]_srl32__1_n_5 ;
  wire \mem_reg[67][27]_srl32_n_5 ;
  wire \mem_reg[67][27]_srl32_n_6 ;
  wire \mem_reg[67][28]_mux_n_5 ;
  wire \mem_reg[67][28]_srl32__0_n_5 ;
  wire \mem_reg[67][28]_srl32__0_n_6 ;
  wire \mem_reg[67][28]_srl32__1_n_5 ;
  wire \mem_reg[67][28]_srl32_n_5 ;
  wire \mem_reg[67][28]_srl32_n_6 ;
  wire \mem_reg[67][29]_mux_n_5 ;
  wire \mem_reg[67][29]_srl32__0_n_5 ;
  wire \mem_reg[67][29]_srl32__0_n_6 ;
  wire \mem_reg[67][29]_srl32__1_n_5 ;
  wire \mem_reg[67][29]_srl32_n_5 ;
  wire \mem_reg[67][29]_srl32_n_6 ;
  wire \mem_reg[67][2]_mux_n_5 ;
  wire \mem_reg[67][2]_srl32__0_n_5 ;
  wire \mem_reg[67][2]_srl32__0_n_6 ;
  wire \mem_reg[67][2]_srl32__1_n_5 ;
  wire \mem_reg[67][2]_srl32_n_5 ;
  wire \mem_reg[67][2]_srl32_n_6 ;
  wire \mem_reg[67][30]_mux_n_5 ;
  wire \mem_reg[67][30]_srl32__0_n_5 ;
  wire \mem_reg[67][30]_srl32__0_n_6 ;
  wire \mem_reg[67][30]_srl32__1_n_5 ;
  wire \mem_reg[67][30]_srl32_n_5 ;
  wire \mem_reg[67][30]_srl32_n_6 ;
  wire \mem_reg[67][31]_mux_n_5 ;
  wire \mem_reg[67][31]_srl32__0_n_5 ;
  wire \mem_reg[67][31]_srl32__0_n_6 ;
  wire \mem_reg[67][31]_srl32__1_n_5 ;
  wire \mem_reg[67][31]_srl32_n_5 ;
  wire \mem_reg[67][31]_srl32_n_6 ;
  wire \mem_reg[67][32]_mux_n_5 ;
  wire \mem_reg[67][32]_srl32__0_n_5 ;
  wire \mem_reg[67][32]_srl32__0_n_6 ;
  wire \mem_reg[67][32]_srl32__1_n_5 ;
  wire \mem_reg[67][32]_srl32_n_5 ;
  wire \mem_reg[67][32]_srl32_n_6 ;
  wire \mem_reg[67][33]_mux_n_5 ;
  wire \mem_reg[67][33]_srl32__0_n_5 ;
  wire \mem_reg[67][33]_srl32__0_n_6 ;
  wire \mem_reg[67][33]_srl32__1_n_5 ;
  wire \mem_reg[67][33]_srl32_n_5 ;
  wire \mem_reg[67][33]_srl32_n_6 ;
  wire \mem_reg[67][34]_mux_n_5 ;
  wire \mem_reg[67][34]_srl32__0_n_5 ;
  wire \mem_reg[67][34]_srl32__0_n_6 ;
  wire \mem_reg[67][34]_srl32__1_n_5 ;
  wire \mem_reg[67][34]_srl32_n_5 ;
  wire \mem_reg[67][34]_srl32_n_6 ;
  wire \mem_reg[67][35]_mux_n_5 ;
  wire \mem_reg[67][35]_srl32__0_n_5 ;
  wire \mem_reg[67][35]_srl32__0_n_6 ;
  wire \mem_reg[67][35]_srl32__1_n_5 ;
  wire \mem_reg[67][35]_srl32_n_5 ;
  wire \mem_reg[67][35]_srl32_n_6 ;
  wire \mem_reg[67][36]_mux_n_5 ;
  wire \mem_reg[67][36]_srl32__0_n_5 ;
  wire \mem_reg[67][36]_srl32__0_n_6 ;
  wire \mem_reg[67][36]_srl32__1_n_5 ;
  wire \mem_reg[67][36]_srl32_n_5 ;
  wire \mem_reg[67][36]_srl32_n_6 ;
  wire \mem_reg[67][37]_mux_n_5 ;
  wire \mem_reg[67][37]_srl32__0_n_5 ;
  wire \mem_reg[67][37]_srl32__0_n_6 ;
  wire \mem_reg[67][37]_srl32__1_n_5 ;
  wire \mem_reg[67][37]_srl32_n_5 ;
  wire \mem_reg[67][37]_srl32_n_6 ;
  wire \mem_reg[67][38]_mux_n_5 ;
  wire \mem_reg[67][38]_srl32__0_n_5 ;
  wire \mem_reg[67][38]_srl32__0_n_6 ;
  wire \mem_reg[67][38]_srl32__1_n_5 ;
  wire \mem_reg[67][38]_srl32_n_5 ;
  wire \mem_reg[67][38]_srl32_n_6 ;
  wire \mem_reg[67][39]_mux_n_5 ;
  wire \mem_reg[67][39]_srl32__0_n_5 ;
  wire \mem_reg[67][39]_srl32__0_n_6 ;
  wire \mem_reg[67][39]_srl32__1_n_5 ;
  wire \mem_reg[67][39]_srl32_n_5 ;
  wire \mem_reg[67][39]_srl32_n_6 ;
  wire \mem_reg[67][3]_mux_n_5 ;
  wire \mem_reg[67][3]_srl32__0_n_5 ;
  wire \mem_reg[67][3]_srl32__0_n_6 ;
  wire \mem_reg[67][3]_srl32__1_n_5 ;
  wire \mem_reg[67][3]_srl32_n_5 ;
  wire \mem_reg[67][3]_srl32_n_6 ;
  wire \mem_reg[67][40]_mux_n_5 ;
  wire \mem_reg[67][40]_srl32__0_n_5 ;
  wire \mem_reg[67][40]_srl32__0_n_6 ;
  wire \mem_reg[67][40]_srl32__1_n_5 ;
  wire \mem_reg[67][40]_srl32_n_5 ;
  wire \mem_reg[67][40]_srl32_n_6 ;
  wire \mem_reg[67][41]_mux_n_5 ;
  wire \mem_reg[67][41]_srl32__0_n_5 ;
  wire \mem_reg[67][41]_srl32__0_n_6 ;
  wire \mem_reg[67][41]_srl32__1_n_5 ;
  wire \mem_reg[67][41]_srl32_n_5 ;
  wire \mem_reg[67][41]_srl32_n_6 ;
  wire \mem_reg[67][42]_mux_n_5 ;
  wire \mem_reg[67][42]_srl32__0_n_5 ;
  wire \mem_reg[67][42]_srl32__0_n_6 ;
  wire \mem_reg[67][42]_srl32__1_n_5 ;
  wire \mem_reg[67][42]_srl32_n_5 ;
  wire \mem_reg[67][42]_srl32_n_6 ;
  wire \mem_reg[67][43]_mux_n_5 ;
  wire \mem_reg[67][43]_srl32__0_n_5 ;
  wire \mem_reg[67][43]_srl32__0_n_6 ;
  wire \mem_reg[67][43]_srl32__1_n_5 ;
  wire \mem_reg[67][43]_srl32_n_5 ;
  wire \mem_reg[67][43]_srl32_n_6 ;
  wire \mem_reg[67][44]_mux_n_5 ;
  wire \mem_reg[67][44]_srl32__0_n_5 ;
  wire \mem_reg[67][44]_srl32__0_n_6 ;
  wire \mem_reg[67][44]_srl32__1_n_5 ;
  wire \mem_reg[67][44]_srl32_n_5 ;
  wire \mem_reg[67][44]_srl32_n_6 ;
  wire \mem_reg[67][45]_mux_n_5 ;
  wire \mem_reg[67][45]_srl32__0_n_5 ;
  wire \mem_reg[67][45]_srl32__0_n_6 ;
  wire \mem_reg[67][45]_srl32__1_n_5 ;
  wire \mem_reg[67][45]_srl32_n_5 ;
  wire \mem_reg[67][45]_srl32_n_6 ;
  wire \mem_reg[67][46]_mux_n_5 ;
  wire \mem_reg[67][46]_srl32__0_n_5 ;
  wire \mem_reg[67][46]_srl32__0_n_6 ;
  wire \mem_reg[67][46]_srl32__1_n_5 ;
  wire \mem_reg[67][46]_srl32_n_5 ;
  wire \mem_reg[67][46]_srl32_n_6 ;
  wire \mem_reg[67][47]_mux_n_5 ;
  wire \mem_reg[67][47]_srl32__0_n_5 ;
  wire \mem_reg[67][47]_srl32__0_n_6 ;
  wire \mem_reg[67][47]_srl32__1_n_5 ;
  wire \mem_reg[67][47]_srl32_n_5 ;
  wire \mem_reg[67][47]_srl32_n_6 ;
  wire \mem_reg[67][48]_mux_n_5 ;
  wire \mem_reg[67][48]_srl32__0_n_5 ;
  wire \mem_reg[67][48]_srl32__0_n_6 ;
  wire \mem_reg[67][48]_srl32__1_n_5 ;
  wire \mem_reg[67][48]_srl32_n_5 ;
  wire \mem_reg[67][48]_srl32_n_6 ;
  wire \mem_reg[67][49]_mux_n_5 ;
  wire \mem_reg[67][49]_srl32__0_n_5 ;
  wire \mem_reg[67][49]_srl32__0_n_6 ;
  wire \mem_reg[67][49]_srl32__1_n_5 ;
  wire \mem_reg[67][49]_srl32_n_5 ;
  wire \mem_reg[67][49]_srl32_n_6 ;
  wire \mem_reg[67][4]_mux_n_5 ;
  wire \mem_reg[67][4]_srl32__0_n_5 ;
  wire \mem_reg[67][4]_srl32__0_n_6 ;
  wire \mem_reg[67][4]_srl32__1_n_5 ;
  wire \mem_reg[67][4]_srl32_n_5 ;
  wire \mem_reg[67][4]_srl32_n_6 ;
  wire \mem_reg[67][50]_mux_n_5 ;
  wire \mem_reg[67][50]_srl32__0_n_5 ;
  wire \mem_reg[67][50]_srl32__0_n_6 ;
  wire \mem_reg[67][50]_srl32__1_n_5 ;
  wire \mem_reg[67][50]_srl32_n_5 ;
  wire \mem_reg[67][50]_srl32_n_6 ;
  wire \mem_reg[67][51]_mux_n_5 ;
  wire \mem_reg[67][51]_srl32__0_n_5 ;
  wire \mem_reg[67][51]_srl32__0_n_6 ;
  wire \mem_reg[67][51]_srl32__1_n_5 ;
  wire \mem_reg[67][51]_srl32_n_5 ;
  wire \mem_reg[67][51]_srl32_n_6 ;
  wire \mem_reg[67][52]_mux_n_5 ;
  wire \mem_reg[67][52]_srl32__0_n_5 ;
  wire \mem_reg[67][52]_srl32__0_n_6 ;
  wire \mem_reg[67][52]_srl32__1_n_5 ;
  wire \mem_reg[67][52]_srl32_n_5 ;
  wire \mem_reg[67][52]_srl32_n_6 ;
  wire \mem_reg[67][53]_mux_n_5 ;
  wire \mem_reg[67][53]_srl32__0_n_5 ;
  wire \mem_reg[67][53]_srl32__0_n_6 ;
  wire \mem_reg[67][53]_srl32__1_n_5 ;
  wire \mem_reg[67][53]_srl32_n_5 ;
  wire \mem_reg[67][53]_srl32_n_6 ;
  wire \mem_reg[67][54]_mux_n_5 ;
  wire \mem_reg[67][54]_srl32__0_n_5 ;
  wire \mem_reg[67][54]_srl32__0_n_6 ;
  wire \mem_reg[67][54]_srl32__1_n_5 ;
  wire \mem_reg[67][54]_srl32_n_5 ;
  wire \mem_reg[67][54]_srl32_n_6 ;
  wire \mem_reg[67][55]_mux_n_5 ;
  wire \mem_reg[67][55]_srl32__0_n_5 ;
  wire \mem_reg[67][55]_srl32__0_n_6 ;
  wire \mem_reg[67][55]_srl32__1_n_5 ;
  wire \mem_reg[67][55]_srl32_n_5 ;
  wire \mem_reg[67][55]_srl32_n_6 ;
  wire \mem_reg[67][56]_mux_n_5 ;
  wire \mem_reg[67][56]_srl32__0_n_5 ;
  wire \mem_reg[67][56]_srl32__0_n_6 ;
  wire \mem_reg[67][56]_srl32__1_n_5 ;
  wire \mem_reg[67][56]_srl32_n_5 ;
  wire \mem_reg[67][56]_srl32_n_6 ;
  wire \mem_reg[67][57]_mux_n_5 ;
  wire \mem_reg[67][57]_srl32__0_n_5 ;
  wire \mem_reg[67][57]_srl32__0_n_6 ;
  wire \mem_reg[67][57]_srl32__1_n_5 ;
  wire \mem_reg[67][57]_srl32_n_5 ;
  wire \mem_reg[67][57]_srl32_n_6 ;
  wire \mem_reg[67][58]_mux_n_5 ;
  wire \mem_reg[67][58]_srl32__0_n_5 ;
  wire \mem_reg[67][58]_srl32__0_n_6 ;
  wire \mem_reg[67][58]_srl32__1_n_5 ;
  wire \mem_reg[67][58]_srl32_n_5 ;
  wire \mem_reg[67][58]_srl32_n_6 ;
  wire \mem_reg[67][59]_mux_n_5 ;
  wire \mem_reg[67][59]_srl32__0_n_5 ;
  wire \mem_reg[67][59]_srl32__0_n_6 ;
  wire \mem_reg[67][59]_srl32__1_n_5 ;
  wire \mem_reg[67][59]_srl32_n_5 ;
  wire \mem_reg[67][59]_srl32_n_6 ;
  wire \mem_reg[67][5]_mux_n_5 ;
  wire \mem_reg[67][5]_srl32__0_n_5 ;
  wire \mem_reg[67][5]_srl32__0_n_6 ;
  wire \mem_reg[67][5]_srl32__1_n_5 ;
  wire \mem_reg[67][5]_srl32_n_5 ;
  wire \mem_reg[67][5]_srl32_n_6 ;
  wire \mem_reg[67][60]_mux_n_5 ;
  wire \mem_reg[67][60]_srl32__0_n_5 ;
  wire \mem_reg[67][60]_srl32__0_n_6 ;
  wire \mem_reg[67][60]_srl32__1_n_5 ;
  wire \mem_reg[67][60]_srl32_n_5 ;
  wire \mem_reg[67][60]_srl32_n_6 ;
  wire \mem_reg[67][64]_mux_n_5 ;
  wire \mem_reg[67][64]_srl32__0_n_5 ;
  wire \mem_reg[67][64]_srl32__0_n_6 ;
  wire \mem_reg[67][64]_srl32__1_n_5 ;
  wire \mem_reg[67][64]_srl32_n_5 ;
  wire \mem_reg[67][64]_srl32_n_6 ;
  wire \mem_reg[67][65]_mux_n_5 ;
  wire \mem_reg[67][65]_srl32__0_n_5 ;
  wire \mem_reg[67][65]_srl32__0_n_6 ;
  wire \mem_reg[67][65]_srl32__1_n_5 ;
  wire \mem_reg[67][65]_srl32_n_5 ;
  wire \mem_reg[67][65]_srl32_n_6 ;
  wire \mem_reg[67][66]_mux_n_5 ;
  wire \mem_reg[67][66]_srl32__0_n_5 ;
  wire \mem_reg[67][66]_srl32__0_n_6 ;
  wire \mem_reg[67][66]_srl32__1_n_5 ;
  wire \mem_reg[67][66]_srl32_n_5 ;
  wire \mem_reg[67][66]_srl32_n_6 ;
  wire \mem_reg[67][67]_mux_n_5 ;
  wire \mem_reg[67][67]_srl32__0_n_5 ;
  wire \mem_reg[67][67]_srl32__0_n_6 ;
  wire \mem_reg[67][67]_srl32__1_n_5 ;
  wire \mem_reg[67][67]_srl32_n_5 ;
  wire \mem_reg[67][67]_srl32_n_6 ;
  wire \mem_reg[67][68]_mux_n_5 ;
  wire \mem_reg[67][68]_srl32__0_n_5 ;
  wire \mem_reg[67][68]_srl32__0_n_6 ;
  wire \mem_reg[67][68]_srl32__1_n_5 ;
  wire \mem_reg[67][68]_srl32_n_5 ;
  wire \mem_reg[67][68]_srl32_n_6 ;
  wire \mem_reg[67][69]_mux_n_5 ;
  wire [66:0]\mem_reg[67][69]_srl32__0_0 ;
  wire \mem_reg[67][69]_srl32__0_n_5 ;
  wire \mem_reg[67][69]_srl32__0_n_6 ;
  wire \mem_reg[67][69]_srl32__1_n_5 ;
  wire \mem_reg[67][69]_srl32_n_5 ;
  wire \mem_reg[67][69]_srl32_n_6 ;
  wire \mem_reg[67][6]_mux_n_5 ;
  wire \mem_reg[67][6]_srl32__0_n_5 ;
  wire \mem_reg[67][6]_srl32__0_n_6 ;
  wire \mem_reg[67][6]_srl32__1_n_5 ;
  wire \mem_reg[67][6]_srl32_n_5 ;
  wire \mem_reg[67][6]_srl32_n_6 ;
  wire \mem_reg[67][7]_mux_n_5 ;
  wire \mem_reg[67][7]_srl32__0_n_5 ;
  wire \mem_reg[67][7]_srl32__0_n_6 ;
  wire \mem_reg[67][7]_srl32__1_n_5 ;
  wire \mem_reg[67][7]_srl32_n_5 ;
  wire \mem_reg[67][7]_srl32_n_6 ;
  wire \mem_reg[67][8]_mux_n_5 ;
  wire \mem_reg[67][8]_srl32__0_n_5 ;
  wire \mem_reg[67][8]_srl32__0_n_6 ;
  wire \mem_reg[67][8]_srl32__1_n_5 ;
  wire \mem_reg[67][8]_srl32_n_5 ;
  wire \mem_reg[67][8]_srl32_n_6 ;
  wire \mem_reg[67][9]_mux_n_5 ;
  wire \mem_reg[67][9]_srl32__0_n_5 ;
  wire \mem_reg[67][9]_srl32__0_n_6 ;
  wire \mem_reg[67][9]_srl32__1_n_5 ;
  wire \mem_reg[67][9]_srl32_n_5 ;
  wire \mem_reg[67][9]_srl32_n_6 ;
  wire pop;
  wire push;
  wire push_0;
  wire tmp_valid_reg;
  wire valid_length;
  wire wrsp_ready;
  wire \NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[0]_i_1 
       (.I0(\mem_reg[67][0]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][0]_mux_n_5 ),
        .O(\dout[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[10]_i_1 
       (.I0(\mem_reg[67][10]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][10]_mux_n_5 ),
        .O(\dout[10]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[11]_i_1 
       (.I0(\mem_reg[67][11]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][11]_mux_n_5 ),
        .O(\dout[11]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[12]_i_1 
       (.I0(\mem_reg[67][12]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][12]_mux_n_5 ),
        .O(\dout[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[13]_i_1 
       (.I0(\mem_reg[67][13]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][13]_mux_n_5 ),
        .O(\dout[13]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[14]_i_1 
       (.I0(\mem_reg[67][14]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][14]_mux_n_5 ),
        .O(\dout[14]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[15]_i_1 
       (.I0(\mem_reg[67][15]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][15]_mux_n_5 ),
        .O(\dout[15]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[16]_i_1 
       (.I0(\mem_reg[67][16]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][16]_mux_n_5 ),
        .O(\dout[16]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[17]_i_1 
       (.I0(\mem_reg[67][17]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][17]_mux_n_5 ),
        .O(\dout[17]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[18]_i_1 
       (.I0(\mem_reg[67][18]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][18]_mux_n_5 ),
        .O(\dout[18]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[19]_i_1 
       (.I0(\mem_reg[67][19]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][19]_mux_n_5 ),
        .O(\dout[19]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[1]_i_1 
       (.I0(\mem_reg[67][1]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][1]_mux_n_5 ),
        .O(\dout[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[20]_i_1 
       (.I0(\mem_reg[67][20]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][20]_mux_n_5 ),
        .O(\dout[20]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[21]_i_1 
       (.I0(\mem_reg[67][21]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][21]_mux_n_5 ),
        .O(\dout[21]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[22]_i_1 
       (.I0(\mem_reg[67][22]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][22]_mux_n_5 ),
        .O(\dout[22]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[23]_i_1 
       (.I0(\mem_reg[67][23]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][23]_mux_n_5 ),
        .O(\dout[23]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[24]_i_1 
       (.I0(\mem_reg[67][24]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][24]_mux_n_5 ),
        .O(\dout[24]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[25]_i_1 
       (.I0(\mem_reg[67][25]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][25]_mux_n_5 ),
        .O(\dout[25]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[26]_i_1 
       (.I0(\mem_reg[67][26]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][26]_mux_n_5 ),
        .O(\dout[26]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[27]_i_1 
       (.I0(\mem_reg[67][27]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][27]_mux_n_5 ),
        .O(\dout[27]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[28]_i_1 
       (.I0(\mem_reg[67][28]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][28]_mux_n_5 ),
        .O(\dout[28]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[29]_i_1 
       (.I0(\mem_reg[67][29]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][29]_mux_n_5 ),
        .O(\dout[29]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[2]_i_1 
       (.I0(\mem_reg[67][2]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][2]_mux_n_5 ),
        .O(\dout[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[30]_i_1 
       (.I0(\mem_reg[67][30]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][30]_mux_n_5 ),
        .O(\dout[30]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[31]_i_1 
       (.I0(\mem_reg[67][31]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][31]_mux_n_5 ),
        .O(\dout[31]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[32]_i_1 
       (.I0(\mem_reg[67][32]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][32]_mux_n_5 ),
        .O(\dout[32]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[33]_i_1 
       (.I0(\mem_reg[67][33]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][33]_mux_n_5 ),
        .O(\dout[33]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[34]_i_1 
       (.I0(\mem_reg[67][34]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][34]_mux_n_5 ),
        .O(\dout[34]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[35]_i_1 
       (.I0(\mem_reg[67][35]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][35]_mux_n_5 ),
        .O(\dout[35]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[36]_i_1 
       (.I0(\mem_reg[67][36]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][36]_mux_n_5 ),
        .O(\dout[36]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[37]_i_1 
       (.I0(\mem_reg[67][37]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][37]_mux_n_5 ),
        .O(\dout[37]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[38]_i_1 
       (.I0(\mem_reg[67][38]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][38]_mux_n_5 ),
        .O(\dout[38]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[39]_i_1 
       (.I0(\mem_reg[67][39]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][39]_mux_n_5 ),
        .O(\dout[39]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[3]_i_1 
       (.I0(\mem_reg[67][3]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][3]_mux_n_5 ),
        .O(\dout[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[40]_i_1 
       (.I0(\mem_reg[67][40]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][40]_mux_n_5 ),
        .O(\dout[40]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[41]_i_1 
       (.I0(\mem_reg[67][41]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][41]_mux_n_5 ),
        .O(\dout[41]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[42]_i_1 
       (.I0(\mem_reg[67][42]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][42]_mux_n_5 ),
        .O(\dout[42]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[43]_i_1 
       (.I0(\mem_reg[67][43]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][43]_mux_n_5 ),
        .O(\dout[43]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[44]_i_1 
       (.I0(\mem_reg[67][44]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][44]_mux_n_5 ),
        .O(\dout[44]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[45]_i_1 
       (.I0(\mem_reg[67][45]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][45]_mux_n_5 ),
        .O(\dout[45]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[46]_i_1 
       (.I0(\mem_reg[67][46]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][46]_mux_n_5 ),
        .O(\dout[46]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[47]_i_1 
       (.I0(\mem_reg[67][47]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][47]_mux_n_5 ),
        .O(\dout[47]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[48]_i_1 
       (.I0(\mem_reg[67][48]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][48]_mux_n_5 ),
        .O(\dout[48]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[49]_i_1 
       (.I0(\mem_reg[67][49]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][49]_mux_n_5 ),
        .O(\dout[49]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[4]_i_1 
       (.I0(\mem_reg[67][4]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][4]_mux_n_5 ),
        .O(\dout[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[50]_i_1 
       (.I0(\mem_reg[67][50]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][50]_mux_n_5 ),
        .O(\dout[50]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[51]_i_1 
       (.I0(\mem_reg[67][51]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][51]_mux_n_5 ),
        .O(\dout[51]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[52]_i_1 
       (.I0(\mem_reg[67][52]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][52]_mux_n_5 ),
        .O(\dout[52]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[53]_i_1 
       (.I0(\mem_reg[67][53]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][53]_mux_n_5 ),
        .O(\dout[53]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[54]_i_1 
       (.I0(\mem_reg[67][54]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][54]_mux_n_5 ),
        .O(\dout[54]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[55]_i_1 
       (.I0(\mem_reg[67][55]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][55]_mux_n_5 ),
        .O(\dout[55]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[56]_i_1 
       (.I0(\mem_reg[67][56]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][56]_mux_n_5 ),
        .O(\dout[56]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[57]_i_1 
       (.I0(\mem_reg[67][57]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][57]_mux_n_5 ),
        .O(\dout[57]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[58]_i_1 
       (.I0(\mem_reg[67][58]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][58]_mux_n_5 ),
        .O(\dout[58]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[59]_i_1 
       (.I0(\mem_reg[67][59]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][59]_mux_n_5 ),
        .O(\dout[59]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[5]_i_1 
       (.I0(\mem_reg[67][5]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][5]_mux_n_5 ),
        .O(\dout[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[60]_i_1 
       (.I0(\mem_reg[67][60]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][60]_mux_n_5 ),
        .O(\dout[60]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[64]_i_1 
       (.I0(\mem_reg[67][64]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][64]_mux_n_5 ),
        .O(\dout[64]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[65]_i_1 
       (.I0(\mem_reg[67][65]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][65]_mux_n_5 ),
        .O(\dout[65]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[66]_i_1 
       (.I0(\mem_reg[67][66]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][66]_mux_n_5 ),
        .O(\dout[66]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[67]_i_1 
       (.I0(\mem_reg[67][67]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][67]_mux_n_5 ),
        .O(\dout[67]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[68]_i_1 
       (.I0(\mem_reg[67][68]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][68]_mux_n_5 ),
        .O(\dout[68]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[69]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[69]_i_2 
       (.I0(\mem_reg[67][69]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][69]_mux_n_5 ),
        .O(\dout[69]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[6]_i_1 
       (.I0(\mem_reg[67][6]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][6]_mux_n_5 ),
        .O(\dout[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[7]_i_1 
       (.I0(\mem_reg[67][7]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][7]_mux_n_5 ),
        .O(\dout[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[8]_i_1 
       (.I0(\mem_reg[67][8]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][8]_mux_n_5 ),
        .O(\dout[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \dout[9]_i_1 
       (.I0(\mem_reg[67][9]_srl32__1_n_5 ),
        .I1(addr[5]),
        .I2(Q),
        .I3(\mem_reg[67][9]_mux_n_5 ),
        .O(\dout[9]_i_1_n_5 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[0]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[10]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[11]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[12]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[13]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[14]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[15]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[16]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[17]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[18]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[19]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[1]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[20]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[21]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[22]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[23]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[24]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[25]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[26]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[27]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[28]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[29]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[2]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[30]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[31]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[32]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[33]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[34]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[35]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[36]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[37]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[38]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[39]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[3]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[40]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[41]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[42]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[43]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[44]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[45]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[46]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[47]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[48]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[49]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[4]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[50]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[51]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[52]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[53]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[54]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[55]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[56]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[57]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[58]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[59]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[5]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[60]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[64]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[65]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[66]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[67]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[68]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[69]_i_2_n_5 ),
        .Q(\dout_reg[69]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[6]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[7]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[8]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[9]_i_1_n_5 ),
        .Q(\dout_reg[69]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[30][0]_srl31_i_1 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_ready),
        .O(push_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[30][0]_srl31_i_2 
       (.I0(\dout_reg[69]_0 [66]),
        .I1(\dout_reg[69]_0 [65]),
        .I2(\dout_reg[69]_0 [64]),
        .I3(\dout_reg[69]_0 [63]),
        .I4(\dout_reg[69]_0 [61]),
        .I5(\dout_reg[69]_0 [62]),
        .O(valid_length));
  MUXF7 \mem_reg[67][0]_mux 
       (.I0(\mem_reg[67][0]_srl32_n_5 ),
        .I1(\mem_reg[67][0]_srl32__0_n_5 ),
        .O(\mem_reg[67][0]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [0]),
        .Q(\mem_reg[67][0]_srl32_n_5 ),
        .Q31(\mem_reg[67][0]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32_n_6 ),
        .Q(\mem_reg[67][0]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][0]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][0]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][0]_srl32__0_n_6 ),
        .Q(\mem_reg[67][0]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][0]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][10]_mux 
       (.I0(\mem_reg[67][10]_srl32_n_5 ),
        .I1(\mem_reg[67][10]_srl32__0_n_5 ),
        .O(\mem_reg[67][10]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [10]),
        .Q(\mem_reg[67][10]_srl32_n_5 ),
        .Q31(\mem_reg[67][10]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32_n_6 ),
        .Q(\mem_reg[67][10]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][10]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][10]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][10]_srl32__0_n_6 ),
        .Q(\mem_reg[67][10]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][10]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][11]_mux 
       (.I0(\mem_reg[67][11]_srl32_n_5 ),
        .I1(\mem_reg[67][11]_srl32__0_n_5 ),
        .O(\mem_reg[67][11]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [11]),
        .Q(\mem_reg[67][11]_srl32_n_5 ),
        .Q31(\mem_reg[67][11]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32_n_6 ),
        .Q(\mem_reg[67][11]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][11]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][11]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][11]_srl32__0_n_6 ),
        .Q(\mem_reg[67][11]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][11]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][12]_mux 
       (.I0(\mem_reg[67][12]_srl32_n_5 ),
        .I1(\mem_reg[67][12]_srl32__0_n_5 ),
        .O(\mem_reg[67][12]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [12]),
        .Q(\mem_reg[67][12]_srl32_n_5 ),
        .Q31(\mem_reg[67][12]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32_n_6 ),
        .Q(\mem_reg[67][12]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][12]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][12]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][12]_srl32__0_n_6 ),
        .Q(\mem_reg[67][12]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][12]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][13]_mux 
       (.I0(\mem_reg[67][13]_srl32_n_5 ),
        .I1(\mem_reg[67][13]_srl32__0_n_5 ),
        .O(\mem_reg[67][13]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [13]),
        .Q(\mem_reg[67][13]_srl32_n_5 ),
        .Q31(\mem_reg[67][13]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32_n_6 ),
        .Q(\mem_reg[67][13]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][13]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][13]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][13]_srl32__0_n_6 ),
        .Q(\mem_reg[67][13]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][13]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][14]_mux 
       (.I0(\mem_reg[67][14]_srl32_n_5 ),
        .I1(\mem_reg[67][14]_srl32__0_n_5 ),
        .O(\mem_reg[67][14]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [14]),
        .Q(\mem_reg[67][14]_srl32_n_5 ),
        .Q31(\mem_reg[67][14]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32_n_6 ),
        .Q(\mem_reg[67][14]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][14]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][14]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][14]_srl32__0_n_6 ),
        .Q(\mem_reg[67][14]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][14]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][15]_mux 
       (.I0(\mem_reg[67][15]_srl32_n_5 ),
        .I1(\mem_reg[67][15]_srl32__0_n_5 ),
        .O(\mem_reg[67][15]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [15]),
        .Q(\mem_reg[67][15]_srl32_n_5 ),
        .Q31(\mem_reg[67][15]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32_n_6 ),
        .Q(\mem_reg[67][15]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][15]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][15]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][15]_srl32__0_n_6 ),
        .Q(\mem_reg[67][15]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][15]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][16]_mux 
       (.I0(\mem_reg[67][16]_srl32_n_5 ),
        .I1(\mem_reg[67][16]_srl32__0_n_5 ),
        .O(\mem_reg[67][16]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [16]),
        .Q(\mem_reg[67][16]_srl32_n_5 ),
        .Q31(\mem_reg[67][16]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32_n_6 ),
        .Q(\mem_reg[67][16]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][16]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][16]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][16]_srl32__0_n_6 ),
        .Q(\mem_reg[67][16]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][16]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][17]_mux 
       (.I0(\mem_reg[67][17]_srl32_n_5 ),
        .I1(\mem_reg[67][17]_srl32__0_n_5 ),
        .O(\mem_reg[67][17]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [17]),
        .Q(\mem_reg[67][17]_srl32_n_5 ),
        .Q31(\mem_reg[67][17]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32_n_6 ),
        .Q(\mem_reg[67][17]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][17]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][17]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][17]_srl32__0_n_6 ),
        .Q(\mem_reg[67][17]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][17]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][18]_mux 
       (.I0(\mem_reg[67][18]_srl32_n_5 ),
        .I1(\mem_reg[67][18]_srl32__0_n_5 ),
        .O(\mem_reg[67][18]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [18]),
        .Q(\mem_reg[67][18]_srl32_n_5 ),
        .Q31(\mem_reg[67][18]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32_n_6 ),
        .Q(\mem_reg[67][18]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][18]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][18]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][18]_srl32__0_n_6 ),
        .Q(\mem_reg[67][18]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][18]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][19]_mux 
       (.I0(\mem_reg[67][19]_srl32_n_5 ),
        .I1(\mem_reg[67][19]_srl32__0_n_5 ),
        .O(\mem_reg[67][19]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [19]),
        .Q(\mem_reg[67][19]_srl32_n_5 ),
        .Q31(\mem_reg[67][19]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32_n_6 ),
        .Q(\mem_reg[67][19]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][19]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][19]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][19]_srl32__0_n_6 ),
        .Q(\mem_reg[67][19]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][19]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][1]_mux 
       (.I0(\mem_reg[67][1]_srl32_n_5 ),
        .I1(\mem_reg[67][1]_srl32__0_n_5 ),
        .O(\mem_reg[67][1]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [1]),
        .Q(\mem_reg[67][1]_srl32_n_5 ),
        .Q31(\mem_reg[67][1]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32_n_6 ),
        .Q(\mem_reg[67][1]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][1]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][1]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][1]_srl32__0_n_6 ),
        .Q(\mem_reg[67][1]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][1]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][20]_mux 
       (.I0(\mem_reg[67][20]_srl32_n_5 ),
        .I1(\mem_reg[67][20]_srl32__0_n_5 ),
        .O(\mem_reg[67][20]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [20]),
        .Q(\mem_reg[67][20]_srl32_n_5 ),
        .Q31(\mem_reg[67][20]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32_n_6 ),
        .Q(\mem_reg[67][20]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][20]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][20]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][20]_srl32__0_n_6 ),
        .Q(\mem_reg[67][20]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][20]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][21]_mux 
       (.I0(\mem_reg[67][21]_srl32_n_5 ),
        .I1(\mem_reg[67][21]_srl32__0_n_5 ),
        .O(\mem_reg[67][21]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [21]),
        .Q(\mem_reg[67][21]_srl32_n_5 ),
        .Q31(\mem_reg[67][21]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32_n_6 ),
        .Q(\mem_reg[67][21]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][21]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][21]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][21]_srl32__0_n_6 ),
        .Q(\mem_reg[67][21]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][21]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][22]_mux 
       (.I0(\mem_reg[67][22]_srl32_n_5 ),
        .I1(\mem_reg[67][22]_srl32__0_n_5 ),
        .O(\mem_reg[67][22]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [22]),
        .Q(\mem_reg[67][22]_srl32_n_5 ),
        .Q31(\mem_reg[67][22]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32_n_6 ),
        .Q(\mem_reg[67][22]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][22]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][22]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][22]_srl32__0_n_6 ),
        .Q(\mem_reg[67][22]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][22]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][23]_mux 
       (.I0(\mem_reg[67][23]_srl32_n_5 ),
        .I1(\mem_reg[67][23]_srl32__0_n_5 ),
        .O(\mem_reg[67][23]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [23]),
        .Q(\mem_reg[67][23]_srl32_n_5 ),
        .Q31(\mem_reg[67][23]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32_n_6 ),
        .Q(\mem_reg[67][23]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][23]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][23]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][23]_srl32__0_n_6 ),
        .Q(\mem_reg[67][23]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][23]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][24]_mux 
       (.I0(\mem_reg[67][24]_srl32_n_5 ),
        .I1(\mem_reg[67][24]_srl32__0_n_5 ),
        .O(\mem_reg[67][24]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [24]),
        .Q(\mem_reg[67][24]_srl32_n_5 ),
        .Q31(\mem_reg[67][24]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32_n_6 ),
        .Q(\mem_reg[67][24]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][24]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][24]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][24]_srl32__0_n_6 ),
        .Q(\mem_reg[67][24]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][24]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][25]_mux 
       (.I0(\mem_reg[67][25]_srl32_n_5 ),
        .I1(\mem_reg[67][25]_srl32__0_n_5 ),
        .O(\mem_reg[67][25]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [25]),
        .Q(\mem_reg[67][25]_srl32_n_5 ),
        .Q31(\mem_reg[67][25]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32_n_6 ),
        .Q(\mem_reg[67][25]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][25]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][25]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][25]_srl32__0_n_6 ),
        .Q(\mem_reg[67][25]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][25]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][26]_mux 
       (.I0(\mem_reg[67][26]_srl32_n_5 ),
        .I1(\mem_reg[67][26]_srl32__0_n_5 ),
        .O(\mem_reg[67][26]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [26]),
        .Q(\mem_reg[67][26]_srl32_n_5 ),
        .Q31(\mem_reg[67][26]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32_n_6 ),
        .Q(\mem_reg[67][26]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][26]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][26]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][26]_srl32__0_n_6 ),
        .Q(\mem_reg[67][26]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][26]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][27]_mux 
       (.I0(\mem_reg[67][27]_srl32_n_5 ),
        .I1(\mem_reg[67][27]_srl32__0_n_5 ),
        .O(\mem_reg[67][27]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [27]),
        .Q(\mem_reg[67][27]_srl32_n_5 ),
        .Q31(\mem_reg[67][27]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32_n_6 ),
        .Q(\mem_reg[67][27]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][27]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][27]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][27]_srl32__0_n_6 ),
        .Q(\mem_reg[67][27]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][27]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][28]_mux 
       (.I0(\mem_reg[67][28]_srl32_n_5 ),
        .I1(\mem_reg[67][28]_srl32__0_n_5 ),
        .O(\mem_reg[67][28]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [28]),
        .Q(\mem_reg[67][28]_srl32_n_5 ),
        .Q31(\mem_reg[67][28]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32_n_6 ),
        .Q(\mem_reg[67][28]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][28]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][28]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][28]_srl32__0_n_6 ),
        .Q(\mem_reg[67][28]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][28]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][29]_mux 
       (.I0(\mem_reg[67][29]_srl32_n_5 ),
        .I1(\mem_reg[67][29]_srl32__0_n_5 ),
        .O(\mem_reg[67][29]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [29]),
        .Q(\mem_reg[67][29]_srl32_n_5 ),
        .Q31(\mem_reg[67][29]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32_n_6 ),
        .Q(\mem_reg[67][29]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][29]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][29]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][29]_srl32__0_n_6 ),
        .Q(\mem_reg[67][29]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][29]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][2]_mux 
       (.I0(\mem_reg[67][2]_srl32_n_5 ),
        .I1(\mem_reg[67][2]_srl32__0_n_5 ),
        .O(\mem_reg[67][2]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [2]),
        .Q(\mem_reg[67][2]_srl32_n_5 ),
        .Q31(\mem_reg[67][2]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32_n_6 ),
        .Q(\mem_reg[67][2]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][2]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][2]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][2]_srl32__0_n_6 ),
        .Q(\mem_reg[67][2]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][2]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][30]_mux 
       (.I0(\mem_reg[67][30]_srl32_n_5 ),
        .I1(\mem_reg[67][30]_srl32__0_n_5 ),
        .O(\mem_reg[67][30]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [30]),
        .Q(\mem_reg[67][30]_srl32_n_5 ),
        .Q31(\mem_reg[67][30]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32_n_6 ),
        .Q(\mem_reg[67][30]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][30]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][30]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][30]_srl32__0_n_6 ),
        .Q(\mem_reg[67][30]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][30]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][31]_mux 
       (.I0(\mem_reg[67][31]_srl32_n_5 ),
        .I1(\mem_reg[67][31]_srl32__0_n_5 ),
        .O(\mem_reg[67][31]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [31]),
        .Q(\mem_reg[67][31]_srl32_n_5 ),
        .Q31(\mem_reg[67][31]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32_n_6 ),
        .Q(\mem_reg[67][31]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][31]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][31]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][31]_srl32__0_n_6 ),
        .Q(\mem_reg[67][31]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][31]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][32]_mux 
       (.I0(\mem_reg[67][32]_srl32_n_5 ),
        .I1(\mem_reg[67][32]_srl32__0_n_5 ),
        .O(\mem_reg[67][32]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [32]),
        .Q(\mem_reg[67][32]_srl32_n_5 ),
        .Q31(\mem_reg[67][32]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32_n_6 ),
        .Q(\mem_reg[67][32]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][32]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][32]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][32]_srl32__0_n_6 ),
        .Q(\mem_reg[67][32]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][32]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][33]_mux 
       (.I0(\mem_reg[67][33]_srl32_n_5 ),
        .I1(\mem_reg[67][33]_srl32__0_n_5 ),
        .O(\mem_reg[67][33]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [33]),
        .Q(\mem_reg[67][33]_srl32_n_5 ),
        .Q31(\mem_reg[67][33]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32_n_6 ),
        .Q(\mem_reg[67][33]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][33]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][33]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][33]_srl32__0_n_6 ),
        .Q(\mem_reg[67][33]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][33]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][34]_mux 
       (.I0(\mem_reg[67][34]_srl32_n_5 ),
        .I1(\mem_reg[67][34]_srl32__0_n_5 ),
        .O(\mem_reg[67][34]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [34]),
        .Q(\mem_reg[67][34]_srl32_n_5 ),
        .Q31(\mem_reg[67][34]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32_n_6 ),
        .Q(\mem_reg[67][34]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][34]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][34]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][34]_srl32__0_n_6 ),
        .Q(\mem_reg[67][34]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][34]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][35]_mux 
       (.I0(\mem_reg[67][35]_srl32_n_5 ),
        .I1(\mem_reg[67][35]_srl32__0_n_5 ),
        .O(\mem_reg[67][35]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [35]),
        .Q(\mem_reg[67][35]_srl32_n_5 ),
        .Q31(\mem_reg[67][35]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32_n_6 ),
        .Q(\mem_reg[67][35]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][35]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][35]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][35]_srl32__0_n_6 ),
        .Q(\mem_reg[67][35]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][35]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][36]_mux 
       (.I0(\mem_reg[67][36]_srl32_n_5 ),
        .I1(\mem_reg[67][36]_srl32__0_n_5 ),
        .O(\mem_reg[67][36]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [36]),
        .Q(\mem_reg[67][36]_srl32_n_5 ),
        .Q31(\mem_reg[67][36]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32_n_6 ),
        .Q(\mem_reg[67][36]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][36]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][36]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][36]_srl32__0_n_6 ),
        .Q(\mem_reg[67][36]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][36]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][37]_mux 
       (.I0(\mem_reg[67][37]_srl32_n_5 ),
        .I1(\mem_reg[67][37]_srl32__0_n_5 ),
        .O(\mem_reg[67][37]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [37]),
        .Q(\mem_reg[67][37]_srl32_n_5 ),
        .Q31(\mem_reg[67][37]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32_n_6 ),
        .Q(\mem_reg[67][37]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][37]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][37]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][37]_srl32__0_n_6 ),
        .Q(\mem_reg[67][37]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][37]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][38]_mux 
       (.I0(\mem_reg[67][38]_srl32_n_5 ),
        .I1(\mem_reg[67][38]_srl32__0_n_5 ),
        .O(\mem_reg[67][38]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [38]),
        .Q(\mem_reg[67][38]_srl32_n_5 ),
        .Q31(\mem_reg[67][38]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32_n_6 ),
        .Q(\mem_reg[67][38]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][38]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][38]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][38]_srl32__0_n_6 ),
        .Q(\mem_reg[67][38]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][38]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][39]_mux 
       (.I0(\mem_reg[67][39]_srl32_n_5 ),
        .I1(\mem_reg[67][39]_srl32__0_n_5 ),
        .O(\mem_reg[67][39]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [39]),
        .Q(\mem_reg[67][39]_srl32_n_5 ),
        .Q31(\mem_reg[67][39]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32_n_6 ),
        .Q(\mem_reg[67][39]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][39]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][39]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][39]_srl32__0_n_6 ),
        .Q(\mem_reg[67][39]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][39]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][3]_mux 
       (.I0(\mem_reg[67][3]_srl32_n_5 ),
        .I1(\mem_reg[67][3]_srl32__0_n_5 ),
        .O(\mem_reg[67][3]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [3]),
        .Q(\mem_reg[67][3]_srl32_n_5 ),
        .Q31(\mem_reg[67][3]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32_n_6 ),
        .Q(\mem_reg[67][3]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][3]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][3]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][3]_srl32__0_n_6 ),
        .Q(\mem_reg[67][3]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][3]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][40]_mux 
       (.I0(\mem_reg[67][40]_srl32_n_5 ),
        .I1(\mem_reg[67][40]_srl32__0_n_5 ),
        .O(\mem_reg[67][40]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [40]),
        .Q(\mem_reg[67][40]_srl32_n_5 ),
        .Q31(\mem_reg[67][40]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32_n_6 ),
        .Q(\mem_reg[67][40]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][40]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][40]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][40]_srl32__0_n_6 ),
        .Q(\mem_reg[67][40]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][40]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][41]_mux 
       (.I0(\mem_reg[67][41]_srl32_n_5 ),
        .I1(\mem_reg[67][41]_srl32__0_n_5 ),
        .O(\mem_reg[67][41]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [41]),
        .Q(\mem_reg[67][41]_srl32_n_5 ),
        .Q31(\mem_reg[67][41]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32_n_6 ),
        .Q(\mem_reg[67][41]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][41]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][41]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][41]_srl32__0_n_6 ),
        .Q(\mem_reg[67][41]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][41]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][42]_mux 
       (.I0(\mem_reg[67][42]_srl32_n_5 ),
        .I1(\mem_reg[67][42]_srl32__0_n_5 ),
        .O(\mem_reg[67][42]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [42]),
        .Q(\mem_reg[67][42]_srl32_n_5 ),
        .Q31(\mem_reg[67][42]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32_n_6 ),
        .Q(\mem_reg[67][42]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][42]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][42]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][42]_srl32__0_n_6 ),
        .Q(\mem_reg[67][42]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][42]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][43]_mux 
       (.I0(\mem_reg[67][43]_srl32_n_5 ),
        .I1(\mem_reg[67][43]_srl32__0_n_5 ),
        .O(\mem_reg[67][43]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [43]),
        .Q(\mem_reg[67][43]_srl32_n_5 ),
        .Q31(\mem_reg[67][43]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32_n_6 ),
        .Q(\mem_reg[67][43]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][43]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][43]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][43]_srl32__0_n_6 ),
        .Q(\mem_reg[67][43]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][43]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][44]_mux 
       (.I0(\mem_reg[67][44]_srl32_n_5 ),
        .I1(\mem_reg[67][44]_srl32__0_n_5 ),
        .O(\mem_reg[67][44]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [44]),
        .Q(\mem_reg[67][44]_srl32_n_5 ),
        .Q31(\mem_reg[67][44]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32_n_6 ),
        .Q(\mem_reg[67][44]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][44]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][44]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][44]_srl32__0_n_6 ),
        .Q(\mem_reg[67][44]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][44]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][45]_mux 
       (.I0(\mem_reg[67][45]_srl32_n_5 ),
        .I1(\mem_reg[67][45]_srl32__0_n_5 ),
        .O(\mem_reg[67][45]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [45]),
        .Q(\mem_reg[67][45]_srl32_n_5 ),
        .Q31(\mem_reg[67][45]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32_n_6 ),
        .Q(\mem_reg[67][45]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][45]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][45]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][45]_srl32__0_n_6 ),
        .Q(\mem_reg[67][45]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][45]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][46]_mux 
       (.I0(\mem_reg[67][46]_srl32_n_5 ),
        .I1(\mem_reg[67][46]_srl32__0_n_5 ),
        .O(\mem_reg[67][46]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [46]),
        .Q(\mem_reg[67][46]_srl32_n_5 ),
        .Q31(\mem_reg[67][46]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32_n_6 ),
        .Q(\mem_reg[67][46]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][46]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][46]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][46]_srl32__0_n_6 ),
        .Q(\mem_reg[67][46]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][46]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][47]_mux 
       (.I0(\mem_reg[67][47]_srl32_n_5 ),
        .I1(\mem_reg[67][47]_srl32__0_n_5 ),
        .O(\mem_reg[67][47]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [47]),
        .Q(\mem_reg[67][47]_srl32_n_5 ),
        .Q31(\mem_reg[67][47]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32_n_6 ),
        .Q(\mem_reg[67][47]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][47]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][47]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][47]_srl32__0_n_6 ),
        .Q(\mem_reg[67][47]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][47]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][48]_mux 
       (.I0(\mem_reg[67][48]_srl32_n_5 ),
        .I1(\mem_reg[67][48]_srl32__0_n_5 ),
        .O(\mem_reg[67][48]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [48]),
        .Q(\mem_reg[67][48]_srl32_n_5 ),
        .Q31(\mem_reg[67][48]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32_n_6 ),
        .Q(\mem_reg[67][48]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][48]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][48]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][48]_srl32__0_n_6 ),
        .Q(\mem_reg[67][48]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][48]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][49]_mux 
       (.I0(\mem_reg[67][49]_srl32_n_5 ),
        .I1(\mem_reg[67][49]_srl32__0_n_5 ),
        .O(\mem_reg[67][49]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [49]),
        .Q(\mem_reg[67][49]_srl32_n_5 ),
        .Q31(\mem_reg[67][49]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32_n_6 ),
        .Q(\mem_reg[67][49]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][49]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][49]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][49]_srl32__0_n_6 ),
        .Q(\mem_reg[67][49]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][49]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][4]_mux 
       (.I0(\mem_reg[67][4]_srl32_n_5 ),
        .I1(\mem_reg[67][4]_srl32__0_n_5 ),
        .O(\mem_reg[67][4]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [4]),
        .Q(\mem_reg[67][4]_srl32_n_5 ),
        .Q31(\mem_reg[67][4]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32_n_6 ),
        .Q(\mem_reg[67][4]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][4]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][4]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][4]_srl32__0_n_6 ),
        .Q(\mem_reg[67][4]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][4]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][50]_mux 
       (.I0(\mem_reg[67][50]_srl32_n_5 ),
        .I1(\mem_reg[67][50]_srl32__0_n_5 ),
        .O(\mem_reg[67][50]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [50]),
        .Q(\mem_reg[67][50]_srl32_n_5 ),
        .Q31(\mem_reg[67][50]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32_n_6 ),
        .Q(\mem_reg[67][50]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][50]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][50]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][50]_srl32__0_n_6 ),
        .Q(\mem_reg[67][50]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][50]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][51]_mux 
       (.I0(\mem_reg[67][51]_srl32_n_5 ),
        .I1(\mem_reg[67][51]_srl32__0_n_5 ),
        .O(\mem_reg[67][51]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [51]),
        .Q(\mem_reg[67][51]_srl32_n_5 ),
        .Q31(\mem_reg[67][51]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32_n_6 ),
        .Q(\mem_reg[67][51]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][51]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][51]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][51]_srl32__0_n_6 ),
        .Q(\mem_reg[67][51]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][51]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][52]_mux 
       (.I0(\mem_reg[67][52]_srl32_n_5 ),
        .I1(\mem_reg[67][52]_srl32__0_n_5 ),
        .O(\mem_reg[67][52]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [52]),
        .Q(\mem_reg[67][52]_srl32_n_5 ),
        .Q31(\mem_reg[67][52]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32_n_6 ),
        .Q(\mem_reg[67][52]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][52]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][52]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][52]_srl32__0_n_6 ),
        .Q(\mem_reg[67][52]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][52]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][53]_mux 
       (.I0(\mem_reg[67][53]_srl32_n_5 ),
        .I1(\mem_reg[67][53]_srl32__0_n_5 ),
        .O(\mem_reg[67][53]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [53]),
        .Q(\mem_reg[67][53]_srl32_n_5 ),
        .Q31(\mem_reg[67][53]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32_n_6 ),
        .Q(\mem_reg[67][53]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][53]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][53]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][53]_srl32__0_n_6 ),
        .Q(\mem_reg[67][53]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][53]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][54]_mux 
       (.I0(\mem_reg[67][54]_srl32_n_5 ),
        .I1(\mem_reg[67][54]_srl32__0_n_5 ),
        .O(\mem_reg[67][54]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [54]),
        .Q(\mem_reg[67][54]_srl32_n_5 ),
        .Q31(\mem_reg[67][54]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32_n_6 ),
        .Q(\mem_reg[67][54]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][54]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][54]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][54]_srl32__0_n_6 ),
        .Q(\mem_reg[67][54]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][54]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][55]_mux 
       (.I0(\mem_reg[67][55]_srl32_n_5 ),
        .I1(\mem_reg[67][55]_srl32__0_n_5 ),
        .O(\mem_reg[67][55]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [55]),
        .Q(\mem_reg[67][55]_srl32_n_5 ),
        .Q31(\mem_reg[67][55]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32_n_6 ),
        .Q(\mem_reg[67][55]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][55]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][55]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][55]_srl32__0_n_6 ),
        .Q(\mem_reg[67][55]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][55]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][56]_mux 
       (.I0(\mem_reg[67][56]_srl32_n_5 ),
        .I1(\mem_reg[67][56]_srl32__0_n_5 ),
        .O(\mem_reg[67][56]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [56]),
        .Q(\mem_reg[67][56]_srl32_n_5 ),
        .Q31(\mem_reg[67][56]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32_n_6 ),
        .Q(\mem_reg[67][56]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][56]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][56]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][56]_srl32__0_n_6 ),
        .Q(\mem_reg[67][56]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][56]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][57]_mux 
       (.I0(\mem_reg[67][57]_srl32_n_5 ),
        .I1(\mem_reg[67][57]_srl32__0_n_5 ),
        .O(\mem_reg[67][57]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [57]),
        .Q(\mem_reg[67][57]_srl32_n_5 ),
        .Q31(\mem_reg[67][57]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32_n_6 ),
        .Q(\mem_reg[67][57]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][57]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][57]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][57]_srl32__0_n_6 ),
        .Q(\mem_reg[67][57]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][57]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][58]_mux 
       (.I0(\mem_reg[67][58]_srl32_n_5 ),
        .I1(\mem_reg[67][58]_srl32__0_n_5 ),
        .O(\mem_reg[67][58]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [58]),
        .Q(\mem_reg[67][58]_srl32_n_5 ),
        .Q31(\mem_reg[67][58]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32_n_6 ),
        .Q(\mem_reg[67][58]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][58]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][58]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][58]_srl32__0_n_6 ),
        .Q(\mem_reg[67][58]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][58]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][59]_mux 
       (.I0(\mem_reg[67][59]_srl32_n_5 ),
        .I1(\mem_reg[67][59]_srl32__0_n_5 ),
        .O(\mem_reg[67][59]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [59]),
        .Q(\mem_reg[67][59]_srl32_n_5 ),
        .Q31(\mem_reg[67][59]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32_n_6 ),
        .Q(\mem_reg[67][59]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][59]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][59]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][59]_srl32__0_n_6 ),
        .Q(\mem_reg[67][59]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][59]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][5]_mux 
       (.I0(\mem_reg[67][5]_srl32_n_5 ),
        .I1(\mem_reg[67][5]_srl32__0_n_5 ),
        .O(\mem_reg[67][5]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [5]),
        .Q(\mem_reg[67][5]_srl32_n_5 ),
        .Q31(\mem_reg[67][5]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32_n_6 ),
        .Q(\mem_reg[67][5]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][5]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][5]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][5]_srl32__0_n_6 ),
        .Q(\mem_reg[67][5]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][5]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][60]_mux 
       (.I0(\mem_reg[67][60]_srl32_n_5 ),
        .I1(\mem_reg[67][60]_srl32__0_n_5 ),
        .O(\mem_reg[67][60]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [60]),
        .Q(\mem_reg[67][60]_srl32_n_5 ),
        .Q31(\mem_reg[67][60]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32_n_6 ),
        .Q(\mem_reg[67][60]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][60]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][60]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][60]_srl32__0_n_6 ),
        .Q(\mem_reg[67][60]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][60]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][64]_mux 
       (.I0(\mem_reg[67][64]_srl32_n_5 ),
        .I1(\mem_reg[67][64]_srl32__0_n_5 ),
        .O(\mem_reg[67][64]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [61]),
        .Q(\mem_reg[67][64]_srl32_n_5 ),
        .Q31(\mem_reg[67][64]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32_n_6 ),
        .Q(\mem_reg[67][64]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][64]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][64]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][64]_srl32__0_n_6 ),
        .Q(\mem_reg[67][64]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][64]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][65]_mux 
       (.I0(\mem_reg[67][65]_srl32_n_5 ),
        .I1(\mem_reg[67][65]_srl32__0_n_5 ),
        .O(\mem_reg[67][65]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [62]),
        .Q(\mem_reg[67][65]_srl32_n_5 ),
        .Q31(\mem_reg[67][65]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32_n_6 ),
        .Q(\mem_reg[67][65]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][65]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][65]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][65]_srl32__0_n_6 ),
        .Q(\mem_reg[67][65]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][65]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][66]_mux 
       (.I0(\mem_reg[67][66]_srl32_n_5 ),
        .I1(\mem_reg[67][66]_srl32__0_n_5 ),
        .O(\mem_reg[67][66]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [63]),
        .Q(\mem_reg[67][66]_srl32_n_5 ),
        .Q31(\mem_reg[67][66]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32_n_6 ),
        .Q(\mem_reg[67][66]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][66]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][66]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][66]_srl32__0_n_6 ),
        .Q(\mem_reg[67][66]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][66]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][67]_mux 
       (.I0(\mem_reg[67][67]_srl32_n_5 ),
        .I1(\mem_reg[67][67]_srl32__0_n_5 ),
        .O(\mem_reg[67][67]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [64]),
        .Q(\mem_reg[67][67]_srl32_n_5 ),
        .Q31(\mem_reg[67][67]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32_n_6 ),
        .Q(\mem_reg[67][67]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][67]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][67]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][67]_srl32__0_n_6 ),
        .Q(\mem_reg[67][67]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][67]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][68]_mux 
       (.I0(\mem_reg[67][68]_srl32_n_5 ),
        .I1(\mem_reg[67][68]_srl32__0_n_5 ),
        .O(\mem_reg[67][68]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [65]),
        .Q(\mem_reg[67][68]_srl32_n_5 ),
        .Q31(\mem_reg[67][68]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32_n_6 ),
        .Q(\mem_reg[67][68]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][68]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][68]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][68]_srl32__0_n_6 ),
        .Q(\mem_reg[67][68]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][68]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][69]_mux 
       (.I0(\mem_reg[67][69]_srl32_n_5 ),
        .I1(\mem_reg[67][69]_srl32__0_n_5 ),
        .O(\mem_reg[67][69]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [66]),
        .Q(\mem_reg[67][69]_srl32_n_5 ),
        .Q31(\mem_reg[67][69]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32_n_6 ),
        .Q(\mem_reg[67][69]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][69]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][69]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_n_6 ),
        .Q(\mem_reg[67][69]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][69]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][6]_mux 
       (.I0(\mem_reg[67][6]_srl32_n_5 ),
        .I1(\mem_reg[67][6]_srl32__0_n_5 ),
        .O(\mem_reg[67][6]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [6]),
        .Q(\mem_reg[67][6]_srl32_n_5 ),
        .Q31(\mem_reg[67][6]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32_n_6 ),
        .Q(\mem_reg[67][6]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][6]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][6]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][6]_srl32__0_n_6 ),
        .Q(\mem_reg[67][6]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][6]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][7]_mux 
       (.I0(\mem_reg[67][7]_srl32_n_5 ),
        .I1(\mem_reg[67][7]_srl32__0_n_5 ),
        .O(\mem_reg[67][7]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [7]),
        .Q(\mem_reg[67][7]_srl32_n_5 ),
        .Q31(\mem_reg[67][7]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32_n_6 ),
        .Q(\mem_reg[67][7]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][7]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][7]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][7]_srl32__0_n_6 ),
        .Q(\mem_reg[67][7]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][7]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][8]_mux 
       (.I0(\mem_reg[67][8]_srl32_n_5 ),
        .I1(\mem_reg[67][8]_srl32__0_n_5 ),
        .O(\mem_reg[67][8]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [8]),
        .Q(\mem_reg[67][8]_srl32_n_5 ),
        .Q31(\mem_reg[67][8]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32_n_6 ),
        .Q(\mem_reg[67][8]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][8]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][8]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][8]_srl32__0_n_6 ),
        .Q(\mem_reg[67][8]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][8]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[67][9]_mux 
       (.I0(\mem_reg[67][9]_srl32_n_5 ),
        .I1(\mem_reg[67][9]_srl32__0_n_5 ),
        .O(\mem_reg[67][9]_mux_n_5 ),
        .S(addr[5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][69]_srl32__0_0 [9]),
        .Q(\mem_reg[67][9]_srl32_n_5 ),
        .Q31(\mem_reg[67][9]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__0 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32_n_6 ),
        .Q(\mem_reg[67][9]_srl32__0_n_5 ),
        .Q31(\mem_reg[67][9]_srl32__0_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[67][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[67][9]_srl32__1 
       (.A(addr[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[67][9]_srl32__0_n_6 ),
        .Q(\mem_reg[67][9]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[67][9]_srl32__1_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[69]_0 [66]),
        .O(\dout_reg[69]_1 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(\dout_reg[69]_0 [65]),
        .O(\dout_reg[69]_1 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3
       (.I0(\dout_reg[69]_0 [64]),
        .O(\dout_reg[69]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_4
       (.I0(\dout_reg[69]_0 [63]),
        .O(\dout_reg[69]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_5
       (.I0(\dout_reg[69]_0 [62]),
        .O(\dout_reg[69]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_6
       (.I0(\dout_reg[69]_0 [61]),
        .O(\dout_reg[69]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1
       (.I0(valid_length),
        .I1(wrsp_ready),
        .I2(\dout_reg[0]_0 ),
        .I3(tmp_valid_reg),
        .I4(AWREADY_Dummy),
        .O(full_n_reg));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_inv_reg,
    E,
    empty_n_reg,
    D,
    \mOutPtr_reg[4] ,
    full_n_reg,
    p_12_in,
    p_8_in,
    push__0,
    resp_ready__1,
    empty_n_reg_0,
    push,
    valid_length,
    Q,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg_0,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    AWREADY_Dummy,
    \mOutPtr_reg[0] ,
    wreq_valid,
    raddr17_in__0,
    dout_vld_reg,
    \mOutPtr_reg[5] ,
    \mOutPtr_reg[5]_0 ,
    \mOutPtr_reg[5]_1 ,
    dout_vld_reg_0,
    wrsp_valid,
    dout_vld_reg_1,
    last_resp,
    pop_1,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_inv_reg;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [3:0]D;
  output [4:0]\mOutPtr_reg[4] ;
  output [0:0]full_n_reg;
  output p_12_in;
  output p_8_in;
  output push__0;
  output resp_ready__1;
  output empty_n_reg_0;
  input push;
  input valid_length;
  input [4:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg_0;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0] ;
  input wreq_valid;
  input raddr17_in__0;
  input dout_vld_reg;
  input [5:0]\mOutPtr_reg[5] ;
  input \mOutPtr_reg[5]_0 ;
  input \mOutPtr_reg[5]_1 ;
  input dout_vld_reg_0;
  input wrsp_valid;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input pop_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire [5:0]\mOutPtr_reg[5] ;
  wire \mOutPtr_reg[5]_0 ;
  wire \mOutPtr_reg[5]_1 ;
  wire \mem_reg[30][0]_srl31_n_5 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_12_in_0;
  wire p_8_in;
  wire pop;
  wire pop_1;
  wire push;
  wire push__0;
  wire raddr17_in__0;
  wire \raddr[4]_i_4_n_5 ;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire resp_ready__1;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_valid;
  wire \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1__0 
       (.I0(dout_vld_reg_0),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_1),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][0]_srl31_n_5 ),
        .Q(\dout_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__1
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_1),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_0),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h2A00AAAAAAAAAAAA)) 
    empty_n_i_3
       (.I0(pop_1),
        .I1(last_resp),
        .I2(dout_vld_reg_1),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_0),
        .O(p_8_in));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg_0),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop),
        .O(ap_rst_n_inv_reg));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in_0),
        .I1(\mOutPtr_reg[5] [1]),
        .I2(\mOutPtr_reg[5] [0]),
        .O(\mOutPtr_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[5] [0]),
        .I1(\mOutPtr_reg[5] [1]),
        .I2(p_12_in_0),
        .I3(\mOutPtr_reg[5] [2]),
        .O(\mOutPtr_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg[5] [1]),
        .I1(\mOutPtr_reg[5] [0]),
        .I2(\mOutPtr_reg[5] [2]),
        .I3(p_12_in_0),
        .I4(\mOutPtr_reg[5] [3]),
        .O(\mOutPtr_reg[4] [2]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg[5] [2]),
        .I1(\mOutPtr_reg[5] [0]),
        .I2(\mOutPtr_reg[5] [1]),
        .I3(\mOutPtr_reg[5] [3]),
        .I4(p_12_in_0),
        .I5(\mOutPtr_reg[5] [4]),
        .O(\mOutPtr_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[5]_i_1__0 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop),
        .O(E));
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg[5] [4]),
        .I1(\mOutPtr_reg[5]_0 ),
        .I2(p_12_in_0),
        .I3(\mOutPtr_reg[5]_1 ),
        .I4(\mOutPtr_reg[5] [5]),
        .O(\mOutPtr_reg[4] [4]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[5]_i_4 
       (.I0(\raddr_reg[0]_0 ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0] ),
        .I3(AWREADY_Dummy),
        .I4(pop),
        .O(p_12_in_0));
  LUT6 #(
    .INIT(64'h77F7F7F788080808)) 
    \mOutPtr[7]_i_1__0 
       (.I0(dout_vld_reg_0),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_1),
        .I4(last_resp),
        .I5(pop_1),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h000000008F000000)) 
    \mOutPtr[7]_i_5 
       (.I0(last_resp),
        .I1(dout_vld_reg_1),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_valid),
        .I4(dout_vld_reg_0),
        .I5(pop_1),
        .O(p_12_in));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[7]_i_7 
       (.I0(dout_vld_reg_0),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_1),
        .I4(last_resp),
        .O(push__0));
  (* srl_bus_name = "\inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[30][0]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][0]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[30][0]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in_0),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1 
       (.I0(p_12_in_0),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_1 
       (.I0(Q[1]),
        .I1(p_12_in_0),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[4]_i_1 
       (.I0(raddr17_in__0),
        .I1(dout_vld_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop),
        .O(empty_n_reg));
  LUT4 #(
    .INIT(16'h78E1)) 
    \raddr[4]_i_2 
       (.I0(Q[2]),
        .I1(\raddr[4]_i_4_n_5 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hD5555444)) 
    \raddr[4]_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(dout_vld_reg),
        .I3(p_12_in_0),
        .I4(Q[1]),
        .O(\raddr[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg_0),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized0_3
   (last_resp,
    pop,
    ap_rst_n_inv_reg,
    E,
    empty_n_reg,
    sel,
    Q,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg,
    \could_multi_bursts.next_loop ,
    \raddr_reg[0] ,
    \could_multi_bursts.last_loop__4 ,
    \dout_reg[0]_0 ,
    raddr17_in__4,
    dout_vld_reg,
    wrsp_type,
    ursp_ready,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output last_resp;
  output pop;
  output ap_rst_n_inv_reg;
  output [0:0]E;
  output empty_n_reg;
  input sel;
  input [4:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg;
  input \could_multi_bursts.next_loop ;
  input \raddr_reg[0] ;
  input \could_multi_bursts.last_loop__4 ;
  input \dout_reg[0]_0 ;
  input raddr17_in__4;
  input dout_vld_reg;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire aw2b_info;
  wire \could_multi_bursts.last_loop__4 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire last_resp;
  wire \mem_reg[30][0]_srl31_n_5 ;
  wire pop;
  wire raddr17_in__4;
  wire \raddr_reg[0] ;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;
  wire \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg_1),
        .I5(dout_vld_reg),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][0]_srl31_n_5 ),
        .Q(last_resp),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__6
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__7
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\raddr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_inv_reg));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[30][0]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][0]_srl31 
       (.A(Q),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[30][0]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[30][0]_srl31_i_1__0 
       (.I0(\could_multi_bursts.last_loop__4 ),
        .I1(\dout_reg[0]_0 ),
        .O(aw2b_info));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[4]_i_1__1 
       (.I0(raddr17_in__4),
        .I1(dout_vld_reg),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\raddr_reg[0] ),
        .I4(pop),
        .O(E));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized2
   (ap_rst_n_inv_reg,
    pop,
    E,
    empty_n_reg,
    D,
    \mOutPtr_reg[4] ,
    ap_rst_n_inv_reg_0,
    in,
    \sect_len_buf_reg[7] ,
    empty_n_reg_0,
    WVALID_Dummy_reg,
    ap_rst_n_inv,
    full_n_reg,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    fifo_resp_ready,
    raddr17_in__1,
    dout_vld_reg,
    Q,
    \mOutPtr_reg[5] ,
    \mOutPtr_reg[5]_0 ,
    \mOutPtr_reg[5]_1 ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \len_cnt_reg[0] ,
    \could_multi_bursts.awlen_buf_reg[5] ,
    \could_multi_bursts.awlen_buf_reg[5]_0 ,
    WLAST_Dummy_reg,
    WREADY_Dummy,
    WLAST_Dummy_reg_0,
    sel,
    ap_clk);
  output ap_rst_n_inv_reg;
  output pop;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [3:0]D;
  output [4:0]\mOutPtr_reg[4] ;
  output [0:0]ap_rst_n_inv_reg_0;
  output [5:0]in;
  output \sect_len_buf_reg[7] ;
  output empty_n_reg_0;
  output WVALID_Dummy_reg;
  input ap_rst_n_inv;
  input full_n_reg;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input fifo_resp_ready;
  input raddr17_in__1;
  input dout_vld_reg;
  input [4:0]Q;
  input [5:0]\mOutPtr_reg[5] ;
  input \mOutPtr_reg[5]_0 ;
  input \mOutPtr_reg[5]_1 ;
  input [0:0]\dout_reg[0]_0 ;
  input [7:0]\dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \len_cnt_reg[0] ;
  input [8:0]\could_multi_bursts.awlen_buf_reg[5] ;
  input [2:0]\could_multi_bursts.awlen_buf_reg[5]_0 ;
  input WLAST_Dummy_reg;
  input WREADY_Dummy;
  input WLAST_Dummy_reg_0;
  input sel;
  input ap_clk;

  wire AWREADY_Dummy_0;
  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire [0:0]ap_rst_n_inv_reg_0;
  wire [8:0]\could_multi_bursts.awlen_buf_reg[5] ;
  wire [2:0]\could_multi_bursts.awlen_buf_reg[5]_0 ;
  wire \dout[5]_i_2_n_5 ;
  wire \dout[5]_i_3_n_5 ;
  wire \dout[5]_i_4_n_5 ;
  wire [0:0]\dout_reg[0]_0 ;
  wire [7:0]\dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg_n_5_[0] ;
  wire \dout_reg_n_5_[1] ;
  wire \dout_reg_n_5_[2] ;
  wire \dout_reg_n_5_[3] ;
  wire \dout_reg_n_5_[4] ;
  wire \dout_reg_n_5_[5] ;
  wire dout_vld_reg;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_resp_ready;
  wire full_n_reg;
  wire [5:0]in;
  wire \len_cnt[7]_i_7_n_5 ;
  wire \len_cnt_reg[0] ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire [5:0]\mOutPtr_reg[5] ;
  wire \mOutPtr_reg[5]_0 ;
  wire \mOutPtr_reg[5]_1 ;
  wire \mem_reg[30][0]_srl31_n_5 ;
  wire \mem_reg[30][1]_srl31_n_5 ;
  wire \mem_reg[30][2]_srl31_n_5 ;
  wire \mem_reg[30][3]_srl31_n_5 ;
  wire \mem_reg[30][4]_srl31_n_5 ;
  wire \mem_reg[30][5]_srl31_n_5 ;
  wire next_burst;
  wire p_12_in;
  wire pop;
  wire raddr17_in__1;
  wire \raddr[4]_i_4__0_n_5 ;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire \sect_len_buf_reg[7] ;
  wire sel;
  wire \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT6 #(
    .INIT(64'h0002FFFF00000000)) 
    \dout[5]_i_1__0 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 [6]),
        .I2(\dout_reg[0]_1 [7]),
        .I3(\dout[5]_i_2_n_5 ),
        .I4(\dout_reg[0]_2 ),
        .I5(dout_vld_reg),
        .O(pop));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \dout[5]_i_2 
       (.I0(\dout[5]_i_3_n_5 ),
        .I1(\dout_reg[0]_1 [1]),
        .I2(\dout_reg_n_5_[1] ),
        .I3(\dout_reg[0]_1 [0]),
        .I4(\dout_reg_n_5_[0] ),
        .I5(\dout[5]_i_4_n_5 ),
        .O(\dout[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[5]_i_3 
       (.I0(\dout_reg[0]_1 [4]),
        .I1(\dout_reg_n_5_[4] ),
        .I2(\dout_reg[0]_1 [3]),
        .I3(\dout_reg_n_5_[3] ),
        .O(\dout[5]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[5]_i_4 
       (.I0(\dout_reg[0]_1 [5]),
        .I1(\dout_reg_n_5_[5] ),
        .I2(\dout_reg[0]_1 [2]),
        .I3(\dout_reg_n_5_[2] ),
        .O(\dout[5]_i_4_n_5 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][0]_srl31_n_5 ),
        .Q(\dout_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][1]_srl31_n_5 ),
        .Q(\dout_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][2]_srl31_n_5 ),
        .Q(\dout_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][3]_srl31_n_5 ),
        .Q(\dout_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][4]_srl31_n_5 ),
        .Q(\dout_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][5]_srl31_n_5 ),
        .Q(\dout_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__3
       (.I0(dout_vld_reg),
        .I1(\dout_reg[0]_2 ),
        .I2(next_burst),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFEFAA)) 
    full_n_i_1__4
       (.I0(ap_rst_n_inv),
        .I1(full_n_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \len_cnt[7]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(next_burst),
        .O(ap_rst_n_inv_reg_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \len_cnt[7]_i_4 
       (.I0(\len_cnt_reg[0] ),
        .I1(\dout_reg[0]_1 [5]),
        .I2(\dout_reg_n_5_[5] ),
        .I3(\dout_reg[0]_1 [2]),
        .I4(\dout_reg_n_5_[2] ),
        .I5(\len_cnt[7]_i_7_n_5 ),
        .O(next_burst));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \len_cnt[7]_i_7 
       (.I0(\dout_reg_n_5_[0] ),
        .I1(\dout_reg[0]_1 [0]),
        .I2(\dout_reg_n_5_[1] ),
        .I3(\dout_reg[0]_1 [1]),
        .I4(\dout[5]_i_3_n_5 ),
        .O(\len_cnt[7]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[5] [1]),
        .I2(\mOutPtr_reg[5] [0]),
        .O(\mOutPtr_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg[5] [0]),
        .I1(\mOutPtr_reg[5] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[5] [2]),
        .O(\mOutPtr_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg[5] [1]),
        .I1(\mOutPtr_reg[5] [0]),
        .I2(\mOutPtr_reg[5] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[5] [3]),
        .O(\mOutPtr_reg[4] [2]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__1 
       (.I0(\mOutPtr_reg[5] [2]),
        .I1(\mOutPtr_reg[5] [0]),
        .I2(\mOutPtr_reg[5] [1]),
        .I3(\mOutPtr_reg[5] [3]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[5] [4]),
        .O(\mOutPtr_reg[4] [3]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    \mOutPtr[5]_i_1__1 
       (.I0(AWREADY_Dummy_0),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(fifo_resp_ready),
        .I4(\raddr_reg[0]_0 ),
        .I5(pop),
        .O(E));
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg[5] [4]),
        .I1(\mOutPtr_reg[5]_0 ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[5]_1 ),
        .I4(\mOutPtr_reg[5] [5]),
        .O(\mOutPtr_reg[4] [4]));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \mOutPtr[5]_i_4__0 
       (.I0(\raddr_reg[0]_0 ),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0] ),
        .I4(AWREADY_Dummy_0),
        .I5(pop),
        .O(p_12_in));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30][0]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][0]_srl31 
       (.A(Q),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[30][0]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[30][0]_srl31_i_2__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[30][0]_srl31_i_3 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [7]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[5] [6]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[5]_0 [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[5] [8]),
        .O(\sect_len_buf_reg[7] ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30][1]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][1]_srl31 
       (.A(Q),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[30][1]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[30][1]_srl31_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30][2]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][2]_srl31 
       (.A(Q),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[30][2]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[30][2]_srl31_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30][3]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][3]_srl31 
       (.A(Q),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[30][3]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[30][3]_srl31_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30][4]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][4]_srl31 
       (.A(Q),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[30][4]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[30][4]_srl31_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [4]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[4]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30][5]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][5]_srl31 
       (.A(Q),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[30][5]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[30][5]_srl31_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[5] [5]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_1__0 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[4]_i_1__0 
       (.I0(raddr17_in__1),
        .I1(dout_vld_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \raddr[4]_i_2__0 
       (.I0(Q[1]),
        .I1(\raddr[4]_i_4__0_n_5 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00008000AAAAEAAA)) 
    \raddr[4]_i_4__0 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop),
        .I5(Q[1]),
        .O(\raddr[4]_i_4__0_n_5 ));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized3
   (sel,
    pop,
    push,
    \dout_reg[69]_0 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    \dout_reg[3]_0 ,
    \dout_reg[3]_1 ,
    in,
    Q,
    ap_clk,
    ap_rst_n_inv);
  output sel;
  output pop;
  output push;
  output [66:0]\dout_reg[69]_0 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input \dout_reg[3]_0 ;
  input \dout_reg[3]_1 ;
  input [66:0]in;
  input [4:0]Q;
  input ap_clk;
  input ap_rst_n_inv;

  wire [4:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire [66:0]\dout_reg[69]_0 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire [66:0]in;
  wire \mem_reg[30][10]_srl31_n_5 ;
  wire \mem_reg[30][11]_srl31_n_5 ;
  wire \mem_reg[30][12]_srl31_n_5 ;
  wire \mem_reg[30][13]_srl31_n_5 ;
  wire \mem_reg[30][14]_srl31_n_5 ;
  wire \mem_reg[30][15]_srl31_n_5 ;
  wire \mem_reg[30][16]_srl31_n_5 ;
  wire \mem_reg[30][17]_srl31_n_5 ;
  wire \mem_reg[30][18]_srl31_n_5 ;
  wire \mem_reg[30][19]_srl31_n_5 ;
  wire \mem_reg[30][20]_srl31_n_5 ;
  wire \mem_reg[30][21]_srl31_n_5 ;
  wire \mem_reg[30][22]_srl31_n_5 ;
  wire \mem_reg[30][23]_srl31_n_5 ;
  wire \mem_reg[30][24]_srl31_n_5 ;
  wire \mem_reg[30][25]_srl31_n_5 ;
  wire \mem_reg[30][26]_srl31_n_5 ;
  wire \mem_reg[30][27]_srl31_n_5 ;
  wire \mem_reg[30][28]_srl31_n_5 ;
  wire \mem_reg[30][29]_srl31_n_5 ;
  wire \mem_reg[30][30]_srl31_n_5 ;
  wire \mem_reg[30][31]_srl31_n_5 ;
  wire \mem_reg[30][32]_srl31_n_5 ;
  wire \mem_reg[30][33]_srl31_n_5 ;
  wire \mem_reg[30][34]_srl31_n_5 ;
  wire \mem_reg[30][35]_srl31_n_5 ;
  wire \mem_reg[30][36]_srl31_n_5 ;
  wire \mem_reg[30][37]_srl31_n_5 ;
  wire \mem_reg[30][38]_srl31_n_5 ;
  wire \mem_reg[30][39]_srl31_n_5 ;
  wire \mem_reg[30][3]_srl31_n_5 ;
  wire \mem_reg[30][40]_srl31_n_5 ;
  wire \mem_reg[30][41]_srl31_n_5 ;
  wire \mem_reg[30][42]_srl31_n_5 ;
  wire \mem_reg[30][43]_srl31_n_5 ;
  wire \mem_reg[30][44]_srl31_n_5 ;
  wire \mem_reg[30][45]_srl31_n_5 ;
  wire \mem_reg[30][46]_srl31_n_5 ;
  wire \mem_reg[30][47]_srl31_n_5 ;
  wire \mem_reg[30][48]_srl31_n_5 ;
  wire \mem_reg[30][49]_srl31_n_5 ;
  wire \mem_reg[30][4]_srl31_n_5 ;
  wire \mem_reg[30][50]_srl31_n_5 ;
  wire \mem_reg[30][51]_srl31_n_5 ;
  wire \mem_reg[30][52]_srl31_n_5 ;
  wire \mem_reg[30][53]_srl31_n_5 ;
  wire \mem_reg[30][54]_srl31_n_5 ;
  wire \mem_reg[30][55]_srl31_n_5 ;
  wire \mem_reg[30][56]_srl31_n_5 ;
  wire \mem_reg[30][57]_srl31_n_5 ;
  wire \mem_reg[30][58]_srl31_n_5 ;
  wire \mem_reg[30][59]_srl31_n_5 ;
  wire \mem_reg[30][5]_srl31_n_5 ;
  wire \mem_reg[30][60]_srl31_n_5 ;
  wire \mem_reg[30][61]_srl31_n_5 ;
  wire \mem_reg[30][62]_srl31_n_5 ;
  wire \mem_reg[30][63]_srl31_n_5 ;
  wire \mem_reg[30][64]_srl31_n_5 ;
  wire \mem_reg[30][65]_srl31_n_5 ;
  wire \mem_reg[30][66]_srl31_n_5 ;
  wire \mem_reg[30][67]_srl31_n_5 ;
  wire \mem_reg[30][68]_srl31_n_5 ;
  wire \mem_reg[30][69]_srl31_n_5 ;
  wire \mem_reg[30][6]_srl31_n_5 ;
  wire \mem_reg[30][7]_srl31_n_5 ;
  wire \mem_reg[30][8]_srl31_n_5 ;
  wire \mem_reg[30][9]_srl31_n_5 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire rs_req_ready;
  wire sel;
  wire \NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][24]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][25]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][26]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][27]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][28]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][29]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][30]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][31]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][36]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][37]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][38]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][39]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][40]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][41]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][42]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][43]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][44]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][45]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][46]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][47]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][48]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][49]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][50]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][51]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][52]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][53]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][54]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][55]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][56]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][57]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][58]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][59]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][60]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][61]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][62]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][63]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][64]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][65]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][66]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][67]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][68]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][69]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[69]_i_1__0 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(\dout_reg[3]_0 ),
        .I3(\dout_reg[3]_1 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][10]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][11]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][12]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][13]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][14]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][15]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][16]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][17]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][18]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][19]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][20]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][21]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][22]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][23]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][24]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][25]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][26]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][27]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][28]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][29]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][30]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][31]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][32]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][33]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][34]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][35]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][36]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][37]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][38]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][39]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][3]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][40]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][41]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][42]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][43]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][44]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][45]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][46]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][47]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][48]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][49]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][4]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][50]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][51]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][52]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][53]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][54]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][55]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][56]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][57]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][58]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][59]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][5]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][60]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][61]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][62]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][63]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][64]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][65]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][66]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][67]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][68]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][69]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][6]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][7]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][8]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][9]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [6]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[30][0]_srl31_i_1__1 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(fifo_burst_ready),
        .O(sel));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][10]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][10]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[30][10]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][11]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][11]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[30][11]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][12]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][12]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[30][12]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][13]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][13]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[30][13]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][14]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][14]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[30][14]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][15]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][15]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[30][15]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][16]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][16]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[30][16]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][17]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][17]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[30][17]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][18]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][18]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[30][18]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][19]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][19]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[30][19]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][20]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][20]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[30][20]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][21]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][21]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[30][21]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][22]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][22]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[30][22]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][23]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][23]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[30][23]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][24]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][24]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[30][24]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][24]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][25]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][25]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[30][25]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][25]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][26]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][26]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[30][26]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][26]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][27]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][27]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[30][27]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][27]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][28]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][28]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[30][28]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][28]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][29]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][29]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[30][29]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][29]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][30]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][30]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[30][30]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][30]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][31]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][31]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[30][31]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][31]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][32]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][32]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[30][32]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][33]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][33]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[30][33]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][34]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][34]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[30][34]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][35]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][35]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[30][35]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][36]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][36]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[30][36]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][36]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][37]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][37]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[30][37]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][37]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][38]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][38]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[30][38]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][38]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][39]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][39]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[30][39]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][39]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][3]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][3]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[30][3]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[30][3]_srl31_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][40]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][40]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[30][40]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][40]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][41]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][41]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[30][41]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][41]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][42]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][42]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[30][42]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][42]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][43]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][43]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[30][43]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][43]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][44]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][44]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[30][44]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][44]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][45]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][45]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[30][45]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][45]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][46]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][46]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[30][46]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][46]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][47]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][47]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[30][47]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][47]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][48]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][48]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[30][48]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][48]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][49]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][49]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[30][49]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][49]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][4]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][4]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[30][4]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][50]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][50]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[30][50]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][50]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][51]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][51]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[30][51]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][51]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][52]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][52]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[30][52]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][52]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][53]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][53]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[30][53]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][53]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][54]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][54]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[30][54]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][54]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][55]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][55]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[30][55]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][55]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][56]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][56]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[30][56]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][56]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][57]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][57]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[30][57]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][57]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][58]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][58]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[30][58]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][58]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][59]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][59]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[30][59]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][59]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][5]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][5]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[30][5]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][60]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][60]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[30][60]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][60]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][61]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][61]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[30][61]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][61]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][62]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][62]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[30][62]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][62]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][63]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][63]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[30][63]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][63]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][64]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][64]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[30][64]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][64]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][65]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][65]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[30][65]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][65]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][66]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][66]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[30][66]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][66]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][67]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][67]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[30][67]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][67]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][68]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][68]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[30][68]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][68]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][69]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][69]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[30][69]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][69]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][6]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][6]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[30][6]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][7]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][7]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[30][7]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][8]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][8]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[30][8]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][9]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][9]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[30][9]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized4
   (S,
    push,
    E,
    req_en__0,
    dout_vld_reg,
    full_n_reg,
    \dout_reg[72]_0 ,
    data_en__5,
    pop,
    WLAST_Dummy_reg,
    Q,
    in,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    \len_cnt_reg[7] ,
    \len_cnt_reg[7]_0 ,
    burst_valid,
    WVALID_Dummy,
    fifo_valid,
    m_axi_gmem_WREADY,
    req_en1,
    \dout_reg[0]_0 ,
    \dout_reg[72]_1 ,
    ap_clk,
    ap_rst_n_inv);
  output [0:0]S;
  output push;
  output [0:0]E;
  output req_en__0;
  output dout_vld_reg;
  output [0:0]full_n_reg;
  output [72:0]\dout_reg[72]_0 ;
  output data_en__5;
  output pop;
  output [0:0]WLAST_Dummy_reg;
  input [6:0]Q;
  input [72:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input \len_cnt_reg[7] ;
  input \len_cnt_reg[7]_0 ;
  input burst_valid;
  input WVALID_Dummy;
  input fifo_valid;
  input m_axi_gmem_WREADY;
  input req_en1;
  input \dout_reg[0]_0 ;
  input [5:0]\dout_reg[72]_1 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]WLAST_Dummy_reg;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire data_en__5;
  wire \dout_reg[0]_0 ;
  wire [72:0]\dout_reg[72]_0 ;
  wire [5:0]\dout_reg[72]_1 ;
  wire dout_vld_reg;
  wire fifo_valid;
  wire flying_req_reg;
  wire [0:0]full_n_reg;
  wire [72:0]in;
  wire \len_cnt_reg[7] ;
  wire \len_cnt_reg[7]_0 ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID_INST_0_i_2_n_5;
  wire \mem_reg[62][0]_mux_n_5 ;
  wire \mem_reg[62][0]_srl32__0_n_5 ;
  wire \mem_reg[62][0]_srl32_n_5 ;
  wire \mem_reg[62][0]_srl32_n_6 ;
  wire \mem_reg[62][10]_mux_n_5 ;
  wire \mem_reg[62][10]_srl32__0_n_5 ;
  wire \mem_reg[62][10]_srl32_n_5 ;
  wire \mem_reg[62][10]_srl32_n_6 ;
  wire \mem_reg[62][11]_mux_n_5 ;
  wire \mem_reg[62][11]_srl32__0_n_5 ;
  wire \mem_reg[62][11]_srl32_n_5 ;
  wire \mem_reg[62][11]_srl32_n_6 ;
  wire \mem_reg[62][12]_mux_n_5 ;
  wire \mem_reg[62][12]_srl32__0_n_5 ;
  wire \mem_reg[62][12]_srl32_n_5 ;
  wire \mem_reg[62][12]_srl32_n_6 ;
  wire \mem_reg[62][13]_mux_n_5 ;
  wire \mem_reg[62][13]_srl32__0_n_5 ;
  wire \mem_reg[62][13]_srl32_n_5 ;
  wire \mem_reg[62][13]_srl32_n_6 ;
  wire \mem_reg[62][14]_mux_n_5 ;
  wire \mem_reg[62][14]_srl32__0_n_5 ;
  wire \mem_reg[62][14]_srl32_n_5 ;
  wire \mem_reg[62][14]_srl32_n_6 ;
  wire \mem_reg[62][15]_mux_n_5 ;
  wire \mem_reg[62][15]_srl32__0_n_5 ;
  wire \mem_reg[62][15]_srl32_n_5 ;
  wire \mem_reg[62][15]_srl32_n_6 ;
  wire \mem_reg[62][16]_mux_n_5 ;
  wire \mem_reg[62][16]_srl32__0_n_5 ;
  wire \mem_reg[62][16]_srl32_n_5 ;
  wire \mem_reg[62][16]_srl32_n_6 ;
  wire \mem_reg[62][17]_mux_n_5 ;
  wire \mem_reg[62][17]_srl32__0_n_5 ;
  wire \mem_reg[62][17]_srl32_n_5 ;
  wire \mem_reg[62][17]_srl32_n_6 ;
  wire \mem_reg[62][18]_mux_n_5 ;
  wire \mem_reg[62][18]_srl32__0_n_5 ;
  wire \mem_reg[62][18]_srl32_n_5 ;
  wire \mem_reg[62][18]_srl32_n_6 ;
  wire \mem_reg[62][19]_mux_n_5 ;
  wire \mem_reg[62][19]_srl32__0_n_5 ;
  wire \mem_reg[62][19]_srl32_n_5 ;
  wire \mem_reg[62][19]_srl32_n_6 ;
  wire \mem_reg[62][1]_mux_n_5 ;
  wire \mem_reg[62][1]_srl32__0_n_5 ;
  wire \mem_reg[62][1]_srl32_n_5 ;
  wire \mem_reg[62][1]_srl32_n_6 ;
  wire \mem_reg[62][20]_mux_n_5 ;
  wire \mem_reg[62][20]_srl32__0_n_5 ;
  wire \mem_reg[62][20]_srl32_n_5 ;
  wire \mem_reg[62][20]_srl32_n_6 ;
  wire \mem_reg[62][21]_mux_n_5 ;
  wire \mem_reg[62][21]_srl32__0_n_5 ;
  wire \mem_reg[62][21]_srl32_n_5 ;
  wire \mem_reg[62][21]_srl32_n_6 ;
  wire \mem_reg[62][22]_mux_n_5 ;
  wire \mem_reg[62][22]_srl32__0_n_5 ;
  wire \mem_reg[62][22]_srl32_n_5 ;
  wire \mem_reg[62][22]_srl32_n_6 ;
  wire \mem_reg[62][23]_mux_n_5 ;
  wire \mem_reg[62][23]_srl32__0_n_5 ;
  wire \mem_reg[62][23]_srl32_n_5 ;
  wire \mem_reg[62][23]_srl32_n_6 ;
  wire \mem_reg[62][24]_mux_n_5 ;
  wire \mem_reg[62][24]_srl32__0_n_5 ;
  wire \mem_reg[62][24]_srl32_n_5 ;
  wire \mem_reg[62][24]_srl32_n_6 ;
  wire \mem_reg[62][25]_mux_n_5 ;
  wire \mem_reg[62][25]_srl32__0_n_5 ;
  wire \mem_reg[62][25]_srl32_n_5 ;
  wire \mem_reg[62][25]_srl32_n_6 ;
  wire \mem_reg[62][26]_mux_n_5 ;
  wire \mem_reg[62][26]_srl32__0_n_5 ;
  wire \mem_reg[62][26]_srl32_n_5 ;
  wire \mem_reg[62][26]_srl32_n_6 ;
  wire \mem_reg[62][27]_mux_n_5 ;
  wire \mem_reg[62][27]_srl32__0_n_5 ;
  wire \mem_reg[62][27]_srl32_n_5 ;
  wire \mem_reg[62][27]_srl32_n_6 ;
  wire \mem_reg[62][28]_mux_n_5 ;
  wire \mem_reg[62][28]_srl32__0_n_5 ;
  wire \mem_reg[62][28]_srl32_n_5 ;
  wire \mem_reg[62][28]_srl32_n_6 ;
  wire \mem_reg[62][29]_mux_n_5 ;
  wire \mem_reg[62][29]_srl32__0_n_5 ;
  wire \mem_reg[62][29]_srl32_n_5 ;
  wire \mem_reg[62][29]_srl32_n_6 ;
  wire \mem_reg[62][2]_mux_n_5 ;
  wire \mem_reg[62][2]_srl32__0_n_5 ;
  wire \mem_reg[62][2]_srl32_n_5 ;
  wire \mem_reg[62][2]_srl32_n_6 ;
  wire \mem_reg[62][30]_mux_n_5 ;
  wire \mem_reg[62][30]_srl32__0_n_5 ;
  wire \mem_reg[62][30]_srl32_n_5 ;
  wire \mem_reg[62][30]_srl32_n_6 ;
  wire \mem_reg[62][31]_mux_n_5 ;
  wire \mem_reg[62][31]_srl32__0_n_5 ;
  wire \mem_reg[62][31]_srl32_n_5 ;
  wire \mem_reg[62][31]_srl32_n_6 ;
  wire \mem_reg[62][32]_mux_n_5 ;
  wire \mem_reg[62][32]_srl32__0_n_5 ;
  wire \mem_reg[62][32]_srl32_n_5 ;
  wire \mem_reg[62][32]_srl32_n_6 ;
  wire \mem_reg[62][33]_mux_n_5 ;
  wire \mem_reg[62][33]_srl32__0_n_5 ;
  wire \mem_reg[62][33]_srl32_n_5 ;
  wire \mem_reg[62][33]_srl32_n_6 ;
  wire \mem_reg[62][34]_mux_n_5 ;
  wire \mem_reg[62][34]_srl32__0_n_5 ;
  wire \mem_reg[62][34]_srl32_n_5 ;
  wire \mem_reg[62][34]_srl32_n_6 ;
  wire \mem_reg[62][35]_mux_n_5 ;
  wire \mem_reg[62][35]_srl32__0_n_5 ;
  wire \mem_reg[62][35]_srl32_n_5 ;
  wire \mem_reg[62][35]_srl32_n_6 ;
  wire \mem_reg[62][36]_mux_n_5 ;
  wire \mem_reg[62][36]_srl32__0_n_5 ;
  wire \mem_reg[62][36]_srl32_n_5 ;
  wire \mem_reg[62][36]_srl32_n_6 ;
  wire \mem_reg[62][37]_mux_n_5 ;
  wire \mem_reg[62][37]_srl32__0_n_5 ;
  wire \mem_reg[62][37]_srl32_n_5 ;
  wire \mem_reg[62][37]_srl32_n_6 ;
  wire \mem_reg[62][38]_mux_n_5 ;
  wire \mem_reg[62][38]_srl32__0_n_5 ;
  wire \mem_reg[62][38]_srl32_n_5 ;
  wire \mem_reg[62][38]_srl32_n_6 ;
  wire \mem_reg[62][39]_mux_n_5 ;
  wire \mem_reg[62][39]_srl32__0_n_5 ;
  wire \mem_reg[62][39]_srl32_n_5 ;
  wire \mem_reg[62][39]_srl32_n_6 ;
  wire \mem_reg[62][3]_mux_n_5 ;
  wire \mem_reg[62][3]_srl32__0_n_5 ;
  wire \mem_reg[62][3]_srl32_n_5 ;
  wire \mem_reg[62][3]_srl32_n_6 ;
  wire \mem_reg[62][40]_mux_n_5 ;
  wire \mem_reg[62][40]_srl32__0_n_5 ;
  wire \mem_reg[62][40]_srl32_n_5 ;
  wire \mem_reg[62][40]_srl32_n_6 ;
  wire \mem_reg[62][41]_mux_n_5 ;
  wire \mem_reg[62][41]_srl32__0_n_5 ;
  wire \mem_reg[62][41]_srl32_n_5 ;
  wire \mem_reg[62][41]_srl32_n_6 ;
  wire \mem_reg[62][42]_mux_n_5 ;
  wire \mem_reg[62][42]_srl32__0_n_5 ;
  wire \mem_reg[62][42]_srl32_n_5 ;
  wire \mem_reg[62][42]_srl32_n_6 ;
  wire \mem_reg[62][43]_mux_n_5 ;
  wire \mem_reg[62][43]_srl32__0_n_5 ;
  wire \mem_reg[62][43]_srl32_n_5 ;
  wire \mem_reg[62][43]_srl32_n_6 ;
  wire \mem_reg[62][44]_mux_n_5 ;
  wire \mem_reg[62][44]_srl32__0_n_5 ;
  wire \mem_reg[62][44]_srl32_n_5 ;
  wire \mem_reg[62][44]_srl32_n_6 ;
  wire \mem_reg[62][45]_mux_n_5 ;
  wire \mem_reg[62][45]_srl32__0_n_5 ;
  wire \mem_reg[62][45]_srl32_n_5 ;
  wire \mem_reg[62][45]_srl32_n_6 ;
  wire \mem_reg[62][46]_mux_n_5 ;
  wire \mem_reg[62][46]_srl32__0_n_5 ;
  wire \mem_reg[62][46]_srl32_n_5 ;
  wire \mem_reg[62][46]_srl32_n_6 ;
  wire \mem_reg[62][47]_mux_n_5 ;
  wire \mem_reg[62][47]_srl32__0_n_5 ;
  wire \mem_reg[62][47]_srl32_n_5 ;
  wire \mem_reg[62][47]_srl32_n_6 ;
  wire \mem_reg[62][48]_mux_n_5 ;
  wire \mem_reg[62][48]_srl32__0_n_5 ;
  wire \mem_reg[62][48]_srl32_n_5 ;
  wire \mem_reg[62][48]_srl32_n_6 ;
  wire \mem_reg[62][49]_mux_n_5 ;
  wire \mem_reg[62][49]_srl32__0_n_5 ;
  wire \mem_reg[62][49]_srl32_n_5 ;
  wire \mem_reg[62][49]_srl32_n_6 ;
  wire \mem_reg[62][4]_mux_n_5 ;
  wire \mem_reg[62][4]_srl32__0_n_5 ;
  wire \mem_reg[62][4]_srl32_n_5 ;
  wire \mem_reg[62][4]_srl32_n_6 ;
  wire \mem_reg[62][50]_mux_n_5 ;
  wire \mem_reg[62][50]_srl32__0_n_5 ;
  wire \mem_reg[62][50]_srl32_n_5 ;
  wire \mem_reg[62][50]_srl32_n_6 ;
  wire \mem_reg[62][51]_mux_n_5 ;
  wire \mem_reg[62][51]_srl32__0_n_5 ;
  wire \mem_reg[62][51]_srl32_n_5 ;
  wire \mem_reg[62][51]_srl32_n_6 ;
  wire \mem_reg[62][52]_mux_n_5 ;
  wire \mem_reg[62][52]_srl32__0_n_5 ;
  wire \mem_reg[62][52]_srl32_n_5 ;
  wire \mem_reg[62][52]_srl32_n_6 ;
  wire \mem_reg[62][53]_mux_n_5 ;
  wire \mem_reg[62][53]_srl32__0_n_5 ;
  wire \mem_reg[62][53]_srl32_n_5 ;
  wire \mem_reg[62][53]_srl32_n_6 ;
  wire \mem_reg[62][54]_mux_n_5 ;
  wire \mem_reg[62][54]_srl32__0_n_5 ;
  wire \mem_reg[62][54]_srl32_n_5 ;
  wire \mem_reg[62][54]_srl32_n_6 ;
  wire \mem_reg[62][55]_mux_n_5 ;
  wire \mem_reg[62][55]_srl32__0_n_5 ;
  wire \mem_reg[62][55]_srl32_n_5 ;
  wire \mem_reg[62][55]_srl32_n_6 ;
  wire \mem_reg[62][56]_mux_n_5 ;
  wire \mem_reg[62][56]_srl32__0_n_5 ;
  wire \mem_reg[62][56]_srl32_n_5 ;
  wire \mem_reg[62][56]_srl32_n_6 ;
  wire \mem_reg[62][57]_mux_n_5 ;
  wire \mem_reg[62][57]_srl32__0_n_5 ;
  wire \mem_reg[62][57]_srl32_n_5 ;
  wire \mem_reg[62][57]_srl32_n_6 ;
  wire \mem_reg[62][58]_mux_n_5 ;
  wire \mem_reg[62][58]_srl32__0_n_5 ;
  wire \mem_reg[62][58]_srl32_n_5 ;
  wire \mem_reg[62][58]_srl32_n_6 ;
  wire \mem_reg[62][59]_mux_n_5 ;
  wire \mem_reg[62][59]_srl32__0_n_5 ;
  wire \mem_reg[62][59]_srl32_n_5 ;
  wire \mem_reg[62][59]_srl32_n_6 ;
  wire \mem_reg[62][5]_mux_n_5 ;
  wire \mem_reg[62][5]_srl32__0_n_5 ;
  wire \mem_reg[62][5]_srl32_n_5 ;
  wire \mem_reg[62][5]_srl32_n_6 ;
  wire \mem_reg[62][60]_mux_n_5 ;
  wire \mem_reg[62][60]_srl32__0_n_5 ;
  wire \mem_reg[62][60]_srl32_n_5 ;
  wire \mem_reg[62][60]_srl32_n_6 ;
  wire \mem_reg[62][61]_mux_n_5 ;
  wire \mem_reg[62][61]_srl32__0_n_5 ;
  wire \mem_reg[62][61]_srl32_n_5 ;
  wire \mem_reg[62][61]_srl32_n_6 ;
  wire \mem_reg[62][62]_mux_n_5 ;
  wire \mem_reg[62][62]_srl32__0_n_5 ;
  wire \mem_reg[62][62]_srl32_n_5 ;
  wire \mem_reg[62][62]_srl32_n_6 ;
  wire \mem_reg[62][63]_mux_n_5 ;
  wire \mem_reg[62][63]_srl32__0_n_5 ;
  wire \mem_reg[62][63]_srl32_n_5 ;
  wire \mem_reg[62][63]_srl32_n_6 ;
  wire \mem_reg[62][64]_mux_n_5 ;
  wire \mem_reg[62][64]_srl32__0_n_5 ;
  wire \mem_reg[62][64]_srl32_n_5 ;
  wire \mem_reg[62][64]_srl32_n_6 ;
  wire \mem_reg[62][65]_mux_n_5 ;
  wire \mem_reg[62][65]_srl32__0_n_5 ;
  wire \mem_reg[62][65]_srl32_n_5 ;
  wire \mem_reg[62][65]_srl32_n_6 ;
  wire \mem_reg[62][66]_mux_n_5 ;
  wire \mem_reg[62][66]_srl32__0_n_5 ;
  wire \mem_reg[62][66]_srl32_n_5 ;
  wire \mem_reg[62][66]_srl32_n_6 ;
  wire \mem_reg[62][67]_mux_n_5 ;
  wire \mem_reg[62][67]_srl32__0_n_5 ;
  wire \mem_reg[62][67]_srl32_n_5 ;
  wire \mem_reg[62][67]_srl32_n_6 ;
  wire \mem_reg[62][68]_mux_n_5 ;
  wire \mem_reg[62][68]_srl32__0_n_5 ;
  wire \mem_reg[62][68]_srl32_n_5 ;
  wire \mem_reg[62][68]_srl32_n_6 ;
  wire \mem_reg[62][69]_mux_n_5 ;
  wire \mem_reg[62][69]_srl32__0_n_5 ;
  wire \mem_reg[62][69]_srl32_n_5 ;
  wire \mem_reg[62][69]_srl32_n_6 ;
  wire \mem_reg[62][6]_mux_n_5 ;
  wire \mem_reg[62][6]_srl32__0_n_5 ;
  wire \mem_reg[62][6]_srl32_n_5 ;
  wire \mem_reg[62][6]_srl32_n_6 ;
  wire \mem_reg[62][70]_mux_n_5 ;
  wire \mem_reg[62][70]_srl32__0_n_5 ;
  wire \mem_reg[62][70]_srl32_n_5 ;
  wire \mem_reg[62][70]_srl32_n_6 ;
  wire \mem_reg[62][71]_mux_n_5 ;
  wire \mem_reg[62][71]_srl32__0_n_5 ;
  wire \mem_reg[62][71]_srl32_n_5 ;
  wire \mem_reg[62][71]_srl32_n_6 ;
  wire \mem_reg[62][72]_mux_n_5 ;
  wire \mem_reg[62][72]_srl32__0_n_5 ;
  wire \mem_reg[62][72]_srl32_n_5 ;
  wire \mem_reg[62][72]_srl32_n_6 ;
  wire \mem_reg[62][7]_mux_n_5 ;
  wire \mem_reg[62][7]_srl32__0_n_5 ;
  wire \mem_reg[62][7]_srl32_n_5 ;
  wire \mem_reg[62][7]_srl32_n_6 ;
  wire \mem_reg[62][8]_mux_n_5 ;
  wire \mem_reg[62][8]_srl32__0_n_5 ;
  wire \mem_reg[62][8]_srl32_n_5 ;
  wire \mem_reg[62][8]_srl32_n_6 ;
  wire \mem_reg[62][9]_mux_n_5 ;
  wire \mem_reg[62][9]_srl32__0_n_5 ;
  wire \mem_reg[62][9]_srl32_n_5 ;
  wire \mem_reg[62][9]_srl32_n_6 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en1;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire \NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][10]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][11]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][12]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][13]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][14]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][15]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][16]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][17]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][18]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][19]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][20]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][21]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][22]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][23]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][24]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][25]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][26]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][27]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][28]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][29]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][30]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][31]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][32]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][33]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][34]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][35]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][36]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][37]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][38]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][39]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][40]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][41]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][42]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][43]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][44]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][45]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][46]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][47]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][48]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][49]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][50]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][51]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][52]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][53]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][54]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][55]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][56]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][57]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][58]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][59]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][60]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][61]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][62]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][63]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][64]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][65]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][66]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][67]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][68]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][69]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][70]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][71]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][72]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][9]_srl32__0_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[69]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(E));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[63]_i_1 
       (.I0(m_axi_gmem_WREADY),
        .I1(flying_req_reg),
        .I2(data_en__5),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][0]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][10]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][11]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][12]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][13]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][14]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][15]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][16]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][17]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][18]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][19]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][1]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][20]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][21]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][22]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][23]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][24]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][25]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][26]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][27]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][28]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][29]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][2]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][30]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][31]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][32]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][33]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][34]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][35]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][36]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][37]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][38]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][39]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][3]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][40]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][41]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][42]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][43]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][44]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][45]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][46]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][47]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][48]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][49]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][4]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][50]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][51]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][52]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][53]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][54]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][55]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][56]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][57]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][58]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][59]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][5]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][60]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][61]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][62]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][63]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][64]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][65]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][66]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][67]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][68]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][69]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][6]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][70]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][71]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][72]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][7]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][8]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][9]_mux_n_5 ),
        .Q(\dout_reg[72]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg),
        .O(dout_vld_reg));
  LUT3 #(
    .INIT(8'h6A)) 
    \last_cnt[6]_i_1 
       (.I0(p_8_in),
        .I1(in[72]),
        .I2(push),
        .O(WLAST_Dummy_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[6]_i_2 
       (.I0(fifo_valid),
        .I1(\dout_reg[72]_0 [72]),
        .I2(data_en__5),
        .I3(flying_req_reg),
        .I4(m_axi_gmem_WREADY),
        .O(p_8_in));
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(\len_cnt_reg[7] ),
        .I1(\len_cnt_reg[7]_0 ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(m_axi_gmem_WVALID_INST_0_i_2_n_5),
        .I5(Q[4]),
        .O(data_en__5));
  LUT2 #(
    .INIT(4'hE)) 
    m_axi_gmem_WVALID_INST_0_i_2
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(m_axi_gmem_WVALID_INST_0_i_2_n_5));
  MUXF7 \mem_reg[62][0]_mux 
       (.I0(\mem_reg[62][0]_srl32_n_5 ),
        .I1(\mem_reg[62][0]_srl32__0_n_5 ),
        .O(\mem_reg[62][0]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[62][0]_srl32_n_5 ),
        .Q31(\mem_reg[62][0]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][0]_srl32_n_6 ),
        .Q(\mem_reg[62][0]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[62][0]_srl32_i_1 
       (.I0(\len_cnt_reg[7] ),
        .I1(\len_cnt_reg[7]_0 ),
        .O(push));
  MUXF7 \mem_reg[62][10]_mux 
       (.I0(\mem_reg[62][10]_srl32_n_5 ),
        .I1(\mem_reg[62][10]_srl32__0_n_5 ),
        .O(\mem_reg[62][10]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][10]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[62][10]_srl32_n_5 ),
        .Q31(\mem_reg[62][10]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][10]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][10]_srl32_n_6 ),
        .Q(\mem_reg[62][10]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][10]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][11]_mux 
       (.I0(\mem_reg[62][11]_srl32_n_5 ),
        .I1(\mem_reg[62][11]_srl32__0_n_5 ),
        .O(\mem_reg[62][11]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][11]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[62][11]_srl32_n_5 ),
        .Q31(\mem_reg[62][11]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][11]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][11]_srl32_n_6 ),
        .Q(\mem_reg[62][11]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][11]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][12]_mux 
       (.I0(\mem_reg[62][12]_srl32_n_5 ),
        .I1(\mem_reg[62][12]_srl32__0_n_5 ),
        .O(\mem_reg[62][12]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][12]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[62][12]_srl32_n_5 ),
        .Q31(\mem_reg[62][12]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][12]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][12]_srl32_n_6 ),
        .Q(\mem_reg[62][12]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][12]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][13]_mux 
       (.I0(\mem_reg[62][13]_srl32_n_5 ),
        .I1(\mem_reg[62][13]_srl32__0_n_5 ),
        .O(\mem_reg[62][13]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][13]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[62][13]_srl32_n_5 ),
        .Q31(\mem_reg[62][13]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][13]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][13]_srl32_n_6 ),
        .Q(\mem_reg[62][13]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][13]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][14]_mux 
       (.I0(\mem_reg[62][14]_srl32_n_5 ),
        .I1(\mem_reg[62][14]_srl32__0_n_5 ),
        .O(\mem_reg[62][14]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][14]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[62][14]_srl32_n_5 ),
        .Q31(\mem_reg[62][14]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][14]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][14]_srl32_n_6 ),
        .Q(\mem_reg[62][14]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][14]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][15]_mux 
       (.I0(\mem_reg[62][15]_srl32_n_5 ),
        .I1(\mem_reg[62][15]_srl32__0_n_5 ),
        .O(\mem_reg[62][15]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][15]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[62][15]_srl32_n_5 ),
        .Q31(\mem_reg[62][15]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][15]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][15]_srl32_n_6 ),
        .Q(\mem_reg[62][15]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][15]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][16]_mux 
       (.I0(\mem_reg[62][16]_srl32_n_5 ),
        .I1(\mem_reg[62][16]_srl32__0_n_5 ),
        .O(\mem_reg[62][16]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][16]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[62][16]_srl32_n_5 ),
        .Q31(\mem_reg[62][16]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][16]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][16]_srl32_n_6 ),
        .Q(\mem_reg[62][16]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][16]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][17]_mux 
       (.I0(\mem_reg[62][17]_srl32_n_5 ),
        .I1(\mem_reg[62][17]_srl32__0_n_5 ),
        .O(\mem_reg[62][17]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][17]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[62][17]_srl32_n_5 ),
        .Q31(\mem_reg[62][17]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][17]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][17]_srl32_n_6 ),
        .Q(\mem_reg[62][17]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][17]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][18]_mux 
       (.I0(\mem_reg[62][18]_srl32_n_5 ),
        .I1(\mem_reg[62][18]_srl32__0_n_5 ),
        .O(\mem_reg[62][18]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][18]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[62][18]_srl32_n_5 ),
        .Q31(\mem_reg[62][18]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][18]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][18]_srl32_n_6 ),
        .Q(\mem_reg[62][18]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][18]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][19]_mux 
       (.I0(\mem_reg[62][19]_srl32_n_5 ),
        .I1(\mem_reg[62][19]_srl32__0_n_5 ),
        .O(\mem_reg[62][19]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][19]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[62][19]_srl32_n_5 ),
        .Q31(\mem_reg[62][19]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][19]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][19]_srl32_n_6 ),
        .Q(\mem_reg[62][19]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][19]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][1]_mux 
       (.I0(\mem_reg[62][1]_srl32_n_5 ),
        .I1(\mem_reg[62][1]_srl32__0_n_5 ),
        .O(\mem_reg[62][1]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[62][1]_srl32_n_5 ),
        .Q31(\mem_reg[62][1]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][1]_srl32_n_6 ),
        .Q(\mem_reg[62][1]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][20]_mux 
       (.I0(\mem_reg[62][20]_srl32_n_5 ),
        .I1(\mem_reg[62][20]_srl32__0_n_5 ),
        .O(\mem_reg[62][20]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][20]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[62][20]_srl32_n_5 ),
        .Q31(\mem_reg[62][20]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][20]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][20]_srl32_n_6 ),
        .Q(\mem_reg[62][20]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][20]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][21]_mux 
       (.I0(\mem_reg[62][21]_srl32_n_5 ),
        .I1(\mem_reg[62][21]_srl32__0_n_5 ),
        .O(\mem_reg[62][21]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][21]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[62][21]_srl32_n_5 ),
        .Q31(\mem_reg[62][21]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][21]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][21]_srl32_n_6 ),
        .Q(\mem_reg[62][21]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][21]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][22]_mux 
       (.I0(\mem_reg[62][22]_srl32_n_5 ),
        .I1(\mem_reg[62][22]_srl32__0_n_5 ),
        .O(\mem_reg[62][22]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][22]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[62][22]_srl32_n_5 ),
        .Q31(\mem_reg[62][22]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][22]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][22]_srl32_n_6 ),
        .Q(\mem_reg[62][22]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][22]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][23]_mux 
       (.I0(\mem_reg[62][23]_srl32_n_5 ),
        .I1(\mem_reg[62][23]_srl32__0_n_5 ),
        .O(\mem_reg[62][23]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][23]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[62][23]_srl32_n_5 ),
        .Q31(\mem_reg[62][23]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][23]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][23]_srl32_n_6 ),
        .Q(\mem_reg[62][23]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][23]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][24]_mux 
       (.I0(\mem_reg[62][24]_srl32_n_5 ),
        .I1(\mem_reg[62][24]_srl32__0_n_5 ),
        .O(\mem_reg[62][24]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][24]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[62][24]_srl32_n_5 ),
        .Q31(\mem_reg[62][24]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][24]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][24]_srl32_n_6 ),
        .Q(\mem_reg[62][24]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][24]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][25]_mux 
       (.I0(\mem_reg[62][25]_srl32_n_5 ),
        .I1(\mem_reg[62][25]_srl32__0_n_5 ),
        .O(\mem_reg[62][25]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][25]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[62][25]_srl32_n_5 ),
        .Q31(\mem_reg[62][25]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][25]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][25]_srl32_n_6 ),
        .Q(\mem_reg[62][25]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][25]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][26]_mux 
       (.I0(\mem_reg[62][26]_srl32_n_5 ),
        .I1(\mem_reg[62][26]_srl32__0_n_5 ),
        .O(\mem_reg[62][26]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][26]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[62][26]_srl32_n_5 ),
        .Q31(\mem_reg[62][26]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][26]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][26]_srl32_n_6 ),
        .Q(\mem_reg[62][26]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][26]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][27]_mux 
       (.I0(\mem_reg[62][27]_srl32_n_5 ),
        .I1(\mem_reg[62][27]_srl32__0_n_5 ),
        .O(\mem_reg[62][27]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][27]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[62][27]_srl32_n_5 ),
        .Q31(\mem_reg[62][27]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][27]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][27]_srl32_n_6 ),
        .Q(\mem_reg[62][27]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][27]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][28]_mux 
       (.I0(\mem_reg[62][28]_srl32_n_5 ),
        .I1(\mem_reg[62][28]_srl32__0_n_5 ),
        .O(\mem_reg[62][28]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][28]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[62][28]_srl32_n_5 ),
        .Q31(\mem_reg[62][28]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][28]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][28]_srl32_n_6 ),
        .Q(\mem_reg[62][28]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][28]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][29]_mux 
       (.I0(\mem_reg[62][29]_srl32_n_5 ),
        .I1(\mem_reg[62][29]_srl32__0_n_5 ),
        .O(\mem_reg[62][29]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][29]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[62][29]_srl32_n_5 ),
        .Q31(\mem_reg[62][29]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][29]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][29]_srl32_n_6 ),
        .Q(\mem_reg[62][29]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][29]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][2]_mux 
       (.I0(\mem_reg[62][2]_srl32_n_5 ),
        .I1(\mem_reg[62][2]_srl32__0_n_5 ),
        .O(\mem_reg[62][2]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[62][2]_srl32_n_5 ),
        .Q31(\mem_reg[62][2]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][2]_srl32_n_6 ),
        .Q(\mem_reg[62][2]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][30]_mux 
       (.I0(\mem_reg[62][30]_srl32_n_5 ),
        .I1(\mem_reg[62][30]_srl32__0_n_5 ),
        .O(\mem_reg[62][30]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][30]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[62][30]_srl32_n_5 ),
        .Q31(\mem_reg[62][30]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][30]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][30]_srl32_n_6 ),
        .Q(\mem_reg[62][30]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][30]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][31]_mux 
       (.I0(\mem_reg[62][31]_srl32_n_5 ),
        .I1(\mem_reg[62][31]_srl32__0_n_5 ),
        .O(\mem_reg[62][31]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][31]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[62][31]_srl32_n_5 ),
        .Q31(\mem_reg[62][31]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][31]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][31]_srl32_n_6 ),
        .Q(\mem_reg[62][31]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][31]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][32]_mux 
       (.I0(\mem_reg[62][32]_srl32_n_5 ),
        .I1(\mem_reg[62][32]_srl32__0_n_5 ),
        .O(\mem_reg[62][32]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][32]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[62][32]_srl32_n_5 ),
        .Q31(\mem_reg[62][32]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][32]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][32]_srl32_n_6 ),
        .Q(\mem_reg[62][32]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][32]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][33]_mux 
       (.I0(\mem_reg[62][33]_srl32_n_5 ),
        .I1(\mem_reg[62][33]_srl32__0_n_5 ),
        .O(\mem_reg[62][33]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][33]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[62][33]_srl32_n_5 ),
        .Q31(\mem_reg[62][33]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][33]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][33]_srl32_n_6 ),
        .Q(\mem_reg[62][33]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][33]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][34]_mux 
       (.I0(\mem_reg[62][34]_srl32_n_5 ),
        .I1(\mem_reg[62][34]_srl32__0_n_5 ),
        .O(\mem_reg[62][34]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][34]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[62][34]_srl32_n_5 ),
        .Q31(\mem_reg[62][34]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][34]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][34]_srl32_n_6 ),
        .Q(\mem_reg[62][34]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][34]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][35]_mux 
       (.I0(\mem_reg[62][35]_srl32_n_5 ),
        .I1(\mem_reg[62][35]_srl32__0_n_5 ),
        .O(\mem_reg[62][35]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][35]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[62][35]_srl32_n_5 ),
        .Q31(\mem_reg[62][35]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][35]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][35]_srl32_n_6 ),
        .Q(\mem_reg[62][35]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][35]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][36]_mux 
       (.I0(\mem_reg[62][36]_srl32_n_5 ),
        .I1(\mem_reg[62][36]_srl32__0_n_5 ),
        .O(\mem_reg[62][36]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][36]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[62][36]_srl32_n_5 ),
        .Q31(\mem_reg[62][36]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][36]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][36]_srl32_n_6 ),
        .Q(\mem_reg[62][36]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][36]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][37]_mux 
       (.I0(\mem_reg[62][37]_srl32_n_5 ),
        .I1(\mem_reg[62][37]_srl32__0_n_5 ),
        .O(\mem_reg[62][37]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][37]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[62][37]_srl32_n_5 ),
        .Q31(\mem_reg[62][37]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][37]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][37]_srl32_n_6 ),
        .Q(\mem_reg[62][37]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][37]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][38]_mux 
       (.I0(\mem_reg[62][38]_srl32_n_5 ),
        .I1(\mem_reg[62][38]_srl32__0_n_5 ),
        .O(\mem_reg[62][38]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][38]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[62][38]_srl32_n_5 ),
        .Q31(\mem_reg[62][38]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][38]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][38]_srl32_n_6 ),
        .Q(\mem_reg[62][38]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][38]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][39]_mux 
       (.I0(\mem_reg[62][39]_srl32_n_5 ),
        .I1(\mem_reg[62][39]_srl32__0_n_5 ),
        .O(\mem_reg[62][39]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][39]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[62][39]_srl32_n_5 ),
        .Q31(\mem_reg[62][39]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][39]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][39]_srl32_n_6 ),
        .Q(\mem_reg[62][39]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][39]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][3]_mux 
       (.I0(\mem_reg[62][3]_srl32_n_5 ),
        .I1(\mem_reg[62][3]_srl32__0_n_5 ),
        .O(\mem_reg[62][3]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[62][3]_srl32_n_5 ),
        .Q31(\mem_reg[62][3]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][3]_srl32_n_6 ),
        .Q(\mem_reg[62][3]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][40]_mux 
       (.I0(\mem_reg[62][40]_srl32_n_5 ),
        .I1(\mem_reg[62][40]_srl32__0_n_5 ),
        .O(\mem_reg[62][40]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][40]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[62][40]_srl32_n_5 ),
        .Q31(\mem_reg[62][40]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][40]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][40]_srl32_n_6 ),
        .Q(\mem_reg[62][40]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][40]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][41]_mux 
       (.I0(\mem_reg[62][41]_srl32_n_5 ),
        .I1(\mem_reg[62][41]_srl32__0_n_5 ),
        .O(\mem_reg[62][41]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][41]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[62][41]_srl32_n_5 ),
        .Q31(\mem_reg[62][41]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][41]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][41]_srl32_n_6 ),
        .Q(\mem_reg[62][41]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][41]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][42]_mux 
       (.I0(\mem_reg[62][42]_srl32_n_5 ),
        .I1(\mem_reg[62][42]_srl32__0_n_5 ),
        .O(\mem_reg[62][42]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][42]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[62][42]_srl32_n_5 ),
        .Q31(\mem_reg[62][42]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][42]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][42]_srl32_n_6 ),
        .Q(\mem_reg[62][42]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][42]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][43]_mux 
       (.I0(\mem_reg[62][43]_srl32_n_5 ),
        .I1(\mem_reg[62][43]_srl32__0_n_5 ),
        .O(\mem_reg[62][43]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][43]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[62][43]_srl32_n_5 ),
        .Q31(\mem_reg[62][43]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][43]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][43]_srl32_n_6 ),
        .Q(\mem_reg[62][43]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][43]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][44]_mux 
       (.I0(\mem_reg[62][44]_srl32_n_5 ),
        .I1(\mem_reg[62][44]_srl32__0_n_5 ),
        .O(\mem_reg[62][44]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][44]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[62][44]_srl32_n_5 ),
        .Q31(\mem_reg[62][44]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][44]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][44]_srl32_n_6 ),
        .Q(\mem_reg[62][44]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][44]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][45]_mux 
       (.I0(\mem_reg[62][45]_srl32_n_5 ),
        .I1(\mem_reg[62][45]_srl32__0_n_5 ),
        .O(\mem_reg[62][45]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][45]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[62][45]_srl32_n_5 ),
        .Q31(\mem_reg[62][45]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][45]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][45]_srl32_n_6 ),
        .Q(\mem_reg[62][45]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][45]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][46]_mux 
       (.I0(\mem_reg[62][46]_srl32_n_5 ),
        .I1(\mem_reg[62][46]_srl32__0_n_5 ),
        .O(\mem_reg[62][46]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][46]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[62][46]_srl32_n_5 ),
        .Q31(\mem_reg[62][46]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][46]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][46]_srl32_n_6 ),
        .Q(\mem_reg[62][46]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][46]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][47]_mux 
       (.I0(\mem_reg[62][47]_srl32_n_5 ),
        .I1(\mem_reg[62][47]_srl32__0_n_5 ),
        .O(\mem_reg[62][47]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][47]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[62][47]_srl32_n_5 ),
        .Q31(\mem_reg[62][47]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][47]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][47]_srl32_n_6 ),
        .Q(\mem_reg[62][47]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][47]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][48]_mux 
       (.I0(\mem_reg[62][48]_srl32_n_5 ),
        .I1(\mem_reg[62][48]_srl32__0_n_5 ),
        .O(\mem_reg[62][48]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][48]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[62][48]_srl32_n_5 ),
        .Q31(\mem_reg[62][48]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][48]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][48]_srl32_n_6 ),
        .Q(\mem_reg[62][48]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][48]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][49]_mux 
       (.I0(\mem_reg[62][49]_srl32_n_5 ),
        .I1(\mem_reg[62][49]_srl32__0_n_5 ),
        .O(\mem_reg[62][49]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][49]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[62][49]_srl32_n_5 ),
        .Q31(\mem_reg[62][49]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][49]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][49]_srl32_n_6 ),
        .Q(\mem_reg[62][49]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][49]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][4]_mux 
       (.I0(\mem_reg[62][4]_srl32_n_5 ),
        .I1(\mem_reg[62][4]_srl32__0_n_5 ),
        .O(\mem_reg[62][4]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[62][4]_srl32_n_5 ),
        .Q31(\mem_reg[62][4]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][4]_srl32_n_6 ),
        .Q(\mem_reg[62][4]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][50]_mux 
       (.I0(\mem_reg[62][50]_srl32_n_5 ),
        .I1(\mem_reg[62][50]_srl32__0_n_5 ),
        .O(\mem_reg[62][50]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][50]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[62][50]_srl32_n_5 ),
        .Q31(\mem_reg[62][50]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][50]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][50]_srl32_n_6 ),
        .Q(\mem_reg[62][50]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][50]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][51]_mux 
       (.I0(\mem_reg[62][51]_srl32_n_5 ),
        .I1(\mem_reg[62][51]_srl32__0_n_5 ),
        .O(\mem_reg[62][51]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][51]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[62][51]_srl32_n_5 ),
        .Q31(\mem_reg[62][51]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][51]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][51]_srl32_n_6 ),
        .Q(\mem_reg[62][51]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][51]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][52]_mux 
       (.I0(\mem_reg[62][52]_srl32_n_5 ),
        .I1(\mem_reg[62][52]_srl32__0_n_5 ),
        .O(\mem_reg[62][52]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][52]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[62][52]_srl32_n_5 ),
        .Q31(\mem_reg[62][52]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][52]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][52]_srl32_n_6 ),
        .Q(\mem_reg[62][52]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][52]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][53]_mux 
       (.I0(\mem_reg[62][53]_srl32_n_5 ),
        .I1(\mem_reg[62][53]_srl32__0_n_5 ),
        .O(\mem_reg[62][53]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][53]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[62][53]_srl32_n_5 ),
        .Q31(\mem_reg[62][53]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][53]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][53]_srl32_n_6 ),
        .Q(\mem_reg[62][53]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][53]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][54]_mux 
       (.I0(\mem_reg[62][54]_srl32_n_5 ),
        .I1(\mem_reg[62][54]_srl32__0_n_5 ),
        .O(\mem_reg[62][54]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][54]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[62][54]_srl32_n_5 ),
        .Q31(\mem_reg[62][54]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][54]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][54]_srl32_n_6 ),
        .Q(\mem_reg[62][54]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][54]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][55]_mux 
       (.I0(\mem_reg[62][55]_srl32_n_5 ),
        .I1(\mem_reg[62][55]_srl32__0_n_5 ),
        .O(\mem_reg[62][55]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][55]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[62][55]_srl32_n_5 ),
        .Q31(\mem_reg[62][55]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][55]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][55]_srl32_n_6 ),
        .Q(\mem_reg[62][55]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][55]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][56]_mux 
       (.I0(\mem_reg[62][56]_srl32_n_5 ),
        .I1(\mem_reg[62][56]_srl32__0_n_5 ),
        .O(\mem_reg[62][56]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][56]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[62][56]_srl32_n_5 ),
        .Q31(\mem_reg[62][56]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][56]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][56]_srl32_n_6 ),
        .Q(\mem_reg[62][56]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][56]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][57]_mux 
       (.I0(\mem_reg[62][57]_srl32_n_5 ),
        .I1(\mem_reg[62][57]_srl32__0_n_5 ),
        .O(\mem_reg[62][57]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][57]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[62][57]_srl32_n_5 ),
        .Q31(\mem_reg[62][57]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][57]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][57]_srl32_n_6 ),
        .Q(\mem_reg[62][57]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][57]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][58]_mux 
       (.I0(\mem_reg[62][58]_srl32_n_5 ),
        .I1(\mem_reg[62][58]_srl32__0_n_5 ),
        .O(\mem_reg[62][58]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][58]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[62][58]_srl32_n_5 ),
        .Q31(\mem_reg[62][58]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][58]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][58]_srl32_n_6 ),
        .Q(\mem_reg[62][58]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][58]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][59]_mux 
       (.I0(\mem_reg[62][59]_srl32_n_5 ),
        .I1(\mem_reg[62][59]_srl32__0_n_5 ),
        .O(\mem_reg[62][59]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][59]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[62][59]_srl32_n_5 ),
        .Q31(\mem_reg[62][59]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][59]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][59]_srl32_n_6 ),
        .Q(\mem_reg[62][59]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][59]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][5]_mux 
       (.I0(\mem_reg[62][5]_srl32_n_5 ),
        .I1(\mem_reg[62][5]_srl32__0_n_5 ),
        .O(\mem_reg[62][5]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[62][5]_srl32_n_5 ),
        .Q31(\mem_reg[62][5]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][5]_srl32_n_6 ),
        .Q(\mem_reg[62][5]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][60]_mux 
       (.I0(\mem_reg[62][60]_srl32_n_5 ),
        .I1(\mem_reg[62][60]_srl32__0_n_5 ),
        .O(\mem_reg[62][60]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][60]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[62][60]_srl32_n_5 ),
        .Q31(\mem_reg[62][60]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][60]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][60]_srl32_n_6 ),
        .Q(\mem_reg[62][60]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][60]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][61]_mux 
       (.I0(\mem_reg[62][61]_srl32_n_5 ),
        .I1(\mem_reg[62][61]_srl32__0_n_5 ),
        .O(\mem_reg[62][61]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][61]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[62][61]_srl32_n_5 ),
        .Q31(\mem_reg[62][61]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][61]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][61]_srl32_n_6 ),
        .Q(\mem_reg[62][61]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][61]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][62]_mux 
       (.I0(\mem_reg[62][62]_srl32_n_5 ),
        .I1(\mem_reg[62][62]_srl32__0_n_5 ),
        .O(\mem_reg[62][62]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][62]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][62]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[62][62]_srl32_n_5 ),
        .Q31(\mem_reg[62][62]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][62]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][62]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][62]_srl32_n_6 ),
        .Q(\mem_reg[62][62]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][62]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][63]_mux 
       (.I0(\mem_reg[62][63]_srl32_n_5 ),
        .I1(\mem_reg[62][63]_srl32__0_n_5 ),
        .O(\mem_reg[62][63]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][63]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[62][63]_srl32_n_5 ),
        .Q31(\mem_reg[62][63]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][63]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][63]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][63]_srl32_n_6 ),
        .Q(\mem_reg[62][63]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][63]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][64]_mux 
       (.I0(\mem_reg[62][64]_srl32_n_5 ),
        .I1(\mem_reg[62][64]_srl32__0_n_5 ),
        .O(\mem_reg[62][64]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][64]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[62][64]_srl32_n_5 ),
        .Q31(\mem_reg[62][64]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][64]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][64]_srl32_n_6 ),
        .Q(\mem_reg[62][64]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][64]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][65]_mux 
       (.I0(\mem_reg[62][65]_srl32_n_5 ),
        .I1(\mem_reg[62][65]_srl32__0_n_5 ),
        .O(\mem_reg[62][65]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][65]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[62][65]_srl32_n_5 ),
        .Q31(\mem_reg[62][65]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][65]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][65]_srl32_n_6 ),
        .Q(\mem_reg[62][65]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][65]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][66]_mux 
       (.I0(\mem_reg[62][66]_srl32_n_5 ),
        .I1(\mem_reg[62][66]_srl32__0_n_5 ),
        .O(\mem_reg[62][66]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][66]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[62][66]_srl32_n_5 ),
        .Q31(\mem_reg[62][66]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][66]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][66]_srl32_n_6 ),
        .Q(\mem_reg[62][66]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][66]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][67]_mux 
       (.I0(\mem_reg[62][67]_srl32_n_5 ),
        .I1(\mem_reg[62][67]_srl32__0_n_5 ),
        .O(\mem_reg[62][67]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][67]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[62][67]_srl32_n_5 ),
        .Q31(\mem_reg[62][67]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][67]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][67]_srl32_n_6 ),
        .Q(\mem_reg[62][67]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][67]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][68]_mux 
       (.I0(\mem_reg[62][68]_srl32_n_5 ),
        .I1(\mem_reg[62][68]_srl32__0_n_5 ),
        .O(\mem_reg[62][68]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][68]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[62][68]_srl32_n_5 ),
        .Q31(\mem_reg[62][68]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][68]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][68]_srl32_n_6 ),
        .Q(\mem_reg[62][68]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][68]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][69]_mux 
       (.I0(\mem_reg[62][69]_srl32_n_5 ),
        .I1(\mem_reg[62][69]_srl32__0_n_5 ),
        .O(\mem_reg[62][69]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][69]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[62][69]_srl32_n_5 ),
        .Q31(\mem_reg[62][69]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][69]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][69]_srl32_n_6 ),
        .Q(\mem_reg[62][69]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][69]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][6]_mux 
       (.I0(\mem_reg[62][6]_srl32_n_5 ),
        .I1(\mem_reg[62][6]_srl32__0_n_5 ),
        .O(\mem_reg[62][6]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[62][6]_srl32_n_5 ),
        .Q31(\mem_reg[62][6]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][6]_srl32_n_6 ),
        .Q(\mem_reg[62][6]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][70]_mux 
       (.I0(\mem_reg[62][70]_srl32_n_5 ),
        .I1(\mem_reg[62][70]_srl32__0_n_5 ),
        .O(\mem_reg[62][70]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][70]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[62][70]_srl32_n_5 ),
        .Q31(\mem_reg[62][70]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][70]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][70]_srl32_n_6 ),
        .Q(\mem_reg[62][70]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][70]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][71]_mux 
       (.I0(\mem_reg[62][71]_srl32_n_5 ),
        .I1(\mem_reg[62][71]_srl32__0_n_5 ),
        .O(\mem_reg[62][71]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][71]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[62][71]_srl32_n_5 ),
        .Q31(\mem_reg[62][71]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][71]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][71]_srl32_n_6 ),
        .Q(\mem_reg[62][71]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][71]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][72]_mux 
       (.I0(\mem_reg[62][72]_srl32_n_5 ),
        .I1(\mem_reg[62][72]_srl32__0_n_5 ),
        .O(\mem_reg[62][72]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][72]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[62][72]_srl32_n_5 ),
        .Q31(\mem_reg[62][72]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][72]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][72]_srl32_n_6 ),
        .Q(\mem_reg[62][72]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][72]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][7]_mux 
       (.I0(\mem_reg[62][7]_srl32_n_5 ),
        .I1(\mem_reg[62][7]_srl32__0_n_5 ),
        .O(\mem_reg[62][7]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[62][7]_srl32_n_5 ),
        .Q31(\mem_reg[62][7]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][7]_srl32_n_6 ),
        .Q(\mem_reg[62][7]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][8]_mux 
       (.I0(\mem_reg[62][8]_srl32_n_5 ),
        .I1(\mem_reg[62][8]_srl32__0_n_5 ),
        .O(\mem_reg[62][8]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[62][8]_srl32_n_5 ),
        .Q31(\mem_reg[62][8]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][8]_srl32_n_6 ),
        .Q(\mem_reg[62][8]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][9]_mux 
       (.I0(\mem_reg[62][9]_srl32_n_5 ),
        .I1(\mem_reg[62][9]_srl32__0_n_5 ),
        .O(\mem_reg[62][9]_mux_n_5 ),
        .S(\dout_reg[72]_1 [5]));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][9]_srl32 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[62][9]_srl32_n_5 ),
        .Q31(\mem_reg[62][9]_srl32_n_6 ));
  (* srl_bus_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][9]_srl32__0 
       (.A(\dout_reg[72]_1 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][9]_srl32_n_6 ),
        .Q(\mem_reg[62][9]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][9]_srl32__0_Q31_UNCONNECTED ));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_7__0
       (.I0(Q[1]),
        .I1(p_8_in),
        .I2(push),
        .I3(in[72]),
        .O(S));
  LUT6 #(
    .INIT(64'h8000FFFF00000000)) 
    \state[0]_i_2 
       (.I0(fifo_valid),
        .I1(\dout_reg[72]_0 [72]),
        .I2(m_axi_gmem_WREADY),
        .I3(req_en1),
        .I4(flying_req_reg),
        .I5(data_en__5),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_store
   (wrsp_type,
    gmem_AWREADY,
    WVALID_Dummy,
    gmem_WREADY,
    gmem_BVALID,
    ursp_ready,
    AWVALID_Dummy,
    in,
    tmp_valid_reg_0,
    resp_ready__1,
    empty_n_reg,
    D,
    empty_n_reg_0,
    \tmp_len_reg[31]_0 ,
    ap_clk,
    ap_rst_n_inv,
    dout_vld_reg,
    mem_reg,
    data_buf,
    mem_reg_0,
    din,
    push_0,
    push,
    \raddr_reg_reg[0] ,
    AWREADY_Dummy,
    mOutPtr18_out,
    Q,
    last_resp,
    pop_1,
    need_wrsp,
    write_memory_U0_m_axi_gmem_BREADY,
    \ap_CS_fsm_reg[7] ,
    \mem_reg[67][69]_srl32__0 ,
    E);
  output wrsp_type;
  output gmem_AWREADY;
  output WVALID_Dummy;
  output gmem_WREADY;
  output gmem_BVALID;
  output ursp_ready;
  output AWVALID_Dummy;
  output [71:0]in;
  output [0:0]tmp_valid_reg_0;
  output resp_ready__1;
  output empty_n_reg;
  output [0:0]D;
  output empty_n_reg_0;
  output [67:0]\tmp_len_reg[31]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input dout_vld_reg;
  input mem_reg;
  input data_buf;
  input mem_reg_0;
  input [63:0]din;
  input push_0;
  input push;
  input \raddr_reg_reg[0] ;
  input AWREADY_Dummy;
  input mOutPtr18_out;
  input [0:0]Q;
  input last_resp;
  input pop_1;
  input need_wrsp;
  input write_memory_U0_m_axi_gmem_BREADY;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input [66:0]\mem_reg[67][69]_srl32__0 ;
  input [0:0]E;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire WVALID_Dummy;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_buf;
  wire [63:0]din;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_9;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wrsp_n_8;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire [71:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire mem_reg;
  wire [66:0]\mem_reg[67][69]_srl32__0 ;
  wire mem_reg_0;
  wire need_wrsp;
  wire next_wreq;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_19;
  wire p_0_out_carry_n_20;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_12_in;
  wire p_8_in;
  wire pop_1;
  wire push;
  wire push_0;
  wire push_1;
  wire push__0;
  wire [4:0]raddr_reg;
  wire \raddr_reg_reg[0] ;
  wire resp_ready__1;
  wire [31:3]tmp_len0;
  wire tmp_len0_carry_n_10;
  wire tmp_len0_carry_n_11;
  wire tmp_len0_carry_n_12;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire tmp_len0_carry_n_8;
  wire tmp_len0_carry_n_9;
  wire [67:0]\tmp_len_reg[31]_0 ;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire valid_length;
  wire [5:0]wreq_len;
  wire wreq_valid;
  wire write_memory_U0_m_axi_gmem_BREADY;
  wire wrsp_ready;
  wire wrsp_type;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [7:7]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized0 buff_wdata
       (.E(E),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_buf(data_buf),
        .din(din),
        .dout_vld_reg_0(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .gmem_WREADY(gmem_WREADY),
        .in(in),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .push_0(push_0),
        .\raddr_reg_reg[0] (\raddr_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[73]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .DI(fifo_wreq_n_87),
        .Q(raddr_reg),
        .S({fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12}),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[69] ({wreq_len,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86}),
        .\dout_reg[69]_0 ({fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93}),
        .full_n_reg_0(fifo_wreq_n_94),
        .gmem_AWREADY(gmem_AWREADY),
        .\mem_reg[67][69]_srl32__0 (\mem_reg[67][69]_srl32__0 ),
        .push(push),
        .push_0(push_1),
        .\raddr_reg[6]_0 ({p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19,p_0_out_carry_n_20}),
        .tmp_valid_reg(AWVALID_Dummy),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(fifo_wrsp_n_8),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(ursp_ready),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .pop_1(pop_1),
        .push(push_1),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(raddr_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,raddr_reg[4:1],fifo_wreq_n_87}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19,p_0_out_carry_n_20}),
        .S({1'b0,1'b0,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12}));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_79),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_78),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_77),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_76),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_75),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_74),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_73),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_len_reg[31]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_len_reg[31]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_len_reg[31]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_len_reg[31]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_len_reg[31]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_86),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_len_reg[31]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_len_reg[31]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_len_reg[31]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_len_reg[31]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_len_reg[31]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_len_reg[31]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_len_reg[31]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(\tmp_len_reg[31]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(\tmp_len_reg[31]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(\tmp_len_reg[31]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_85),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(\tmp_len_reg[31]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(\tmp_len_reg[31]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(\tmp_len_reg[31]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(\tmp_len_reg[31]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(\tmp_len_reg[31]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(\tmp_len_reg[31]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(\tmp_len_reg[31]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(\tmp_len_reg[31]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(\tmp_len_reg[31]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(\tmp_len_reg[31]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_84),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(\tmp_len_reg[31]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(\tmp_len_reg[31]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(\tmp_len_reg[31]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(\tmp_len_reg[31]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_83),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_82),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_81),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_80),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 tmp_len0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[7],tmp_len0_carry_n_6,tmp_len0_carry_n_7,tmp_len0_carry_n_8,tmp_len0_carry_n_9,tmp_len0_carry_n_10,tmp_len0_carry_n_11,tmp_len0_carry_n_12}),
        .DI({1'b0,wreq_len,1'b0}),
        .O({tmp_len0[31],tmp_len0[8:3],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b1,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,1'b1}));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[31]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[31]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[31]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[31]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[31]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[31]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_94),
        .Q(AWVALID_Dummy),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized2 user_resp
       (.E(fifo_wrsp_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(empty_n_reg),
        .gmem_BVALID(gmem_BVALID),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .pop_1(pop_1),
        .push__0(push__0),
        .ursp_ready(ursp_ready),
        .write_memory_U0_m_axi_gmem_BREADY(write_memory_U0_m_axi_gmem_BREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_throttle
   (AWREADY_Dummy_0,
    WREADY_Dummy,
    S,
    Q,
    m_axi_gmem_AWVALID,
    E,
    sel,
    \dout_reg[72] ,
    m_axi_gmem_WVALID,
    DI,
    empty_n_reg,
    ap_rst_n_inv_reg,
    \data_p1_reg[69] ,
    ap_rst_n_inv,
    ap_clk,
    \last_cnt_reg[0]_0 ,
    m_axi_gmem_AWREADY,
    \mOutPtr_reg[1] ,
    \len_cnt_reg[7] ,
    burst_valid,
    WVALID_Dummy,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    m_axi_gmem_WREADY,
    mem_reg,
    in,
    \dout_reg[71] ,
    D);
  output AWREADY_Dummy_0;
  output WREADY_Dummy;
  output [5:0]S;
  output [4:0]Q;
  output m_axi_gmem_AWVALID;
  output [0:0]E;
  output sel;
  output [72:0]\dout_reg[72] ;
  output m_axi_gmem_WVALID;
  output [0:0]DI;
  output empty_n_reg;
  output ap_rst_n_inv_reg;
  output [66:0]\data_p1_reg[69] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \last_cnt_reg[0]_0 ;
  input m_axi_gmem_AWREADY;
  input \mOutPtr_reg[1] ;
  input \len_cnt_reg[7] ;
  input burst_valid;
  input WVALID_Dummy;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input m_axi_gmem_WREADY;
  input mem_reg;
  input [66:0]in;
  input [71:0]\dout_reg[71] ;
  input [5:0]D;

  wire AWREADY_Dummy_0;
  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [4:0]Q;
  wire [5:0]S;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire burst_valid;
  wire data_fifo_n_85;
  wire data_fifo_n_9;
  wire [66:0]\data_p1_reg[69] ;
  wire \dout_reg[0] ;
  wire [71:0]\dout_reg[71] ;
  wire [72:0]\dout_reg[72] ;
  wire empty_n_reg;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire flying_req_reg_n_5;
  wire [66:0]in;
  wire \last_cnt[0]_i_1_n_5 ;
  wire [6:5]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire \len_cnt_reg[7] ;
  wire load_p2;
  wire \mOutPtr_reg[1] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire mem_reg;
  wire req_en1;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_70;
  wire req_fifo_n_71;
  wire req_fifo_n_72;
  wire req_fifo_n_73;
  wire req_fifo_n_74;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized6 data_fifo
       (.E(load_p2),
        .Q({last_cnt_reg,Q}),
        .S(S[0]),
        .WLAST_Dummy_reg(data_fifo_n_85),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg),
        .burst_valid(burst_valid),
        .\dout_reg[72] (\dout_reg[72] ),
        .dout_vld_reg_0(data_fifo_n_9),
        .empty_n_reg_0(empty_n_reg),
        .flying_req_reg(flying_req_reg_n_5),
        .full_n_reg_0(WREADY_Dummy),
        .full_n_reg_1(E),
        .in({\last_cnt_reg[0]_0 ,\dout_reg[71] }),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(mem_reg),
        .req_en1(req_en1),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_9),
        .Q(flying_req_reg_n_5),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(Q[0]),
        .O(\last_cnt[0]_i_1_n_5 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_85),
        .D(\last_cnt[0]_i_1_n_5 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_85),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_85),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_85),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_85),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[5] 
       (.C(ap_clk),
        .CE(data_fifo_n_85),
        .D(D[4]),
        .Q(last_cnt_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[6] 
       (.C(ap_clk),
        .CE(data_fifo_n_85),
        .D(D[5]),
        .Q(last_cnt_reg[6]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(last_cnt_reg[6]),
        .I1(last_cnt_reg[5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[4]),
        .I1(last_cnt_reg[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized5 req_fifo
       (.Q({req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72,req_fifo_n_73,req_fifo_n_74}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (\dout_reg[0] ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72,req_fifo_n_73,req_fifo_n_74}),
        .E(load_p2),
        .Q({last_cnt_reg,Q[4:1]}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[69]_0 (\data_p1_reg[69] ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .req_en1(req_en1),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_write
   (last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    ap_rst_n_inv_reg,
    m_axi_gmem_AWVALID,
    data_buf,
    E,
    dout_vld_reg,
    Q,
    \dout_reg[72] ,
    m_axi_gmem_WVALID,
    empty_n_reg,
    ap_rst_n_inv_reg_0,
    \data_p1_reg[69] ,
    ap_clk,
    ap_rst_n_inv,
    WVALID_Dummy,
    m_axi_gmem_AWREADY,
    push_0,
    mem_reg,
    AWVALID_Dummy,
    resp_ready__1,
    m_axi_gmem_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_gmem_BVALID,
    D,
    in,
    \data_p2_reg[3] );
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output ap_rst_n_inv_reg;
  output m_axi_gmem_AWVALID;
  output data_buf;
  output [0:0]E;
  output dout_vld_reg;
  output [0:0]Q;
  output [72:0]\dout_reg[72] ;
  output m_axi_gmem_WVALID;
  output empty_n_reg;
  output ap_rst_n_inv_reg_0;
  output [66:0]\data_p1_reg[69] ;
  input ap_clk;
  input ap_rst_n_inv;
  input WVALID_Dummy;
  input m_axi_gmem_AWREADY;
  input push_0;
  input mem_reg;
  input AWVALID_Dummy;
  input resp_ready__1;
  input m_axi_gmem_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_gmem_BVALID;
  input [67:0]D;
  input [71:0]in;
  input [0:0]\data_p2_reg[3] ;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [67:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire WLAST_Dummy_reg_n_5;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_5;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_rst_n_inv_reg_0;
  wire [63:3]awaddr_tmp0;
  wire [5:0]awlen_tmp;
  wire [8:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_5 ;
  wire [63:3]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[9]_i_10_n_5 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_3_n_5 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_4_n_5 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_5_n_5 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_6_n_5 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_7_n_5 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_8_n_5 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_9_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_12 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_9 ;
  wire [5:0]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.last_loop__4 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_5 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_5 ;
  wire \could_multi_bursts.loop_cnt[2]_i_3_n_5 ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[2] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_5 ;
  wire data_buf;
  wire [66:0]\data_p1_reg[69] ;
  wire [0:0]\data_p2_reg[3] ;
  wire [72:0]\dout_reg[72] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire \end_addr[10]_i_2_n_5 ;
  wire \end_addr[10]_i_3_n_5 ;
  wire \end_addr[10]_i_4_n_5 ;
  wire \end_addr[10]_i_5_n_5 ;
  wire \end_addr[10]_i_6_n_5 ;
  wire \end_addr[10]_i_7_n_5 ;
  wire \end_addr[10]_i_8_n_5 ;
  wire \end_addr[10]_i_9_n_5 ;
  wire \end_addr[18]_i_2_n_5 ;
  wire \end_addr[18]_i_3_n_5 ;
  wire \end_addr[18]_i_4_n_5 ;
  wire \end_addr[18]_i_5_n_5 ;
  wire \end_addr[18]_i_6_n_5 ;
  wire \end_addr[18]_i_7_n_5 ;
  wire \end_addr[18]_i_8_n_5 ;
  wire \end_addr[18]_i_9_n_5 ;
  wire \end_addr[26]_i_2_n_5 ;
  wire \end_addr[26]_i_3_n_5 ;
  wire \end_addr[26]_i_4_n_5 ;
  wire \end_addr[26]_i_5_n_5 ;
  wire \end_addr[26]_i_6_n_5 ;
  wire \end_addr[26]_i_7_n_5 ;
  wire \end_addr[26]_i_8_n_5 ;
  wire \end_addr[26]_i_9_n_5 ;
  wire \end_addr[34]_i_2_n_5 ;
  wire \end_addr[34]_i_3_n_5 ;
  wire \end_addr[34]_i_4_n_5 ;
  wire \end_addr[34]_i_5_n_5 ;
  wire \end_addr[34]_i_6_n_5 ;
  wire \end_addr_reg_n_5_[10] ;
  wire \end_addr_reg_n_5_[11] ;
  wire \end_addr_reg_n_5_[3] ;
  wire \end_addr_reg_n_5_[4] ;
  wire \end_addr_reg_n_5_[5] ;
  wire \end_addr_reg_n_5_[6] ;
  wire \end_addr_reg_n_5_[7] ;
  wire \end_addr_reg_n_5_[8] ;
  wire \end_addr_reg_n_5_[9] ;
  wire fifo_burst_n_11;
  wire fifo_burst_n_12;
  wire fifo_burst_n_14;
  wire fifo_burst_n_15;
  wire fifo_burst_n_16;
  wire fifo_burst_n_27;
  wire fifo_burst_n_28;
  wire fifo_burst_n_29;
  wire fifo_burst_n_8;
  wire fifo_burst_ready;
  wire fifo_resp_n_8;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_5;
  wire first_sect_carry__0_i_2_n_5;
  wire first_sect_carry__0_i_3_n_5;
  wire first_sect_carry__0_i_4_n_5;
  wire first_sect_carry__0_i_5_n_5;
  wire first_sect_carry__0_i_6_n_5;
  wire first_sect_carry__0_i_7_n_5;
  wire first_sect_carry__0_i_8_n_5;
  wire first_sect_carry__0_n_10;
  wire first_sect_carry__0_n_11;
  wire first_sect_carry__0_n_12;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__0_n_8;
  wire first_sect_carry__0_n_9;
  wire first_sect_carry__1_i_1_n_5;
  wire first_sect_carry__1_i_2_n_5;
  wire first_sect_carry__1_n_12;
  wire first_sect_carry_i_1_n_5;
  wire first_sect_carry_i_2_n_5;
  wire first_sect_carry_i_3_n_5;
  wire first_sect_carry_i_4_n_5;
  wire first_sect_carry_i_5_n_5;
  wire first_sect_carry_i_6_n_5;
  wire first_sect_carry_i_7_n_5;
  wire first_sect_carry_i_8_n_5;
  wire first_sect_carry_n_10;
  wire first_sect_carry_n_11;
  wire first_sect_carry_n_12;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire [71:0]in;
  wire [4:1]last_cnt_reg;
  wire [0:0]last_cnt_reg__0;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_5;
  wire last_sect_carry__0_i_1_n_5;
  wire last_sect_carry__0_i_2_n_5;
  wire last_sect_carry__0_i_3_n_5;
  wire last_sect_carry__0_i_4_n_5;
  wire last_sect_carry__0_i_5_n_5;
  wire last_sect_carry__0_i_6_n_5;
  wire last_sect_carry__0_i_7_n_5;
  wire last_sect_carry__0_i_8_n_5;
  wire last_sect_carry__0_n_10;
  wire last_sect_carry__0_n_11;
  wire last_sect_carry__0_n_12;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__0_n_8;
  wire last_sect_carry__0_n_9;
  wire last_sect_carry__1_n_12;
  wire last_sect_carry_i_1_n_5;
  wire last_sect_carry_i_2_n_5;
  wire last_sect_carry_i_3_n_5;
  wire last_sect_carry_i_4_n_5;
  wire last_sect_carry_i_5_n_5;
  wire last_sect_carry_i_6_n_5;
  wire last_sect_carry_i_7_n_5;
  wire last_sect_carry_i_8_n_5;
  wire last_sect_carry_n_10;
  wire last_sect_carry_n_11;
  wire last_sect_carry_n_12;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire \len_cnt[7]_i_5_n_5 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire mem_reg;
  wire need_wrsp;
  wire next_wreq;
  wire [7:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_1;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_19;
  wire p_0_out_carry_n_20;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_14_in;
  wire p_18_in;
  wire [8:3]p_1_in;
  wire [63:3]p_1_out;
  wire push;
  wire push_0;
  wire resp_ready__1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_186;
  wire rs_wreq_n_187;
  wire rs_wreq_n_188;
  wire rs_wreq_n_189;
  wire rs_wreq_n_19;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:3]sect_addr;
  wire \sect_addr_buf_reg_n_5_[10] ;
  wire \sect_addr_buf_reg_n_5_[11] ;
  wire \sect_addr_buf_reg_n_5_[12] ;
  wire \sect_addr_buf_reg_n_5_[13] ;
  wire \sect_addr_buf_reg_n_5_[14] ;
  wire \sect_addr_buf_reg_n_5_[15] ;
  wire \sect_addr_buf_reg_n_5_[16] ;
  wire \sect_addr_buf_reg_n_5_[17] ;
  wire \sect_addr_buf_reg_n_5_[18] ;
  wire \sect_addr_buf_reg_n_5_[19] ;
  wire \sect_addr_buf_reg_n_5_[20] ;
  wire \sect_addr_buf_reg_n_5_[21] ;
  wire \sect_addr_buf_reg_n_5_[22] ;
  wire \sect_addr_buf_reg_n_5_[23] ;
  wire \sect_addr_buf_reg_n_5_[24] ;
  wire \sect_addr_buf_reg_n_5_[25] ;
  wire \sect_addr_buf_reg_n_5_[26] ;
  wire \sect_addr_buf_reg_n_5_[27] ;
  wire \sect_addr_buf_reg_n_5_[28] ;
  wire \sect_addr_buf_reg_n_5_[29] ;
  wire \sect_addr_buf_reg_n_5_[30] ;
  wire \sect_addr_buf_reg_n_5_[31] ;
  wire \sect_addr_buf_reg_n_5_[32] ;
  wire \sect_addr_buf_reg_n_5_[33] ;
  wire \sect_addr_buf_reg_n_5_[34] ;
  wire \sect_addr_buf_reg_n_5_[35] ;
  wire \sect_addr_buf_reg_n_5_[36] ;
  wire \sect_addr_buf_reg_n_5_[37] ;
  wire \sect_addr_buf_reg_n_5_[38] ;
  wire \sect_addr_buf_reg_n_5_[39] ;
  wire \sect_addr_buf_reg_n_5_[3] ;
  wire \sect_addr_buf_reg_n_5_[40] ;
  wire \sect_addr_buf_reg_n_5_[41] ;
  wire \sect_addr_buf_reg_n_5_[42] ;
  wire \sect_addr_buf_reg_n_5_[43] ;
  wire \sect_addr_buf_reg_n_5_[44] ;
  wire \sect_addr_buf_reg_n_5_[45] ;
  wire \sect_addr_buf_reg_n_5_[46] ;
  wire \sect_addr_buf_reg_n_5_[47] ;
  wire \sect_addr_buf_reg_n_5_[48] ;
  wire \sect_addr_buf_reg_n_5_[49] ;
  wire \sect_addr_buf_reg_n_5_[4] ;
  wire \sect_addr_buf_reg_n_5_[50] ;
  wire \sect_addr_buf_reg_n_5_[51] ;
  wire \sect_addr_buf_reg_n_5_[52] ;
  wire \sect_addr_buf_reg_n_5_[53] ;
  wire \sect_addr_buf_reg_n_5_[54] ;
  wire \sect_addr_buf_reg_n_5_[55] ;
  wire \sect_addr_buf_reg_n_5_[56] ;
  wire \sect_addr_buf_reg_n_5_[57] ;
  wire \sect_addr_buf_reg_n_5_[58] ;
  wire \sect_addr_buf_reg_n_5_[59] ;
  wire \sect_addr_buf_reg_n_5_[5] ;
  wire \sect_addr_buf_reg_n_5_[60] ;
  wire \sect_addr_buf_reg_n_5_[61] ;
  wire \sect_addr_buf_reg_n_5_[62] ;
  wire \sect_addr_buf_reg_n_5_[63] ;
  wire \sect_addr_buf_reg_n_5_[6] ;
  wire \sect_addr_buf_reg_n_5_[7] ;
  wire \sect_addr_buf_reg_n_5_[8] ;
  wire \sect_addr_buf_reg_n_5_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_11;
  wire sect_cnt0_carry__0_n_12;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_11;
  wire sect_cnt0_carry__1_n_12;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_11;
  wire sect_cnt0_carry__2_n_12;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_10;
  wire sect_cnt0_carry__3_n_11;
  wire sect_cnt0_carry__3_n_12;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__3_n_8;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry__4_n_10;
  wire sect_cnt0_carry__4_n_11;
  wire sect_cnt0_carry__4_n_12;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__4_n_8;
  wire sect_cnt0_carry__4_n_9;
  wire sect_cnt0_carry__5_n_11;
  wire sect_cnt0_carry__5_n_12;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_11;
  wire sect_cnt0_carry_n_12;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_5_[0] ;
  wire \sect_cnt_reg_n_5_[10] ;
  wire \sect_cnt_reg_n_5_[11] ;
  wire \sect_cnt_reg_n_5_[12] ;
  wire \sect_cnt_reg_n_5_[13] ;
  wire \sect_cnt_reg_n_5_[14] ;
  wire \sect_cnt_reg_n_5_[15] ;
  wire \sect_cnt_reg_n_5_[16] ;
  wire \sect_cnt_reg_n_5_[17] ;
  wire \sect_cnt_reg_n_5_[18] ;
  wire \sect_cnt_reg_n_5_[19] ;
  wire \sect_cnt_reg_n_5_[1] ;
  wire \sect_cnt_reg_n_5_[20] ;
  wire \sect_cnt_reg_n_5_[21] ;
  wire \sect_cnt_reg_n_5_[22] ;
  wire \sect_cnt_reg_n_5_[23] ;
  wire \sect_cnt_reg_n_5_[24] ;
  wire \sect_cnt_reg_n_5_[25] ;
  wire \sect_cnt_reg_n_5_[26] ;
  wire \sect_cnt_reg_n_5_[27] ;
  wire \sect_cnt_reg_n_5_[28] ;
  wire \sect_cnt_reg_n_5_[29] ;
  wire \sect_cnt_reg_n_5_[2] ;
  wire \sect_cnt_reg_n_5_[30] ;
  wire \sect_cnt_reg_n_5_[31] ;
  wire \sect_cnt_reg_n_5_[32] ;
  wire \sect_cnt_reg_n_5_[33] ;
  wire \sect_cnt_reg_n_5_[34] ;
  wire \sect_cnt_reg_n_5_[35] ;
  wire \sect_cnt_reg_n_5_[36] ;
  wire \sect_cnt_reg_n_5_[37] ;
  wire \sect_cnt_reg_n_5_[38] ;
  wire \sect_cnt_reg_n_5_[39] ;
  wire \sect_cnt_reg_n_5_[3] ;
  wire \sect_cnt_reg_n_5_[40] ;
  wire \sect_cnt_reg_n_5_[41] ;
  wire \sect_cnt_reg_n_5_[42] ;
  wire \sect_cnt_reg_n_5_[43] ;
  wire \sect_cnt_reg_n_5_[44] ;
  wire \sect_cnt_reg_n_5_[45] ;
  wire \sect_cnt_reg_n_5_[46] ;
  wire \sect_cnt_reg_n_5_[47] ;
  wire \sect_cnt_reg_n_5_[48] ;
  wire \sect_cnt_reg_n_5_[49] ;
  wire \sect_cnt_reg_n_5_[4] ;
  wire \sect_cnt_reg_n_5_[50] ;
  wire \sect_cnt_reg_n_5_[51] ;
  wire \sect_cnt_reg_n_5_[5] ;
  wire \sect_cnt_reg_n_5_[6] ;
  wire \sect_cnt_reg_n_5_[7] ;
  wire \sect_cnt_reg_n_5_[8] ;
  wire \sect_cnt_reg_n_5_[9] ;
  wire \sect_len_buf[0]_i_1_n_5 ;
  wire \sect_len_buf[1]_i_1_n_5 ;
  wire \sect_len_buf[2]_i_1_n_5 ;
  wire \sect_len_buf[3]_i_1_n_5 ;
  wire \sect_len_buf[4]_i_1_n_5 ;
  wire \sect_len_buf[5]_i_1_n_5 ;
  wire \sect_len_buf[6]_i_1_n_5 ;
  wire \sect_len_buf[7]_i_1_n_5 ;
  wire \sect_len_buf[8]_i_2_n_5 ;
  wire \sect_len_buf_reg_n_5_[0] ;
  wire \sect_len_buf_reg_n_5_[1] ;
  wire \sect_len_buf_reg_n_5_[2] ;
  wire \sect_len_buf_reg_n_5_[3] ;
  wire \sect_len_buf_reg_n_5_[4] ;
  wire \sect_len_buf_reg_n_5_[5] ;
  wire \sect_len_buf_reg_n_5_[6] ;
  wire \sect_len_buf_reg_n_5_[7] ;
  wire \sect_len_buf_reg_n_5_[8] ;
  wire \start_addr_reg_n_5_[10] ;
  wire \start_addr_reg_n_5_[11] ;
  wire \start_addr_reg_n_5_[3] ;
  wire \start_addr_reg_n_5_[4] ;
  wire \start_addr_reg_n_5_[5] ;
  wire \start_addr_reg_n_5_[6] ;
  wire \start_addr_reg_n_5_[7] ;
  wire \start_addr_reg_n_5_[8] ;
  wire \start_addr_reg_n_5_[9] ;
  wire ursp_ready;
  wire wreq_handling_reg_n_5;
  wire wreq_throttle_n_10;
  wire wreq_throttle_n_11;
  wire wreq_throttle_n_12;
  wire wreq_throttle_n_7;
  wire wreq_throttle_n_8;
  wire wreq_throttle_n_9;
  wire wreq_throttle_n_95;
  wire wreq_valid;
  wire wrsp_type;
  wire [7:5]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[9]_i_2_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_29),
        .Q(WLAST_Dummy_reg_n_5),
        .R(ap_rst_n_inv));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_27),
        .Q(WVALID_Dummy_reg_n_5),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[3]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[4]),
        .Q(beat_len[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[5]),
        .Q(beat_len[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[6]),
        .Q(beat_len[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[7]),
        .Q(beat_len[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[8]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_61),
        .Q(beat_len[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_8),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_5 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[10] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[10]),
        .O(p_1_out[10]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[11] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[11]),
        .O(p_1_out[11]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[12] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[12]),
        .O(p_1_out[12]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[13] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[13]),
        .O(p_1_out[13]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[14] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[14]),
        .O(p_1_out[14]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[15] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[15]),
        .O(p_1_out[15]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[16] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[16]),
        .O(p_1_out[16]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[17] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[17]),
        .O(p_1_out[17]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[18] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[18]),
        .O(p_1_out[18]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[19] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[19]),
        .O(p_1_out[19]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[20] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[20]),
        .O(p_1_out[20]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[21] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[21]),
        .O(p_1_out[21]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[22] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[22]),
        .O(p_1_out[22]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[23] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[23]),
        .O(p_1_out[23]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[24] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[24]),
        .O(p_1_out[24]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[25] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[25]),
        .O(p_1_out[25]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[26] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[26]),
        .O(p_1_out[26]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[27] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[27]),
        .O(p_1_out[27]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[28] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[28]),
        .O(p_1_out[28]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[29] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[29]),
        .O(p_1_out[29]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[30] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[30]),
        .O(p_1_out[30]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[31] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[31]),
        .O(p_1_out[31]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[32] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[32]),
        .O(p_1_out[32]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[33] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[33]),
        .O(p_1_out[33]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[34] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[34]),
        .O(p_1_out[34]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[35] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[35]),
        .O(p_1_out[35]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[36] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[36]),
        .O(p_1_out[36]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[37] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[37]),
        .O(p_1_out[37]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[38] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[38]),
        .O(p_1_out[38]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[39] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[39]),
        .O(p_1_out[39]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[3]),
        .O(p_1_out[3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[40] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[40]),
        .O(p_1_out[40]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[41] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[41]),
        .O(p_1_out[41]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[42] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[42]),
        .O(p_1_out[42]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[43] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[43]),
        .O(p_1_out[43]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[44] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[44]),
        .O(p_1_out[44]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[45] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[45]),
        .O(p_1_out[45]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[46] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[46]),
        .O(p_1_out[46]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[47] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[47]),
        .O(p_1_out[47]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[48] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[48]),
        .O(p_1_out[48]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[49] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[49]),
        .O(p_1_out[49]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[4] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[4]),
        .O(p_1_out[4]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[50] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[50]),
        .O(p_1_out[50]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[51] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[51]),
        .O(p_1_out[51]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[52] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[52]),
        .O(p_1_out[52]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[53] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[53]),
        .O(p_1_out[53]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[54] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[54]),
        .O(p_1_out[54]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[55] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[55]),
        .O(p_1_out[55]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[56] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[56]),
        .O(p_1_out[56]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[57] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[57]),
        .O(p_1_out[57]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[58] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[58]),
        .O(p_1_out[58]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[59] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[59]),
        .O(p_1_out[59]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[5]),
        .O(p_1_out[5]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[60] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[60]),
        .O(p_1_out[60]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[61] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[61]),
        .O(p_1_out[61]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[62] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[62]),
        .O(p_1_out[62]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[63] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[63]),
        .O(p_1_out[63]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[6] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[6]),
        .O(p_1_out[6]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[7] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[7]),
        .O(p_1_out[7]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[8] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[8]),
        .O(p_1_out[8]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_5_[9] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I4(awaddr_tmp0[9]),
        .O(p_1_out[9]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \could_multi_bursts.awaddr_buf[9]_i_10 
       (.I0(\could_multi_bursts.awlen_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.awaddr_buf[9]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [9]),
        .I1(\could_multi_bursts.awaddr_buf[9]_i_10_n_5 ),
        .I2(\could_multi_bursts.awlen_buf [5]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[9]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [8]),
        .I1(\could_multi_bursts.awlen_buf [5]),
        .I2(\could_multi_bursts.awaddr_buf[9]_i_10_n_5 ),
        .O(\could_multi_bursts.awaddr_buf[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \could_multi_bursts.awaddr_buf[9]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [7]),
        .I1(\could_multi_bursts.awlen_buf [4]),
        .I2(\could_multi_bursts.awlen_buf [3]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [0]),
        .I5(\could_multi_bursts.awlen_buf [2]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[9]_i_6 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[9]_i_7 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[9]_i_8 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[9]_i_9 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_9_n_5 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_11 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\could_multi_bursts.awaddr_buf [11:10]}),
        .O(awaddr_tmp0[17:10]),
        .S(\could_multi_bursts.awaddr_buf [17:10]));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_11 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[25:18]),
        .S(\could_multi_bursts.awaddr_buf [25:18]));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[33]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_11 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[33:26]),
        .S(\could_multi_bursts.awaddr_buf [33:26]));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[41]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_11 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[41:34]),
        .S(\could_multi_bursts.awaddr_buf [41:34]));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[49]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_11 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[49:42]),
        .S(\could_multi_bursts.awaddr_buf [49:42]));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[57]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_11 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[57:50]),
        .S(\could_multi_bursts.awaddr_buf [57:50]));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED [7:5],\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_11 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED [7:6],awaddr_tmp0[63:58]}),
        .S({1'b0,1'b0,\could_multi_bursts.awaddr_buf [63:58]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[9]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_11 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_12 }),
        .DI({\could_multi_bursts.awaddr_buf [9:3],1'b0}),
        .O({awaddr_tmp0[9:3],\NLW_could_multi_bursts.awaddr_buf_reg[9]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[9]_i_3_n_5 ,\could_multi_bursts.awaddr_buf[9]_i_4_n_5 ,\could_multi_bursts.awaddr_buf[9]_i_5_n_5 ,\could_multi_bursts.awaddr_buf[9]_i_6_n_5 ,\could_multi_bursts.awaddr_buf[9]_i_7_n_5 ,\could_multi_bursts.awaddr_buf[9]_i_8_n_5 ,\could_multi_bursts.awaddr_buf[9]_i_9_n_5 ,1'b0}));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[4]),
        .Q(\could_multi_bursts.awlen_buf [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[5]),
        .Q(\could_multi_bursts.awlen_buf [5]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .O(\could_multi_bursts.loop_cnt[2]_i_3_n_5 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_3_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_28),
        .Q(\could_multi_bursts.sect_handling_reg_n_5 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_2 
       (.I0(rs_wreq_n_121),
        .I1(rs_wreq_n_61),
        .O(\end_addr[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_3 
       (.I0(rs_wreq_n_122),
        .I1(rs_wreq_n_61),
        .O(\end_addr[10]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_4 
       (.I0(rs_wreq_n_123),
        .I1(p_1_in[8]),
        .O(\end_addr[10]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_5 
       (.I0(rs_wreq_n_124),
        .I1(p_1_in[7]),
        .O(\end_addr[10]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_6 
       (.I0(rs_wreq_n_125),
        .I1(p_1_in[6]),
        .O(\end_addr[10]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_7 
       (.I0(rs_wreq_n_126),
        .I1(p_1_in[5]),
        .O(\end_addr[10]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_8 
       (.I0(rs_wreq_n_127),
        .I1(p_1_in[4]),
        .O(\end_addr[10]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_9 
       (.I0(rs_wreq_n_128),
        .I1(p_1_in[3]),
        .O(\end_addr[10]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_2 
       (.I0(rs_wreq_n_113),
        .I1(rs_wreq_n_61),
        .O(\end_addr[18]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_3 
       (.I0(rs_wreq_n_114),
        .I1(rs_wreq_n_61),
        .O(\end_addr[18]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_4 
       (.I0(rs_wreq_n_115),
        .I1(rs_wreq_n_61),
        .O(\end_addr[18]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_5 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_61),
        .O(\end_addr[18]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_6 
       (.I0(rs_wreq_n_117),
        .I1(rs_wreq_n_61),
        .O(\end_addr[18]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_7 
       (.I0(rs_wreq_n_118),
        .I1(rs_wreq_n_61),
        .O(\end_addr[18]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_8 
       (.I0(rs_wreq_n_119),
        .I1(rs_wreq_n_61),
        .O(\end_addr[18]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_9 
       (.I0(rs_wreq_n_120),
        .I1(rs_wreq_n_61),
        .O(\end_addr[18]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_2 
       (.I0(rs_wreq_n_105),
        .I1(rs_wreq_n_61),
        .O(\end_addr[26]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_3 
       (.I0(rs_wreq_n_106),
        .I1(rs_wreq_n_61),
        .O(\end_addr[26]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_4 
       (.I0(rs_wreq_n_107),
        .I1(rs_wreq_n_61),
        .O(\end_addr[26]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_5 
       (.I0(rs_wreq_n_108),
        .I1(rs_wreq_n_61),
        .O(\end_addr[26]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_6 
       (.I0(rs_wreq_n_109),
        .I1(rs_wreq_n_61),
        .O(\end_addr[26]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_7 
       (.I0(rs_wreq_n_110),
        .I1(rs_wreq_n_61),
        .O(\end_addr[26]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_8 
       (.I0(rs_wreq_n_111),
        .I1(rs_wreq_n_61),
        .O(\end_addr[26]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_9 
       (.I0(rs_wreq_n_112),
        .I1(rs_wreq_n_61),
        .O(\end_addr[26]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[34]_i_2 
       (.I0(rs_wreq_n_100),
        .I1(rs_wreq_n_61),
        .O(\end_addr[34]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[34]_i_3 
       (.I0(rs_wreq_n_101),
        .I1(rs_wreq_n_61),
        .O(\end_addr[34]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[34]_i_4 
       (.I0(rs_wreq_n_102),
        .I1(rs_wreq_n_61),
        .O(\end_addr[34]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[34]_i_5 
       (.I0(rs_wreq_n_103),
        .I1(rs_wreq_n_61),
        .O(\end_addr[34]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[34]_i_6 
       (.I0(rs_wreq_n_104),
        .I1(rs_wreq_n_61),
        .O(\end_addr[34]_i_6_n_5 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_182),
        .Q(\end_addr_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_181),
        .Q(\end_addr_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_180),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_179),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_178),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_177),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_176),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_175),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_189),
        .Q(\end_addr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_143),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_188),
        .Q(\end_addr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_142),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_141),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_187),
        .Q(\end_addr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_186),
        .Q(\end_addr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_185),
        .Q(\end_addr_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_184),
        .Q(\end_addr_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_183),
        .Q(\end_addr_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(first_sect),
        .E(fifo_burst_n_14),
        .Q(wreq_valid),
        .SR(fifo_burst_n_11),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_n_5),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_5),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_29),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg),
        .ap_rst_n_inv_reg_0(fifo_burst_n_16),
        .burst_valid(burst_valid),
        .\could_multi_bursts.awlen_buf_reg[5] ({\sect_len_buf_reg_n_5_[8] ,\sect_len_buf_reg_n_5_[7] ,\sect_len_buf_reg_n_5_[6] ,\sect_len_buf_reg_n_5_[5] ,\sect_len_buf_reg_n_5_[4] ,\sect_len_buf_reg_n_5_[3] ,\sect_len_buf_reg_n_5_[2] ,\sect_len_buf_reg_n_5_[1] ,\sect_len_buf_reg_n_5_[0] }),
        .\could_multi_bursts.awlen_buf_reg[5]_0 ({\could_multi_bursts.loop_cnt_reg_n_5_[2] ,\could_multi_bursts.loop_cnt_reg_n_5_[1] ,\could_multi_bursts.loop_cnt_reg_n_5_[0] }),
        .\could_multi_bursts.last_loop__4 (\could_multi_bursts.last_loop__4 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_8),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_burst_n_12),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_burst_n_15),
        .\could_multi_bursts.sect_handling_reg_2 (p_14_in),
        .\could_multi_bursts.sect_handling_reg_3 (fifo_burst_n_28),
        .\could_multi_bursts.sect_handling_reg_4 (wreq_handling_reg_n_5),
        .data_buf(data_buf),
        .\dout_reg[0] (p_18_in),
        .\dout_reg[0]_0 (len_cnt_reg),
        .dout_vld_reg_0(E),
        .dout_vld_reg_1(dout_vld_reg),
        .dout_vld_reg_2(fifo_burst_n_27),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.sect_handling_reg_n_5 ),
        .\mOutPtr_reg[0]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_5 ),
        .\mOutPtr_reg[0]_2 (mem_reg),
        .next_wreq(next_wreq),
        .push_0(push_0),
        .sel(push),
        .\start_addr_reg[63] (last_sect));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1_2 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_8),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_5 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_5 ),
        .\could_multi_bursts.last_loop__4 (\could_multi_bursts.last_loop__4 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0] (last_sect_buf_reg_n_5),
        .dout_vld_reg_0(need_wrsp),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .resp_ready__1(resp_ready__1),
        .sel(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7,first_sect_carry_n_8,first_sect_carry_n_9,first_sect_carry_n_10,first_sect_carry_n_11,first_sect_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1_n_5,first_sect_carry_i_2_n_5,first_sect_carry_i_3_n_5,first_sect_carry_i_4_n_5,first_sect_carry_i_5_n_5,first_sect_carry_i_6_n_5,first_sect_carry_i_7_n_5,first_sect_carry_i_8_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_5),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7,first_sect_carry__0_n_8,first_sect_carry__0_n_9,first_sect_carry__0_n_10,first_sect_carry__0_n_11,first_sect_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1_n_5,first_sect_carry__0_i_2_n_5,first_sect_carry__0_i_3_n_5,first_sect_carry__0_i_4_n_5,first_sect_carry__0_i_5_n_5,first_sect_carry__0_i_6_n_5,first_sect_carry__0_i_7_n_5,first_sect_carry__0_i_8_n_5}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_5_[46] ),
        .I1(p_0_in_1[46]),
        .I2(\sect_cnt_reg_n_5_[45] ),
        .I3(p_0_in_1[45]),
        .I4(p_0_in_1[47]),
        .I5(\sect_cnt_reg_n_5_[47] ),
        .O(first_sect_carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_5_[43] ),
        .I1(p_0_in_1[43]),
        .I2(\sect_cnt_reg_n_5_[42] ),
        .I3(p_0_in_1[42]),
        .I4(p_0_in_1[44]),
        .I5(\sect_cnt_reg_n_5_[44] ),
        .O(first_sect_carry__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_5_[40] ),
        .I1(p_0_in_1[40]),
        .I2(\sect_cnt_reg_n_5_[39] ),
        .I3(p_0_in_1[39]),
        .I4(p_0_in_1[41]),
        .I5(\sect_cnt_reg_n_5_[41] ),
        .O(first_sect_carry__0_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_5_[37] ),
        .I1(p_0_in_1[37]),
        .I2(\sect_cnt_reg_n_5_[36] ),
        .I3(p_0_in_1[36]),
        .I4(p_0_in_1[38]),
        .I5(\sect_cnt_reg_n_5_[38] ),
        .O(first_sect_carry__0_i_4_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5
       (.I0(\sect_cnt_reg_n_5_[34] ),
        .I1(p_0_in_1[34]),
        .I2(\sect_cnt_reg_n_5_[33] ),
        .I3(p_0_in_1[33]),
        .I4(p_0_in_1[35]),
        .I5(\sect_cnt_reg_n_5_[35] ),
        .O(first_sect_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6
       (.I0(\sect_cnt_reg_n_5_[31] ),
        .I1(p_0_in_1[31]),
        .I2(\sect_cnt_reg_n_5_[30] ),
        .I3(p_0_in_1[30]),
        .I4(p_0_in_1[32]),
        .I5(\sect_cnt_reg_n_5_[32] ),
        .O(first_sect_carry__0_i_6_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7
       (.I0(\sect_cnt_reg_n_5_[28] ),
        .I1(p_0_in_1[28]),
        .I2(\sect_cnt_reg_n_5_[27] ),
        .I3(p_0_in_1[27]),
        .I4(p_0_in_1[29]),
        .I5(\sect_cnt_reg_n_5_[29] ),
        .O(first_sect_carry__0_i_7_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8
       (.I0(\sect_cnt_reg_n_5_[25] ),
        .I1(p_0_in_1[25]),
        .I2(\sect_cnt_reg_n_5_[24] ),
        .I3(p_0_in_1[24]),
        .I4(p_0_in_1[26]),
        .I5(\sect_cnt_reg_n_5_[26] ),
        .O(first_sect_carry__0_i_8_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1_n_5,first_sect_carry__1_i_2_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_1[51]),
        .I1(\sect_cnt_reg_n_5_[51] ),
        .O(first_sect_carry__1_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_5_[49] ),
        .I1(p_0_in_1[49]),
        .I2(\sect_cnt_reg_n_5_[48] ),
        .I3(p_0_in_1[48]),
        .I4(p_0_in_1[50]),
        .I5(\sect_cnt_reg_n_5_[50] ),
        .O(first_sect_carry__1_i_2_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_5_[22] ),
        .I1(p_0_in_1[22]),
        .I2(\sect_cnt_reg_n_5_[21] ),
        .I3(p_0_in_1[21]),
        .I4(p_0_in_1[23]),
        .I5(\sect_cnt_reg_n_5_[23] ),
        .O(first_sect_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_5_[19] ),
        .I1(p_0_in_1[19]),
        .I2(\sect_cnt_reg_n_5_[18] ),
        .I3(p_0_in_1[18]),
        .I4(p_0_in_1[20]),
        .I5(\sect_cnt_reg_n_5_[20] ),
        .O(first_sect_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_5_[16] ),
        .I1(p_0_in_1[16]),
        .I2(\sect_cnt_reg_n_5_[15] ),
        .I3(p_0_in_1[15]),
        .I4(p_0_in_1[17]),
        .I5(\sect_cnt_reg_n_5_[17] ),
        .O(first_sect_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_5_[13] ),
        .I1(p_0_in_1[13]),
        .I2(\sect_cnt_reg_n_5_[12] ),
        .I3(p_0_in_1[12]),
        .I4(p_0_in_1[14]),
        .I5(\sect_cnt_reg_n_5_[14] ),
        .O(first_sect_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5
       (.I0(\sect_cnt_reg_n_5_[10] ),
        .I1(p_0_in_1[10]),
        .I2(\sect_cnt_reg_n_5_[9] ),
        .I3(p_0_in_1[9]),
        .I4(p_0_in_1[11]),
        .I5(\sect_cnt_reg_n_5_[11] ),
        .O(first_sect_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6
       (.I0(\sect_cnt_reg_n_5_[7] ),
        .I1(p_0_in_1[7]),
        .I2(\sect_cnt_reg_n_5_[6] ),
        .I3(p_0_in_1[6]),
        .I4(p_0_in_1[8]),
        .I5(\sect_cnt_reg_n_5_[8] ),
        .O(first_sect_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7
       (.I0(\sect_cnt_reg_n_5_[4] ),
        .I1(p_0_in_1[4]),
        .I2(\sect_cnt_reg_n_5_[3] ),
        .I3(p_0_in_1[3]),
        .I4(p_0_in_1[5]),
        .I5(\sect_cnt_reg_n_5_[5] ),
        .O(first_sect_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8
       (.I0(\sect_cnt_reg_n_5_[1] ),
        .I1(p_0_in_1[1]),
        .I2(\sect_cnt_reg_n_5_[0] ),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .I5(\sect_cnt_reg_n_5_[2] ),
        .O(first_sect_carry_i_8_n_5));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_5),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7,last_sect_carry_n_8,last_sect_carry_n_9,last_sect_carry_n_10,last_sect_carry_n_11,last_sect_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1_n_5,last_sect_carry_i_2_n_5,last_sect_carry_i_3_n_5,last_sect_carry_i_4_n_5,last_sect_carry_i_5_n_5,last_sect_carry_i_6_n_5,last_sect_carry_i_7_n_5,last_sect_carry_i_8_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_5),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7,last_sect_carry__0_n_8,last_sect_carry__0_n_9,last_sect_carry__0_n_10,last_sect_carry__0_n_11,last_sect_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1_n_5,last_sect_carry__0_i_2_n_5,last_sect_carry__0_i_3_n_5,last_sect_carry__0_i_4_n_5,last_sect_carry__0_i_5_n_5,last_sect_carry__0_i_6_n_5,last_sect_carry__0_i_7_n_5,last_sect_carry__0_i_8_n_5}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_5_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_5_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_5_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_5_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_5_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_5_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_5_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_5_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_5_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__0_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_5_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_5_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_5_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__0_i_4_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5
       (.I0(\sect_cnt_reg_n_5_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_5_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_5_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6
       (.I0(\sect_cnt_reg_n_5_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_5_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_5_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__0_i_6_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7
       (.I0(\sect_cnt_reg_n_5_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_5_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_5_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__0_i_7_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8
       (.I0(\sect_cnt_reg_n_5_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_5_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_5_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__0_i_8_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],last_sect,last_sect_carry__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rs_wreq_n_6,rs_wreq_n_7}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_5_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_5_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_5_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_5_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_5_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_5_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_5_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_5_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_5_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_5_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_5_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_5_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5
       (.I0(\sect_cnt_reg_n_5_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_5_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_5_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6
       (.I0(\sect_cnt_reg_n_5_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_5_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_5_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7
       (.I0(\sect_cnt_reg_n_5_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_5_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_5_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8
       (.I0(\sect_cnt_reg_n_5_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_5_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_5_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_8_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_5_n_5 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_5_n_5 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_5 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_5_n_5 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_16));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_16));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(last_cnt_reg__0),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,last_cnt_reg,wreq_throttle_n_95}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19,p_0_out_carry_n_20}),
        .S({1'b0,1'b0,wreq_throttle_n_7,wreq_throttle_n_8,wreq_throttle_n_9,wreq_throttle_n_10,wreq_throttle_n_11,wreq_throttle_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57,rs_wreq_n_58,rs_wreq_n_59,rs_wreq_n_60}),
        .Q(p_0_in0_in[51:48]),
        .S({rs_wreq_n_6,rs_wreq_n_7}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[63]_0 ({rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185,rs_wreq_n_186,rs_wreq_n_187,rs_wreq_n_188,rs_wreq_n_189}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_61,p_1_in,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128}),
        .\data_p2_reg[3]_0 (\data_p2_reg[3] ),
        .\data_p2_reg[73]_0 (D),
        .\end_addr_reg[10] ({\end_addr[10]_i_2_n_5 ,\end_addr[10]_i_3_n_5 ,\end_addr[10]_i_4_n_5 ,\end_addr[10]_i_5_n_5 ,\end_addr[10]_i_6_n_5 ,\end_addr[10]_i_7_n_5 ,\end_addr[10]_i_8_n_5 ,\end_addr[10]_i_9_n_5 }),
        .\end_addr_reg[18] ({\end_addr[18]_i_2_n_5 ,\end_addr[18]_i_3_n_5 ,\end_addr[18]_i_4_n_5 ,\end_addr[18]_i_5_n_5 ,\end_addr[18]_i_6_n_5 ,\end_addr[18]_i_7_n_5 ,\end_addr[18]_i_8_n_5 ,\end_addr[18]_i_9_n_5 }),
        .\end_addr_reg[26] ({\end_addr[26]_i_2_n_5 ,\end_addr[26]_i_3_n_5 ,\end_addr[26]_i_4_n_5 ,\end_addr[26]_i_5_n_5 ,\end_addr[26]_i_6_n_5 ,\end_addr[26]_i_7_n_5 ,\end_addr[26]_i_8_n_5 ,\end_addr[26]_i_9_n_5 }),
        .\end_addr_reg[34] ({\end_addr[34]_i_2_n_5 ,\end_addr[34]_i_3_n_5 ,\end_addr[34]_i_4_n_5 ,\end_addr[34]_i_5_n_5 ,\end_addr[34]_i_6_n_5 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_5_[51] ,\sect_cnt_reg_n_5_[50] ,\sect_cnt_reg_n_5_[49] ,\sect_cnt_reg_n_5_[48] ,\sect_cnt_reg_n_5_[0] }),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\state_reg[0]_0 (wreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_5_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_5_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_1[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_1[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_1[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_1[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_1[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_1[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_1[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_1[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[27] ),
        .O(sect_addr[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_5_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_1[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_1[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_1[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_1[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_1[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_1[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_1[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_1[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_1[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_1[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_5_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_1[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_1[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_1[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_1[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_1[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_1[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_1[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_1[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_1[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_1[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_5_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_1[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_1[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_1[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in_1[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_5_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_5_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_5_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_5_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_5_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_5_[10] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_5_[11] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_5_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_5_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_5_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_5_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_5_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_5_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_5_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_5_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_5_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_5_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_5_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_5_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_5_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_5_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_5_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_5_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_5_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_5_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_5_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_5_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_5_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_5_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_5_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_5_[3] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_5_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_5_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_5_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_5_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_5_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_5_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_5_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_5_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_5_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_5_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_5_[4] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_5_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_5_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_5_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_5_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_5_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_5_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_5_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_5_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_5_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_5_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_5_[5] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_5_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_5_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_5_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_5_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_5_[6] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_5_[7] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_5_[8] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_5_[9] ),
        .R(fifo_burst_n_11));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_5_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11,sect_cnt0_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_5_[8] ,\sect_cnt_reg_n_5_[7] ,\sect_cnt_reg_n_5_[6] ,\sect_cnt_reg_n_5_[5] ,\sect_cnt_reg_n_5_[4] ,\sect_cnt_reg_n_5_[3] ,\sect_cnt_reg_n_5_[2] ,\sect_cnt_reg_n_5_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11,sect_cnt0_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_5_[16] ,\sect_cnt_reg_n_5_[15] ,\sect_cnt_reg_n_5_[14] ,\sect_cnt_reg_n_5_[13] ,\sect_cnt_reg_n_5_[12] ,\sect_cnt_reg_n_5_[11] ,\sect_cnt_reg_n_5_[10] ,\sect_cnt_reg_n_5_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11,sect_cnt0_carry__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S({\sect_cnt_reg_n_5_[24] ,\sect_cnt_reg_n_5_[23] ,\sect_cnt_reg_n_5_[22] ,\sect_cnt_reg_n_5_[21] ,\sect_cnt_reg_n_5_[20] ,\sect_cnt_reg_n_5_[19] ,\sect_cnt_reg_n_5_[18] ,\sect_cnt_reg_n_5_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11,sect_cnt0_carry__2_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S({\sect_cnt_reg_n_5_[32] ,\sect_cnt_reg_n_5_[31] ,\sect_cnt_reg_n_5_[30] ,\sect_cnt_reg_n_5_[29] ,\sect_cnt_reg_n_5_[28] ,\sect_cnt_reg_n_5_[27] ,\sect_cnt_reg_n_5_[26] ,\sect_cnt_reg_n_5_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7,sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9,sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11,sect_cnt0_carry__3_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S({\sect_cnt_reg_n_5_[40] ,\sect_cnt_reg_n_5_[39] ,\sect_cnt_reg_n_5_[38] ,\sect_cnt_reg_n_5_[37] ,\sect_cnt_reg_n_5_[36] ,\sect_cnt_reg_n_5_[35] ,\sect_cnt_reg_n_5_[34] ,\sect_cnt_reg_n_5_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_5),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7,sect_cnt0_carry__4_n_8,sect_cnt0_carry__4_n_9,sect_cnt0_carry__4_n_10,sect_cnt0_carry__4_n_11,sect_cnt0_carry__4_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S({\sect_cnt_reg_n_5_[48] ,\sect_cnt_reg_n_5_[47] ,\sect_cnt_reg_n_5_[46] ,\sect_cnt_reg_n_5_[45] ,\sect_cnt_reg_n_5_[44] ,\sect_cnt_reg_n_5_[43] ,\sect_cnt_reg_n_5_[42] ,\sect_cnt_reg_n_5_[41] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_11,sect_cnt0_carry__5_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_5_[51] ,\sect_cnt_reg_n_5_[50] ,\sect_cnt_reg_n_5_[49] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_60),
        .Q(\sect_cnt_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_5_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_5_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_5_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_5_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_59),
        .Q(\sect_cnt_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_5_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_5_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_5_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_5_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_5_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_5_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_5_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_5_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_5_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_58),
        .Q(\sect_cnt_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_5_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_5_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_5_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_5_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_5_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_5_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_5_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_5_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_5_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_5_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_57),
        .Q(\sect_cnt_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_5_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_5_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_5_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_5_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_5_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_5_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_5_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_5_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_5_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_5_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_56),
        .Q(\sect_cnt_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_5_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_5_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_5_[3] ),
        .I2(\end_addr_reg_n_5_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_5_[4] ),
        .I2(\end_addr_reg_n_5_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_5_[5] ),
        .I2(\end_addr_reg_n_5_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_5_[6] ),
        .I2(\end_addr_reg_n_5_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_5_[7] ),
        .I2(\end_addr_reg_n_5_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_5_[8] ),
        .I2(\end_addr_reg_n_5_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_5_[9] ),
        .I2(\end_addr_reg_n_5_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_5_[10] ),
        .I2(\end_addr_reg_n_5_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_2 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_5_[11] ),
        .I2(\end_addr_reg_n_5_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_2_n_5 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[0]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[1]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[2]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[3]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[4]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[5]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[6]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[7]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[8]_i_2_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_121),
        .Q(\start_addr_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_120),
        .Q(\start_addr_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_119),
        .Q(p_0_in_1[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(p_0_in_1[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(p_0_in_1[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(p_0_in_1[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(p_0_in_1[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(p_0_in_1[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(p_0_in_1[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(p_0_in_1[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(p_0_in_1[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(p_0_in_1[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in_1[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in_1[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in_1[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in_1[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in_1[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in_1[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in_1[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in_1[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in_1[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in_1[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in_1[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in_1[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in_1[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in_1[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in_1[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_94),
        .Q(p_0_in_1[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_93),
        .Q(p_0_in_1[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_92),
        .Q(p_0_in_1[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(\start_addr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_91),
        .Q(p_0_in_1[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_90),
        .Q(p_0_in_1[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_89),
        .Q(p_0_in_1[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_88),
        .Q(p_0_in_1[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_87),
        .Q(p_0_in_1[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_86),
        .Q(p_0_in_1[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_85),
        .Q(p_0_in_1[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_84),
        .Q(p_0_in_1[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_83),
        .Q(p_0_in_1[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_82),
        .Q(p_0_in_1[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_127),
        .Q(\start_addr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_81),
        .Q(p_0_in_1[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_80),
        .Q(p_0_in_1[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_79),
        .Q(p_0_in_1[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_78),
        .Q(p_0_in_1[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_77),
        .Q(p_0_in_1[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_76),
        .Q(p_0_in_1[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_75),
        .Q(p_0_in_1[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_74),
        .Q(p_0_in_1[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_73),
        .Q(p_0_in_1[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_72),
        .Q(p_0_in_1[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_126),
        .Q(\start_addr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_71),
        .Q(p_0_in_1[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_70),
        .Q(p_0_in_1[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_69),
        .Q(p_0_in_1[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_68),
        .Q(p_0_in_1[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(\start_addr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(\start_addr_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_123),
        .Q(\start_addr_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_122),
        .Q(\start_addr_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_15),
        .Q(wreq_handling_reg_n_5),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18,p_0_out_carry_n_19,p_0_out_carry_n_20}),
        .DI(wreq_throttle_n_95),
        .E(p_18_in),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .S({wreq_throttle_n_7,wreq_throttle_n_8,wreq_throttle_n_9,wreq_throttle_n_10,wreq_throttle_n_11,wreq_throttle_n_12}),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(ap_rst_n_inv_reg_0),
        .burst_valid(burst_valid),
        .\data_p1_reg[69] (\data_p1_reg[69] ),
        .\dout_reg[0] (\could_multi_bursts.sect_handling_reg_n_5 ),
        .\dout_reg[71] (in),
        .\dout_reg[72] (\dout_reg[72] ),
        .empty_n_reg(empty_n_reg),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[0]_0 (WLAST_Dummy_reg_n_5),
        .\len_cnt_reg[7] (WVALID_Dummy_reg_n_5),
        .\mOutPtr_reg[1] (\could_multi_bursts.AWVALID_Dummy_reg_n_5 ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(mem_reg),
        .sel(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_read_stream
   (\B_V_data_1_state_reg[1] ,
    Q,
    E,
    ap_done_reg,
    \count_0_data_reg_reg[63]_0 ,
    int_isr8_out,
    in,
    D,
    \circular_0_data_reg_reg[63]_0 ,
    ap_rst_n_inv_reg,
    full_n_reg,
    full_n_reg_0,
    WEBWE,
    push,
    ap_sync_read_stream_U0_ap_ready,
    \local_data_data_V_2_reg_307_reg[63] ,
    \written_1_data_reg_reg[63]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg_reg_0,
    written_1_vld_reg_reg_0,
    ap_start,
    fifo_count_full_n,
    gmem_BVALID,
    ap_done_reg_reg_1,
    ap_done_reg_0,
    \int_isr_reg[0] ,
    fifo_data_out_full_n,
    s_axis_TVALID,
    \ap_CS_fsm_reg[1]_0 ,
    circular_c_full_n,
    count_c_full_n,
    \mOutPtr_reg[8] ,
    \flush_0_data_reg_reg[63]_0 ,
    \flush_0_data_reg_reg[63]_1 ,
    \count_0_data_reg_reg[63]_1 ,
    \circular_0_data_reg_reg[63]_1 ,
    s_axis_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output [2:0]Q;
  output [0:0]E;
  output ap_done_reg;
  output [63:0]\count_0_data_reg_reg[63]_0 ;
  output int_isr8_out;
  output [5:0]in;
  output [0:0]D;
  output [63:0]\circular_0_data_reg_reg[63]_0 ;
  output ap_rst_n_inv_reg;
  output [0:0]full_n_reg;
  output full_n_reg_0;
  output [0:0]WEBWE;
  output push;
  output ap_sync_read_stream_U0_ap_ready;
  output [63:0]\local_data_data_V_2_reg_307_reg[63] ;
  output [63:0]\written_1_data_reg_reg[63]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg_reg_0;
  input written_1_vld_reg_reg_0;
  input ap_start;
  input fifo_count_full_n;
  input gmem_BVALID;
  input [0:0]ap_done_reg_reg_1;
  input ap_done_reg_0;
  input [0:0]\int_isr_reg[0] ;
  input fifo_data_out_full_n;
  input s_axis_TVALID;
  input \ap_CS_fsm_reg[1]_0 ;
  input circular_c_full_n;
  input count_c_full_n;
  input \mOutPtr_reg[8] ;
  input [0:0]\flush_0_data_reg_reg[63]_0 ;
  input [63:0]\flush_0_data_reg_reg[63]_1 ;
  input [63:0]\count_0_data_reg_reg[63]_1 ;
  input [63:0]\circular_0_data_reg_reg[63]_1 ;
  input [63:0]s_axis_TDATA;

  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_reg_0;
  wire [0:0]ap_done_reg_reg_1;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_start;
  wire ap_sync_read_stream_U0_ap_ready;
  wire [4:0]burst_ctr_loc_fu_80;
  wire burst_ctr_loc_fu_800;
  wire [63:0]\circular_0_data_reg_reg[63]_0 ;
  wire [63:0]\circular_0_data_reg_reg[63]_1 ;
  wire circular_c_full_n;
  wire [63:0]\count_0_data_reg_reg[63]_0 ;
  wire [63:0]\count_0_data_reg_reg[63]_1 ;
  wire count_c_full_n;
  wire fifo_count_full_n;
  wire fifo_data_out_full_n;
  wire [0:0]\flush_0_data_reg_reg[63]_0 ;
  wire [63:0]\flush_0_data_reg_reg[63]_1 ;
  wire \flush_0_data_reg_reg_n_5_[0] ;
  wire \flush_0_data_reg_reg_n_5_[10] ;
  wire \flush_0_data_reg_reg_n_5_[11] ;
  wire \flush_0_data_reg_reg_n_5_[12] ;
  wire \flush_0_data_reg_reg_n_5_[13] ;
  wire \flush_0_data_reg_reg_n_5_[14] ;
  wire \flush_0_data_reg_reg_n_5_[15] ;
  wire \flush_0_data_reg_reg_n_5_[16] ;
  wire \flush_0_data_reg_reg_n_5_[17] ;
  wire \flush_0_data_reg_reg_n_5_[18] ;
  wire \flush_0_data_reg_reg_n_5_[19] ;
  wire \flush_0_data_reg_reg_n_5_[1] ;
  wire \flush_0_data_reg_reg_n_5_[20] ;
  wire \flush_0_data_reg_reg_n_5_[21] ;
  wire \flush_0_data_reg_reg_n_5_[22] ;
  wire \flush_0_data_reg_reg_n_5_[23] ;
  wire \flush_0_data_reg_reg_n_5_[24] ;
  wire \flush_0_data_reg_reg_n_5_[25] ;
  wire \flush_0_data_reg_reg_n_5_[26] ;
  wire \flush_0_data_reg_reg_n_5_[27] ;
  wire \flush_0_data_reg_reg_n_5_[28] ;
  wire \flush_0_data_reg_reg_n_5_[29] ;
  wire \flush_0_data_reg_reg_n_5_[2] ;
  wire \flush_0_data_reg_reg_n_5_[30] ;
  wire \flush_0_data_reg_reg_n_5_[31] ;
  wire \flush_0_data_reg_reg_n_5_[32] ;
  wire \flush_0_data_reg_reg_n_5_[33] ;
  wire \flush_0_data_reg_reg_n_5_[34] ;
  wire \flush_0_data_reg_reg_n_5_[35] ;
  wire \flush_0_data_reg_reg_n_5_[36] ;
  wire \flush_0_data_reg_reg_n_5_[37] ;
  wire \flush_0_data_reg_reg_n_5_[38] ;
  wire \flush_0_data_reg_reg_n_5_[39] ;
  wire \flush_0_data_reg_reg_n_5_[3] ;
  wire \flush_0_data_reg_reg_n_5_[40] ;
  wire \flush_0_data_reg_reg_n_5_[41] ;
  wire \flush_0_data_reg_reg_n_5_[42] ;
  wire \flush_0_data_reg_reg_n_5_[43] ;
  wire \flush_0_data_reg_reg_n_5_[44] ;
  wire \flush_0_data_reg_reg_n_5_[45] ;
  wire \flush_0_data_reg_reg_n_5_[46] ;
  wire \flush_0_data_reg_reg_n_5_[47] ;
  wire \flush_0_data_reg_reg_n_5_[48] ;
  wire \flush_0_data_reg_reg_n_5_[49] ;
  wire \flush_0_data_reg_reg_n_5_[4] ;
  wire \flush_0_data_reg_reg_n_5_[50] ;
  wire \flush_0_data_reg_reg_n_5_[51] ;
  wire \flush_0_data_reg_reg_n_5_[52] ;
  wire \flush_0_data_reg_reg_n_5_[53] ;
  wire \flush_0_data_reg_reg_n_5_[54] ;
  wire \flush_0_data_reg_reg_n_5_[55] ;
  wire \flush_0_data_reg_reg_n_5_[56] ;
  wire \flush_0_data_reg_reg_n_5_[57] ;
  wire \flush_0_data_reg_reg_n_5_[58] ;
  wire \flush_0_data_reg_reg_n_5_[59] ;
  wire \flush_0_data_reg_reg_n_5_[5] ;
  wire \flush_0_data_reg_reg_n_5_[60] ;
  wire \flush_0_data_reg_reg_n_5_[61] ;
  wire \flush_0_data_reg_reg_n_5_[62] ;
  wire \flush_0_data_reg_reg_n_5_[63] ;
  wire \flush_0_data_reg_reg_n_5_[6] ;
  wire \flush_0_data_reg_reg_n_5_[7] ;
  wire \flush_0_data_reg_reg_n_5_[8] ;
  wire \flush_0_data_reg_reg_n_5_[9] ;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire gmem_BVALID;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg;
  wire [4:0]grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_burst_ctr_out;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_12;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_16;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY;
  wire icmp_ln28_reg_188;
  wire \icmp_ln28_reg_188[0]_i_10_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_11_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_12_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_13_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_14_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_15_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_16_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_17_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_18_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_19_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_20_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_21_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_22_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_23_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_24_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_25_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_3_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_4_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_5_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_6_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_7_n_5 ;
  wire \icmp_ln28_reg_188[0]_i_8_n_5 ;
  wire \icmp_ln28_reg_188_reg[0]_i_1_n_10 ;
  wire \icmp_ln28_reg_188_reg[0]_i_1_n_11 ;
  wire \icmp_ln28_reg_188_reg[0]_i_1_n_12 ;
  wire \icmp_ln28_reg_188_reg[0]_i_1_n_8 ;
  wire \icmp_ln28_reg_188_reg[0]_i_1_n_9 ;
  wire \icmp_ln28_reg_188_reg[0]_i_2_n_10 ;
  wire \icmp_ln28_reg_188_reg[0]_i_2_n_11 ;
  wire \icmp_ln28_reg_188_reg[0]_i_2_n_12 ;
  wire \icmp_ln28_reg_188_reg[0]_i_2_n_5 ;
  wire \icmp_ln28_reg_188_reg[0]_i_2_n_6 ;
  wire \icmp_ln28_reg_188_reg[0]_i_2_n_7 ;
  wire \icmp_ln28_reg_188_reg[0]_i_2_n_8 ;
  wire \icmp_ln28_reg_188_reg[0]_i_2_n_9 ;
  wire \icmp_ln28_reg_188_reg[0]_i_9_n_10 ;
  wire \icmp_ln28_reg_188_reg[0]_i_9_n_11 ;
  wire \icmp_ln28_reg_188_reg[0]_i_9_n_12 ;
  wire \icmp_ln28_reg_188_reg[0]_i_9_n_5 ;
  wire \icmp_ln28_reg_188_reg[0]_i_9_n_6 ;
  wire \icmp_ln28_reg_188_reg[0]_i_9_n_7 ;
  wire \icmp_ln28_reg_188_reg[0]_i_9_n_8 ;
  wire \icmp_ln28_reg_188_reg[0]_i_9_n_9 ;
  wire [5:0]in;
  wire int_isr8_out;
  wire [0:0]\int_isr_reg[0] ;
  wire [63:0]\local_data_data_V_2_reg_307_reg[63] ;
  wire \mOutPtr_reg[8] ;
  wire p_0_in;
  wire push;
  wire regslice_both_s_axis_V_data_V_U_n_10;
  wire regslice_both_s_axis_V_data_V_U_n_11;
  wire regslice_both_s_axis_V_data_V_U_n_12;
  wire regslice_both_s_axis_V_data_V_U_n_13;
  wire regslice_both_s_axis_V_data_V_U_n_14;
  wire regslice_both_s_axis_V_data_V_U_n_15;
  wire regslice_both_s_axis_V_data_V_U_n_16;
  wire regslice_both_s_axis_V_data_V_U_n_17;
  wire regslice_both_s_axis_V_data_V_U_n_18;
  wire regslice_both_s_axis_V_data_V_U_n_19;
  wire regslice_both_s_axis_V_data_V_U_n_20;
  wire regslice_both_s_axis_V_data_V_U_n_21;
  wire regslice_both_s_axis_V_data_V_U_n_22;
  wire regslice_both_s_axis_V_data_V_U_n_23;
  wire regslice_both_s_axis_V_data_V_U_n_24;
  wire regslice_both_s_axis_V_data_V_U_n_25;
  wire regslice_both_s_axis_V_data_V_U_n_26;
  wire regslice_both_s_axis_V_data_V_U_n_27;
  wire regslice_both_s_axis_V_data_V_U_n_28;
  wire regslice_both_s_axis_V_data_V_U_n_29;
  wire regslice_both_s_axis_V_data_V_U_n_30;
  wire regslice_both_s_axis_V_data_V_U_n_31;
  wire regslice_both_s_axis_V_data_V_U_n_32;
  wire regslice_both_s_axis_V_data_V_U_n_33;
  wire regslice_both_s_axis_V_data_V_U_n_34;
  wire regslice_both_s_axis_V_data_V_U_n_35;
  wire regslice_both_s_axis_V_data_V_U_n_36;
  wire regslice_both_s_axis_V_data_V_U_n_37;
  wire regslice_both_s_axis_V_data_V_U_n_38;
  wire regslice_both_s_axis_V_data_V_U_n_39;
  wire regslice_both_s_axis_V_data_V_U_n_40;
  wire regslice_both_s_axis_V_data_V_U_n_41;
  wire regslice_both_s_axis_V_data_V_U_n_42;
  wire regslice_both_s_axis_V_data_V_U_n_43;
  wire regslice_both_s_axis_V_data_V_U_n_44;
  wire regslice_both_s_axis_V_data_V_U_n_45;
  wire regslice_both_s_axis_V_data_V_U_n_46;
  wire regslice_both_s_axis_V_data_V_U_n_47;
  wire regslice_both_s_axis_V_data_V_U_n_48;
  wire regslice_both_s_axis_V_data_V_U_n_49;
  wire regslice_both_s_axis_V_data_V_U_n_50;
  wire regslice_both_s_axis_V_data_V_U_n_51;
  wire regslice_both_s_axis_V_data_V_U_n_52;
  wire regslice_both_s_axis_V_data_V_U_n_53;
  wire regslice_both_s_axis_V_data_V_U_n_54;
  wire regslice_both_s_axis_V_data_V_U_n_55;
  wire regslice_both_s_axis_V_data_V_U_n_56;
  wire regslice_both_s_axis_V_data_V_U_n_57;
  wire regslice_both_s_axis_V_data_V_U_n_58;
  wire regslice_both_s_axis_V_data_V_U_n_59;
  wire regslice_both_s_axis_V_data_V_U_n_60;
  wire regslice_both_s_axis_V_data_V_U_n_61;
  wire regslice_both_s_axis_V_data_V_U_n_62;
  wire regslice_both_s_axis_V_data_V_U_n_63;
  wire regslice_both_s_axis_V_data_V_U_n_64;
  wire regslice_both_s_axis_V_data_V_U_n_65;
  wire regslice_both_s_axis_V_data_V_U_n_66;
  wire regslice_both_s_axis_V_data_V_U_n_67;
  wire regslice_both_s_axis_V_data_V_U_n_68;
  wire regslice_both_s_axis_V_data_V_U_n_69;
  wire regslice_both_s_axis_V_data_V_U_n_7;
  wire regslice_both_s_axis_V_data_V_U_n_70;
  wire regslice_both_s_axis_V_data_V_U_n_8;
  wire regslice_both_s_axis_V_data_V_U_n_9;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TVALID;
  wire s_axis_TVALID_int_regslice;
  wire [63:0]select_ln28_reg_193;
  wire \select_ln28_reg_193[0]_i_1_n_5 ;
  wire \select_ln28_reg_193[1]_i_1_n_5 ;
  wire \select_ln28_reg_193[2]_i_1_n_5 ;
  wire \select_ln28_reg_193[3]_i_1_n_5 ;
  wire \select_ln28_reg_193[4]_i_1_n_5 ;
  wire [63:0]written_1_data_reg;
  wire written_1_data_reg0;
  wire [63:0]\written_1_data_reg_reg[63]_0 ;
  wire written_1_vld_reg_reg_0;
  wire [7:6]\NLW_icmp_ln28_reg_188_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln28_reg_188_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln28_reg_188_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln28_reg_188_reg[0]_i_9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG_reg[31][0]_srl32_i_2 
       (.I0(burst_ctr_loc_fu_80[0]),
        .I1(fifo_count_full_n),
        .I2(Q[2]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG_reg[31][1]_srl32_i_1 
       (.I0(burst_ctr_loc_fu_80[1]),
        .I1(fifo_count_full_n),
        .I2(Q[2]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG_reg[31][2]_srl32_i_1 
       (.I0(burst_ctr_loc_fu_80[2]),
        .I1(fifo_count_full_n),
        .I2(Q[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG_reg[31][3]_srl32_i_1 
       (.I0(burst_ctr_loc_fu_80[3]),
        .I1(fifo_count_full_n),
        .I2(Q[2]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG_reg[31][4]_srl32_i_1 
       (.I0(burst_ctr_loc_fu_80[4]),
        .I1(fifo_count_full_n),
        .I2(Q[2]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \SRL_SIG_reg[31][5]_srl32_i_1 
       (.I0(Q[2]),
        .I1(fifo_count_full_n),
        .O(in[5]));
  LUT6 #(
    .INIT(64'hFFF0F0F0FFB0B0B0)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(written_1_vld_reg_reg_0),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(fifo_count_full_n),
        .I5(ap_done_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(written_1_vld_reg_reg_0),
        .I3(ap_start),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[1]),
        .I1(circular_c_full_n),
        .I2(count_c_full_n),
        .O(D));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0404040004000400)) 
    ap_done_reg_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(in[5]),
        .I2(ap_done_reg),
        .I3(ap_done_reg_0),
        .I4(ap_done_reg_reg_1),
        .I5(gmem_BVALID),
        .O(ap_rst_n_inv_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    ap_sync_reg_read_stream_U0_ap_ready_i_1
       (.I0(written_1_vld_reg_reg_0),
        .I1(Q[2]),
        .I2(fifo_count_full_n),
        .O(ap_sync_read_stream_U0_ap_ready));
  FDRE \burst_ctr_loc_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(burst_ctr_loc_fu_800),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_burst_ctr_out[0]),
        .Q(burst_ctr_loc_fu_80[0]),
        .R(1'b0));
  FDRE \burst_ctr_loc_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(burst_ctr_loc_fu_800),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_burst_ctr_out[1]),
        .Q(burst_ctr_loc_fu_80[1]),
        .R(1'b0));
  FDRE \burst_ctr_loc_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(burst_ctr_loc_fu_800),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_burst_ctr_out[2]),
        .Q(burst_ctr_loc_fu_80[2]),
        .R(1'b0));
  FDRE \burst_ctr_loc_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(burst_ctr_loc_fu_800),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_burst_ctr_out[3]),
        .Q(burst_ctr_loc_fu_80[3]),
        .R(1'b0));
  FDRE \burst_ctr_loc_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(burst_ctr_loc_fu_800),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_burst_ctr_out[4]),
        .Q(burst_ctr_loc_fu_80[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[0] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [0]),
        .Q(\circular_0_data_reg_reg[63]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[10] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [10]),
        .Q(\circular_0_data_reg_reg[63]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[11] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [11]),
        .Q(\circular_0_data_reg_reg[63]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[12] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [12]),
        .Q(\circular_0_data_reg_reg[63]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[13] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [13]),
        .Q(\circular_0_data_reg_reg[63]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[14] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [14]),
        .Q(\circular_0_data_reg_reg[63]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[15] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [15]),
        .Q(\circular_0_data_reg_reg[63]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[16] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [16]),
        .Q(\circular_0_data_reg_reg[63]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[17] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [17]),
        .Q(\circular_0_data_reg_reg[63]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[18] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [18]),
        .Q(\circular_0_data_reg_reg[63]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[19] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [19]),
        .Q(\circular_0_data_reg_reg[63]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[1] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [1]),
        .Q(\circular_0_data_reg_reg[63]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[20] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [20]),
        .Q(\circular_0_data_reg_reg[63]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[21] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [21]),
        .Q(\circular_0_data_reg_reg[63]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[22] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [22]),
        .Q(\circular_0_data_reg_reg[63]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[23] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [23]),
        .Q(\circular_0_data_reg_reg[63]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[24] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [24]),
        .Q(\circular_0_data_reg_reg[63]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[25] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [25]),
        .Q(\circular_0_data_reg_reg[63]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[26] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [26]),
        .Q(\circular_0_data_reg_reg[63]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[27] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [27]),
        .Q(\circular_0_data_reg_reg[63]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[28] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [28]),
        .Q(\circular_0_data_reg_reg[63]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[29] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [29]),
        .Q(\circular_0_data_reg_reg[63]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [2]),
        .Q(\circular_0_data_reg_reg[63]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[30] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [30]),
        .Q(\circular_0_data_reg_reg[63]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[31] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [31]),
        .Q(\circular_0_data_reg_reg[63]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[32] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [32]),
        .Q(\circular_0_data_reg_reg[63]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[33] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [33]),
        .Q(\circular_0_data_reg_reg[63]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[34] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [34]),
        .Q(\circular_0_data_reg_reg[63]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[35] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [35]),
        .Q(\circular_0_data_reg_reg[63]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[36] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [36]),
        .Q(\circular_0_data_reg_reg[63]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[37] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [37]),
        .Q(\circular_0_data_reg_reg[63]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[38] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [38]),
        .Q(\circular_0_data_reg_reg[63]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[39] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [39]),
        .Q(\circular_0_data_reg_reg[63]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [3]),
        .Q(\circular_0_data_reg_reg[63]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[40] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [40]),
        .Q(\circular_0_data_reg_reg[63]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[41] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [41]),
        .Q(\circular_0_data_reg_reg[63]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[42] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [42]),
        .Q(\circular_0_data_reg_reg[63]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[43] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [43]),
        .Q(\circular_0_data_reg_reg[63]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[44] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [44]),
        .Q(\circular_0_data_reg_reg[63]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[45] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [45]),
        .Q(\circular_0_data_reg_reg[63]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[46] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [46]),
        .Q(\circular_0_data_reg_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[47] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [47]),
        .Q(\circular_0_data_reg_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[48] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [48]),
        .Q(\circular_0_data_reg_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[49] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [49]),
        .Q(\circular_0_data_reg_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [4]),
        .Q(\circular_0_data_reg_reg[63]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[50] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [50]),
        .Q(\circular_0_data_reg_reg[63]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[51] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [51]),
        .Q(\circular_0_data_reg_reg[63]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[52] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [52]),
        .Q(\circular_0_data_reg_reg[63]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[53] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [53]),
        .Q(\circular_0_data_reg_reg[63]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[54] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [54]),
        .Q(\circular_0_data_reg_reg[63]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[55] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [55]),
        .Q(\circular_0_data_reg_reg[63]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[56] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [56]),
        .Q(\circular_0_data_reg_reg[63]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[57] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [57]),
        .Q(\circular_0_data_reg_reg[63]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[58] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [58]),
        .Q(\circular_0_data_reg_reg[63]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[59] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [59]),
        .Q(\circular_0_data_reg_reg[63]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [5]),
        .Q(\circular_0_data_reg_reg[63]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[60] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [60]),
        .Q(\circular_0_data_reg_reg[63]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[61] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [61]),
        .Q(\circular_0_data_reg_reg[63]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[62] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [62]),
        .Q(\circular_0_data_reg_reg[63]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[63] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [63]),
        .Q(\circular_0_data_reg_reg[63]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [6]),
        .Q(\circular_0_data_reg_reg[63]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [7]),
        .Q(\circular_0_data_reg_reg[63]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[8] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [8]),
        .Q(\circular_0_data_reg_reg[63]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \circular_0_data_reg_reg[9] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\circular_0_data_reg_reg[63]_1 [9]),
        .Q(\circular_0_data_reg_reg[63]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[0] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [0]),
        .Q(\count_0_data_reg_reg[63]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[10] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [10]),
        .Q(\count_0_data_reg_reg[63]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[11] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [11]),
        .Q(\count_0_data_reg_reg[63]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[12] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [12]),
        .Q(\count_0_data_reg_reg[63]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[13] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [13]),
        .Q(\count_0_data_reg_reg[63]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[14] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [14]),
        .Q(\count_0_data_reg_reg[63]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[15] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [15]),
        .Q(\count_0_data_reg_reg[63]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[16] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [16]),
        .Q(\count_0_data_reg_reg[63]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[17] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [17]),
        .Q(\count_0_data_reg_reg[63]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[18] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [18]),
        .Q(\count_0_data_reg_reg[63]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[19] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [19]),
        .Q(\count_0_data_reg_reg[63]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[1] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [1]),
        .Q(\count_0_data_reg_reg[63]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[20] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [20]),
        .Q(\count_0_data_reg_reg[63]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[21] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [21]),
        .Q(\count_0_data_reg_reg[63]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[22] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [22]),
        .Q(\count_0_data_reg_reg[63]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[23] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [23]),
        .Q(\count_0_data_reg_reg[63]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[24] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [24]),
        .Q(\count_0_data_reg_reg[63]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[25] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [25]),
        .Q(\count_0_data_reg_reg[63]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[26] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [26]),
        .Q(\count_0_data_reg_reg[63]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[27] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [27]),
        .Q(\count_0_data_reg_reg[63]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[28] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [28]),
        .Q(\count_0_data_reg_reg[63]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[29] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [29]),
        .Q(\count_0_data_reg_reg[63]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [2]),
        .Q(\count_0_data_reg_reg[63]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[30] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [30]),
        .Q(\count_0_data_reg_reg[63]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[31] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [31]),
        .Q(\count_0_data_reg_reg[63]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[32] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [32]),
        .Q(\count_0_data_reg_reg[63]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[33] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [33]),
        .Q(\count_0_data_reg_reg[63]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[34] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [34]),
        .Q(\count_0_data_reg_reg[63]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[35] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [35]),
        .Q(\count_0_data_reg_reg[63]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[36] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [36]),
        .Q(\count_0_data_reg_reg[63]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[37] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [37]),
        .Q(\count_0_data_reg_reg[63]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[38] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [38]),
        .Q(\count_0_data_reg_reg[63]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[39] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [39]),
        .Q(\count_0_data_reg_reg[63]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [3]),
        .Q(\count_0_data_reg_reg[63]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[40] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [40]),
        .Q(\count_0_data_reg_reg[63]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[41] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [41]),
        .Q(\count_0_data_reg_reg[63]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[42] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [42]),
        .Q(\count_0_data_reg_reg[63]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[43] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [43]),
        .Q(\count_0_data_reg_reg[63]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[44] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [44]),
        .Q(\count_0_data_reg_reg[63]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[45] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [45]),
        .Q(\count_0_data_reg_reg[63]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[46] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [46]),
        .Q(\count_0_data_reg_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[47] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [47]),
        .Q(\count_0_data_reg_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[48] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [48]),
        .Q(\count_0_data_reg_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[49] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [49]),
        .Q(\count_0_data_reg_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [4]),
        .Q(\count_0_data_reg_reg[63]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[50] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [50]),
        .Q(\count_0_data_reg_reg[63]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[51] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [51]),
        .Q(\count_0_data_reg_reg[63]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[52] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [52]),
        .Q(\count_0_data_reg_reg[63]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[53] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [53]),
        .Q(\count_0_data_reg_reg[63]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[54] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [54]),
        .Q(\count_0_data_reg_reg[63]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[55] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [55]),
        .Q(\count_0_data_reg_reg[63]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[56] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [56]),
        .Q(\count_0_data_reg_reg[63]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[57] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [57]),
        .Q(\count_0_data_reg_reg[63]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[58] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [58]),
        .Q(\count_0_data_reg_reg[63]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[59] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [59]),
        .Q(\count_0_data_reg_reg[63]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [5]),
        .Q(\count_0_data_reg_reg[63]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[60] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [60]),
        .Q(\count_0_data_reg_reg[63]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[61] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [61]),
        .Q(\count_0_data_reg_reg[63]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[62] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [62]),
        .Q(\count_0_data_reg_reg[63]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[63] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [63]),
        .Q(\count_0_data_reg_reg[63]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [6]),
        .Q(\count_0_data_reg_reg[63]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [7]),
        .Q(\count_0_data_reg_reg[63]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[8] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [8]),
        .Q(\count_0_data_reg_reg[63]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_0_data_reg_reg[9] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\count_0_data_reg_reg[63]_1 [9]),
        .Q(\count_0_data_reg_reg[63]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[0] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [0]),
        .Q(\flush_0_data_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[10] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [10]),
        .Q(\flush_0_data_reg_reg_n_5_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[11] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [11]),
        .Q(\flush_0_data_reg_reg_n_5_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[12] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [12]),
        .Q(\flush_0_data_reg_reg_n_5_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[13] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [13]),
        .Q(\flush_0_data_reg_reg_n_5_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[14] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [14]),
        .Q(\flush_0_data_reg_reg_n_5_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[15] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [15]),
        .Q(\flush_0_data_reg_reg_n_5_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[16] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [16]),
        .Q(\flush_0_data_reg_reg_n_5_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[17] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [17]),
        .Q(\flush_0_data_reg_reg_n_5_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[18] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [18]),
        .Q(\flush_0_data_reg_reg_n_5_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[19] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [19]),
        .Q(\flush_0_data_reg_reg_n_5_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[1] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [1]),
        .Q(\flush_0_data_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[20] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [20]),
        .Q(\flush_0_data_reg_reg_n_5_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[21] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [21]),
        .Q(\flush_0_data_reg_reg_n_5_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[22] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [22]),
        .Q(\flush_0_data_reg_reg_n_5_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[23] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [23]),
        .Q(\flush_0_data_reg_reg_n_5_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[24] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [24]),
        .Q(\flush_0_data_reg_reg_n_5_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[25] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [25]),
        .Q(\flush_0_data_reg_reg_n_5_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[26] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [26]),
        .Q(\flush_0_data_reg_reg_n_5_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[27] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [27]),
        .Q(\flush_0_data_reg_reg_n_5_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[28] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [28]),
        .Q(\flush_0_data_reg_reg_n_5_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[29] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [29]),
        .Q(\flush_0_data_reg_reg_n_5_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [2]),
        .Q(\flush_0_data_reg_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[30] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [30]),
        .Q(\flush_0_data_reg_reg_n_5_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[31] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [31]),
        .Q(\flush_0_data_reg_reg_n_5_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[32] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [32]),
        .Q(\flush_0_data_reg_reg_n_5_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[33] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [33]),
        .Q(\flush_0_data_reg_reg_n_5_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[34] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [34]),
        .Q(\flush_0_data_reg_reg_n_5_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[35] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [35]),
        .Q(\flush_0_data_reg_reg_n_5_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[36] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [36]),
        .Q(\flush_0_data_reg_reg_n_5_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[37] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [37]),
        .Q(\flush_0_data_reg_reg_n_5_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[38] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [38]),
        .Q(\flush_0_data_reg_reg_n_5_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[39] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [39]),
        .Q(\flush_0_data_reg_reg_n_5_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [3]),
        .Q(\flush_0_data_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[40] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [40]),
        .Q(\flush_0_data_reg_reg_n_5_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[41] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [41]),
        .Q(\flush_0_data_reg_reg_n_5_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[42] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [42]),
        .Q(\flush_0_data_reg_reg_n_5_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[43] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [43]),
        .Q(\flush_0_data_reg_reg_n_5_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[44] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [44]),
        .Q(\flush_0_data_reg_reg_n_5_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[45] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [45]),
        .Q(\flush_0_data_reg_reg_n_5_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[46] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [46]),
        .Q(\flush_0_data_reg_reg_n_5_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[47] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [47]),
        .Q(\flush_0_data_reg_reg_n_5_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[48] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [48]),
        .Q(\flush_0_data_reg_reg_n_5_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[49] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [49]),
        .Q(\flush_0_data_reg_reg_n_5_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [4]),
        .Q(\flush_0_data_reg_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[50] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [50]),
        .Q(\flush_0_data_reg_reg_n_5_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[51] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [51]),
        .Q(\flush_0_data_reg_reg_n_5_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[52] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [52]),
        .Q(\flush_0_data_reg_reg_n_5_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[53] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [53]),
        .Q(\flush_0_data_reg_reg_n_5_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[54] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [54]),
        .Q(\flush_0_data_reg_reg_n_5_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[55] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [55]),
        .Q(\flush_0_data_reg_reg_n_5_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[56] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [56]),
        .Q(\flush_0_data_reg_reg_n_5_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[57] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [57]),
        .Q(\flush_0_data_reg_reg_n_5_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[58] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [58]),
        .Q(\flush_0_data_reg_reg_n_5_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[59] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [59]),
        .Q(\flush_0_data_reg_reg_n_5_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [5]),
        .Q(\flush_0_data_reg_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[60] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [60]),
        .Q(\flush_0_data_reg_reg_n_5_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[61] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [61]),
        .Q(\flush_0_data_reg_reg_n_5_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[62] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [62]),
        .Q(\flush_0_data_reg_reg_n_5_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[63] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [63]),
        .Q(\flush_0_data_reg_reg_n_5_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [6]),
        .Q(\flush_0_data_reg_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [7]),
        .Q(\flush_0_data_reg_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[8] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [8]),
        .Q(\flush_0_data_reg_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[9] 
       (.C(ap_clk),
        .CE(\flush_0_data_reg_reg[63]_0 ),
        .D(\flush_0_data_reg_reg[63]_1 [9]),
        .Q(\flush_0_data_reg_reg_n_5_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_read_stream_Pipeline_VITIS_LOOP_31_1 grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119
       (.\B_V_data_1_payload_B_reg[63] ({regslice_both_s_axis_V_data_V_U_n_7,regslice_both_s_axis_V_data_V_U_n_8,regslice_both_s_axis_V_data_V_U_n_9,regslice_both_s_axis_V_data_V_U_n_10,regslice_both_s_axis_V_data_V_U_n_11,regslice_both_s_axis_V_data_V_U_n_12,regslice_both_s_axis_V_data_V_U_n_13,regslice_both_s_axis_V_data_V_U_n_14,regslice_both_s_axis_V_data_V_U_n_15,regslice_both_s_axis_V_data_V_U_n_16,regslice_both_s_axis_V_data_V_U_n_17,regslice_both_s_axis_V_data_V_U_n_18,regslice_both_s_axis_V_data_V_U_n_19,regslice_both_s_axis_V_data_V_U_n_20,regslice_both_s_axis_V_data_V_U_n_21,regslice_both_s_axis_V_data_V_U_n_22,regslice_both_s_axis_V_data_V_U_n_23,regslice_both_s_axis_V_data_V_U_n_24,regslice_both_s_axis_V_data_V_U_n_25,regslice_both_s_axis_V_data_V_U_n_26,regslice_both_s_axis_V_data_V_U_n_27,regslice_both_s_axis_V_data_V_U_n_28,regslice_both_s_axis_V_data_V_U_n_29,regslice_both_s_axis_V_data_V_U_n_30,regslice_both_s_axis_V_data_V_U_n_31,regslice_both_s_axis_V_data_V_U_n_32,regslice_both_s_axis_V_data_V_U_n_33,regslice_both_s_axis_V_data_V_U_n_34,regslice_both_s_axis_V_data_V_U_n_35,regslice_both_s_axis_V_data_V_U_n_36,regslice_both_s_axis_V_data_V_U_n_37,regslice_both_s_axis_V_data_V_U_n_38,regslice_both_s_axis_V_data_V_U_n_39,regslice_both_s_axis_V_data_V_U_n_40,regslice_both_s_axis_V_data_V_U_n_41,regslice_both_s_axis_V_data_V_U_n_42,regslice_both_s_axis_V_data_V_U_n_43,regslice_both_s_axis_V_data_V_U_n_44,regslice_both_s_axis_V_data_V_U_n_45,regslice_both_s_axis_V_data_V_U_n_46,regslice_both_s_axis_V_data_V_U_n_47,regslice_both_s_axis_V_data_V_U_n_48,regslice_both_s_axis_V_data_V_U_n_49,regslice_both_s_axis_V_data_V_U_n_50,regslice_both_s_axis_V_data_V_U_n_51,regslice_both_s_axis_V_data_V_U_n_52,regslice_both_s_axis_V_data_V_U_n_53,regslice_both_s_axis_V_data_V_U_n_54,regslice_both_s_axis_V_data_V_U_n_55,regslice_both_s_axis_V_data_V_U_n_56,regslice_both_s_axis_V_data_V_U_n_57,regslice_both_s_axis_V_data_V_U_n_58,regslice_both_s_axis_V_data_V_U_n_59,regslice_both_s_axis_V_data_V_U_n_60,regslice_both_s_axis_V_data_V_U_n_61,regslice_both_s_axis_V_data_V_U_n_62,regslice_both_s_axis_V_data_V_U_n_63,regslice_both_s_axis_V_data_V_U_n_64,regslice_both_s_axis_V_data_V_U_n_65,regslice_both_s_axis_V_data_V_U_n_66,regslice_both_s_axis_V_data_V_U_n_67,regslice_both_s_axis_V_data_V_U_n_68,regslice_both_s_axis_V_data_V_U_n_69,regslice_both_s_axis_V_data_V_U_n_70}),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_burst_ctr_out),
        .E(written_1_data_reg0),
        .Q(select_ln28_reg_193),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[2]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_16),
        .\ap_CS_fsm_reg[3]_0 (ap_NS_fsm[4:3]),
        .\ap_CS_fsm_reg[4]_0 ({Q[2],ap_CS_fsm_state4,ap_CS_fsm_state3,Q[0]}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_read_stream_U0_ap_ready_reg(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_12),
        .fifo_count_full_n(fifo_count_full_n),
        .fifo_data_out_full_n(fifo_data_out_full_n),
        .\flush_0_data_reg_reg[63]_0 ({\flush_0_data_reg_reg_n_5_[63] ,\flush_0_data_reg_reg_n_5_[62] ,\flush_0_data_reg_reg_n_5_[61] ,\flush_0_data_reg_reg_n_5_[60] ,\flush_0_data_reg_reg_n_5_[59] ,\flush_0_data_reg_reg_n_5_[58] ,\flush_0_data_reg_reg_n_5_[57] ,\flush_0_data_reg_reg_n_5_[56] ,\flush_0_data_reg_reg_n_5_[55] ,\flush_0_data_reg_reg_n_5_[54] ,\flush_0_data_reg_reg_n_5_[53] ,\flush_0_data_reg_reg_n_5_[52] ,\flush_0_data_reg_reg_n_5_[51] ,\flush_0_data_reg_reg_n_5_[50] ,\flush_0_data_reg_reg_n_5_[49] ,\flush_0_data_reg_reg_n_5_[48] ,\flush_0_data_reg_reg_n_5_[47] ,\flush_0_data_reg_reg_n_5_[46] ,\flush_0_data_reg_reg_n_5_[45] ,\flush_0_data_reg_reg_n_5_[44] ,\flush_0_data_reg_reg_n_5_[43] ,\flush_0_data_reg_reg_n_5_[42] ,\flush_0_data_reg_reg_n_5_[41] ,\flush_0_data_reg_reg_n_5_[40] ,\flush_0_data_reg_reg_n_5_[39] ,\flush_0_data_reg_reg_n_5_[38] ,\flush_0_data_reg_reg_n_5_[37] ,\flush_0_data_reg_reg_n_5_[36] ,\flush_0_data_reg_reg_n_5_[35] ,\flush_0_data_reg_reg_n_5_[34] ,\flush_0_data_reg_reg_n_5_[33] ,\flush_0_data_reg_reg_n_5_[32] ,\flush_0_data_reg_reg_n_5_[31] ,\flush_0_data_reg_reg_n_5_[30] ,\flush_0_data_reg_reg_n_5_[29] ,\flush_0_data_reg_reg_n_5_[28] ,\flush_0_data_reg_reg_n_5_[27] ,\flush_0_data_reg_reg_n_5_[26] ,\flush_0_data_reg_reg_n_5_[25] ,\flush_0_data_reg_reg_n_5_[24] ,\flush_0_data_reg_reg_n_5_[23] ,\flush_0_data_reg_reg_n_5_[22] ,\flush_0_data_reg_reg_n_5_[21] ,\flush_0_data_reg_reg_n_5_[20] ,\flush_0_data_reg_reg_n_5_[19] ,\flush_0_data_reg_reg_n_5_[18] ,\flush_0_data_reg_reg_n_5_[17] ,\flush_0_data_reg_reg_n_5_[16] ,\flush_0_data_reg_reg_n_5_[15] ,\flush_0_data_reg_reg_n_5_[14] ,\flush_0_data_reg_reg_n_5_[13] ,\flush_0_data_reg_reg_n_5_[12] ,\flush_0_data_reg_reg_n_5_[11] ,\flush_0_data_reg_reg_n_5_[10] ,\flush_0_data_reg_reg_n_5_[9] ,\flush_0_data_reg_reg_n_5_[8] ,\flush_0_data_reg_reg_n_5_[7] ,\flush_0_data_reg_reg_n_5_[6] ,\flush_0_data_reg_reg_n_5_[5] ,\flush_0_data_reg_reg_n_5_[4] ,\flush_0_data_reg_reg_n_5_[3] ,\flush_0_data_reg_reg_n_5_[2] ,\flush_0_data_reg_reg_n_5_[1] ,\flush_0_data_reg_reg_n_5_[0] }),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY),
        .icmp_ln28_reg_188(icmp_ln28_reg_188),
        .\icmp_ln31_reg_295_reg[0]_0 (burst_ctr_loc_fu_800),
        .\local_data_data_V_2_reg_307_reg[63]_0 (\local_data_data_V_2_reg_307_reg[63] ),
        .\mOutPtr_reg[8] (\mOutPtr_reg[8] ),
        .push(push),
        .s_axis_TVALID_int_regslice(s_axis_TVALID_int_regslice),
        .\written_1_data_reg_reg[63]_0 (written_1_data_reg),
        .written_1_vld_reg_reg_0(written_1_vld_reg_reg_0),
        .written_1_vld_reg_reg_1(E));
  FDRE #(
    .INIT(1'b0)) 
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_16),
        .Q(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_10 
       (.I0(\circular_0_data_reg_reg[63]_0 [47]),
        .I1(\circular_0_data_reg_reg[63]_0 [46]),
        .I2(\circular_0_data_reg_reg[63]_0 [45]),
        .O(\icmp_ln28_reg_188[0]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_11 
       (.I0(\circular_0_data_reg_reg[63]_0 [44]),
        .I1(\circular_0_data_reg_reg[63]_0 [43]),
        .I2(\circular_0_data_reg_reg[63]_0 [42]),
        .O(\icmp_ln28_reg_188[0]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_12 
       (.I0(\circular_0_data_reg_reg[63]_0 [41]),
        .I1(\circular_0_data_reg_reg[63]_0 [40]),
        .I2(\circular_0_data_reg_reg[63]_0 [39]),
        .O(\icmp_ln28_reg_188[0]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_13 
       (.I0(\circular_0_data_reg_reg[63]_0 [38]),
        .I1(\circular_0_data_reg_reg[63]_0 [37]),
        .I2(\circular_0_data_reg_reg[63]_0 [36]),
        .O(\icmp_ln28_reg_188[0]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_14 
       (.I0(\circular_0_data_reg_reg[63]_0 [35]),
        .I1(\circular_0_data_reg_reg[63]_0 [34]),
        .I2(\circular_0_data_reg_reg[63]_0 [33]),
        .O(\icmp_ln28_reg_188[0]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_15 
       (.I0(\circular_0_data_reg_reg[63]_0 [32]),
        .I1(\circular_0_data_reg_reg[63]_0 [31]),
        .I2(\circular_0_data_reg_reg[63]_0 [30]),
        .O(\icmp_ln28_reg_188[0]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_16 
       (.I0(\circular_0_data_reg_reg[63]_0 [29]),
        .I1(\circular_0_data_reg_reg[63]_0 [28]),
        .I2(\circular_0_data_reg_reg[63]_0 [27]),
        .O(\icmp_ln28_reg_188[0]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_17 
       (.I0(\circular_0_data_reg_reg[63]_0 [26]),
        .I1(\circular_0_data_reg_reg[63]_0 [25]),
        .I2(\circular_0_data_reg_reg[63]_0 [24]),
        .O(\icmp_ln28_reg_188[0]_i_17_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_18 
       (.I0(\circular_0_data_reg_reg[63]_0 [23]),
        .I1(\circular_0_data_reg_reg[63]_0 [22]),
        .I2(\circular_0_data_reg_reg[63]_0 [21]),
        .O(\icmp_ln28_reg_188[0]_i_18_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_19 
       (.I0(\circular_0_data_reg_reg[63]_0 [20]),
        .I1(\circular_0_data_reg_reg[63]_0 [19]),
        .I2(\circular_0_data_reg_reg[63]_0 [18]),
        .O(\icmp_ln28_reg_188[0]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_20 
       (.I0(\circular_0_data_reg_reg[63]_0 [17]),
        .I1(\circular_0_data_reg_reg[63]_0 [16]),
        .I2(\circular_0_data_reg_reg[63]_0 [15]),
        .O(\icmp_ln28_reg_188[0]_i_20_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_21 
       (.I0(\circular_0_data_reg_reg[63]_0 [14]),
        .I1(\circular_0_data_reg_reg[63]_0 [13]),
        .I2(\circular_0_data_reg_reg[63]_0 [12]),
        .O(\icmp_ln28_reg_188[0]_i_21_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_22 
       (.I0(\circular_0_data_reg_reg[63]_0 [11]),
        .I1(\circular_0_data_reg_reg[63]_0 [10]),
        .I2(\circular_0_data_reg_reg[63]_0 [9]),
        .O(\icmp_ln28_reg_188[0]_i_22_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_23 
       (.I0(\circular_0_data_reg_reg[63]_0 [8]),
        .I1(\circular_0_data_reg_reg[63]_0 [7]),
        .I2(\circular_0_data_reg_reg[63]_0 [6]),
        .O(\icmp_ln28_reg_188[0]_i_23_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_24 
       (.I0(\circular_0_data_reg_reg[63]_0 [5]),
        .I1(\circular_0_data_reg_reg[63]_0 [4]),
        .I2(\circular_0_data_reg_reg[63]_0 [3]),
        .O(\icmp_ln28_reg_188[0]_i_24_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_25 
       (.I0(\circular_0_data_reg_reg[63]_0 [2]),
        .I1(\circular_0_data_reg_reg[63]_0 [1]),
        .I2(\circular_0_data_reg_reg[63]_0 [0]),
        .O(\icmp_ln28_reg_188[0]_i_25_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln28_reg_188[0]_i_3 
       (.I0(\circular_0_data_reg_reg[63]_0 [63]),
        .O(\icmp_ln28_reg_188[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_4 
       (.I0(\circular_0_data_reg_reg[63]_0 [62]),
        .I1(\circular_0_data_reg_reg[63]_0 [61]),
        .I2(\circular_0_data_reg_reg[63]_0 [60]),
        .O(\icmp_ln28_reg_188[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_5 
       (.I0(\circular_0_data_reg_reg[63]_0 [59]),
        .I1(\circular_0_data_reg_reg[63]_0 [58]),
        .I2(\circular_0_data_reg_reg[63]_0 [57]),
        .O(\icmp_ln28_reg_188[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_6 
       (.I0(\circular_0_data_reg_reg[63]_0 [56]),
        .I1(\circular_0_data_reg_reg[63]_0 [55]),
        .I2(\circular_0_data_reg_reg[63]_0 [54]),
        .O(\icmp_ln28_reg_188[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_7 
       (.I0(\circular_0_data_reg_reg[63]_0 [53]),
        .I1(\circular_0_data_reg_reg[63]_0 [52]),
        .I2(\circular_0_data_reg_reg[63]_0 [51]),
        .O(\icmp_ln28_reg_188[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln28_reg_188[0]_i_8 
       (.I0(\circular_0_data_reg_reg[63]_0 [50]),
        .I1(\circular_0_data_reg_reg[63]_0 [49]),
        .I2(\circular_0_data_reg_reg[63]_0 [48]),
        .O(\icmp_ln28_reg_188[0]_i_8_n_5 ));
  FDRE \icmp_ln28_reg_188_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in),
        .Q(icmp_ln28_reg_188),
        .R(1'b0));
  CARRY8 \icmp_ln28_reg_188_reg[0]_i_1 
       (.CI(\icmp_ln28_reg_188_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln28_reg_188_reg[0]_i_1_CO_UNCONNECTED [7:6],p_0_in,\icmp_ln28_reg_188_reg[0]_i_1_n_8 ,\icmp_ln28_reg_188_reg[0]_i_1_n_9 ,\icmp_ln28_reg_188_reg[0]_i_1_n_10 ,\icmp_ln28_reg_188_reg[0]_i_1_n_11 ,\icmp_ln28_reg_188_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_icmp_ln28_reg_188_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\icmp_ln28_reg_188[0]_i_3_n_5 ,\icmp_ln28_reg_188[0]_i_4_n_5 ,\icmp_ln28_reg_188[0]_i_5_n_5 ,\icmp_ln28_reg_188[0]_i_6_n_5 ,\icmp_ln28_reg_188[0]_i_7_n_5 ,\icmp_ln28_reg_188[0]_i_8_n_5 }));
  CARRY8 \icmp_ln28_reg_188_reg[0]_i_2 
       (.CI(\icmp_ln28_reg_188_reg[0]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\icmp_ln28_reg_188_reg[0]_i_2_n_5 ,\icmp_ln28_reg_188_reg[0]_i_2_n_6 ,\icmp_ln28_reg_188_reg[0]_i_2_n_7 ,\icmp_ln28_reg_188_reg[0]_i_2_n_8 ,\icmp_ln28_reg_188_reg[0]_i_2_n_9 ,\icmp_ln28_reg_188_reg[0]_i_2_n_10 ,\icmp_ln28_reg_188_reg[0]_i_2_n_11 ,\icmp_ln28_reg_188_reg[0]_i_2_n_12 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_icmp_ln28_reg_188_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\icmp_ln28_reg_188[0]_i_10_n_5 ,\icmp_ln28_reg_188[0]_i_11_n_5 ,\icmp_ln28_reg_188[0]_i_12_n_5 ,\icmp_ln28_reg_188[0]_i_13_n_5 ,\icmp_ln28_reg_188[0]_i_14_n_5 ,\icmp_ln28_reg_188[0]_i_15_n_5 ,\icmp_ln28_reg_188[0]_i_16_n_5 ,\icmp_ln28_reg_188[0]_i_17_n_5 }));
  CARRY8 \icmp_ln28_reg_188_reg[0]_i_9 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln28_reg_188_reg[0]_i_9_n_5 ,\icmp_ln28_reg_188_reg[0]_i_9_n_6 ,\icmp_ln28_reg_188_reg[0]_i_9_n_7 ,\icmp_ln28_reg_188_reg[0]_i_9_n_8 ,\icmp_ln28_reg_188_reg[0]_i_9_n_9 ,\icmp_ln28_reg_188_reg[0]_i_9_n_10 ,\icmp_ln28_reg_188_reg[0]_i_9_n_11 ,\icmp_ln28_reg_188_reg[0]_i_9_n_12 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_icmp_ln28_reg_188_reg[0]_i_9_O_UNCONNECTED [7:0]),
        .S({\icmp_ln28_reg_188[0]_i_18_n_5 ,\icmp_ln28_reg_188[0]_i_19_n_5 ,\icmp_ln28_reg_188[0]_i_20_n_5 ,\icmp_ln28_reg_188[0]_i_21_n_5 ,\icmp_ln28_reg_188[0]_i_22_n_5 ,\icmp_ln28_reg_188[0]_i_23_n_5 ,\icmp_ln28_reg_188[0]_i_24_n_5 ,\icmp_ln28_reg_188[0]_i_25_n_5 }));
  LUT6 #(
    .INIT(64'hBBBBB00000000000)) 
    \int_isr[0]_i_2 
       (.I0(ap_done_reg),
        .I1(in[5]),
        .I2(gmem_BVALID),
        .I3(ap_done_reg_reg_1),
        .I4(ap_done_reg_0),
        .I5(\int_isr_reg[0] ),
        .O(int_isr8_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_regslice_both regslice_both_s_axis_V_data_V_U
       (.\B_V_data_1_payload_B_reg[63]_0 ({regslice_both_s_axis_V_data_V_U_n_7,regslice_both_s_axis_V_data_V_U_n_8,regslice_both_s_axis_V_data_V_U_n_9,regslice_both_s_axis_V_data_V_U_n_10,regslice_both_s_axis_V_data_V_U_n_11,regslice_both_s_axis_V_data_V_U_n_12,regslice_both_s_axis_V_data_V_U_n_13,regslice_both_s_axis_V_data_V_U_n_14,regslice_both_s_axis_V_data_V_U_n_15,regslice_both_s_axis_V_data_V_U_n_16,regslice_both_s_axis_V_data_V_U_n_17,regslice_both_s_axis_V_data_V_U_n_18,regslice_both_s_axis_V_data_V_U_n_19,regslice_both_s_axis_V_data_V_U_n_20,regslice_both_s_axis_V_data_V_U_n_21,regslice_both_s_axis_V_data_V_U_n_22,regslice_both_s_axis_V_data_V_U_n_23,regslice_both_s_axis_V_data_V_U_n_24,regslice_both_s_axis_V_data_V_U_n_25,regslice_both_s_axis_V_data_V_U_n_26,regslice_both_s_axis_V_data_V_U_n_27,regslice_both_s_axis_V_data_V_U_n_28,regslice_both_s_axis_V_data_V_U_n_29,regslice_both_s_axis_V_data_V_U_n_30,regslice_both_s_axis_V_data_V_U_n_31,regslice_both_s_axis_V_data_V_U_n_32,regslice_both_s_axis_V_data_V_U_n_33,regslice_both_s_axis_V_data_V_U_n_34,regslice_both_s_axis_V_data_V_U_n_35,regslice_both_s_axis_V_data_V_U_n_36,regslice_both_s_axis_V_data_V_U_n_37,regslice_both_s_axis_V_data_V_U_n_38,regslice_both_s_axis_V_data_V_U_n_39,regslice_both_s_axis_V_data_V_U_n_40,regslice_both_s_axis_V_data_V_U_n_41,regslice_both_s_axis_V_data_V_U_n_42,regslice_both_s_axis_V_data_V_U_n_43,regslice_both_s_axis_V_data_V_U_n_44,regslice_both_s_axis_V_data_V_U_n_45,regslice_both_s_axis_V_data_V_U_n_46,regslice_both_s_axis_V_data_V_U_n_47,regslice_both_s_axis_V_data_V_U_n_48,regslice_both_s_axis_V_data_V_U_n_49,regslice_both_s_axis_V_data_V_U_n_50,regslice_both_s_axis_V_data_V_U_n_51,regslice_both_s_axis_V_data_V_U_n_52,regslice_both_s_axis_V_data_V_U_n_53,regslice_both_s_axis_V_data_V_U_n_54,regslice_both_s_axis_V_data_V_U_n_55,regslice_both_s_axis_V_data_V_U_n_56,regslice_both_s_axis_V_data_V_U_n_57,regslice_both_s_axis_V_data_V_U_n_58,regslice_both_s_axis_V_data_V_U_n_59,regslice_both_s_axis_V_data_V_U_n_60,regslice_both_s_axis_V_data_V_U_n_61,regslice_both_s_axis_V_data_V_U_n_62,regslice_both_s_axis_V_data_V_U_n_63,regslice_both_s_axis_V_data_V_U_n_64,regslice_both_s_axis_V_data_V_U_n_65,regslice_both_s_axis_V_data_V_U_n_66,regslice_both_s_axis_V_data_V_U_n_67,regslice_both_s_axis_V_data_V_U_n_68,regslice_both_s_axis_V_data_V_U_n_69,regslice_both_s_axis_V_data_V_U_n_70}),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY),
        .s_axis_TDATA(s_axis_TDATA),
        .s_axis_TVALID(s_axis_TVALID),
        .s_axis_TVALID_int_regslice(s_axis_TVALID_int_regslice));
  LUT2 #(
    .INIT(4'h4)) 
    \select_ln28_reg_193[0]_i_1 
       (.I0(p_0_in),
        .I1(\count_0_data_reg_reg[63]_0 [0]),
        .O(\select_ln28_reg_193[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \select_ln28_reg_193[1]_i_1 
       (.I0(p_0_in),
        .I1(\count_0_data_reg_reg[63]_0 [1]),
        .O(\select_ln28_reg_193[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \select_ln28_reg_193[2]_i_1 
       (.I0(p_0_in),
        .I1(\count_0_data_reg_reg[63]_0 [2]),
        .O(\select_ln28_reg_193[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \select_ln28_reg_193[3]_i_1 
       (.I0(p_0_in),
        .I1(\count_0_data_reg_reg[63]_0 [3]),
        .O(\select_ln28_reg_193[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \select_ln28_reg_193[4]_i_1 
       (.I0(p_0_in),
        .I1(\count_0_data_reg_reg[63]_0 [4]),
        .O(\select_ln28_reg_193[4]_i_1_n_5 ));
  FDRE \select_ln28_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\select_ln28_reg_193[0]_i_1_n_5 ),
        .Q(select_ln28_reg_193[0]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [10]),
        .Q(select_ln28_reg_193[10]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [11]),
        .Q(select_ln28_reg_193[11]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [12]),
        .Q(select_ln28_reg_193[12]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [13]),
        .Q(select_ln28_reg_193[13]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [14]),
        .Q(select_ln28_reg_193[14]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [15]),
        .Q(select_ln28_reg_193[15]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [16]),
        .Q(select_ln28_reg_193[16]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [17]),
        .Q(select_ln28_reg_193[17]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [18]),
        .Q(select_ln28_reg_193[18]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [19]),
        .Q(select_ln28_reg_193[19]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\select_ln28_reg_193[1]_i_1_n_5 ),
        .Q(select_ln28_reg_193[1]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [20]),
        .Q(select_ln28_reg_193[20]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [21]),
        .Q(select_ln28_reg_193[21]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [22]),
        .Q(select_ln28_reg_193[22]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [23]),
        .Q(select_ln28_reg_193[23]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [24]),
        .Q(select_ln28_reg_193[24]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [25]),
        .Q(select_ln28_reg_193[25]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [26]),
        .Q(select_ln28_reg_193[26]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [27]),
        .Q(select_ln28_reg_193[27]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [28]),
        .Q(select_ln28_reg_193[28]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [29]),
        .Q(select_ln28_reg_193[29]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\select_ln28_reg_193[2]_i_1_n_5 ),
        .Q(select_ln28_reg_193[2]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [30]),
        .Q(select_ln28_reg_193[30]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [31]),
        .Q(select_ln28_reg_193[31]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[32] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [32]),
        .Q(select_ln28_reg_193[32]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[33] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [33]),
        .Q(select_ln28_reg_193[33]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[34] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [34]),
        .Q(select_ln28_reg_193[34]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[35] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [35]),
        .Q(select_ln28_reg_193[35]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[36] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [36]),
        .Q(select_ln28_reg_193[36]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[37] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [37]),
        .Q(select_ln28_reg_193[37]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[38] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [38]),
        .Q(select_ln28_reg_193[38]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[39] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [39]),
        .Q(select_ln28_reg_193[39]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\select_ln28_reg_193[3]_i_1_n_5 ),
        .Q(select_ln28_reg_193[3]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[40] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [40]),
        .Q(select_ln28_reg_193[40]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[41] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [41]),
        .Q(select_ln28_reg_193[41]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[42] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [42]),
        .Q(select_ln28_reg_193[42]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[43] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [43]),
        .Q(select_ln28_reg_193[43]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[44] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [44]),
        .Q(select_ln28_reg_193[44]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[45] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [45]),
        .Q(select_ln28_reg_193[45]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[46] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [46]),
        .Q(select_ln28_reg_193[46]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[47] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [47]),
        .Q(select_ln28_reg_193[47]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[48] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [48]),
        .Q(select_ln28_reg_193[48]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[49] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [49]),
        .Q(select_ln28_reg_193[49]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\select_ln28_reg_193[4]_i_1_n_5 ),
        .Q(select_ln28_reg_193[4]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[50] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [50]),
        .Q(select_ln28_reg_193[50]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[51] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [51]),
        .Q(select_ln28_reg_193[51]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[52] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [52]),
        .Q(select_ln28_reg_193[52]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[53] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [53]),
        .Q(select_ln28_reg_193[53]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[54] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [54]),
        .Q(select_ln28_reg_193[54]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[55] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [55]),
        .Q(select_ln28_reg_193[55]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[56] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [56]),
        .Q(select_ln28_reg_193[56]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[57] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [57]),
        .Q(select_ln28_reg_193[57]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[58] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [58]),
        .Q(select_ln28_reg_193[58]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[59] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [59]),
        .Q(select_ln28_reg_193[59]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [5]),
        .Q(select_ln28_reg_193[5]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[60] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [60]),
        .Q(select_ln28_reg_193[60]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[61] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [61]),
        .Q(select_ln28_reg_193[61]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[62] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [62]),
        .Q(select_ln28_reg_193[62]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[63] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [63]),
        .Q(select_ln28_reg_193[63]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [6]),
        .Q(select_ln28_reg_193[6]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [7]),
        .Q(select_ln28_reg_193[7]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [8]),
        .Q(select_ln28_reg_193[8]),
        .R(1'b0));
  FDRE \select_ln28_reg_193_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\count_0_data_reg_reg[63]_0 [9]),
        .Q(select_ln28_reg_193[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[0] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[0]),
        .Q(\written_1_data_reg_reg[63]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[10] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[10]),
        .Q(\written_1_data_reg_reg[63]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[11] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[11]),
        .Q(\written_1_data_reg_reg[63]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[12] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[12]),
        .Q(\written_1_data_reg_reg[63]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[13] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[13]),
        .Q(\written_1_data_reg_reg[63]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[14] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[14]),
        .Q(\written_1_data_reg_reg[63]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[15] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[15]),
        .Q(\written_1_data_reg_reg[63]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[16] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[16]),
        .Q(\written_1_data_reg_reg[63]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[17] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[17]),
        .Q(\written_1_data_reg_reg[63]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[18] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[18]),
        .Q(\written_1_data_reg_reg[63]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[19] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[19]),
        .Q(\written_1_data_reg_reg[63]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[1] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[1]),
        .Q(\written_1_data_reg_reg[63]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[20] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[20]),
        .Q(\written_1_data_reg_reg[63]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[21] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[21]),
        .Q(\written_1_data_reg_reg[63]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[22] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[22]),
        .Q(\written_1_data_reg_reg[63]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[23] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[23]),
        .Q(\written_1_data_reg_reg[63]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[24] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[24]),
        .Q(\written_1_data_reg_reg[63]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[25] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[25]),
        .Q(\written_1_data_reg_reg[63]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[26] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[26]),
        .Q(\written_1_data_reg_reg[63]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[27] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[27]),
        .Q(\written_1_data_reg_reg[63]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[28] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[28]),
        .Q(\written_1_data_reg_reg[63]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[29] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[29]),
        .Q(\written_1_data_reg_reg[63]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[2]),
        .Q(\written_1_data_reg_reg[63]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[30] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[30]),
        .Q(\written_1_data_reg_reg[63]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[31] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[31]),
        .Q(\written_1_data_reg_reg[63]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[32] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[32]),
        .Q(\written_1_data_reg_reg[63]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[33] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[33]),
        .Q(\written_1_data_reg_reg[63]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[34] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[34]),
        .Q(\written_1_data_reg_reg[63]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[35] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[35]),
        .Q(\written_1_data_reg_reg[63]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[36] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[36]),
        .Q(\written_1_data_reg_reg[63]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[37] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[37]),
        .Q(\written_1_data_reg_reg[63]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[38] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[38]),
        .Q(\written_1_data_reg_reg[63]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[39] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[39]),
        .Q(\written_1_data_reg_reg[63]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[3]),
        .Q(\written_1_data_reg_reg[63]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[40] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[40]),
        .Q(\written_1_data_reg_reg[63]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[41] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[41]),
        .Q(\written_1_data_reg_reg[63]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[42] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[42]),
        .Q(\written_1_data_reg_reg[63]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[43] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[43]),
        .Q(\written_1_data_reg_reg[63]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[44] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[44]),
        .Q(\written_1_data_reg_reg[63]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[45] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[45]),
        .Q(\written_1_data_reg_reg[63]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[46] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[46]),
        .Q(\written_1_data_reg_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[47] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[47]),
        .Q(\written_1_data_reg_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[48] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[48]),
        .Q(\written_1_data_reg_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[49] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[49]),
        .Q(\written_1_data_reg_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[4]),
        .Q(\written_1_data_reg_reg[63]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[50] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[50]),
        .Q(\written_1_data_reg_reg[63]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[51] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[51]),
        .Q(\written_1_data_reg_reg[63]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[52] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[52]),
        .Q(\written_1_data_reg_reg[63]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[53] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[53]),
        .Q(\written_1_data_reg_reg[63]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[54] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[54]),
        .Q(\written_1_data_reg_reg[63]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[55] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[55]),
        .Q(\written_1_data_reg_reg[63]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[56] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[56]),
        .Q(\written_1_data_reg_reg[63]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[57] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[57]),
        .Q(\written_1_data_reg_reg[63]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[58] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[58]),
        .Q(\written_1_data_reg_reg[63]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[59] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[59]),
        .Q(\written_1_data_reg_reg[63]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[5]),
        .Q(\written_1_data_reg_reg[63]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[60] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[60]),
        .Q(\written_1_data_reg_reg[63]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[61] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[61]),
        .Q(\written_1_data_reg_reg[63]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[62] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[62]),
        .Q(\written_1_data_reg_reg[63]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[63] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[63]),
        .Q(\written_1_data_reg_reg[63]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[6]),
        .Q(\written_1_data_reg_reg[63]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[7]),
        .Q(\written_1_data_reg_reg[63]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[8] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[8]),
        .Q(\written_1_data_reg_reg[63]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[9] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_1_data_reg[9]),
        .Q(\written_1_data_reg_reg[63]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    written_1_vld_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_12),
        .Q(E),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_read_stream_Pipeline_VITIS_LOOP_31_1
   (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY,
    D,
    E,
    ap_sync_reg_read_stream_U0_ap_ready_reg,
    \ap_CS_fsm_reg[3]_0 ,
    \icmp_ln31_reg_295_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    full_n_reg,
    full_n_reg_0,
    WEBWE,
    push,
    \local_data_data_V_2_reg_307_reg[63]_0 ,
    \written_1_data_reg_reg[63]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    written_1_vld_reg_reg_0,
    ap_start,
    \ap_CS_fsm_reg[4]_0 ,
    written_1_vld_reg_reg_1,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg,
    s_axis_TVALID_int_regslice,
    icmp_ln28_reg_188,
    fifo_data_out_full_n,
    fifo_count_full_n,
    \mOutPtr_reg[8] ,
    \flush_0_data_reg_reg[63]_0 ,
    \B_V_data_1_payload_B_reg[63] );
  output grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY;
  output [4:0]D;
  output [0:0]E;
  output ap_sync_reg_read_stream_U0_ap_ready_reg;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]\icmp_ln31_reg_295_reg[0]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]full_n_reg;
  output full_n_reg_0;
  output [0:0]WEBWE;
  output push;
  output [63:0]\local_data_data_V_2_reg_307_reg[63]_0 ;
  output [63:0]\written_1_data_reg_reg[63]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [63:0]Q;
  input written_1_vld_reg_reg_0;
  input ap_start;
  input [3:0]\ap_CS_fsm_reg[4]_0 ;
  input [0:0]written_1_vld_reg_reg_1;
  input grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg;
  input s_axis_TVALID_int_regslice;
  input icmp_ln28_reg_188;
  input fifo_data_out_full_n;
  input fifo_count_full_n;
  input \mOutPtr_reg[8] ;
  input [63:0]\flush_0_data_reg_reg[63]_0 ;
  input [63:0]\B_V_data_1_payload_B_reg[63] ;

  wire [63:0]\B_V_data_1_payload_B_reg[63] ;
  wire [4:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire \SRL_SIG_reg[31][0]_srl32_i_8_n_5 ;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[4]_i_3_n_5 ;
  wire \ap_CS_fsm[4]_i_4_n_5 ;
  wire \ap_CS_fsm[4]_i_5_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire [3:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[5] ;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage2_1100127_out__3;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_5;
  wire ap_enable_reg_pp0_iter0_i_2_n_5;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_read_stream_U0_ap_ready_reg;
  wire [63:5]burst_ctr_2_reg_284;
  wire burst_ctr_2_reg_2840;
  wire \burst_ctr_2_reg_284[63]_i_3_n_5 ;
  wire [63:1]burst_ctr_4_fu_194_p2;
  wire burst_ctr_4_fu_194_p2_carry__0_n_10;
  wire burst_ctr_4_fu_194_p2_carry__0_n_11;
  wire burst_ctr_4_fu_194_p2_carry__0_n_12;
  wire burst_ctr_4_fu_194_p2_carry__0_n_5;
  wire burst_ctr_4_fu_194_p2_carry__0_n_6;
  wire burst_ctr_4_fu_194_p2_carry__0_n_7;
  wire burst_ctr_4_fu_194_p2_carry__0_n_8;
  wire burst_ctr_4_fu_194_p2_carry__0_n_9;
  wire burst_ctr_4_fu_194_p2_carry__1_n_10;
  wire burst_ctr_4_fu_194_p2_carry__1_n_11;
  wire burst_ctr_4_fu_194_p2_carry__1_n_12;
  wire burst_ctr_4_fu_194_p2_carry__1_n_5;
  wire burst_ctr_4_fu_194_p2_carry__1_n_6;
  wire burst_ctr_4_fu_194_p2_carry__1_n_7;
  wire burst_ctr_4_fu_194_p2_carry__1_n_8;
  wire burst_ctr_4_fu_194_p2_carry__1_n_9;
  wire burst_ctr_4_fu_194_p2_carry__2_n_10;
  wire burst_ctr_4_fu_194_p2_carry__2_n_11;
  wire burst_ctr_4_fu_194_p2_carry__2_n_12;
  wire burst_ctr_4_fu_194_p2_carry__2_n_5;
  wire burst_ctr_4_fu_194_p2_carry__2_n_6;
  wire burst_ctr_4_fu_194_p2_carry__2_n_7;
  wire burst_ctr_4_fu_194_p2_carry__2_n_8;
  wire burst_ctr_4_fu_194_p2_carry__2_n_9;
  wire burst_ctr_4_fu_194_p2_carry__3_n_10;
  wire burst_ctr_4_fu_194_p2_carry__3_n_11;
  wire burst_ctr_4_fu_194_p2_carry__3_n_12;
  wire burst_ctr_4_fu_194_p2_carry__3_n_5;
  wire burst_ctr_4_fu_194_p2_carry__3_n_6;
  wire burst_ctr_4_fu_194_p2_carry__3_n_7;
  wire burst_ctr_4_fu_194_p2_carry__3_n_8;
  wire burst_ctr_4_fu_194_p2_carry__3_n_9;
  wire burst_ctr_4_fu_194_p2_carry__4_n_10;
  wire burst_ctr_4_fu_194_p2_carry__4_n_11;
  wire burst_ctr_4_fu_194_p2_carry__4_n_12;
  wire burst_ctr_4_fu_194_p2_carry__4_n_5;
  wire burst_ctr_4_fu_194_p2_carry__4_n_6;
  wire burst_ctr_4_fu_194_p2_carry__4_n_7;
  wire burst_ctr_4_fu_194_p2_carry__4_n_8;
  wire burst_ctr_4_fu_194_p2_carry__4_n_9;
  wire burst_ctr_4_fu_194_p2_carry__5_n_10;
  wire burst_ctr_4_fu_194_p2_carry__5_n_11;
  wire burst_ctr_4_fu_194_p2_carry__5_n_12;
  wire burst_ctr_4_fu_194_p2_carry__5_n_5;
  wire burst_ctr_4_fu_194_p2_carry__5_n_6;
  wire burst_ctr_4_fu_194_p2_carry__5_n_7;
  wire burst_ctr_4_fu_194_p2_carry__5_n_8;
  wire burst_ctr_4_fu_194_p2_carry__5_n_9;
  wire burst_ctr_4_fu_194_p2_carry__6_n_10;
  wire burst_ctr_4_fu_194_p2_carry__6_n_11;
  wire burst_ctr_4_fu_194_p2_carry__6_n_12;
  wire burst_ctr_4_fu_194_p2_carry__6_n_7;
  wire burst_ctr_4_fu_194_p2_carry__6_n_8;
  wire burst_ctr_4_fu_194_p2_carry__6_n_9;
  wire burst_ctr_4_fu_194_p2_carry_n_10;
  wire burst_ctr_4_fu_194_p2_carry_n_11;
  wire burst_ctr_4_fu_194_p2_carry_n_12;
  wire burst_ctr_4_fu_194_p2_carry_n_5;
  wire burst_ctr_4_fu_194_p2_carry_n_6;
  wire burst_ctr_4_fu_194_p2_carry_n_7;
  wire burst_ctr_4_fu_194_p2_carry_n_8;
  wire burst_ctr_4_fu_194_p2_carry_n_9;
  wire [63:0]burst_ctr_6_reg_322;
  wire burst_ctr_6_reg_3220;
  wire \burst_ctr_6_reg_322[63]_i_4_n_5 ;
  wire burst_ctr_6_reg_322_0;
  wire [63:0]burst_ctr_fu_80;
  wire empty_40_nbread_fu_106_p5_0;
  wire [63:0]empty_fu_160_p1;
  wire fifo_count_full_n;
  wire fifo_data_out_full_n;
  wire [63:0]flush_0_data_reg;
  wire [63:0]\flush_0_data_reg_reg[63]_0 ;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY;
  wire icmp_ln28_reg_188;
  wire icmp_ln31_1_fu_169_p2;
  wire icmp_ln31_1_reg_299;
  wire \icmp_ln31_1_reg_299[0]_i_1_n_5 ;
  wire icmp_ln31_fu_164_p2;
  wire icmp_ln31_fu_164_p2_carry__0_i_10_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_11_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_12_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_13_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_14_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_15_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_16_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_1_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_2_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_3_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_4_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_5_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_6_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_7_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_8_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_i_9_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_n_10;
  wire icmp_ln31_fu_164_p2_carry__0_n_11;
  wire icmp_ln31_fu_164_p2_carry__0_n_12;
  wire icmp_ln31_fu_164_p2_carry__0_n_5;
  wire icmp_ln31_fu_164_p2_carry__0_n_6;
  wire icmp_ln31_fu_164_p2_carry__0_n_7;
  wire icmp_ln31_fu_164_p2_carry__0_n_8;
  wire icmp_ln31_fu_164_p2_carry__0_n_9;
  wire icmp_ln31_fu_164_p2_carry__1_i_10_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_11_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_12_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_13_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_14_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_15_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_16_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_1_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_2_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_3_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_4_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_5_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_6_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_7_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_8_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_i_9_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_n_10;
  wire icmp_ln31_fu_164_p2_carry__1_n_11;
  wire icmp_ln31_fu_164_p2_carry__1_n_12;
  wire icmp_ln31_fu_164_p2_carry__1_n_5;
  wire icmp_ln31_fu_164_p2_carry__1_n_6;
  wire icmp_ln31_fu_164_p2_carry__1_n_7;
  wire icmp_ln31_fu_164_p2_carry__1_n_8;
  wire icmp_ln31_fu_164_p2_carry__1_n_9;
  wire icmp_ln31_fu_164_p2_carry__2_i_10_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_11_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_12_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_13_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_14_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_15_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_16_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_1_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_2_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_3_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_4_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_5_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_6_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_7_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_8_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_i_9_n_5;
  wire icmp_ln31_fu_164_p2_carry__2_n_10;
  wire icmp_ln31_fu_164_p2_carry__2_n_11;
  wire icmp_ln31_fu_164_p2_carry__2_n_12;
  wire icmp_ln31_fu_164_p2_carry__2_n_6;
  wire icmp_ln31_fu_164_p2_carry__2_n_7;
  wire icmp_ln31_fu_164_p2_carry__2_n_8;
  wire icmp_ln31_fu_164_p2_carry__2_n_9;
  wire icmp_ln31_fu_164_p2_carry_i_10_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_11_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_12_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_13_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_14_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_15_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_16_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_1_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_2_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_3_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_4_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_5_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_6_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_7_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_8_n_5;
  wire icmp_ln31_fu_164_p2_carry_i_9_n_5;
  wire icmp_ln31_fu_164_p2_carry_n_10;
  wire icmp_ln31_fu_164_p2_carry_n_11;
  wire icmp_ln31_fu_164_p2_carry_n_12;
  wire icmp_ln31_fu_164_p2_carry_n_5;
  wire icmp_ln31_fu_164_p2_carry_n_6;
  wire icmp_ln31_fu_164_p2_carry_n_7;
  wire icmp_ln31_fu_164_p2_carry_n_8;
  wire icmp_ln31_fu_164_p2_carry_n_9;
  wire icmp_ln31_reg_295;
  wire [0:0]\icmp_ln31_reg_295_reg[0]_0 ;
  wire \icmp_ln37_reg_313[0]_i_2_n_5 ;
  wire \icmp_ln37_reg_313_reg_n_5_[0] ;
  wire icmp_ln43_fu_224_p2_carry__0_i_10_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_i_11_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_i_12_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_i_1_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_i_2_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_i_3_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_i_4_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_i_5_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_i_6_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_i_7_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_i_8_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_i_9_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_n_10;
  wire icmp_ln43_fu_224_p2_carry__0_n_11;
  wire icmp_ln43_fu_224_p2_carry__0_n_12;
  wire icmp_ln43_fu_224_p2_carry__0_n_5;
  wire icmp_ln43_fu_224_p2_carry__0_n_6;
  wire icmp_ln43_fu_224_p2_carry__0_n_7;
  wire icmp_ln43_fu_224_p2_carry__0_n_8;
  wire icmp_ln43_fu_224_p2_carry__0_n_9;
  wire icmp_ln43_fu_224_p2_carry__1_i_1_n_5;
  wire icmp_ln43_fu_224_p2_carry__1_i_2_n_5;
  wire icmp_ln43_fu_224_p2_carry__1_i_3_n_5;
  wire icmp_ln43_fu_224_p2_carry__1_i_4_n_5;
  wire icmp_ln43_fu_224_p2_carry__1_i_5_n_5;
  wire icmp_ln43_fu_224_p2_carry__1_i_6_n_5;
  wire icmp_ln43_fu_224_p2_carry__1_i_7_n_5;
  wire icmp_ln43_fu_224_p2_carry__1_i_8_n_5;
  wire icmp_ln43_fu_224_p2_carry__1_n_10;
  wire icmp_ln43_fu_224_p2_carry__1_n_11;
  wire icmp_ln43_fu_224_p2_carry__1_n_12;
  wire icmp_ln43_fu_224_p2_carry__1_n_8;
  wire icmp_ln43_fu_224_p2_carry__1_n_9;
  wire icmp_ln43_fu_224_p2_carry_i_10_n_5;
  wire icmp_ln43_fu_224_p2_carry_i_11_n_5;
  wire icmp_ln43_fu_224_p2_carry_i_12_n_5;
  wire icmp_ln43_fu_224_p2_carry_i_1_n_5;
  wire icmp_ln43_fu_224_p2_carry_i_2_n_5;
  wire icmp_ln43_fu_224_p2_carry_i_3_n_5;
  wire icmp_ln43_fu_224_p2_carry_i_4_n_5;
  wire icmp_ln43_fu_224_p2_carry_i_5_n_5;
  wire icmp_ln43_fu_224_p2_carry_i_6_n_5;
  wire icmp_ln43_fu_224_p2_carry_i_7_n_5;
  wire icmp_ln43_fu_224_p2_carry_i_8_n_5;
  wire icmp_ln43_fu_224_p2_carry_i_9_n_5;
  wire icmp_ln43_fu_224_p2_carry_n_10;
  wire icmp_ln43_fu_224_p2_carry_n_11;
  wire icmp_ln43_fu_224_p2_carry_n_12;
  wire icmp_ln43_fu_224_p2_carry_n_5;
  wire icmp_ln43_fu_224_p2_carry_n_6;
  wire icmp_ln43_fu_224_p2_carry_n_7;
  wire icmp_ln43_fu_224_p2_carry_n_8;
  wire icmp_ln43_fu_224_p2_carry_n_9;
  wire [63:0]local_data_data_V_2_fu_186_p3;
  wire local_data_data_V_2_reg_3070;
  wire [63:0]\local_data_data_V_2_reg_307_reg[63]_0 ;
  wire [63:0]local_data_data_V_fu_76;
  wire local_data_data_V_fu_760;
  wire \mOutPtr_reg[8] ;
  wire mem_reg_i_5_n_5;
  wire p_0_in;
  wire p_vld_reg_303;
  wire push;
  wire regslice_both_s_axis_V_data_V_U_n_12;
  wire regslice_both_s_axis_V_data_V_U_n_13;
  wire regslice_both_s_axis_V_data_V_U_n_14;
  wire regslice_both_s_axis_V_data_V_U_n_15;
  wire regslice_both_s_axis_V_data_V_U_n_16;
  wire regslice_both_s_axis_V_data_V_U_n_17;
  wire regslice_both_s_axis_V_data_V_U_n_18;
  wire regslice_both_s_axis_V_data_V_U_n_19;
  wire regslice_both_s_axis_V_data_V_U_n_20;
  wire regslice_both_s_axis_V_data_V_U_n_21;
  wire regslice_both_s_axis_V_data_V_U_n_22;
  wire regslice_both_s_axis_V_data_V_U_n_23;
  wire regslice_both_s_axis_V_data_V_U_n_24;
  wire regslice_both_s_axis_V_data_V_U_n_25;
  wire regslice_both_s_axis_V_data_V_U_n_26;
  wire regslice_both_s_axis_V_data_V_U_n_27;
  wire regslice_both_s_axis_V_data_V_U_n_28;
  wire regslice_both_s_axis_V_data_V_U_n_29;
  wire regslice_both_s_axis_V_data_V_U_n_30;
  wire regslice_both_s_axis_V_data_V_U_n_31;
  wire regslice_both_s_axis_V_data_V_U_n_32;
  wire regslice_both_s_axis_V_data_V_U_n_33;
  wire regslice_both_s_axis_V_data_V_U_n_34;
  wire regslice_both_s_axis_V_data_V_U_n_35;
  wire regslice_both_s_axis_V_data_V_U_n_36;
  wire regslice_both_s_axis_V_data_V_U_n_37;
  wire regslice_both_s_axis_V_data_V_U_n_38;
  wire regslice_both_s_axis_V_data_V_U_n_39;
  wire regslice_both_s_axis_V_data_V_U_n_40;
  wire regslice_both_s_axis_V_data_V_U_n_41;
  wire regslice_both_s_axis_V_data_V_U_n_42;
  wire regslice_both_s_axis_V_data_V_U_n_43;
  wire regslice_both_s_axis_V_data_V_U_n_44;
  wire regslice_both_s_axis_V_data_V_U_n_45;
  wire regslice_both_s_axis_V_data_V_U_n_46;
  wire regslice_both_s_axis_V_data_V_U_n_47;
  wire regslice_both_s_axis_V_data_V_U_n_48;
  wire regslice_both_s_axis_V_data_V_U_n_49;
  wire regslice_both_s_axis_V_data_V_U_n_50;
  wire regslice_both_s_axis_V_data_V_U_n_51;
  wire regslice_both_s_axis_V_data_V_U_n_52;
  wire regslice_both_s_axis_V_data_V_U_n_53;
  wire regslice_both_s_axis_V_data_V_U_n_54;
  wire regslice_both_s_axis_V_data_V_U_n_55;
  wire regslice_both_s_axis_V_data_V_U_n_56;
  wire regslice_both_s_axis_V_data_V_U_n_57;
  wire regslice_both_s_axis_V_data_V_U_n_58;
  wire regslice_both_s_axis_V_data_V_U_n_59;
  wire regslice_both_s_axis_V_data_V_U_n_60;
  wire regslice_both_s_axis_V_data_V_U_n_61;
  wire regslice_both_s_axis_V_data_V_U_n_62;
  wire regslice_both_s_axis_V_data_V_U_n_63;
  wire regslice_both_s_axis_V_data_V_U_n_64;
  wire regslice_both_s_axis_V_data_V_U_n_65;
  wire regslice_both_s_axis_V_data_V_U_n_66;
  wire regslice_both_s_axis_V_data_V_U_n_67;
  wire regslice_both_s_axis_V_data_V_U_n_68;
  wire regslice_both_s_axis_V_data_V_U_n_69;
  wire regslice_both_s_axis_V_data_V_U_n_7;
  wire regslice_both_s_axis_V_data_V_U_n_70;
  wire regslice_both_s_axis_V_data_V_U_n_71;
  wire regslice_both_s_axis_V_data_V_U_n_72;
  wire regslice_both_s_axis_V_data_V_U_n_73;
  wire regslice_both_s_axis_V_data_V_U_n_74;
  wire regslice_both_s_axis_V_data_V_U_n_75;
  wire regslice_both_s_axis_V_data_V_U_n_76;
  wire regslice_both_s_axis_V_data_V_U_n_77;
  wire regslice_both_s_axis_V_data_V_U_n_78;
  wire regslice_both_s_axis_V_data_V_U_n_79;
  wire regslice_both_s_axis_V_data_V_U_n_80;
  wire regslice_both_s_axis_V_data_V_U_n_81;
  wire regslice_both_s_axis_V_data_V_U_n_9;
  wire s_axis_TREADY_int_regslice__2;
  wire s_axis_TVALID_int_regslice;
  wire written_1_data_reg0;
  wire \written_1_data_reg_reg[16]_i_1_n_10 ;
  wire \written_1_data_reg_reg[16]_i_1_n_11 ;
  wire \written_1_data_reg_reg[16]_i_1_n_12 ;
  wire \written_1_data_reg_reg[16]_i_1_n_5 ;
  wire \written_1_data_reg_reg[16]_i_1_n_6 ;
  wire \written_1_data_reg_reg[16]_i_1_n_7 ;
  wire \written_1_data_reg_reg[16]_i_1_n_8 ;
  wire \written_1_data_reg_reg[16]_i_1_n_9 ;
  wire \written_1_data_reg_reg[24]_i_1_n_10 ;
  wire \written_1_data_reg_reg[24]_i_1_n_11 ;
  wire \written_1_data_reg_reg[24]_i_1_n_12 ;
  wire \written_1_data_reg_reg[24]_i_1_n_5 ;
  wire \written_1_data_reg_reg[24]_i_1_n_6 ;
  wire \written_1_data_reg_reg[24]_i_1_n_7 ;
  wire \written_1_data_reg_reg[24]_i_1_n_8 ;
  wire \written_1_data_reg_reg[24]_i_1_n_9 ;
  wire \written_1_data_reg_reg[32]_i_1_n_10 ;
  wire \written_1_data_reg_reg[32]_i_1_n_11 ;
  wire \written_1_data_reg_reg[32]_i_1_n_12 ;
  wire \written_1_data_reg_reg[32]_i_1_n_5 ;
  wire \written_1_data_reg_reg[32]_i_1_n_6 ;
  wire \written_1_data_reg_reg[32]_i_1_n_7 ;
  wire \written_1_data_reg_reg[32]_i_1_n_8 ;
  wire \written_1_data_reg_reg[32]_i_1_n_9 ;
  wire \written_1_data_reg_reg[40]_i_1_n_10 ;
  wire \written_1_data_reg_reg[40]_i_1_n_11 ;
  wire \written_1_data_reg_reg[40]_i_1_n_12 ;
  wire \written_1_data_reg_reg[40]_i_1_n_5 ;
  wire \written_1_data_reg_reg[40]_i_1_n_6 ;
  wire \written_1_data_reg_reg[40]_i_1_n_7 ;
  wire \written_1_data_reg_reg[40]_i_1_n_8 ;
  wire \written_1_data_reg_reg[40]_i_1_n_9 ;
  wire \written_1_data_reg_reg[48]_i_1_n_10 ;
  wire \written_1_data_reg_reg[48]_i_1_n_11 ;
  wire \written_1_data_reg_reg[48]_i_1_n_12 ;
  wire \written_1_data_reg_reg[48]_i_1_n_5 ;
  wire \written_1_data_reg_reg[48]_i_1_n_6 ;
  wire \written_1_data_reg_reg[48]_i_1_n_7 ;
  wire \written_1_data_reg_reg[48]_i_1_n_8 ;
  wire \written_1_data_reg_reg[48]_i_1_n_9 ;
  wire \written_1_data_reg_reg[56]_i_1_n_10 ;
  wire \written_1_data_reg_reg[56]_i_1_n_11 ;
  wire \written_1_data_reg_reg[56]_i_1_n_12 ;
  wire \written_1_data_reg_reg[56]_i_1_n_5 ;
  wire \written_1_data_reg_reg[56]_i_1_n_6 ;
  wire \written_1_data_reg_reg[56]_i_1_n_7 ;
  wire \written_1_data_reg_reg[56]_i_1_n_8 ;
  wire \written_1_data_reg_reg[56]_i_1_n_9 ;
  wire [63:0]\written_1_data_reg_reg[63]_0 ;
  wire \written_1_data_reg_reg[63]_i_2_n_10 ;
  wire \written_1_data_reg_reg[63]_i_2_n_11 ;
  wire \written_1_data_reg_reg[63]_i_2_n_12 ;
  wire \written_1_data_reg_reg[63]_i_2_n_7 ;
  wire \written_1_data_reg_reg[63]_i_2_n_8 ;
  wire \written_1_data_reg_reg[63]_i_2_n_9 ;
  wire \written_1_data_reg_reg[8]_i_1_n_10 ;
  wire \written_1_data_reg_reg[8]_i_1_n_11 ;
  wire \written_1_data_reg_reg[8]_i_1_n_12 ;
  wire \written_1_data_reg_reg[8]_i_1_n_5 ;
  wire \written_1_data_reg_reg[8]_i_1_n_6 ;
  wire \written_1_data_reg_reg[8]_i_1_n_7 ;
  wire \written_1_data_reg_reg[8]_i_1_n_8 ;
  wire \written_1_data_reg_reg[8]_i_1_n_9 ;
  wire written_1_vld_in;
  wire written_1_vld_reg2;
  wire written_1_vld_reg_reg_0;
  wire [0:0]written_1_vld_reg_reg_1;
  wire [63:0]written_local_1_fu_207_p2;
  wire \written_local_fu_84[0]_i_3_n_5 ;
  wire [63:0]written_local_fu_84_reg;
  wire \written_local_fu_84_reg[0]_i_2_n_10 ;
  wire \written_local_fu_84_reg[0]_i_2_n_11 ;
  wire \written_local_fu_84_reg[0]_i_2_n_12 ;
  wire \written_local_fu_84_reg[0]_i_2_n_13 ;
  wire \written_local_fu_84_reg[0]_i_2_n_14 ;
  wire \written_local_fu_84_reg[0]_i_2_n_15 ;
  wire \written_local_fu_84_reg[0]_i_2_n_16 ;
  wire \written_local_fu_84_reg[0]_i_2_n_17 ;
  wire \written_local_fu_84_reg[0]_i_2_n_18 ;
  wire \written_local_fu_84_reg[0]_i_2_n_19 ;
  wire \written_local_fu_84_reg[0]_i_2_n_20 ;
  wire \written_local_fu_84_reg[0]_i_2_n_5 ;
  wire \written_local_fu_84_reg[0]_i_2_n_6 ;
  wire \written_local_fu_84_reg[0]_i_2_n_7 ;
  wire \written_local_fu_84_reg[0]_i_2_n_8 ;
  wire \written_local_fu_84_reg[0]_i_2_n_9 ;
  wire \written_local_fu_84_reg[16]_i_1_n_10 ;
  wire \written_local_fu_84_reg[16]_i_1_n_11 ;
  wire \written_local_fu_84_reg[16]_i_1_n_12 ;
  wire \written_local_fu_84_reg[16]_i_1_n_13 ;
  wire \written_local_fu_84_reg[16]_i_1_n_14 ;
  wire \written_local_fu_84_reg[16]_i_1_n_15 ;
  wire \written_local_fu_84_reg[16]_i_1_n_16 ;
  wire \written_local_fu_84_reg[16]_i_1_n_17 ;
  wire \written_local_fu_84_reg[16]_i_1_n_18 ;
  wire \written_local_fu_84_reg[16]_i_1_n_19 ;
  wire \written_local_fu_84_reg[16]_i_1_n_20 ;
  wire \written_local_fu_84_reg[16]_i_1_n_5 ;
  wire \written_local_fu_84_reg[16]_i_1_n_6 ;
  wire \written_local_fu_84_reg[16]_i_1_n_7 ;
  wire \written_local_fu_84_reg[16]_i_1_n_8 ;
  wire \written_local_fu_84_reg[16]_i_1_n_9 ;
  wire \written_local_fu_84_reg[24]_i_1_n_10 ;
  wire \written_local_fu_84_reg[24]_i_1_n_11 ;
  wire \written_local_fu_84_reg[24]_i_1_n_12 ;
  wire \written_local_fu_84_reg[24]_i_1_n_13 ;
  wire \written_local_fu_84_reg[24]_i_1_n_14 ;
  wire \written_local_fu_84_reg[24]_i_1_n_15 ;
  wire \written_local_fu_84_reg[24]_i_1_n_16 ;
  wire \written_local_fu_84_reg[24]_i_1_n_17 ;
  wire \written_local_fu_84_reg[24]_i_1_n_18 ;
  wire \written_local_fu_84_reg[24]_i_1_n_19 ;
  wire \written_local_fu_84_reg[24]_i_1_n_20 ;
  wire \written_local_fu_84_reg[24]_i_1_n_5 ;
  wire \written_local_fu_84_reg[24]_i_1_n_6 ;
  wire \written_local_fu_84_reg[24]_i_1_n_7 ;
  wire \written_local_fu_84_reg[24]_i_1_n_8 ;
  wire \written_local_fu_84_reg[24]_i_1_n_9 ;
  wire \written_local_fu_84_reg[32]_i_1_n_10 ;
  wire \written_local_fu_84_reg[32]_i_1_n_11 ;
  wire \written_local_fu_84_reg[32]_i_1_n_12 ;
  wire \written_local_fu_84_reg[32]_i_1_n_13 ;
  wire \written_local_fu_84_reg[32]_i_1_n_14 ;
  wire \written_local_fu_84_reg[32]_i_1_n_15 ;
  wire \written_local_fu_84_reg[32]_i_1_n_16 ;
  wire \written_local_fu_84_reg[32]_i_1_n_17 ;
  wire \written_local_fu_84_reg[32]_i_1_n_18 ;
  wire \written_local_fu_84_reg[32]_i_1_n_19 ;
  wire \written_local_fu_84_reg[32]_i_1_n_20 ;
  wire \written_local_fu_84_reg[32]_i_1_n_5 ;
  wire \written_local_fu_84_reg[32]_i_1_n_6 ;
  wire \written_local_fu_84_reg[32]_i_1_n_7 ;
  wire \written_local_fu_84_reg[32]_i_1_n_8 ;
  wire \written_local_fu_84_reg[32]_i_1_n_9 ;
  wire \written_local_fu_84_reg[40]_i_1_n_10 ;
  wire \written_local_fu_84_reg[40]_i_1_n_11 ;
  wire \written_local_fu_84_reg[40]_i_1_n_12 ;
  wire \written_local_fu_84_reg[40]_i_1_n_13 ;
  wire \written_local_fu_84_reg[40]_i_1_n_14 ;
  wire \written_local_fu_84_reg[40]_i_1_n_15 ;
  wire \written_local_fu_84_reg[40]_i_1_n_16 ;
  wire \written_local_fu_84_reg[40]_i_1_n_17 ;
  wire \written_local_fu_84_reg[40]_i_1_n_18 ;
  wire \written_local_fu_84_reg[40]_i_1_n_19 ;
  wire \written_local_fu_84_reg[40]_i_1_n_20 ;
  wire \written_local_fu_84_reg[40]_i_1_n_5 ;
  wire \written_local_fu_84_reg[40]_i_1_n_6 ;
  wire \written_local_fu_84_reg[40]_i_1_n_7 ;
  wire \written_local_fu_84_reg[40]_i_1_n_8 ;
  wire \written_local_fu_84_reg[40]_i_1_n_9 ;
  wire \written_local_fu_84_reg[48]_i_1_n_10 ;
  wire \written_local_fu_84_reg[48]_i_1_n_11 ;
  wire \written_local_fu_84_reg[48]_i_1_n_12 ;
  wire \written_local_fu_84_reg[48]_i_1_n_13 ;
  wire \written_local_fu_84_reg[48]_i_1_n_14 ;
  wire \written_local_fu_84_reg[48]_i_1_n_15 ;
  wire \written_local_fu_84_reg[48]_i_1_n_16 ;
  wire \written_local_fu_84_reg[48]_i_1_n_17 ;
  wire \written_local_fu_84_reg[48]_i_1_n_18 ;
  wire \written_local_fu_84_reg[48]_i_1_n_19 ;
  wire \written_local_fu_84_reg[48]_i_1_n_20 ;
  wire \written_local_fu_84_reg[48]_i_1_n_5 ;
  wire \written_local_fu_84_reg[48]_i_1_n_6 ;
  wire \written_local_fu_84_reg[48]_i_1_n_7 ;
  wire \written_local_fu_84_reg[48]_i_1_n_8 ;
  wire \written_local_fu_84_reg[48]_i_1_n_9 ;
  wire \written_local_fu_84_reg[56]_i_1_n_10 ;
  wire \written_local_fu_84_reg[56]_i_1_n_11 ;
  wire \written_local_fu_84_reg[56]_i_1_n_12 ;
  wire \written_local_fu_84_reg[56]_i_1_n_13 ;
  wire \written_local_fu_84_reg[56]_i_1_n_14 ;
  wire \written_local_fu_84_reg[56]_i_1_n_15 ;
  wire \written_local_fu_84_reg[56]_i_1_n_16 ;
  wire \written_local_fu_84_reg[56]_i_1_n_17 ;
  wire \written_local_fu_84_reg[56]_i_1_n_18 ;
  wire \written_local_fu_84_reg[56]_i_1_n_19 ;
  wire \written_local_fu_84_reg[56]_i_1_n_20 ;
  wire \written_local_fu_84_reg[56]_i_1_n_6 ;
  wire \written_local_fu_84_reg[56]_i_1_n_7 ;
  wire \written_local_fu_84_reg[56]_i_1_n_8 ;
  wire \written_local_fu_84_reg[56]_i_1_n_9 ;
  wire \written_local_fu_84_reg[8]_i_1_n_10 ;
  wire \written_local_fu_84_reg[8]_i_1_n_11 ;
  wire \written_local_fu_84_reg[8]_i_1_n_12 ;
  wire \written_local_fu_84_reg[8]_i_1_n_13 ;
  wire \written_local_fu_84_reg[8]_i_1_n_14 ;
  wire \written_local_fu_84_reg[8]_i_1_n_15 ;
  wire \written_local_fu_84_reg[8]_i_1_n_16 ;
  wire \written_local_fu_84_reg[8]_i_1_n_17 ;
  wire \written_local_fu_84_reg[8]_i_1_n_18 ;
  wire \written_local_fu_84_reg[8]_i_1_n_19 ;
  wire \written_local_fu_84_reg[8]_i_1_n_20 ;
  wire \written_local_fu_84_reg[8]_i_1_n_5 ;
  wire \written_local_fu_84_reg[8]_i_1_n_6 ;
  wire \written_local_fu_84_reg[8]_i_1_n_7 ;
  wire \written_local_fu_84_reg[8]_i_1_n_8 ;
  wire \written_local_fu_84_reg[8]_i_1_n_9 ;
  wire [7:6]NLW_burst_ctr_4_fu_194_p2_carry__6_CO_UNCONNECTED;
  wire [7:7]NLW_burst_ctr_4_fu_194_p2_carry__6_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln31_fu_164_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln31_fu_164_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln31_fu_164_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln31_fu_164_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln43_fu_224_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln43_fu_224_p2_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln43_fu_224_p2_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln43_fu_224_p2_carry__1_O_UNCONNECTED;
  wire [7:6]\NLW_written_1_data_reg_reg[63]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_written_1_data_reg_reg[63]_i_2_O_UNCONNECTED ;
  wire [7:7]\NLW_written_local_fu_84_reg[56]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hAE00)) 
    \SRL_SIG_reg[31][0]_srl32_i_1 
       (.I0(\ap_CS_fsm_reg[4]_0 [3]),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_8_n_5 ),
        .I2(ap_block_pp0_stage2_1100127_out__3),
        .I3(fifo_count_full_n),
        .O(push));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG_reg[31][0]_srl32_i_8 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\burst_ctr_6_reg_322[63]_i_4_n_5 ),
        .I3(\icmp_ln37_reg_313_reg_n_5_[0] ),
        .I4(\ap_CS_fsm_reg[4]_0 [2]),
        .I5(p_vld_reg_303),
        .O(\SRL_SIG_reg[31][0]_srl32_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_block_pp0_stage2_1100127_out__3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(local_data_data_V_2_reg_3070),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage2_1100127_out__3),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFFFF5100)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I3(\ap_CS_fsm_reg[4]_0 [2]),
        .I4(\ap_CS_fsm_reg[4]_0 [1]),
        .O(\ap_CS_fsm_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(icmp_ln31_1_fu_169_p2),
        .I1(icmp_ln31_reg_295),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm_reg_n_5_[5] ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h88A8FFFF88A888A8)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[4]_0 [2]),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I4(fifo_count_full_n),
        .I5(\ap_CS_fsm_reg[4]_0 [3]),
        .O(\ap_CS_fsm_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(regslice_both_s_axis_V_data_V_U_n_78),
        .I1(regslice_both_s_axis_V_data_V_U_n_77),
        .I2(regslice_both_s_axis_V_data_V_U_n_76),
        .I3(\ap_CS_fsm[4]_i_3_n_5 ),
        .I4(\ap_CS_fsm[4]_i_4_n_5 ),
        .I5(\ap_CS_fsm[4]_i_5_n_5 ),
        .O(icmp_ln31_1_fu_169_p2));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(flush_0_data_reg[49]),
        .I1(flush_0_data_reg[50]),
        .I2(flush_0_data_reg[52]),
        .I3(flush_0_data_reg[53]),
        .I4(regslice_both_s_axis_V_data_V_U_n_79),
        .O(\ap_CS_fsm[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(flush_0_data_reg[38]),
        .I1(flush_0_data_reg[37]),
        .I2(flush_0_data_reg[41]),
        .I3(flush_0_data_reg[40]),
        .I4(flush_0_data_reg[39]),
        .I5(regslice_both_s_axis_V_data_V_U_n_80),
        .O(\ap_CS_fsm[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h080A)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(regslice_both_s_axis_V_data_V_U_n_81),
        .I1(flush_0_data_reg[55]),
        .I2(flush_0_data_reg[56]),
        .I3(flush_0_data_reg[54]),
        .O(\ap_CS_fsm[4]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln31_reg_295),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4545004500450045)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n_inv),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter0_i_2_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(icmp_ln31_1_fu_169_p2),
        .I5(icmp_ln31_reg_295),
        .O(ap_enable_reg_pp0_iter0_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_enable_reg_pp0_iter0_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4400445044504450)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n_inv),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_block_pp0_stage2_1100127_out__3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter10));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[10]_i_1 
       (.I0(burst_ctr_fu_80[10]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[10]),
        .O(empty_fu_160_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[11]_i_1 
       (.I0(burst_ctr_fu_80[11]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[11]),
        .O(empty_fu_160_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[12]_i_1 
       (.I0(burst_ctr_fu_80[12]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[12]),
        .O(empty_fu_160_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[13]_i_1 
       (.I0(burst_ctr_fu_80[13]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[13]),
        .O(empty_fu_160_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[14]_i_1 
       (.I0(burst_ctr_fu_80[14]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[14]),
        .O(empty_fu_160_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[15]_i_1 
       (.I0(burst_ctr_fu_80[15]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[15]),
        .O(empty_fu_160_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[16]_i_1 
       (.I0(burst_ctr_fu_80[16]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[16]),
        .O(empty_fu_160_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[17]_i_1 
       (.I0(burst_ctr_fu_80[17]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[17]),
        .O(empty_fu_160_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[18]_i_1 
       (.I0(burst_ctr_fu_80[18]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[18]),
        .O(empty_fu_160_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[19]_i_1 
       (.I0(burst_ctr_fu_80[19]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[19]),
        .O(empty_fu_160_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[20]_i_1 
       (.I0(burst_ctr_fu_80[20]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[20]),
        .O(empty_fu_160_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[21]_i_1 
       (.I0(burst_ctr_fu_80[21]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[21]),
        .O(empty_fu_160_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[22]_i_1 
       (.I0(burst_ctr_fu_80[22]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[22]),
        .O(empty_fu_160_p1[22]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[23]_i_1 
       (.I0(burst_ctr_fu_80[23]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[23]),
        .O(empty_fu_160_p1[23]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[24]_i_1 
       (.I0(burst_ctr_fu_80[24]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[24]),
        .O(empty_fu_160_p1[24]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[25]_i_1 
       (.I0(burst_ctr_fu_80[25]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[25]),
        .O(empty_fu_160_p1[25]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[26]_i_1 
       (.I0(burst_ctr_fu_80[26]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[26]),
        .O(empty_fu_160_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[27]_i_1 
       (.I0(burst_ctr_fu_80[27]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[27]),
        .O(empty_fu_160_p1[27]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[28]_i_1 
       (.I0(burst_ctr_fu_80[28]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[28]),
        .O(empty_fu_160_p1[28]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[29]_i_1 
       (.I0(burst_ctr_fu_80[29]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[29]),
        .O(empty_fu_160_p1[29]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[30]_i_1 
       (.I0(burst_ctr_fu_80[30]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[30]),
        .O(empty_fu_160_p1[30]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[31]_i_1 
       (.I0(burst_ctr_fu_80[31]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[31]),
        .O(empty_fu_160_p1[31]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[32]_i_1 
       (.I0(burst_ctr_fu_80[32]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[32]),
        .O(empty_fu_160_p1[32]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[33]_i_1 
       (.I0(burst_ctr_fu_80[33]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[33]),
        .O(empty_fu_160_p1[33]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[34]_i_1 
       (.I0(burst_ctr_fu_80[34]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[34]),
        .O(empty_fu_160_p1[34]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[35]_i_1 
       (.I0(burst_ctr_fu_80[35]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[35]),
        .O(empty_fu_160_p1[35]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[36]_i_1 
       (.I0(burst_ctr_fu_80[36]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[36]),
        .O(empty_fu_160_p1[36]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[37]_i_1 
       (.I0(burst_ctr_fu_80[37]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[37]),
        .O(empty_fu_160_p1[37]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[38]_i_1 
       (.I0(burst_ctr_fu_80[38]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[38]),
        .O(empty_fu_160_p1[38]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[39]_i_1 
       (.I0(burst_ctr_fu_80[39]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[39]),
        .O(empty_fu_160_p1[39]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[40]_i_1 
       (.I0(burst_ctr_fu_80[40]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[40]),
        .O(empty_fu_160_p1[40]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[41]_i_1 
       (.I0(burst_ctr_fu_80[41]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[41]),
        .O(empty_fu_160_p1[41]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[42]_i_1 
       (.I0(burst_ctr_fu_80[42]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[42]),
        .O(empty_fu_160_p1[42]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[43]_i_1 
       (.I0(burst_ctr_fu_80[43]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[43]),
        .O(empty_fu_160_p1[43]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[44]_i_1 
       (.I0(burst_ctr_fu_80[44]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[44]),
        .O(empty_fu_160_p1[44]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[45]_i_1 
       (.I0(burst_ctr_fu_80[45]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[45]),
        .O(empty_fu_160_p1[45]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[46]_i_1 
       (.I0(burst_ctr_fu_80[46]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[46]),
        .O(empty_fu_160_p1[46]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[47]_i_1 
       (.I0(burst_ctr_fu_80[47]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[47]),
        .O(empty_fu_160_p1[47]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[48]_i_1 
       (.I0(burst_ctr_fu_80[48]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[48]),
        .O(empty_fu_160_p1[48]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[49]_i_1 
       (.I0(burst_ctr_fu_80[49]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[49]),
        .O(empty_fu_160_p1[49]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[50]_i_1 
       (.I0(burst_ctr_fu_80[50]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[50]),
        .O(empty_fu_160_p1[50]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[51]_i_1 
       (.I0(burst_ctr_fu_80[51]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[51]),
        .O(empty_fu_160_p1[51]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[52]_i_1 
       (.I0(burst_ctr_fu_80[52]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[52]),
        .O(empty_fu_160_p1[52]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[53]_i_1 
       (.I0(burst_ctr_fu_80[53]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[53]),
        .O(empty_fu_160_p1[53]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[54]_i_1 
       (.I0(burst_ctr_fu_80[54]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[54]),
        .O(empty_fu_160_p1[54]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[55]_i_1 
       (.I0(burst_ctr_fu_80[55]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[55]),
        .O(empty_fu_160_p1[55]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[56]_i_1 
       (.I0(burst_ctr_fu_80[56]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[56]),
        .O(empty_fu_160_p1[56]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[57]_i_1 
       (.I0(burst_ctr_fu_80[57]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[57]),
        .O(empty_fu_160_p1[57]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[58]_i_1 
       (.I0(burst_ctr_fu_80[58]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[58]),
        .O(empty_fu_160_p1[58]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[59]_i_1 
       (.I0(burst_ctr_fu_80[59]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[59]),
        .O(empty_fu_160_p1[59]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[5]_i_1 
       (.I0(burst_ctr_fu_80[5]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[5]),
        .O(empty_fu_160_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[60]_i_1 
       (.I0(burst_ctr_fu_80[60]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[60]),
        .O(empty_fu_160_p1[60]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[61]_i_1 
       (.I0(burst_ctr_fu_80[61]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[61]),
        .O(empty_fu_160_p1[61]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[62]_i_1 
       (.I0(burst_ctr_fu_80[62]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[62]),
        .O(empty_fu_160_p1[62]));
  LUT2 #(
    .INIT(4'h8)) 
    \burst_ctr_2_reg_284[63]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(burst_ctr_2_reg_2840));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[63]_i_2 
       (.I0(burst_ctr_fu_80[63]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[63]),
        .O(empty_fu_160_p1[63]));
  LUT5 #(
    .INIT(32'h80FFFFFF)) 
    \burst_ctr_2_reg_284[63]_i_3 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(icmp_ln31_1_reg_299),
        .I2(icmp_ln31_reg_295),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\burst_ctr_2_reg_284[63]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[6]_i_1 
       (.I0(burst_ctr_fu_80[6]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[6]),
        .O(empty_fu_160_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[7]_i_1 
       (.I0(burst_ctr_fu_80[7]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[7]),
        .O(empty_fu_160_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[8]_i_1 
       (.I0(burst_ctr_fu_80[8]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[8]),
        .O(empty_fu_160_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_2_reg_284[9]_i_1 
       (.I0(burst_ctr_fu_80[9]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[9]),
        .O(empty_fu_160_p1[9]));
  FDRE \burst_ctr_2_reg_284_reg[10] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[10]),
        .Q(burst_ctr_2_reg_284[10]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[11] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[11]),
        .Q(burst_ctr_2_reg_284[11]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[12] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[12]),
        .Q(burst_ctr_2_reg_284[12]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[13] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[13]),
        .Q(burst_ctr_2_reg_284[13]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[14] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[14]),
        .Q(burst_ctr_2_reg_284[14]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[15] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[15]),
        .Q(burst_ctr_2_reg_284[15]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[16] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[16]),
        .Q(burst_ctr_2_reg_284[16]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[17] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[17]),
        .Q(burst_ctr_2_reg_284[17]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[18] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[18]),
        .Q(burst_ctr_2_reg_284[18]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[19] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[19]),
        .Q(burst_ctr_2_reg_284[19]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[20] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[20]),
        .Q(burst_ctr_2_reg_284[20]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[21] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[21]),
        .Q(burst_ctr_2_reg_284[21]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[22] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[22]),
        .Q(burst_ctr_2_reg_284[22]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[23] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[23]),
        .Q(burst_ctr_2_reg_284[23]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[24] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[24]),
        .Q(burst_ctr_2_reg_284[24]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[25] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[25]),
        .Q(burst_ctr_2_reg_284[25]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[26] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[26]),
        .Q(burst_ctr_2_reg_284[26]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[27] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[27]),
        .Q(burst_ctr_2_reg_284[27]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[28] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[28]),
        .Q(burst_ctr_2_reg_284[28]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[29] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[29]),
        .Q(burst_ctr_2_reg_284[29]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[30] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[30]),
        .Q(burst_ctr_2_reg_284[30]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[31] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[31]),
        .Q(burst_ctr_2_reg_284[31]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[32] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[32]),
        .Q(burst_ctr_2_reg_284[32]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[33] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[33]),
        .Q(burst_ctr_2_reg_284[33]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[34] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[34]),
        .Q(burst_ctr_2_reg_284[34]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[35] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[35]),
        .Q(burst_ctr_2_reg_284[35]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[36] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[36]),
        .Q(burst_ctr_2_reg_284[36]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[37] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[37]),
        .Q(burst_ctr_2_reg_284[37]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[38] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[38]),
        .Q(burst_ctr_2_reg_284[38]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[39] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[39]),
        .Q(burst_ctr_2_reg_284[39]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[40] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[40]),
        .Q(burst_ctr_2_reg_284[40]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[41] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[41]),
        .Q(burst_ctr_2_reg_284[41]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[42] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[42]),
        .Q(burst_ctr_2_reg_284[42]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[43] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[43]),
        .Q(burst_ctr_2_reg_284[43]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[44] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[44]),
        .Q(burst_ctr_2_reg_284[44]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[45] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[45]),
        .Q(burst_ctr_2_reg_284[45]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[46] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[46]),
        .Q(burst_ctr_2_reg_284[46]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[47] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[47]),
        .Q(burst_ctr_2_reg_284[47]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[48] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[48]),
        .Q(burst_ctr_2_reg_284[48]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[49] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[49]),
        .Q(burst_ctr_2_reg_284[49]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[50] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[50]),
        .Q(burst_ctr_2_reg_284[50]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[51] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[51]),
        .Q(burst_ctr_2_reg_284[51]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[52] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[52]),
        .Q(burst_ctr_2_reg_284[52]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[53] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[53]),
        .Q(burst_ctr_2_reg_284[53]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[54] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[54]),
        .Q(burst_ctr_2_reg_284[54]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[55] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[55]),
        .Q(burst_ctr_2_reg_284[55]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[56] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[56]),
        .Q(burst_ctr_2_reg_284[56]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[57] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[57]),
        .Q(burst_ctr_2_reg_284[57]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[58] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[58]),
        .Q(burst_ctr_2_reg_284[58]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[59] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[59]),
        .Q(burst_ctr_2_reg_284[59]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[5] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[5]),
        .Q(burst_ctr_2_reg_284[5]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[60] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[60]),
        .Q(burst_ctr_2_reg_284[60]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[61] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[61]),
        .Q(burst_ctr_2_reg_284[61]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[62] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[62]),
        .Q(burst_ctr_2_reg_284[62]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[63] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[63]),
        .Q(burst_ctr_2_reg_284[63]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[6] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[6]),
        .Q(burst_ctr_2_reg_284[6]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[7] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[7]),
        .Q(burst_ctr_2_reg_284[7]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[8] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[8]),
        .Q(burst_ctr_2_reg_284[8]),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_284_reg[9] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[9]),
        .Q(burst_ctr_2_reg_284[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 burst_ctr_4_fu_194_p2_carry
       (.CI(D[0]),
        .CI_TOP(1'b0),
        .CO({burst_ctr_4_fu_194_p2_carry_n_5,burst_ctr_4_fu_194_p2_carry_n_6,burst_ctr_4_fu_194_p2_carry_n_7,burst_ctr_4_fu_194_p2_carry_n_8,burst_ctr_4_fu_194_p2_carry_n_9,burst_ctr_4_fu_194_p2_carry_n_10,burst_ctr_4_fu_194_p2_carry_n_11,burst_ctr_4_fu_194_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(burst_ctr_4_fu_194_p2[8:1]),
        .S({burst_ctr_2_reg_284[8:5],D[4:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 burst_ctr_4_fu_194_p2_carry__0
       (.CI(burst_ctr_4_fu_194_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({burst_ctr_4_fu_194_p2_carry__0_n_5,burst_ctr_4_fu_194_p2_carry__0_n_6,burst_ctr_4_fu_194_p2_carry__0_n_7,burst_ctr_4_fu_194_p2_carry__0_n_8,burst_ctr_4_fu_194_p2_carry__0_n_9,burst_ctr_4_fu_194_p2_carry__0_n_10,burst_ctr_4_fu_194_p2_carry__0_n_11,burst_ctr_4_fu_194_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(burst_ctr_4_fu_194_p2[16:9]),
        .S(burst_ctr_2_reg_284[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 burst_ctr_4_fu_194_p2_carry__1
       (.CI(burst_ctr_4_fu_194_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({burst_ctr_4_fu_194_p2_carry__1_n_5,burst_ctr_4_fu_194_p2_carry__1_n_6,burst_ctr_4_fu_194_p2_carry__1_n_7,burst_ctr_4_fu_194_p2_carry__1_n_8,burst_ctr_4_fu_194_p2_carry__1_n_9,burst_ctr_4_fu_194_p2_carry__1_n_10,burst_ctr_4_fu_194_p2_carry__1_n_11,burst_ctr_4_fu_194_p2_carry__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(burst_ctr_4_fu_194_p2[24:17]),
        .S(burst_ctr_2_reg_284[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 burst_ctr_4_fu_194_p2_carry__2
       (.CI(burst_ctr_4_fu_194_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({burst_ctr_4_fu_194_p2_carry__2_n_5,burst_ctr_4_fu_194_p2_carry__2_n_6,burst_ctr_4_fu_194_p2_carry__2_n_7,burst_ctr_4_fu_194_p2_carry__2_n_8,burst_ctr_4_fu_194_p2_carry__2_n_9,burst_ctr_4_fu_194_p2_carry__2_n_10,burst_ctr_4_fu_194_p2_carry__2_n_11,burst_ctr_4_fu_194_p2_carry__2_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(burst_ctr_4_fu_194_p2[32:25]),
        .S(burst_ctr_2_reg_284[32:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 burst_ctr_4_fu_194_p2_carry__3
       (.CI(burst_ctr_4_fu_194_p2_carry__2_n_5),
        .CI_TOP(1'b0),
        .CO({burst_ctr_4_fu_194_p2_carry__3_n_5,burst_ctr_4_fu_194_p2_carry__3_n_6,burst_ctr_4_fu_194_p2_carry__3_n_7,burst_ctr_4_fu_194_p2_carry__3_n_8,burst_ctr_4_fu_194_p2_carry__3_n_9,burst_ctr_4_fu_194_p2_carry__3_n_10,burst_ctr_4_fu_194_p2_carry__3_n_11,burst_ctr_4_fu_194_p2_carry__3_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(burst_ctr_4_fu_194_p2[40:33]),
        .S(burst_ctr_2_reg_284[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 burst_ctr_4_fu_194_p2_carry__4
       (.CI(burst_ctr_4_fu_194_p2_carry__3_n_5),
        .CI_TOP(1'b0),
        .CO({burst_ctr_4_fu_194_p2_carry__4_n_5,burst_ctr_4_fu_194_p2_carry__4_n_6,burst_ctr_4_fu_194_p2_carry__4_n_7,burst_ctr_4_fu_194_p2_carry__4_n_8,burst_ctr_4_fu_194_p2_carry__4_n_9,burst_ctr_4_fu_194_p2_carry__4_n_10,burst_ctr_4_fu_194_p2_carry__4_n_11,burst_ctr_4_fu_194_p2_carry__4_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(burst_ctr_4_fu_194_p2[48:41]),
        .S(burst_ctr_2_reg_284[48:41]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 burst_ctr_4_fu_194_p2_carry__5
       (.CI(burst_ctr_4_fu_194_p2_carry__4_n_5),
        .CI_TOP(1'b0),
        .CO({burst_ctr_4_fu_194_p2_carry__5_n_5,burst_ctr_4_fu_194_p2_carry__5_n_6,burst_ctr_4_fu_194_p2_carry__5_n_7,burst_ctr_4_fu_194_p2_carry__5_n_8,burst_ctr_4_fu_194_p2_carry__5_n_9,burst_ctr_4_fu_194_p2_carry__5_n_10,burst_ctr_4_fu_194_p2_carry__5_n_11,burst_ctr_4_fu_194_p2_carry__5_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(burst_ctr_4_fu_194_p2[56:49]),
        .S(burst_ctr_2_reg_284[56:49]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 burst_ctr_4_fu_194_p2_carry__6
       (.CI(burst_ctr_4_fu_194_p2_carry__5_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_burst_ctr_4_fu_194_p2_carry__6_CO_UNCONNECTED[7:6],burst_ctr_4_fu_194_p2_carry__6_n_7,burst_ctr_4_fu_194_p2_carry__6_n_8,burst_ctr_4_fu_194_p2_carry__6_n_9,burst_ctr_4_fu_194_p2_carry__6_n_10,burst_ctr_4_fu_194_p2_carry__6_n_11,burst_ctr_4_fu_194_p2_carry__6_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_burst_ctr_4_fu_194_p2_carry__6_O_UNCONNECTED[7],burst_ctr_4_fu_194_p2[63:57]}),
        .S({1'b0,burst_ctr_2_reg_284[63:57]}));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_6_reg_322[0]_i_1 
       (.I0(burst_ctr_fu_80[0]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[0]),
        .O(empty_fu_160_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_6_reg_322[1]_i_1 
       (.I0(burst_ctr_fu_80[1]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[1]),
        .O(empty_fu_160_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_6_reg_322[2]_i_1 
       (.I0(burst_ctr_fu_80[2]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[2]),
        .O(empty_fu_160_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_6_reg_322[3]_i_1 
       (.I0(burst_ctr_fu_80[3]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[3]),
        .O(empty_fu_160_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_ctr_6_reg_322[4]_i_1 
       (.I0(burst_ctr_fu_80[4]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[4]),
        .O(empty_fu_160_p1[4]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \burst_ctr_6_reg_322[63]_i_1 
       (.I0(icmp_ln31_reg_295),
        .I1(icmp_ln31_1_reg_299),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(p_0_in),
        .I4(icmp_ln28_reg_188),
        .I5(ap_block_pp0_stage2_1100127_out__3),
        .O(burst_ctr_6_reg_322_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \burst_ctr_6_reg_322[63]_i_2 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(icmp_ln31_1_reg_299),
        .I2(icmp_ln31_reg_295),
        .I3(ap_block_pp0_stage2_1100127_out__3),
        .O(burst_ctr_6_reg_3220));
  LUT6 #(
    .INIT(64'h0080008080800080)) 
    \burst_ctr_6_reg_322[63]_i_3 
       (.I0(\burst_ctr_6_reg_322[63]_i_4_n_5 ),
        .I1(p_vld_reg_303),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(fifo_data_out_full_n),
        .I4(\icmp_ln37_reg_313_reg_n_5_[0] ),
        .I5(fifo_count_full_n),
        .O(ap_block_pp0_stage2_1100127_out__3));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \burst_ctr_6_reg_322[63]_i_4 
       (.I0(icmp_ln31_1_reg_299),
        .I1(icmp_ln31_reg_295),
        .O(\burst_ctr_6_reg_322[63]_i_4_n_5 ));
  FDRE \burst_ctr_6_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[0]),
        .Q(burst_ctr_6_reg_322[0]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[10] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[10]),
        .Q(burst_ctr_6_reg_322[10]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[11] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[11]),
        .Q(burst_ctr_6_reg_322[11]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[12] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[12]),
        .Q(burst_ctr_6_reg_322[12]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[13] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[13]),
        .Q(burst_ctr_6_reg_322[13]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[14] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[14]),
        .Q(burst_ctr_6_reg_322[14]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[15] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[15]),
        .Q(burst_ctr_6_reg_322[15]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[16] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[16]),
        .Q(burst_ctr_6_reg_322[16]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[17] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[17]),
        .Q(burst_ctr_6_reg_322[17]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[18] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[18]),
        .Q(burst_ctr_6_reg_322[18]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[19] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[19]),
        .Q(burst_ctr_6_reg_322[19]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[1] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[1]),
        .Q(burst_ctr_6_reg_322[1]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[20] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[20]),
        .Q(burst_ctr_6_reg_322[20]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[21] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[21]),
        .Q(burst_ctr_6_reg_322[21]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[22] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[22]),
        .Q(burst_ctr_6_reg_322[22]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[23] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[23]),
        .Q(burst_ctr_6_reg_322[23]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[24] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[24]),
        .Q(burst_ctr_6_reg_322[24]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[25] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[25]),
        .Q(burst_ctr_6_reg_322[25]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[26] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[26]),
        .Q(burst_ctr_6_reg_322[26]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[27] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[27]),
        .Q(burst_ctr_6_reg_322[27]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[28] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[28]),
        .Q(burst_ctr_6_reg_322[28]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[29] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[29]),
        .Q(burst_ctr_6_reg_322[29]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[2] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[2]),
        .Q(burst_ctr_6_reg_322[2]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[30] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[30]),
        .Q(burst_ctr_6_reg_322[30]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[31] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[31]),
        .Q(burst_ctr_6_reg_322[31]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[32] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[32]),
        .Q(burst_ctr_6_reg_322[32]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[33] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[33]),
        .Q(burst_ctr_6_reg_322[33]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[34] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[34]),
        .Q(burst_ctr_6_reg_322[34]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[35] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[35]),
        .Q(burst_ctr_6_reg_322[35]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[36] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[36]),
        .Q(burst_ctr_6_reg_322[36]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[37] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[37]),
        .Q(burst_ctr_6_reg_322[37]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[38] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[38]),
        .Q(burst_ctr_6_reg_322[38]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[39] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[39]),
        .Q(burst_ctr_6_reg_322[39]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[3] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[3]),
        .Q(burst_ctr_6_reg_322[3]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[40] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[40]),
        .Q(burst_ctr_6_reg_322[40]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[41] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[41]),
        .Q(burst_ctr_6_reg_322[41]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[42] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[42]),
        .Q(burst_ctr_6_reg_322[42]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[43] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[43]),
        .Q(burst_ctr_6_reg_322[43]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[44] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[44]),
        .Q(burst_ctr_6_reg_322[44]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[45] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[45]),
        .Q(burst_ctr_6_reg_322[45]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[46] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[46]),
        .Q(burst_ctr_6_reg_322[46]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[47] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[47]),
        .Q(burst_ctr_6_reg_322[47]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[48] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[48]),
        .Q(burst_ctr_6_reg_322[48]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[49] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[49]),
        .Q(burst_ctr_6_reg_322[49]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[4] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[4]),
        .Q(burst_ctr_6_reg_322[4]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[50] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[50]),
        .Q(burst_ctr_6_reg_322[50]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[51] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[51]),
        .Q(burst_ctr_6_reg_322[51]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[52] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[52]),
        .Q(burst_ctr_6_reg_322[52]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[53] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[53]),
        .Q(burst_ctr_6_reg_322[53]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[54] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[54]),
        .Q(burst_ctr_6_reg_322[54]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[55] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[55]),
        .Q(burst_ctr_6_reg_322[55]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[56] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[56]),
        .Q(burst_ctr_6_reg_322[56]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[57] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[57]),
        .Q(burst_ctr_6_reg_322[57]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[58] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[58]),
        .Q(burst_ctr_6_reg_322[58]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[59] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[59]),
        .Q(burst_ctr_6_reg_322[59]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[5] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[5]),
        .Q(burst_ctr_6_reg_322[5]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[60] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[60]),
        .Q(burst_ctr_6_reg_322[60]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[61] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[61]),
        .Q(burst_ctr_6_reg_322[61]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[62] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[62]),
        .Q(burst_ctr_6_reg_322[62]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[63] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[63]),
        .Q(burst_ctr_6_reg_322[63]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[6] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[6]),
        .Q(burst_ctr_6_reg_322[6]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[7] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[7]),
        .Q(burst_ctr_6_reg_322[7]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[8] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[8]),
        .Q(burst_ctr_6_reg_322[8]),
        .R(burst_ctr_6_reg_322_0));
  FDRE \burst_ctr_6_reg_322_reg[9] 
       (.C(ap_clk),
        .CE(burst_ctr_6_reg_3220),
        .D(empty_fu_160_p1[9]),
        .Q(burst_ctr_6_reg_322[9]),
        .R(burst_ctr_6_reg_322_0));
  LUT2 #(
    .INIT(4'h8)) 
    \burst_ctr_fu_80[63]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .O(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_75),
        .Q(burst_ctr_fu_80[0]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_65),
        .Q(burst_ctr_fu_80[10]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_64),
        .Q(burst_ctr_fu_80[11]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_63),
        .Q(burst_ctr_fu_80[12]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_62),
        .Q(burst_ctr_fu_80[13]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_61),
        .Q(burst_ctr_fu_80[14]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_60),
        .Q(burst_ctr_fu_80[15]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_59),
        .Q(burst_ctr_fu_80[16]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_58),
        .Q(burst_ctr_fu_80[17]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_57),
        .Q(burst_ctr_fu_80[18]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_56),
        .Q(burst_ctr_fu_80[19]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_74),
        .Q(burst_ctr_fu_80[1]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_55),
        .Q(burst_ctr_fu_80[20]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_54),
        .Q(burst_ctr_fu_80[21]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_53),
        .Q(burst_ctr_fu_80[22]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_52),
        .Q(burst_ctr_fu_80[23]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_51),
        .Q(burst_ctr_fu_80[24]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_50),
        .Q(burst_ctr_fu_80[25]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_49),
        .Q(burst_ctr_fu_80[26]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_48),
        .Q(burst_ctr_fu_80[27]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_47),
        .Q(burst_ctr_fu_80[28]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_46),
        .Q(burst_ctr_fu_80[29]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_73),
        .Q(burst_ctr_fu_80[2]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_45),
        .Q(burst_ctr_fu_80[30]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_44),
        .Q(burst_ctr_fu_80[31]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_43),
        .Q(burst_ctr_fu_80[32]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_42),
        .Q(burst_ctr_fu_80[33]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_41),
        .Q(burst_ctr_fu_80[34]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_40),
        .Q(burst_ctr_fu_80[35]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_39),
        .Q(burst_ctr_fu_80[36]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_38),
        .Q(burst_ctr_fu_80[37]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_37),
        .Q(burst_ctr_fu_80[38]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_36),
        .Q(burst_ctr_fu_80[39]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_72),
        .Q(burst_ctr_fu_80[3]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_35),
        .Q(burst_ctr_fu_80[40]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_34),
        .Q(burst_ctr_fu_80[41]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_33),
        .Q(burst_ctr_fu_80[42]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_32),
        .Q(burst_ctr_fu_80[43]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_31),
        .Q(burst_ctr_fu_80[44]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_30),
        .Q(burst_ctr_fu_80[45]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_29),
        .Q(burst_ctr_fu_80[46]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_28),
        .Q(burst_ctr_fu_80[47]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_27),
        .Q(burst_ctr_fu_80[48]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_26),
        .Q(burst_ctr_fu_80[49]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_71),
        .Q(burst_ctr_fu_80[4]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_25),
        .Q(burst_ctr_fu_80[50]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_24),
        .Q(burst_ctr_fu_80[51]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_23),
        .Q(burst_ctr_fu_80[52]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_22),
        .Q(burst_ctr_fu_80[53]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_21),
        .Q(burst_ctr_fu_80[54]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_20),
        .Q(burst_ctr_fu_80[55]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_19),
        .Q(burst_ctr_fu_80[56]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_18),
        .Q(burst_ctr_fu_80[57]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_17),
        .Q(burst_ctr_fu_80[58]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_16),
        .Q(burst_ctr_fu_80[59]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_70),
        .Q(burst_ctr_fu_80[5]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_15),
        .Q(burst_ctr_fu_80[60]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_14),
        .Q(burst_ctr_fu_80[61]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_13),
        .Q(burst_ctr_fu_80[62]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_12),
        .Q(burst_ctr_fu_80[63]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_69),
        .Q(burst_ctr_fu_80[6]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_68),
        .Q(burst_ctr_fu_80[7]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_67),
        .Q(burst_ctr_fu_80[8]),
        .R(ap_NS_fsm1));
  FDRE \burst_ctr_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_66),
        .Q(burst_ctr_fu_80[9]),
        .R(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    \burst_ctr_loc_fu_80[4]_i_1 
       (.I0(icmp_ln31_reg_295),
        .I1(ap_CS_fsm_state6),
        .I2(\ap_CS_fsm_reg_n_5_[5] ),
        .I3(\ap_CS_fsm_reg[4]_0 [2]),
        .O(\icmp_ln31_reg_295_reg[0]_0 ));
  FDRE \empty_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \empty_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \empty_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \empty_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \empty_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(empty_fu_160_p1[4]),
        .Q(D[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \flush_0_data_reg[63]_i_1 
       (.I0(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(written_1_vld_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[0] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [0]),
        .Q(flush_0_data_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[10] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [10]),
        .Q(flush_0_data_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[11] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [11]),
        .Q(flush_0_data_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[12] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [12]),
        .Q(flush_0_data_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[13] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [13]),
        .Q(flush_0_data_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[14] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [14]),
        .Q(flush_0_data_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[15] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [15]),
        .Q(flush_0_data_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[16] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [16]),
        .Q(flush_0_data_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[17] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [17]),
        .Q(flush_0_data_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[18] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [18]),
        .Q(flush_0_data_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[19] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [19]),
        .Q(flush_0_data_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[1] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [1]),
        .Q(flush_0_data_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[20] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [20]),
        .Q(flush_0_data_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[21] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [21]),
        .Q(flush_0_data_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[22] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [22]),
        .Q(flush_0_data_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[23] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [23]),
        .Q(flush_0_data_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[24] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [24]),
        .Q(flush_0_data_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[25] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [25]),
        .Q(flush_0_data_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[26] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [26]),
        .Q(flush_0_data_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[27] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [27]),
        .Q(flush_0_data_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[28] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [28]),
        .Q(flush_0_data_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[29] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [29]),
        .Q(flush_0_data_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [2]),
        .Q(flush_0_data_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[30] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [30]),
        .Q(flush_0_data_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[31] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [31]),
        .Q(flush_0_data_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[32] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [32]),
        .Q(flush_0_data_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[33] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [33]),
        .Q(flush_0_data_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[34] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [34]),
        .Q(flush_0_data_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[35] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [35]),
        .Q(flush_0_data_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[36] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [36]),
        .Q(flush_0_data_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[37] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [37]),
        .Q(flush_0_data_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[38] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [38]),
        .Q(flush_0_data_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[39] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [39]),
        .Q(flush_0_data_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [3]),
        .Q(flush_0_data_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[40] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [40]),
        .Q(flush_0_data_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[41] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [41]),
        .Q(flush_0_data_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[42] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [42]),
        .Q(flush_0_data_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[43] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [43]),
        .Q(flush_0_data_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[44] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [44]),
        .Q(flush_0_data_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[45] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [45]),
        .Q(flush_0_data_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[46] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [46]),
        .Q(flush_0_data_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[47] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [47]),
        .Q(flush_0_data_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[48] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [48]),
        .Q(flush_0_data_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[49] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [49]),
        .Q(flush_0_data_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [4]),
        .Q(flush_0_data_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[50] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [50]),
        .Q(flush_0_data_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[51] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [51]),
        .Q(flush_0_data_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[52] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [52]),
        .Q(flush_0_data_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[53] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [53]),
        .Q(flush_0_data_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[54] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [54]),
        .Q(flush_0_data_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[55] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [55]),
        .Q(flush_0_data_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[56] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [56]),
        .Q(flush_0_data_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[57] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [57]),
        .Q(flush_0_data_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[58] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [58]),
        .Q(flush_0_data_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[59] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [59]),
        .Q(flush_0_data_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [5]),
        .Q(flush_0_data_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[60] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [60]),
        .Q(flush_0_data_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[61] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [61]),
        .Q(flush_0_data_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[62] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [62]),
        .Q(flush_0_data_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[63] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [63]),
        .Q(flush_0_data_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [6]),
        .Q(flush_0_data_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [7]),
        .Q(flush_0_data_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[8] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [8]),
        .Q(flush_0_data_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \flush_0_data_reg_reg[9] 
       (.C(ap_clk),
        .CE(written_1_vld_reg2),
        .D(\flush_0_data_reg_reg[63]_0 [9]),
        .Q(flush_0_data_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[4]_0 [1]),
        .I1(ap_CS_fsm_state8),
        .I2(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln31_1_reg_299[0]_i_1 
       (.I0(icmp_ln31_1_fu_169_p2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln31_reg_295),
        .I3(icmp_ln31_1_reg_299),
        .O(\icmp_ln31_1_reg_299[0]_i_1_n_5 ));
  FDRE \icmp_ln31_1_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln31_1_reg_299[0]_i_1_n_5 ),
        .Q(icmp_ln31_1_reg_299),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln31_fu_164_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln31_fu_164_p2_carry_n_5,icmp_ln31_fu_164_p2_carry_n_6,icmp_ln31_fu_164_p2_carry_n_7,icmp_ln31_fu_164_p2_carry_n_8,icmp_ln31_fu_164_p2_carry_n_9,icmp_ln31_fu_164_p2_carry_n_10,icmp_ln31_fu_164_p2_carry_n_11,icmp_ln31_fu_164_p2_carry_n_12}),
        .DI({icmp_ln31_fu_164_p2_carry_i_1_n_5,icmp_ln31_fu_164_p2_carry_i_2_n_5,icmp_ln31_fu_164_p2_carry_i_3_n_5,icmp_ln31_fu_164_p2_carry_i_4_n_5,icmp_ln31_fu_164_p2_carry_i_5_n_5,icmp_ln31_fu_164_p2_carry_i_6_n_5,icmp_ln31_fu_164_p2_carry_i_7_n_5,icmp_ln31_fu_164_p2_carry_i_8_n_5}),
        .O(NLW_icmp_ln31_fu_164_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln31_fu_164_p2_carry_i_9_n_5,icmp_ln31_fu_164_p2_carry_i_10_n_5,icmp_ln31_fu_164_p2_carry_i_11_n_5,icmp_ln31_fu_164_p2_carry_i_12_n_5,icmp_ln31_fu_164_p2_carry_i_13_n_5,icmp_ln31_fu_164_p2_carry_i_14_n_5,icmp_ln31_fu_164_p2_carry_i_15_n_5,icmp_ln31_fu_164_p2_carry_i_16_n_5}));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln31_fu_164_p2_carry__0
       (.CI(icmp_ln31_fu_164_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({icmp_ln31_fu_164_p2_carry__0_n_5,icmp_ln31_fu_164_p2_carry__0_n_6,icmp_ln31_fu_164_p2_carry__0_n_7,icmp_ln31_fu_164_p2_carry__0_n_8,icmp_ln31_fu_164_p2_carry__0_n_9,icmp_ln31_fu_164_p2_carry__0_n_10,icmp_ln31_fu_164_p2_carry__0_n_11,icmp_ln31_fu_164_p2_carry__0_n_12}),
        .DI({icmp_ln31_fu_164_p2_carry__0_i_1_n_5,icmp_ln31_fu_164_p2_carry__0_i_2_n_5,icmp_ln31_fu_164_p2_carry__0_i_3_n_5,icmp_ln31_fu_164_p2_carry__0_i_4_n_5,icmp_ln31_fu_164_p2_carry__0_i_5_n_5,icmp_ln31_fu_164_p2_carry__0_i_6_n_5,icmp_ln31_fu_164_p2_carry__0_i_7_n_5,icmp_ln31_fu_164_p2_carry__0_i_8_n_5}),
        .O(NLW_icmp_ln31_fu_164_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln31_fu_164_p2_carry__0_i_9_n_5,icmp_ln31_fu_164_p2_carry__0_i_10_n_5,icmp_ln31_fu_164_p2_carry__0_i_11_n_5,icmp_ln31_fu_164_p2_carry__0_i_12_n_5,icmp_ln31_fu_164_p2_carry__0_i_13_n_5,icmp_ln31_fu_164_p2_carry__0_i_14_n_5,icmp_ln31_fu_164_p2_carry__0_i_15_n_5,icmp_ln31_fu_164_p2_carry__0_i_16_n_5}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__0_i_1
       (.I0(Q[31]),
        .I1(empty_fu_160_p1[31]),
        .I2(Q[30]),
        .I3(burst_ctr_6_reg_322[30]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[30]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__0_i_10
       (.I0(empty_fu_160_p1[29]),
        .I1(Q[29]),
        .I2(burst_ctr_fu_80[28]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[28]),
        .I5(Q[28]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_10_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__0_i_11
       (.I0(empty_fu_160_p1[27]),
        .I1(Q[27]),
        .I2(burst_ctr_fu_80[26]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[26]),
        .I5(Q[26]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_11_n_5));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln31_fu_164_p2_carry__0_i_12
       (.I0(burst_ctr_fu_80[24]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[24]),
        .I3(Q[24]),
        .I4(empty_fu_160_p1[25]),
        .I5(Q[25]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_12_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__0_i_13
       (.I0(empty_fu_160_p1[23]),
        .I1(Q[23]),
        .I2(burst_ctr_fu_80[22]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[22]),
        .I5(Q[22]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_13_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__0_i_14
       (.I0(empty_fu_160_p1[21]),
        .I1(Q[21]),
        .I2(burst_ctr_fu_80[20]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[20]),
        .I5(Q[20]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_14_n_5));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln31_fu_164_p2_carry__0_i_15
       (.I0(burst_ctr_fu_80[18]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[18]),
        .I3(Q[18]),
        .I4(empty_fu_160_p1[19]),
        .I5(Q[19]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_15_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__0_i_16
       (.I0(empty_fu_160_p1[17]),
        .I1(Q[17]),
        .I2(burst_ctr_fu_80[16]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[16]),
        .I5(Q[16]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_16_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__0_i_2
       (.I0(Q[29]),
        .I1(empty_fu_160_p1[29]),
        .I2(Q[28]),
        .I3(burst_ctr_6_reg_322[28]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[28]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__0_i_3
       (.I0(Q[27]),
        .I1(empty_fu_160_p1[27]),
        .I2(Q[26]),
        .I3(burst_ctr_6_reg_322[26]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[26]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_3_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__0_i_4
       (.I0(Q[25]),
        .I1(empty_fu_160_p1[25]),
        .I2(Q[24]),
        .I3(burst_ctr_6_reg_322[24]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[24]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_4_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__0_i_5
       (.I0(Q[23]),
        .I1(empty_fu_160_p1[23]),
        .I2(Q[22]),
        .I3(burst_ctr_6_reg_322[22]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[22]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__0_i_6
       (.I0(Q[21]),
        .I1(empty_fu_160_p1[21]),
        .I2(Q[20]),
        .I3(burst_ctr_6_reg_322[20]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[20]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_6_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__0_i_7
       (.I0(Q[19]),
        .I1(empty_fu_160_p1[19]),
        .I2(Q[18]),
        .I3(burst_ctr_6_reg_322[18]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[18]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_7_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__0_i_8
       (.I0(Q[17]),
        .I1(empty_fu_160_p1[17]),
        .I2(Q[16]),
        .I3(burst_ctr_6_reg_322[16]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[16]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_8_n_5));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln31_fu_164_p2_carry__0_i_9
       (.I0(burst_ctr_fu_80[30]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[30]),
        .I3(Q[30]),
        .I4(empty_fu_160_p1[31]),
        .I5(Q[31]),
        .O(icmp_ln31_fu_164_p2_carry__0_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln31_fu_164_p2_carry__1
       (.CI(icmp_ln31_fu_164_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({icmp_ln31_fu_164_p2_carry__1_n_5,icmp_ln31_fu_164_p2_carry__1_n_6,icmp_ln31_fu_164_p2_carry__1_n_7,icmp_ln31_fu_164_p2_carry__1_n_8,icmp_ln31_fu_164_p2_carry__1_n_9,icmp_ln31_fu_164_p2_carry__1_n_10,icmp_ln31_fu_164_p2_carry__1_n_11,icmp_ln31_fu_164_p2_carry__1_n_12}),
        .DI({icmp_ln31_fu_164_p2_carry__1_i_1_n_5,icmp_ln31_fu_164_p2_carry__1_i_2_n_5,icmp_ln31_fu_164_p2_carry__1_i_3_n_5,icmp_ln31_fu_164_p2_carry__1_i_4_n_5,icmp_ln31_fu_164_p2_carry__1_i_5_n_5,icmp_ln31_fu_164_p2_carry__1_i_6_n_5,icmp_ln31_fu_164_p2_carry__1_i_7_n_5,icmp_ln31_fu_164_p2_carry__1_i_8_n_5}),
        .O(NLW_icmp_ln31_fu_164_p2_carry__1_O_UNCONNECTED[7:0]),
        .S({icmp_ln31_fu_164_p2_carry__1_i_9_n_5,icmp_ln31_fu_164_p2_carry__1_i_10_n_5,icmp_ln31_fu_164_p2_carry__1_i_11_n_5,icmp_ln31_fu_164_p2_carry__1_i_12_n_5,icmp_ln31_fu_164_p2_carry__1_i_13_n_5,icmp_ln31_fu_164_p2_carry__1_i_14_n_5,icmp_ln31_fu_164_p2_carry__1_i_15_n_5,icmp_ln31_fu_164_p2_carry__1_i_16_n_5}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__1_i_1
       (.I0(Q[47]),
        .I1(empty_fu_160_p1[47]),
        .I2(Q[46]),
        .I3(burst_ctr_6_reg_322[46]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[46]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_1_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__1_i_10
       (.I0(empty_fu_160_p1[45]),
        .I1(Q[45]),
        .I2(burst_ctr_fu_80[44]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[44]),
        .I5(Q[44]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_10_n_5));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln31_fu_164_p2_carry__1_i_11
       (.I0(burst_ctr_fu_80[42]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[42]),
        .I3(Q[42]),
        .I4(empty_fu_160_p1[43]),
        .I5(Q[43]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_11_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__1_i_12
       (.I0(empty_fu_160_p1[41]),
        .I1(Q[41]),
        .I2(burst_ctr_fu_80[40]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[40]),
        .I5(Q[40]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_12_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__1_i_13
       (.I0(empty_fu_160_p1[39]),
        .I1(Q[39]),
        .I2(burst_ctr_fu_80[38]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[38]),
        .I5(Q[38]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_13_n_5));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln31_fu_164_p2_carry__1_i_14
       (.I0(burst_ctr_fu_80[36]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[36]),
        .I3(Q[36]),
        .I4(empty_fu_160_p1[37]),
        .I5(Q[37]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_14_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__1_i_15
       (.I0(empty_fu_160_p1[35]),
        .I1(Q[35]),
        .I2(burst_ctr_fu_80[34]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[34]),
        .I5(Q[34]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_15_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__1_i_16
       (.I0(empty_fu_160_p1[33]),
        .I1(Q[33]),
        .I2(burst_ctr_fu_80[32]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[32]),
        .I5(Q[32]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_16_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__1_i_2
       (.I0(Q[45]),
        .I1(empty_fu_160_p1[45]),
        .I2(Q[44]),
        .I3(burst_ctr_6_reg_322[44]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[44]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_2_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__1_i_3
       (.I0(Q[43]),
        .I1(empty_fu_160_p1[43]),
        .I2(Q[42]),
        .I3(burst_ctr_6_reg_322[42]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[42]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_3_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__1_i_4
       (.I0(Q[41]),
        .I1(empty_fu_160_p1[41]),
        .I2(Q[40]),
        .I3(burst_ctr_6_reg_322[40]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[40]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_4_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__1_i_5
       (.I0(Q[39]),
        .I1(empty_fu_160_p1[39]),
        .I2(Q[38]),
        .I3(burst_ctr_6_reg_322[38]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[38]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_5_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__1_i_6
       (.I0(Q[37]),
        .I1(empty_fu_160_p1[37]),
        .I2(Q[36]),
        .I3(burst_ctr_6_reg_322[36]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[36]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_6_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__1_i_7
       (.I0(Q[35]),
        .I1(empty_fu_160_p1[35]),
        .I2(Q[34]),
        .I3(burst_ctr_6_reg_322[34]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[34]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_7_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__1_i_8
       (.I0(Q[33]),
        .I1(empty_fu_160_p1[33]),
        .I2(Q[32]),
        .I3(burst_ctr_6_reg_322[32]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[32]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_8_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__1_i_9
       (.I0(empty_fu_160_p1[47]),
        .I1(Q[47]),
        .I2(burst_ctr_fu_80[46]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[46]),
        .I5(Q[46]),
        .O(icmp_ln31_fu_164_p2_carry__1_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln31_fu_164_p2_carry__2
       (.CI(icmp_ln31_fu_164_p2_carry__1_n_5),
        .CI_TOP(1'b0),
        .CO({icmp_ln31_fu_164_p2,icmp_ln31_fu_164_p2_carry__2_n_6,icmp_ln31_fu_164_p2_carry__2_n_7,icmp_ln31_fu_164_p2_carry__2_n_8,icmp_ln31_fu_164_p2_carry__2_n_9,icmp_ln31_fu_164_p2_carry__2_n_10,icmp_ln31_fu_164_p2_carry__2_n_11,icmp_ln31_fu_164_p2_carry__2_n_12}),
        .DI({icmp_ln31_fu_164_p2_carry__2_i_1_n_5,icmp_ln31_fu_164_p2_carry__2_i_2_n_5,icmp_ln31_fu_164_p2_carry__2_i_3_n_5,icmp_ln31_fu_164_p2_carry__2_i_4_n_5,icmp_ln31_fu_164_p2_carry__2_i_5_n_5,icmp_ln31_fu_164_p2_carry__2_i_6_n_5,icmp_ln31_fu_164_p2_carry__2_i_7_n_5,icmp_ln31_fu_164_p2_carry__2_i_8_n_5}),
        .O(NLW_icmp_ln31_fu_164_p2_carry__2_O_UNCONNECTED[7:0]),
        .S({icmp_ln31_fu_164_p2_carry__2_i_9_n_5,icmp_ln31_fu_164_p2_carry__2_i_10_n_5,icmp_ln31_fu_164_p2_carry__2_i_11_n_5,icmp_ln31_fu_164_p2_carry__2_i_12_n_5,icmp_ln31_fu_164_p2_carry__2_i_13_n_5,icmp_ln31_fu_164_p2_carry__2_i_14_n_5,icmp_ln31_fu_164_p2_carry__2_i_15_n_5,icmp_ln31_fu_164_p2_carry__2_i_16_n_5}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__2_i_1
       (.I0(Q[63]),
        .I1(empty_fu_160_p1[63]),
        .I2(Q[62]),
        .I3(burst_ctr_6_reg_322[62]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[62]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_1_n_5));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln31_fu_164_p2_carry__2_i_10
       (.I0(burst_ctr_fu_80[60]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[60]),
        .I3(Q[60]),
        .I4(empty_fu_160_p1[61]),
        .I5(Q[61]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_10_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__2_i_11
       (.I0(empty_fu_160_p1[59]),
        .I1(Q[59]),
        .I2(burst_ctr_fu_80[58]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[58]),
        .I5(Q[58]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_11_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__2_i_12
       (.I0(empty_fu_160_p1[57]),
        .I1(Q[57]),
        .I2(burst_ctr_fu_80[56]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[56]),
        .I5(Q[56]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_12_n_5));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln31_fu_164_p2_carry__2_i_13
       (.I0(burst_ctr_fu_80[54]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[54]),
        .I3(Q[54]),
        .I4(empty_fu_160_p1[55]),
        .I5(Q[55]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_13_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__2_i_14
       (.I0(empty_fu_160_p1[53]),
        .I1(Q[53]),
        .I2(burst_ctr_fu_80[52]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[52]),
        .I5(Q[52]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_14_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry__2_i_15
       (.I0(empty_fu_160_p1[51]),
        .I1(Q[51]),
        .I2(burst_ctr_fu_80[50]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[50]),
        .I5(Q[50]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_15_n_5));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln31_fu_164_p2_carry__2_i_16
       (.I0(burst_ctr_fu_80[48]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[48]),
        .I3(Q[48]),
        .I4(empty_fu_160_p1[49]),
        .I5(Q[49]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_16_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__2_i_2
       (.I0(Q[61]),
        .I1(empty_fu_160_p1[61]),
        .I2(Q[60]),
        .I3(burst_ctr_6_reg_322[60]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[60]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_2_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__2_i_3
       (.I0(Q[59]),
        .I1(empty_fu_160_p1[59]),
        .I2(Q[58]),
        .I3(burst_ctr_6_reg_322[58]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[58]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_3_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__2_i_4
       (.I0(Q[57]),
        .I1(empty_fu_160_p1[57]),
        .I2(Q[56]),
        .I3(burst_ctr_6_reg_322[56]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[56]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_4_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__2_i_5
       (.I0(Q[55]),
        .I1(empty_fu_160_p1[55]),
        .I2(Q[54]),
        .I3(burst_ctr_6_reg_322[54]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[54]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_5_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__2_i_6
       (.I0(Q[53]),
        .I1(empty_fu_160_p1[53]),
        .I2(Q[52]),
        .I3(burst_ctr_6_reg_322[52]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[52]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_6_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__2_i_7
       (.I0(Q[51]),
        .I1(empty_fu_160_p1[51]),
        .I2(Q[50]),
        .I3(burst_ctr_6_reg_322[50]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[50]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_7_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry__2_i_8
       (.I0(Q[49]),
        .I1(empty_fu_160_p1[49]),
        .I2(Q[48]),
        .I3(burst_ctr_6_reg_322[48]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[48]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_8_n_5));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    icmp_ln31_fu_164_p2_carry__2_i_9
       (.I0(Q[62]),
        .I1(burst_ctr_6_reg_322[62]),
        .I2(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I3(burst_ctr_fu_80[62]),
        .I4(empty_fu_160_p1[63]),
        .I5(Q[63]),
        .O(icmp_ln31_fu_164_p2_carry__2_i_9_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry_i_1
       (.I0(Q[15]),
        .I1(empty_fu_160_p1[15]),
        .I2(Q[14]),
        .I3(burst_ctr_6_reg_322[14]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[14]),
        .O(icmp_ln31_fu_164_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln31_fu_164_p2_carry_i_10
       (.I0(burst_ctr_fu_80[12]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[12]),
        .I3(Q[12]),
        .I4(empty_fu_160_p1[13]),
        .I5(Q[13]),
        .O(icmp_ln31_fu_164_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry_i_11
       (.I0(empty_fu_160_p1[11]),
        .I1(Q[11]),
        .I2(burst_ctr_fu_80[10]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[10]),
        .I5(Q[10]),
        .O(icmp_ln31_fu_164_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry_i_12
       (.I0(empty_fu_160_p1[9]),
        .I1(Q[9]),
        .I2(burst_ctr_fu_80[8]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[8]),
        .I5(Q[8]),
        .O(icmp_ln31_fu_164_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln31_fu_164_p2_carry_i_13
       (.I0(burst_ctr_fu_80[6]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[6]),
        .I3(Q[6]),
        .I4(empty_fu_160_p1[7]),
        .I5(Q[7]),
        .O(icmp_ln31_fu_164_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry_i_14
       (.I0(empty_fu_160_p1[5]),
        .I1(Q[5]),
        .I2(burst_ctr_fu_80[4]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[4]),
        .I5(Q[4]),
        .O(icmp_ln31_fu_164_p2_carry_i_14_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry_i_15
       (.I0(empty_fu_160_p1[3]),
        .I1(Q[3]),
        .I2(burst_ctr_fu_80[2]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[2]),
        .I5(Q[2]),
        .O(icmp_ln31_fu_164_p2_carry_i_15_n_5));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln31_fu_164_p2_carry_i_16
       (.I0(burst_ctr_fu_80[0]),
        .I1(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I2(burst_ctr_6_reg_322[0]),
        .I3(Q[0]),
        .I4(empty_fu_160_p1[1]),
        .I5(Q[1]),
        .O(icmp_ln31_fu_164_p2_carry_i_16_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry_i_2
       (.I0(Q[13]),
        .I1(empty_fu_160_p1[13]),
        .I2(Q[12]),
        .I3(burst_ctr_6_reg_322[12]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[12]),
        .O(icmp_ln31_fu_164_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry_i_3
       (.I0(Q[11]),
        .I1(empty_fu_160_p1[11]),
        .I2(Q[10]),
        .I3(burst_ctr_6_reg_322[10]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[10]),
        .O(icmp_ln31_fu_164_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry_i_4
       (.I0(Q[9]),
        .I1(empty_fu_160_p1[9]),
        .I2(Q[8]),
        .I3(burst_ctr_6_reg_322[8]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[8]),
        .O(icmp_ln31_fu_164_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry_i_5
       (.I0(Q[7]),
        .I1(empty_fu_160_p1[7]),
        .I2(Q[6]),
        .I3(burst_ctr_6_reg_322[6]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[6]),
        .O(icmp_ln31_fu_164_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry_i_6
       (.I0(Q[5]),
        .I1(empty_fu_160_p1[5]),
        .I2(Q[4]),
        .I3(burst_ctr_6_reg_322[4]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[4]),
        .O(icmp_ln31_fu_164_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry_i_7
       (.I0(Q[3]),
        .I1(empty_fu_160_p1[3]),
        .I2(Q[2]),
        .I3(burst_ctr_6_reg_322[2]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[2]),
        .O(icmp_ln31_fu_164_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln31_fu_164_p2_carry_i_8
       (.I0(Q[1]),
        .I1(empty_fu_160_p1[1]),
        .I2(Q[0]),
        .I3(burst_ctr_6_reg_322[0]),
        .I4(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I5(burst_ctr_fu_80[0]),
        .O(icmp_ln31_fu_164_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln31_fu_164_p2_carry_i_9
       (.I0(empty_fu_160_p1[15]),
        .I1(Q[15]),
        .I2(burst_ctr_fu_80[14]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[14]),
        .I5(Q[14]),
        .O(icmp_ln31_fu_164_p2_carry_i_9_n_5));
  FDRE \icmp_ln31_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(burst_ctr_2_reg_2840),
        .D(icmp_ln31_fu_164_p2),
        .Q(icmp_ln31_reg_295),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \icmp_ln37_reg_313[0]_i_2 
       (.I0(D[0]),
        .I1(D[1]),
        .I2(D[2]),
        .I3(D[4]),
        .I4(D[3]),
        .O(\icmp_ln37_reg_313[0]_i_2_n_5 ));
  FDRE \icmp_ln37_reg_313_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_7),
        .Q(\icmp_ln37_reg_313_reg_n_5_[0] ),
        .R(1'b0));
  CARRY8 icmp_ln43_fu_224_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({icmp_ln43_fu_224_p2_carry_n_5,icmp_ln43_fu_224_p2_carry_n_6,icmp_ln43_fu_224_p2_carry_n_7,icmp_ln43_fu_224_p2_carry_n_8,icmp_ln43_fu_224_p2_carry_n_9,icmp_ln43_fu_224_p2_carry_n_10,icmp_ln43_fu_224_p2_carry_n_11,icmp_ln43_fu_224_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln43_fu_224_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln43_fu_224_p2_carry_i_1_n_5,icmp_ln43_fu_224_p2_carry_i_2_n_5,icmp_ln43_fu_224_p2_carry_i_3_n_5,icmp_ln43_fu_224_p2_carry_i_4_n_5,icmp_ln43_fu_224_p2_carry_i_5_n_5,icmp_ln43_fu_224_p2_carry_i_6_n_5,icmp_ln43_fu_224_p2_carry_i_7_n_5,icmp_ln43_fu_224_p2_carry_i_8_n_5}));
  CARRY8 icmp_ln43_fu_224_p2_carry__0
       (.CI(icmp_ln43_fu_224_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({icmp_ln43_fu_224_p2_carry__0_n_5,icmp_ln43_fu_224_p2_carry__0_n_6,icmp_ln43_fu_224_p2_carry__0_n_7,icmp_ln43_fu_224_p2_carry__0_n_8,icmp_ln43_fu_224_p2_carry__0_n_9,icmp_ln43_fu_224_p2_carry__0_n_10,icmp_ln43_fu_224_p2_carry__0_n_11,icmp_ln43_fu_224_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln43_fu_224_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln43_fu_224_p2_carry__0_i_1_n_5,icmp_ln43_fu_224_p2_carry__0_i_2_n_5,icmp_ln43_fu_224_p2_carry__0_i_3_n_5,icmp_ln43_fu_224_p2_carry__0_i_4_n_5,icmp_ln43_fu_224_p2_carry__0_i_5_n_5,icmp_ln43_fu_224_p2_carry__0_i_6_n_5,icmp_ln43_fu_224_p2_carry__0_i_7_n_5,icmp_ln43_fu_224_p2_carry__0_i_8_n_5}));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    icmp_ln43_fu_224_p2_carry__0_i_1
       (.I0(icmp_ln43_fu_224_p2_carry__0_i_9_n_5),
        .I1(burst_ctr_fu_80[45]),
        .I2(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I3(burst_ctr_6_reg_322[45]),
        .I4(Q[45]),
        .O(icmp_ln43_fu_224_p2_carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln43_fu_224_p2_carry__0_i_10
       (.I0(empty_fu_160_p1[41]),
        .I1(Q[41]),
        .I2(burst_ctr_fu_80[40]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[40]),
        .I5(Q[40]),
        .O(icmp_ln43_fu_224_p2_carry__0_i_10_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln43_fu_224_p2_carry__0_i_11
       (.I0(empty_fu_160_p1[35]),
        .I1(Q[35]),
        .I2(burst_ctr_fu_80[34]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[34]),
        .I5(Q[34]),
        .O(icmp_ln43_fu_224_p2_carry__0_i_11_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln43_fu_224_p2_carry__0_i_12
       (.I0(empty_fu_160_p1[29]),
        .I1(Q[29]),
        .I2(burst_ctr_fu_80[28]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[28]),
        .I5(Q[28]),
        .O(icmp_ln43_fu_224_p2_carry__0_i_12_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln43_fu_224_p2_carry__0_i_2
       (.I0(Q[43]),
        .I1(empty_fu_160_p1[43]),
        .I2(Q[44]),
        .I3(empty_fu_160_p1[44]),
        .I4(empty_fu_160_p1[42]),
        .I5(Q[42]),
        .O(icmp_ln43_fu_224_p2_carry__0_i_2_n_5));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    icmp_ln43_fu_224_p2_carry__0_i_3
       (.I0(icmp_ln43_fu_224_p2_carry__0_i_10_n_5),
        .I1(burst_ctr_fu_80[39]),
        .I2(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I3(burst_ctr_6_reg_322[39]),
        .I4(Q[39]),
        .O(icmp_ln43_fu_224_p2_carry__0_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln43_fu_224_p2_carry__0_i_4
       (.I0(Q[37]),
        .I1(empty_fu_160_p1[37]),
        .I2(Q[38]),
        .I3(empty_fu_160_p1[38]),
        .I4(empty_fu_160_p1[36]),
        .I5(Q[36]),
        .O(icmp_ln43_fu_224_p2_carry__0_i_4_n_5));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    icmp_ln43_fu_224_p2_carry__0_i_5
       (.I0(icmp_ln43_fu_224_p2_carry__0_i_11_n_5),
        .I1(burst_ctr_fu_80[33]),
        .I2(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I3(burst_ctr_6_reg_322[33]),
        .I4(Q[33]),
        .O(icmp_ln43_fu_224_p2_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln43_fu_224_p2_carry__0_i_6
       (.I0(Q[31]),
        .I1(empty_fu_160_p1[31]),
        .I2(Q[32]),
        .I3(empty_fu_160_p1[32]),
        .I4(empty_fu_160_p1[30]),
        .I5(Q[30]),
        .O(icmp_ln43_fu_224_p2_carry__0_i_6_n_5));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    icmp_ln43_fu_224_p2_carry__0_i_7
       (.I0(icmp_ln43_fu_224_p2_carry__0_i_12_n_5),
        .I1(burst_ctr_fu_80[27]),
        .I2(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I3(burst_ctr_6_reg_322[27]),
        .I4(Q[27]),
        .O(icmp_ln43_fu_224_p2_carry__0_i_7_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln43_fu_224_p2_carry__0_i_8
       (.I0(Q[25]),
        .I1(empty_fu_160_p1[25]),
        .I2(Q[26]),
        .I3(empty_fu_160_p1[26]),
        .I4(empty_fu_160_p1[24]),
        .I5(Q[24]),
        .O(icmp_ln43_fu_224_p2_carry__0_i_8_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln43_fu_224_p2_carry__0_i_9
       (.I0(empty_fu_160_p1[47]),
        .I1(Q[47]),
        .I2(burst_ctr_fu_80[46]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[46]),
        .I5(Q[46]),
        .O(icmp_ln43_fu_224_p2_carry__0_i_9_n_5));
  CARRY8 icmp_ln43_fu_224_p2_carry__1
       (.CI(icmp_ln43_fu_224_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln43_fu_224_p2_carry__1_CO_UNCONNECTED[7:6],p_0_in,icmp_ln43_fu_224_p2_carry__1_n_8,icmp_ln43_fu_224_p2_carry__1_n_9,icmp_ln43_fu_224_p2_carry__1_n_10,icmp_ln43_fu_224_p2_carry__1_n_11,icmp_ln43_fu_224_p2_carry__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln43_fu_224_p2_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,icmp_ln43_fu_224_p2_carry__1_i_1_n_5,icmp_ln43_fu_224_p2_carry__1_i_2_n_5,icmp_ln43_fu_224_p2_carry__1_i_3_n_5,icmp_ln43_fu_224_p2_carry__1_i_4_n_5,icmp_ln43_fu_224_p2_carry__1_i_5_n_5,icmp_ln43_fu_224_p2_carry__1_i_6_n_5}));
  LUT4 #(
    .INIT(16'hA959)) 
    icmp_ln43_fu_224_p2_carry__1_i_1
       (.I0(Q[63]),
        .I1(burst_ctr_6_reg_322[63]),
        .I2(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I3(burst_ctr_fu_80[63]),
        .O(icmp_ln43_fu_224_p2_carry__1_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln43_fu_224_p2_carry__1_i_2
       (.I0(Q[61]),
        .I1(empty_fu_160_p1[61]),
        .I2(Q[62]),
        .I3(empty_fu_160_p1[62]),
        .I4(empty_fu_160_p1[60]),
        .I5(Q[60]),
        .O(icmp_ln43_fu_224_p2_carry__1_i_2_n_5));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    icmp_ln43_fu_224_p2_carry__1_i_3
       (.I0(icmp_ln43_fu_224_p2_carry__1_i_7_n_5),
        .I1(burst_ctr_fu_80[57]),
        .I2(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I3(burst_ctr_6_reg_322[57]),
        .I4(Q[57]),
        .O(icmp_ln43_fu_224_p2_carry__1_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln43_fu_224_p2_carry__1_i_4
       (.I0(Q[55]),
        .I1(empty_fu_160_p1[55]),
        .I2(Q[56]),
        .I3(empty_fu_160_p1[56]),
        .I4(empty_fu_160_p1[54]),
        .I5(Q[54]),
        .O(icmp_ln43_fu_224_p2_carry__1_i_4_n_5));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    icmp_ln43_fu_224_p2_carry__1_i_5
       (.I0(icmp_ln43_fu_224_p2_carry__1_i_8_n_5),
        .I1(burst_ctr_fu_80[51]),
        .I2(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I3(burst_ctr_6_reg_322[51]),
        .I4(Q[51]),
        .O(icmp_ln43_fu_224_p2_carry__1_i_5_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln43_fu_224_p2_carry__1_i_6
       (.I0(Q[49]),
        .I1(empty_fu_160_p1[49]),
        .I2(Q[50]),
        .I3(empty_fu_160_p1[50]),
        .I4(empty_fu_160_p1[48]),
        .I5(Q[48]),
        .O(icmp_ln43_fu_224_p2_carry__1_i_6_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln43_fu_224_p2_carry__1_i_7
       (.I0(empty_fu_160_p1[59]),
        .I1(Q[59]),
        .I2(burst_ctr_fu_80[58]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[58]),
        .I5(Q[58]),
        .O(icmp_ln43_fu_224_p2_carry__1_i_7_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln43_fu_224_p2_carry__1_i_8
       (.I0(empty_fu_160_p1[53]),
        .I1(Q[53]),
        .I2(burst_ctr_fu_80[52]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[52]),
        .I5(Q[52]),
        .O(icmp_ln43_fu_224_p2_carry__1_i_8_n_5));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    icmp_ln43_fu_224_p2_carry_i_1
       (.I0(icmp_ln43_fu_224_p2_carry_i_9_n_5),
        .I1(burst_ctr_fu_80[21]),
        .I2(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I3(burst_ctr_6_reg_322[21]),
        .I4(Q[21]),
        .O(icmp_ln43_fu_224_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln43_fu_224_p2_carry_i_10
       (.I0(empty_fu_160_p1[17]),
        .I1(Q[17]),
        .I2(burst_ctr_fu_80[16]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[16]),
        .I5(Q[16]),
        .O(icmp_ln43_fu_224_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln43_fu_224_p2_carry_i_11
       (.I0(empty_fu_160_p1[11]),
        .I1(Q[11]),
        .I2(burst_ctr_fu_80[10]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[10]),
        .I5(Q[10]),
        .O(icmp_ln43_fu_224_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln43_fu_224_p2_carry_i_12
       (.I0(empty_fu_160_p1[5]),
        .I1(Q[5]),
        .I2(burst_ctr_fu_80[4]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[4]),
        .I5(Q[4]),
        .O(icmp_ln43_fu_224_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln43_fu_224_p2_carry_i_2
       (.I0(Q[19]),
        .I1(empty_fu_160_p1[19]),
        .I2(Q[20]),
        .I3(empty_fu_160_p1[20]),
        .I4(empty_fu_160_p1[18]),
        .I5(Q[18]),
        .O(icmp_ln43_fu_224_p2_carry_i_2_n_5));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    icmp_ln43_fu_224_p2_carry_i_3
       (.I0(icmp_ln43_fu_224_p2_carry_i_10_n_5),
        .I1(burst_ctr_fu_80[15]),
        .I2(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I3(burst_ctr_6_reg_322[15]),
        .I4(Q[15]),
        .O(icmp_ln43_fu_224_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln43_fu_224_p2_carry_i_4
       (.I0(Q[13]),
        .I1(empty_fu_160_p1[13]),
        .I2(Q[14]),
        .I3(empty_fu_160_p1[14]),
        .I4(empty_fu_160_p1[12]),
        .I5(Q[12]),
        .O(icmp_ln43_fu_224_p2_carry_i_4_n_5));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    icmp_ln43_fu_224_p2_carry_i_5
       (.I0(icmp_ln43_fu_224_p2_carry_i_11_n_5),
        .I1(burst_ctr_fu_80[9]),
        .I2(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I3(burst_ctr_6_reg_322[9]),
        .I4(Q[9]),
        .O(icmp_ln43_fu_224_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln43_fu_224_p2_carry_i_6
       (.I0(Q[7]),
        .I1(empty_fu_160_p1[7]),
        .I2(Q[8]),
        .I3(empty_fu_160_p1[8]),
        .I4(empty_fu_160_p1[6]),
        .I5(Q[6]),
        .O(icmp_ln43_fu_224_p2_carry_i_6_n_5));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    icmp_ln43_fu_224_p2_carry_i_7
       (.I0(icmp_ln43_fu_224_p2_carry_i_12_n_5),
        .I1(burst_ctr_fu_80[3]),
        .I2(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I3(burst_ctr_6_reg_322[3]),
        .I4(Q[3]),
        .O(icmp_ln43_fu_224_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln43_fu_224_p2_carry_i_8
       (.I0(Q[1]),
        .I1(empty_fu_160_p1[1]),
        .I2(Q[2]),
        .I3(empty_fu_160_p1[2]),
        .I4(empty_fu_160_p1[0]),
        .I5(Q[0]),
        .O(icmp_ln43_fu_224_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    icmp_ln43_fu_224_p2_carry_i_9
       (.I0(empty_fu_160_p1[23]),
        .I1(Q[23]),
        .I2(burst_ctr_fu_80[22]),
        .I3(\burst_ctr_2_reg_284[63]_i_3_n_5 ),
        .I4(burst_ctr_6_reg_322[22]),
        .I5(Q[22]),
        .O(icmp_ln43_fu_224_p2_carry_i_9_n_5));
  FDRE \local_data_data_V_2_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[0]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[10] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[10]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[11] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[11]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[12] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[12]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[13] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[13]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[14] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[14]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[15] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[15]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[16] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[16]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[17] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[17]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[18] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[18]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[19] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[19]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[1] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[1]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[20] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[20]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[21] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[21]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[22] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[22]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[23] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[23]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[24] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[24]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[25] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[25]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[26] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[26]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[27] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[27]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[28] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[28]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[29] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[29]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[2] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[2]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[30] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[30]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[31] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[31]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[32] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[32]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[33] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[33]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[34] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[34]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[35] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[35]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[36] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[36]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[37] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[37]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[38] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[38]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[39] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[39]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[3] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[3]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[40] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[40]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[41] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[41]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[42] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[42]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[43] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[43]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[44] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[44]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[45] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[45]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[46] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[46]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[47] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[47]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[48] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[48]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[49] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[49]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[4] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[4]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[50] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[50]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[51] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[51]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[52] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[52]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[53] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[53]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[54] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[54]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[55] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[55]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[56] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[56]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[57] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[57]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[58] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[58]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[59] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[59]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[5] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[5]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[60] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[60]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[61] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[61]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[62] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[62]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[63] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[63]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[6]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[7]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[8] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[8]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \local_data_data_V_2_reg_307_reg[9] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(local_data_data_V_2_fu_186_p3[9]),
        .Q(\local_data_data_V_2_reg_307_reg[63]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \local_data_data_V_fu_76[63]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln31_reg_295),
        .I2(icmp_ln31_1_reg_299),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_block_pp0_stage2_1100127_out__3),
        .O(local_data_data_V_fu_760));
  FDRE \local_data_data_V_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [0]),
        .Q(local_data_data_V_fu_76[0]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [10]),
        .Q(local_data_data_V_fu_76[10]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [11]),
        .Q(local_data_data_V_fu_76[11]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[12] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [12]),
        .Q(local_data_data_V_fu_76[12]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[13] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [13]),
        .Q(local_data_data_V_fu_76[13]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[14] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [14]),
        .Q(local_data_data_V_fu_76[14]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[15] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [15]),
        .Q(local_data_data_V_fu_76[15]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[16] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [16]),
        .Q(local_data_data_V_fu_76[16]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[17] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [17]),
        .Q(local_data_data_V_fu_76[17]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[18] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [18]),
        .Q(local_data_data_V_fu_76[18]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[19] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [19]),
        .Q(local_data_data_V_fu_76[19]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [1]),
        .Q(local_data_data_V_fu_76[1]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[20] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [20]),
        .Q(local_data_data_V_fu_76[20]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[21] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [21]),
        .Q(local_data_data_V_fu_76[21]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[22] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [22]),
        .Q(local_data_data_V_fu_76[22]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[23] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [23]),
        .Q(local_data_data_V_fu_76[23]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[24] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [24]),
        .Q(local_data_data_V_fu_76[24]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[25] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [25]),
        .Q(local_data_data_V_fu_76[25]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[26] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [26]),
        .Q(local_data_data_V_fu_76[26]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[27] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [27]),
        .Q(local_data_data_V_fu_76[27]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[28] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [28]),
        .Q(local_data_data_V_fu_76[28]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[29] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [29]),
        .Q(local_data_data_V_fu_76[29]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [2]),
        .Q(local_data_data_V_fu_76[2]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[30] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [30]),
        .Q(local_data_data_V_fu_76[30]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[31] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [31]),
        .Q(local_data_data_V_fu_76[31]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[32] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [32]),
        .Q(local_data_data_V_fu_76[32]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[33] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [33]),
        .Q(local_data_data_V_fu_76[33]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[34] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [34]),
        .Q(local_data_data_V_fu_76[34]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[35] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [35]),
        .Q(local_data_data_V_fu_76[35]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[36] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [36]),
        .Q(local_data_data_V_fu_76[36]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[37] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [37]),
        .Q(local_data_data_V_fu_76[37]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[38] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [38]),
        .Q(local_data_data_V_fu_76[38]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[39] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [39]),
        .Q(local_data_data_V_fu_76[39]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [3]),
        .Q(local_data_data_V_fu_76[3]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[40] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [40]),
        .Q(local_data_data_V_fu_76[40]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[41] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [41]),
        .Q(local_data_data_V_fu_76[41]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[42] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [42]),
        .Q(local_data_data_V_fu_76[42]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[43] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [43]),
        .Q(local_data_data_V_fu_76[43]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[44] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [44]),
        .Q(local_data_data_V_fu_76[44]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[45] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [45]),
        .Q(local_data_data_V_fu_76[45]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[46] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [46]),
        .Q(local_data_data_V_fu_76[46]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[47] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [47]),
        .Q(local_data_data_V_fu_76[47]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[48] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [48]),
        .Q(local_data_data_V_fu_76[48]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[49] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [49]),
        .Q(local_data_data_V_fu_76[49]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [4]),
        .Q(local_data_data_V_fu_76[4]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[50] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [50]),
        .Q(local_data_data_V_fu_76[50]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[51] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [51]),
        .Q(local_data_data_V_fu_76[51]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[52] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [52]),
        .Q(local_data_data_V_fu_76[52]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[53] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [53]),
        .Q(local_data_data_V_fu_76[53]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[54] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [54]),
        .Q(local_data_data_V_fu_76[54]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[55] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [55]),
        .Q(local_data_data_V_fu_76[55]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[56] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [56]),
        .Q(local_data_data_V_fu_76[56]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[57] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [57]),
        .Q(local_data_data_V_fu_76[57]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[58] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [58]),
        .Q(local_data_data_V_fu_76[58]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[59] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [59]),
        .Q(local_data_data_V_fu_76[59]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [5]),
        .Q(local_data_data_V_fu_76[5]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[60] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [60]),
        .Q(local_data_data_V_fu_76[60]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[61] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [61]),
        .Q(local_data_data_V_fu_76[61]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[62] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [62]),
        .Q(local_data_data_V_fu_76[62]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[63] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [63]),
        .Q(local_data_data_V_fu_76[63]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [6]),
        .Q(local_data_data_V_fu_76[6]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [7]),
        .Q(local_data_data_V_fu_76[7]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [8]),
        .Q(local_data_data_V_fu_76[8]),
        .R(1'b0));
  FDRE \local_data_data_V_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(local_data_data_V_fu_760),
        .D(\local_data_data_V_2_reg_307_reg[63]_0 [9]),
        .Q(local_data_data_V_fu_76[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[8]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[8] ),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_2__0
       (.I0(full_n_reg_0),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    mem_reg_i_4__0
       (.I0(fifo_data_out_full_n),
        .I1(ap_block_pp0_stage2_1100127_out__3),
        .I2(mem_reg_i_5_n_5),
        .I3(\ap_CS_fsm_reg[4]_0 [2]),
        .I4(p_vld_reg_303),
        .I5(\burst_ctr_6_reg_322[63]_i_4_n_5 ),
        .O(full_n_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_5
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(mem_reg_i_5_n_5));
  FDRE \p_vld_reg_303_reg[0] 
       (.C(ap_clk),
        .CE(local_data_data_V_2_reg_3070),
        .D(empty_40_nbread_fu_106_p5_0),
        .Q(p_vld_reg_303),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_regslice_both_1 regslice_both_s_axis_V_data_V_U
       (.\B_V_data_1_payload_B_reg[63]_0 (\B_V_data_1_payload_B_reg[63] ),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_s_axis_V_data_V_U_n_7),
        .\B_V_data_1_state_reg[1]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY),
        .D({regslice_both_s_axis_V_data_V_U_n_12,regslice_both_s_axis_V_data_V_U_n_13,regslice_both_s_axis_V_data_V_U_n_14,regslice_both_s_axis_V_data_V_U_n_15,regslice_both_s_axis_V_data_V_U_n_16,regslice_both_s_axis_V_data_V_U_n_17,regslice_both_s_axis_V_data_V_U_n_18,regslice_both_s_axis_V_data_V_U_n_19,regslice_both_s_axis_V_data_V_U_n_20,regslice_both_s_axis_V_data_V_U_n_21,regslice_both_s_axis_V_data_V_U_n_22,regslice_both_s_axis_V_data_V_U_n_23,regslice_both_s_axis_V_data_V_U_n_24,regslice_both_s_axis_V_data_V_U_n_25,regslice_both_s_axis_V_data_V_U_n_26,regslice_both_s_axis_V_data_V_U_n_27,regslice_both_s_axis_V_data_V_U_n_28,regslice_both_s_axis_V_data_V_U_n_29,regslice_both_s_axis_V_data_V_U_n_30,regslice_both_s_axis_V_data_V_U_n_31,regslice_both_s_axis_V_data_V_U_n_32,regslice_both_s_axis_V_data_V_U_n_33,regslice_both_s_axis_V_data_V_U_n_34,regslice_both_s_axis_V_data_V_U_n_35,regslice_both_s_axis_V_data_V_U_n_36,regslice_both_s_axis_V_data_V_U_n_37,regslice_both_s_axis_V_data_V_U_n_38,regslice_both_s_axis_V_data_V_U_n_39,regslice_both_s_axis_V_data_V_U_n_40,regslice_both_s_axis_V_data_V_U_n_41,regslice_both_s_axis_V_data_V_U_n_42,regslice_both_s_axis_V_data_V_U_n_43,regslice_both_s_axis_V_data_V_U_n_44,regslice_both_s_axis_V_data_V_U_n_45,regslice_both_s_axis_V_data_V_U_n_46,regslice_both_s_axis_V_data_V_U_n_47,regslice_both_s_axis_V_data_V_U_n_48,regslice_both_s_axis_V_data_V_U_n_49,regslice_both_s_axis_V_data_V_U_n_50,regslice_both_s_axis_V_data_V_U_n_51,regslice_both_s_axis_V_data_V_U_n_52,regslice_both_s_axis_V_data_V_U_n_53,regslice_both_s_axis_V_data_V_U_n_54,regslice_both_s_axis_V_data_V_U_n_55,regslice_both_s_axis_V_data_V_U_n_56,regslice_both_s_axis_V_data_V_U_n_57,regslice_both_s_axis_V_data_V_U_n_58,regslice_both_s_axis_V_data_V_U_n_59,regslice_both_s_axis_V_data_V_U_n_60,regslice_both_s_axis_V_data_V_U_n_61,regslice_both_s_axis_V_data_V_U_n_62,regslice_both_s_axis_V_data_V_U_n_63,regslice_both_s_axis_V_data_V_U_n_64,regslice_both_s_axis_V_data_V_U_n_65,regslice_both_s_axis_V_data_V_U_n_66,regslice_both_s_axis_V_data_V_U_n_67,regslice_both_s_axis_V_data_V_U_n_68,regslice_both_s_axis_V_data_V_U_n_69,regslice_both_s_axis_V_data_V_U_n_70,regslice_both_s_axis_V_data_V_U_n_71,regslice_both_s_axis_V_data_V_U_n_72,regslice_both_s_axis_V_data_V_U_n_73,regslice_both_s_axis_V_data_V_U_n_74,regslice_both_s_axis_V_data_V_U_n_75}),
        .E(written_1_data_reg0),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_5_[0] }),
        .\ap_CS_fsm_reg[0] (regslice_both_s_axis_V_data_V_U_n_9),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_ctr_4_fu_194_p2(burst_ctr_4_fu_194_p2),
        .\burst_ctr_fu_80_reg[0] (D[0]),
        .\burst_ctr_fu_80_reg[63] (ap_enable_reg_pp0_iter1_reg_n_5),
        .\burst_ctr_fu_80_reg[63]_0 (burst_ctr_fu_80),
        .\burst_ctr_fu_80_reg[63]_1 (burst_ctr_6_reg_322),
        .empty_40_nbread_fu_106_p5_0(empty_40_nbread_fu_106_p5_0),
        .\flush_0_data_reg_reg[10] (regslice_both_s_axis_V_data_V_U_n_76),
        .\flush_0_data_reg_reg[35] (regslice_both_s_axis_V_data_V_U_n_77),
        .\flush_0_data_reg_reg[46] (regslice_both_s_axis_V_data_V_U_n_80),
        .\flush_0_data_reg_reg[47] (regslice_both_s_axis_V_data_V_U_n_79),
        .\flush_0_data_reg_reg[52] (regslice_both_s_axis_V_data_V_U_n_81),
        .\flush_0_data_reg_reg[55] (regslice_both_s_axis_V_data_V_U_n_78),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .icmp_ln31_reg_295(icmp_ln31_reg_295),
        .\icmp_ln37_reg_313_reg[0] (\icmp_ln37_reg_313[0]_i_2_n_5 ),
        .\icmp_ln37_reg_313_reg[0]_0 (\icmp_ln37_reg_313_reg_n_5_[0] ),
        .local_data_data_V_2_reg_3070(local_data_data_V_2_reg_3070),
        .\local_data_data_V_2_reg_307_reg[63] (local_data_data_V_fu_76),
        .\local_data_data_V_fu_76_reg[63] (local_data_data_V_2_fu_186_p3),
        .\p_vld_reg_303[0]_i_5_0 (flush_0_data_reg),
        .s_axis_TREADY_int_regslice__2(s_axis_TREADY_int_regslice__2),
        .s_axis_TVALID_int_regslice(s_axis_TVALID_int_regslice),
        .written_1_vld_in(written_1_vld_in));
  LUT1 #(
    .INIT(2'h1)) 
    \written_1_data_reg[0]_i_1 
       (.I0(written_local_fu_84_reg[0]),
        .O(written_local_1_fu_207_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h4F00)) 
    \written_1_data_reg[63]_i_1__0 
       (.I0(written_1_vld_reg_reg_0),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[4]_0 [0]),
        .I3(written_1_vld_in),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[0] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[0]),
        .Q(\written_1_data_reg_reg[63]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[10] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[10]),
        .Q(\written_1_data_reg_reg[63]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[11] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[11]),
        .Q(\written_1_data_reg_reg[63]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[12] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[12]),
        .Q(\written_1_data_reg_reg[63]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[13] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[13]),
        .Q(\written_1_data_reg_reg[63]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[14] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[14]),
        .Q(\written_1_data_reg_reg[63]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[15] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[15]),
        .Q(\written_1_data_reg_reg[63]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[16] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[16]),
        .Q(\written_1_data_reg_reg[63]_0 [16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \written_1_data_reg_reg[16]_i_1 
       (.CI(\written_1_data_reg_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\written_1_data_reg_reg[16]_i_1_n_5 ,\written_1_data_reg_reg[16]_i_1_n_6 ,\written_1_data_reg_reg[16]_i_1_n_7 ,\written_1_data_reg_reg[16]_i_1_n_8 ,\written_1_data_reg_reg[16]_i_1_n_9 ,\written_1_data_reg_reg[16]_i_1_n_10 ,\written_1_data_reg_reg[16]_i_1_n_11 ,\written_1_data_reg_reg[16]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(written_local_1_fu_207_p2[16:9]),
        .S(written_local_fu_84_reg[16:9]));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[17] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[17]),
        .Q(\written_1_data_reg_reg[63]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[18] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[18]),
        .Q(\written_1_data_reg_reg[63]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[19] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[19]),
        .Q(\written_1_data_reg_reg[63]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[1] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[1]),
        .Q(\written_1_data_reg_reg[63]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[20] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[20]),
        .Q(\written_1_data_reg_reg[63]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[21] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[21]),
        .Q(\written_1_data_reg_reg[63]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[22] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[22]),
        .Q(\written_1_data_reg_reg[63]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[23] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[23]),
        .Q(\written_1_data_reg_reg[63]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[24] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[24]),
        .Q(\written_1_data_reg_reg[63]_0 [24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \written_1_data_reg_reg[24]_i_1 
       (.CI(\written_1_data_reg_reg[16]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\written_1_data_reg_reg[24]_i_1_n_5 ,\written_1_data_reg_reg[24]_i_1_n_6 ,\written_1_data_reg_reg[24]_i_1_n_7 ,\written_1_data_reg_reg[24]_i_1_n_8 ,\written_1_data_reg_reg[24]_i_1_n_9 ,\written_1_data_reg_reg[24]_i_1_n_10 ,\written_1_data_reg_reg[24]_i_1_n_11 ,\written_1_data_reg_reg[24]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(written_local_1_fu_207_p2[24:17]),
        .S(written_local_fu_84_reg[24:17]));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[25] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[25]),
        .Q(\written_1_data_reg_reg[63]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[26] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[26]),
        .Q(\written_1_data_reg_reg[63]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[27] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[27]),
        .Q(\written_1_data_reg_reg[63]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[28] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[28]),
        .Q(\written_1_data_reg_reg[63]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[29] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[29]),
        .Q(\written_1_data_reg_reg[63]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[2] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[2]),
        .Q(\written_1_data_reg_reg[63]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[30] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[30]),
        .Q(\written_1_data_reg_reg[63]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[31] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[31]),
        .Q(\written_1_data_reg_reg[63]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[32] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[32]),
        .Q(\written_1_data_reg_reg[63]_0 [32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \written_1_data_reg_reg[32]_i_1 
       (.CI(\written_1_data_reg_reg[24]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\written_1_data_reg_reg[32]_i_1_n_5 ,\written_1_data_reg_reg[32]_i_1_n_6 ,\written_1_data_reg_reg[32]_i_1_n_7 ,\written_1_data_reg_reg[32]_i_1_n_8 ,\written_1_data_reg_reg[32]_i_1_n_9 ,\written_1_data_reg_reg[32]_i_1_n_10 ,\written_1_data_reg_reg[32]_i_1_n_11 ,\written_1_data_reg_reg[32]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(written_local_1_fu_207_p2[32:25]),
        .S(written_local_fu_84_reg[32:25]));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[33] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[33]),
        .Q(\written_1_data_reg_reg[63]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[34] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[34]),
        .Q(\written_1_data_reg_reg[63]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[35] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[35]),
        .Q(\written_1_data_reg_reg[63]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[36] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[36]),
        .Q(\written_1_data_reg_reg[63]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[37] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[37]),
        .Q(\written_1_data_reg_reg[63]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[38] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[38]),
        .Q(\written_1_data_reg_reg[63]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[39] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[39]),
        .Q(\written_1_data_reg_reg[63]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[3] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[3]),
        .Q(\written_1_data_reg_reg[63]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[40] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[40]),
        .Q(\written_1_data_reg_reg[63]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \written_1_data_reg_reg[40]_i_1 
       (.CI(\written_1_data_reg_reg[32]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\written_1_data_reg_reg[40]_i_1_n_5 ,\written_1_data_reg_reg[40]_i_1_n_6 ,\written_1_data_reg_reg[40]_i_1_n_7 ,\written_1_data_reg_reg[40]_i_1_n_8 ,\written_1_data_reg_reg[40]_i_1_n_9 ,\written_1_data_reg_reg[40]_i_1_n_10 ,\written_1_data_reg_reg[40]_i_1_n_11 ,\written_1_data_reg_reg[40]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(written_local_1_fu_207_p2[40:33]),
        .S(written_local_fu_84_reg[40:33]));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[41] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[41]),
        .Q(\written_1_data_reg_reg[63]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[42] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[42]),
        .Q(\written_1_data_reg_reg[63]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[43] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[43]),
        .Q(\written_1_data_reg_reg[63]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[44] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[44]),
        .Q(\written_1_data_reg_reg[63]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[45] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[45]),
        .Q(\written_1_data_reg_reg[63]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[46] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[46]),
        .Q(\written_1_data_reg_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[47] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[47]),
        .Q(\written_1_data_reg_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[48] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[48]),
        .Q(\written_1_data_reg_reg[63]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \written_1_data_reg_reg[48]_i_1 
       (.CI(\written_1_data_reg_reg[40]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\written_1_data_reg_reg[48]_i_1_n_5 ,\written_1_data_reg_reg[48]_i_1_n_6 ,\written_1_data_reg_reg[48]_i_1_n_7 ,\written_1_data_reg_reg[48]_i_1_n_8 ,\written_1_data_reg_reg[48]_i_1_n_9 ,\written_1_data_reg_reg[48]_i_1_n_10 ,\written_1_data_reg_reg[48]_i_1_n_11 ,\written_1_data_reg_reg[48]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(written_local_1_fu_207_p2[48:41]),
        .S(written_local_fu_84_reg[48:41]));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[49] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[49]),
        .Q(\written_1_data_reg_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[4] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[4]),
        .Q(\written_1_data_reg_reg[63]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[50] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[50]),
        .Q(\written_1_data_reg_reg[63]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[51] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[51]),
        .Q(\written_1_data_reg_reg[63]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[52] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[52]),
        .Q(\written_1_data_reg_reg[63]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[53] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[53]),
        .Q(\written_1_data_reg_reg[63]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[54] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[54]),
        .Q(\written_1_data_reg_reg[63]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[55] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[55]),
        .Q(\written_1_data_reg_reg[63]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[56] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[56]),
        .Q(\written_1_data_reg_reg[63]_0 [56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \written_1_data_reg_reg[56]_i_1 
       (.CI(\written_1_data_reg_reg[48]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\written_1_data_reg_reg[56]_i_1_n_5 ,\written_1_data_reg_reg[56]_i_1_n_6 ,\written_1_data_reg_reg[56]_i_1_n_7 ,\written_1_data_reg_reg[56]_i_1_n_8 ,\written_1_data_reg_reg[56]_i_1_n_9 ,\written_1_data_reg_reg[56]_i_1_n_10 ,\written_1_data_reg_reg[56]_i_1_n_11 ,\written_1_data_reg_reg[56]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(written_local_1_fu_207_p2[56:49]),
        .S(written_local_fu_84_reg[56:49]));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[57] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[57]),
        .Q(\written_1_data_reg_reg[63]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[58] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[58]),
        .Q(\written_1_data_reg_reg[63]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[59] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[59]),
        .Q(\written_1_data_reg_reg[63]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[5] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[5]),
        .Q(\written_1_data_reg_reg[63]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[60] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[60]),
        .Q(\written_1_data_reg_reg[63]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[61] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[61]),
        .Q(\written_1_data_reg_reg[63]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[62] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[62]),
        .Q(\written_1_data_reg_reg[63]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[63] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[63]),
        .Q(\written_1_data_reg_reg[63]_0 [63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \written_1_data_reg_reg[63]_i_2 
       (.CI(\written_1_data_reg_reg[56]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_written_1_data_reg_reg[63]_i_2_CO_UNCONNECTED [7:6],\written_1_data_reg_reg[63]_i_2_n_7 ,\written_1_data_reg_reg[63]_i_2_n_8 ,\written_1_data_reg_reg[63]_i_2_n_9 ,\written_1_data_reg_reg[63]_i_2_n_10 ,\written_1_data_reg_reg[63]_i_2_n_11 ,\written_1_data_reg_reg[63]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_written_1_data_reg_reg[63]_i_2_O_UNCONNECTED [7],written_local_1_fu_207_p2[63:57]}),
        .S({1'b0,written_local_fu_84_reg[63:57]}));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[6] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[6]),
        .Q(\written_1_data_reg_reg[63]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[7] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[7]),
        .Q(\written_1_data_reg_reg[63]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[8] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[8]),
        .Q(\written_1_data_reg_reg[63]_0 [8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \written_1_data_reg_reg[8]_i_1 
       (.CI(written_local_fu_84_reg[0]),
        .CI_TOP(1'b0),
        .CO({\written_1_data_reg_reg[8]_i_1_n_5 ,\written_1_data_reg_reg[8]_i_1_n_6 ,\written_1_data_reg_reg[8]_i_1_n_7 ,\written_1_data_reg_reg[8]_i_1_n_8 ,\written_1_data_reg_reg[8]_i_1_n_9 ,\written_1_data_reg_reg[8]_i_1_n_10 ,\written_1_data_reg_reg[8]_i_1_n_11 ,\written_1_data_reg_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(written_local_1_fu_207_p2[8:1]),
        .S(written_local_fu_84_reg[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \written_1_data_reg_reg[9] 
       (.C(ap_clk),
        .CE(written_1_data_reg0),
        .D(written_local_1_fu_207_p2[9]),
        .Q(\written_1_data_reg_reg[63]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hFF4F0000)) 
    written_1_vld_reg_i_1__0
       (.I0(written_1_vld_reg_reg_0),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[4]_0 [0]),
        .I3(written_1_vld_reg_reg_1),
        .I4(written_1_vld_in),
        .O(ap_sync_reg_read_stream_U0_ap_ready_reg));
  FDRE #(
    .INIT(1'b0)) 
    written_1_vld_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_s_axis_V_data_V_U_n_9),
        .Q(written_1_vld_in),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \written_local_fu_84[0]_i_3 
       (.I0(written_local_fu_84_reg[0]),
        .O(\written_local_fu_84[0]_i_3_n_5 ));
  FDRE \written_local_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[0]_i_2_n_20 ),
        .Q(written_local_fu_84_reg[0]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \written_local_fu_84_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\written_local_fu_84_reg[0]_i_2_n_5 ,\written_local_fu_84_reg[0]_i_2_n_6 ,\written_local_fu_84_reg[0]_i_2_n_7 ,\written_local_fu_84_reg[0]_i_2_n_8 ,\written_local_fu_84_reg[0]_i_2_n_9 ,\written_local_fu_84_reg[0]_i_2_n_10 ,\written_local_fu_84_reg[0]_i_2_n_11 ,\written_local_fu_84_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\written_local_fu_84_reg[0]_i_2_n_13 ,\written_local_fu_84_reg[0]_i_2_n_14 ,\written_local_fu_84_reg[0]_i_2_n_15 ,\written_local_fu_84_reg[0]_i_2_n_16 ,\written_local_fu_84_reg[0]_i_2_n_17 ,\written_local_fu_84_reg[0]_i_2_n_18 ,\written_local_fu_84_reg[0]_i_2_n_19 ,\written_local_fu_84_reg[0]_i_2_n_20 }),
        .S({written_local_fu_84_reg[7:1],\written_local_fu_84[0]_i_3_n_5 }));
  FDRE \written_local_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[8]_i_1_n_18 ),
        .Q(written_local_fu_84_reg[10]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[11] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[8]_i_1_n_17 ),
        .Q(written_local_fu_84_reg[11]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[12] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[8]_i_1_n_16 ),
        .Q(written_local_fu_84_reg[12]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[13] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[8]_i_1_n_15 ),
        .Q(written_local_fu_84_reg[13]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[14] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[8]_i_1_n_14 ),
        .Q(written_local_fu_84_reg[14]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[15] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[8]_i_1_n_13 ),
        .Q(written_local_fu_84_reg[15]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[16] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[16]_i_1_n_20 ),
        .Q(written_local_fu_84_reg[16]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \written_local_fu_84_reg[16]_i_1 
       (.CI(\written_local_fu_84_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\written_local_fu_84_reg[16]_i_1_n_5 ,\written_local_fu_84_reg[16]_i_1_n_6 ,\written_local_fu_84_reg[16]_i_1_n_7 ,\written_local_fu_84_reg[16]_i_1_n_8 ,\written_local_fu_84_reg[16]_i_1_n_9 ,\written_local_fu_84_reg[16]_i_1_n_10 ,\written_local_fu_84_reg[16]_i_1_n_11 ,\written_local_fu_84_reg[16]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\written_local_fu_84_reg[16]_i_1_n_13 ,\written_local_fu_84_reg[16]_i_1_n_14 ,\written_local_fu_84_reg[16]_i_1_n_15 ,\written_local_fu_84_reg[16]_i_1_n_16 ,\written_local_fu_84_reg[16]_i_1_n_17 ,\written_local_fu_84_reg[16]_i_1_n_18 ,\written_local_fu_84_reg[16]_i_1_n_19 ,\written_local_fu_84_reg[16]_i_1_n_20 }),
        .S(written_local_fu_84_reg[23:16]));
  FDRE \written_local_fu_84_reg[17] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[16]_i_1_n_19 ),
        .Q(written_local_fu_84_reg[17]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[18] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[16]_i_1_n_18 ),
        .Q(written_local_fu_84_reg[18]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[19] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[16]_i_1_n_17 ),
        .Q(written_local_fu_84_reg[19]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[0]_i_2_n_19 ),
        .Q(written_local_fu_84_reg[1]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[20] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[16]_i_1_n_16 ),
        .Q(written_local_fu_84_reg[20]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[21] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[16]_i_1_n_15 ),
        .Q(written_local_fu_84_reg[21]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[22] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[16]_i_1_n_14 ),
        .Q(written_local_fu_84_reg[22]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[23] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[16]_i_1_n_13 ),
        .Q(written_local_fu_84_reg[23]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[24] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[24]_i_1_n_20 ),
        .Q(written_local_fu_84_reg[24]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \written_local_fu_84_reg[24]_i_1 
       (.CI(\written_local_fu_84_reg[16]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\written_local_fu_84_reg[24]_i_1_n_5 ,\written_local_fu_84_reg[24]_i_1_n_6 ,\written_local_fu_84_reg[24]_i_1_n_7 ,\written_local_fu_84_reg[24]_i_1_n_8 ,\written_local_fu_84_reg[24]_i_1_n_9 ,\written_local_fu_84_reg[24]_i_1_n_10 ,\written_local_fu_84_reg[24]_i_1_n_11 ,\written_local_fu_84_reg[24]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\written_local_fu_84_reg[24]_i_1_n_13 ,\written_local_fu_84_reg[24]_i_1_n_14 ,\written_local_fu_84_reg[24]_i_1_n_15 ,\written_local_fu_84_reg[24]_i_1_n_16 ,\written_local_fu_84_reg[24]_i_1_n_17 ,\written_local_fu_84_reg[24]_i_1_n_18 ,\written_local_fu_84_reg[24]_i_1_n_19 ,\written_local_fu_84_reg[24]_i_1_n_20 }),
        .S(written_local_fu_84_reg[31:24]));
  FDRE \written_local_fu_84_reg[25] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[24]_i_1_n_19 ),
        .Q(written_local_fu_84_reg[25]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[26] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[24]_i_1_n_18 ),
        .Q(written_local_fu_84_reg[26]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[27] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[24]_i_1_n_17 ),
        .Q(written_local_fu_84_reg[27]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[28] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[24]_i_1_n_16 ),
        .Q(written_local_fu_84_reg[28]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[29] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[24]_i_1_n_15 ),
        .Q(written_local_fu_84_reg[29]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[0]_i_2_n_18 ),
        .Q(written_local_fu_84_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[30] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[24]_i_1_n_14 ),
        .Q(written_local_fu_84_reg[30]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[31] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[24]_i_1_n_13 ),
        .Q(written_local_fu_84_reg[31]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[32] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[32]_i_1_n_20 ),
        .Q(written_local_fu_84_reg[32]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \written_local_fu_84_reg[32]_i_1 
       (.CI(\written_local_fu_84_reg[24]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\written_local_fu_84_reg[32]_i_1_n_5 ,\written_local_fu_84_reg[32]_i_1_n_6 ,\written_local_fu_84_reg[32]_i_1_n_7 ,\written_local_fu_84_reg[32]_i_1_n_8 ,\written_local_fu_84_reg[32]_i_1_n_9 ,\written_local_fu_84_reg[32]_i_1_n_10 ,\written_local_fu_84_reg[32]_i_1_n_11 ,\written_local_fu_84_reg[32]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\written_local_fu_84_reg[32]_i_1_n_13 ,\written_local_fu_84_reg[32]_i_1_n_14 ,\written_local_fu_84_reg[32]_i_1_n_15 ,\written_local_fu_84_reg[32]_i_1_n_16 ,\written_local_fu_84_reg[32]_i_1_n_17 ,\written_local_fu_84_reg[32]_i_1_n_18 ,\written_local_fu_84_reg[32]_i_1_n_19 ,\written_local_fu_84_reg[32]_i_1_n_20 }),
        .S(written_local_fu_84_reg[39:32]));
  FDRE \written_local_fu_84_reg[33] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[32]_i_1_n_19 ),
        .Q(written_local_fu_84_reg[33]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[34] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[32]_i_1_n_18 ),
        .Q(written_local_fu_84_reg[34]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[35] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[32]_i_1_n_17 ),
        .Q(written_local_fu_84_reg[35]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[36] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[32]_i_1_n_16 ),
        .Q(written_local_fu_84_reg[36]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[37] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[32]_i_1_n_15 ),
        .Q(written_local_fu_84_reg[37]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[38] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[32]_i_1_n_14 ),
        .Q(written_local_fu_84_reg[38]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[39] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[32]_i_1_n_13 ),
        .Q(written_local_fu_84_reg[39]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[0]_i_2_n_17 ),
        .Q(written_local_fu_84_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[40] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[40]_i_1_n_20 ),
        .Q(written_local_fu_84_reg[40]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \written_local_fu_84_reg[40]_i_1 
       (.CI(\written_local_fu_84_reg[32]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\written_local_fu_84_reg[40]_i_1_n_5 ,\written_local_fu_84_reg[40]_i_1_n_6 ,\written_local_fu_84_reg[40]_i_1_n_7 ,\written_local_fu_84_reg[40]_i_1_n_8 ,\written_local_fu_84_reg[40]_i_1_n_9 ,\written_local_fu_84_reg[40]_i_1_n_10 ,\written_local_fu_84_reg[40]_i_1_n_11 ,\written_local_fu_84_reg[40]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\written_local_fu_84_reg[40]_i_1_n_13 ,\written_local_fu_84_reg[40]_i_1_n_14 ,\written_local_fu_84_reg[40]_i_1_n_15 ,\written_local_fu_84_reg[40]_i_1_n_16 ,\written_local_fu_84_reg[40]_i_1_n_17 ,\written_local_fu_84_reg[40]_i_1_n_18 ,\written_local_fu_84_reg[40]_i_1_n_19 ,\written_local_fu_84_reg[40]_i_1_n_20 }),
        .S(written_local_fu_84_reg[47:40]));
  FDRE \written_local_fu_84_reg[41] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[40]_i_1_n_19 ),
        .Q(written_local_fu_84_reg[41]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[42] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[40]_i_1_n_18 ),
        .Q(written_local_fu_84_reg[42]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[43] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[40]_i_1_n_17 ),
        .Q(written_local_fu_84_reg[43]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[44] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[40]_i_1_n_16 ),
        .Q(written_local_fu_84_reg[44]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[45] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[40]_i_1_n_15 ),
        .Q(written_local_fu_84_reg[45]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[46] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[40]_i_1_n_14 ),
        .Q(written_local_fu_84_reg[46]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[47] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[40]_i_1_n_13 ),
        .Q(written_local_fu_84_reg[47]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[48] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[48]_i_1_n_20 ),
        .Q(written_local_fu_84_reg[48]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \written_local_fu_84_reg[48]_i_1 
       (.CI(\written_local_fu_84_reg[40]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\written_local_fu_84_reg[48]_i_1_n_5 ,\written_local_fu_84_reg[48]_i_1_n_6 ,\written_local_fu_84_reg[48]_i_1_n_7 ,\written_local_fu_84_reg[48]_i_1_n_8 ,\written_local_fu_84_reg[48]_i_1_n_9 ,\written_local_fu_84_reg[48]_i_1_n_10 ,\written_local_fu_84_reg[48]_i_1_n_11 ,\written_local_fu_84_reg[48]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\written_local_fu_84_reg[48]_i_1_n_13 ,\written_local_fu_84_reg[48]_i_1_n_14 ,\written_local_fu_84_reg[48]_i_1_n_15 ,\written_local_fu_84_reg[48]_i_1_n_16 ,\written_local_fu_84_reg[48]_i_1_n_17 ,\written_local_fu_84_reg[48]_i_1_n_18 ,\written_local_fu_84_reg[48]_i_1_n_19 ,\written_local_fu_84_reg[48]_i_1_n_20 }),
        .S(written_local_fu_84_reg[55:48]));
  FDRE \written_local_fu_84_reg[49] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[48]_i_1_n_19 ),
        .Q(written_local_fu_84_reg[49]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[0]_i_2_n_16 ),
        .Q(written_local_fu_84_reg[4]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[50] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[48]_i_1_n_18 ),
        .Q(written_local_fu_84_reg[50]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[51] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[48]_i_1_n_17 ),
        .Q(written_local_fu_84_reg[51]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[52] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[48]_i_1_n_16 ),
        .Q(written_local_fu_84_reg[52]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[53] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[48]_i_1_n_15 ),
        .Q(written_local_fu_84_reg[53]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[54] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[48]_i_1_n_14 ),
        .Q(written_local_fu_84_reg[54]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[55] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[48]_i_1_n_13 ),
        .Q(written_local_fu_84_reg[55]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[56] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[56]_i_1_n_20 ),
        .Q(written_local_fu_84_reg[56]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \written_local_fu_84_reg[56]_i_1 
       (.CI(\written_local_fu_84_reg[48]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_written_local_fu_84_reg[56]_i_1_CO_UNCONNECTED [7],\written_local_fu_84_reg[56]_i_1_n_6 ,\written_local_fu_84_reg[56]_i_1_n_7 ,\written_local_fu_84_reg[56]_i_1_n_8 ,\written_local_fu_84_reg[56]_i_1_n_9 ,\written_local_fu_84_reg[56]_i_1_n_10 ,\written_local_fu_84_reg[56]_i_1_n_11 ,\written_local_fu_84_reg[56]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\written_local_fu_84_reg[56]_i_1_n_13 ,\written_local_fu_84_reg[56]_i_1_n_14 ,\written_local_fu_84_reg[56]_i_1_n_15 ,\written_local_fu_84_reg[56]_i_1_n_16 ,\written_local_fu_84_reg[56]_i_1_n_17 ,\written_local_fu_84_reg[56]_i_1_n_18 ,\written_local_fu_84_reg[56]_i_1_n_19 ,\written_local_fu_84_reg[56]_i_1_n_20 }),
        .S(written_local_fu_84_reg[63:56]));
  FDRE \written_local_fu_84_reg[57] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[56]_i_1_n_19 ),
        .Q(written_local_fu_84_reg[57]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[58] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[56]_i_1_n_18 ),
        .Q(written_local_fu_84_reg[58]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[59] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[56]_i_1_n_17 ),
        .Q(written_local_fu_84_reg[59]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[0]_i_2_n_15 ),
        .Q(written_local_fu_84_reg[5]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[60] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[56]_i_1_n_16 ),
        .Q(written_local_fu_84_reg[60]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[61] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[56]_i_1_n_15 ),
        .Q(written_local_fu_84_reg[61]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[62] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[56]_i_1_n_14 ),
        .Q(written_local_fu_84_reg[62]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[63] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[56]_i_1_n_13 ),
        .Q(written_local_fu_84_reg[63]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[0]_i_2_n_14 ),
        .Q(written_local_fu_84_reg[6]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[0]_i_2_n_13 ),
        .Q(written_local_fu_84_reg[7]),
        .R(ap_NS_fsm1));
  FDRE \written_local_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[8]_i_1_n_20 ),
        .Q(written_local_fu_84_reg[8]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \written_local_fu_84_reg[8]_i_1 
       (.CI(\written_local_fu_84_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\written_local_fu_84_reg[8]_i_1_n_5 ,\written_local_fu_84_reg[8]_i_1_n_6 ,\written_local_fu_84_reg[8]_i_1_n_7 ,\written_local_fu_84_reg[8]_i_1_n_8 ,\written_local_fu_84_reg[8]_i_1_n_9 ,\written_local_fu_84_reg[8]_i_1_n_10 ,\written_local_fu_84_reg[8]_i_1_n_11 ,\written_local_fu_84_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\written_local_fu_84_reg[8]_i_1_n_13 ,\written_local_fu_84_reg[8]_i_1_n_14 ,\written_local_fu_84_reg[8]_i_1_n_15 ,\written_local_fu_84_reg[8]_i_1_n_16 ,\written_local_fu_84_reg[8]_i_1_n_17 ,\written_local_fu_84_reg[8]_i_1_n_18 ,\written_local_fu_84_reg[8]_i_1_n_19 ,\written_local_fu_84_reg[8]_i_1_n_20 }),
        .S(written_local_fu_84_reg[15:8]));
  FDRE \written_local_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(s_axis_TREADY_int_regslice__2),
        .D(\written_local_fu_84_reg[8]_i_1_n_19 ),
        .Q(written_local_fu_84_reg[9]),
        .R(ap_NS_fsm1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    s_axis_TVALID_int_regslice,
    \B_V_data_1_payload_B_reg[63]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY,
    Q,
    s_axis_TVALID,
    s_axis_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output s_axis_TVALID_int_regslice;
  output [63:0]\B_V_data_1_payload_B_reg[63]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY;
  input [0:0]Q;
  input s_axis_TVALID;
  input [63:0]s_axis_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[24] ;
  wire \B_V_data_1_payload_A_reg_n_5_[25] ;
  wire \B_V_data_1_payload_A_reg_n_5_[26] ;
  wire \B_V_data_1_payload_A_reg_n_5_[27] ;
  wire \B_V_data_1_payload_A_reg_n_5_[28] ;
  wire \B_V_data_1_payload_A_reg_n_5_[29] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[30] ;
  wire \B_V_data_1_payload_A_reg_n_5_[31] ;
  wire \B_V_data_1_payload_A_reg_n_5_[32] ;
  wire \B_V_data_1_payload_A_reg_n_5_[33] ;
  wire \B_V_data_1_payload_A_reg_n_5_[34] ;
  wire \B_V_data_1_payload_A_reg_n_5_[35] ;
  wire \B_V_data_1_payload_A_reg_n_5_[36] ;
  wire \B_V_data_1_payload_A_reg_n_5_[37] ;
  wire \B_V_data_1_payload_A_reg_n_5_[38] ;
  wire \B_V_data_1_payload_A_reg_n_5_[39] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[40] ;
  wire \B_V_data_1_payload_A_reg_n_5_[41] ;
  wire \B_V_data_1_payload_A_reg_n_5_[42] ;
  wire \B_V_data_1_payload_A_reg_n_5_[43] ;
  wire \B_V_data_1_payload_A_reg_n_5_[44] ;
  wire \B_V_data_1_payload_A_reg_n_5_[45] ;
  wire \B_V_data_1_payload_A_reg_n_5_[46] ;
  wire \B_V_data_1_payload_A_reg_n_5_[47] ;
  wire \B_V_data_1_payload_A_reg_n_5_[48] ;
  wire \B_V_data_1_payload_A_reg_n_5_[49] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[50] ;
  wire \B_V_data_1_payload_A_reg_n_5_[51] ;
  wire \B_V_data_1_payload_A_reg_n_5_[52] ;
  wire \B_V_data_1_payload_A_reg_n_5_[53] ;
  wire \B_V_data_1_payload_A_reg_n_5_[54] ;
  wire \B_V_data_1_payload_A_reg_n_5_[55] ;
  wire \B_V_data_1_payload_A_reg_n_5_[56] ;
  wire \B_V_data_1_payload_A_reg_n_5_[57] ;
  wire \B_V_data_1_payload_A_reg_n_5_[58] ;
  wire \B_V_data_1_payload_A_reg_n_5_[59] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[60] ;
  wire \B_V_data_1_payload_A_reg_n_5_[61] ;
  wire \B_V_data_1_payload_A_reg_n_5_[62] ;
  wire \B_V_data_1_payload_A_reg_n_5_[63] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire [63:0]\B_V_data_1_payload_B_reg[63]_0 ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[24] ;
  wire \B_V_data_1_payload_B_reg_n_5_[25] ;
  wire \B_V_data_1_payload_B_reg_n_5_[26] ;
  wire \B_V_data_1_payload_B_reg_n_5_[27] ;
  wire \B_V_data_1_payload_B_reg_n_5_[28] ;
  wire \B_V_data_1_payload_B_reg_n_5_[29] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[30] ;
  wire \B_V_data_1_payload_B_reg_n_5_[31] ;
  wire \B_V_data_1_payload_B_reg_n_5_[32] ;
  wire \B_V_data_1_payload_B_reg_n_5_[33] ;
  wire \B_V_data_1_payload_B_reg_n_5_[34] ;
  wire \B_V_data_1_payload_B_reg_n_5_[35] ;
  wire \B_V_data_1_payload_B_reg_n_5_[36] ;
  wire \B_V_data_1_payload_B_reg_n_5_[37] ;
  wire \B_V_data_1_payload_B_reg_n_5_[38] ;
  wire \B_V_data_1_payload_B_reg_n_5_[39] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[40] ;
  wire \B_V_data_1_payload_B_reg_n_5_[41] ;
  wire \B_V_data_1_payload_B_reg_n_5_[42] ;
  wire \B_V_data_1_payload_B_reg_n_5_[43] ;
  wire \B_V_data_1_payload_B_reg_n_5_[44] ;
  wire \B_V_data_1_payload_B_reg_n_5_[45] ;
  wire \B_V_data_1_payload_B_reg_n_5_[46] ;
  wire \B_V_data_1_payload_B_reg_n_5_[47] ;
  wire \B_V_data_1_payload_B_reg_n_5_[48] ;
  wire \B_V_data_1_payload_B_reg_n_5_[49] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[50] ;
  wire \B_V_data_1_payload_B_reg_n_5_[51] ;
  wire \B_V_data_1_payload_B_reg_n_5_[52] ;
  wire \B_V_data_1_payload_B_reg_n_5_[53] ;
  wire \B_V_data_1_payload_B_reg_n_5_[54] ;
  wire \B_V_data_1_payload_B_reg_n_5_[55] ;
  wire \B_V_data_1_payload_B_reg_n_5_[56] ;
  wire \B_V_data_1_payload_B_reg_n_5_[57] ;
  wire \B_V_data_1_payload_B_reg_n_5_[58] ;
  wire \B_V_data_1_payload_B_reg_n_5_[59] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[60] ;
  wire \B_V_data_1_payload_B_reg_n_5_[61] ;
  wire \B_V_data_1_payload_B_reg_n_5_[62] ;
  wire \B_V_data_1_payload_B_reg_n_5_[63] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel_rd_i_1__0_n_5;
  wire B_V_data_1_sel_rd_reg_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_5 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TVALID;
  wire s_axis_TVALID_int_regslice;

  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[33]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[34]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[35]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[36]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[37]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[38]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[39]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[40]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[41]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[42]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[43]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[44]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[45]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[46]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[47]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[48]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[48] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[48] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[49]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[49] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[49] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[50]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[50] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[50] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[51]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[51] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[51] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[52]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[52] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[52] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[53]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[53] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[53] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[54]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[54] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[54] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[55]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[55] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[55] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[56]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[56] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[56] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[57]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[57] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[57] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[58]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[58] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[58] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[59]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[59] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[59] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [59]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[60]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[60] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[60] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[61]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[61] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[61] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[62]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[62] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[62] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [62]));
  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__0 
       (.I0(s_axis_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[63]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[63] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[63] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [63]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(\B_V_data_1_payload_B_reg[63]_0 [9]));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[36]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[37]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[38]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[39]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[40]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[41]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[42]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[43]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[44]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[45]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[46]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[47]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[48]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[49]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[50]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[51]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[52]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[53]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[54]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[55]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[56]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[57]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[58]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[59]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[60]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[61]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[62]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[63]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[63]_i_1__0 
       (.I0(s_axis_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[36]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[37]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[38]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[39]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[40]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[41]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[42]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[43]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[44]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[45]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[46]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[47]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[48]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[49]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[50]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[51]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[52]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[53]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[54]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[55]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[56]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[57]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[58]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[59]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[60]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[61]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[62]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[63]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(Q),
        .I1(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY),
        .I2(s_axis_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg_n_5),
        .O(B_V_data_1_sel_rd_i_1__0_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_5),
        .Q(B_V_data_1_sel_rd_reg_n_5),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(s_axis_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5555150055005500)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n_inv),
        .I1(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY),
        .I2(Q),
        .I3(s_axis_TVALID_int_regslice),
        .I4(s_axis_TVALID),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_s_axis_TREADY),
        .I1(Q),
        .I2(s_axis_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(s_axis_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_5 ),
        .Q(s_axis_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "ulp_dpa_trace_s2mm_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_regslice_both_1
   (\B_V_data_1_state_reg[1]_0 ,
    empty_40_nbread_fu_106_p5_0,
    \B_V_data_1_state_reg[0]_0 ,
    local_data_data_V_2_reg_3070,
    \ap_CS_fsm_reg[0] ,
    s_axis_TREADY_int_regslice__2,
    E,
    D,
    \flush_0_data_reg_reg[10] ,
    \flush_0_data_reg_reg[35] ,
    \flush_0_data_reg_reg[55] ,
    \flush_0_data_reg_reg[47] ,
    \flush_0_data_reg_reg[46] ,
    \flush_0_data_reg_reg[52] ,
    \local_data_data_V_fu_76_reg[63] ,
    ap_rst_n_inv,
    ap_clk,
    \icmp_ln37_reg_313_reg[0] ,
    \icmp_ln37_reg_313_reg[0]_0 ,
    Q,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg,
    written_1_vld_in,
    \burst_ctr_fu_80_reg[63] ,
    \burst_ctr_fu_80_reg[63]_0 ,
    \burst_ctr_fu_80_reg[63]_1 ,
    burst_ctr_4_fu_194_p2,
    \burst_ctr_fu_80_reg[0] ,
    s_axis_TVALID_int_regslice,
    ap_enable_reg_pp0_iter0,
    icmp_ln31_reg_295,
    \p_vld_reg_303[0]_i_5_0 ,
    \local_data_data_V_2_reg_307_reg[63] ,
    \B_V_data_1_payload_B_reg[63]_0 );
  output \B_V_data_1_state_reg[1]_0 ;
  output empty_40_nbread_fu_106_p5_0;
  output \B_V_data_1_state_reg[0]_0 ;
  output local_data_data_V_2_reg_3070;
  output \ap_CS_fsm_reg[0] ;
  output s_axis_TREADY_int_regslice__2;
  output [0:0]E;
  output [63:0]D;
  output \flush_0_data_reg_reg[10] ;
  output \flush_0_data_reg_reg[35] ;
  output \flush_0_data_reg_reg[55] ;
  output \flush_0_data_reg_reg[47] ;
  output \flush_0_data_reg_reg[46] ;
  output \flush_0_data_reg_reg[52] ;
  output [63:0]\local_data_data_V_fu_76_reg[63] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \icmp_ln37_reg_313_reg[0] ;
  input \icmp_ln37_reg_313_reg[0]_0 ;
  input [2:0]Q;
  input grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg;
  input written_1_vld_in;
  input \burst_ctr_fu_80_reg[63] ;
  input [63:0]\burst_ctr_fu_80_reg[63]_0 ;
  input [63:0]\burst_ctr_fu_80_reg[63]_1 ;
  input [62:0]burst_ctr_4_fu_194_p2;
  input \burst_ctr_fu_80_reg[0] ;
  input s_axis_TVALID_int_regslice;
  input ap_enable_reg_pp0_iter0;
  input icmp_ln31_reg_295;
  input [63:0]\p_vld_reg_303[0]_i_5_0 ;
  input [63:0]\local_data_data_V_2_reg_307_reg[63] ;
  input [63:0]\B_V_data_1_payload_B_reg[63]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[24] ;
  wire \B_V_data_1_payload_A_reg_n_5_[25] ;
  wire \B_V_data_1_payload_A_reg_n_5_[26] ;
  wire \B_V_data_1_payload_A_reg_n_5_[27] ;
  wire \B_V_data_1_payload_A_reg_n_5_[28] ;
  wire \B_V_data_1_payload_A_reg_n_5_[29] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[30] ;
  wire \B_V_data_1_payload_A_reg_n_5_[31] ;
  wire \B_V_data_1_payload_A_reg_n_5_[32] ;
  wire \B_V_data_1_payload_A_reg_n_5_[33] ;
  wire \B_V_data_1_payload_A_reg_n_5_[34] ;
  wire \B_V_data_1_payload_A_reg_n_5_[35] ;
  wire \B_V_data_1_payload_A_reg_n_5_[36] ;
  wire \B_V_data_1_payload_A_reg_n_5_[37] ;
  wire \B_V_data_1_payload_A_reg_n_5_[38] ;
  wire \B_V_data_1_payload_A_reg_n_5_[39] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[40] ;
  wire \B_V_data_1_payload_A_reg_n_5_[41] ;
  wire \B_V_data_1_payload_A_reg_n_5_[42] ;
  wire \B_V_data_1_payload_A_reg_n_5_[43] ;
  wire \B_V_data_1_payload_A_reg_n_5_[44] ;
  wire \B_V_data_1_payload_A_reg_n_5_[45] ;
  wire \B_V_data_1_payload_A_reg_n_5_[46] ;
  wire \B_V_data_1_payload_A_reg_n_5_[47] ;
  wire \B_V_data_1_payload_A_reg_n_5_[48] ;
  wire \B_V_data_1_payload_A_reg_n_5_[49] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[50] ;
  wire \B_V_data_1_payload_A_reg_n_5_[51] ;
  wire \B_V_data_1_payload_A_reg_n_5_[52] ;
  wire \B_V_data_1_payload_A_reg_n_5_[53] ;
  wire \B_V_data_1_payload_A_reg_n_5_[54] ;
  wire \B_V_data_1_payload_A_reg_n_5_[55] ;
  wire \B_V_data_1_payload_A_reg_n_5_[56] ;
  wire \B_V_data_1_payload_A_reg_n_5_[57] ;
  wire \B_V_data_1_payload_A_reg_n_5_[58] ;
  wire \B_V_data_1_payload_A_reg_n_5_[59] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[60] ;
  wire \B_V_data_1_payload_A_reg_n_5_[61] ;
  wire \B_V_data_1_payload_A_reg_n_5_[62] ;
  wire \B_V_data_1_payload_A_reg_n_5_[63] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire [63:0]\B_V_data_1_payload_B_reg[63]_0 ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[24] ;
  wire \B_V_data_1_payload_B_reg_n_5_[25] ;
  wire \B_V_data_1_payload_B_reg_n_5_[26] ;
  wire \B_V_data_1_payload_B_reg_n_5_[27] ;
  wire \B_V_data_1_payload_B_reg_n_5_[28] ;
  wire \B_V_data_1_payload_B_reg_n_5_[29] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[30] ;
  wire \B_V_data_1_payload_B_reg_n_5_[31] ;
  wire \B_V_data_1_payload_B_reg_n_5_[32] ;
  wire \B_V_data_1_payload_B_reg_n_5_[33] ;
  wire \B_V_data_1_payload_B_reg_n_5_[34] ;
  wire \B_V_data_1_payload_B_reg_n_5_[35] ;
  wire \B_V_data_1_payload_B_reg_n_5_[36] ;
  wire \B_V_data_1_payload_B_reg_n_5_[37] ;
  wire \B_V_data_1_payload_B_reg_n_5_[38] ;
  wire \B_V_data_1_payload_B_reg_n_5_[39] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[40] ;
  wire \B_V_data_1_payload_B_reg_n_5_[41] ;
  wire \B_V_data_1_payload_B_reg_n_5_[42] ;
  wire \B_V_data_1_payload_B_reg_n_5_[43] ;
  wire \B_V_data_1_payload_B_reg_n_5_[44] ;
  wire \B_V_data_1_payload_B_reg_n_5_[45] ;
  wire \B_V_data_1_payload_B_reg_n_5_[46] ;
  wire \B_V_data_1_payload_B_reg_n_5_[47] ;
  wire \B_V_data_1_payload_B_reg_n_5_[48] ;
  wire \B_V_data_1_payload_B_reg_n_5_[49] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[50] ;
  wire \B_V_data_1_payload_B_reg_n_5_[51] ;
  wire \B_V_data_1_payload_B_reg_n_5_[52] ;
  wire \B_V_data_1_payload_B_reg_n_5_[53] ;
  wire \B_V_data_1_payload_B_reg_n_5_[54] ;
  wire \B_V_data_1_payload_B_reg_n_5_[55] ;
  wire \B_V_data_1_payload_B_reg_n_5_[56] ;
  wire \B_V_data_1_payload_B_reg_n_5_[57] ;
  wire \B_V_data_1_payload_B_reg_n_5_[58] ;
  wire \B_V_data_1_payload_B_reg_n_5_[59] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[60] ;
  wire \B_V_data_1_payload_B_reg_n_5_[61] ;
  wire \B_V_data_1_payload_B_reg_n_5_[62] ;
  wire \B_V_data_1_payload_B_reg_n_5_[63] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [63:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n_inv;
  wire [62:0]burst_ctr_4_fu_194_p2;
  wire \burst_ctr_fu_80_reg[0] ;
  wire \burst_ctr_fu_80_reg[63] ;
  wire [63:0]\burst_ctr_fu_80_reg[63]_0 ;
  wire [63:0]\burst_ctr_fu_80_reg[63]_1 ;
  wire empty_40_nbread_fu_106_p5_0;
  wire \flush_0_data_reg_reg[10] ;
  wire \flush_0_data_reg_reg[35] ;
  wire \flush_0_data_reg_reg[46] ;
  wire \flush_0_data_reg_reg[47] ;
  wire \flush_0_data_reg_reg[52] ;
  wire \flush_0_data_reg_reg[55] ;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg;
  wire icmp_ln31_reg_295;
  wire \icmp_ln37_reg_313_reg[0] ;
  wire \icmp_ln37_reg_313_reg[0]_0 ;
  wire local_data_data_V_2_reg_3070;
  wire [63:0]\local_data_data_V_2_reg_307_reg[63] ;
  wire [63:0]\local_data_data_V_fu_76_reg[63] ;
  wire \p_vld_reg_303[0]_i_10_n_5 ;
  wire \p_vld_reg_303[0]_i_12_n_5 ;
  wire \p_vld_reg_303[0]_i_13_n_5 ;
  wire \p_vld_reg_303[0]_i_14_n_5 ;
  wire \p_vld_reg_303[0]_i_15_n_5 ;
  wire \p_vld_reg_303[0]_i_16_n_5 ;
  wire \p_vld_reg_303[0]_i_17_n_5 ;
  wire \p_vld_reg_303[0]_i_18_n_5 ;
  wire \p_vld_reg_303[0]_i_19_n_5 ;
  wire \p_vld_reg_303[0]_i_20_n_5 ;
  wire \p_vld_reg_303[0]_i_21_n_5 ;
  wire \p_vld_reg_303[0]_i_22_n_5 ;
  wire \p_vld_reg_303[0]_i_23_n_5 ;
  wire \p_vld_reg_303[0]_i_24_n_5 ;
  wire \p_vld_reg_303[0]_i_2_n_5 ;
  wire [63:0]\p_vld_reg_303[0]_i_5_0 ;
  wire \p_vld_reg_303[0]_i_6_n_5 ;
  wire \p_vld_reg_303[0]_i_8_n_5 ;
  wire s_axis_TREADY_int_regslice__2;
  wire s_axis_TVALID_int_regslice;
  wire written_1_vld_in;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1 
       (.I0(empty_40_nbread_fu_106_p5_0),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [32]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [33]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [34]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [35]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [36]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [37]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [38]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [39]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [40]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [41]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [42]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [43]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [44]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [45]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [46]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [47]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [48]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [49]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [50]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [51]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [52]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [53]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [54]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [55]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [56]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [57]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [58]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [59]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [60]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [61]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [62]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [63]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[63]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[63]_i_1 
       (.I0(empty_40_nbread_fu_106_p5_0),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [32]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [33]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [34]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [35]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [36]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [37]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [38]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [39]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [40]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [41]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [42]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [43]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [44]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [45]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [46]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [47]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [48]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [49]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [50]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [51]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [52]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [53]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [54]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [55]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [56]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [57]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [58]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [59]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [60]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [61]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [62]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [63]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[63]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(s_axis_TREADY_int_regslice__2),
        .I1(empty_40_nbread_fu_106_p5_0),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_5),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(s_axis_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h54541050)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(empty_40_nbread_fu_106_p5_0),
        .I3(s_axis_TREADY_int_regslice__2),
        .I4(s_axis_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(s_axis_TREADY_int_regslice__2),
        .I1(empty_40_nbread_fu_106_p5_0),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(s_axis_TVALID_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_5 ),
        .Q(empty_40_nbread_fu_106_p5_0),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000FFFFF870F870)) 
    \burst_ctr_fu_80[0]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [0]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [0]),
        .I4(\burst_ctr_fu_80_reg[0] ),
        .I5(s_axis_TREADY_int_regslice__2),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[10]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [10]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [10]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[9]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[11]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [11]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [11]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[10]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[12]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [12]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [12]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[11]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[13]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [13]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [13]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[12]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[14]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [14]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [14]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[13]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[15]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [15]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [15]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[14]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[16]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [16]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [16]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[15]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[17]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [17]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [17]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[16]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[18]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [18]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [18]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[17]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[19]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [19]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [19]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[18]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[1]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [1]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [1]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[20]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [20]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [20]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[19]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[21]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [21]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [21]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[20]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[22]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [22]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [22]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[21]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[23]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [23]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [23]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[22]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[24]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [24]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [24]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[23]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[25]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [25]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [25]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[24]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[26]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [26]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [26]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[25]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[27]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [27]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [27]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[26]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[28]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [28]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [28]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[27]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[29]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [29]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [29]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[28]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[2]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [2]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [2]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[30]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [30]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [30]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[29]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[31]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [31]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [31]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[30]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[32]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [32]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [32]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[31]),
        .O(D[32]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[33]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [33]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [33]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[32]),
        .O(D[33]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[34]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [34]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [34]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[33]),
        .O(D[34]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[35]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [35]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [35]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[34]),
        .O(D[35]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[36]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [36]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [36]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[35]),
        .O(D[36]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[37]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [37]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [37]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[36]),
        .O(D[37]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[38]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [38]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [38]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[37]),
        .O(D[38]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[39]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [39]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [39]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[38]),
        .O(D[39]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[3]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [3]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [3]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[40]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [40]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [40]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[39]),
        .O(D[40]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[41]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [41]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [41]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[40]),
        .O(D[41]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[42]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [42]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [42]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[41]),
        .O(D[42]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[43]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [43]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [43]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[42]),
        .O(D[43]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[44]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [44]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [44]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[43]),
        .O(D[44]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[45]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [45]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [45]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[44]),
        .O(D[45]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[46]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [46]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [46]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[45]),
        .O(D[46]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[47]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [47]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [47]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[46]),
        .O(D[47]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[48]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [48]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [48]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[47]),
        .O(D[48]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[49]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [49]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [49]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[48]),
        .O(D[49]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[4]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [4]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [4]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[50]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [50]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [50]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[49]),
        .O(D[50]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[51]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [51]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [51]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[50]),
        .O(D[51]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[52]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [52]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [52]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[51]),
        .O(D[52]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[53]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [53]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [53]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[52]),
        .O(D[53]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[54]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [54]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [54]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[53]),
        .O(D[54]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[55]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [55]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [55]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[54]),
        .O(D[55]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[56]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [56]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [56]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[55]),
        .O(D[56]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[57]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [57]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [57]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[56]),
        .O(D[57]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[58]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [58]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [58]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[57]),
        .O(D[58]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[59]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [59]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [59]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[58]),
        .O(D[59]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[5]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [5]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [5]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[4]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[60]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [60]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [60]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[59]),
        .O(D[60]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[61]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [61]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [61]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[60]),
        .O(D[61]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[62]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [62]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [62]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[61]),
        .O(D[62]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[63]_i_2 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [63]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [63]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[62]),
        .O(D[63]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[6]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [6]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [6]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[5]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[7]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [7]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [7]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[8]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [8]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [8]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[7]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \burst_ctr_fu_80[9]_i_1 
       (.I0(Q[1]),
        .I1(\burst_ctr_fu_80_reg[63] ),
        .I2(\burst_ctr_fu_80_reg[63]_0 [9]),
        .I3(\burst_ctr_fu_80_reg[63]_1 [9]),
        .I4(s_axis_TREADY_int_regslice__2),
        .I5(burst_ctr_4_fu_194_p2[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln37_reg_313[0]_i_1 
       (.I0(\icmp_ln37_reg_313_reg[0] ),
        .I1(local_data_data_V_2_reg_3070),
        .I2(empty_40_nbread_fu_106_p5_0),
        .I3(\icmp_ln37_reg_313_reg[0]_0 ),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[0]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [0]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [0]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[10]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [10]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [10]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[11]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [11]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [11]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[12]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [12]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [12]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[13]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [13]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [13]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[14]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [14]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [14]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[15]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [15]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [15]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[16]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [16]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [16]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[17]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [17]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [17]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[18]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [18]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [18]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[19]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [19]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [19]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[1]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [1]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [1]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[20]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [20]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [20]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[21]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [21]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [21]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[22]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [22]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [22]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[23]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [23]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [23]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[24]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [24]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [24]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[25]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [25]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [25]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[26]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [26]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [26]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[27]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [27]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [27]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[28]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [28]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [28]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[29]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [29]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [29]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[2]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [2]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [2]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[30]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [30]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [30]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[31]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [31]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [31]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[32]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [32]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [32]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[33]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [33]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [33]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[34]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [34]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [34]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[35]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [35]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [35]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[36]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [36]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [36]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[37]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [37]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [37]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[38]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [38]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [38]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[39]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [39]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [39]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[3]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [3]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [3]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[40]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [40]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [40]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[41]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [41]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [41]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[42]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [42]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [42]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[43]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [43]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [43]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[44]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [44]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [44]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[45]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [45]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [45]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[46]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [46]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [46]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[47]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [47]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [47]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[48]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [48]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[48] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[48] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [48]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[49]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [49]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[49] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[49] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [49]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[4]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [4]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [4]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[50]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [50]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[50] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[50] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [50]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[51]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [51]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[51] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[51] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [51]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[52]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [52]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[52] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[52] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [52]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[53]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [53]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[53] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[53] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [53]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[54]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [54]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[54] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[54] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [54]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[55]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [55]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[55] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[55] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [55]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[56]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [56]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[56] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[56] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [56]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[57]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [57]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[57] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[57] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [57]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[58]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [58]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[58] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[58] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [58]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[59]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [59]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[59] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[59] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [59]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[5]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [5]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [5]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[60]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [60]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[60] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[60] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [60]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[61]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [61]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[61] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[61] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [61]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[62]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [62]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[62] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[62] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [62]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[63]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [63]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[63] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[63] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [63]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[6]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [6]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [6]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[7]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [7]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [7]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[8]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [8]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [8]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \local_data_data_V_2_reg_307[9]_i_1 
       (.I0(\local_data_data_V_2_reg_307_reg[63] [9]),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I3(B_V_data_1_sel),
        .I4(empty_40_nbread_fu_106_p5_0),
        .O(\local_data_data_V_fu_76_reg[63] [9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_vld_reg_303[0]_i_1 
       (.I0(icmp_ln31_reg_295),
        .I1(Q[2]),
        .I2(\p_vld_reg_303[0]_i_2_n_5 ),
        .I3(\flush_0_data_reg_reg[10] ),
        .I4(\flush_0_data_reg_reg[35] ),
        .I5(\flush_0_data_reg_reg[55] ),
        .O(local_data_data_V_2_reg_3070));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \p_vld_reg_303[0]_i_10 
       (.I0(\p_vld_reg_303[0]_i_5_0 [54]),
        .I1(\p_vld_reg_303[0]_i_5_0 [56]),
        .I2(\p_vld_reg_303[0]_i_5_0 [55]),
        .O(\p_vld_reg_303[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \p_vld_reg_303[0]_i_11 
       (.I0(\p_vld_reg_303[0]_i_5_0 [52]),
        .I1(\p_vld_reg_303[0]_i_5_0 [53]),
        .I2(\p_vld_reg_303[0]_i_5_0 [51]),
        .I3(\p_vld_reg_303[0]_i_5_0 [49]),
        .I4(\p_vld_reg_303[0]_i_5_0 [50]),
        .I5(\p_vld_reg_303[0]_i_5_0 [48]),
        .O(\flush_0_data_reg_reg[52] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \p_vld_reg_303[0]_i_12 
       (.I0(\p_vld_reg_303[0]_i_5_0 [10]),
        .I1(\p_vld_reg_303[0]_i_5_0 [11]),
        .I2(\p_vld_reg_303[0]_i_5_0 [13]),
        .I3(\p_vld_reg_303[0]_i_5_0 [14]),
        .I4(\p_vld_reg_303[0]_i_5_0 [17]),
        .I5(\p_vld_reg_303[0]_i_5_0 [16]),
        .O(\p_vld_reg_303[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \p_vld_reg_303[0]_i_13 
       (.I0(\p_vld_reg_303[0]_i_5_0 [8]),
        .I1(\p_vld_reg_303[0]_i_5_0 [7]),
        .I2(\p_vld_reg_303[0]_i_5_0 [5]),
        .I3(\p_vld_reg_303[0]_i_5_0 [4]),
        .O(\p_vld_reg_303[0]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \p_vld_reg_303[0]_i_14 
       (.I0(\p_vld_reg_303[0]_i_5_0 [2]),
        .I1(\p_vld_reg_303[0]_i_5_0 [1]),
        .I2(\p_vld_reg_303[0]_i_5_0 [0]),
        .O(\p_vld_reg_303[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \p_vld_reg_303[0]_i_15 
       (.I0(\p_vld_reg_303[0]_i_5_0 [7]),
        .I1(\p_vld_reg_303[0]_i_5_0 [8]),
        .I2(\p_vld_reg_303[0]_i_5_0 [6]),
        .I3(\p_vld_reg_303[0]_i_5_0 [4]),
        .I4(\p_vld_reg_303[0]_i_5_0 [5]),
        .I5(\p_vld_reg_303[0]_i_5_0 [3]),
        .O(\p_vld_reg_303[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \p_vld_reg_303[0]_i_16 
       (.I0(\p_vld_reg_303[0]_i_5_0 [13]),
        .I1(\p_vld_reg_303[0]_i_5_0 [14]),
        .I2(\p_vld_reg_303[0]_i_5_0 [12]),
        .I3(\p_vld_reg_303[0]_i_5_0 [10]),
        .I4(\p_vld_reg_303[0]_i_5_0 [11]),
        .I5(\p_vld_reg_303[0]_i_5_0 [9]),
        .O(\p_vld_reg_303[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \p_vld_reg_303[0]_i_17 
       (.I0(\p_vld_reg_303[0]_i_5_0 [19]),
        .I1(\p_vld_reg_303[0]_i_5_0 [20]),
        .I2(\p_vld_reg_303[0]_i_5_0 [18]),
        .I3(\p_vld_reg_303[0]_i_5_0 [16]),
        .I4(\p_vld_reg_303[0]_i_5_0 [17]),
        .I5(\p_vld_reg_303[0]_i_5_0 [15]),
        .O(\p_vld_reg_303[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \p_vld_reg_303[0]_i_18 
       (.I0(\p_vld_reg_303[0]_i_5_0 [35]),
        .I1(\p_vld_reg_303[0]_i_5_0 [34]),
        .I2(\p_vld_reg_303[0]_i_5_0 [32]),
        .I3(\p_vld_reg_303[0]_i_5_0 [31]),
        .O(\p_vld_reg_303[0]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \p_vld_reg_303[0]_i_19 
       (.I0(\p_vld_reg_303[0]_i_5_0 [29]),
        .I1(\p_vld_reg_303[0]_i_5_0 [28]),
        .I2(\p_vld_reg_303[0]_i_5_0 [26]),
        .I3(\p_vld_reg_303[0]_i_5_0 [25]),
        .O(\p_vld_reg_303[0]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_vld_reg_303[0]_i_2 
       (.I0(\p_vld_reg_303[0]_i_6_n_5 ),
        .I1(\flush_0_data_reg_reg[47] ),
        .I2(\p_vld_reg_303[0]_i_8_n_5 ),
        .I3(\flush_0_data_reg_reg[46] ),
        .I4(\p_vld_reg_303[0]_i_10_n_5 ),
        .I5(\flush_0_data_reg_reg[52] ),
        .O(\p_vld_reg_303[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \p_vld_reg_303[0]_i_20 
       (.I0(\p_vld_reg_303[0]_i_5_0 [21]),
        .I1(\p_vld_reg_303[0]_i_5_0 [22]),
        .I2(\p_vld_reg_303[0]_i_5_0 [23]),
        .I3(\p_vld_reg_303[0]_i_5_0 [19]),
        .I4(\p_vld_reg_303[0]_i_5_0 [20]),
        .O(\p_vld_reg_303[0]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \p_vld_reg_303[0]_i_21 
       (.I0(\p_vld_reg_303[0]_i_5_0 [28]),
        .I1(\p_vld_reg_303[0]_i_5_0 [29]),
        .I2(\p_vld_reg_303[0]_i_5_0 [27]),
        .I3(\p_vld_reg_303[0]_i_5_0 [25]),
        .I4(\p_vld_reg_303[0]_i_5_0 [26]),
        .I5(\p_vld_reg_303[0]_i_5_0 [24]),
        .O(\p_vld_reg_303[0]_i_21_n_5 ));
  LUT3 #(
    .INIT(8'h31)) 
    \p_vld_reg_303[0]_i_22 
       (.I0(\p_vld_reg_303[0]_i_5_0 [36]),
        .I1(\p_vld_reg_303[0]_i_5_0 [38]),
        .I2(\p_vld_reg_303[0]_i_5_0 [37]),
        .O(\p_vld_reg_303[0]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \p_vld_reg_303[0]_i_23 
       (.I0(\p_vld_reg_303[0]_i_5_0 [34]),
        .I1(\p_vld_reg_303[0]_i_5_0 [35]),
        .I2(\p_vld_reg_303[0]_i_5_0 [33]),
        .I3(\p_vld_reg_303[0]_i_5_0 [31]),
        .I4(\p_vld_reg_303[0]_i_5_0 [32]),
        .I5(\p_vld_reg_303[0]_i_5_0 [30]),
        .O(\p_vld_reg_303[0]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \p_vld_reg_303[0]_i_24 
       (.I0(\p_vld_reg_303[0]_i_5_0 [58]),
        .I1(\p_vld_reg_303[0]_i_5_0 [59]),
        .I2(\p_vld_reg_303[0]_i_5_0 [60]),
        .I3(\p_vld_reg_303[0]_i_5_0 [61]),
        .I4(\p_vld_reg_303[0]_i_5_0 [63]),
        .I5(\p_vld_reg_303[0]_i_5_0 [62]),
        .O(\p_vld_reg_303[0]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_vld_reg_303[0]_i_3 
       (.I0(\p_vld_reg_303[0]_i_12_n_5 ),
        .I1(\p_vld_reg_303[0]_i_13_n_5 ),
        .I2(\p_vld_reg_303[0]_i_14_n_5 ),
        .I3(\p_vld_reg_303[0]_i_15_n_5 ),
        .I4(\p_vld_reg_303[0]_i_16_n_5 ),
        .I5(\p_vld_reg_303[0]_i_17_n_5 ),
        .O(\flush_0_data_reg_reg[10] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_vld_reg_303[0]_i_4 
       (.I0(\p_vld_reg_303[0]_i_18_n_5 ),
        .I1(\p_vld_reg_303[0]_i_19_n_5 ),
        .I2(\p_vld_reg_303[0]_i_20_n_5 ),
        .I3(\p_vld_reg_303[0]_i_21_n_5 ),
        .I4(\p_vld_reg_303[0]_i_22_n_5 ),
        .I5(\p_vld_reg_303[0]_i_23_n_5 ),
        .O(\flush_0_data_reg_reg[35] ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \p_vld_reg_303[0]_i_5 
       (.I0(\p_vld_reg_303[0]_i_24_n_5 ),
        .I1(\p_vld_reg_303[0]_i_5_0 [55]),
        .I2(\p_vld_reg_303[0]_i_5_0 [56]),
        .I3(\p_vld_reg_303[0]_i_5_0 [57]),
        .O(\flush_0_data_reg_reg[55] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \p_vld_reg_303[0]_i_6 
       (.I0(\p_vld_reg_303[0]_i_5_0 [53]),
        .I1(\p_vld_reg_303[0]_i_5_0 [52]),
        .I2(\p_vld_reg_303[0]_i_5_0 [50]),
        .I3(\p_vld_reg_303[0]_i_5_0 [49]),
        .O(\p_vld_reg_303[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \p_vld_reg_303[0]_i_7 
       (.I0(\p_vld_reg_303[0]_i_5_0 [47]),
        .I1(\p_vld_reg_303[0]_i_5_0 [46]),
        .I2(\p_vld_reg_303[0]_i_5_0 [44]),
        .I3(\p_vld_reg_303[0]_i_5_0 [43]),
        .O(\flush_0_data_reg_reg[47] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \p_vld_reg_303[0]_i_8 
       (.I0(\p_vld_reg_303[0]_i_5_0 [39]),
        .I1(\p_vld_reg_303[0]_i_5_0 [40]),
        .I2(\p_vld_reg_303[0]_i_5_0 [41]),
        .I3(\p_vld_reg_303[0]_i_5_0 [37]),
        .I4(\p_vld_reg_303[0]_i_5_0 [38]),
        .O(\p_vld_reg_303[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \p_vld_reg_303[0]_i_9 
       (.I0(\p_vld_reg_303[0]_i_5_0 [46]),
        .I1(\p_vld_reg_303[0]_i_5_0 [47]),
        .I2(\p_vld_reg_303[0]_i_5_0 [45]),
        .I3(\p_vld_reg_303[0]_i_5_0 [43]),
        .I4(\p_vld_reg_303[0]_i_5_0 [44]),
        .I5(\p_vld_reg_303[0]_i_5_0 [42]),
        .O(\flush_0_data_reg_reg[46] ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \written_1_data_reg[63]_i_1 
       (.I0(Q[0]),
        .I1(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I2(s_axis_TREADY_int_regslice__2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    written_1_vld_reg_i_1
       (.I0(Q[0]),
        .I1(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I2(written_1_vld_in),
        .I3(s_axis_TREADY_int_regslice__2),
        .O(\ap_CS_fsm_reg[0] ));
  LUT3 #(
    .INIT(8'h80)) 
    \written_local_fu_84[0]_i_1 
       (.I0(empty_40_nbread_fu_106_p5_0),
        .I1(local_data_data_V_2_reg_3070),
        .I2(ap_enable_reg_pp0_iter0),
        .O(s_axis_TREADY_int_regslice__2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_trace_s2mm
   (\FSM_onehot_rstate_reg[1] ,
    m_axi_gmem_AWVALID,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2] ,
    \FSM_onehot_wstate_reg[1] ,
    s_axi_control_RVALID,
    s_axi_control_RDATA,
    interrupt,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWADDR,
    m_axi_gmem_WLAST,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    m_axi_gmem_WVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    s_axis_TREADY,
    ap_clk,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    m_axi_gmem_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_RVALID,
    s_axis_TDATA,
    s_axis_TVALID,
    ap_rst_n);
  output \FSM_onehot_rstate_reg[1] ;
  output m_axi_gmem_AWVALID;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2] ;
  output \FSM_onehot_wstate_reg[1] ;
  output s_axi_control_RVALID;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  output [5:0]m_axi_gmem_AWLEN;
  output [60:0]m_axi_gmem_AWADDR;
  output m_axi_gmem_WLAST;
  output [7:0]m_axi_gmem_WSTRB;
  output [63:0]m_axi_gmem_WDATA;
  output m_axi_gmem_WVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output s_axis_TREADY;
  input ap_clk;
  input s_axi_control_ARVALID;
  input [6:0]s_axi_control_ARADDR;
  input m_axi_gmem_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_RVALID;
  input [63:0]s_axis_TDATA;
  input s_axis_TVALID;
  input ap_rst_n;

  wire \FSM_onehot_rstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[2] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state77;
  wire [7:7]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_rst_reg_1;
  wire ap_rst_reg_2;
  wire ap_rst_reg_2_i_1_n_5;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_read_stream_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_read_stream_U0_ap_ready;
  wire ap_sync_reg_read_stream_U0_ap_ready_reg_n_5;
  wire ap_sync_reg_write_memory_U0_ap_start;
  wire [63:0]circular;
  wire [63:0]circular_c_dout;
  wire circular_c_empty_n;
  wire circular_c_full_n;
  wire control_s_axi_U_n_269;
  wire control_s_axi_U_n_270;
  wire control_s_axi_U_n_74;
  wire [63:0]count;
  wire count_c_U_n_7;
  wire [63:0]count_c_dout;
  wire count_c_empty_n;
  wire count_c_full_n;
  wire entry_proc_U0_n_9;
  wire [63:2]entry_proc_U0_out_r_c_din;
  wire [5:0]fifo_count_dout;
  wire fifo_count_empty_n;
  wire fifo_count_full_n;
  wire fifo_data_out_U_n_7;
  wire [63:0]fifo_data_out_dout;
  wire fifo_data_out_empty_n;
  wire fifo_data_out_full_n;
  wire [63:0]flush;
  wire full_n17_out;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire gmem_m_axi_U_n_86;
  wire int_isr;
  wire int_isr8_out;
  wire interrupt;
  wire [60:0]m_axi_gmem_AWADDR;
  wire [5:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:2]out_r;
  wire [63:2]out_r_c_dout;
  wire out_r_c_empty_n;
  wire out_r_c_full_n;
  wire p_0_in;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire push_3;
  wire [63:0]read_stream_U0_circular_c_din;
  wire read_stream_U0_circular_c_write;
  wire [63:0]read_stream_U0_count_c_din;
  wire [5:0]read_stream_U0_fifo_count_din;
  wire [63:0]read_stream_U0_fifo_data_out_din;
  wire read_stream_U0_n_147;
  wire read_stream_U0_n_148;
  wire read_stream_U0_n_149;
  wire read_stream_U0_n_8;
  wire [63:0]read_stream_U0_written;
  wire read_stream_U0_written_ap_vld;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TREADY;
  wire s_axis_TVALID;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire \store_unit/buff_wdata/mOutPtr18_out ;
  wire \store_unit/buff_wdata/pop ;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/fifo_wreq/push ;
  wire \store_unit/user_resp/pop ;
  wire write_memory_U0_ap_start;
  wire write_memory_U0_fifo_data_out_read;
  wire [60:0]write_memory_U0_m_axi_gmem_AWADDR;
  wire [5:0]write_memory_U0_m_axi_gmem_AWLEN;
  wire write_memory_U0_m_axi_gmem_BREADY;
  wire [63:0]write_memory_U0_m_axi_gmem_WDATA;
  wire write_memory_U0_n_14;
  wire write_memory_U0_n_149;
  wire write_memory_U0_out_r_read;
  wire written_1_vld_reg2;

  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_n_inv_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_1),
        .Q(ap_rst_n_inv),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2),
        .Q(ap_rst_reg_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_rst_reg_2_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_reg_2_i_1_n_5));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2_i_1_n_5),
        .Q(ap_rst_reg_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_entry_proc_U0_ap_ready),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready),
        .R(ap_sync_reg_read_stream_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_read_stream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_read_stream_U0_ap_ready),
        .Q(ap_sync_reg_read_stream_U0_ap_ready_reg_n_5),
        .R(ap_sync_reg_read_stream_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_write_memory_U0_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(write_memory_U0_ap_start),
        .Q(ap_sync_reg_write_memory_U0_ap_start),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d2_S circular_c_U
       (.E(push),
        .Q(ap_CS_fsm_state2_4),
        .\SRL_SIG_reg[1][0] (push_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .circular_c_din(read_stream_U0_circular_c_din),
        .circular_c_empty_n(circular_c_empty_n),
        .circular_c_full_n(circular_c_full_n),
        .circular_dout(circular_c_dout),
        .count_c_full_n(count_c_full_n),
        .read_stream_U0_circular_c_write(read_stream_U0_circular_c_write),
        .write_memory_U0_out_r_read(write_memory_U0_out_r_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_control_s_axi control_s_axi_U
       (.D(circular),
        .E(read_stream_U0_written_ap_vld),
        .\FSM_onehot_rstate_reg[1]_0 (\FSM_onehot_rstate_reg[1] ),
        .\FSM_onehot_wstate_reg[1]_0 (\FSM_onehot_wstate_reg[1] ),
        .\FSM_onehot_wstate_reg[2]_0 (\FSM_onehot_wstate_reg[2] ),
        .Q(read_stream_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_done(ap_sync_done),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_read_stream_U0_ap_ready_reg(written_1_vld_reg2),
        .ap_sync_reg_write_memory_U0_ap_start(ap_sync_reg_write_memory_U0_ap_start),
        .circular_c_empty_n(circular_c_empty_n),
        .fifo_count_empty_n(fifo_count_empty_n),
        .\flush_0_data_reg_reg[63] (ap_sync_reg_read_stream_U0_ap_ready_reg_n_5),
        .int_ap_idle_reg_0(ap_CS_fsm_state1),
        .int_ap_start_reg_0(control_s_axi_U_n_269),
        .int_ap_start_reg_1(control_s_axi_U_n_270),
        .\int_count_reg[63]_0 (count),
        .\int_flush_reg[63]_0 (flush),
        .\int_ier_reg[1]_0 ({p_0_in,control_s_axi_U_n_74}),
        .int_isr(int_isr),
        .int_isr8_out(int_isr8_out),
        .\int_out_r_reg[63]_0 (out_r),
        .\int_written_reg[63]_0 (read_stream_U0_written),
        .interrupt(interrupt),
        .\out_r_0_data_reg_reg[63] (entry_proc_U0_n_9),
        .out_r_c_empty_n(out_r_c_empty_n),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .write_memory_U0_ap_start(write_memory_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d2_S_0 count_c_U
       (.E(push),
        .Q(ap_CS_fsm_state2_4),
        .\SRL_SIG_reg[0][63] (read_stream_U0_count_c_din),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .circular_c_full_n(circular_c_full_n),
        .count_c_dout(count_c_dout),
        .count_c_empty_n(count_c_empty_n),
        .count_c_full_n(count_c_full_n),
        .full_n_reg_0(count_c_U_n_7),
        .full_n_reg_1(push_0),
        .read_stream_U0_circular_c_write(read_stream_U0_circular_c_write),
        .write_memory_U0_out_r_read(write_memory_U0_out_r_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_entry_proc entry_proc_U0
       (.D(out_r),
        .E(control_s_axi_U_n_270),
        .Q({ap_CS_fsm_state2,entry_proc_U0_n_9}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_read_stream_U0_ap_ready(ap_sync_reg_read_stream_U0_ap_ready),
        .ap_sync_reg_read_stream_U0_ap_ready_reg(ap_sync_reg_read_stream_U0_ap_ready_reg_n_5),
        .fifo_count_full_n(fifo_count_full_n),
        .int_ap_start_reg(ap_CS_fsm_state5),
        .\out_r_0_data_reg_reg[63]_0 (entry_proc_U0_out_r_c_din),
        .out_r_c_full_n(out_r_c_full_n),
        .push(push_1),
        .read_stream_U0_fifo_count_din(read_stream_U0_fifo_count_din[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w16_d32_S fifo_count_U
       (.E(write_memory_U0_n_149),
        .Q(ap_CS_fsm_state5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .fifo_count_empty_n(fifo_count_empty_n),
        .fifo_count_full_n(fifo_count_full_n),
        .full_n17_out(full_n17_out),
        .full_n_reg_0(ap_CS_fsm_state6),
        .in(read_stream_U0_fifo_count_din),
        .int_isr(int_isr),
        .\int_isr_reg[1] (ap_sync_reg_read_stream_U0_ap_ready_reg_n_5),
        .\int_isr_reg[1]_0 (p_0_in),
        .out(fifo_count_dout),
        .push(push_1),
        .push_0(push_2),
        .write_memory_U0_out_r_read(write_memory_U0_out_r_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d256_A fifo_data_out_U
       (.E(read_stream_U0_n_148),
        .Q(read_stream_U0_fifo_data_out_din),
        .WEBWE(push_3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout(fifo_data_out_dout),
        .dout_vld_reg_0(fifo_data_out_U_n_7),
        .fifo_data_out_empty_n(fifo_data_out_empty_n),
        .fifo_data_out_full_n(fifo_data_out_full_n),
        .full_n_reg_0(read_stream_U0_n_149),
        .write_memory_U0_fifo_data_out_read(write_memory_U0_fifo_data_out_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_gmem_m_axi gmem_m_axi_U
       (.D(ap_NS_fsm),
        .Q({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .\ap_CS_fsm_reg[7] (ap_CS_fsm_state7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[69] ({m_axi_gmem_AWLEN,m_axi_gmem_AWADDR}),
        .din(write_memory_U0_m_axi_gmem_WDATA),
        .empty_n_reg(gmem_m_axi_U_n_86),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .in({write_memory_U0_m_axi_gmem_AWLEN,write_memory_U0_m_axi_gmem_AWADDR}),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .pop(\store_unit/buff_wdata/pop ),
        .pop_1(\store_unit/user_resp/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .push_0(\store_unit/buff_wdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .write_memory_U0_m_axi_gmem_BREADY(write_memory_U0_m_axi_gmem_BREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_fifo_w64_d3_S out_r_c_U
       (.Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_entry_proc_U0_ap_ready(ap_sync_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .in(entry_proc_U0_out_r_c_din),
        .out(out_r_c_dout),
        .out_r_c_empty_n(out_r_c_empty_n),
        .out_r_c_full_n(out_r_c_full_n),
        .push(push_1),
        .write_memory_U0_out_r_read(write_memory_U0_out_r_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_read_stream read_stream_U0
       (.\B_V_data_1_state_reg[1] (s_axis_TREADY),
        .D(read_stream_U0_circular_c_write),
        .E(read_stream_U0_written_ap_vld),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state2_4,read_stream_U0_n_8}),
        .WEBWE(push_3),
        .\ap_CS_fsm_reg[1]_0 (count_c_U_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_5),
        .ap_done_reg_reg_0(write_memory_U0_n_14),
        .ap_done_reg_reg_1(ap_CS_fsm_state77),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(read_stream_U0_n_147),
        .ap_start(ap_start),
        .ap_sync_read_stream_U0_ap_ready(ap_sync_read_stream_U0_ap_ready),
        .\circular_0_data_reg_reg[63]_0 (read_stream_U0_circular_c_din),
        .\circular_0_data_reg_reg[63]_1 (circular),
        .circular_c_full_n(circular_c_full_n),
        .\count_0_data_reg_reg[63]_0 (read_stream_U0_count_c_din),
        .\count_0_data_reg_reg[63]_1 (count),
        .count_c_full_n(count_c_full_n),
        .fifo_count_full_n(fifo_count_full_n),
        .fifo_data_out_full_n(fifo_data_out_full_n),
        .\flush_0_data_reg_reg[63]_0 (written_1_vld_reg2),
        .\flush_0_data_reg_reg[63]_1 (flush),
        .full_n_reg(read_stream_U0_n_148),
        .full_n_reg_0(read_stream_U0_n_149),
        .gmem_BVALID(gmem_BVALID),
        .in(read_stream_U0_fifo_count_din),
        .int_isr8_out(int_isr8_out),
        .\int_isr_reg[0] (control_s_axi_U_n_74),
        .\local_data_data_V_2_reg_307_reg[63] (read_stream_U0_fifo_data_out_din),
        .\mOutPtr_reg[8] (fifo_data_out_U_n_7),
        .push(push_2),
        .s_axis_TDATA(s_axis_TDATA),
        .s_axis_TVALID(s_axis_TVALID),
        .\written_1_data_reg_reg[63]_0 (read_stream_U0_written),
        .written_1_vld_reg_reg_0(ap_sync_reg_read_stream_U0_ap_ready_reg_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_write_memory write_memory_U0
       (.D(ap_NS_fsm),
        .E(write_memory_U0_n_149),
        .Q({ap_CS_fsm_state77,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_5),
        .ap_done_reg_2(ap_done_reg),
        .ap_done_reg_reg_0(read_stream_U0_n_147),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(write_memory_U0_n_14),
        .ap_sync_done(ap_sync_done),
        .\burst_count_0_in_i_fu_86_reg[5]_0 (fifo_count_dout),
        .\burst_count_0_in_i_load_reg_325_reg[5]_0 ({write_memory_U0_m_axi_gmem_AWLEN,write_memory_U0_m_axi_gmem_AWADDR}),
        .\circular_read_reg_299_reg[63]_0 (circular_c_dout),
        .count_c_dout(count_c_dout),
        .count_c_empty_n(count_c_empty_n),
        .din(write_memory_U0_m_axi_gmem_WDATA),
        .fifo_count_empty_n(fifo_count_empty_n),
        .fifo_count_full_n(fifo_count_full_n),
        .fifo_data_out_empty_n(fifo_data_out_empty_n),
        .\fifo_data_out_read_reg_142_reg[63] (fifo_data_out_dout),
        .full_n17_out(full_n17_out),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .in(read_stream_U0_fifo_count_din[5]),
        .int_task_ap_done_reg(ap_CS_fsm_state5),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .\mOutPtr_reg[7] (gmem_m_axi_U_n_86),
        .\offset_fu_90_reg[0]_0 (control_s_axi_U_n_269),
        .\out_r_read_reg_309_reg[63]_0 (out_r_c_dout),
        .pop(\store_unit/user_resp/pop ),
        .pop_1(\store_unit/buff_wdata/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .push_0(\store_unit/buff_wdata/push ),
        .push_3(push_2),
        .write_memory_U0_fifo_data_out_read(write_memory_U0_fifo_data_out_read),
        .write_memory_U0_m_axi_gmem_BREADY(write_memory_U0_m_axi_gmem_BREADY),
        .write_memory_U0_out_r_read(write_memory_U0_out_r_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_write_memory
   (Q,
    ap_done_reg,
    push,
    mOutPtr18_out,
    push_0,
    pop,
    ap_rst_n_inv_reg,
    write_memory_U0_m_axi_gmem_BREADY,
    write_memory_U0_fifo_data_out_read,
    write_memory_U0_out_r_read,
    din,
    \burst_count_0_in_i_load_reg_325_reg[5]_0 ,
    E,
    full_n17_out,
    ap_sync_done,
    ap_clk,
    ap_rst_n_inv,
    count_c_dout,
    ap_done_reg_reg_0,
    D,
    gmem_AWREADY,
    gmem_WREADY,
    pop_1,
    fifo_data_out_empty_n,
    gmem_BVALID,
    \mOutPtr_reg[7] ,
    in,
    ap_done_reg_2,
    fifo_count_empty_n,
    \offset_fu_90_reg[0]_0 ,
    count_c_empty_n,
    push_3,
    int_task_ap_done_reg,
    fifo_count_full_n,
    \burst_count_0_in_i_fu_86_reg[5]_0 ,
    \circular_read_reg_299_reg[63]_0 ,
    \out_r_read_reg_309_reg[63]_0 ,
    \fifo_data_out_read_reg_142_reg[63] );
  output [3:0]Q;
  output ap_done_reg;
  output push;
  output mOutPtr18_out;
  output push_0;
  output pop;
  output ap_rst_n_inv_reg;
  output write_memory_U0_m_axi_gmem_BREADY;
  output write_memory_U0_fifo_data_out_read;
  output write_memory_U0_out_r_read;
  output [63:0]din;
  output [66:0]\burst_count_0_in_i_load_reg_325_reg[5]_0 ;
  output [0:0]E;
  output full_n17_out;
  output ap_sync_done;
  input ap_clk;
  input ap_rst_n_inv;
  input [63:0]count_c_dout;
  input ap_done_reg_reg_0;
  input [0:0]D;
  input gmem_AWREADY;
  input gmem_WREADY;
  input pop_1;
  input fifo_data_out_empty_n;
  input gmem_BVALID;
  input \mOutPtr_reg[7] ;
  input [0:0]in;
  input ap_done_reg_2;
  input fifo_count_empty_n;
  input \offset_fu_90_reg[0]_0 ;
  input count_c_empty_n;
  input push_3;
  input [0:0]int_task_ap_done_reg;
  input fifo_count_full_n;
  input [5:0]\burst_count_0_in_i_fu_86_reg[5]_0 ;
  input [63:0]\circular_read_reg_299_reg[63]_0 ;
  input [61:0]\out_r_read_reg_309_reg[63]_0 ;
  input [63:0]\fifo_data_out_read_reg_142_reg[63] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [63:4]add_ln69_1_fu_256_p2;
  wire [63:3]add_ln69_fu_240_p2;
  wire \ap_CS_fsm[1]_i_10_n_5 ;
  wire \ap_CS_fsm[1]_i_11_n_5 ;
  wire \ap_CS_fsm[1]_i_12_n_5 ;
  wire \ap_CS_fsm[1]_i_13_n_5 ;
  wire \ap_CS_fsm[1]_i_14_n_5 ;
  wire \ap_CS_fsm[1]_i_15_n_5 ;
  wire \ap_CS_fsm[1]_i_16_n_5 ;
  wire \ap_CS_fsm[1]_i_17_n_5 ;
  wire \ap_CS_fsm[1]_i_18_n_5 ;
  wire \ap_CS_fsm[1]_i_19_n_5 ;
  wire \ap_CS_fsm[1]_i_20_n_5 ;
  wire \ap_CS_fsm[1]_i_2__0_n_5 ;
  wire \ap_CS_fsm[1]_i_3_n_5 ;
  wire \ap_CS_fsm[1]_i_4_n_5 ;
  wire \ap_CS_fsm[1]_i_5_n_5 ;
  wire \ap_CS_fsm[1]_i_6_n_5 ;
  wire \ap_CS_fsm[1]_i_7_n_5 ;
  wire \ap_CS_fsm[1]_i_8_n_5 ;
  wire \ap_CS_fsm[1]_i_9_n_5 ;
  wire \ap_CS_fsm_reg_n_5_[10] ;
  wire \ap_CS_fsm_reg_n_5_[11] ;
  wire \ap_CS_fsm_reg_n_5_[12] ;
  wire \ap_CS_fsm_reg_n_5_[13] ;
  wire \ap_CS_fsm_reg_n_5_[14] ;
  wire \ap_CS_fsm_reg_n_5_[15] ;
  wire \ap_CS_fsm_reg_n_5_[16] ;
  wire \ap_CS_fsm_reg_n_5_[17] ;
  wire \ap_CS_fsm_reg_n_5_[18] ;
  wire \ap_CS_fsm_reg_n_5_[19] ;
  wire \ap_CS_fsm_reg_n_5_[20] ;
  wire \ap_CS_fsm_reg_n_5_[21] ;
  wire \ap_CS_fsm_reg_n_5_[22] ;
  wire \ap_CS_fsm_reg_n_5_[23] ;
  wire \ap_CS_fsm_reg_n_5_[24] ;
  wire \ap_CS_fsm_reg_n_5_[25] ;
  wire \ap_CS_fsm_reg_n_5_[26] ;
  wire \ap_CS_fsm_reg_n_5_[27] ;
  wire \ap_CS_fsm_reg_n_5_[28] ;
  wire \ap_CS_fsm_reg_n_5_[29] ;
  wire \ap_CS_fsm_reg_n_5_[30] ;
  wire \ap_CS_fsm_reg_n_5_[31] ;
  wire \ap_CS_fsm_reg_n_5_[32] ;
  wire \ap_CS_fsm_reg_n_5_[33] ;
  wire \ap_CS_fsm_reg_n_5_[34] ;
  wire \ap_CS_fsm_reg_n_5_[35] ;
  wire \ap_CS_fsm_reg_n_5_[36] ;
  wire \ap_CS_fsm_reg_n_5_[37] ;
  wire \ap_CS_fsm_reg_n_5_[38] ;
  wire \ap_CS_fsm_reg_n_5_[39] ;
  wire \ap_CS_fsm_reg_n_5_[40] ;
  wire \ap_CS_fsm_reg_n_5_[41] ;
  wire \ap_CS_fsm_reg_n_5_[42] ;
  wire \ap_CS_fsm_reg_n_5_[43] ;
  wire \ap_CS_fsm_reg_n_5_[44] ;
  wire \ap_CS_fsm_reg_n_5_[45] ;
  wire \ap_CS_fsm_reg_n_5_[46] ;
  wire \ap_CS_fsm_reg_n_5_[47] ;
  wire \ap_CS_fsm_reg_n_5_[48] ;
  wire \ap_CS_fsm_reg_n_5_[49] ;
  wire \ap_CS_fsm_reg_n_5_[50] ;
  wire \ap_CS_fsm_reg_n_5_[51] ;
  wire \ap_CS_fsm_reg_n_5_[52] ;
  wire \ap_CS_fsm_reg_n_5_[53] ;
  wire \ap_CS_fsm_reg_n_5_[54] ;
  wire \ap_CS_fsm_reg_n_5_[55] ;
  wire \ap_CS_fsm_reg_n_5_[56] ;
  wire \ap_CS_fsm_reg_n_5_[57] ;
  wire \ap_CS_fsm_reg_n_5_[58] ;
  wire \ap_CS_fsm_reg_n_5_[59] ;
  wire \ap_CS_fsm_reg_n_5_[60] ;
  wire \ap_CS_fsm_reg_n_5_[61] ;
  wire \ap_CS_fsm_reg_n_5_[62] ;
  wire \ap_CS_fsm_reg_n_5_[63] ;
  wire \ap_CS_fsm_reg_n_5_[64] ;
  wire \ap_CS_fsm_reg_n_5_[65] ;
  wire \ap_CS_fsm_reg_n_5_[66] ;
  wire \ap_CS_fsm_reg_n_5_[67] ;
  wire \ap_CS_fsm_reg_n_5_[68] ;
  wire \ap_CS_fsm_reg_n_5_[69] ;
  wire \ap_CS_fsm_reg_n_5_[70] ;
  wire \ap_CS_fsm_reg_n_5_[71] ;
  wire \ap_CS_fsm_reg_n_5_[72] ;
  wire \ap_CS_fsm_reg_n_5_[73] ;
  wire \ap_CS_fsm_reg_n_5_[74] ;
  wire \ap_CS_fsm_reg_n_5_[75] ;
  wire \ap_CS_fsm_reg_n_5_[9] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [76:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_2;
  wire ap_done_reg_reg_0;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_sync_done;
  wire [5:0]burst_count_0_in_i_fu_86;
  wire [5:0]\burst_count_0_in_i_fu_86_reg[5]_0 ;
  wire [5:0]burst_count_0_in_i_load_reg_325;
  wire [66:0]\burst_count_0_in_i_load_reg_325_reg[5]_0 ;
  wire [63:0]circular_read_reg_299;
  wire [63:0]\circular_read_reg_299_reg[63]_0 ;
  wire [63:0]count_c_dout;
  wire count_c_empty_n;
  wire [4:0]count_read_reg_304;
  wire [63:0]din;
  wire dout_vld_i_3_n_5;
  wire dout_vld_i_4_n_5;
  wire fifo_count_empty_n;
  wire fifo_count_full_n;
  wire fifo_data_out_empty_n;
  wire [63:0]\fifo_data_out_read_reg_142_reg[63] ;
  wire [63:0]fifo_data_out_read_reg_174;
  wire full_n17_out;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg;
  wire grp_write_memory_Pipeline_Burst_fu_125_n_10;
  wire grp_write_memory_Pipeline_Burst_fu_125_n_6;
  wire grp_write_memory_Pipeline_Burst_fu_125_n_74;
  wire grp_write_memory_Pipeline_Burst_fu_125_n_9;
  wire grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg;
  wire grp_write_memory_Pipeline_Flush_fu_134_n_74;
  wire icmp_ln60_fu_167_p2;
  wire icmp_ln64_fu_189_p2;
  wire icmp_ln65_fu_195_p2;
  wire [0:0]in;
  wire [0:0]int_task_ap_done_reg;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[7] ;
  wire m_axi_gmem_AWVALID10_out;
  wire offset_1_reg_334;
  wire \offset_1_reg_334[63]_i_10_n_5 ;
  wire \offset_1_reg_334[63]_i_11_n_5 ;
  wire \offset_1_reg_334[63]_i_12_n_5 ;
  wire \offset_1_reg_334[63]_i_13_n_5 ;
  wire \offset_1_reg_334[63]_i_14_n_5 ;
  wire \offset_1_reg_334[63]_i_15_n_5 ;
  wire \offset_1_reg_334[63]_i_16_n_5 ;
  wire \offset_1_reg_334[63]_i_17_n_5 ;
  wire \offset_1_reg_334[63]_i_18_n_5 ;
  wire \offset_1_reg_334[63]_i_19_n_5 ;
  wire \offset_1_reg_334[63]_i_21_n_5 ;
  wire \offset_1_reg_334[63]_i_22_n_5 ;
  wire \offset_1_reg_334[63]_i_23_n_5 ;
  wire \offset_1_reg_334[63]_i_24_n_5 ;
  wire \offset_1_reg_334[63]_i_25_n_5 ;
  wire \offset_1_reg_334[63]_i_26_n_5 ;
  wire \offset_1_reg_334[63]_i_27_n_5 ;
  wire \offset_1_reg_334[63]_i_28_n_5 ;
  wire \offset_1_reg_334[63]_i_29_n_5 ;
  wire \offset_1_reg_334[63]_i_30_n_5 ;
  wire \offset_1_reg_334[63]_i_31_n_5 ;
  wire \offset_1_reg_334[63]_i_32_n_5 ;
  wire \offset_1_reg_334[63]_i_33_n_5 ;
  wire \offset_1_reg_334[63]_i_34_n_5 ;
  wire \offset_1_reg_334[63]_i_35_n_5 ;
  wire \offset_1_reg_334[63]_i_36_n_5 ;
  wire \offset_1_reg_334[63]_i_38_n_5 ;
  wire \offset_1_reg_334[63]_i_39_n_5 ;
  wire \offset_1_reg_334[63]_i_40_n_5 ;
  wire \offset_1_reg_334[63]_i_41_n_5 ;
  wire \offset_1_reg_334[63]_i_42_n_5 ;
  wire \offset_1_reg_334[63]_i_43_n_5 ;
  wire \offset_1_reg_334[63]_i_44_n_5 ;
  wire \offset_1_reg_334[63]_i_45_n_5 ;
  wire \offset_1_reg_334[63]_i_46_n_5 ;
  wire \offset_1_reg_334[63]_i_47_n_5 ;
  wire \offset_1_reg_334[63]_i_48_n_5 ;
  wire \offset_1_reg_334[63]_i_49_n_5 ;
  wire \offset_1_reg_334[63]_i_4_n_5 ;
  wire \offset_1_reg_334[63]_i_50_n_5 ;
  wire \offset_1_reg_334[63]_i_51_n_5 ;
  wire \offset_1_reg_334[63]_i_52_n_5 ;
  wire \offset_1_reg_334[63]_i_53_n_5 ;
  wire \offset_1_reg_334[63]_i_54_n_5 ;
  wire \offset_1_reg_334[63]_i_55_n_5 ;
  wire \offset_1_reg_334[63]_i_56_n_5 ;
  wire \offset_1_reg_334[63]_i_57_n_5 ;
  wire \offset_1_reg_334[63]_i_58_n_5 ;
  wire \offset_1_reg_334[63]_i_59_n_5 ;
  wire \offset_1_reg_334[63]_i_5_n_5 ;
  wire \offset_1_reg_334[63]_i_60_n_5 ;
  wire \offset_1_reg_334[63]_i_61_n_5 ;
  wire \offset_1_reg_334[63]_i_62_n_5 ;
  wire \offset_1_reg_334[63]_i_63_n_5 ;
  wire \offset_1_reg_334[63]_i_64_n_5 ;
  wire \offset_1_reg_334[63]_i_65_n_5 ;
  wire \offset_1_reg_334[63]_i_66_n_5 ;
  wire \offset_1_reg_334[63]_i_67_n_5 ;
  wire \offset_1_reg_334[63]_i_68_n_5 ;
  wire \offset_1_reg_334[63]_i_69_n_5 ;
  wire \offset_1_reg_334[63]_i_6_n_5 ;
  wire \offset_1_reg_334[63]_i_7_n_5 ;
  wire \offset_1_reg_334[63]_i_8_n_5 ;
  wire \offset_1_reg_334[63]_i_9_n_5 ;
  wire \offset_1_reg_334_reg[63]_i_20_n_10 ;
  wire \offset_1_reg_334_reg[63]_i_20_n_11 ;
  wire \offset_1_reg_334_reg[63]_i_20_n_12 ;
  wire \offset_1_reg_334_reg[63]_i_20_n_5 ;
  wire \offset_1_reg_334_reg[63]_i_20_n_6 ;
  wire \offset_1_reg_334_reg[63]_i_20_n_7 ;
  wire \offset_1_reg_334_reg[63]_i_20_n_8 ;
  wire \offset_1_reg_334_reg[63]_i_20_n_9 ;
  wire \offset_1_reg_334_reg[63]_i_2_n_10 ;
  wire \offset_1_reg_334_reg[63]_i_2_n_11 ;
  wire \offset_1_reg_334_reg[63]_i_2_n_12 ;
  wire \offset_1_reg_334_reg[63]_i_2_n_6 ;
  wire \offset_1_reg_334_reg[63]_i_2_n_7 ;
  wire \offset_1_reg_334_reg[63]_i_2_n_8 ;
  wire \offset_1_reg_334_reg[63]_i_2_n_9 ;
  wire \offset_1_reg_334_reg[63]_i_37_n_10 ;
  wire \offset_1_reg_334_reg[63]_i_37_n_11 ;
  wire \offset_1_reg_334_reg[63]_i_37_n_12 ;
  wire \offset_1_reg_334_reg[63]_i_37_n_5 ;
  wire \offset_1_reg_334_reg[63]_i_37_n_6 ;
  wire \offset_1_reg_334_reg[63]_i_37_n_7 ;
  wire \offset_1_reg_334_reg[63]_i_37_n_8 ;
  wire \offset_1_reg_334_reg[63]_i_37_n_9 ;
  wire \offset_1_reg_334_reg[63]_i_3_n_10 ;
  wire \offset_1_reg_334_reg[63]_i_3_n_11 ;
  wire \offset_1_reg_334_reg[63]_i_3_n_12 ;
  wire \offset_1_reg_334_reg[63]_i_3_n_5 ;
  wire \offset_1_reg_334_reg[63]_i_3_n_6 ;
  wire \offset_1_reg_334_reg[63]_i_3_n_7 ;
  wire \offset_1_reg_334_reg[63]_i_3_n_8 ;
  wire \offset_1_reg_334_reg[63]_i_3_n_9 ;
  wire \offset_1_reg_334_reg_n_5_[61] ;
  wire \offset_1_reg_334_reg_n_5_[62] ;
  wire \offset_1_reg_334_reg_n_5_[63] ;
  wire \offset_fu_90[11]_i_2_n_5 ;
  wire \offset_fu_90_reg[0]_0 ;
  wire \offset_fu_90_reg[11]_i_1_n_10 ;
  wire \offset_fu_90_reg[11]_i_1_n_11 ;
  wire \offset_fu_90_reg[11]_i_1_n_12 ;
  wire \offset_fu_90_reg[11]_i_1_n_5 ;
  wire \offset_fu_90_reg[11]_i_1_n_6 ;
  wire \offset_fu_90_reg[11]_i_1_n_7 ;
  wire \offset_fu_90_reg[11]_i_1_n_8 ;
  wire \offset_fu_90_reg[11]_i_1_n_9 ;
  wire \offset_fu_90_reg[19]_i_1_n_10 ;
  wire \offset_fu_90_reg[19]_i_1_n_11 ;
  wire \offset_fu_90_reg[19]_i_1_n_12 ;
  wire \offset_fu_90_reg[19]_i_1_n_5 ;
  wire \offset_fu_90_reg[19]_i_1_n_6 ;
  wire \offset_fu_90_reg[19]_i_1_n_7 ;
  wire \offset_fu_90_reg[19]_i_1_n_8 ;
  wire \offset_fu_90_reg[19]_i_1_n_9 ;
  wire \offset_fu_90_reg[27]_i_1_n_10 ;
  wire \offset_fu_90_reg[27]_i_1_n_11 ;
  wire \offset_fu_90_reg[27]_i_1_n_12 ;
  wire \offset_fu_90_reg[27]_i_1_n_5 ;
  wire \offset_fu_90_reg[27]_i_1_n_6 ;
  wire \offset_fu_90_reg[27]_i_1_n_7 ;
  wire \offset_fu_90_reg[27]_i_1_n_8 ;
  wire \offset_fu_90_reg[27]_i_1_n_9 ;
  wire \offset_fu_90_reg[35]_i_1_n_10 ;
  wire \offset_fu_90_reg[35]_i_1_n_11 ;
  wire \offset_fu_90_reg[35]_i_1_n_12 ;
  wire \offset_fu_90_reg[35]_i_1_n_5 ;
  wire \offset_fu_90_reg[35]_i_1_n_6 ;
  wire \offset_fu_90_reg[35]_i_1_n_7 ;
  wire \offset_fu_90_reg[35]_i_1_n_8 ;
  wire \offset_fu_90_reg[35]_i_1_n_9 ;
  wire \offset_fu_90_reg[43]_i_1_n_10 ;
  wire \offset_fu_90_reg[43]_i_1_n_11 ;
  wire \offset_fu_90_reg[43]_i_1_n_12 ;
  wire \offset_fu_90_reg[43]_i_1_n_5 ;
  wire \offset_fu_90_reg[43]_i_1_n_6 ;
  wire \offset_fu_90_reg[43]_i_1_n_7 ;
  wire \offset_fu_90_reg[43]_i_1_n_8 ;
  wire \offset_fu_90_reg[43]_i_1_n_9 ;
  wire \offset_fu_90_reg[51]_i_1_n_10 ;
  wire \offset_fu_90_reg[51]_i_1_n_11 ;
  wire \offset_fu_90_reg[51]_i_1_n_12 ;
  wire \offset_fu_90_reg[51]_i_1_n_5 ;
  wire \offset_fu_90_reg[51]_i_1_n_6 ;
  wire \offset_fu_90_reg[51]_i_1_n_7 ;
  wire \offset_fu_90_reg[51]_i_1_n_8 ;
  wire \offset_fu_90_reg[51]_i_1_n_9 ;
  wire \offset_fu_90_reg[59]_i_1_n_10 ;
  wire \offset_fu_90_reg[59]_i_1_n_11 ;
  wire \offset_fu_90_reg[59]_i_1_n_12 ;
  wire \offset_fu_90_reg[59]_i_1_n_5 ;
  wire \offset_fu_90_reg[59]_i_1_n_6 ;
  wire \offset_fu_90_reg[59]_i_1_n_7 ;
  wire \offset_fu_90_reg[59]_i_1_n_8 ;
  wire \offset_fu_90_reg[59]_i_1_n_9 ;
  wire \offset_fu_90_reg[63]_i_2_n_10 ;
  wire \offset_fu_90_reg[63]_i_2_n_11 ;
  wire \offset_fu_90_reg[63]_i_2_n_12 ;
  wire \offset_fu_90_reg_n_5_[61] ;
  wire \offset_fu_90_reg_n_5_[62] ;
  wire \offset_fu_90_reg_n_5_[63] ;
  wire [63:2]out_r_read_reg_309;
  wire [61:0]\out_r_read_reg_309_reg[63]_0 ;
  wire [60:0]p_0_in;
  wire pop;
  wire pop_1;
  wire push;
  wire push_0;
  wire push_3;
  wire \select_ln60_reg_320[0]_i_1_n_5 ;
  wire \select_ln60_reg_320[1]_i_1_n_5 ;
  wire \select_ln60_reg_320[2]_i_1_n_5 ;
  wire \select_ln60_reg_320[3]_i_1_n_5 ;
  wire \select_ln60_reg_320[4]_i_10_n_5 ;
  wire \select_ln60_reg_320[4]_i_11_n_5 ;
  wire \select_ln60_reg_320[4]_i_12_n_5 ;
  wire \select_ln60_reg_320[4]_i_13_n_5 ;
  wire \select_ln60_reg_320[4]_i_14_n_5 ;
  wire \select_ln60_reg_320[4]_i_15_n_5 ;
  wire \select_ln60_reg_320[4]_i_16_n_5 ;
  wire \select_ln60_reg_320[4]_i_17_n_5 ;
  wire \select_ln60_reg_320[4]_i_18_n_5 ;
  wire \select_ln60_reg_320[4]_i_19_n_5 ;
  wire \select_ln60_reg_320[4]_i_1_n_5 ;
  wire \select_ln60_reg_320[4]_i_20_n_5 ;
  wire \select_ln60_reg_320[4]_i_21_n_5 ;
  wire \select_ln60_reg_320[4]_i_22_n_5 ;
  wire \select_ln60_reg_320[4]_i_3_n_5 ;
  wire \select_ln60_reg_320[4]_i_4_n_5 ;
  wire \select_ln60_reg_320[4]_i_5_n_5 ;
  wire \select_ln60_reg_320[4]_i_6_n_5 ;
  wire \select_ln60_reg_320[4]_i_7_n_5 ;
  wire \select_ln60_reg_320[4]_i_8_n_5 ;
  wire \select_ln60_reg_320[4]_i_9_n_5 ;
  wire \select_ln60_reg_320_reg_n_5_[0] ;
  wire \select_ln60_reg_320_reg_n_5_[10] ;
  wire \select_ln60_reg_320_reg_n_5_[11] ;
  wire \select_ln60_reg_320_reg_n_5_[12] ;
  wire \select_ln60_reg_320_reg_n_5_[13] ;
  wire \select_ln60_reg_320_reg_n_5_[14] ;
  wire \select_ln60_reg_320_reg_n_5_[15] ;
  wire \select_ln60_reg_320_reg_n_5_[16] ;
  wire \select_ln60_reg_320_reg_n_5_[17] ;
  wire \select_ln60_reg_320_reg_n_5_[18] ;
  wire \select_ln60_reg_320_reg_n_5_[19] ;
  wire \select_ln60_reg_320_reg_n_5_[1] ;
  wire \select_ln60_reg_320_reg_n_5_[20] ;
  wire \select_ln60_reg_320_reg_n_5_[21] ;
  wire \select_ln60_reg_320_reg_n_5_[22] ;
  wire \select_ln60_reg_320_reg_n_5_[23] ;
  wire \select_ln60_reg_320_reg_n_5_[24] ;
  wire \select_ln60_reg_320_reg_n_5_[25] ;
  wire \select_ln60_reg_320_reg_n_5_[26] ;
  wire \select_ln60_reg_320_reg_n_5_[27] ;
  wire \select_ln60_reg_320_reg_n_5_[28] ;
  wire \select_ln60_reg_320_reg_n_5_[29] ;
  wire \select_ln60_reg_320_reg_n_5_[2] ;
  wire \select_ln60_reg_320_reg_n_5_[30] ;
  wire \select_ln60_reg_320_reg_n_5_[31] ;
  wire \select_ln60_reg_320_reg_n_5_[32] ;
  wire \select_ln60_reg_320_reg_n_5_[33] ;
  wire \select_ln60_reg_320_reg_n_5_[34] ;
  wire \select_ln60_reg_320_reg_n_5_[35] ;
  wire \select_ln60_reg_320_reg_n_5_[36] ;
  wire \select_ln60_reg_320_reg_n_5_[37] ;
  wire \select_ln60_reg_320_reg_n_5_[38] ;
  wire \select_ln60_reg_320_reg_n_5_[39] ;
  wire \select_ln60_reg_320_reg_n_5_[3] ;
  wire \select_ln60_reg_320_reg_n_5_[40] ;
  wire \select_ln60_reg_320_reg_n_5_[41] ;
  wire \select_ln60_reg_320_reg_n_5_[42] ;
  wire \select_ln60_reg_320_reg_n_5_[43] ;
  wire \select_ln60_reg_320_reg_n_5_[44] ;
  wire \select_ln60_reg_320_reg_n_5_[45] ;
  wire \select_ln60_reg_320_reg_n_5_[46] ;
  wire \select_ln60_reg_320_reg_n_5_[47] ;
  wire \select_ln60_reg_320_reg_n_5_[48] ;
  wire \select_ln60_reg_320_reg_n_5_[49] ;
  wire \select_ln60_reg_320_reg_n_5_[4] ;
  wire \select_ln60_reg_320_reg_n_5_[50] ;
  wire \select_ln60_reg_320_reg_n_5_[51] ;
  wire \select_ln60_reg_320_reg_n_5_[52] ;
  wire \select_ln60_reg_320_reg_n_5_[53] ;
  wire \select_ln60_reg_320_reg_n_5_[54] ;
  wire \select_ln60_reg_320_reg_n_5_[55] ;
  wire \select_ln60_reg_320_reg_n_5_[56] ;
  wire \select_ln60_reg_320_reg_n_5_[57] ;
  wire \select_ln60_reg_320_reg_n_5_[58] ;
  wire \select_ln60_reg_320_reg_n_5_[59] ;
  wire \select_ln60_reg_320_reg_n_5_[5] ;
  wire \select_ln60_reg_320_reg_n_5_[60] ;
  wire \select_ln60_reg_320_reg_n_5_[61] ;
  wire \select_ln60_reg_320_reg_n_5_[62] ;
  wire \select_ln60_reg_320_reg_n_5_[63] ;
  wire \select_ln60_reg_320_reg_n_5_[6] ;
  wire \select_ln60_reg_320_reg_n_5_[7] ;
  wire \select_ln60_reg_320_reg_n_5_[8] ;
  wire \select_ln60_reg_320_reg_n_5_[9] ;
  wire [63:3]shl_ln69_fu_235_p2;
  wire [63:3]shl_ln77_fu_214_p2;
  wire [58:0]tmp_reg_315;
  wire [60:0]trunc_ln1_reg_340;
  wire \trunc_ln1_reg_340[14]_i_2_n_5 ;
  wire \trunc_ln1_reg_340[14]_i_3_n_5 ;
  wire \trunc_ln1_reg_340[14]_i_4_n_5 ;
  wire \trunc_ln1_reg_340[14]_i_5_n_5 ;
  wire \trunc_ln1_reg_340[14]_i_6_n_5 ;
  wire \trunc_ln1_reg_340[14]_i_7_n_5 ;
  wire \trunc_ln1_reg_340[14]_i_8_n_5 ;
  wire \trunc_ln1_reg_340[14]_i_9_n_5 ;
  wire \trunc_ln1_reg_340[22]_i_2_n_5 ;
  wire \trunc_ln1_reg_340[22]_i_3_n_5 ;
  wire \trunc_ln1_reg_340[22]_i_4_n_5 ;
  wire \trunc_ln1_reg_340[22]_i_5_n_5 ;
  wire \trunc_ln1_reg_340[22]_i_6_n_5 ;
  wire \trunc_ln1_reg_340[22]_i_7_n_5 ;
  wire \trunc_ln1_reg_340[22]_i_8_n_5 ;
  wire \trunc_ln1_reg_340[22]_i_9_n_5 ;
  wire \trunc_ln1_reg_340[30]_i_2_n_5 ;
  wire \trunc_ln1_reg_340[30]_i_3_n_5 ;
  wire \trunc_ln1_reg_340[30]_i_4_n_5 ;
  wire \trunc_ln1_reg_340[30]_i_5_n_5 ;
  wire \trunc_ln1_reg_340[30]_i_6_n_5 ;
  wire \trunc_ln1_reg_340[30]_i_7_n_5 ;
  wire \trunc_ln1_reg_340[30]_i_8_n_5 ;
  wire \trunc_ln1_reg_340[30]_i_9_n_5 ;
  wire \trunc_ln1_reg_340[38]_i_2_n_5 ;
  wire \trunc_ln1_reg_340[38]_i_3_n_5 ;
  wire \trunc_ln1_reg_340[38]_i_4_n_5 ;
  wire \trunc_ln1_reg_340[38]_i_5_n_5 ;
  wire \trunc_ln1_reg_340[38]_i_6_n_5 ;
  wire \trunc_ln1_reg_340[38]_i_7_n_5 ;
  wire \trunc_ln1_reg_340[38]_i_8_n_5 ;
  wire \trunc_ln1_reg_340[38]_i_9_n_5 ;
  wire \trunc_ln1_reg_340[46]_i_2_n_5 ;
  wire \trunc_ln1_reg_340[46]_i_3_n_5 ;
  wire \trunc_ln1_reg_340[46]_i_4_n_5 ;
  wire \trunc_ln1_reg_340[46]_i_5_n_5 ;
  wire \trunc_ln1_reg_340[46]_i_6_n_5 ;
  wire \trunc_ln1_reg_340[46]_i_7_n_5 ;
  wire \trunc_ln1_reg_340[46]_i_8_n_5 ;
  wire \trunc_ln1_reg_340[46]_i_9_n_5 ;
  wire \trunc_ln1_reg_340[54]_i_2_n_5 ;
  wire \trunc_ln1_reg_340[54]_i_3_n_5 ;
  wire \trunc_ln1_reg_340[54]_i_4_n_5 ;
  wire \trunc_ln1_reg_340[54]_i_5_n_5 ;
  wire \trunc_ln1_reg_340[54]_i_6_n_5 ;
  wire \trunc_ln1_reg_340[54]_i_7_n_5 ;
  wire \trunc_ln1_reg_340[54]_i_8_n_5 ;
  wire \trunc_ln1_reg_340[54]_i_9_n_5 ;
  wire \trunc_ln1_reg_340[60]_i_3_n_5 ;
  wire \trunc_ln1_reg_340[60]_i_4_n_5 ;
  wire \trunc_ln1_reg_340[60]_i_5_n_5 ;
  wire \trunc_ln1_reg_340[60]_i_6_n_5 ;
  wire \trunc_ln1_reg_340[60]_i_7_n_5 ;
  wire \trunc_ln1_reg_340[60]_i_8_n_5 ;
  wire \trunc_ln1_reg_340[6]_i_2_n_5 ;
  wire \trunc_ln1_reg_340[6]_i_3_n_5 ;
  wire \trunc_ln1_reg_340[6]_i_4_n_5 ;
  wire \trunc_ln1_reg_340[6]_i_5_n_5 ;
  wire \trunc_ln1_reg_340[6]_i_6_n_5 ;
  wire \trunc_ln1_reg_340[6]_i_7_n_5 ;
  wire \trunc_ln1_reg_340[6]_i_8_n_5 ;
  wire \trunc_ln1_reg_340_reg[14]_i_1_n_10 ;
  wire \trunc_ln1_reg_340_reg[14]_i_1_n_11 ;
  wire \trunc_ln1_reg_340_reg[14]_i_1_n_12 ;
  wire \trunc_ln1_reg_340_reg[14]_i_1_n_5 ;
  wire \trunc_ln1_reg_340_reg[14]_i_1_n_6 ;
  wire \trunc_ln1_reg_340_reg[14]_i_1_n_7 ;
  wire \trunc_ln1_reg_340_reg[14]_i_1_n_8 ;
  wire \trunc_ln1_reg_340_reg[14]_i_1_n_9 ;
  wire \trunc_ln1_reg_340_reg[22]_i_1_n_10 ;
  wire \trunc_ln1_reg_340_reg[22]_i_1_n_11 ;
  wire \trunc_ln1_reg_340_reg[22]_i_1_n_12 ;
  wire \trunc_ln1_reg_340_reg[22]_i_1_n_5 ;
  wire \trunc_ln1_reg_340_reg[22]_i_1_n_6 ;
  wire \trunc_ln1_reg_340_reg[22]_i_1_n_7 ;
  wire \trunc_ln1_reg_340_reg[22]_i_1_n_8 ;
  wire \trunc_ln1_reg_340_reg[22]_i_1_n_9 ;
  wire \trunc_ln1_reg_340_reg[30]_i_1_n_10 ;
  wire \trunc_ln1_reg_340_reg[30]_i_1_n_11 ;
  wire \trunc_ln1_reg_340_reg[30]_i_1_n_12 ;
  wire \trunc_ln1_reg_340_reg[30]_i_1_n_5 ;
  wire \trunc_ln1_reg_340_reg[30]_i_1_n_6 ;
  wire \trunc_ln1_reg_340_reg[30]_i_1_n_7 ;
  wire \trunc_ln1_reg_340_reg[30]_i_1_n_8 ;
  wire \trunc_ln1_reg_340_reg[30]_i_1_n_9 ;
  wire \trunc_ln1_reg_340_reg[38]_i_1_n_10 ;
  wire \trunc_ln1_reg_340_reg[38]_i_1_n_11 ;
  wire \trunc_ln1_reg_340_reg[38]_i_1_n_12 ;
  wire \trunc_ln1_reg_340_reg[38]_i_1_n_5 ;
  wire \trunc_ln1_reg_340_reg[38]_i_1_n_6 ;
  wire \trunc_ln1_reg_340_reg[38]_i_1_n_7 ;
  wire \trunc_ln1_reg_340_reg[38]_i_1_n_8 ;
  wire \trunc_ln1_reg_340_reg[38]_i_1_n_9 ;
  wire \trunc_ln1_reg_340_reg[46]_i_1_n_10 ;
  wire \trunc_ln1_reg_340_reg[46]_i_1_n_11 ;
  wire \trunc_ln1_reg_340_reg[46]_i_1_n_12 ;
  wire \trunc_ln1_reg_340_reg[46]_i_1_n_5 ;
  wire \trunc_ln1_reg_340_reg[46]_i_1_n_6 ;
  wire \trunc_ln1_reg_340_reg[46]_i_1_n_7 ;
  wire \trunc_ln1_reg_340_reg[46]_i_1_n_8 ;
  wire \trunc_ln1_reg_340_reg[46]_i_1_n_9 ;
  wire \trunc_ln1_reg_340_reg[54]_i_1_n_10 ;
  wire \trunc_ln1_reg_340_reg[54]_i_1_n_11 ;
  wire \trunc_ln1_reg_340_reg[54]_i_1_n_12 ;
  wire \trunc_ln1_reg_340_reg[54]_i_1_n_5 ;
  wire \trunc_ln1_reg_340_reg[54]_i_1_n_6 ;
  wire \trunc_ln1_reg_340_reg[54]_i_1_n_7 ;
  wire \trunc_ln1_reg_340_reg[54]_i_1_n_8 ;
  wire \trunc_ln1_reg_340_reg[54]_i_1_n_9 ;
  wire \trunc_ln1_reg_340_reg[60]_i_2_n_10 ;
  wire \trunc_ln1_reg_340_reg[60]_i_2_n_11 ;
  wire \trunc_ln1_reg_340_reg[60]_i_2_n_12 ;
  wire \trunc_ln1_reg_340_reg[60]_i_2_n_8 ;
  wire \trunc_ln1_reg_340_reg[60]_i_2_n_9 ;
  wire \trunc_ln1_reg_340_reg[6]_i_1_n_10 ;
  wire \trunc_ln1_reg_340_reg[6]_i_1_n_11 ;
  wire \trunc_ln1_reg_340_reg[6]_i_1_n_12 ;
  wire \trunc_ln1_reg_340_reg[6]_i_1_n_5 ;
  wire \trunc_ln1_reg_340_reg[6]_i_1_n_6 ;
  wire \trunc_ln1_reg_340_reg[6]_i_1_n_7 ;
  wire \trunc_ln1_reg_340_reg[6]_i_1_n_8 ;
  wire \trunc_ln1_reg_340_reg[6]_i_1_n_9 ;
  wire [60:0]trunc_ln_reg_346;
  wire \trunc_ln_reg_346[14]_i_2_n_5 ;
  wire \trunc_ln_reg_346[14]_i_3_n_5 ;
  wire \trunc_ln_reg_346[14]_i_4_n_5 ;
  wire \trunc_ln_reg_346[14]_i_5_n_5 ;
  wire \trunc_ln_reg_346[14]_i_6_n_5 ;
  wire \trunc_ln_reg_346[14]_i_7_n_5 ;
  wire \trunc_ln_reg_346[14]_i_8_n_5 ;
  wire \trunc_ln_reg_346[14]_i_9_n_5 ;
  wire \trunc_ln_reg_346[22]_i_2_n_5 ;
  wire \trunc_ln_reg_346[22]_i_3_n_5 ;
  wire \trunc_ln_reg_346[22]_i_4_n_5 ;
  wire \trunc_ln_reg_346[22]_i_5_n_5 ;
  wire \trunc_ln_reg_346[22]_i_6_n_5 ;
  wire \trunc_ln_reg_346[22]_i_7_n_5 ;
  wire \trunc_ln_reg_346[22]_i_8_n_5 ;
  wire \trunc_ln_reg_346[22]_i_9_n_5 ;
  wire \trunc_ln_reg_346[30]_i_2_n_5 ;
  wire \trunc_ln_reg_346[30]_i_3_n_5 ;
  wire \trunc_ln_reg_346[30]_i_4_n_5 ;
  wire \trunc_ln_reg_346[30]_i_5_n_5 ;
  wire \trunc_ln_reg_346[30]_i_6_n_5 ;
  wire \trunc_ln_reg_346[30]_i_7_n_5 ;
  wire \trunc_ln_reg_346[30]_i_8_n_5 ;
  wire \trunc_ln_reg_346[30]_i_9_n_5 ;
  wire \trunc_ln_reg_346[38]_i_2_n_5 ;
  wire \trunc_ln_reg_346[38]_i_3_n_5 ;
  wire \trunc_ln_reg_346[38]_i_4_n_5 ;
  wire \trunc_ln_reg_346[38]_i_5_n_5 ;
  wire \trunc_ln_reg_346[38]_i_6_n_5 ;
  wire \trunc_ln_reg_346[38]_i_7_n_5 ;
  wire \trunc_ln_reg_346[38]_i_8_n_5 ;
  wire \trunc_ln_reg_346[38]_i_9_n_5 ;
  wire \trunc_ln_reg_346[46]_i_2_n_5 ;
  wire \trunc_ln_reg_346[46]_i_3_n_5 ;
  wire \trunc_ln_reg_346[46]_i_4_n_5 ;
  wire \trunc_ln_reg_346[46]_i_5_n_5 ;
  wire \trunc_ln_reg_346[46]_i_6_n_5 ;
  wire \trunc_ln_reg_346[46]_i_7_n_5 ;
  wire \trunc_ln_reg_346[46]_i_8_n_5 ;
  wire \trunc_ln_reg_346[46]_i_9_n_5 ;
  wire \trunc_ln_reg_346[54]_i_2_n_5 ;
  wire \trunc_ln_reg_346[54]_i_3_n_5 ;
  wire \trunc_ln_reg_346[54]_i_4_n_5 ;
  wire \trunc_ln_reg_346[54]_i_5_n_5 ;
  wire \trunc_ln_reg_346[54]_i_6_n_5 ;
  wire \trunc_ln_reg_346[54]_i_7_n_5 ;
  wire \trunc_ln_reg_346[54]_i_8_n_5 ;
  wire \trunc_ln_reg_346[54]_i_9_n_5 ;
  wire \trunc_ln_reg_346[60]_i_2_n_5 ;
  wire \trunc_ln_reg_346[60]_i_3_n_5 ;
  wire \trunc_ln_reg_346[60]_i_4_n_5 ;
  wire \trunc_ln_reg_346[60]_i_5_n_5 ;
  wire \trunc_ln_reg_346[60]_i_6_n_5 ;
  wire \trunc_ln_reg_346[60]_i_7_n_5 ;
  wire \trunc_ln_reg_346[6]_i_2_n_5 ;
  wire \trunc_ln_reg_346[6]_i_3_n_5 ;
  wire \trunc_ln_reg_346[6]_i_4_n_5 ;
  wire \trunc_ln_reg_346[6]_i_5_n_5 ;
  wire \trunc_ln_reg_346[6]_i_6_n_5 ;
  wire \trunc_ln_reg_346[6]_i_7_n_5 ;
  wire \trunc_ln_reg_346[6]_i_8_n_5 ;
  wire \trunc_ln_reg_346_reg[14]_i_1_n_10 ;
  wire \trunc_ln_reg_346_reg[14]_i_1_n_11 ;
  wire \trunc_ln_reg_346_reg[14]_i_1_n_12 ;
  wire \trunc_ln_reg_346_reg[14]_i_1_n_5 ;
  wire \trunc_ln_reg_346_reg[14]_i_1_n_6 ;
  wire \trunc_ln_reg_346_reg[14]_i_1_n_7 ;
  wire \trunc_ln_reg_346_reg[14]_i_1_n_8 ;
  wire \trunc_ln_reg_346_reg[14]_i_1_n_9 ;
  wire \trunc_ln_reg_346_reg[22]_i_1_n_10 ;
  wire \trunc_ln_reg_346_reg[22]_i_1_n_11 ;
  wire \trunc_ln_reg_346_reg[22]_i_1_n_12 ;
  wire \trunc_ln_reg_346_reg[22]_i_1_n_5 ;
  wire \trunc_ln_reg_346_reg[22]_i_1_n_6 ;
  wire \trunc_ln_reg_346_reg[22]_i_1_n_7 ;
  wire \trunc_ln_reg_346_reg[22]_i_1_n_8 ;
  wire \trunc_ln_reg_346_reg[22]_i_1_n_9 ;
  wire \trunc_ln_reg_346_reg[30]_i_1_n_10 ;
  wire \trunc_ln_reg_346_reg[30]_i_1_n_11 ;
  wire \trunc_ln_reg_346_reg[30]_i_1_n_12 ;
  wire \trunc_ln_reg_346_reg[30]_i_1_n_5 ;
  wire \trunc_ln_reg_346_reg[30]_i_1_n_6 ;
  wire \trunc_ln_reg_346_reg[30]_i_1_n_7 ;
  wire \trunc_ln_reg_346_reg[30]_i_1_n_8 ;
  wire \trunc_ln_reg_346_reg[30]_i_1_n_9 ;
  wire \trunc_ln_reg_346_reg[38]_i_1_n_10 ;
  wire \trunc_ln_reg_346_reg[38]_i_1_n_11 ;
  wire \trunc_ln_reg_346_reg[38]_i_1_n_12 ;
  wire \trunc_ln_reg_346_reg[38]_i_1_n_5 ;
  wire \trunc_ln_reg_346_reg[38]_i_1_n_6 ;
  wire \trunc_ln_reg_346_reg[38]_i_1_n_7 ;
  wire \trunc_ln_reg_346_reg[38]_i_1_n_8 ;
  wire \trunc_ln_reg_346_reg[38]_i_1_n_9 ;
  wire \trunc_ln_reg_346_reg[46]_i_1_n_10 ;
  wire \trunc_ln_reg_346_reg[46]_i_1_n_11 ;
  wire \trunc_ln_reg_346_reg[46]_i_1_n_12 ;
  wire \trunc_ln_reg_346_reg[46]_i_1_n_5 ;
  wire \trunc_ln_reg_346_reg[46]_i_1_n_6 ;
  wire \trunc_ln_reg_346_reg[46]_i_1_n_7 ;
  wire \trunc_ln_reg_346_reg[46]_i_1_n_8 ;
  wire \trunc_ln_reg_346_reg[46]_i_1_n_9 ;
  wire \trunc_ln_reg_346_reg[54]_i_1_n_10 ;
  wire \trunc_ln_reg_346_reg[54]_i_1_n_11 ;
  wire \trunc_ln_reg_346_reg[54]_i_1_n_12 ;
  wire \trunc_ln_reg_346_reg[54]_i_1_n_5 ;
  wire \trunc_ln_reg_346_reg[54]_i_1_n_6 ;
  wire \trunc_ln_reg_346_reg[54]_i_1_n_7 ;
  wire \trunc_ln_reg_346_reg[54]_i_1_n_8 ;
  wire \trunc_ln_reg_346_reg[54]_i_1_n_9 ;
  wire \trunc_ln_reg_346_reg[60]_i_1_n_10 ;
  wire \trunc_ln_reg_346_reg[60]_i_1_n_11 ;
  wire \trunc_ln_reg_346_reg[60]_i_1_n_12 ;
  wire \trunc_ln_reg_346_reg[60]_i_1_n_8 ;
  wire \trunc_ln_reg_346_reg[60]_i_1_n_9 ;
  wire \trunc_ln_reg_346_reg[6]_i_1_n_10 ;
  wire \trunc_ln_reg_346_reg[6]_i_1_n_11 ;
  wire \trunc_ln_reg_346_reg[6]_i_1_n_12 ;
  wire \trunc_ln_reg_346_reg[6]_i_1_n_5 ;
  wire \trunc_ln_reg_346_reg[6]_i_1_n_6 ;
  wire \trunc_ln_reg_346_reg[6]_i_1_n_7 ;
  wire \trunc_ln_reg_346_reg[6]_i_1_n_8 ;
  wire \trunc_ln_reg_346_reg[6]_i_1_n_9 ;
  wire write_memory_U0_fifo_count_read;
  wire write_memory_U0_fifo_data_out_read;
  wire write_memory_U0_m_axi_gmem_BREADY;
  wire write_memory_U0_out_r_read;
  wire [7:0]\NLW_offset_1_reg_334_reg[63]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_offset_1_reg_334_reg[63]_i_20_O_UNCONNECTED ;
  wire [7:0]\NLW_offset_1_reg_334_reg[63]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_offset_1_reg_334_reg[63]_i_37_O_UNCONNECTED ;
  wire [7:3]\NLW_offset_fu_90_reg[63]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_offset_fu_90_reg[63]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_trunc_ln1_reg_340_reg[60]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_trunc_ln1_reg_340_reg[60]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln1_reg_340_reg[6]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_trunc_ln_reg_346_reg[60]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_trunc_ln_reg_346_reg[60]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln_reg_346_reg[6]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(write_memory_U0_out_r_read),
        .I1(Q[0]),
        .I2(gmem_BVALID),
        .I3(Q[3]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_5_[29] ),
        .I1(\ap_CS_fsm_reg_n_5_[28] ),
        .I2(\ap_CS_fsm_reg_n_5_[27] ),
        .I3(\ap_CS_fsm_reg_n_5_[26] ),
        .I4(\ap_CS_fsm[1]_i_15_n_5 ),
        .O(\ap_CS_fsm[1]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\ap_CS_fsm[1]_i_16_n_5 ),
        .I1(\ap_CS_fsm_reg_n_5_[39] ),
        .I2(\ap_CS_fsm_reg_n_5_[38] ),
        .I3(\ap_CS_fsm_reg_n_5_[37] ),
        .I4(\ap_CS_fsm_reg_n_5_[36] ),
        .O(\ap_CS_fsm[1]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(\ap_CS_fsm_reg_n_5_[48] ),
        .I1(\ap_CS_fsm_reg_n_5_[49] ),
        .I2(\ap_CS_fsm[1]_i_17_n_5 ),
        .I3(\ap_CS_fsm[1]_i_18_n_5 ),
        .I4(\ap_CS_fsm[1]_i_19_n_5 ),
        .I5(\ap_CS_fsm[1]_i_20_n_5 ),
        .O(\ap_CS_fsm[1]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(\ap_CS_fsm_reg_n_5_[67] ),
        .I1(Q[3]),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm_reg_n_5_[69] ),
        .I4(\ap_CS_fsm_reg_n_5_[66] ),
        .O(\ap_CS_fsm[1]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(\ap_CS_fsm_reg_n_5_[15] ),
        .I1(\ap_CS_fsm_reg_n_5_[14] ),
        .I2(\ap_CS_fsm_reg_n_5_[13] ),
        .I3(\ap_CS_fsm_reg_n_5_[12] ),
        .O(\ap_CS_fsm[1]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(\ap_CS_fsm_reg_n_5_[30] ),
        .I1(\ap_CS_fsm_reg_n_5_[31] ),
        .I2(\ap_CS_fsm_reg_n_5_[32] ),
        .I3(\ap_CS_fsm_reg_n_5_[33] ),
        .O(\ap_CS_fsm[1]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_16 
       (.I0(\ap_CS_fsm_reg_n_5_[47] ),
        .I1(\ap_CS_fsm_reg_n_5_[46] ),
        .I2(\ap_CS_fsm_reg_n_5_[45] ),
        .I3(\ap_CS_fsm_reg_n_5_[44] ),
        .I4(\ap_CS_fsm_reg_n_5_[34] ),
        .I5(\ap_CS_fsm_reg_n_5_[35] ),
        .O(\ap_CS_fsm[1]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_17 
       (.I0(\ap_CS_fsm_reg_n_5_[58] ),
        .I1(\ap_CS_fsm_reg_n_5_[59] ),
        .I2(\ap_CS_fsm_reg_n_5_[60] ),
        .I3(\ap_CS_fsm_reg_n_5_[61] ),
        .O(\ap_CS_fsm[1]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_18 
       (.I0(\ap_CS_fsm_reg_n_5_[62] ),
        .I1(\ap_CS_fsm_reg_n_5_[63] ),
        .I2(\ap_CS_fsm_reg_n_5_[64] ),
        .I3(\ap_CS_fsm_reg_n_5_[65] ),
        .O(\ap_CS_fsm[1]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_19 
       (.I0(\ap_CS_fsm_reg_n_5_[50] ),
        .I1(\ap_CS_fsm_reg_n_5_[51] ),
        .I2(\ap_CS_fsm_reg_n_5_[52] ),
        .I3(\ap_CS_fsm_reg_n_5_[53] ),
        .O(\ap_CS_fsm[1]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_5 ),
        .I1(\ap_CS_fsm[1]_i_3_n_5 ),
        .I2(\ap_CS_fsm[1]_i_4_n_5 ),
        .I3(\ap_CS_fsm[1]_i_5_n_5 ),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_20 
       (.I0(\ap_CS_fsm_reg_n_5_[54] ),
        .I1(\ap_CS_fsm_reg_n_5_[55] ),
        .I2(\ap_CS_fsm_reg_n_5_[56] ),
        .I3(\ap_CS_fsm_reg_n_5_[57] ),
        .O(\ap_CS_fsm[1]_i_20_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm[1]_i_6_n_5 ),
        .I1(\ap_CS_fsm_reg_n_5_[72] ),
        .I2(write_memory_U0_out_r_read),
        .I3(\ap_CS_fsm_reg_n_5_[68] ),
        .I4(\ap_CS_fsm_reg_n_5_[71] ),
        .O(\ap_CS_fsm[1]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_7_n_5 ),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state8),
        .I4(Q[2]),
        .I5(\ap_CS_fsm[1]_i_8_n_5 ),
        .O(\ap_CS_fsm[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_9_n_5 ),
        .I1(\ap_CS_fsm_reg_n_5_[18] ),
        .I2(\ap_CS_fsm_reg_n_5_[19] ),
        .I3(\ap_CS_fsm_reg_n_5_[20] ),
        .I4(\ap_CS_fsm_reg_n_5_[21] ),
        .I5(\ap_CS_fsm[1]_i_10_n_5 ),
        .O(\ap_CS_fsm[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_11_n_5 ),
        .I1(\ap_CS_fsm[1]_i_12_n_5 ),
        .I2(\ap_CS_fsm_reg_n_5_[40] ),
        .I3(\ap_CS_fsm_reg_n_5_[41] ),
        .I4(\ap_CS_fsm_reg_n_5_[42] ),
        .I5(\ap_CS_fsm_reg_n_5_[43] ),
        .O(\ap_CS_fsm[1]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm[1]_i_13_n_5 ),
        .I1(\ap_CS_fsm_reg_n_5_[75] ),
        .I2(\ap_CS_fsm_reg_n_5_[74] ),
        .I3(\ap_CS_fsm_reg_n_5_[70] ),
        .I4(\ap_CS_fsm_reg_n_5_[73] ),
        .O(\ap_CS_fsm[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_5_[11] ),
        .I1(\ap_CS_fsm_reg_n_5_[10] ),
        .I2(\ap_CS_fsm_reg_n_5_[9] ),
        .I3(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[1]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm_reg_n_5_[16] ),
        .I3(\ap_CS_fsm_reg_n_5_[17] ),
        .I4(\ap_CS_fsm[1]_i_14_n_5 ),
        .O(\ap_CS_fsm[1]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm_reg_n_5_[22] ),
        .I1(\ap_CS_fsm_reg_n_5_[23] ),
        .I2(\ap_CS_fsm_reg_n_5_[24] ),
        .I3(\ap_CS_fsm_reg_n_5_[25] ),
        .O(\ap_CS_fsm[1]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(fifo_count_empty_n),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(icmp_ln64_fu_189_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h2272)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln64_fu_189_p2),
        .I2(Q[2]),
        .I3(gmem_AWREADY),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(burst_count_0_in_i_fu_86[2]),
        .I1(burst_count_0_in_i_fu_86[3]),
        .I2(burst_count_0_in_i_fu_86[0]),
        .I3(burst_count_0_in_i_fu_86[1]),
        .I4(burst_count_0_in_i_fu_86[4]),
        .I5(burst_count_0_in_i_fu_86[5]),
        .O(icmp_ln64_fu_189_p2));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[76]_i_1 
       (.I0(gmem_BVALID),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg_n_5_[75] ),
        .O(ap_NS_fsm[76]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[9] ),
        .Q(\ap_CS_fsm_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[10] ),
        .Q(\ap_CS_fsm_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[11] ),
        .Q(\ap_CS_fsm_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[12] ),
        .Q(\ap_CS_fsm_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[13] ),
        .Q(\ap_CS_fsm_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[14] ),
        .Q(\ap_CS_fsm_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[15] ),
        .Q(\ap_CS_fsm_reg_n_5_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[16] ),
        .Q(\ap_CS_fsm_reg_n_5_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[17] ),
        .Q(\ap_CS_fsm_reg_n_5_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[18] ),
        .Q(\ap_CS_fsm_reg_n_5_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[19] ),
        .Q(\ap_CS_fsm_reg_n_5_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[20] ),
        .Q(\ap_CS_fsm_reg_n_5_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[21] ),
        .Q(\ap_CS_fsm_reg_n_5_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[22] ),
        .Q(\ap_CS_fsm_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[23] ),
        .Q(\ap_CS_fsm_reg_n_5_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[24] ),
        .Q(\ap_CS_fsm_reg_n_5_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[25] ),
        .Q(\ap_CS_fsm_reg_n_5_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[26] ),
        .Q(\ap_CS_fsm_reg_n_5_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[27] ),
        .Q(\ap_CS_fsm_reg_n_5_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[28] ),
        .Q(\ap_CS_fsm_reg_n_5_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[29] ),
        .Q(\ap_CS_fsm_reg_n_5_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[30] ),
        .Q(\ap_CS_fsm_reg_n_5_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[31] ),
        .Q(\ap_CS_fsm_reg_n_5_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[32] ),
        .Q(\ap_CS_fsm_reg_n_5_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[33] ),
        .Q(\ap_CS_fsm_reg_n_5_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[34] ),
        .Q(\ap_CS_fsm_reg_n_5_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[35] ),
        .Q(\ap_CS_fsm_reg_n_5_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[36] ),
        .Q(\ap_CS_fsm_reg_n_5_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[37] ),
        .Q(\ap_CS_fsm_reg_n_5_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[38] ),
        .Q(\ap_CS_fsm_reg_n_5_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[39] ),
        .Q(\ap_CS_fsm_reg_n_5_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[40] ),
        .Q(\ap_CS_fsm_reg_n_5_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[41] ),
        .Q(\ap_CS_fsm_reg_n_5_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[42] ),
        .Q(\ap_CS_fsm_reg_n_5_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[43] ),
        .Q(\ap_CS_fsm_reg_n_5_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[44] ),
        .Q(\ap_CS_fsm_reg_n_5_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[45] ),
        .Q(\ap_CS_fsm_reg_n_5_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[46] ),
        .Q(\ap_CS_fsm_reg_n_5_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[47] ),
        .Q(\ap_CS_fsm_reg_n_5_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[48] ),
        .Q(\ap_CS_fsm_reg_n_5_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[49] ),
        .Q(\ap_CS_fsm_reg_n_5_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[50] ),
        .Q(\ap_CS_fsm_reg_n_5_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[51] ),
        .Q(\ap_CS_fsm_reg_n_5_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[52] ),
        .Q(\ap_CS_fsm_reg_n_5_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[53] ),
        .Q(\ap_CS_fsm_reg_n_5_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[54] ),
        .Q(\ap_CS_fsm_reg_n_5_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[55] ),
        .Q(\ap_CS_fsm_reg_n_5_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[56] ),
        .Q(\ap_CS_fsm_reg_n_5_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[57] ),
        .Q(\ap_CS_fsm_reg_n_5_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[58] ),
        .Q(\ap_CS_fsm_reg_n_5_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[59] ),
        .Q(\ap_CS_fsm_reg_n_5_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[60] ),
        .Q(\ap_CS_fsm_reg_n_5_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[61] ),
        .Q(\ap_CS_fsm_reg_n_5_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[62] ),
        .Q(\ap_CS_fsm_reg_n_5_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[63] ),
        .Q(\ap_CS_fsm_reg_n_5_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[64] ),
        .Q(\ap_CS_fsm_reg_n_5_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[65] ),
        .Q(\ap_CS_fsm_reg_n_5_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[66] ),
        .Q(\ap_CS_fsm_reg_n_5_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[67] ),
        .Q(\ap_CS_fsm_reg_n_5_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[68] ),
        .Q(\ap_CS_fsm_reg_n_5_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[69] ),
        .Q(\ap_CS_fsm_reg_n_5_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[70] ),
        .Q(\ap_CS_fsm_reg_n_5_[71] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[71] ),
        .Q(\ap_CS_fsm_reg_n_5_[72] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[72] ),
        .Q(\ap_CS_fsm_reg_n_5_[73] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[73] ),
        .Q(\ap_CS_fsm_reg_n_5_[74] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[74] ),
        .Q(\ap_CS_fsm_reg_n_5_[75] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[76]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(\ap_CS_fsm_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0111011100000111)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n_inv),
        .I1(ap_done_reg),
        .I2(Q[3]),
        .I3(gmem_BVALID),
        .I4(in),
        .I5(ap_done_reg_2),
        .O(ap_rst_n_inv_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    \burst_count_0_in_i_fu_86[5]_i_1 
       (.I0(fifo_count_empty_n),
        .I1(Q[1]),
        .I2(write_memory_U0_out_r_read),
        .O(write_memory_U0_fifo_count_read));
  FDRE \burst_count_0_in_i_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(write_memory_U0_fifo_count_read),
        .D(\burst_count_0_in_i_fu_86_reg[5]_0 [0]),
        .Q(burst_count_0_in_i_fu_86[0]),
        .R(1'b0));
  FDRE \burst_count_0_in_i_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(write_memory_U0_fifo_count_read),
        .D(\burst_count_0_in_i_fu_86_reg[5]_0 [1]),
        .Q(burst_count_0_in_i_fu_86[1]),
        .R(1'b0));
  FDRE \burst_count_0_in_i_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(write_memory_U0_fifo_count_read),
        .D(\burst_count_0_in_i_fu_86_reg[5]_0 [2]),
        .Q(burst_count_0_in_i_fu_86[2]),
        .R(1'b0));
  FDRE \burst_count_0_in_i_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(write_memory_U0_fifo_count_read),
        .D(\burst_count_0_in_i_fu_86_reg[5]_0 [3]),
        .Q(burst_count_0_in_i_fu_86[3]),
        .R(1'b0));
  FDRE \burst_count_0_in_i_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(write_memory_U0_fifo_count_read),
        .D(\burst_count_0_in_i_fu_86_reg[5]_0 [4]),
        .Q(burst_count_0_in_i_fu_86[4]),
        .R(1'b0));
  FDRE \burst_count_0_in_i_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(write_memory_U0_fifo_count_read),
        .D(\burst_count_0_in_i_fu_86_reg[5]_0 [5]),
        .Q(burst_count_0_in_i_fu_86[5]),
        .R(1'b0));
  FDRE \burst_count_0_in_i_load_reg_325_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(burst_count_0_in_i_fu_86[0]),
        .Q(burst_count_0_in_i_load_reg_325[0]),
        .R(1'b0));
  FDRE \burst_count_0_in_i_load_reg_325_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(burst_count_0_in_i_fu_86[1]),
        .Q(burst_count_0_in_i_load_reg_325[1]),
        .R(1'b0));
  FDRE \burst_count_0_in_i_load_reg_325_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(burst_count_0_in_i_fu_86[2]),
        .Q(burst_count_0_in_i_load_reg_325[2]),
        .R(1'b0));
  FDRE \burst_count_0_in_i_load_reg_325_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(burst_count_0_in_i_fu_86[3]),
        .Q(burst_count_0_in_i_load_reg_325[3]),
        .R(1'b0));
  FDRE \burst_count_0_in_i_load_reg_325_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(burst_count_0_in_i_fu_86[4]),
        .Q(burst_count_0_in_i_load_reg_325[4]),
        .R(1'b0));
  FDRE \burst_count_0_in_i_load_reg_325_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(burst_count_0_in_i_fu_86[5]),
        .Q(burst_count_0_in_i_load_reg_325[5]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [0]),
        .Q(circular_read_reg_299[0]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [10]),
        .Q(circular_read_reg_299[10]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [11]),
        .Q(circular_read_reg_299[11]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [12]),
        .Q(circular_read_reg_299[12]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [13]),
        .Q(circular_read_reg_299[13]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [14]),
        .Q(circular_read_reg_299[14]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [15]),
        .Q(circular_read_reg_299[15]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [16]),
        .Q(circular_read_reg_299[16]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [17]),
        .Q(circular_read_reg_299[17]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [18]),
        .Q(circular_read_reg_299[18]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [19]),
        .Q(circular_read_reg_299[19]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [1]),
        .Q(circular_read_reg_299[1]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [20]),
        .Q(circular_read_reg_299[20]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [21]),
        .Q(circular_read_reg_299[21]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [22]),
        .Q(circular_read_reg_299[22]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [23]),
        .Q(circular_read_reg_299[23]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [24]),
        .Q(circular_read_reg_299[24]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [25]),
        .Q(circular_read_reg_299[25]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [26]),
        .Q(circular_read_reg_299[26]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [27]),
        .Q(circular_read_reg_299[27]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [28]),
        .Q(circular_read_reg_299[28]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [29]),
        .Q(circular_read_reg_299[29]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [2]),
        .Q(circular_read_reg_299[2]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [30]),
        .Q(circular_read_reg_299[30]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [31]),
        .Q(circular_read_reg_299[31]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[32] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [32]),
        .Q(circular_read_reg_299[32]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[33] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [33]),
        .Q(circular_read_reg_299[33]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[34] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [34]),
        .Q(circular_read_reg_299[34]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[35] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [35]),
        .Q(circular_read_reg_299[35]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[36] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [36]),
        .Q(circular_read_reg_299[36]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[37] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [37]),
        .Q(circular_read_reg_299[37]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[38] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [38]),
        .Q(circular_read_reg_299[38]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[39] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [39]),
        .Q(circular_read_reg_299[39]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [3]),
        .Q(circular_read_reg_299[3]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[40] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [40]),
        .Q(circular_read_reg_299[40]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[41] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [41]),
        .Q(circular_read_reg_299[41]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[42] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [42]),
        .Q(circular_read_reg_299[42]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[43] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [43]),
        .Q(circular_read_reg_299[43]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[44] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [44]),
        .Q(circular_read_reg_299[44]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[45] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [45]),
        .Q(circular_read_reg_299[45]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[46] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [46]),
        .Q(circular_read_reg_299[46]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[47] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [47]),
        .Q(circular_read_reg_299[47]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[48] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [48]),
        .Q(circular_read_reg_299[48]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[49] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [49]),
        .Q(circular_read_reg_299[49]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [4]),
        .Q(circular_read_reg_299[4]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[50] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [50]),
        .Q(circular_read_reg_299[50]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[51] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [51]),
        .Q(circular_read_reg_299[51]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[52] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [52]),
        .Q(circular_read_reg_299[52]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[53] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [53]),
        .Q(circular_read_reg_299[53]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[54] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [54]),
        .Q(circular_read_reg_299[54]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[55] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [55]),
        .Q(circular_read_reg_299[55]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[56] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [56]),
        .Q(circular_read_reg_299[56]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[57] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [57]),
        .Q(circular_read_reg_299[57]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[58] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [58]),
        .Q(circular_read_reg_299[58]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[59] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [59]),
        .Q(circular_read_reg_299[59]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [5]),
        .Q(circular_read_reg_299[5]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[60] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [60]),
        .Q(circular_read_reg_299[60]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[61] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [61]),
        .Q(circular_read_reg_299[61]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[62] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [62]),
        .Q(circular_read_reg_299[62]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[63] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [63]),
        .Q(circular_read_reg_299[63]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [6]),
        .Q(circular_read_reg_299[6]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [7]),
        .Q(circular_read_reg_299[7]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [8]),
        .Q(circular_read_reg_299[8]),
        .R(1'b0));
  FDRE \circular_read_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\circular_read_reg_299_reg[63]_0 [9]),
        .Q(circular_read_reg_299[9]),
        .R(1'b0));
  FDRE \count_read_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[0]),
        .Q(count_read_reg_304[0]),
        .R(1'b0));
  FDRE \count_read_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[1]),
        .Q(count_read_reg_304[1]),
        .R(1'b0));
  FDRE \count_read_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[2]),
        .Q(count_read_reg_304[2]),
        .R(1'b0));
  FDRE \count_read_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[3]),
        .Q(count_read_reg_304[3]),
        .R(1'b0));
  FDRE \count_read_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[4]),
        .Q(count_read_reg_304[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_3
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .O(dout_vld_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dout_vld_i_4
       (.I0(Q[3]),
        .I1(gmem_BVALID),
        .O(dout_vld_i_4_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_write_memory_Pipeline_Burst grp_write_memory_Pipeline_Burst_fu_125
       (.D(ap_NS_fsm[5:4]),
        .Q({Q[3],ap_CS_fsm_state9,ap_CS_fsm_state8,Q[2:1],ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .\ap_CS_fsm_reg[3]_0 (grp_write_memory_Pipeline_Burst_fu_125_n_74),
        .\ap_CS_fsm_reg[8] (grp_write_memory_Pipeline_Burst_fu_125_n_9),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_write_memory_Pipeline_Burst_fu_125_n_10),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg(dout_vld_i_3_n_5),
        .dout_vld_reg_0(dout_vld_i_4_n_5),
        .fifo_count_empty_n(fifo_count_empty_n),
        .fifo_data_out_empty_n(fifo_data_out_empty_n),
        .\fifo_data_out_read_reg_174_reg[63]_0 (fifo_data_out_read_reg_174),
        .\fifo_data_out_read_reg_174_reg[63]_1 (\fifo_data_out_read_reg_142_reg[63] ),
        .\first_iter_0_reg_94_reg[0]_0 (grp_write_memory_Pipeline_Burst_fu_125_n_6),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg(grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg),
        .\mOutPtr_reg[7] (\mOutPtr_reg[7] ),
        .m_axi_gmem_AWVALID10_out(m_axi_gmem_AWVALID10_out),
        .\mem_reg[67][60]_srl32 (trunc_ln1_reg_340),
        .pop(pop),
        .push(push),
        .\sext_ln69_cast_reg_155_reg[60]_0 (trunc_ln_reg_346),
        .\trunc_ln1_reg_340_reg[60] (\burst_count_0_in_i_load_reg_325_reg[5]_0 [60:0]),
        .write_memory_U0_m_axi_gmem_BREADY(write_memory_U0_m_axi_gmem_BREADY));
  FDRE #(
    .INIT(1'b0)) 
    grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_write_memory_Pipeline_Burst_fu_125_n_74),
        .Q(grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_write_memory_Pipeline_Flush grp_write_memory_Pipeline_Flush_fu_134
       (.D(ap_NS_fsm[9:8]),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[7] (grp_write_memory_Pipeline_Flush_fu_134_n_74),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout_vld_reg(grp_write_memory_Pipeline_Burst_fu_125_n_6),
        .dout_vld_reg_0(grp_write_memory_Pipeline_Burst_fu_125_n_10),
        .fifo_data_out_empty_n(fifo_data_out_empty_n),
        .\fifo_data_out_read_reg_142_reg[63]_0 (\fifo_data_out_read_reg_142_reg[63] ),
        .gmem_WREADY(gmem_WREADY),
        .grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg(grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg),
        .\i_fu_54[15]_i_6_0 (burst_count_0_in_i_load_reg_325),
        .mOutPtr18_out(mOutPtr18_out),
        .m_axi_gmem_AWVALID10_out(m_axi_gmem_AWVALID10_out),
        .mem_reg(grp_write_memory_Pipeline_Burst_fu_125_n_9),
        .mem_reg_0(fifo_data_out_read_reg_174),
        .pop_1(pop_1),
        .push_0(push_0),
        .write_memory_U0_fifo_data_out_read(write_memory_U0_fifo_data_out_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_write_memory_Pipeline_Flush_fu_134_n_74),
        .Q(grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAEAEAEAEA000000)) 
    int_task_ap_done_i_2
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(gmem_BVALID),
        .I3(int_task_ap_done_reg),
        .I4(fifo_count_full_n),
        .I5(ap_done_reg_2),
        .O(ap_sync_done));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h222A)) 
    \mOutPtr[4]_i_2__2 
       (.I0(push_3),
        .I1(fifo_count_empty_n),
        .I2(Q[1]),
        .I3(write_memory_U0_out_r_read),
        .O(full_n17_out));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \mOutPtr[5]_i_1__8 
       (.I0(push_3),
        .I1(write_memory_U0_out_r_read),
        .I2(Q[1]),
        .I3(fifo_count_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][64]_srl32_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[2]),
        .I2(burst_count_0_in_i_load_reg_325[0]),
        .O(\burst_count_0_in_i_load_reg_325_reg[5]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][65]_srl32_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[2]),
        .I2(burst_count_0_in_i_load_reg_325[1]),
        .O(\burst_count_0_in_i_load_reg_325_reg[5]_0 [62]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][66]_srl32_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[2]),
        .I2(burst_count_0_in_i_load_reg_325[2]),
        .O(\burst_count_0_in_i_load_reg_325_reg[5]_0 [63]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][67]_srl32_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[2]),
        .I2(burst_count_0_in_i_load_reg_325[3]),
        .O(\burst_count_0_in_i_load_reg_325_reg[5]_0 [64]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[67][68]_srl32_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[2]),
        .I2(burst_count_0_in_i_load_reg_325[4]),
        .O(\burst_count_0_in_i_load_reg_325_reg[5]_0 [65]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hAA030303)) 
    \mem_reg[67][69]_srl32_i_1 
       (.I0(burst_count_0_in_i_load_reg_325[5]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(Q[2]),
        .I4(gmem_AWREADY),
        .O(\burst_count_0_in_i_load_reg_325_reg[5]_0 [66]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_70
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .O(m_axi_gmem_AWVALID10_out));
  LUT3 #(
    .INIT(8'h40)) 
    \offset_1_reg_334[63]_i_1 
       (.I0(icmp_ln65_fu_195_p2),
        .I1(ap_CS_fsm_state3),
        .I2(icmp_ln64_fu_189_p2),
        .O(offset_1_reg_334));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_10 
       (.I0(\select_ln60_reg_320_reg_n_5_[51] ),
        .I1(shl_ln77_fu_214_p2[54]),
        .I2(\select_ln60_reg_320_reg_n_5_[50] ),
        .I3(shl_ln77_fu_214_p2[53]),
        .O(\offset_1_reg_334[63]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_11 
       (.I0(\select_ln60_reg_320_reg_n_5_[49] ),
        .I1(shl_ln77_fu_214_p2[52]),
        .I2(\select_ln60_reg_320_reg_n_5_[48] ),
        .I3(shl_ln77_fu_214_p2[51]),
        .O(\offset_1_reg_334[63]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_12 
       (.I0(\offset_fu_90_reg_n_5_[63] ),
        .I1(\select_ln60_reg_320_reg_n_5_[63] ),
        .I2(\offset_fu_90_reg_n_5_[62] ),
        .I3(\select_ln60_reg_320_reg_n_5_[62] ),
        .O(\offset_1_reg_334[63]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_13 
       (.I0(\offset_fu_90_reg_n_5_[61] ),
        .I1(\select_ln60_reg_320_reg_n_5_[61] ),
        .I2(shl_ln77_fu_214_p2[63]),
        .I3(\select_ln60_reg_320_reg_n_5_[60] ),
        .O(\offset_1_reg_334[63]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_14 
       (.I0(shl_ln77_fu_214_p2[62]),
        .I1(\select_ln60_reg_320_reg_n_5_[59] ),
        .I2(shl_ln77_fu_214_p2[61]),
        .I3(\select_ln60_reg_320_reg_n_5_[58] ),
        .O(\offset_1_reg_334[63]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_15 
       (.I0(shl_ln77_fu_214_p2[60]),
        .I1(\select_ln60_reg_320_reg_n_5_[57] ),
        .I2(shl_ln77_fu_214_p2[59]),
        .I3(\select_ln60_reg_320_reg_n_5_[56] ),
        .O(\offset_1_reg_334[63]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_16 
       (.I0(shl_ln77_fu_214_p2[58]),
        .I1(\select_ln60_reg_320_reg_n_5_[55] ),
        .I2(shl_ln77_fu_214_p2[57]),
        .I3(\select_ln60_reg_320_reg_n_5_[54] ),
        .O(\offset_1_reg_334[63]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_17 
       (.I0(shl_ln77_fu_214_p2[56]),
        .I1(\select_ln60_reg_320_reg_n_5_[53] ),
        .I2(shl_ln77_fu_214_p2[55]),
        .I3(\select_ln60_reg_320_reg_n_5_[52] ),
        .O(\offset_1_reg_334[63]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_18 
       (.I0(shl_ln77_fu_214_p2[54]),
        .I1(\select_ln60_reg_320_reg_n_5_[51] ),
        .I2(shl_ln77_fu_214_p2[53]),
        .I3(\select_ln60_reg_320_reg_n_5_[50] ),
        .O(\offset_1_reg_334[63]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_19 
       (.I0(shl_ln77_fu_214_p2[52]),
        .I1(\select_ln60_reg_320_reg_n_5_[49] ),
        .I2(shl_ln77_fu_214_p2[51]),
        .I3(\select_ln60_reg_320_reg_n_5_[48] ),
        .O(\offset_1_reg_334[63]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_21 
       (.I0(\select_ln60_reg_320_reg_n_5_[47] ),
        .I1(shl_ln77_fu_214_p2[50]),
        .I2(\select_ln60_reg_320_reg_n_5_[46] ),
        .I3(shl_ln77_fu_214_p2[49]),
        .O(\offset_1_reg_334[63]_i_21_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_22 
       (.I0(\select_ln60_reg_320_reg_n_5_[45] ),
        .I1(shl_ln77_fu_214_p2[48]),
        .I2(\select_ln60_reg_320_reg_n_5_[44] ),
        .I3(shl_ln77_fu_214_p2[47]),
        .O(\offset_1_reg_334[63]_i_22_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_23 
       (.I0(\select_ln60_reg_320_reg_n_5_[43] ),
        .I1(shl_ln77_fu_214_p2[46]),
        .I2(\select_ln60_reg_320_reg_n_5_[42] ),
        .I3(shl_ln77_fu_214_p2[45]),
        .O(\offset_1_reg_334[63]_i_23_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_24 
       (.I0(\select_ln60_reg_320_reg_n_5_[41] ),
        .I1(shl_ln77_fu_214_p2[44]),
        .I2(\select_ln60_reg_320_reg_n_5_[40] ),
        .I3(shl_ln77_fu_214_p2[43]),
        .O(\offset_1_reg_334[63]_i_24_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_25 
       (.I0(\select_ln60_reg_320_reg_n_5_[39] ),
        .I1(shl_ln77_fu_214_p2[42]),
        .I2(\select_ln60_reg_320_reg_n_5_[38] ),
        .I3(shl_ln77_fu_214_p2[41]),
        .O(\offset_1_reg_334[63]_i_25_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_26 
       (.I0(\select_ln60_reg_320_reg_n_5_[37] ),
        .I1(shl_ln77_fu_214_p2[40]),
        .I2(\select_ln60_reg_320_reg_n_5_[36] ),
        .I3(shl_ln77_fu_214_p2[39]),
        .O(\offset_1_reg_334[63]_i_26_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_27 
       (.I0(\select_ln60_reg_320_reg_n_5_[35] ),
        .I1(shl_ln77_fu_214_p2[38]),
        .I2(\select_ln60_reg_320_reg_n_5_[34] ),
        .I3(shl_ln77_fu_214_p2[37]),
        .O(\offset_1_reg_334[63]_i_27_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_28 
       (.I0(\select_ln60_reg_320_reg_n_5_[33] ),
        .I1(shl_ln77_fu_214_p2[36]),
        .I2(\select_ln60_reg_320_reg_n_5_[32] ),
        .I3(shl_ln77_fu_214_p2[35]),
        .O(\offset_1_reg_334[63]_i_28_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_29 
       (.I0(shl_ln77_fu_214_p2[50]),
        .I1(\select_ln60_reg_320_reg_n_5_[47] ),
        .I2(shl_ln77_fu_214_p2[49]),
        .I3(\select_ln60_reg_320_reg_n_5_[46] ),
        .O(\offset_1_reg_334[63]_i_29_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_30 
       (.I0(shl_ln77_fu_214_p2[48]),
        .I1(\select_ln60_reg_320_reg_n_5_[45] ),
        .I2(shl_ln77_fu_214_p2[47]),
        .I3(\select_ln60_reg_320_reg_n_5_[44] ),
        .O(\offset_1_reg_334[63]_i_30_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_31 
       (.I0(shl_ln77_fu_214_p2[46]),
        .I1(\select_ln60_reg_320_reg_n_5_[43] ),
        .I2(shl_ln77_fu_214_p2[45]),
        .I3(\select_ln60_reg_320_reg_n_5_[42] ),
        .O(\offset_1_reg_334[63]_i_31_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_32 
       (.I0(shl_ln77_fu_214_p2[44]),
        .I1(\select_ln60_reg_320_reg_n_5_[41] ),
        .I2(shl_ln77_fu_214_p2[43]),
        .I3(\select_ln60_reg_320_reg_n_5_[40] ),
        .O(\offset_1_reg_334[63]_i_32_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_33 
       (.I0(shl_ln77_fu_214_p2[42]),
        .I1(\select_ln60_reg_320_reg_n_5_[39] ),
        .I2(shl_ln77_fu_214_p2[41]),
        .I3(\select_ln60_reg_320_reg_n_5_[38] ),
        .O(\offset_1_reg_334[63]_i_33_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_34 
       (.I0(shl_ln77_fu_214_p2[40]),
        .I1(\select_ln60_reg_320_reg_n_5_[37] ),
        .I2(shl_ln77_fu_214_p2[39]),
        .I3(\select_ln60_reg_320_reg_n_5_[36] ),
        .O(\offset_1_reg_334[63]_i_34_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_35 
       (.I0(shl_ln77_fu_214_p2[38]),
        .I1(\select_ln60_reg_320_reg_n_5_[35] ),
        .I2(shl_ln77_fu_214_p2[37]),
        .I3(\select_ln60_reg_320_reg_n_5_[34] ),
        .O(\offset_1_reg_334[63]_i_35_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_36 
       (.I0(shl_ln77_fu_214_p2[36]),
        .I1(\select_ln60_reg_320_reg_n_5_[33] ),
        .I2(shl_ln77_fu_214_p2[35]),
        .I3(\select_ln60_reg_320_reg_n_5_[32] ),
        .O(\offset_1_reg_334[63]_i_36_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_38 
       (.I0(\select_ln60_reg_320_reg_n_5_[31] ),
        .I1(shl_ln77_fu_214_p2[34]),
        .I2(\select_ln60_reg_320_reg_n_5_[30] ),
        .I3(shl_ln77_fu_214_p2[33]),
        .O(\offset_1_reg_334[63]_i_38_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_39 
       (.I0(\select_ln60_reg_320_reg_n_5_[29] ),
        .I1(shl_ln77_fu_214_p2[32]),
        .I2(\select_ln60_reg_320_reg_n_5_[28] ),
        .I3(shl_ln77_fu_214_p2[31]),
        .O(\offset_1_reg_334[63]_i_39_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_4 
       (.I0(\select_ln60_reg_320_reg_n_5_[63] ),
        .I1(\offset_fu_90_reg_n_5_[63] ),
        .I2(\select_ln60_reg_320_reg_n_5_[62] ),
        .I3(\offset_fu_90_reg_n_5_[62] ),
        .O(\offset_1_reg_334[63]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_40 
       (.I0(\select_ln60_reg_320_reg_n_5_[27] ),
        .I1(shl_ln77_fu_214_p2[30]),
        .I2(\select_ln60_reg_320_reg_n_5_[26] ),
        .I3(shl_ln77_fu_214_p2[29]),
        .O(\offset_1_reg_334[63]_i_40_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_41 
       (.I0(\select_ln60_reg_320_reg_n_5_[25] ),
        .I1(shl_ln77_fu_214_p2[28]),
        .I2(\select_ln60_reg_320_reg_n_5_[24] ),
        .I3(shl_ln77_fu_214_p2[27]),
        .O(\offset_1_reg_334[63]_i_41_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_42 
       (.I0(\select_ln60_reg_320_reg_n_5_[23] ),
        .I1(shl_ln77_fu_214_p2[26]),
        .I2(\select_ln60_reg_320_reg_n_5_[22] ),
        .I3(shl_ln77_fu_214_p2[25]),
        .O(\offset_1_reg_334[63]_i_42_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_43 
       (.I0(\select_ln60_reg_320_reg_n_5_[21] ),
        .I1(shl_ln77_fu_214_p2[24]),
        .I2(\select_ln60_reg_320_reg_n_5_[20] ),
        .I3(shl_ln77_fu_214_p2[23]),
        .O(\offset_1_reg_334[63]_i_43_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_44 
       (.I0(\select_ln60_reg_320_reg_n_5_[19] ),
        .I1(shl_ln77_fu_214_p2[22]),
        .I2(\select_ln60_reg_320_reg_n_5_[18] ),
        .I3(shl_ln77_fu_214_p2[21]),
        .O(\offset_1_reg_334[63]_i_44_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_45 
       (.I0(\select_ln60_reg_320_reg_n_5_[17] ),
        .I1(shl_ln77_fu_214_p2[20]),
        .I2(\select_ln60_reg_320_reg_n_5_[16] ),
        .I3(shl_ln77_fu_214_p2[19]),
        .O(\offset_1_reg_334[63]_i_45_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_46 
       (.I0(shl_ln77_fu_214_p2[34]),
        .I1(\select_ln60_reg_320_reg_n_5_[31] ),
        .I2(shl_ln77_fu_214_p2[33]),
        .I3(\select_ln60_reg_320_reg_n_5_[30] ),
        .O(\offset_1_reg_334[63]_i_46_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_47 
       (.I0(shl_ln77_fu_214_p2[32]),
        .I1(\select_ln60_reg_320_reg_n_5_[29] ),
        .I2(shl_ln77_fu_214_p2[31]),
        .I3(\select_ln60_reg_320_reg_n_5_[28] ),
        .O(\offset_1_reg_334[63]_i_47_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_48 
       (.I0(shl_ln77_fu_214_p2[30]),
        .I1(\select_ln60_reg_320_reg_n_5_[27] ),
        .I2(shl_ln77_fu_214_p2[29]),
        .I3(\select_ln60_reg_320_reg_n_5_[26] ),
        .O(\offset_1_reg_334[63]_i_48_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_49 
       (.I0(shl_ln77_fu_214_p2[28]),
        .I1(\select_ln60_reg_320_reg_n_5_[25] ),
        .I2(shl_ln77_fu_214_p2[27]),
        .I3(\select_ln60_reg_320_reg_n_5_[24] ),
        .O(\offset_1_reg_334[63]_i_49_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_5 
       (.I0(\select_ln60_reg_320_reg_n_5_[61] ),
        .I1(\offset_fu_90_reg_n_5_[61] ),
        .I2(\select_ln60_reg_320_reg_n_5_[60] ),
        .I3(shl_ln77_fu_214_p2[63]),
        .O(\offset_1_reg_334[63]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_50 
       (.I0(shl_ln77_fu_214_p2[26]),
        .I1(\select_ln60_reg_320_reg_n_5_[23] ),
        .I2(shl_ln77_fu_214_p2[25]),
        .I3(\select_ln60_reg_320_reg_n_5_[22] ),
        .O(\offset_1_reg_334[63]_i_50_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_51 
       (.I0(shl_ln77_fu_214_p2[24]),
        .I1(\select_ln60_reg_320_reg_n_5_[21] ),
        .I2(shl_ln77_fu_214_p2[23]),
        .I3(\select_ln60_reg_320_reg_n_5_[20] ),
        .O(\offset_1_reg_334[63]_i_51_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_52 
       (.I0(shl_ln77_fu_214_p2[22]),
        .I1(\select_ln60_reg_320_reg_n_5_[19] ),
        .I2(shl_ln77_fu_214_p2[21]),
        .I3(\select_ln60_reg_320_reg_n_5_[18] ),
        .O(\offset_1_reg_334[63]_i_52_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_53 
       (.I0(shl_ln77_fu_214_p2[20]),
        .I1(\select_ln60_reg_320_reg_n_5_[17] ),
        .I2(shl_ln77_fu_214_p2[19]),
        .I3(\select_ln60_reg_320_reg_n_5_[16] ),
        .O(\offset_1_reg_334[63]_i_53_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_54 
       (.I0(\select_ln60_reg_320_reg_n_5_[15] ),
        .I1(shl_ln77_fu_214_p2[18]),
        .I2(\select_ln60_reg_320_reg_n_5_[14] ),
        .I3(shl_ln77_fu_214_p2[17]),
        .O(\offset_1_reg_334[63]_i_54_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_55 
       (.I0(\select_ln60_reg_320_reg_n_5_[13] ),
        .I1(shl_ln77_fu_214_p2[16]),
        .I2(\select_ln60_reg_320_reg_n_5_[12] ),
        .I3(shl_ln77_fu_214_p2[15]),
        .O(\offset_1_reg_334[63]_i_55_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_56 
       (.I0(\select_ln60_reg_320_reg_n_5_[11] ),
        .I1(shl_ln77_fu_214_p2[14]),
        .I2(\select_ln60_reg_320_reg_n_5_[10] ),
        .I3(shl_ln77_fu_214_p2[13]),
        .O(\offset_1_reg_334[63]_i_56_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_57 
       (.I0(\select_ln60_reg_320_reg_n_5_[9] ),
        .I1(shl_ln77_fu_214_p2[12]),
        .I2(\select_ln60_reg_320_reg_n_5_[8] ),
        .I3(shl_ln77_fu_214_p2[11]),
        .O(\offset_1_reg_334[63]_i_57_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_58 
       (.I0(\select_ln60_reg_320_reg_n_5_[7] ),
        .I1(shl_ln77_fu_214_p2[10]),
        .I2(\select_ln60_reg_320_reg_n_5_[6] ),
        .I3(shl_ln77_fu_214_p2[9]),
        .O(\offset_1_reg_334[63]_i_58_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_59 
       (.I0(\select_ln60_reg_320_reg_n_5_[5] ),
        .I1(shl_ln77_fu_214_p2[8]),
        .I2(\select_ln60_reg_320_reg_n_5_[4] ),
        .I3(shl_ln77_fu_214_p2[7]),
        .O(\offset_1_reg_334[63]_i_59_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_6 
       (.I0(\select_ln60_reg_320_reg_n_5_[59] ),
        .I1(shl_ln77_fu_214_p2[62]),
        .I2(\select_ln60_reg_320_reg_n_5_[58] ),
        .I3(shl_ln77_fu_214_p2[61]),
        .O(\offset_1_reg_334[63]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_60 
       (.I0(\select_ln60_reg_320_reg_n_5_[3] ),
        .I1(shl_ln77_fu_214_p2[6]),
        .I2(\select_ln60_reg_320_reg_n_5_[2] ),
        .I3(shl_ln77_fu_214_p2[5]),
        .O(\offset_1_reg_334[63]_i_60_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_61 
       (.I0(\select_ln60_reg_320_reg_n_5_[1] ),
        .I1(shl_ln77_fu_214_p2[4]),
        .I2(\select_ln60_reg_320_reg_n_5_[0] ),
        .I3(shl_ln77_fu_214_p2[3]),
        .O(\offset_1_reg_334[63]_i_61_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_62 
       (.I0(shl_ln77_fu_214_p2[18]),
        .I1(\select_ln60_reg_320_reg_n_5_[15] ),
        .I2(shl_ln77_fu_214_p2[17]),
        .I3(\select_ln60_reg_320_reg_n_5_[14] ),
        .O(\offset_1_reg_334[63]_i_62_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_63 
       (.I0(shl_ln77_fu_214_p2[16]),
        .I1(\select_ln60_reg_320_reg_n_5_[13] ),
        .I2(shl_ln77_fu_214_p2[15]),
        .I3(\select_ln60_reg_320_reg_n_5_[12] ),
        .O(\offset_1_reg_334[63]_i_63_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_64 
       (.I0(shl_ln77_fu_214_p2[14]),
        .I1(\select_ln60_reg_320_reg_n_5_[11] ),
        .I2(shl_ln77_fu_214_p2[13]),
        .I3(\select_ln60_reg_320_reg_n_5_[10] ),
        .O(\offset_1_reg_334[63]_i_64_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_65 
       (.I0(shl_ln77_fu_214_p2[12]),
        .I1(\select_ln60_reg_320_reg_n_5_[9] ),
        .I2(shl_ln77_fu_214_p2[11]),
        .I3(\select_ln60_reg_320_reg_n_5_[8] ),
        .O(\offset_1_reg_334[63]_i_65_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_66 
       (.I0(shl_ln77_fu_214_p2[10]),
        .I1(\select_ln60_reg_320_reg_n_5_[7] ),
        .I2(shl_ln77_fu_214_p2[9]),
        .I3(\select_ln60_reg_320_reg_n_5_[6] ),
        .O(\offset_1_reg_334[63]_i_66_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_67 
       (.I0(shl_ln77_fu_214_p2[8]),
        .I1(\select_ln60_reg_320_reg_n_5_[5] ),
        .I2(shl_ln77_fu_214_p2[7]),
        .I3(\select_ln60_reg_320_reg_n_5_[4] ),
        .O(\offset_1_reg_334[63]_i_67_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_68 
       (.I0(shl_ln77_fu_214_p2[6]),
        .I1(\select_ln60_reg_320_reg_n_5_[3] ),
        .I2(shl_ln77_fu_214_p2[5]),
        .I3(\select_ln60_reg_320_reg_n_5_[2] ),
        .O(\offset_1_reg_334[63]_i_68_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \offset_1_reg_334[63]_i_69 
       (.I0(shl_ln77_fu_214_p2[4]),
        .I1(\select_ln60_reg_320_reg_n_5_[1] ),
        .I2(shl_ln77_fu_214_p2[3]),
        .I3(\select_ln60_reg_320_reg_n_5_[0] ),
        .O(\offset_1_reg_334[63]_i_69_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_7 
       (.I0(\select_ln60_reg_320_reg_n_5_[57] ),
        .I1(shl_ln77_fu_214_p2[60]),
        .I2(\select_ln60_reg_320_reg_n_5_[56] ),
        .I3(shl_ln77_fu_214_p2[59]),
        .O(\offset_1_reg_334[63]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_8 
       (.I0(\select_ln60_reg_320_reg_n_5_[55] ),
        .I1(shl_ln77_fu_214_p2[58]),
        .I2(\select_ln60_reg_320_reg_n_5_[54] ),
        .I3(shl_ln77_fu_214_p2[57]),
        .O(\offset_1_reg_334[63]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \offset_1_reg_334[63]_i_9 
       (.I0(\select_ln60_reg_320_reg_n_5_[53] ),
        .I1(shl_ln77_fu_214_p2[56]),
        .I2(\select_ln60_reg_320_reg_n_5_[52] ),
        .I3(shl_ln77_fu_214_p2[55]),
        .O(\offset_1_reg_334[63]_i_9_n_5 ));
  FDRE \offset_1_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[3]),
        .Q(shl_ln69_fu_235_p2[3]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[13]),
        .Q(shl_ln69_fu_235_p2[13]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[14]),
        .Q(shl_ln69_fu_235_p2[14]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[15]),
        .Q(shl_ln69_fu_235_p2[15]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[16]),
        .Q(shl_ln69_fu_235_p2[16]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[17]),
        .Q(shl_ln69_fu_235_p2[17]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[18]),
        .Q(shl_ln69_fu_235_p2[18]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[19]),
        .Q(shl_ln69_fu_235_p2[19]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[20]),
        .Q(shl_ln69_fu_235_p2[20]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[21]),
        .Q(shl_ln69_fu_235_p2[21]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[22]),
        .Q(shl_ln69_fu_235_p2[22]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[4]),
        .Q(shl_ln69_fu_235_p2[4]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[23]),
        .Q(shl_ln69_fu_235_p2[23]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[24]),
        .Q(shl_ln69_fu_235_p2[24]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[25]),
        .Q(shl_ln69_fu_235_p2[25]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[26]),
        .Q(shl_ln69_fu_235_p2[26]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[27]),
        .Q(shl_ln69_fu_235_p2[27]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[28]),
        .Q(shl_ln69_fu_235_p2[28]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[29]),
        .Q(shl_ln69_fu_235_p2[29]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[30]),
        .Q(shl_ln69_fu_235_p2[30]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[31]),
        .Q(shl_ln69_fu_235_p2[31]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[32]),
        .Q(shl_ln69_fu_235_p2[32]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[5]),
        .Q(shl_ln69_fu_235_p2[5]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[33]),
        .Q(shl_ln69_fu_235_p2[33]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[34]),
        .Q(shl_ln69_fu_235_p2[34]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[35]),
        .Q(shl_ln69_fu_235_p2[35]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[36]),
        .Q(shl_ln69_fu_235_p2[36]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[37]),
        .Q(shl_ln69_fu_235_p2[37]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[38]),
        .Q(shl_ln69_fu_235_p2[38]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[39]),
        .Q(shl_ln69_fu_235_p2[39]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[40]),
        .Q(shl_ln69_fu_235_p2[40]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[41]),
        .Q(shl_ln69_fu_235_p2[41]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[42]),
        .Q(shl_ln69_fu_235_p2[42]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[6]),
        .Q(shl_ln69_fu_235_p2[6]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[43]),
        .Q(shl_ln69_fu_235_p2[43]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[44]),
        .Q(shl_ln69_fu_235_p2[44]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[45]),
        .Q(shl_ln69_fu_235_p2[45]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[46]),
        .Q(shl_ln69_fu_235_p2[46]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[47]),
        .Q(shl_ln69_fu_235_p2[47]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[48]),
        .Q(shl_ln69_fu_235_p2[48]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[49]),
        .Q(shl_ln69_fu_235_p2[49]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[50]),
        .Q(shl_ln69_fu_235_p2[50]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[51]),
        .Q(shl_ln69_fu_235_p2[51]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[52]),
        .Q(shl_ln69_fu_235_p2[52]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[7]),
        .Q(shl_ln69_fu_235_p2[7]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[53]),
        .Q(shl_ln69_fu_235_p2[53]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[54]),
        .Q(shl_ln69_fu_235_p2[54]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[55]),
        .Q(shl_ln69_fu_235_p2[55]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[56]),
        .Q(shl_ln69_fu_235_p2[56]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[57]),
        .Q(shl_ln69_fu_235_p2[57]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[58]),
        .Q(shl_ln69_fu_235_p2[58]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[59]),
        .Q(shl_ln69_fu_235_p2[59]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[60]),
        .Q(shl_ln69_fu_235_p2[60]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[61]),
        .Q(shl_ln69_fu_235_p2[61]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[62]),
        .Q(shl_ln69_fu_235_p2[62]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[8]),
        .Q(shl_ln69_fu_235_p2[8]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[63]),
        .Q(shl_ln69_fu_235_p2[63]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\offset_fu_90_reg_n_5_[61] ),
        .Q(\offset_1_reg_334_reg_n_5_[61] ),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\offset_fu_90_reg_n_5_[62] ),
        .Q(\offset_1_reg_334_reg_n_5_[62] ),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[63] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\offset_fu_90_reg_n_5_[63] ),
        .Q(\offset_1_reg_334_reg_n_5_[63] ),
        .R(offset_1_reg_334));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \offset_1_reg_334_reg[63]_i_2 
       (.CI(\offset_1_reg_334_reg[63]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({icmp_ln65_fu_195_p2,\offset_1_reg_334_reg[63]_i_2_n_6 ,\offset_1_reg_334_reg[63]_i_2_n_7 ,\offset_1_reg_334_reg[63]_i_2_n_8 ,\offset_1_reg_334_reg[63]_i_2_n_9 ,\offset_1_reg_334_reg[63]_i_2_n_10 ,\offset_1_reg_334_reg[63]_i_2_n_11 ,\offset_1_reg_334_reg[63]_i_2_n_12 }),
        .DI({\offset_1_reg_334[63]_i_4_n_5 ,\offset_1_reg_334[63]_i_5_n_5 ,\offset_1_reg_334[63]_i_6_n_5 ,\offset_1_reg_334[63]_i_7_n_5 ,\offset_1_reg_334[63]_i_8_n_5 ,\offset_1_reg_334[63]_i_9_n_5 ,\offset_1_reg_334[63]_i_10_n_5 ,\offset_1_reg_334[63]_i_11_n_5 }),
        .O(\NLW_offset_1_reg_334_reg[63]_i_2_O_UNCONNECTED [7:0]),
        .S({\offset_1_reg_334[63]_i_12_n_5 ,\offset_1_reg_334[63]_i_13_n_5 ,\offset_1_reg_334[63]_i_14_n_5 ,\offset_1_reg_334[63]_i_15_n_5 ,\offset_1_reg_334[63]_i_16_n_5 ,\offset_1_reg_334[63]_i_17_n_5 ,\offset_1_reg_334[63]_i_18_n_5 ,\offset_1_reg_334[63]_i_19_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \offset_1_reg_334_reg[63]_i_20 
       (.CI(\offset_1_reg_334_reg[63]_i_37_n_5 ),
        .CI_TOP(1'b0),
        .CO({\offset_1_reg_334_reg[63]_i_20_n_5 ,\offset_1_reg_334_reg[63]_i_20_n_6 ,\offset_1_reg_334_reg[63]_i_20_n_7 ,\offset_1_reg_334_reg[63]_i_20_n_8 ,\offset_1_reg_334_reg[63]_i_20_n_9 ,\offset_1_reg_334_reg[63]_i_20_n_10 ,\offset_1_reg_334_reg[63]_i_20_n_11 ,\offset_1_reg_334_reg[63]_i_20_n_12 }),
        .DI({\offset_1_reg_334[63]_i_38_n_5 ,\offset_1_reg_334[63]_i_39_n_5 ,\offset_1_reg_334[63]_i_40_n_5 ,\offset_1_reg_334[63]_i_41_n_5 ,\offset_1_reg_334[63]_i_42_n_5 ,\offset_1_reg_334[63]_i_43_n_5 ,\offset_1_reg_334[63]_i_44_n_5 ,\offset_1_reg_334[63]_i_45_n_5 }),
        .O(\NLW_offset_1_reg_334_reg[63]_i_20_O_UNCONNECTED [7:0]),
        .S({\offset_1_reg_334[63]_i_46_n_5 ,\offset_1_reg_334[63]_i_47_n_5 ,\offset_1_reg_334[63]_i_48_n_5 ,\offset_1_reg_334[63]_i_49_n_5 ,\offset_1_reg_334[63]_i_50_n_5 ,\offset_1_reg_334[63]_i_51_n_5 ,\offset_1_reg_334[63]_i_52_n_5 ,\offset_1_reg_334[63]_i_53_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \offset_1_reg_334_reg[63]_i_3 
       (.CI(\offset_1_reg_334_reg[63]_i_20_n_5 ),
        .CI_TOP(1'b0),
        .CO({\offset_1_reg_334_reg[63]_i_3_n_5 ,\offset_1_reg_334_reg[63]_i_3_n_6 ,\offset_1_reg_334_reg[63]_i_3_n_7 ,\offset_1_reg_334_reg[63]_i_3_n_8 ,\offset_1_reg_334_reg[63]_i_3_n_9 ,\offset_1_reg_334_reg[63]_i_3_n_10 ,\offset_1_reg_334_reg[63]_i_3_n_11 ,\offset_1_reg_334_reg[63]_i_3_n_12 }),
        .DI({\offset_1_reg_334[63]_i_21_n_5 ,\offset_1_reg_334[63]_i_22_n_5 ,\offset_1_reg_334[63]_i_23_n_5 ,\offset_1_reg_334[63]_i_24_n_5 ,\offset_1_reg_334[63]_i_25_n_5 ,\offset_1_reg_334[63]_i_26_n_5 ,\offset_1_reg_334[63]_i_27_n_5 ,\offset_1_reg_334[63]_i_28_n_5 }),
        .O(\NLW_offset_1_reg_334_reg[63]_i_3_O_UNCONNECTED [7:0]),
        .S({\offset_1_reg_334[63]_i_29_n_5 ,\offset_1_reg_334[63]_i_30_n_5 ,\offset_1_reg_334[63]_i_31_n_5 ,\offset_1_reg_334[63]_i_32_n_5 ,\offset_1_reg_334[63]_i_33_n_5 ,\offset_1_reg_334[63]_i_34_n_5 ,\offset_1_reg_334[63]_i_35_n_5 ,\offset_1_reg_334[63]_i_36_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \offset_1_reg_334_reg[63]_i_37 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\offset_1_reg_334_reg[63]_i_37_n_5 ,\offset_1_reg_334_reg[63]_i_37_n_6 ,\offset_1_reg_334_reg[63]_i_37_n_7 ,\offset_1_reg_334_reg[63]_i_37_n_8 ,\offset_1_reg_334_reg[63]_i_37_n_9 ,\offset_1_reg_334_reg[63]_i_37_n_10 ,\offset_1_reg_334_reg[63]_i_37_n_11 ,\offset_1_reg_334_reg[63]_i_37_n_12 }),
        .DI({\offset_1_reg_334[63]_i_54_n_5 ,\offset_1_reg_334[63]_i_55_n_5 ,\offset_1_reg_334[63]_i_56_n_5 ,\offset_1_reg_334[63]_i_57_n_5 ,\offset_1_reg_334[63]_i_58_n_5 ,\offset_1_reg_334[63]_i_59_n_5 ,\offset_1_reg_334[63]_i_60_n_5 ,\offset_1_reg_334[63]_i_61_n_5 }),
        .O(\NLW_offset_1_reg_334_reg[63]_i_37_O_UNCONNECTED [7:0]),
        .S({\offset_1_reg_334[63]_i_62_n_5 ,\offset_1_reg_334[63]_i_63_n_5 ,\offset_1_reg_334[63]_i_64_n_5 ,\offset_1_reg_334[63]_i_65_n_5 ,\offset_1_reg_334[63]_i_66_n_5 ,\offset_1_reg_334[63]_i_67_n_5 ,\offset_1_reg_334[63]_i_68_n_5 ,\offset_1_reg_334[63]_i_69_n_5 }));
  FDRE \offset_1_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[9]),
        .Q(shl_ln69_fu_235_p2[9]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[10]),
        .Q(shl_ln69_fu_235_p2[10]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[11]),
        .Q(shl_ln69_fu_235_p2[11]),
        .R(offset_1_reg_334));
  FDRE \offset_1_reg_334_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(shl_ln77_fu_214_p2[12]),
        .Q(shl_ln69_fu_235_p2[12]),
        .R(offset_1_reg_334));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_fu_90[11]_i_2 
       (.I0(shl_ln69_fu_235_p2[8]),
        .O(\offset_fu_90[11]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \offset_fu_90[63]_i_1 
       (.I0(\offset_fu_90_reg[0]_0 ),
        .I1(ap_done_reg),
        .I2(Q[0]),
        .I3(count_c_empty_n),
        .O(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(shl_ln69_fu_235_p2[3]),
        .Q(shl_ln77_fu_214_p2[3]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[10]),
        .Q(shl_ln77_fu_214_p2[13]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[11]),
        .Q(shl_ln77_fu_214_p2[14]),
        .R(write_memory_U0_out_r_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \offset_fu_90_reg[11]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\offset_fu_90_reg[11]_i_1_n_5 ,\offset_fu_90_reg[11]_i_1_n_6 ,\offset_fu_90_reg[11]_i_1_n_7 ,\offset_fu_90_reg[11]_i_1_n_8 ,\offset_fu_90_reg[11]_i_1_n_9 ,\offset_fu_90_reg[11]_i_1_n_10 ,\offset_fu_90_reg[11]_i_1_n_11 ,\offset_fu_90_reg[11]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,shl_ln69_fu_235_p2[8],1'b0}),
        .O(add_ln69_1_fu_256_p2[11:4]),
        .S({shl_ln69_fu_235_p2[14:9],\offset_fu_90[11]_i_2_n_5 ,shl_ln69_fu_235_p2[7]}));
  FDRE \offset_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[12]),
        .Q(shl_ln77_fu_214_p2[15]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[13]),
        .Q(shl_ln77_fu_214_p2[16]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[14]),
        .Q(shl_ln77_fu_214_p2[17]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[15]),
        .Q(shl_ln77_fu_214_p2[18]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[16]),
        .Q(shl_ln77_fu_214_p2[19]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[17]),
        .Q(shl_ln77_fu_214_p2[20]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[18]),
        .Q(shl_ln77_fu_214_p2[21]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[19]),
        .Q(shl_ln77_fu_214_p2[22]),
        .R(write_memory_U0_out_r_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \offset_fu_90_reg[19]_i_1 
       (.CI(\offset_fu_90_reg[11]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\offset_fu_90_reg[19]_i_1_n_5 ,\offset_fu_90_reg[19]_i_1_n_6 ,\offset_fu_90_reg[19]_i_1_n_7 ,\offset_fu_90_reg[19]_i_1_n_8 ,\offset_fu_90_reg[19]_i_1_n_9 ,\offset_fu_90_reg[19]_i_1_n_10 ,\offset_fu_90_reg[19]_i_1_n_11 ,\offset_fu_90_reg[19]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln69_1_fu_256_p2[19:12]),
        .S(shl_ln69_fu_235_p2[22:15]));
  FDRE \offset_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(shl_ln69_fu_235_p2[4]),
        .Q(shl_ln77_fu_214_p2[4]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[20]),
        .Q(shl_ln77_fu_214_p2[23]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[21]),
        .Q(shl_ln77_fu_214_p2[24]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[22]),
        .Q(shl_ln77_fu_214_p2[25]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[23]),
        .Q(shl_ln77_fu_214_p2[26]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[24]),
        .Q(shl_ln77_fu_214_p2[27]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[25]),
        .Q(shl_ln77_fu_214_p2[28]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[26]),
        .Q(shl_ln77_fu_214_p2[29]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[27]),
        .Q(shl_ln77_fu_214_p2[30]),
        .R(write_memory_U0_out_r_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \offset_fu_90_reg[27]_i_1 
       (.CI(\offset_fu_90_reg[19]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\offset_fu_90_reg[27]_i_1_n_5 ,\offset_fu_90_reg[27]_i_1_n_6 ,\offset_fu_90_reg[27]_i_1_n_7 ,\offset_fu_90_reg[27]_i_1_n_8 ,\offset_fu_90_reg[27]_i_1_n_9 ,\offset_fu_90_reg[27]_i_1_n_10 ,\offset_fu_90_reg[27]_i_1_n_11 ,\offset_fu_90_reg[27]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln69_1_fu_256_p2[27:20]),
        .S(shl_ln69_fu_235_p2[30:23]));
  FDRE \offset_fu_90_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[28]),
        .Q(shl_ln77_fu_214_p2[31]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[29]),
        .Q(shl_ln77_fu_214_p2[32]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(shl_ln69_fu_235_p2[5]),
        .Q(shl_ln77_fu_214_p2[5]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[30]),
        .Q(shl_ln77_fu_214_p2[33]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[31]),
        .Q(shl_ln77_fu_214_p2[34]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[32]),
        .Q(shl_ln77_fu_214_p2[35]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[33]),
        .Q(shl_ln77_fu_214_p2[36]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[34]),
        .Q(shl_ln77_fu_214_p2[37]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[35]),
        .Q(shl_ln77_fu_214_p2[38]),
        .R(write_memory_U0_out_r_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \offset_fu_90_reg[35]_i_1 
       (.CI(\offset_fu_90_reg[27]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\offset_fu_90_reg[35]_i_1_n_5 ,\offset_fu_90_reg[35]_i_1_n_6 ,\offset_fu_90_reg[35]_i_1_n_7 ,\offset_fu_90_reg[35]_i_1_n_8 ,\offset_fu_90_reg[35]_i_1_n_9 ,\offset_fu_90_reg[35]_i_1_n_10 ,\offset_fu_90_reg[35]_i_1_n_11 ,\offset_fu_90_reg[35]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln69_1_fu_256_p2[35:28]),
        .S(shl_ln69_fu_235_p2[38:31]));
  FDRE \offset_fu_90_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[36]),
        .Q(shl_ln77_fu_214_p2[39]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[37]),
        .Q(shl_ln77_fu_214_p2[40]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[38]),
        .Q(shl_ln77_fu_214_p2[41]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[39]),
        .Q(shl_ln77_fu_214_p2[42]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(shl_ln69_fu_235_p2[6]),
        .Q(shl_ln77_fu_214_p2[6]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[40]),
        .Q(shl_ln77_fu_214_p2[43]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[41]),
        .Q(shl_ln77_fu_214_p2[44]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[42]),
        .Q(shl_ln77_fu_214_p2[45]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[43]),
        .Q(shl_ln77_fu_214_p2[46]),
        .R(write_memory_U0_out_r_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \offset_fu_90_reg[43]_i_1 
       (.CI(\offset_fu_90_reg[35]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\offset_fu_90_reg[43]_i_1_n_5 ,\offset_fu_90_reg[43]_i_1_n_6 ,\offset_fu_90_reg[43]_i_1_n_7 ,\offset_fu_90_reg[43]_i_1_n_8 ,\offset_fu_90_reg[43]_i_1_n_9 ,\offset_fu_90_reg[43]_i_1_n_10 ,\offset_fu_90_reg[43]_i_1_n_11 ,\offset_fu_90_reg[43]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln69_1_fu_256_p2[43:36]),
        .S(shl_ln69_fu_235_p2[46:39]));
  FDRE \offset_fu_90_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[44]),
        .Q(shl_ln77_fu_214_p2[47]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[45]),
        .Q(shl_ln77_fu_214_p2[48]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[46]),
        .Q(shl_ln77_fu_214_p2[49]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[47]),
        .Q(shl_ln77_fu_214_p2[50]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[48]),
        .Q(shl_ln77_fu_214_p2[51]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[49]),
        .Q(shl_ln77_fu_214_p2[52]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[4]),
        .Q(shl_ln77_fu_214_p2[7]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[50]),
        .Q(shl_ln77_fu_214_p2[53]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[51]),
        .Q(shl_ln77_fu_214_p2[54]),
        .R(write_memory_U0_out_r_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \offset_fu_90_reg[51]_i_1 
       (.CI(\offset_fu_90_reg[43]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\offset_fu_90_reg[51]_i_1_n_5 ,\offset_fu_90_reg[51]_i_1_n_6 ,\offset_fu_90_reg[51]_i_1_n_7 ,\offset_fu_90_reg[51]_i_1_n_8 ,\offset_fu_90_reg[51]_i_1_n_9 ,\offset_fu_90_reg[51]_i_1_n_10 ,\offset_fu_90_reg[51]_i_1_n_11 ,\offset_fu_90_reg[51]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln69_1_fu_256_p2[51:44]),
        .S(shl_ln69_fu_235_p2[54:47]));
  FDRE \offset_fu_90_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[52]),
        .Q(shl_ln77_fu_214_p2[55]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[53]),
        .Q(shl_ln77_fu_214_p2[56]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[54]),
        .Q(shl_ln77_fu_214_p2[57]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[55]),
        .Q(shl_ln77_fu_214_p2[58]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[56]),
        .Q(shl_ln77_fu_214_p2[59]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[57]),
        .Q(shl_ln77_fu_214_p2[60]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[58]),
        .Q(shl_ln77_fu_214_p2[61]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[59]),
        .Q(shl_ln77_fu_214_p2[62]),
        .R(write_memory_U0_out_r_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \offset_fu_90_reg[59]_i_1 
       (.CI(\offset_fu_90_reg[51]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\offset_fu_90_reg[59]_i_1_n_5 ,\offset_fu_90_reg[59]_i_1_n_6 ,\offset_fu_90_reg[59]_i_1_n_7 ,\offset_fu_90_reg[59]_i_1_n_8 ,\offset_fu_90_reg[59]_i_1_n_9 ,\offset_fu_90_reg[59]_i_1_n_10 ,\offset_fu_90_reg[59]_i_1_n_11 ,\offset_fu_90_reg[59]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln69_1_fu_256_p2[59:52]),
        .S(shl_ln69_fu_235_p2[62:55]));
  FDRE \offset_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[5]),
        .Q(shl_ln77_fu_214_p2[8]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[60]),
        .Q(shl_ln77_fu_214_p2[63]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[61]),
        .Q(\offset_fu_90_reg_n_5_[61] ),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[62]),
        .Q(\offset_fu_90_reg_n_5_[62] ),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[63]),
        .Q(\offset_fu_90_reg_n_5_[63] ),
        .R(write_memory_U0_out_r_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \offset_fu_90_reg[63]_i_2 
       (.CI(\offset_fu_90_reg[59]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_offset_fu_90_reg[63]_i_2_CO_UNCONNECTED [7:3],\offset_fu_90_reg[63]_i_2_n_10 ,\offset_fu_90_reg[63]_i_2_n_11 ,\offset_fu_90_reg[63]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_offset_fu_90_reg[63]_i_2_O_UNCONNECTED [7:4],add_ln69_1_fu_256_p2[63:60]}),
        .S({1'b0,1'b0,1'b0,1'b0,\offset_1_reg_334_reg_n_5_[63] ,\offset_1_reg_334_reg_n_5_[62] ,\offset_1_reg_334_reg_n_5_[61] ,shl_ln69_fu_235_p2[63]}));
  FDRE \offset_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[6]),
        .Q(shl_ln77_fu_214_p2[9]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[7]),
        .Q(shl_ln77_fu_214_p2[10]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[8]),
        .Q(shl_ln77_fu_214_p2[11]),
        .R(write_memory_U0_out_r_read));
  FDRE \offset_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_1_fu_256_p2[9]),
        .Q(shl_ln77_fu_214_p2[12]),
        .R(write_memory_U0_out_r_read));
  FDRE \out_r_read_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [8]),
        .Q(out_r_read_reg_309[10]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [9]),
        .Q(out_r_read_reg_309[11]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [10]),
        .Q(out_r_read_reg_309[12]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [11]),
        .Q(out_r_read_reg_309[13]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [12]),
        .Q(out_r_read_reg_309[14]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [13]),
        .Q(out_r_read_reg_309[15]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [14]),
        .Q(out_r_read_reg_309[16]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [15]),
        .Q(out_r_read_reg_309[17]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [16]),
        .Q(out_r_read_reg_309[18]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [17]),
        .Q(out_r_read_reg_309[19]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [18]),
        .Q(out_r_read_reg_309[20]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [19]),
        .Q(out_r_read_reg_309[21]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [20]),
        .Q(out_r_read_reg_309[22]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [21]),
        .Q(out_r_read_reg_309[23]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [22]),
        .Q(out_r_read_reg_309[24]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [23]),
        .Q(out_r_read_reg_309[25]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [24]),
        .Q(out_r_read_reg_309[26]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [25]),
        .Q(out_r_read_reg_309[27]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [26]),
        .Q(out_r_read_reg_309[28]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [27]),
        .Q(out_r_read_reg_309[29]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [0]),
        .Q(out_r_read_reg_309[2]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [28]),
        .Q(out_r_read_reg_309[30]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [29]),
        .Q(out_r_read_reg_309[31]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[32] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [30]),
        .Q(out_r_read_reg_309[32]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[33] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [31]),
        .Q(out_r_read_reg_309[33]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[34] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [32]),
        .Q(out_r_read_reg_309[34]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[35] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [33]),
        .Q(out_r_read_reg_309[35]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[36] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [34]),
        .Q(out_r_read_reg_309[36]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[37] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [35]),
        .Q(out_r_read_reg_309[37]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[38] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [36]),
        .Q(out_r_read_reg_309[38]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[39] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [37]),
        .Q(out_r_read_reg_309[39]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [1]),
        .Q(out_r_read_reg_309[3]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[40] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [38]),
        .Q(out_r_read_reg_309[40]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[41] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [39]),
        .Q(out_r_read_reg_309[41]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[42] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [40]),
        .Q(out_r_read_reg_309[42]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[43] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [41]),
        .Q(out_r_read_reg_309[43]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[44] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [42]),
        .Q(out_r_read_reg_309[44]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[45] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [43]),
        .Q(out_r_read_reg_309[45]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[46] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [44]),
        .Q(out_r_read_reg_309[46]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[47] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [45]),
        .Q(out_r_read_reg_309[47]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[48] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [46]),
        .Q(out_r_read_reg_309[48]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[49] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [47]),
        .Q(out_r_read_reg_309[49]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [2]),
        .Q(out_r_read_reg_309[4]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[50] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [48]),
        .Q(out_r_read_reg_309[50]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[51] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [49]),
        .Q(out_r_read_reg_309[51]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[52] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [50]),
        .Q(out_r_read_reg_309[52]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[53] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [51]),
        .Q(out_r_read_reg_309[53]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[54] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [52]),
        .Q(out_r_read_reg_309[54]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[55] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [53]),
        .Q(out_r_read_reg_309[55]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[56] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [54]),
        .Q(out_r_read_reg_309[56]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[57] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [55]),
        .Q(out_r_read_reg_309[57]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[58] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [56]),
        .Q(out_r_read_reg_309[58]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[59] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [57]),
        .Q(out_r_read_reg_309[59]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [3]),
        .Q(out_r_read_reg_309[5]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[60] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [58]),
        .Q(out_r_read_reg_309[60]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[61] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [59]),
        .Q(out_r_read_reg_309[61]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[62] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [60]),
        .Q(out_r_read_reg_309[62]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[63] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [61]),
        .Q(out_r_read_reg_309[63]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [4]),
        .Q(out_r_read_reg_309[6]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [5]),
        .Q(out_r_read_reg_309[7]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [6]),
        .Q(out_r_read_reg_309[8]),
        .R(1'b0));
  FDRE \out_r_read_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\out_r_read_reg_309_reg[63]_0 [7]),
        .Q(out_r_read_reg_309[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln60_reg_320[0]_i_1 
       (.I0(icmp_ln60_fu_167_p2),
        .I1(count_read_reg_304[0]),
        .O(\select_ln60_reg_320[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln60_reg_320[1]_i_1 
       (.I0(icmp_ln60_fu_167_p2),
        .I1(count_read_reg_304[1]),
        .O(\select_ln60_reg_320[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln60_reg_320[2]_i_1 
       (.I0(icmp_ln60_fu_167_p2),
        .I1(count_read_reg_304[2]),
        .O(\select_ln60_reg_320[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln60_reg_320[3]_i_1 
       (.I0(icmp_ln60_fu_167_p2),
        .I1(count_read_reg_304[3]),
        .O(\select_ln60_reg_320[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln60_reg_320[4]_i_1 
       (.I0(icmp_ln60_fu_167_p2),
        .I1(count_read_reg_304[4]),
        .O(\select_ln60_reg_320[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \select_ln60_reg_320[4]_i_10 
       (.I0(circular_read_reg_299[13]),
        .I1(circular_read_reg_299[14]),
        .I2(circular_read_reg_299[12]),
        .I3(circular_read_reg_299[10]),
        .I4(circular_read_reg_299[11]),
        .I5(circular_read_reg_299[9]),
        .O(\select_ln60_reg_320[4]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \select_ln60_reg_320[4]_i_11 
       (.I0(\select_ln60_reg_320[4]_i_18_n_5 ),
        .I1(circular_read_reg_299[0]),
        .I2(circular_read_reg_299[1]),
        .I3(circular_read_reg_299[2]),
        .I4(\select_ln60_reg_320[4]_i_19_n_5 ),
        .I5(\select_ln60_reg_320[4]_i_20_n_5 ),
        .O(\select_ln60_reg_320[4]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \select_ln60_reg_320[4]_i_12 
       (.I0(circular_read_reg_299[49]),
        .I1(circular_read_reg_299[50]),
        .I2(circular_read_reg_299[52]),
        .I3(circular_read_reg_299[53]),
        .I4(\select_ln60_reg_320[4]_i_21_n_5 ),
        .O(\select_ln60_reg_320[4]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \select_ln60_reg_320[4]_i_13 
       (.I0(circular_read_reg_299[38]),
        .I1(circular_read_reg_299[37]),
        .I2(circular_read_reg_299[41]),
        .I3(circular_read_reg_299[40]),
        .I4(circular_read_reg_299[39]),
        .I5(\select_ln60_reg_320[4]_i_22_n_5 ),
        .O(\select_ln60_reg_320[4]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \select_ln60_reg_320[4]_i_14 
       (.I0(circular_read_reg_299[52]),
        .I1(circular_read_reg_299[53]),
        .I2(circular_read_reg_299[51]),
        .I3(circular_read_reg_299[49]),
        .I4(circular_read_reg_299[50]),
        .I5(circular_read_reg_299[48]),
        .O(\select_ln60_reg_320[4]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \select_ln60_reg_320[4]_i_15 
       (.I0(circular_read_reg_299[34]),
        .I1(circular_read_reg_299[35]),
        .I2(circular_read_reg_299[33]),
        .I3(circular_read_reg_299[31]),
        .I4(circular_read_reg_299[32]),
        .I5(circular_read_reg_299[30]),
        .O(\select_ln60_reg_320[4]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \select_ln60_reg_320[4]_i_16 
       (.I0(circular_read_reg_299[28]),
        .I1(circular_read_reg_299[29]),
        .I2(circular_read_reg_299[27]),
        .I3(circular_read_reg_299[25]),
        .I4(circular_read_reg_299[26]),
        .I5(circular_read_reg_299[24]),
        .O(\select_ln60_reg_320[4]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \select_ln60_reg_320[4]_i_17 
       (.I0(circular_read_reg_299[29]),
        .I1(circular_read_reg_299[28]),
        .I2(circular_read_reg_299[26]),
        .I3(circular_read_reg_299[25]),
        .O(\select_ln60_reg_320[4]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \select_ln60_reg_320[4]_i_18 
       (.I0(circular_read_reg_299[7]),
        .I1(circular_read_reg_299[8]),
        .I2(circular_read_reg_299[6]),
        .I3(circular_read_reg_299[4]),
        .I4(circular_read_reg_299[5]),
        .I5(circular_read_reg_299[3]),
        .O(\select_ln60_reg_320[4]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \select_ln60_reg_320[4]_i_19 
       (.I0(circular_read_reg_299[8]),
        .I1(circular_read_reg_299[7]),
        .I2(circular_read_reg_299[5]),
        .I3(circular_read_reg_299[4]),
        .O(\select_ln60_reg_320[4]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \select_ln60_reg_320[4]_i_2 
       (.I0(circular_read_reg_299[57]),
        .I1(circular_read_reg_299[56]),
        .I2(circular_read_reg_299[55]),
        .I3(\select_ln60_reg_320[4]_i_3_n_5 ),
        .I4(\select_ln60_reg_320[4]_i_4_n_5 ),
        .I5(\select_ln60_reg_320[4]_i_5_n_5 ),
        .O(icmp_ln60_fu_167_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \select_ln60_reg_320[4]_i_20 
       (.I0(circular_read_reg_299[10]),
        .I1(circular_read_reg_299[11]),
        .I2(circular_read_reg_299[13]),
        .I3(circular_read_reg_299[14]),
        .I4(circular_read_reg_299[17]),
        .I5(circular_read_reg_299[16]),
        .O(\select_ln60_reg_320[4]_i_20_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \select_ln60_reg_320[4]_i_21 
       (.I0(circular_read_reg_299[47]),
        .I1(circular_read_reg_299[46]),
        .I2(circular_read_reg_299[44]),
        .I3(circular_read_reg_299[43]),
        .O(\select_ln60_reg_320[4]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \select_ln60_reg_320[4]_i_22 
       (.I0(circular_read_reg_299[46]),
        .I1(circular_read_reg_299[47]),
        .I2(circular_read_reg_299[45]),
        .I3(circular_read_reg_299[43]),
        .I4(circular_read_reg_299[44]),
        .I5(circular_read_reg_299[42]),
        .O(\select_ln60_reg_320[4]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \select_ln60_reg_320[4]_i_3 
       (.I0(circular_read_reg_299[58]),
        .I1(circular_read_reg_299[59]),
        .I2(circular_read_reg_299[60]),
        .I3(circular_read_reg_299[61]),
        .I4(circular_read_reg_299[63]),
        .I5(circular_read_reg_299[62]),
        .O(\select_ln60_reg_320[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \select_ln60_reg_320[4]_i_4 
       (.I0(\select_ln60_reg_320[4]_i_6_n_5 ),
        .I1(\select_ln60_reg_320[4]_i_7_n_5 ),
        .I2(\select_ln60_reg_320[4]_i_8_n_5 ),
        .I3(\select_ln60_reg_320[4]_i_9_n_5 ),
        .I4(\select_ln60_reg_320[4]_i_10_n_5 ),
        .I5(\select_ln60_reg_320[4]_i_11_n_5 ),
        .O(\select_ln60_reg_320[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0088000800000000)) 
    \select_ln60_reg_320[4]_i_5 
       (.I0(\select_ln60_reg_320[4]_i_12_n_5 ),
        .I1(\select_ln60_reg_320[4]_i_13_n_5 ),
        .I2(circular_read_reg_299[54]),
        .I3(circular_read_reg_299[56]),
        .I4(circular_read_reg_299[55]),
        .I5(\select_ln60_reg_320[4]_i_14_n_5 ),
        .O(\select_ln60_reg_320[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h080A)) 
    \select_ln60_reg_320[4]_i_6 
       (.I0(\select_ln60_reg_320[4]_i_15_n_5 ),
        .I1(circular_read_reg_299[37]),
        .I2(circular_read_reg_299[38]),
        .I3(circular_read_reg_299[36]),
        .O(\select_ln60_reg_320[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \select_ln60_reg_320[4]_i_7 
       (.I0(circular_read_reg_299[20]),
        .I1(circular_read_reg_299[19]),
        .I2(circular_read_reg_299[23]),
        .I3(circular_read_reg_299[22]),
        .I4(circular_read_reg_299[21]),
        .I5(\select_ln60_reg_320[4]_i_16_n_5 ),
        .O(\select_ln60_reg_320[4]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \select_ln60_reg_320[4]_i_8 
       (.I0(circular_read_reg_299[31]),
        .I1(circular_read_reg_299[32]),
        .I2(circular_read_reg_299[34]),
        .I3(circular_read_reg_299[35]),
        .I4(\select_ln60_reg_320[4]_i_17_n_5 ),
        .O(\select_ln60_reg_320[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \select_ln60_reg_320[4]_i_9 
       (.I0(circular_read_reg_299[19]),
        .I1(circular_read_reg_299[20]),
        .I2(circular_read_reg_299[18]),
        .I3(circular_read_reg_299[16]),
        .I4(circular_read_reg_299[17]),
        .I5(circular_read_reg_299[15]),
        .O(\select_ln60_reg_320[4]_i_9_n_5 ));
  FDRE \select_ln60_reg_320_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\select_ln60_reg_320[0]_i_1_n_5 ),
        .Q(\select_ln60_reg_320_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[5]),
        .Q(\select_ln60_reg_320_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[6]),
        .Q(\select_ln60_reg_320_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[7]),
        .Q(\select_ln60_reg_320_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[8]),
        .Q(\select_ln60_reg_320_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[9]),
        .Q(\select_ln60_reg_320_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[10]),
        .Q(\select_ln60_reg_320_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[11]),
        .Q(\select_ln60_reg_320_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[12]),
        .Q(\select_ln60_reg_320_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[13]),
        .Q(\select_ln60_reg_320_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[14]),
        .Q(\select_ln60_reg_320_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\select_ln60_reg_320[1]_i_1_n_5 ),
        .Q(\select_ln60_reg_320_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[15]),
        .Q(\select_ln60_reg_320_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[16]),
        .Q(\select_ln60_reg_320_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[17]),
        .Q(\select_ln60_reg_320_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[18]),
        .Q(\select_ln60_reg_320_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[19]),
        .Q(\select_ln60_reg_320_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[20]),
        .Q(\select_ln60_reg_320_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[21]),
        .Q(\select_ln60_reg_320_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[22]),
        .Q(\select_ln60_reg_320_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[23]),
        .Q(\select_ln60_reg_320_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[24]),
        .Q(\select_ln60_reg_320_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\select_ln60_reg_320[2]_i_1_n_5 ),
        .Q(\select_ln60_reg_320_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[25]),
        .Q(\select_ln60_reg_320_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[26]),
        .Q(\select_ln60_reg_320_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[27]),
        .Q(\select_ln60_reg_320_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[28]),
        .Q(\select_ln60_reg_320_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[29]),
        .Q(\select_ln60_reg_320_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[30]),
        .Q(\select_ln60_reg_320_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[31]),
        .Q(\select_ln60_reg_320_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[32]),
        .Q(\select_ln60_reg_320_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[33]),
        .Q(\select_ln60_reg_320_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[34]),
        .Q(\select_ln60_reg_320_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\select_ln60_reg_320[3]_i_1_n_5 ),
        .Q(\select_ln60_reg_320_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[35]),
        .Q(\select_ln60_reg_320_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[36]),
        .Q(\select_ln60_reg_320_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[37]),
        .Q(\select_ln60_reg_320_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[38]),
        .Q(\select_ln60_reg_320_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[39]),
        .Q(\select_ln60_reg_320_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[40]),
        .Q(\select_ln60_reg_320_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[41]),
        .Q(\select_ln60_reg_320_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[42]),
        .Q(\select_ln60_reg_320_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[43]),
        .Q(\select_ln60_reg_320_reg_n_5_[48] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[44]),
        .Q(\select_ln60_reg_320_reg_n_5_[49] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\select_ln60_reg_320[4]_i_1_n_5 ),
        .Q(\select_ln60_reg_320_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[45]),
        .Q(\select_ln60_reg_320_reg_n_5_[50] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[46]),
        .Q(\select_ln60_reg_320_reg_n_5_[51] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[47]),
        .Q(\select_ln60_reg_320_reg_n_5_[52] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[48]),
        .Q(\select_ln60_reg_320_reg_n_5_[53] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[49]),
        .Q(\select_ln60_reg_320_reg_n_5_[54] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[50]),
        .Q(\select_ln60_reg_320_reg_n_5_[55] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[51]),
        .Q(\select_ln60_reg_320_reg_n_5_[56] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[52]),
        .Q(\select_ln60_reg_320_reg_n_5_[57] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[53]),
        .Q(\select_ln60_reg_320_reg_n_5_[58] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[54]),
        .Q(\select_ln60_reg_320_reg_n_5_[59] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[0]),
        .Q(\select_ln60_reg_320_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[55]),
        .Q(\select_ln60_reg_320_reg_n_5_[60] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[56]),
        .Q(\select_ln60_reg_320_reg_n_5_[61] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[57]),
        .Q(\select_ln60_reg_320_reg_n_5_[62] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[58]),
        .Q(\select_ln60_reg_320_reg_n_5_[63] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[1]),
        .Q(\select_ln60_reg_320_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[2]),
        .Q(\select_ln60_reg_320_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[3]),
        .Q(\select_ln60_reg_320_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \select_ln60_reg_320_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_315[4]),
        .Q(\select_ln60_reg_320_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[5]),
        .Q(tmp_reg_315[0]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[15]),
        .Q(tmp_reg_315[10]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[16]),
        .Q(tmp_reg_315[11]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[17]),
        .Q(tmp_reg_315[12]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[18]),
        .Q(tmp_reg_315[13]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[19]),
        .Q(tmp_reg_315[14]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[20]),
        .Q(tmp_reg_315[15]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[21]),
        .Q(tmp_reg_315[16]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[22]),
        .Q(tmp_reg_315[17]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[23]),
        .Q(tmp_reg_315[18]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[24]),
        .Q(tmp_reg_315[19]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[6]),
        .Q(tmp_reg_315[1]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[25]),
        .Q(tmp_reg_315[20]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[26]),
        .Q(tmp_reg_315[21]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[27]),
        .Q(tmp_reg_315[22]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[28]),
        .Q(tmp_reg_315[23]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[29]),
        .Q(tmp_reg_315[24]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[30]),
        .Q(tmp_reg_315[25]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[31]),
        .Q(tmp_reg_315[26]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[32]),
        .Q(tmp_reg_315[27]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[33]),
        .Q(tmp_reg_315[28]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[34]),
        .Q(tmp_reg_315[29]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[7]),
        .Q(tmp_reg_315[2]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[35]),
        .Q(tmp_reg_315[30]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[36]),
        .Q(tmp_reg_315[31]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[32] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[37]),
        .Q(tmp_reg_315[32]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[33] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[38]),
        .Q(tmp_reg_315[33]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[34] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[39]),
        .Q(tmp_reg_315[34]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[35] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[40]),
        .Q(tmp_reg_315[35]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[36] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[41]),
        .Q(tmp_reg_315[36]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[37] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[42]),
        .Q(tmp_reg_315[37]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[38] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[43]),
        .Q(tmp_reg_315[38]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[39] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[44]),
        .Q(tmp_reg_315[39]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[8]),
        .Q(tmp_reg_315[3]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[40] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[45]),
        .Q(tmp_reg_315[40]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[41] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[46]),
        .Q(tmp_reg_315[41]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[42] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[47]),
        .Q(tmp_reg_315[42]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[43] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[48]),
        .Q(tmp_reg_315[43]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[44] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[49]),
        .Q(tmp_reg_315[44]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[45] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[50]),
        .Q(tmp_reg_315[45]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[46] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[51]),
        .Q(tmp_reg_315[46]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[47] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[52]),
        .Q(tmp_reg_315[47]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[48] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[53]),
        .Q(tmp_reg_315[48]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[49] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[54]),
        .Q(tmp_reg_315[49]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[9]),
        .Q(tmp_reg_315[4]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[50] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[55]),
        .Q(tmp_reg_315[50]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[51] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[56]),
        .Q(tmp_reg_315[51]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[52] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[57]),
        .Q(tmp_reg_315[52]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[53] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[58]),
        .Q(tmp_reg_315[53]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[54] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[59]),
        .Q(tmp_reg_315[54]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[55] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[60]),
        .Q(tmp_reg_315[55]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[56] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[61]),
        .Q(tmp_reg_315[56]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[57] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[62]),
        .Q(tmp_reg_315[57]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[58] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[63]),
        .Q(tmp_reg_315[58]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[10]),
        .Q(tmp_reg_315[5]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[11]),
        .Q(tmp_reg_315[6]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[12]),
        .Q(tmp_reg_315[7]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[13]),
        .Q(tmp_reg_315[8]),
        .R(1'b0));
  FDRE \tmp_reg_315_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(count_c_dout[14]),
        .Q(tmp_reg_315[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[14]_i_2 
       (.I0(out_r_read_reg_309[17]),
        .I1(shl_ln77_fu_214_p2[17]),
        .O(\trunc_ln1_reg_340[14]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[14]_i_3 
       (.I0(out_r_read_reg_309[16]),
        .I1(shl_ln77_fu_214_p2[16]),
        .O(\trunc_ln1_reg_340[14]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[14]_i_4 
       (.I0(out_r_read_reg_309[15]),
        .I1(shl_ln77_fu_214_p2[15]),
        .O(\trunc_ln1_reg_340[14]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[14]_i_5 
       (.I0(out_r_read_reg_309[14]),
        .I1(shl_ln77_fu_214_p2[14]),
        .O(\trunc_ln1_reg_340[14]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[14]_i_6 
       (.I0(out_r_read_reg_309[13]),
        .I1(shl_ln77_fu_214_p2[13]),
        .O(\trunc_ln1_reg_340[14]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[14]_i_7 
       (.I0(out_r_read_reg_309[12]),
        .I1(shl_ln77_fu_214_p2[12]),
        .O(\trunc_ln1_reg_340[14]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[14]_i_8 
       (.I0(out_r_read_reg_309[11]),
        .I1(shl_ln77_fu_214_p2[11]),
        .O(\trunc_ln1_reg_340[14]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[14]_i_9 
       (.I0(out_r_read_reg_309[10]),
        .I1(shl_ln77_fu_214_p2[10]),
        .O(\trunc_ln1_reg_340[14]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[22]_i_2 
       (.I0(out_r_read_reg_309[25]),
        .I1(shl_ln77_fu_214_p2[25]),
        .O(\trunc_ln1_reg_340[22]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[22]_i_3 
       (.I0(out_r_read_reg_309[24]),
        .I1(shl_ln77_fu_214_p2[24]),
        .O(\trunc_ln1_reg_340[22]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[22]_i_4 
       (.I0(out_r_read_reg_309[23]),
        .I1(shl_ln77_fu_214_p2[23]),
        .O(\trunc_ln1_reg_340[22]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[22]_i_5 
       (.I0(out_r_read_reg_309[22]),
        .I1(shl_ln77_fu_214_p2[22]),
        .O(\trunc_ln1_reg_340[22]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[22]_i_6 
       (.I0(out_r_read_reg_309[21]),
        .I1(shl_ln77_fu_214_p2[21]),
        .O(\trunc_ln1_reg_340[22]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[22]_i_7 
       (.I0(out_r_read_reg_309[20]),
        .I1(shl_ln77_fu_214_p2[20]),
        .O(\trunc_ln1_reg_340[22]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[22]_i_8 
       (.I0(out_r_read_reg_309[19]),
        .I1(shl_ln77_fu_214_p2[19]),
        .O(\trunc_ln1_reg_340[22]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[22]_i_9 
       (.I0(out_r_read_reg_309[18]),
        .I1(shl_ln77_fu_214_p2[18]),
        .O(\trunc_ln1_reg_340[22]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[30]_i_2 
       (.I0(out_r_read_reg_309[33]),
        .I1(shl_ln77_fu_214_p2[33]),
        .O(\trunc_ln1_reg_340[30]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[30]_i_3 
       (.I0(out_r_read_reg_309[32]),
        .I1(shl_ln77_fu_214_p2[32]),
        .O(\trunc_ln1_reg_340[30]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[30]_i_4 
       (.I0(out_r_read_reg_309[31]),
        .I1(shl_ln77_fu_214_p2[31]),
        .O(\trunc_ln1_reg_340[30]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[30]_i_5 
       (.I0(out_r_read_reg_309[30]),
        .I1(shl_ln77_fu_214_p2[30]),
        .O(\trunc_ln1_reg_340[30]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[30]_i_6 
       (.I0(out_r_read_reg_309[29]),
        .I1(shl_ln77_fu_214_p2[29]),
        .O(\trunc_ln1_reg_340[30]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[30]_i_7 
       (.I0(out_r_read_reg_309[28]),
        .I1(shl_ln77_fu_214_p2[28]),
        .O(\trunc_ln1_reg_340[30]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[30]_i_8 
       (.I0(out_r_read_reg_309[27]),
        .I1(shl_ln77_fu_214_p2[27]),
        .O(\trunc_ln1_reg_340[30]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[30]_i_9 
       (.I0(out_r_read_reg_309[26]),
        .I1(shl_ln77_fu_214_p2[26]),
        .O(\trunc_ln1_reg_340[30]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[38]_i_2 
       (.I0(out_r_read_reg_309[41]),
        .I1(shl_ln77_fu_214_p2[41]),
        .O(\trunc_ln1_reg_340[38]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[38]_i_3 
       (.I0(out_r_read_reg_309[40]),
        .I1(shl_ln77_fu_214_p2[40]),
        .O(\trunc_ln1_reg_340[38]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[38]_i_4 
       (.I0(out_r_read_reg_309[39]),
        .I1(shl_ln77_fu_214_p2[39]),
        .O(\trunc_ln1_reg_340[38]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[38]_i_5 
       (.I0(out_r_read_reg_309[38]),
        .I1(shl_ln77_fu_214_p2[38]),
        .O(\trunc_ln1_reg_340[38]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[38]_i_6 
       (.I0(out_r_read_reg_309[37]),
        .I1(shl_ln77_fu_214_p2[37]),
        .O(\trunc_ln1_reg_340[38]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[38]_i_7 
       (.I0(out_r_read_reg_309[36]),
        .I1(shl_ln77_fu_214_p2[36]),
        .O(\trunc_ln1_reg_340[38]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[38]_i_8 
       (.I0(out_r_read_reg_309[35]),
        .I1(shl_ln77_fu_214_p2[35]),
        .O(\trunc_ln1_reg_340[38]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[38]_i_9 
       (.I0(out_r_read_reg_309[34]),
        .I1(shl_ln77_fu_214_p2[34]),
        .O(\trunc_ln1_reg_340[38]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[46]_i_2 
       (.I0(out_r_read_reg_309[49]),
        .I1(shl_ln77_fu_214_p2[49]),
        .O(\trunc_ln1_reg_340[46]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[46]_i_3 
       (.I0(out_r_read_reg_309[48]),
        .I1(shl_ln77_fu_214_p2[48]),
        .O(\trunc_ln1_reg_340[46]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[46]_i_4 
       (.I0(out_r_read_reg_309[47]),
        .I1(shl_ln77_fu_214_p2[47]),
        .O(\trunc_ln1_reg_340[46]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[46]_i_5 
       (.I0(out_r_read_reg_309[46]),
        .I1(shl_ln77_fu_214_p2[46]),
        .O(\trunc_ln1_reg_340[46]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[46]_i_6 
       (.I0(out_r_read_reg_309[45]),
        .I1(shl_ln77_fu_214_p2[45]),
        .O(\trunc_ln1_reg_340[46]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[46]_i_7 
       (.I0(out_r_read_reg_309[44]),
        .I1(shl_ln77_fu_214_p2[44]),
        .O(\trunc_ln1_reg_340[46]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[46]_i_8 
       (.I0(out_r_read_reg_309[43]),
        .I1(shl_ln77_fu_214_p2[43]),
        .O(\trunc_ln1_reg_340[46]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[46]_i_9 
       (.I0(out_r_read_reg_309[42]),
        .I1(shl_ln77_fu_214_p2[42]),
        .O(\trunc_ln1_reg_340[46]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[54]_i_2 
       (.I0(out_r_read_reg_309[57]),
        .I1(shl_ln77_fu_214_p2[57]),
        .O(\trunc_ln1_reg_340[54]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[54]_i_3 
       (.I0(out_r_read_reg_309[56]),
        .I1(shl_ln77_fu_214_p2[56]),
        .O(\trunc_ln1_reg_340[54]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[54]_i_4 
       (.I0(out_r_read_reg_309[55]),
        .I1(shl_ln77_fu_214_p2[55]),
        .O(\trunc_ln1_reg_340[54]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[54]_i_5 
       (.I0(out_r_read_reg_309[54]),
        .I1(shl_ln77_fu_214_p2[54]),
        .O(\trunc_ln1_reg_340[54]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[54]_i_6 
       (.I0(out_r_read_reg_309[53]),
        .I1(shl_ln77_fu_214_p2[53]),
        .O(\trunc_ln1_reg_340[54]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[54]_i_7 
       (.I0(out_r_read_reg_309[52]),
        .I1(shl_ln77_fu_214_p2[52]),
        .O(\trunc_ln1_reg_340[54]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[54]_i_8 
       (.I0(out_r_read_reg_309[51]),
        .I1(shl_ln77_fu_214_p2[51]),
        .O(\trunc_ln1_reg_340[54]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[54]_i_9 
       (.I0(out_r_read_reg_309[50]),
        .I1(shl_ln77_fu_214_p2[50]),
        .O(\trunc_ln1_reg_340[54]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln1_reg_340[60]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln64_fu_189_p2),
        .O(ap_NS_fsm11_out));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[60]_i_3 
       (.I0(out_r_read_reg_309[63]),
        .I1(shl_ln77_fu_214_p2[63]),
        .O(\trunc_ln1_reg_340[60]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[60]_i_4 
       (.I0(out_r_read_reg_309[62]),
        .I1(shl_ln77_fu_214_p2[62]),
        .O(\trunc_ln1_reg_340[60]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[60]_i_5 
       (.I0(out_r_read_reg_309[61]),
        .I1(shl_ln77_fu_214_p2[61]),
        .O(\trunc_ln1_reg_340[60]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[60]_i_6 
       (.I0(out_r_read_reg_309[60]),
        .I1(shl_ln77_fu_214_p2[60]),
        .O(\trunc_ln1_reg_340[60]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[60]_i_7 
       (.I0(out_r_read_reg_309[59]),
        .I1(shl_ln77_fu_214_p2[59]),
        .O(\trunc_ln1_reg_340[60]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[60]_i_8 
       (.I0(out_r_read_reg_309[58]),
        .I1(shl_ln77_fu_214_p2[58]),
        .O(\trunc_ln1_reg_340[60]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[6]_i_2 
       (.I0(out_r_read_reg_309[9]),
        .I1(shl_ln77_fu_214_p2[9]),
        .O(\trunc_ln1_reg_340[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[6]_i_3 
       (.I0(out_r_read_reg_309[8]),
        .I1(shl_ln77_fu_214_p2[8]),
        .O(\trunc_ln1_reg_340[6]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[6]_i_4 
       (.I0(out_r_read_reg_309[7]),
        .I1(shl_ln77_fu_214_p2[7]),
        .O(\trunc_ln1_reg_340[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[6]_i_5 
       (.I0(out_r_read_reg_309[6]),
        .I1(shl_ln77_fu_214_p2[6]),
        .O(\trunc_ln1_reg_340[6]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[6]_i_6 
       (.I0(out_r_read_reg_309[5]),
        .I1(shl_ln77_fu_214_p2[5]),
        .O(\trunc_ln1_reg_340[6]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[6]_i_7 
       (.I0(out_r_read_reg_309[4]),
        .I1(shl_ln77_fu_214_p2[4]),
        .O(\trunc_ln1_reg_340[6]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_340[6]_i_8 
       (.I0(out_r_read_reg_309[3]),
        .I1(shl_ln77_fu_214_p2[3]),
        .O(\trunc_ln1_reg_340[6]_i_8_n_5 ));
  FDRE \trunc_ln1_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[0]),
        .Q(trunc_ln1_reg_340[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[10]),
        .Q(trunc_ln1_reg_340[10]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[11]),
        .Q(trunc_ln1_reg_340[11]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[12]),
        .Q(trunc_ln1_reg_340[12]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[13]),
        .Q(trunc_ln1_reg_340[13]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[14]),
        .Q(trunc_ln1_reg_340[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1_reg_340_reg[14]_i_1 
       (.CI(\trunc_ln1_reg_340_reg[6]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1_reg_340_reg[14]_i_1_n_5 ,\trunc_ln1_reg_340_reg[14]_i_1_n_6 ,\trunc_ln1_reg_340_reg[14]_i_1_n_7 ,\trunc_ln1_reg_340_reg[14]_i_1_n_8 ,\trunc_ln1_reg_340_reg[14]_i_1_n_9 ,\trunc_ln1_reg_340_reg[14]_i_1_n_10 ,\trunc_ln1_reg_340_reg[14]_i_1_n_11 ,\trunc_ln1_reg_340_reg[14]_i_1_n_12 }),
        .DI(out_r_read_reg_309[17:10]),
        .O(p_0_in[14:7]),
        .S({\trunc_ln1_reg_340[14]_i_2_n_5 ,\trunc_ln1_reg_340[14]_i_3_n_5 ,\trunc_ln1_reg_340[14]_i_4_n_5 ,\trunc_ln1_reg_340[14]_i_5_n_5 ,\trunc_ln1_reg_340[14]_i_6_n_5 ,\trunc_ln1_reg_340[14]_i_7_n_5 ,\trunc_ln1_reg_340[14]_i_8_n_5 ,\trunc_ln1_reg_340[14]_i_9_n_5 }));
  FDRE \trunc_ln1_reg_340_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[15]),
        .Q(trunc_ln1_reg_340[15]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[16]),
        .Q(trunc_ln1_reg_340[16]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[17]),
        .Q(trunc_ln1_reg_340[17]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[18]),
        .Q(trunc_ln1_reg_340[18]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[19]),
        .Q(trunc_ln1_reg_340[19]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[1]),
        .Q(trunc_ln1_reg_340[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[20]),
        .Q(trunc_ln1_reg_340[20]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[21]),
        .Q(trunc_ln1_reg_340[21]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[22]),
        .Q(trunc_ln1_reg_340[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1_reg_340_reg[22]_i_1 
       (.CI(\trunc_ln1_reg_340_reg[14]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1_reg_340_reg[22]_i_1_n_5 ,\trunc_ln1_reg_340_reg[22]_i_1_n_6 ,\trunc_ln1_reg_340_reg[22]_i_1_n_7 ,\trunc_ln1_reg_340_reg[22]_i_1_n_8 ,\trunc_ln1_reg_340_reg[22]_i_1_n_9 ,\trunc_ln1_reg_340_reg[22]_i_1_n_10 ,\trunc_ln1_reg_340_reg[22]_i_1_n_11 ,\trunc_ln1_reg_340_reg[22]_i_1_n_12 }),
        .DI(out_r_read_reg_309[25:18]),
        .O(p_0_in[22:15]),
        .S({\trunc_ln1_reg_340[22]_i_2_n_5 ,\trunc_ln1_reg_340[22]_i_3_n_5 ,\trunc_ln1_reg_340[22]_i_4_n_5 ,\trunc_ln1_reg_340[22]_i_5_n_5 ,\trunc_ln1_reg_340[22]_i_6_n_5 ,\trunc_ln1_reg_340[22]_i_7_n_5 ,\trunc_ln1_reg_340[22]_i_8_n_5 ,\trunc_ln1_reg_340[22]_i_9_n_5 }));
  FDRE \trunc_ln1_reg_340_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[23]),
        .Q(trunc_ln1_reg_340[23]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[24]),
        .Q(trunc_ln1_reg_340[24]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[25]),
        .Q(trunc_ln1_reg_340[25]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[26]),
        .Q(trunc_ln1_reg_340[26]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[27]),
        .Q(trunc_ln1_reg_340[27]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[28]),
        .Q(trunc_ln1_reg_340[28]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[29]),
        .Q(trunc_ln1_reg_340[29]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[2]),
        .Q(trunc_ln1_reg_340[2]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[30]),
        .Q(trunc_ln1_reg_340[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1_reg_340_reg[30]_i_1 
       (.CI(\trunc_ln1_reg_340_reg[22]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1_reg_340_reg[30]_i_1_n_5 ,\trunc_ln1_reg_340_reg[30]_i_1_n_6 ,\trunc_ln1_reg_340_reg[30]_i_1_n_7 ,\trunc_ln1_reg_340_reg[30]_i_1_n_8 ,\trunc_ln1_reg_340_reg[30]_i_1_n_9 ,\trunc_ln1_reg_340_reg[30]_i_1_n_10 ,\trunc_ln1_reg_340_reg[30]_i_1_n_11 ,\trunc_ln1_reg_340_reg[30]_i_1_n_12 }),
        .DI(out_r_read_reg_309[33:26]),
        .O(p_0_in[30:23]),
        .S({\trunc_ln1_reg_340[30]_i_2_n_5 ,\trunc_ln1_reg_340[30]_i_3_n_5 ,\trunc_ln1_reg_340[30]_i_4_n_5 ,\trunc_ln1_reg_340[30]_i_5_n_5 ,\trunc_ln1_reg_340[30]_i_6_n_5 ,\trunc_ln1_reg_340[30]_i_7_n_5 ,\trunc_ln1_reg_340[30]_i_8_n_5 ,\trunc_ln1_reg_340[30]_i_9_n_5 }));
  FDRE \trunc_ln1_reg_340_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[31]),
        .Q(trunc_ln1_reg_340[31]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[32]),
        .Q(trunc_ln1_reg_340[32]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[33]),
        .Q(trunc_ln1_reg_340[33]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[34]),
        .Q(trunc_ln1_reg_340[34]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[35]),
        .Q(trunc_ln1_reg_340[35]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[36]),
        .Q(trunc_ln1_reg_340[36]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[37]),
        .Q(trunc_ln1_reg_340[37]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[38]),
        .Q(trunc_ln1_reg_340[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1_reg_340_reg[38]_i_1 
       (.CI(\trunc_ln1_reg_340_reg[30]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1_reg_340_reg[38]_i_1_n_5 ,\trunc_ln1_reg_340_reg[38]_i_1_n_6 ,\trunc_ln1_reg_340_reg[38]_i_1_n_7 ,\trunc_ln1_reg_340_reg[38]_i_1_n_8 ,\trunc_ln1_reg_340_reg[38]_i_1_n_9 ,\trunc_ln1_reg_340_reg[38]_i_1_n_10 ,\trunc_ln1_reg_340_reg[38]_i_1_n_11 ,\trunc_ln1_reg_340_reg[38]_i_1_n_12 }),
        .DI(out_r_read_reg_309[41:34]),
        .O(p_0_in[38:31]),
        .S({\trunc_ln1_reg_340[38]_i_2_n_5 ,\trunc_ln1_reg_340[38]_i_3_n_5 ,\trunc_ln1_reg_340[38]_i_4_n_5 ,\trunc_ln1_reg_340[38]_i_5_n_5 ,\trunc_ln1_reg_340[38]_i_6_n_5 ,\trunc_ln1_reg_340[38]_i_7_n_5 ,\trunc_ln1_reg_340[38]_i_8_n_5 ,\trunc_ln1_reg_340[38]_i_9_n_5 }));
  FDRE \trunc_ln1_reg_340_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[39]),
        .Q(trunc_ln1_reg_340[39]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[3]),
        .Q(trunc_ln1_reg_340[3]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[40]),
        .Q(trunc_ln1_reg_340[40]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[41]),
        .Q(trunc_ln1_reg_340[41]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[42]),
        .Q(trunc_ln1_reg_340[42]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[43]),
        .Q(trunc_ln1_reg_340[43]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[44]),
        .Q(trunc_ln1_reg_340[44]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[45]),
        .Q(trunc_ln1_reg_340[45]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[46]),
        .Q(trunc_ln1_reg_340[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1_reg_340_reg[46]_i_1 
       (.CI(\trunc_ln1_reg_340_reg[38]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1_reg_340_reg[46]_i_1_n_5 ,\trunc_ln1_reg_340_reg[46]_i_1_n_6 ,\trunc_ln1_reg_340_reg[46]_i_1_n_7 ,\trunc_ln1_reg_340_reg[46]_i_1_n_8 ,\trunc_ln1_reg_340_reg[46]_i_1_n_9 ,\trunc_ln1_reg_340_reg[46]_i_1_n_10 ,\trunc_ln1_reg_340_reg[46]_i_1_n_11 ,\trunc_ln1_reg_340_reg[46]_i_1_n_12 }),
        .DI(out_r_read_reg_309[49:42]),
        .O(p_0_in[46:39]),
        .S({\trunc_ln1_reg_340[46]_i_2_n_5 ,\trunc_ln1_reg_340[46]_i_3_n_5 ,\trunc_ln1_reg_340[46]_i_4_n_5 ,\trunc_ln1_reg_340[46]_i_5_n_5 ,\trunc_ln1_reg_340[46]_i_6_n_5 ,\trunc_ln1_reg_340[46]_i_7_n_5 ,\trunc_ln1_reg_340[46]_i_8_n_5 ,\trunc_ln1_reg_340[46]_i_9_n_5 }));
  FDRE \trunc_ln1_reg_340_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[47]),
        .Q(trunc_ln1_reg_340[47]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[48]),
        .Q(trunc_ln1_reg_340[48]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[49]),
        .Q(trunc_ln1_reg_340[49]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[4]),
        .Q(trunc_ln1_reg_340[4]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[50]),
        .Q(trunc_ln1_reg_340[50]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[51]),
        .Q(trunc_ln1_reg_340[51]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[52]),
        .Q(trunc_ln1_reg_340[52]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[53]),
        .Q(trunc_ln1_reg_340[53]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[54]),
        .Q(trunc_ln1_reg_340[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1_reg_340_reg[54]_i_1 
       (.CI(\trunc_ln1_reg_340_reg[46]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1_reg_340_reg[54]_i_1_n_5 ,\trunc_ln1_reg_340_reg[54]_i_1_n_6 ,\trunc_ln1_reg_340_reg[54]_i_1_n_7 ,\trunc_ln1_reg_340_reg[54]_i_1_n_8 ,\trunc_ln1_reg_340_reg[54]_i_1_n_9 ,\trunc_ln1_reg_340_reg[54]_i_1_n_10 ,\trunc_ln1_reg_340_reg[54]_i_1_n_11 ,\trunc_ln1_reg_340_reg[54]_i_1_n_12 }),
        .DI(out_r_read_reg_309[57:50]),
        .O(p_0_in[54:47]),
        .S({\trunc_ln1_reg_340[54]_i_2_n_5 ,\trunc_ln1_reg_340[54]_i_3_n_5 ,\trunc_ln1_reg_340[54]_i_4_n_5 ,\trunc_ln1_reg_340[54]_i_5_n_5 ,\trunc_ln1_reg_340[54]_i_6_n_5 ,\trunc_ln1_reg_340[54]_i_7_n_5 ,\trunc_ln1_reg_340[54]_i_8_n_5 ,\trunc_ln1_reg_340[54]_i_9_n_5 }));
  FDRE \trunc_ln1_reg_340_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[55]),
        .Q(trunc_ln1_reg_340[55]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[56]),
        .Q(trunc_ln1_reg_340[56]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[57]),
        .Q(trunc_ln1_reg_340[57]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[58]),
        .Q(trunc_ln1_reg_340[58]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[59]),
        .Q(trunc_ln1_reg_340[59]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[5]),
        .Q(trunc_ln1_reg_340[5]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[60]),
        .Q(trunc_ln1_reg_340[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1_reg_340_reg[60]_i_2 
       (.CI(\trunc_ln1_reg_340_reg[54]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln1_reg_340_reg[60]_i_2_CO_UNCONNECTED [7:5],\trunc_ln1_reg_340_reg[60]_i_2_n_8 ,\trunc_ln1_reg_340_reg[60]_i_2_n_9 ,\trunc_ln1_reg_340_reg[60]_i_2_n_10 ,\trunc_ln1_reg_340_reg[60]_i_2_n_11 ,\trunc_ln1_reg_340_reg[60]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,out_r_read_reg_309[62:58]}),
        .O({\NLW_trunc_ln1_reg_340_reg[60]_i_2_O_UNCONNECTED [7:6],p_0_in[60:55]}),
        .S({1'b0,1'b0,\trunc_ln1_reg_340[60]_i_3_n_5 ,\trunc_ln1_reg_340[60]_i_4_n_5 ,\trunc_ln1_reg_340[60]_i_5_n_5 ,\trunc_ln1_reg_340[60]_i_6_n_5 ,\trunc_ln1_reg_340[60]_i_7_n_5 ,\trunc_ln1_reg_340[60]_i_8_n_5 }));
  FDRE \trunc_ln1_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[6]),
        .Q(trunc_ln1_reg_340[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1_reg_340_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1_reg_340_reg[6]_i_1_n_5 ,\trunc_ln1_reg_340_reg[6]_i_1_n_6 ,\trunc_ln1_reg_340_reg[6]_i_1_n_7 ,\trunc_ln1_reg_340_reg[6]_i_1_n_8 ,\trunc_ln1_reg_340_reg[6]_i_1_n_9 ,\trunc_ln1_reg_340_reg[6]_i_1_n_10 ,\trunc_ln1_reg_340_reg[6]_i_1_n_11 ,\trunc_ln1_reg_340_reg[6]_i_1_n_12 }),
        .DI({out_r_read_reg_309[9:3],1'b0}),
        .O({p_0_in[6:0],\NLW_trunc_ln1_reg_340_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln1_reg_340[6]_i_2_n_5 ,\trunc_ln1_reg_340[6]_i_3_n_5 ,\trunc_ln1_reg_340[6]_i_4_n_5 ,\trunc_ln1_reg_340[6]_i_5_n_5 ,\trunc_ln1_reg_340[6]_i_6_n_5 ,\trunc_ln1_reg_340[6]_i_7_n_5 ,\trunc_ln1_reg_340[6]_i_8_n_5 ,out_r_read_reg_309[2]}));
  FDRE \trunc_ln1_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[7]),
        .Q(trunc_ln1_reg_340[7]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[8]),
        .Q(trunc_ln1_reg_340[8]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_340_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(p_0_in[9]),
        .Q(trunc_ln1_reg_340[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[14]_i_2 
       (.I0(out_r_read_reg_309[17]),
        .I1(shl_ln69_fu_235_p2[17]),
        .O(\trunc_ln_reg_346[14]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[14]_i_3 
       (.I0(out_r_read_reg_309[16]),
        .I1(shl_ln69_fu_235_p2[16]),
        .O(\trunc_ln_reg_346[14]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[14]_i_4 
       (.I0(out_r_read_reg_309[15]),
        .I1(shl_ln69_fu_235_p2[15]),
        .O(\trunc_ln_reg_346[14]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[14]_i_5 
       (.I0(out_r_read_reg_309[14]),
        .I1(shl_ln69_fu_235_p2[14]),
        .O(\trunc_ln_reg_346[14]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[14]_i_6 
       (.I0(out_r_read_reg_309[13]),
        .I1(shl_ln69_fu_235_p2[13]),
        .O(\trunc_ln_reg_346[14]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[14]_i_7 
       (.I0(out_r_read_reg_309[12]),
        .I1(shl_ln69_fu_235_p2[12]),
        .O(\trunc_ln_reg_346[14]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[14]_i_8 
       (.I0(out_r_read_reg_309[11]),
        .I1(shl_ln69_fu_235_p2[11]),
        .O(\trunc_ln_reg_346[14]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[14]_i_9 
       (.I0(out_r_read_reg_309[10]),
        .I1(shl_ln69_fu_235_p2[10]),
        .O(\trunc_ln_reg_346[14]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[22]_i_2 
       (.I0(out_r_read_reg_309[25]),
        .I1(shl_ln69_fu_235_p2[25]),
        .O(\trunc_ln_reg_346[22]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[22]_i_3 
       (.I0(out_r_read_reg_309[24]),
        .I1(shl_ln69_fu_235_p2[24]),
        .O(\trunc_ln_reg_346[22]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[22]_i_4 
       (.I0(out_r_read_reg_309[23]),
        .I1(shl_ln69_fu_235_p2[23]),
        .O(\trunc_ln_reg_346[22]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[22]_i_5 
       (.I0(out_r_read_reg_309[22]),
        .I1(shl_ln69_fu_235_p2[22]),
        .O(\trunc_ln_reg_346[22]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[22]_i_6 
       (.I0(out_r_read_reg_309[21]),
        .I1(shl_ln69_fu_235_p2[21]),
        .O(\trunc_ln_reg_346[22]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[22]_i_7 
       (.I0(out_r_read_reg_309[20]),
        .I1(shl_ln69_fu_235_p2[20]),
        .O(\trunc_ln_reg_346[22]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[22]_i_8 
       (.I0(out_r_read_reg_309[19]),
        .I1(shl_ln69_fu_235_p2[19]),
        .O(\trunc_ln_reg_346[22]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[22]_i_9 
       (.I0(out_r_read_reg_309[18]),
        .I1(shl_ln69_fu_235_p2[18]),
        .O(\trunc_ln_reg_346[22]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[30]_i_2 
       (.I0(out_r_read_reg_309[33]),
        .I1(shl_ln69_fu_235_p2[33]),
        .O(\trunc_ln_reg_346[30]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[30]_i_3 
       (.I0(out_r_read_reg_309[32]),
        .I1(shl_ln69_fu_235_p2[32]),
        .O(\trunc_ln_reg_346[30]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[30]_i_4 
       (.I0(out_r_read_reg_309[31]),
        .I1(shl_ln69_fu_235_p2[31]),
        .O(\trunc_ln_reg_346[30]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[30]_i_5 
       (.I0(out_r_read_reg_309[30]),
        .I1(shl_ln69_fu_235_p2[30]),
        .O(\trunc_ln_reg_346[30]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[30]_i_6 
       (.I0(out_r_read_reg_309[29]),
        .I1(shl_ln69_fu_235_p2[29]),
        .O(\trunc_ln_reg_346[30]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[30]_i_7 
       (.I0(out_r_read_reg_309[28]),
        .I1(shl_ln69_fu_235_p2[28]),
        .O(\trunc_ln_reg_346[30]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[30]_i_8 
       (.I0(out_r_read_reg_309[27]),
        .I1(shl_ln69_fu_235_p2[27]),
        .O(\trunc_ln_reg_346[30]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[30]_i_9 
       (.I0(out_r_read_reg_309[26]),
        .I1(shl_ln69_fu_235_p2[26]),
        .O(\trunc_ln_reg_346[30]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[38]_i_2 
       (.I0(out_r_read_reg_309[41]),
        .I1(shl_ln69_fu_235_p2[41]),
        .O(\trunc_ln_reg_346[38]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[38]_i_3 
       (.I0(out_r_read_reg_309[40]),
        .I1(shl_ln69_fu_235_p2[40]),
        .O(\trunc_ln_reg_346[38]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[38]_i_4 
       (.I0(out_r_read_reg_309[39]),
        .I1(shl_ln69_fu_235_p2[39]),
        .O(\trunc_ln_reg_346[38]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[38]_i_5 
       (.I0(out_r_read_reg_309[38]),
        .I1(shl_ln69_fu_235_p2[38]),
        .O(\trunc_ln_reg_346[38]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[38]_i_6 
       (.I0(out_r_read_reg_309[37]),
        .I1(shl_ln69_fu_235_p2[37]),
        .O(\trunc_ln_reg_346[38]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[38]_i_7 
       (.I0(out_r_read_reg_309[36]),
        .I1(shl_ln69_fu_235_p2[36]),
        .O(\trunc_ln_reg_346[38]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[38]_i_8 
       (.I0(out_r_read_reg_309[35]),
        .I1(shl_ln69_fu_235_p2[35]),
        .O(\trunc_ln_reg_346[38]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[38]_i_9 
       (.I0(out_r_read_reg_309[34]),
        .I1(shl_ln69_fu_235_p2[34]),
        .O(\trunc_ln_reg_346[38]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[46]_i_2 
       (.I0(out_r_read_reg_309[49]),
        .I1(shl_ln69_fu_235_p2[49]),
        .O(\trunc_ln_reg_346[46]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[46]_i_3 
       (.I0(out_r_read_reg_309[48]),
        .I1(shl_ln69_fu_235_p2[48]),
        .O(\trunc_ln_reg_346[46]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[46]_i_4 
       (.I0(out_r_read_reg_309[47]),
        .I1(shl_ln69_fu_235_p2[47]),
        .O(\trunc_ln_reg_346[46]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[46]_i_5 
       (.I0(out_r_read_reg_309[46]),
        .I1(shl_ln69_fu_235_p2[46]),
        .O(\trunc_ln_reg_346[46]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[46]_i_6 
       (.I0(out_r_read_reg_309[45]),
        .I1(shl_ln69_fu_235_p2[45]),
        .O(\trunc_ln_reg_346[46]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[46]_i_7 
       (.I0(out_r_read_reg_309[44]),
        .I1(shl_ln69_fu_235_p2[44]),
        .O(\trunc_ln_reg_346[46]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[46]_i_8 
       (.I0(out_r_read_reg_309[43]),
        .I1(shl_ln69_fu_235_p2[43]),
        .O(\trunc_ln_reg_346[46]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[46]_i_9 
       (.I0(out_r_read_reg_309[42]),
        .I1(shl_ln69_fu_235_p2[42]),
        .O(\trunc_ln_reg_346[46]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[54]_i_2 
       (.I0(out_r_read_reg_309[57]),
        .I1(shl_ln69_fu_235_p2[57]),
        .O(\trunc_ln_reg_346[54]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[54]_i_3 
       (.I0(out_r_read_reg_309[56]),
        .I1(shl_ln69_fu_235_p2[56]),
        .O(\trunc_ln_reg_346[54]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[54]_i_4 
       (.I0(out_r_read_reg_309[55]),
        .I1(shl_ln69_fu_235_p2[55]),
        .O(\trunc_ln_reg_346[54]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[54]_i_5 
       (.I0(out_r_read_reg_309[54]),
        .I1(shl_ln69_fu_235_p2[54]),
        .O(\trunc_ln_reg_346[54]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[54]_i_6 
       (.I0(out_r_read_reg_309[53]),
        .I1(shl_ln69_fu_235_p2[53]),
        .O(\trunc_ln_reg_346[54]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[54]_i_7 
       (.I0(out_r_read_reg_309[52]),
        .I1(shl_ln69_fu_235_p2[52]),
        .O(\trunc_ln_reg_346[54]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[54]_i_8 
       (.I0(out_r_read_reg_309[51]),
        .I1(shl_ln69_fu_235_p2[51]),
        .O(\trunc_ln_reg_346[54]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[54]_i_9 
       (.I0(out_r_read_reg_309[50]),
        .I1(shl_ln69_fu_235_p2[50]),
        .O(\trunc_ln_reg_346[54]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[60]_i_2 
       (.I0(out_r_read_reg_309[63]),
        .I1(shl_ln69_fu_235_p2[63]),
        .O(\trunc_ln_reg_346[60]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[60]_i_3 
       (.I0(out_r_read_reg_309[62]),
        .I1(shl_ln69_fu_235_p2[62]),
        .O(\trunc_ln_reg_346[60]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[60]_i_4 
       (.I0(out_r_read_reg_309[61]),
        .I1(shl_ln69_fu_235_p2[61]),
        .O(\trunc_ln_reg_346[60]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[60]_i_5 
       (.I0(out_r_read_reg_309[60]),
        .I1(shl_ln69_fu_235_p2[60]),
        .O(\trunc_ln_reg_346[60]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[60]_i_6 
       (.I0(out_r_read_reg_309[59]),
        .I1(shl_ln69_fu_235_p2[59]),
        .O(\trunc_ln_reg_346[60]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[60]_i_7 
       (.I0(out_r_read_reg_309[58]),
        .I1(shl_ln69_fu_235_p2[58]),
        .O(\trunc_ln_reg_346[60]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[6]_i_2 
       (.I0(out_r_read_reg_309[9]),
        .I1(shl_ln69_fu_235_p2[9]),
        .O(\trunc_ln_reg_346[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[6]_i_3 
       (.I0(out_r_read_reg_309[8]),
        .I1(shl_ln69_fu_235_p2[8]),
        .O(\trunc_ln_reg_346[6]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[6]_i_4 
       (.I0(out_r_read_reg_309[7]),
        .I1(shl_ln69_fu_235_p2[7]),
        .O(\trunc_ln_reg_346[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[6]_i_5 
       (.I0(out_r_read_reg_309[6]),
        .I1(shl_ln69_fu_235_p2[6]),
        .O(\trunc_ln_reg_346[6]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[6]_i_6 
       (.I0(out_r_read_reg_309[5]),
        .I1(shl_ln69_fu_235_p2[5]),
        .O(\trunc_ln_reg_346[6]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[6]_i_7 
       (.I0(out_r_read_reg_309[4]),
        .I1(shl_ln69_fu_235_p2[4]),
        .O(\trunc_ln_reg_346[6]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_346[6]_i_8 
       (.I0(out_r_read_reg_309[3]),
        .I1(shl_ln69_fu_235_p2[3]),
        .O(\trunc_ln_reg_346[6]_i_8_n_5 ));
  FDRE \trunc_ln_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[3]),
        .Q(trunc_ln_reg_346[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[13]),
        .Q(trunc_ln_reg_346[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[14]),
        .Q(trunc_ln_reg_346[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[15]),
        .Q(trunc_ln_reg_346[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[16]),
        .Q(trunc_ln_reg_346[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[17]),
        .Q(trunc_ln_reg_346[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln_reg_346_reg[14]_i_1 
       (.CI(\trunc_ln_reg_346_reg[6]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln_reg_346_reg[14]_i_1_n_5 ,\trunc_ln_reg_346_reg[14]_i_1_n_6 ,\trunc_ln_reg_346_reg[14]_i_1_n_7 ,\trunc_ln_reg_346_reg[14]_i_1_n_8 ,\trunc_ln_reg_346_reg[14]_i_1_n_9 ,\trunc_ln_reg_346_reg[14]_i_1_n_10 ,\trunc_ln_reg_346_reg[14]_i_1_n_11 ,\trunc_ln_reg_346_reg[14]_i_1_n_12 }),
        .DI(out_r_read_reg_309[17:10]),
        .O(add_ln69_fu_240_p2[17:10]),
        .S({\trunc_ln_reg_346[14]_i_2_n_5 ,\trunc_ln_reg_346[14]_i_3_n_5 ,\trunc_ln_reg_346[14]_i_4_n_5 ,\trunc_ln_reg_346[14]_i_5_n_5 ,\trunc_ln_reg_346[14]_i_6_n_5 ,\trunc_ln_reg_346[14]_i_7_n_5 ,\trunc_ln_reg_346[14]_i_8_n_5 ,\trunc_ln_reg_346[14]_i_9_n_5 }));
  FDRE \trunc_ln_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[18]),
        .Q(trunc_ln_reg_346[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[19]),
        .Q(trunc_ln_reg_346[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[20]),
        .Q(trunc_ln_reg_346[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[21]),
        .Q(trunc_ln_reg_346[18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[22]),
        .Q(trunc_ln_reg_346[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[4]),
        .Q(trunc_ln_reg_346[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[23]),
        .Q(trunc_ln_reg_346[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[24]),
        .Q(trunc_ln_reg_346[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[25]),
        .Q(trunc_ln_reg_346[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln_reg_346_reg[22]_i_1 
       (.CI(\trunc_ln_reg_346_reg[14]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln_reg_346_reg[22]_i_1_n_5 ,\trunc_ln_reg_346_reg[22]_i_1_n_6 ,\trunc_ln_reg_346_reg[22]_i_1_n_7 ,\trunc_ln_reg_346_reg[22]_i_1_n_8 ,\trunc_ln_reg_346_reg[22]_i_1_n_9 ,\trunc_ln_reg_346_reg[22]_i_1_n_10 ,\trunc_ln_reg_346_reg[22]_i_1_n_11 ,\trunc_ln_reg_346_reg[22]_i_1_n_12 }),
        .DI(out_r_read_reg_309[25:18]),
        .O(add_ln69_fu_240_p2[25:18]),
        .S({\trunc_ln_reg_346[22]_i_2_n_5 ,\trunc_ln_reg_346[22]_i_3_n_5 ,\trunc_ln_reg_346[22]_i_4_n_5 ,\trunc_ln_reg_346[22]_i_5_n_5 ,\trunc_ln_reg_346[22]_i_6_n_5 ,\trunc_ln_reg_346[22]_i_7_n_5 ,\trunc_ln_reg_346[22]_i_8_n_5 ,\trunc_ln_reg_346[22]_i_9_n_5 }));
  FDRE \trunc_ln_reg_346_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[26]),
        .Q(trunc_ln_reg_346[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[27]),
        .Q(trunc_ln_reg_346[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[28]),
        .Q(trunc_ln_reg_346[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[29]),
        .Q(trunc_ln_reg_346[26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[30]),
        .Q(trunc_ln_reg_346[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[31]),
        .Q(trunc_ln_reg_346[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[32]),
        .Q(trunc_ln_reg_346[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[5]),
        .Q(trunc_ln_reg_346[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[33]),
        .Q(trunc_ln_reg_346[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln_reg_346_reg[30]_i_1 
       (.CI(\trunc_ln_reg_346_reg[22]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln_reg_346_reg[30]_i_1_n_5 ,\trunc_ln_reg_346_reg[30]_i_1_n_6 ,\trunc_ln_reg_346_reg[30]_i_1_n_7 ,\trunc_ln_reg_346_reg[30]_i_1_n_8 ,\trunc_ln_reg_346_reg[30]_i_1_n_9 ,\trunc_ln_reg_346_reg[30]_i_1_n_10 ,\trunc_ln_reg_346_reg[30]_i_1_n_11 ,\trunc_ln_reg_346_reg[30]_i_1_n_12 }),
        .DI(out_r_read_reg_309[33:26]),
        .O(add_ln69_fu_240_p2[33:26]),
        .S({\trunc_ln_reg_346[30]_i_2_n_5 ,\trunc_ln_reg_346[30]_i_3_n_5 ,\trunc_ln_reg_346[30]_i_4_n_5 ,\trunc_ln_reg_346[30]_i_5_n_5 ,\trunc_ln_reg_346[30]_i_6_n_5 ,\trunc_ln_reg_346[30]_i_7_n_5 ,\trunc_ln_reg_346[30]_i_8_n_5 ,\trunc_ln_reg_346[30]_i_9_n_5 }));
  FDRE \trunc_ln_reg_346_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[34]),
        .Q(trunc_ln_reg_346[31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[35]),
        .Q(trunc_ln_reg_346[32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[36]),
        .Q(trunc_ln_reg_346[33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[37]),
        .Q(trunc_ln_reg_346[34]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[38]),
        .Q(trunc_ln_reg_346[35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[39]),
        .Q(trunc_ln_reg_346[36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[40]),
        .Q(trunc_ln_reg_346[37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[41]),
        .Q(trunc_ln_reg_346[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln_reg_346_reg[38]_i_1 
       (.CI(\trunc_ln_reg_346_reg[30]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln_reg_346_reg[38]_i_1_n_5 ,\trunc_ln_reg_346_reg[38]_i_1_n_6 ,\trunc_ln_reg_346_reg[38]_i_1_n_7 ,\trunc_ln_reg_346_reg[38]_i_1_n_8 ,\trunc_ln_reg_346_reg[38]_i_1_n_9 ,\trunc_ln_reg_346_reg[38]_i_1_n_10 ,\trunc_ln_reg_346_reg[38]_i_1_n_11 ,\trunc_ln_reg_346_reg[38]_i_1_n_12 }),
        .DI(out_r_read_reg_309[41:34]),
        .O(add_ln69_fu_240_p2[41:34]),
        .S({\trunc_ln_reg_346[38]_i_2_n_5 ,\trunc_ln_reg_346[38]_i_3_n_5 ,\trunc_ln_reg_346[38]_i_4_n_5 ,\trunc_ln_reg_346[38]_i_5_n_5 ,\trunc_ln_reg_346[38]_i_6_n_5 ,\trunc_ln_reg_346[38]_i_7_n_5 ,\trunc_ln_reg_346[38]_i_8_n_5 ,\trunc_ln_reg_346[38]_i_9_n_5 }));
  FDRE \trunc_ln_reg_346_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[42]),
        .Q(trunc_ln_reg_346[39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[6]),
        .Q(trunc_ln_reg_346[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[43]),
        .Q(trunc_ln_reg_346[40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[44]),
        .Q(trunc_ln_reg_346[41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[45]),
        .Q(trunc_ln_reg_346[42]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[46]),
        .Q(trunc_ln_reg_346[43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[47]),
        .Q(trunc_ln_reg_346[44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[48]),
        .Q(trunc_ln_reg_346[45]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[49]),
        .Q(trunc_ln_reg_346[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln_reg_346_reg[46]_i_1 
       (.CI(\trunc_ln_reg_346_reg[38]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln_reg_346_reg[46]_i_1_n_5 ,\trunc_ln_reg_346_reg[46]_i_1_n_6 ,\trunc_ln_reg_346_reg[46]_i_1_n_7 ,\trunc_ln_reg_346_reg[46]_i_1_n_8 ,\trunc_ln_reg_346_reg[46]_i_1_n_9 ,\trunc_ln_reg_346_reg[46]_i_1_n_10 ,\trunc_ln_reg_346_reg[46]_i_1_n_11 ,\trunc_ln_reg_346_reg[46]_i_1_n_12 }),
        .DI(out_r_read_reg_309[49:42]),
        .O(add_ln69_fu_240_p2[49:42]),
        .S({\trunc_ln_reg_346[46]_i_2_n_5 ,\trunc_ln_reg_346[46]_i_3_n_5 ,\trunc_ln_reg_346[46]_i_4_n_5 ,\trunc_ln_reg_346[46]_i_5_n_5 ,\trunc_ln_reg_346[46]_i_6_n_5 ,\trunc_ln_reg_346[46]_i_7_n_5 ,\trunc_ln_reg_346[46]_i_8_n_5 ,\trunc_ln_reg_346[46]_i_9_n_5 }));
  FDRE \trunc_ln_reg_346_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[50]),
        .Q(trunc_ln_reg_346[47]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[51]),
        .Q(trunc_ln_reg_346[48]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[52]),
        .Q(trunc_ln_reg_346[49]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[7]),
        .Q(trunc_ln_reg_346[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[53]),
        .Q(trunc_ln_reg_346[50]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[54]),
        .Q(trunc_ln_reg_346[51]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[55]),
        .Q(trunc_ln_reg_346[52]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[56]),
        .Q(trunc_ln_reg_346[53]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[57]),
        .Q(trunc_ln_reg_346[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln_reg_346_reg[54]_i_1 
       (.CI(\trunc_ln_reg_346_reg[46]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln_reg_346_reg[54]_i_1_n_5 ,\trunc_ln_reg_346_reg[54]_i_1_n_6 ,\trunc_ln_reg_346_reg[54]_i_1_n_7 ,\trunc_ln_reg_346_reg[54]_i_1_n_8 ,\trunc_ln_reg_346_reg[54]_i_1_n_9 ,\trunc_ln_reg_346_reg[54]_i_1_n_10 ,\trunc_ln_reg_346_reg[54]_i_1_n_11 ,\trunc_ln_reg_346_reg[54]_i_1_n_12 }),
        .DI(out_r_read_reg_309[57:50]),
        .O(add_ln69_fu_240_p2[57:50]),
        .S({\trunc_ln_reg_346[54]_i_2_n_5 ,\trunc_ln_reg_346[54]_i_3_n_5 ,\trunc_ln_reg_346[54]_i_4_n_5 ,\trunc_ln_reg_346[54]_i_5_n_5 ,\trunc_ln_reg_346[54]_i_6_n_5 ,\trunc_ln_reg_346[54]_i_7_n_5 ,\trunc_ln_reg_346[54]_i_8_n_5 ,\trunc_ln_reg_346[54]_i_9_n_5 }));
  FDRE \trunc_ln_reg_346_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[58]),
        .Q(trunc_ln_reg_346[55]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[59]),
        .Q(trunc_ln_reg_346[56]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[60]),
        .Q(trunc_ln_reg_346[57]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[61]),
        .Q(trunc_ln_reg_346[58]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[62]),
        .Q(trunc_ln_reg_346[59]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[8]),
        .Q(trunc_ln_reg_346[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[63]),
        .Q(trunc_ln_reg_346[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln_reg_346_reg[60]_i_1 
       (.CI(\trunc_ln_reg_346_reg[54]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln_reg_346_reg[60]_i_1_CO_UNCONNECTED [7:5],\trunc_ln_reg_346_reg[60]_i_1_n_8 ,\trunc_ln_reg_346_reg[60]_i_1_n_9 ,\trunc_ln_reg_346_reg[60]_i_1_n_10 ,\trunc_ln_reg_346_reg[60]_i_1_n_11 ,\trunc_ln_reg_346_reg[60]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,out_r_read_reg_309[62:58]}),
        .O({\NLW_trunc_ln_reg_346_reg[60]_i_1_O_UNCONNECTED [7:6],add_ln69_fu_240_p2[63:58]}),
        .S({1'b0,1'b0,\trunc_ln_reg_346[60]_i_2_n_5 ,\trunc_ln_reg_346[60]_i_3_n_5 ,\trunc_ln_reg_346[60]_i_4_n_5 ,\trunc_ln_reg_346[60]_i_5_n_5 ,\trunc_ln_reg_346[60]_i_6_n_5 ,\trunc_ln_reg_346[60]_i_7_n_5 }));
  FDRE \trunc_ln_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[9]),
        .Q(trunc_ln_reg_346[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln_reg_346_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln_reg_346_reg[6]_i_1_n_5 ,\trunc_ln_reg_346_reg[6]_i_1_n_6 ,\trunc_ln_reg_346_reg[6]_i_1_n_7 ,\trunc_ln_reg_346_reg[6]_i_1_n_8 ,\trunc_ln_reg_346_reg[6]_i_1_n_9 ,\trunc_ln_reg_346_reg[6]_i_1_n_10 ,\trunc_ln_reg_346_reg[6]_i_1_n_11 ,\trunc_ln_reg_346_reg[6]_i_1_n_12 }),
        .DI({out_r_read_reg_309[9:3],1'b0}),
        .O({add_ln69_fu_240_p2[9:3],\NLW_trunc_ln_reg_346_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln_reg_346[6]_i_2_n_5 ,\trunc_ln_reg_346[6]_i_3_n_5 ,\trunc_ln_reg_346[6]_i_4_n_5 ,\trunc_ln_reg_346[6]_i_5_n_5 ,\trunc_ln_reg_346[6]_i_6_n_5 ,\trunc_ln_reg_346[6]_i_7_n_5 ,\trunc_ln_reg_346[6]_i_8_n_5 ,out_r_read_reg_309[2]}));
  FDRE \trunc_ln_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[10]),
        .Q(trunc_ln_reg_346[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[11]),
        .Q(trunc_ln_reg_346[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln69_fu_240_p2[12]),
        .Q(trunc_ln_reg_346[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_write_memory_Pipeline_Burst
   (push,
    \first_iter_0_reg_94_reg[0]_0 ,
    pop,
    write_memory_U0_m_axi_gmem_BREADY,
    \ap_CS_fsm_reg[8] ,
    ap_enable_reg_pp0_iter1_reg_0,
    \trunc_ln1_reg_340_reg[60] ,
    D,
    \ap_CS_fsm_reg[3]_0 ,
    \fifo_data_out_read_reg_174_reg[63]_0 ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    gmem_AWREADY,
    gmem_BVALID,
    \mOutPtr_reg[7] ,
    grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg,
    m_axi_gmem_AWVALID10_out,
    dout_vld_reg,
    dout_vld_reg_0,
    fifo_data_out_empty_n,
    gmem_WREADY,
    \mem_reg[67][60]_srl32 ,
    fifo_count_empty_n,
    \sext_ln69_cast_reg_155_reg[60]_0 ,
    \fifo_data_out_read_reg_174_reg[63]_1 );
  output push;
  output \first_iter_0_reg_94_reg[0]_0 ;
  output pop;
  output write_memory_U0_m_axi_gmem_BREADY;
  output \ap_CS_fsm_reg[8] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [60:0]\trunc_ln1_reg_340_reg[60] ;
  output [1:0]D;
  output \ap_CS_fsm_reg[3]_0 ;
  output [63:0]\fifo_data_out_read_reg_174_reg[63]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [6:0]Q;
  input gmem_AWREADY;
  input gmem_BVALID;
  input \mOutPtr_reg[7] ;
  input grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg;
  input m_axi_gmem_AWVALID10_out;
  input dout_vld_reg;
  input dout_vld_reg_0;
  input fifo_data_out_empty_n;
  input gmem_WREADY;
  input [60:0]\mem_reg[67][60]_srl32 ;
  input fifo_count_empty_n;
  input [60:0]\sext_ln69_cast_reg_155_reg[60]_0 ;
  input [63:0]\fifo_data_out_read_reg_174_reg[63]_1 ;

  wire [1:0]D;
  wire [6:0]Q;
  wire \ap_CS_fsm[2]_i_2_n_5 ;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg_n_5_[2] ;
  wire ap_CS_fsm_state1;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23;
  wire ap_enable_reg_pp0_iter24;
  wire ap_enable_reg_pp0_iter25;
  wire ap_enable_reg_pp0_iter26;
  wire ap_enable_reg_pp0_iter27;
  wire ap_enable_reg_pp0_iter28;
  wire ap_enable_reg_pp0_iter29;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter30;
  wire ap_enable_reg_pp0_iter31;
  wire ap_enable_reg_pp0_iter32;
  wire ap_enable_reg_pp0_iter33;
  wire ap_enable_reg_pp0_iter34;
  wire ap_enable_reg_pp0_iter35;
  wire ap_enable_reg_pp0_iter36;
  wire ap_enable_reg_pp0_iter37;
  wire ap_enable_reg_pp0_iter38;
  wire ap_enable_reg_pp0_iter39;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter40;
  wire ap_enable_reg_pp0_iter41;
  wire ap_enable_reg_pp0_iter42;
  wire ap_enable_reg_pp0_iter43;
  wire ap_enable_reg_pp0_iter44;
  wire ap_enable_reg_pp0_iter45;
  wire ap_enable_reg_pp0_iter46;
  wire ap_enable_reg_pp0_iter47;
  wire ap_enable_reg_pp0_iter48;
  wire ap_enable_reg_pp0_iter49;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter50;
  wire ap_enable_reg_pp0_iter51;
  wire ap_enable_reg_pp0_iter52;
  wire ap_enable_reg_pp0_iter53;
  wire ap_enable_reg_pp0_iter54;
  wire ap_enable_reg_pp0_iter55;
  wire ap_enable_reg_pp0_iter56;
  wire ap_enable_reg_pp0_iter57;
  wire ap_enable_reg_pp0_iter58;
  wire ap_enable_reg_pp0_iter59;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter60;
  wire ap_enable_reg_pp0_iter61;
  wire ap_enable_reg_pp0_iter62;
  wire ap_enable_reg_pp0_iter63;
  wire ap_enable_reg_pp0_iter64;
  wire ap_enable_reg_pp0_iter65;
  wire ap_enable_reg_pp0_iter66;
  wire ap_enable_reg_pp0_iter67;
  wire ap_enable_reg_pp0_iter68;
  wire ap_enable_reg_pp0_iter69;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter70_i_1_n_5;
  wire ap_enable_reg_pp0_iter70_reg_n_5;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n_inv;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_count_empty_n;
  wire fifo_data_out_empty_n;
  wire [63:0]\fifo_data_out_read_reg_174_reg[63]_0 ;
  wire [63:0]\fifo_data_out_read_reg_174_reg[63]_1 ;
  wire first_iter_0_reg_94;
  wire \first_iter_0_reg_94[0]_i_1_n_5 ;
  wire \first_iter_0_reg_94_reg[0]_0 ;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire grp_write_memory_Pipeline_Burst_fu_125_ap_ready;
  wire grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg;
  wire [5:0]i_4_fu_125_p2;
  wire i_fu_620;
  wire [5:0]i_fu_62_reg;
  wire icmp_ln69_1_fu_131_p2;
  wire icmp_ln69_1_reg_164;
  wire \icmp_ln69_1_reg_164[0]_i_1_n_5 ;
  wire icmp_ln69_1_reg_164_pp0_iter1_reg;
  wire \icmp_ln69_1_reg_164_pp0_iter33_reg_reg[0]_srl32_n_6 ;
  wire \icmp_ln69_1_reg_164_pp0_iter65_reg_reg[0]_srl32_n_6 ;
  wire \icmp_ln69_1_reg_164_pp0_iter68_reg_reg[0]_srl3_n_5 ;
  wire icmp_ln69_1_reg_164_pp0_iter69_reg;
  wire icmp_ln69_fu_119_p2;
  wire \icmp_ln69_reg_160_reg_n_5_[0] ;
  wire \mOutPtr[7]_i_6_n_5 ;
  wire \mOutPtr_reg[7] ;
  wire m_axi_gmem_AWVALID10_out;
  wire \mem_reg[67][0]_srl32_i_3_n_5 ;
  wire \mem_reg[67][0]_srl32_i_5_n_5 ;
  wire [60:0]\mem_reg[67][60]_srl32 ;
  wire p_15_in;
  wire p_7_in;
  wire pop;
  wire push;
  wire [60:0]sext_ln69_cast_reg_155;
  wire [60:0]\sext_ln69_cast_reg_155_reg[60]_0 ;
  wire [60:0]\trunc_ln1_reg_340_reg[60] ;
  wire write_memory_U0_m_axi_gmem_BREADY;
  wire \NLW_icmp_ln69_1_reg_164_pp0_iter33_reg_reg[0]_srl32_Q_UNCONNECTED ;
  wire \NLW_icmp_ln69_1_reg_164_pp0_iter65_reg_reg[0]_srl32_Q_UNCONNECTED ;
  wire \NLW_icmp_ln69_1_reg_164_pp0_iter68_reg_reg[0]_srl3_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_write_memory_Pipeline_Burst_fu_125_ap_ready),
        .I1(ap_CS_fsm_state1),
        .I2(grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFF000101)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(grp_write_memory_Pipeline_Burst_fu_125_ap_ready),
        .I2(\ap_CS_fsm_reg_n_5_[2] ),
        .I3(grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2_n_5 ),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h08080F08)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_3_n_5 ),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter70_reg_n_5),
        .I4(ap_enable_reg_pp0_iter69),
        .O(\ap_CS_fsm[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hFFFF5100)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(grp_write_memory_Pipeline_Burst_fu_125_ap_ready),
        .I1(ap_CS_fsm_state1),
        .I2(grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAE00AE00AEFFAE00)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(grp_write_memory_Pipeline_Burst_fu_125_ap_ready),
        .I1(ap_CS_fsm_state1),
        .I2(grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(fifo_count_empty_n),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[2] ),
        .Q(grp_write_memory_Pipeline_Burst_fu_125_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5444544400005444)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(icmp_ln69_fu_119_p2),
        .I5(\first_iter_0_reg_94_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_block_pp0_stage0_11001__0),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'hFFFFFFFF04440404)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(\icmp_ln69_reg_160_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(fifo_data_out_empty_n),
        .I3(gmem_AWREADY),
        .I4(first_iter_0_reg_94),
        .I5(\mem_reg[67][0]_srl32_i_5_n_5 ),
        .O(ap_block_pp0_stage0_11001__0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter19),
        .Q(ap_enable_reg_pp0_iter20),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter20),
        .Q(ap_enable_reg_pp0_iter21),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter21),
        .Q(ap_enable_reg_pp0_iter22),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter22),
        .Q(ap_enable_reg_pp0_iter23),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter24_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter23),
        .Q(ap_enable_reg_pp0_iter24),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter25_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter24),
        .Q(ap_enable_reg_pp0_iter25),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter26_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter25),
        .Q(ap_enable_reg_pp0_iter26),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter27_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter26),
        .Q(ap_enable_reg_pp0_iter27),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter28_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter27),
        .Q(ap_enable_reg_pp0_iter28),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter29_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter28),
        .Q(ap_enable_reg_pp0_iter29),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter30_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter29),
        .Q(ap_enable_reg_pp0_iter30),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter31_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter30),
        .Q(ap_enable_reg_pp0_iter31),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter32_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter31),
        .Q(ap_enable_reg_pp0_iter32),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter33_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter32),
        .Q(ap_enable_reg_pp0_iter33),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter34_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter33),
        .Q(ap_enable_reg_pp0_iter34),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter35_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter34),
        .Q(ap_enable_reg_pp0_iter35),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter36_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter35),
        .Q(ap_enable_reg_pp0_iter36),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter37_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter36),
        .Q(ap_enable_reg_pp0_iter37),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter38_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter37),
        .Q(ap_enable_reg_pp0_iter38),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter39_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter38),
        .Q(ap_enable_reg_pp0_iter39),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter40_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter39),
        .Q(ap_enable_reg_pp0_iter40),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter41_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter40),
        .Q(ap_enable_reg_pp0_iter41),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter42_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter41),
        .Q(ap_enable_reg_pp0_iter42),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter43_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter42),
        .Q(ap_enable_reg_pp0_iter43),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter44_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter43),
        .Q(ap_enable_reg_pp0_iter44),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter45_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter44),
        .Q(ap_enable_reg_pp0_iter45),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter46_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter45),
        .Q(ap_enable_reg_pp0_iter46),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter47_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter46),
        .Q(ap_enable_reg_pp0_iter47),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter48_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter47),
        .Q(ap_enable_reg_pp0_iter48),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter49_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter48),
        .Q(ap_enable_reg_pp0_iter49),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter50_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter49),
        .Q(ap_enable_reg_pp0_iter50),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter51_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter50),
        .Q(ap_enable_reg_pp0_iter51),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter52_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter51),
        .Q(ap_enable_reg_pp0_iter52),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter53_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter52),
        .Q(ap_enable_reg_pp0_iter53),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter54_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter53),
        .Q(ap_enable_reg_pp0_iter54),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter55_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter54),
        .Q(ap_enable_reg_pp0_iter55),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter56_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter55),
        .Q(ap_enable_reg_pp0_iter56),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter57_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter56),
        .Q(ap_enable_reg_pp0_iter57),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter58_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter57),
        .Q(ap_enable_reg_pp0_iter58),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter59_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter58),
        .Q(ap_enable_reg_pp0_iter59),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter60_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter59),
        .Q(ap_enable_reg_pp0_iter60),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter61_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter60),
        .Q(ap_enable_reg_pp0_iter61),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter62_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter61),
        .Q(ap_enable_reg_pp0_iter62),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter63_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter62),
        .Q(ap_enable_reg_pp0_iter63),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter64_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter63),
        .Q(ap_enable_reg_pp0_iter64),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter65_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter64),
        .Q(ap_enable_reg_pp0_iter65),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter66_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter65),
        .Q(ap_enable_reg_pp0_iter66),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter67_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter66),
        .Q(ap_enable_reg_pp0_iter67),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter68_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter67),
        .Q(ap_enable_reg_pp0_iter68),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter69_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter68),
        .Q(ap_enable_reg_pp0_iter69),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0050445044504450)) 
    ap_enable_reg_pp0_iter70_i_1
       (.I0(ap_rst_n_inv),
        .I1(ap_enable_reg_pp0_iter70_reg_n_5),
        .I2(ap_enable_reg_pp0_iter69),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_CS_fsm_state1),
        .I5(grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg),
        .O(ap_enable_reg_pp0_iter70_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter70_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter70_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter70_reg_n_5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    dout_vld_i_2
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(m_axi_gmem_AWVALID10_out),
        .I2(icmp_ln69_1_reg_164_pp0_iter69_reg),
        .I3(ap_enable_reg_pp0_iter70_reg_n_5),
        .I4(dout_vld_reg),
        .I5(dout_vld_reg_0),
        .O(write_memory_U0_m_axi_gmem_BREADY));
  LUT2 #(
    .INIT(4'h1)) 
    \fifo_data_out_read_reg_174[63]_i_1 
       (.I0(\first_iter_0_reg_94_reg[0]_0 ),
        .I1(\icmp_ln69_reg_160_reg_n_5_[0] ),
        .O(p_7_in));
  FDRE \fifo_data_out_read_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [0]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [10]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [11]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[12] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [12]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[13] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [13]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[14] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [14]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[15] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [15]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[16] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [16]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[17] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [17]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[18] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [18]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[19] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [19]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [1]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[20] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [20]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[21] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [21]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[22] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [22]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[23] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [23]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[24] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [24]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[25] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [25]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[26] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [26]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[27] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [27]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[28] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [28]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[29] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [29]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [2]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[30] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [30]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[31] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [31]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[32] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [32]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[33] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [33]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[34] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [34]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[35] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [35]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[36] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [36]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[37] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [37]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[38] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [38]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[39] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [39]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [3]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[40] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [40]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[41] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [41]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[42] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [42]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[43] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [43]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[44] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [44]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[45] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [45]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[46] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [46]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[47] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [47]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[48] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [48]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[49] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [49]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [4]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[50] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [50]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[51] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [51]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[52] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [52]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[53] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [53]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[54] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [54]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[55] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [55]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[56] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [56]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[57] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [57]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[58] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [58]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[59] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [59]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [5]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[60] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [60]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[61] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [61]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[62] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [62]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[63] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [63]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [6]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [7]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [8]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(\fifo_data_out_read_reg_174_reg[63]_1 [9]),
        .Q(\fifo_data_out_read_reg_174_reg[63]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFB00FB00FB00)) 
    \first_iter_0_reg_94[0]_i_1 
       (.I0(\icmp_ln69_reg_160_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\first_iter_0_reg_94_reg[0]_0 ),
        .I3(first_iter_0_reg_94),
        .I4(ap_CS_fsm_state1),
        .I5(grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg),
        .O(\first_iter_0_reg_94[0]_i_1_n_5 ));
  FDRE \first_iter_0_reg_94_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\first_iter_0_reg_94[0]_i_1_n_5 ),
        .Q(first_iter_0_reg_94),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_write_memory_Pipeline_Burst_fu_125_ap_ready),
        .I2(grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_62[0]_i_1 
       (.I0(i_fu_62_reg[0]),
        .O(i_4_fu_125_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_62[1]_i_1 
       (.I0(i_fu_62_reg[0]),
        .I1(i_fu_62_reg[1]),
        .O(i_4_fu_125_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_62[2]_i_1 
       (.I0(i_fu_62_reg[0]),
        .I1(i_fu_62_reg[1]),
        .I2(i_fu_62_reg[2]),
        .O(i_4_fu_125_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_62[3]_i_1 
       (.I0(i_fu_62_reg[1]),
        .I1(i_fu_62_reg[0]),
        .I2(i_fu_62_reg[2]),
        .I3(i_fu_62_reg[3]),
        .O(i_4_fu_125_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_62[4]_i_1 
       (.I0(i_fu_62_reg[3]),
        .I1(i_fu_62_reg[2]),
        .I2(i_fu_62_reg[0]),
        .I3(i_fu_62_reg[1]),
        .I4(i_fu_62_reg[4]),
        .O(i_4_fu_125_p2[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_62[5]_i_1 
       (.I0(grp_write_memory_Pipeline_Burst_fu_125_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .O(ap_NS_fsm1));
  LUT3 #(
    .INIT(8'h04)) 
    \i_fu_62[5]_i_2 
       (.I0(\first_iter_0_reg_94_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln69_fu_119_p2),
        .O(i_fu_620));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_62[5]_i_3 
       (.I0(i_fu_62_reg[4]),
        .I1(i_fu_62_reg[1]),
        .I2(i_fu_62_reg[0]),
        .I3(i_fu_62_reg[2]),
        .I4(i_fu_62_reg[3]),
        .I5(i_fu_62_reg[5]),
        .O(i_4_fu_125_p2[5]));
  FDRE \i_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_620),
        .D(i_4_fu_125_p2[0]),
        .Q(i_fu_62_reg[0]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_620),
        .D(i_4_fu_125_p2[1]),
        .Q(i_fu_62_reg[1]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_620),
        .D(i_4_fu_125_p2[2]),
        .Q(i_fu_62_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_620),
        .D(i_4_fu_125_p2[3]),
        .Q(i_fu_62_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_620),
        .D(i_4_fu_125_p2[4]),
        .Q(i_fu_62_reg[4]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_620),
        .D(i_4_fu_125_p2[5]),
        .Q(i_fu_62_reg[5]),
        .R(ap_NS_fsm1));
  LUT4 #(
    .INIT(16'hFE02)) 
    \icmp_ln69_1_reg_164[0]_i_1 
       (.I0(icmp_ln69_1_fu_131_p2),
        .I1(\first_iter_0_reg_94_reg[0]_0 ),
        .I2(icmp_ln69_fu_119_p2),
        .I3(icmp_ln69_1_reg_164),
        .O(\icmp_ln69_1_reg_164[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \icmp_ln69_1_reg_164[0]_i_2 
       (.I0(i_fu_62_reg[5]),
        .I1(i_fu_62_reg[3]),
        .I2(i_fu_62_reg[2]),
        .I3(i_fu_62_reg[0]),
        .I4(i_fu_62_reg[1]),
        .I5(i_fu_62_reg[4]),
        .O(icmp_ln69_1_fu_131_p2));
  FDRE \icmp_ln69_1_reg_164_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(icmp_ln69_1_reg_164),
        .Q(icmp_ln69_1_reg_164_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "\inst/write_memory_U0/grp_write_memory_Pipeline_Burst_fu_125/icmp_ln69_1_reg_164_pp0_iter33_reg_reg " *) 
  (* srl_name = "\inst/write_memory_U0/grp_write_memory_Pipeline_Burst_fu_125/icmp_ln69_1_reg_164_pp0_iter33_reg_reg[0]_srl32 " *) 
  SRLC32E \icmp_ln69_1_reg_164_pp0_iter33_reg_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln69_1_reg_164_pp0_iter1_reg),
        .Q(\NLW_icmp_ln69_1_reg_164_pp0_iter33_reg_reg[0]_srl32_Q_UNCONNECTED ),
        .Q31(\icmp_ln69_1_reg_164_pp0_iter33_reg_reg[0]_srl32_n_6 ));
  (* srl_bus_name = "\inst/write_memory_U0/grp_write_memory_Pipeline_Burst_fu_125/icmp_ln69_1_reg_164_pp0_iter65_reg_reg " *) 
  (* srl_name = "\inst/write_memory_U0/grp_write_memory_Pipeline_Burst_fu_125/icmp_ln69_1_reg_164_pp0_iter65_reg_reg[0]_srl32 " *) 
  SRLC32E \icmp_ln69_1_reg_164_pp0_iter65_reg_reg[0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln69_1_reg_164_pp0_iter33_reg_reg[0]_srl32_n_6 ),
        .Q(\NLW_icmp_ln69_1_reg_164_pp0_iter65_reg_reg[0]_srl32_Q_UNCONNECTED ),
        .Q31(\icmp_ln69_1_reg_164_pp0_iter65_reg_reg[0]_srl32_n_6 ));
  (* srl_bus_name = "\inst/write_memory_U0/grp_write_memory_Pipeline_Burst_fu_125/icmp_ln69_1_reg_164_pp0_iter68_reg_reg " *) 
  (* srl_name = "\inst/write_memory_U0/grp_write_memory_Pipeline_Burst_fu_125/icmp_ln69_1_reg_164_pp0_iter68_reg_reg[0]_srl3 " *) 
  SRLC32E \icmp_ln69_1_reg_164_pp0_iter68_reg_reg[0]_srl3 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln69_1_reg_164_pp0_iter65_reg_reg[0]_srl32_n_6 ),
        .Q(\icmp_ln69_1_reg_164_pp0_iter68_reg_reg[0]_srl3_n_5 ),
        .Q31(\NLW_icmp_ln69_1_reg_164_pp0_iter68_reg_reg[0]_srl3_Q31_UNCONNECTED ));
  FDRE \icmp_ln69_1_reg_164_pp0_iter69_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln69_1_reg_164_pp0_iter68_reg_reg[0]_srl3_n_5 ),
        .Q(icmp_ln69_1_reg_164_pp0_iter69_reg),
        .R(1'b0));
  FDRE \icmp_ln69_1_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln69_1_reg_164[0]_i_1_n_5 ),
        .Q(icmp_ln69_1_reg_164),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln69_reg_160[0]_i_1 
       (.I0(\first_iter_0_reg_94_reg[0]_0 ),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln69_reg_160[0]_i_2 
       (.I0(i_fu_62_reg[2]),
        .I1(i_fu_62_reg[3]),
        .I2(i_fu_62_reg[0]),
        .I3(i_fu_62_reg[1]),
        .I4(i_fu_62_reg[4]),
        .I5(i_fu_62_reg[5]),
        .O(icmp_ln69_fu_119_p2));
  FDRE \icmp_ln69_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(icmp_ln69_fu_119_p2),
        .Q(\icmp_ln69_reg_160_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF4FF0000)) 
    \mOutPtr[7]_i_3__0 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(\mOutPtr[7]_i_6_n_5 ),
        .I2(Q[6]),
        .I3(gmem_BVALID),
        .I4(\mOutPtr_reg[7] ),
        .O(pop));
  LUT6 #(
    .INIT(64'h1000100010000000)) 
    \mOutPtr[7]_i_6 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(icmp_ln69_1_reg_164_pp0_iter69_reg),
        .I3(ap_enable_reg_pp0_iter70_reg_n_5),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\mOutPtr[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h88C8)) 
    \mem_reg[67][0]_srl32_i_1 
       (.I0(Q[3]),
        .I1(gmem_AWREADY),
        .I2(\mem_reg[67][0]_srl32_i_3_n_5 ),
        .I3(\first_iter_0_reg_94_reg[0]_0 ),
        .O(push));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][0]_srl32_i_2 
       (.I0(\mem_reg[67][60]_srl32 [0]),
        .I1(sext_ln69_cast_reg_155[0]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [0]));
  LUT6 #(
    .INIT(64'h0000000054000000)) 
    \mem_reg[67][0]_srl32_i_3 
       (.I0(m_axi_gmem_AWVALID10_out),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(first_iter_0_reg_94),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln69_reg_160_reg_n_5_[0] ),
        .O(\mem_reg[67][0]_srl32_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAEFFAAAAFFFFFFFF)) 
    \mem_reg[67][0]_srl32_i_4 
       (.I0(\mem_reg[67][0]_srl32_i_5_n_5 ),
        .I1(first_iter_0_reg_94),
        .I2(gmem_AWREADY),
        .I3(fifo_data_out_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\first_iter_0_reg_94_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \mem_reg[67][0]_srl32_i_5 
       (.I0(gmem_BVALID),
        .I1(icmp_ln69_1_reg_164_pp0_iter69_reg),
        .I2(ap_enable_reg_pp0_iter70_reg_n_5),
        .I3(gmem_WREADY),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\mem_reg[67][0]_srl32_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[67][0]_srl32_i_6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln69_reg_160_reg_n_5_[0] ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][10]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [10]),
        .I1(sext_ln69_cast_reg_155[10]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [10]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][11]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [11]),
        .I1(sext_ln69_cast_reg_155[11]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [11]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][12]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [12]),
        .I1(sext_ln69_cast_reg_155[12]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [12]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][13]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [13]),
        .I1(sext_ln69_cast_reg_155[13]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [13]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][14]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [14]),
        .I1(sext_ln69_cast_reg_155[14]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [14]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][15]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [15]),
        .I1(sext_ln69_cast_reg_155[15]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [15]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][16]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [16]),
        .I1(sext_ln69_cast_reg_155[16]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [16]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][17]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [17]),
        .I1(sext_ln69_cast_reg_155[17]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [17]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][18]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [18]),
        .I1(sext_ln69_cast_reg_155[18]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [18]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][19]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [19]),
        .I1(sext_ln69_cast_reg_155[19]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [19]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][1]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [1]),
        .I1(sext_ln69_cast_reg_155[1]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [1]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][20]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [20]),
        .I1(sext_ln69_cast_reg_155[20]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [20]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][21]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [21]),
        .I1(sext_ln69_cast_reg_155[21]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [21]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][22]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [22]),
        .I1(sext_ln69_cast_reg_155[22]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [22]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][23]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [23]),
        .I1(sext_ln69_cast_reg_155[23]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [23]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][24]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [24]),
        .I1(sext_ln69_cast_reg_155[24]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [24]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][25]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [25]),
        .I1(sext_ln69_cast_reg_155[25]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [25]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][26]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [26]),
        .I1(sext_ln69_cast_reg_155[26]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [26]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][27]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [27]),
        .I1(sext_ln69_cast_reg_155[27]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [27]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][28]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [28]),
        .I1(sext_ln69_cast_reg_155[28]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [28]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][29]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [29]),
        .I1(sext_ln69_cast_reg_155[29]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [29]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][2]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [2]),
        .I1(sext_ln69_cast_reg_155[2]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [2]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][30]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [30]),
        .I1(sext_ln69_cast_reg_155[30]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [30]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][31]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [31]),
        .I1(sext_ln69_cast_reg_155[31]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [31]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][32]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [32]),
        .I1(sext_ln69_cast_reg_155[32]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [32]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][33]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [33]),
        .I1(sext_ln69_cast_reg_155[33]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [33]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][34]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [34]),
        .I1(sext_ln69_cast_reg_155[34]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [34]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][35]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [35]),
        .I1(sext_ln69_cast_reg_155[35]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [35]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][36]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [36]),
        .I1(sext_ln69_cast_reg_155[36]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [36]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][37]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [37]),
        .I1(sext_ln69_cast_reg_155[37]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [37]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][38]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [38]),
        .I1(sext_ln69_cast_reg_155[38]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [38]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][39]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [39]),
        .I1(sext_ln69_cast_reg_155[39]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [39]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][3]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [3]),
        .I1(sext_ln69_cast_reg_155[3]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [3]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][40]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [40]),
        .I1(sext_ln69_cast_reg_155[40]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [40]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][41]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [41]),
        .I1(sext_ln69_cast_reg_155[41]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [41]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][42]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [42]),
        .I1(sext_ln69_cast_reg_155[42]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [42]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][43]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [43]),
        .I1(sext_ln69_cast_reg_155[43]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [43]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][44]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [44]),
        .I1(sext_ln69_cast_reg_155[44]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [44]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][45]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [45]),
        .I1(sext_ln69_cast_reg_155[45]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [45]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][46]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [46]),
        .I1(sext_ln69_cast_reg_155[46]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [46]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][47]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [47]),
        .I1(sext_ln69_cast_reg_155[47]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [47]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][48]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [48]),
        .I1(sext_ln69_cast_reg_155[48]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [48]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][49]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [49]),
        .I1(sext_ln69_cast_reg_155[49]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [49]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][4]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [4]),
        .I1(sext_ln69_cast_reg_155[4]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [4]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][50]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [50]),
        .I1(sext_ln69_cast_reg_155[50]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [50]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][51]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [51]),
        .I1(sext_ln69_cast_reg_155[51]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [51]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][52]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [52]),
        .I1(sext_ln69_cast_reg_155[52]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [52]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][53]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [53]),
        .I1(sext_ln69_cast_reg_155[53]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [53]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][54]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [54]),
        .I1(sext_ln69_cast_reg_155[54]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [54]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][55]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [55]),
        .I1(sext_ln69_cast_reg_155[55]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [55]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][56]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [56]),
        .I1(sext_ln69_cast_reg_155[56]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [56]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][57]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [57]),
        .I1(sext_ln69_cast_reg_155[57]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [57]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][58]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [58]),
        .I1(sext_ln69_cast_reg_155[58]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [58]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][59]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [59]),
        .I1(sext_ln69_cast_reg_155[59]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [59]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][5]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [5]),
        .I1(sext_ln69_cast_reg_155[5]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [5]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][60]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [60]),
        .I1(sext_ln69_cast_reg_155[60]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [60]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][6]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [6]),
        .I1(sext_ln69_cast_reg_155[6]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [6]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][7]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [7]),
        .I1(sext_ln69_cast_reg_155[7]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [7]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][8]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [8]),
        .I1(sext_ln69_cast_reg_155[8]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [8]));
  LUT6 #(
    .INIT(64'hA000A000A000ACCC)) 
    \mem_reg[67][9]_srl32_i_1 
       (.I0(\mem_reg[67][60]_srl32 [9]),
        .I1(sext_ln69_cast_reg_155[9]),
        .I2(gmem_AWREADY),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trunc_ln1_reg_340_reg[60] [9]));
  LUT6 #(
    .INIT(64'h0000000011100000)) 
    mem_reg_i_69
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(\ap_CS_fsm_reg[8] ));
  FDRE \sext_ln69_cast_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [0]),
        .Q(sext_ln69_cast_reg_155[0]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [10]),
        .Q(sext_ln69_cast_reg_155[10]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [11]),
        .Q(sext_ln69_cast_reg_155[11]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [12]),
        .Q(sext_ln69_cast_reg_155[12]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [13]),
        .Q(sext_ln69_cast_reg_155[13]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [14]),
        .Q(sext_ln69_cast_reg_155[14]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [15]),
        .Q(sext_ln69_cast_reg_155[15]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [16]),
        .Q(sext_ln69_cast_reg_155[16]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [17]),
        .Q(sext_ln69_cast_reg_155[17]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [18]),
        .Q(sext_ln69_cast_reg_155[18]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [19]),
        .Q(sext_ln69_cast_reg_155[19]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [1]),
        .Q(sext_ln69_cast_reg_155[1]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [20]),
        .Q(sext_ln69_cast_reg_155[20]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [21]),
        .Q(sext_ln69_cast_reg_155[21]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [22]),
        .Q(sext_ln69_cast_reg_155[22]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [23]),
        .Q(sext_ln69_cast_reg_155[23]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [24]),
        .Q(sext_ln69_cast_reg_155[24]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [25]),
        .Q(sext_ln69_cast_reg_155[25]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [26]),
        .Q(sext_ln69_cast_reg_155[26]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [27]),
        .Q(sext_ln69_cast_reg_155[27]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [28]),
        .Q(sext_ln69_cast_reg_155[28]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [29]),
        .Q(sext_ln69_cast_reg_155[29]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [2]),
        .Q(sext_ln69_cast_reg_155[2]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [30]),
        .Q(sext_ln69_cast_reg_155[30]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [31]),
        .Q(sext_ln69_cast_reg_155[31]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [32]),
        .Q(sext_ln69_cast_reg_155[32]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [33]),
        .Q(sext_ln69_cast_reg_155[33]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [34]),
        .Q(sext_ln69_cast_reg_155[34]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [35]),
        .Q(sext_ln69_cast_reg_155[35]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [36]),
        .Q(sext_ln69_cast_reg_155[36]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [37]),
        .Q(sext_ln69_cast_reg_155[37]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [38]),
        .Q(sext_ln69_cast_reg_155[38]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [39]),
        .Q(sext_ln69_cast_reg_155[39]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [3]),
        .Q(sext_ln69_cast_reg_155[3]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [40]),
        .Q(sext_ln69_cast_reg_155[40]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [41]),
        .Q(sext_ln69_cast_reg_155[41]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [42]),
        .Q(sext_ln69_cast_reg_155[42]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [43]),
        .Q(sext_ln69_cast_reg_155[43]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [44]),
        .Q(sext_ln69_cast_reg_155[44]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [45]),
        .Q(sext_ln69_cast_reg_155[45]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [46]),
        .Q(sext_ln69_cast_reg_155[46]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [47]),
        .Q(sext_ln69_cast_reg_155[47]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [48]),
        .Q(sext_ln69_cast_reg_155[48]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [49]),
        .Q(sext_ln69_cast_reg_155[49]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [4]),
        .Q(sext_ln69_cast_reg_155[4]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [50]),
        .Q(sext_ln69_cast_reg_155[50]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [51]),
        .Q(sext_ln69_cast_reg_155[51]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [52]),
        .Q(sext_ln69_cast_reg_155[52]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [53]),
        .Q(sext_ln69_cast_reg_155[53]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [54]),
        .Q(sext_ln69_cast_reg_155[54]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [55]),
        .Q(sext_ln69_cast_reg_155[55]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [56]),
        .Q(sext_ln69_cast_reg_155[56]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [57]),
        .Q(sext_ln69_cast_reg_155[57]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [58]),
        .Q(sext_ln69_cast_reg_155[58]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [59]),
        .Q(sext_ln69_cast_reg_155[59]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [5]),
        .Q(sext_ln69_cast_reg_155[5]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [60]),
        .Q(sext_ln69_cast_reg_155[60]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [6]),
        .Q(sext_ln69_cast_reg_155[6]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [7]),
        .Q(sext_ln69_cast_reg_155[7]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [8]),
        .Q(sext_ln69_cast_reg_155[8]),
        .R(1'b0));
  FDRE \sext_ln69_cast_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln69_cast_reg_155_reg[60]_0 [9]),
        .Q(sext_ln69_cast_reg_155[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ulp_dpa_trace_s2mm_0_write_memory_Pipeline_Flush
   (mOutPtr18_out,
    push_0,
    write_memory_U0_fifo_data_out_read,
    din,
    D,
    \ap_CS_fsm_reg[7] ,
    ap_clk,
    m_axi_gmem_AWVALID10_out,
    mem_reg,
    gmem_WREADY,
    pop_1,
    fifo_data_out_empty_n,
    ap_rst_n_inv,
    grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg,
    dout_vld_reg,
    Q,
    dout_vld_reg_0,
    mem_reg_0,
    \i_fu_54[15]_i_6_0 ,
    \fifo_data_out_read_reg_142_reg[63]_0 );
  output mOutPtr18_out;
  output push_0;
  output write_memory_U0_fifo_data_out_read;
  output [63:0]din;
  output [1:0]D;
  output \ap_CS_fsm_reg[7] ;
  input ap_clk;
  input m_axi_gmem_AWVALID10_out;
  input mem_reg;
  input gmem_WREADY;
  input pop_1;
  input fifo_data_out_empty_n;
  input ap_rst_n_inv;
  input grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg;
  input dout_vld_reg;
  input [2:0]Q;
  input dout_vld_reg_0;
  input [63:0]mem_reg_0;
  input [5:0]\i_fu_54[15]_i_6_0 ;
  input [63:0]\fifo_data_out_read_reg_142_reg[63]_0 ;

  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm[1]_i_2__1_n_5 ;
  wire \ap_CS_fsm[2]_i_2__0_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[2] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire ap_enable_reg_pp0_iter2_reg_n_5;
  wire ap_rst_n_inv;
  wire [63:0]din;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_data_out_empty_n;
  wire [63:0]fifo_data_out_read_reg_142;
  wire [63:0]\fifo_data_out_read_reg_142_reg[63]_0 ;
  wire gmem_WREADY;
  wire grp_write_memory_Pipeline_Flush_fu_134_ap_ready;
  wire grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg;
  wire [15:1]i_2_fu_106_p2;
  wire i_2_fu_106_p2_carry__0_n_10;
  wire i_2_fu_106_p2_carry__0_n_11;
  wire i_2_fu_106_p2_carry__0_n_12;
  wire i_2_fu_106_p2_carry__0_n_7;
  wire i_2_fu_106_p2_carry__0_n_8;
  wire i_2_fu_106_p2_carry__0_n_9;
  wire i_2_fu_106_p2_carry_n_10;
  wire i_2_fu_106_p2_carry_n_11;
  wire i_2_fu_106_p2_carry_n_12;
  wire i_2_fu_106_p2_carry_n_5;
  wire i_2_fu_106_p2_carry_n_6;
  wire i_2_fu_106_p2_carry_n_7;
  wire i_2_fu_106_p2_carry_n_8;
  wire i_2_fu_106_p2_carry_n_9;
  wire i_fu_540;
  wire \i_fu_54[0]_i_1_n_5 ;
  wire \i_fu_54[15]_i_5_n_5 ;
  wire [5:0]\i_fu_54[15]_i_6_0 ;
  wire \i_fu_54[15]_i_6_n_5 ;
  wire \i_fu_54[15]_i_7_n_5 ;
  wire \i_fu_54[15]_i_8_n_5 ;
  wire [15:0]i_fu_54_reg;
  wire mOutPtr18_out;
  wire m_axi_gmem_AWVALID10_out;
  wire mem_reg;
  wire [63:0]mem_reg_0;
  wire p_10_in;
  wire pop_1;
  wire push_0;
  wire write_memory_U0_fifo_data_out_read;
  wire [7:6]NLW_i_2_fu_106_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_i_2_fu_106_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_write_memory_Pipeline_Flush_fu_134_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFF000B0000000B)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_5 ),
        .I1(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I2(grp_write_memory_Pipeline_Flush_fu_134_ap_ready),
        .I3(\ap_CS_fsm_reg_n_5_[2] ),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .I5(grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_5),
        .I1(gmem_WREADY),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(\ap_CS_fsm[1]_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h51000000)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(gmem_WREADY),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_5),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hFFFF5100)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(grp_write_memory_Pipeline_Flush_fu_134_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_write_memory_Pipeline_Flush_fu_134_ap_ready),
        .I3(Q[2]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[2] ),
        .Q(grp_write_memory_Pipeline_Flush_fu_134_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5444544400005444)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(ap_enable_reg_pp0_iter0_i_2__0_n_5),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(ap_enable_reg_pp0_iter2_reg_n_5),
        .I1(gmem_WREADY),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(fifo_data_out_empty_n),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44440050)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0050445044504450)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n_inv),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h440F440044004400)) 
    dout_vld_i_2__0
       (.I0(ap_enable_reg_pp0_iter0_i_2__0_n_5),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(dout_vld_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(dout_vld_reg_0),
        .O(write_memory_U0_fifo_data_out_read));
  LUT5 #(
    .INIT(32'h8A008A8A)) 
    \fifo_data_out_read_reg_142[63]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(fifo_data_out_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(gmem_WREADY),
        .I4(ap_enable_reg_pp0_iter2_reg_n_5),
        .O(p_10_in));
  FDRE \fifo_data_out_read_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [0]),
        .Q(fifo_data_out_read_reg_142[0]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[10] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [10]),
        .Q(fifo_data_out_read_reg_142[10]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[11] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [11]),
        .Q(fifo_data_out_read_reg_142[11]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[12] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [12]),
        .Q(fifo_data_out_read_reg_142[12]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[13] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [13]),
        .Q(fifo_data_out_read_reg_142[13]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[14] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [14]),
        .Q(fifo_data_out_read_reg_142[14]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[15] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [15]),
        .Q(fifo_data_out_read_reg_142[15]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[16] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [16]),
        .Q(fifo_data_out_read_reg_142[16]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[17] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [17]),
        .Q(fifo_data_out_read_reg_142[17]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[18] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [18]),
        .Q(fifo_data_out_read_reg_142[18]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[19] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [19]),
        .Q(fifo_data_out_read_reg_142[19]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [1]),
        .Q(fifo_data_out_read_reg_142[1]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[20] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [20]),
        .Q(fifo_data_out_read_reg_142[20]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[21] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [21]),
        .Q(fifo_data_out_read_reg_142[21]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[22] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [22]),
        .Q(fifo_data_out_read_reg_142[22]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[23] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [23]),
        .Q(fifo_data_out_read_reg_142[23]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[24] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [24]),
        .Q(fifo_data_out_read_reg_142[24]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[25] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [25]),
        .Q(fifo_data_out_read_reg_142[25]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[26] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [26]),
        .Q(fifo_data_out_read_reg_142[26]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[27] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [27]),
        .Q(fifo_data_out_read_reg_142[27]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[28] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [28]),
        .Q(fifo_data_out_read_reg_142[28]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[29] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [29]),
        .Q(fifo_data_out_read_reg_142[29]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [2]),
        .Q(fifo_data_out_read_reg_142[2]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[30] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [30]),
        .Q(fifo_data_out_read_reg_142[30]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[31] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [31]),
        .Q(fifo_data_out_read_reg_142[31]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[32] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [32]),
        .Q(fifo_data_out_read_reg_142[32]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[33] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [33]),
        .Q(fifo_data_out_read_reg_142[33]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[34] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [34]),
        .Q(fifo_data_out_read_reg_142[34]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[35] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [35]),
        .Q(fifo_data_out_read_reg_142[35]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[36] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [36]),
        .Q(fifo_data_out_read_reg_142[36]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[37] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [37]),
        .Q(fifo_data_out_read_reg_142[37]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[38] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [38]),
        .Q(fifo_data_out_read_reg_142[38]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[39] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [39]),
        .Q(fifo_data_out_read_reg_142[39]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [3]),
        .Q(fifo_data_out_read_reg_142[3]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[40] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [40]),
        .Q(fifo_data_out_read_reg_142[40]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[41] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [41]),
        .Q(fifo_data_out_read_reg_142[41]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[42] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [42]),
        .Q(fifo_data_out_read_reg_142[42]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[43] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [43]),
        .Q(fifo_data_out_read_reg_142[43]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[44] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [44]),
        .Q(fifo_data_out_read_reg_142[44]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[45] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [45]),
        .Q(fifo_data_out_read_reg_142[45]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[46] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [46]),
        .Q(fifo_data_out_read_reg_142[46]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[47] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [47]),
        .Q(fifo_data_out_read_reg_142[47]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[48] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [48]),
        .Q(fifo_data_out_read_reg_142[48]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[49] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [49]),
        .Q(fifo_data_out_read_reg_142[49]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[4] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [4]),
        .Q(fifo_data_out_read_reg_142[4]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[50] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [50]),
        .Q(fifo_data_out_read_reg_142[50]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[51] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [51]),
        .Q(fifo_data_out_read_reg_142[51]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[52] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [52]),
        .Q(fifo_data_out_read_reg_142[52]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[53] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [53]),
        .Q(fifo_data_out_read_reg_142[53]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[54] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [54]),
        .Q(fifo_data_out_read_reg_142[54]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[55] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [55]),
        .Q(fifo_data_out_read_reg_142[55]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[56] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [56]),
        .Q(fifo_data_out_read_reg_142[56]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[57] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [57]),
        .Q(fifo_data_out_read_reg_142[57]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[58] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [58]),
        .Q(fifo_data_out_read_reg_142[58]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[59] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [59]),
        .Q(fifo_data_out_read_reg_142[59]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[5] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [5]),
        .Q(fifo_data_out_read_reg_142[5]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[60] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [60]),
        .Q(fifo_data_out_read_reg_142[60]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[61] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [61]),
        .Q(fifo_data_out_read_reg_142[61]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[62] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [62]),
        .Q(fifo_data_out_read_reg_142[62]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[63] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [63]),
        .Q(fifo_data_out_read_reg_142[63]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[6] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [6]),
        .Q(fifo_data_out_read_reg_142[6]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[7] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [7]),
        .Q(fifo_data_out_read_reg_142[7]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[8] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [8]),
        .Q(fifo_data_out_read_reg_142[8]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[9] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [9]),
        .Q(fifo_data_out_read_reg_142[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(grp_write_memory_Pipeline_Flush_fu_134_ap_ready),
        .I2(grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg),
        .O(\ap_CS_fsm_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i_2_fu_106_p2_carry
       (.CI(i_fu_54_reg[0]),
        .CI_TOP(1'b0),
        .CO({i_2_fu_106_p2_carry_n_5,i_2_fu_106_p2_carry_n_6,i_2_fu_106_p2_carry_n_7,i_2_fu_106_p2_carry_n_8,i_2_fu_106_p2_carry_n_9,i_2_fu_106_p2_carry_n_10,i_2_fu_106_p2_carry_n_11,i_2_fu_106_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_106_p2[8:1]),
        .S(i_fu_54_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i_2_fu_106_p2_carry__0
       (.CI(i_2_fu_106_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_i_2_fu_106_p2_carry__0_CO_UNCONNECTED[7:6],i_2_fu_106_p2_carry__0_n_7,i_2_fu_106_p2_carry__0_n_8,i_2_fu_106_p2_carry__0_n_9,i_2_fu_106_p2_carry__0_n_10,i_2_fu_106_p2_carry__0_n_11,i_2_fu_106_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_2_fu_106_p2_carry__0_O_UNCONNECTED[7],i_2_fu_106_p2[15:9]}),
        .S({1'b0,i_fu_54_reg[15:9]}));
  LUT4 #(
    .INIT(16'h152A)) 
    \i_fu_54[0]_i_1 
       (.I0(i_fu_540),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg),
        .I3(i_fu_54_reg[0]),
        .O(\i_fu_54[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_54[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_write_memory_Pipeline_Flush_fu_134_ap_start_reg),
        .O(ap_NS_fsm1));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_fu_54[15]_i_2 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .O(i_fu_540));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \i_fu_54[15]_i_3 
       (.I0(fifo_data_out_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(gmem_WREADY),
        .I3(ap_enable_reg_pp0_iter2_reg_n_5),
        .O(ap_block_pp0_stage0_11001__0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \i_fu_54[15]_i_4 
       (.I0(i_fu_54_reg[7]),
        .I1(i_fu_54_reg[6]),
        .I2(i_fu_54_reg[9]),
        .I3(i_fu_54_reg[8]),
        .I4(\i_fu_54[15]_i_5_n_5 ),
        .I5(\i_fu_54[15]_i_6_n_5 ),
        .O(ap_condition_pp0_exit_iter0_state2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \i_fu_54[15]_i_5 
       (.I0(i_fu_54_reg[10]),
        .I1(i_fu_54_reg[11]),
        .I2(i_fu_54_reg[12]),
        .I3(i_fu_54_reg[13]),
        .I4(i_fu_54_reg[15]),
        .I5(i_fu_54_reg[14]),
        .O(\i_fu_54[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \i_fu_54[15]_i_6 
       (.I0(\i_fu_54[15]_i_7_n_5 ),
        .I1(i_fu_54_reg[1]),
        .I2(\i_fu_54[15]_i_6_0 [1]),
        .I3(i_fu_54_reg[0]),
        .I4(\i_fu_54[15]_i_6_0 [0]),
        .I5(\i_fu_54[15]_i_8_n_5 ),
        .O(\i_fu_54[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \i_fu_54[15]_i_7 
       (.I0(i_fu_54_reg[4]),
        .I1(\i_fu_54[15]_i_6_0 [4]),
        .I2(i_fu_54_reg[3]),
        .I3(\i_fu_54[15]_i_6_0 [3]),
        .O(\i_fu_54[15]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \i_fu_54[15]_i_8 
       (.I0(i_fu_54_reg[5]),
        .I1(\i_fu_54[15]_i_6_0 [5]),
        .I2(i_fu_54_reg[2]),
        .I3(\i_fu_54[15]_i_6_0 [2]),
        .O(\i_fu_54[15]_i_8_n_5 ));
  FDRE \i_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_fu_54[0]_i_1_n_5 ),
        .Q(i_fu_54_reg[0]),
        .R(1'b0));
  FDRE \i_fu_54_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[10]),
        .Q(i_fu_54_reg[10]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[11]),
        .Q(i_fu_54_reg[11]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[12]),
        .Q(i_fu_54_reg[12]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[13]),
        .Q(i_fu_54_reg[13]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[14]),
        .Q(i_fu_54_reg[14]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[15]),
        .Q(i_fu_54_reg[15]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[1]),
        .Q(i_fu_54_reg[1]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[2]),
        .Q(i_fu_54_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[3]),
        .Q(i_fu_54_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[4]),
        .Q(i_fu_54_reg[4]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[5]),
        .Q(i_fu_54_reg[5]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[6]),
        .Q(i_fu_54_reg[6]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[7]),
        .Q(i_fu_54_reg[7]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[8]),
        .Q(i_fu_54_reg[8]),
        .R(ap_NS_fsm1));
  FDRE \i_fu_54_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_540),
        .D(i_2_fu_106_p2[9]),
        .Q(i_fu_54_reg[9]),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h00000000FF400000)) 
    \mOutPtr[4]_i_2 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(m_axi_gmem_AWVALID10_out),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(mem_reg),
        .I4(gmem_WREADY),
        .I5(pop_1),
        .O(mOutPtr18_out));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_10
       (.I0(fifo_data_out_read_reg_142[25]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[25]),
        .O(din[25]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_11
       (.I0(fifo_data_out_read_reg_142[24]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[24]),
        .O(din[24]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_12
       (.I0(fifo_data_out_read_reg_142[23]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[23]),
        .O(din[23]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_13
       (.I0(fifo_data_out_read_reg_142[22]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[22]),
        .O(din[22]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_14
       (.I0(fifo_data_out_read_reg_142[21]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[21]),
        .O(din[21]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_15
       (.I0(fifo_data_out_read_reg_142[20]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[20]),
        .O(din[20]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_16
       (.I0(fifo_data_out_read_reg_142[19]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[19]),
        .O(din[19]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_17
       (.I0(fifo_data_out_read_reg_142[18]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[18]),
        .O(din[18]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_18
       (.I0(fifo_data_out_read_reg_142[17]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[17]),
        .O(din[17]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_19
       (.I0(fifo_data_out_read_reg_142[16]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[16]),
        .O(din[16]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_20
       (.I0(fifo_data_out_read_reg_142[15]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[15]),
        .O(din[15]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_21
       (.I0(fifo_data_out_read_reg_142[14]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[14]),
        .O(din[14]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_22
       (.I0(fifo_data_out_read_reg_142[13]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[13]),
        .O(din[13]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_23
       (.I0(fifo_data_out_read_reg_142[12]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[12]),
        .O(din[12]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_24
       (.I0(fifo_data_out_read_reg_142[11]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[11]),
        .O(din[11]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_25
       (.I0(fifo_data_out_read_reg_142[10]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[10]),
        .O(din[10]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_26
       (.I0(fifo_data_out_read_reg_142[9]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[9]),
        .O(din[9]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_27
       (.I0(fifo_data_out_read_reg_142[8]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[8]),
        .O(din[8]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_28
       (.I0(fifo_data_out_read_reg_142[7]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[7]),
        .O(din[7]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_29
       (.I0(fifo_data_out_read_reg_142[6]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[6]),
        .O(din[6]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_30
       (.I0(fifo_data_out_read_reg_142[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[5]),
        .O(din[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_31
       (.I0(fifo_data_out_read_reg_142[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[4]),
        .O(din[4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_32
       (.I0(fifo_data_out_read_reg_142[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[3]),
        .O(din[3]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_33
       (.I0(fifo_data_out_read_reg_142[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[2]),
        .O(din[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_34
       (.I0(fifo_data_out_read_reg_142[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[1]),
        .O(din[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_35
       (.I0(fifo_data_out_read_reg_142[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[0]),
        .O(din[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_36
       (.I0(fifo_data_out_read_reg_142[63]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[63]),
        .O(din[63]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_37
       (.I0(fifo_data_out_read_reg_142[62]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[62]),
        .O(din[62]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_38
       (.I0(fifo_data_out_read_reg_142[61]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[61]),
        .O(din[61]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_39
       (.I0(fifo_data_out_read_reg_142[60]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[60]),
        .O(din[60]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_4
       (.I0(fifo_data_out_read_reg_142[31]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[31]),
        .O(din[31]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_40
       (.I0(fifo_data_out_read_reg_142[59]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[59]),
        .O(din[59]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_41
       (.I0(fifo_data_out_read_reg_142[58]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[58]),
        .O(din[58]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_42
       (.I0(fifo_data_out_read_reg_142[57]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[57]),
        .O(din[57]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_43
       (.I0(fifo_data_out_read_reg_142[56]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[56]),
        .O(din[56]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_44
       (.I0(fifo_data_out_read_reg_142[55]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[55]),
        .O(din[55]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_45
       (.I0(fifo_data_out_read_reg_142[54]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[54]),
        .O(din[54]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_46
       (.I0(fifo_data_out_read_reg_142[53]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[53]),
        .O(din[53]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_47
       (.I0(fifo_data_out_read_reg_142[52]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[52]),
        .O(din[52]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_48
       (.I0(fifo_data_out_read_reg_142[51]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[51]),
        .O(din[51]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_49
       (.I0(fifo_data_out_read_reg_142[50]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[50]),
        .O(din[50]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_50
       (.I0(fifo_data_out_read_reg_142[49]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[49]),
        .O(din[49]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_51
       (.I0(fifo_data_out_read_reg_142[48]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[48]),
        .O(din[48]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_52
       (.I0(fifo_data_out_read_reg_142[47]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[47]),
        .O(din[47]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_53
       (.I0(fifo_data_out_read_reg_142[46]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[46]),
        .O(din[46]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_54
       (.I0(fifo_data_out_read_reg_142[45]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[45]),
        .O(din[45]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_55
       (.I0(fifo_data_out_read_reg_142[44]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[44]),
        .O(din[44]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_56
       (.I0(fifo_data_out_read_reg_142[43]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[43]),
        .O(din[43]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_57
       (.I0(fifo_data_out_read_reg_142[42]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[42]),
        .O(din[42]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_58
       (.I0(fifo_data_out_read_reg_142[41]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[41]),
        .O(din[41]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_59
       (.I0(fifo_data_out_read_reg_142[40]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[40]),
        .O(din[40]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_5__0
       (.I0(fifo_data_out_read_reg_142[30]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[30]),
        .O(din[30]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_6
       (.I0(fifo_data_out_read_reg_142[29]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[29]),
        .O(din[29]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_60
       (.I0(fifo_data_out_read_reg_142[39]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[39]),
        .O(din[39]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_61
       (.I0(fifo_data_out_read_reg_142[38]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[38]),
        .O(din[38]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_62
       (.I0(fifo_data_out_read_reg_142[37]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[37]),
        .O(din[37]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_63
       (.I0(fifo_data_out_read_reg_142[36]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[36]),
        .O(din[36]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_64
       (.I0(fifo_data_out_read_reg_142[35]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[35]),
        .O(din[35]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_65
       (.I0(fifo_data_out_read_reg_142[34]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[34]),
        .O(din[34]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_66
       (.I0(fifo_data_out_read_reg_142[33]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[33]),
        .O(din[33]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_67
       (.I0(fifo_data_out_read_reg_142[32]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[32]),
        .O(din[32]));
  LUT6 #(
    .INIT(64'hEA00EA00AA00EA00)) 
    mem_reg_i_68
       (.I0(mem_reg),
        .I1(m_axi_gmem_AWVALID10_out),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(gmem_WREADY),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(fifo_data_out_empty_n),
        .O(push_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_7
       (.I0(fifo_data_out_read_reg_142[28]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[28]),
        .O(din[28]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_8
       (.I0(fifo_data_out_read_reg_142[27]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[27]),
        .O(din[27]));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_9
       (.I0(fifo_data_out_read_reg_142[26]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mem_reg_0[26]),
        .O(din[26]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
