{
  "module_name": "csr.h",
  "hash_id": "ad8d341336a86b17f1ac90744bfc367064b0d86b864eca5670d735108708023d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlegacy/csr.h",
  "human_readable_source": " \n#ifndef __il_csr_h__\n#define __il_csr_h__\n \n#define CSR_BASE    (0x000)\n\n#define CSR_HW_IF_CONFIG_REG    (CSR_BASE+0x000)\t \n#define CSR_INT_COALESCING      (CSR_BASE+0x004)\t \n#define CSR_INT                 (CSR_BASE+0x008)\t \n#define CSR_INT_MASK            (CSR_BASE+0x00c)\t \n#define CSR_FH_INT_STATUS       (CSR_BASE+0x010)\t \n#define CSR_GPIO_IN             (CSR_BASE+0x018)\t \n#define CSR_RESET               (CSR_BASE+0x020)\t \n#define CSR_GP_CNTRL            (CSR_BASE+0x024)\n\n \n#define CSR_INT_PERIODIC_REG\t(CSR_BASE+0x005)\n\n \n#define CSR_HW_REV              (CSR_BASE+0x028)\n\n \n#define CSR_EEPROM_REG          (CSR_BASE+0x02c)\n#define CSR_EEPROM_GP           (CSR_BASE+0x030)\n\n#define CSR_GIO_REG\t\t(CSR_BASE+0x03C)\n#define CSR_GP_UCODE_REG\t(CSR_BASE+0x048)\n#define CSR_GP_DRIVER_REG\t(CSR_BASE+0x050)\n\n \n#define CSR_UCODE_DRV_GP1       (CSR_BASE+0x054)\n#define CSR_UCODE_DRV_GP1_SET   (CSR_BASE+0x058)\n#define CSR_UCODE_DRV_GP1_CLR   (CSR_BASE+0x05c)\n#define CSR_UCODE_DRV_GP2       (CSR_BASE+0x060)\n\n#define CSR_LED_REG             (CSR_BASE+0x094)\n#define CSR_DRAM_INT_TBL_REG\t(CSR_BASE+0x0A0)\n\n \n#define CSR_GIO_CHICKEN_BITS    (CSR_BASE+0x100)\n\n \n#define CSR_ANA_PLL_CFG         (CSR_BASE+0x20c)\n\n \n#define CSR_HW_REV_WA_REG\t\t(CSR_BASE+0x22C)\n\n#define CSR_DBG_HPET_MEM_REG\t\t(CSR_BASE+0x240)\n#define CSR_DBG_LINK_PWR_MGMT_REG\t(CSR_BASE+0x250)\n\n \n#define CSR49_HW_IF_CONFIG_REG_BIT_4965_R\t(0x00000010)\n#define CSR_HW_IF_CONFIG_REG_MSK_BOARD_VER\t(0x00000C00)\n#define CSR_HW_IF_CONFIG_REG_BIT_MAC_SI \t(0x00000100)\n#define CSR_HW_IF_CONFIG_REG_BIT_RADIO_SI\t(0x00000200)\n\n#define CSR39_HW_IF_CONFIG_REG_BIT_3945_MB         (0x00000100)\n#define CSR39_HW_IF_CONFIG_REG_BIT_3945_MM         (0x00000200)\n#define CSR39_HW_IF_CONFIG_REG_BIT_SKU_MRC            (0x00000400)\n#define CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE         (0x00000800)\n#define CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_A    (0x00000000)\n#define CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_B    (0x00001000)\n\n#define CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A\t(0x00080000)\n#define CSR_HW_IF_CONFIG_REG_BIT_EEPROM_OWN_SEM\t(0x00200000)\n#define CSR_HW_IF_CONFIG_REG_BIT_NIC_READY\t(0x00400000)\t \n#define CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE (0x02000000)\t \n#define CSR_HW_IF_CONFIG_REG_PREPARE\t\t  (0x08000000)\t \n\n#define CSR_INT_PERIODIC_DIS\t\t\t(0x00)\t \n#define CSR_INT_PERIODIC_ENA\t\t\t(0xFF)\t \n\n \n#define CSR_INT_BIT_FH_RX        (1 << 31)\t \n#define CSR_INT_BIT_HW_ERR       (1 << 29)\t \n#define CSR_INT_BIT_RX_PERIODIC\t (1 << 28)\t \n#define CSR_INT_BIT_FH_TX        (1 << 27)\t \n#define CSR_INT_BIT_SCD          (1 << 26)\t \n#define CSR_INT_BIT_SW_ERR       (1 << 25)\t \n#define CSR_INT_BIT_RF_KILL      (1 << 7)\t \n#define CSR_INT_BIT_CT_KILL      (1 << 6)\t \n#define CSR_INT_BIT_SW_RX        (1 << 3)\t \n#define CSR_INT_BIT_WAKEUP       (1 << 1)\t \n#define CSR_INT_BIT_ALIVE        (1 << 0)\t \n\n#define CSR_INI_SET_MASK\t(CSR_INT_BIT_FH_RX   | \\\n\t\t\t\t CSR_INT_BIT_HW_ERR  | \\\n\t\t\t\t CSR_INT_BIT_FH_TX   | \\\n\t\t\t\t CSR_INT_BIT_SW_ERR  | \\\n\t\t\t\t CSR_INT_BIT_RF_KILL | \\\n\t\t\t\t CSR_INT_BIT_SW_RX   | \\\n\t\t\t\t CSR_INT_BIT_WAKEUP  | \\\n\t\t\t\t CSR_INT_BIT_ALIVE)\n\n \n#define CSR_FH_INT_BIT_ERR       (1 << 31)\t \n#define CSR_FH_INT_BIT_HI_PRIOR  (1 << 30)\t \n#define CSR39_FH_INT_BIT_RX_CHNL2  (1 << 18)\t \n#define CSR_FH_INT_BIT_RX_CHNL1  (1 << 17)\t \n#define CSR_FH_INT_BIT_RX_CHNL0  (1 << 16)\t \n#define CSR39_FH_INT_BIT_TX_CHNL6  (1 << 6)\t \n#define CSR_FH_INT_BIT_TX_CHNL1  (1 << 1)\t \n#define CSR_FH_INT_BIT_TX_CHNL0  (1 << 0)\t \n\n#define CSR39_FH_INT_RX_MASK\t(CSR_FH_INT_BIT_HI_PRIOR | \\\n\t\t\t\t CSR39_FH_INT_BIT_RX_CHNL2 | \\\n\t\t\t\t CSR_FH_INT_BIT_RX_CHNL1 | \\\n\t\t\t\t CSR_FH_INT_BIT_RX_CHNL0)\n\n#define CSR39_FH_INT_TX_MASK\t(CSR39_FH_INT_BIT_TX_CHNL6 | \\\n\t\t\t\t CSR_FH_INT_BIT_TX_CHNL1 | \\\n\t\t\t\t CSR_FH_INT_BIT_TX_CHNL0)\n\n#define CSR49_FH_INT_RX_MASK\t(CSR_FH_INT_BIT_HI_PRIOR | \\\n\t\t\t\t CSR_FH_INT_BIT_RX_CHNL1 | \\\n\t\t\t\t CSR_FH_INT_BIT_RX_CHNL0)\n\n#define CSR49_FH_INT_TX_MASK\t(CSR_FH_INT_BIT_TX_CHNL1 | \\\n\t\t\t\t CSR_FH_INT_BIT_TX_CHNL0)\n\n \n#define CSR_GPIO_IN_BIT_AUX_POWER                   (0x00000200)\n#define CSR_GPIO_IN_VAL_VAUX_PWR_SRC                (0x00000000)\n#define CSR_GPIO_IN_VAL_VMAIN_PWR_SRC               (0x00000200)\n\n \n#define CSR_RESET_REG_FLAG_NEVO_RESET                (0x00000001)\n#define CSR_RESET_REG_FLAG_FORCE_NMI                 (0x00000002)\n#define CSR_RESET_REG_FLAG_SW_RESET                  (0x00000080)\n#define CSR_RESET_REG_FLAG_MASTER_DISABLED           (0x00000100)\n#define CSR_RESET_REG_FLAG_STOP_MASTER               (0x00000200)\n#define CSR_RESET_LINK_PWR_MGMT_DISABLED             (0x80000000)\n\n \n#define CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY        (0x00000001)\n#define CSR_GP_CNTRL_REG_FLAG_INIT_DONE              (0x00000004)\n#define CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ         (0x00000008)\n#define CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP         (0x00000010)\n\n#define CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN           (0x00000001)\n\n#define CSR_GP_CNTRL_REG_MSK_POWER_SAVE_TYPE         (0x07000000)\n#define CSR_GP_CNTRL_REG_FLAG_MAC_POWER_SAVE         (0x04000000)\n#define CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW          (0x08000000)\n\n \n#define CSR_EEPROM_REG_READ_VALID_MSK\t(0x00000001)\n#define CSR_EEPROM_REG_BIT_CMD\t\t(0x00000002)\n#define CSR_EEPROM_REG_MSK_ADDR\t\t(0x0000FFFC)\n#define CSR_EEPROM_REG_MSK_DATA\t\t(0xFFFF0000)\n\n \n#define CSR_EEPROM_GP_VALID_MSK\t\t(0x00000007)\t \n#define CSR_EEPROM_GP_IF_OWNER_MSK\t(0x00000180)\n#define CSR_EEPROM_GP_GOOD_SIG_EEP_LESS_THAN_4K\t\t(0x00000002)\n#define CSR_EEPROM_GP_GOOD_SIG_EEP_MORE_THAN_4K\t\t(0x00000004)\n\n \n#define CSR_GP_REG_POWER_SAVE_STATUS_MSK            (0x03000000)\t \n#define CSR_GP_REG_NO_POWER_SAVE            (0x00000000)\n#define CSR_GP_REG_MAC_POWER_SAVE           (0x01000000)\n#define CSR_GP_REG_PHY_POWER_SAVE           (0x02000000)\n#define CSR_GP_REG_POWER_SAVE_ERROR         (0x03000000)\n\n \n#define CSR_GIO_REG_VAL_L0S_ENABLED\t(0x00000002)\n\n \n#define CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP             (0x00000001)\n#define CSR_UCODE_SW_BIT_RFKILL                     (0x00000002)\n#define CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED           (0x00000004)\n#define CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT      (0x00000008)\n\n \n#define CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX  (0x00800000)\n#define CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER  (0x20000000)\n\n \n#define CSR_LED_BSM_CTRL_MSK (0xFFFFFFDF)\n#define CSR_LED_REG_TRUN_ON (0x78)\n#define CSR_LED_REG_TRUN_OFF (0x38)\n\n \n#define CSR39_ANA_PLL_CFG_VAL        (0x01000000)\n\n \n#define CSR_DBG_HPET_MEM_REG_VAL\t(0xFFFF0000)\n\n \n#define CSR_DRAM_INT_TBL_ENABLE\t\t(1 << 31)\n#define CSR_DRAM_INIT_TBL_WRAP_CHECK\t(1 << 27)\n\n \n#define HBUS_BASE\t(0x400)\n\n \n#define HBUS_TARG_MEM_RADDR     (HBUS_BASE+0x00c)\n#define HBUS_TARG_MEM_WADDR     (HBUS_BASE+0x010)\n#define HBUS_TARG_MEM_WDAT      (HBUS_BASE+0x018)\n#define HBUS_TARG_MEM_RDAT      (HBUS_BASE+0x01c)\n\n \n#define HBUS_TARG_MBX_C         (HBUS_BASE+0x030)\n#define HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED         (0x00000004)\n\n \n#define HBUS_TARG_PRPH_WADDR    (HBUS_BASE+0x044)\n#define HBUS_TARG_PRPH_RADDR    (HBUS_BASE+0x048)\n#define HBUS_TARG_PRPH_WDAT     (HBUS_BASE+0x04c)\n#define HBUS_TARG_PRPH_RDAT     (HBUS_BASE+0x050)\n\n \n#define HBUS_TARG_WRPTR         (HBUS_BASE+0x060)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}