static int sca3000_write_reg(struct sca3000_state *st, u8 address, u8 val)\r\n{\r\nst->tx[0] = SCA3000_WRITE_REG(address);\r\nst->tx[1] = val;\r\nreturn spi_write(st->us, st->tx, 2);\r\n}\r\nstatic int sca3000_read_data_short(struct sca3000_state *st,\r\nu8 reg_address_high,\r\nint len)\r\n{\r\nstruct spi_transfer xfer[2] = {\r\n{\r\n.len = 1,\r\n.tx_buf = st->tx,\r\n}, {\r\n.len = len,\r\n.rx_buf = st->rx,\r\n}\r\n};\r\nst->tx[0] = SCA3000_READ_REG(reg_address_high);\r\nreturn spi_sync_transfer(st->us, xfer, ARRAY_SIZE(xfer));\r\n}\r\nstatic int sca3000_reg_lock_on(struct sca3000_state *st)\r\n{\r\nint ret;\r\nret = sca3000_read_data_short(st, SCA3000_REG_STATUS_ADDR, 1);\r\nif (ret < 0)\r\nreturn ret;\r\nreturn !(st->rx[0] & SCA3000_LOCKED);\r\n}\r\nstatic int __sca3000_unlock_reg_lock(struct sca3000_state *st)\r\n{\r\nstruct spi_transfer xfer[3] = {\r\n{\r\n.len = 2,\r\n.cs_change = 1,\r\n.tx_buf = st->tx,\r\n}, {\r\n.len = 2,\r\n.cs_change = 1,\r\n.tx_buf = st->tx + 2,\r\n}, {\r\n.len = 2,\r\n.tx_buf = st->tx + 4,\r\n},\r\n};\r\nst->tx[0] = SCA3000_WRITE_REG(SCA3000_REG_UNLOCK_ADDR);\r\nst->tx[1] = 0x00;\r\nst->tx[2] = SCA3000_WRITE_REG(SCA3000_REG_UNLOCK_ADDR);\r\nst->tx[3] = 0x50;\r\nst->tx[4] = SCA3000_WRITE_REG(SCA3000_REG_UNLOCK_ADDR);\r\nst->tx[5] = 0xA0;\r\nreturn spi_sync_transfer(st->us, xfer, ARRAY_SIZE(xfer));\r\n}\r\nstatic int sca3000_write_ctrl_reg(struct sca3000_state *st,\r\nu8 sel,\r\nuint8_t val)\r\n{\r\nint ret;\r\nret = sca3000_reg_lock_on(st);\r\nif (ret < 0)\r\ngoto error_ret;\r\nif (ret) {\r\nret = __sca3000_unlock_reg_lock(st);\r\nif (ret)\r\ngoto error_ret;\r\n}\r\nret = sca3000_write_reg(st, SCA3000_REG_CTRL_SEL_ADDR, sel);\r\nif (ret)\r\ngoto error_ret;\r\nret = sca3000_write_reg(st, SCA3000_REG_CTRL_DATA_ADDR, val);\r\nerror_ret:\r\nreturn ret;\r\n}\r\nstatic int sca3000_read_ctrl_reg(struct sca3000_state *st,\r\nu8 ctrl_reg)\r\n{\r\nint ret;\r\nret = sca3000_reg_lock_on(st);\r\nif (ret < 0)\r\ngoto error_ret;\r\nif (ret) {\r\nret = __sca3000_unlock_reg_lock(st);\r\nif (ret)\r\ngoto error_ret;\r\n}\r\nret = sca3000_write_reg(st, SCA3000_REG_CTRL_SEL_ADDR, ctrl_reg);\r\nif (ret)\r\ngoto error_ret;\r\nret = sca3000_read_data_short(st, SCA3000_REG_CTRL_DATA_ADDR, 1);\r\nif (ret)\r\ngoto error_ret;\r\nreturn st->rx[0];\r\nerror_ret:\r\nreturn ret;\r\n}\r\nstatic int sca3000_print_rev(struct iio_dev *indio_dev)\r\n{\r\nint ret;\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nmutex_lock(&st->lock);\r\nret = sca3000_read_data_short(st, SCA3000_REG_REVID_ADDR, 1);\r\nif (ret < 0)\r\ngoto error_ret;\r\ndev_info(&indio_dev->dev,\r\n"sca3000 revision major=%lu, minor=%lu\n",\r\nst->rx[0] & SCA3000_REG_REVID_MAJOR_MASK,\r\nst->rx[0] & SCA3000_REG_REVID_MINOR_MASK);\r\nerror_ret:\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\n}\r\nstatic ssize_t\r\nsca3000_show_available_3db_freqs(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nint len;\r\nlen = sprintf(buf, "%d", st->info->measurement_mode_3db_freq);\r\nif (st->info->option_mode_1)\r\nlen += sprintf(buf + len, " %d",\r\nst->info->option_mode_1_3db_freq);\r\nif (st->info->option_mode_2)\r\nlen += sprintf(buf + len, " %d",\r\nst->info->option_mode_2_3db_freq);\r\nlen += sprintf(buf + len, "\n");\r\nreturn len;\r\n}\r\nstatic inline int __sca3000_get_base_freq(struct sca3000_state *st,\r\nconst struct sca3000_chip_info *info,\r\nint *base_freq)\r\n{\r\nint ret;\r\nret = sca3000_read_data_short(st, SCA3000_REG_MODE_ADDR, 1);\r\nif (ret)\r\ngoto error_ret;\r\nswitch (SCA3000_REG_MODE_MODE_MASK & st->rx[0]) {\r\ncase SCA3000_REG_MODE_MEAS_MODE_NORMAL:\r\n*base_freq = info->measurement_mode_freq;\r\nbreak;\r\ncase SCA3000_REG_MODE_MEAS_MODE_OP_1:\r\n*base_freq = info->option_mode_1_freq;\r\nbreak;\r\ncase SCA3000_REG_MODE_MEAS_MODE_OP_2:\r\n*base_freq = info->option_mode_2_freq;\r\nbreak;\r\ndefault:\r\nret = -EINVAL;\r\n}\r\nerror_ret:\r\nreturn ret;\r\n}\r\nstatic int sca3000_read_raw_samp_freq(struct sca3000_state *st, int *val)\r\n{\r\nint ret;\r\nret = __sca3000_get_base_freq(st, st->info, val);\r\nif (ret)\r\nreturn ret;\r\nret = sca3000_read_ctrl_reg(st, SCA3000_REG_CTRL_SEL_OUT_CTRL);\r\nif (ret < 0)\r\nreturn ret;\r\nif (*val > 0) {\r\nret &= SCA3000_REG_OUT_CTRL_BUF_DIV_MASK;\r\nswitch (ret) {\r\ncase SCA3000_REG_OUT_CTRL_BUF_DIV_2:\r\n*val /= 2;\r\nbreak;\r\ncase SCA3000_REG_OUT_CTRL_BUF_DIV_4:\r\n*val /= 4;\r\nbreak;\r\n}\r\n}\r\nreturn 0;\r\n}\r\nstatic int sca3000_write_raw_samp_freq(struct sca3000_state *st, int val)\r\n{\r\nint ret, base_freq, ctrlval;\r\nret = __sca3000_get_base_freq(st, st->info, &base_freq);\r\nif (ret)\r\nreturn ret;\r\nret = sca3000_read_ctrl_reg(st, SCA3000_REG_CTRL_SEL_OUT_CTRL);\r\nif (ret < 0)\r\nreturn ret;\r\nctrlval = ret & ~SCA3000_REG_OUT_CTRL_BUF_DIV_MASK;\r\nif (val == base_freq / 2)\r\nctrlval |= SCA3000_REG_OUT_CTRL_BUF_DIV_2;\r\nif (val == base_freq / 4)\r\nctrlval |= SCA3000_REG_OUT_CTRL_BUF_DIV_4;\r\nelse if (val != base_freq)\r\nreturn -EINVAL;\r\nreturn sca3000_write_ctrl_reg(st, SCA3000_REG_CTRL_SEL_OUT_CTRL,\r\nctrlval);\r\n}\r\nstatic int sca3000_read_3db_freq(struct sca3000_state *st, int *val)\r\n{\r\nint ret;\r\nret = sca3000_read_data_short(st, SCA3000_REG_MODE_ADDR, 1);\r\nif (ret)\r\nreturn ret;\r\nst->rx[0] &= SCA3000_REG_MODE_MODE_MASK;\r\nswitch (st->rx[0]) {\r\ncase SCA3000_REG_MODE_MEAS_MODE_NORMAL:\r\n*val = st->info->measurement_mode_3db_freq;\r\nreturn IIO_VAL_INT;\r\ncase SCA3000_REG_MODE_MEAS_MODE_MOT_DET:\r\nreturn -EBUSY;\r\ncase SCA3000_REG_MODE_MEAS_MODE_OP_1:\r\n*val = st->info->option_mode_1_3db_freq;\r\nreturn IIO_VAL_INT;\r\ncase SCA3000_REG_MODE_MEAS_MODE_OP_2:\r\n*val = st->info->option_mode_2_3db_freq;\r\nreturn IIO_VAL_INT;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic int sca3000_write_3db_freq(struct sca3000_state *st, int val)\r\n{\r\nint ret;\r\nint mode;\r\nif (val == st->info->measurement_mode_3db_freq)\r\nmode = SCA3000_REG_MODE_MEAS_MODE_NORMAL;\r\nelse if (st->info->option_mode_1 &&\r\n(val == st->info->option_mode_1_3db_freq))\r\nmode = SCA3000_REG_MODE_MEAS_MODE_OP_1;\r\nelse if (st->info->option_mode_2 &&\r\n(val == st->info->option_mode_2_3db_freq))\r\nmode = SCA3000_REG_MODE_MEAS_MODE_OP_2;\r\nelse\r\nreturn -EINVAL;\r\nret = sca3000_read_data_short(st, SCA3000_REG_MODE_ADDR, 1);\r\nif (ret)\r\nreturn ret;\r\nst->rx[0] &= ~SCA3000_REG_MODE_MODE_MASK;\r\nst->rx[0] |= (mode & SCA3000_REG_MODE_MODE_MASK);\r\nreturn sca3000_write_reg(st, SCA3000_REG_MODE_ADDR, st->rx[0]);\r\n}\r\nstatic int sca3000_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val,\r\nint *val2,\r\nlong mask)\r\n{\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nint ret;\r\nu8 address;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nmutex_lock(&st->lock);\r\nif (chan->type == IIO_ACCEL) {\r\nif (st->mo_det_use_count) {\r\nmutex_unlock(&st->lock);\r\nreturn -EBUSY;\r\n}\r\naddress = sca3000_addresses[chan->address][0];\r\nret = sca3000_read_data_short(st, address, 2);\r\nif (ret < 0) {\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\n}\r\n*val = (be16_to_cpup((__be16 *)st->rx) >> 3) & 0x1FFF;\r\n*val = ((*val) << (sizeof(*val) * 8 - 13)) >>\r\n(sizeof(*val) * 8 - 13);\r\n} else {\r\nret = sca3000_read_data_short(st,\r\nSCA3000_REG_TEMP_MSB_ADDR,\r\n2);\r\nif (ret < 0) {\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\n}\r\n*val = ((st->rx[0] & 0x3F) << 3) |\r\n((st->rx[1] & 0xE0) >> 5);\r\n}\r\nmutex_unlock(&st->lock);\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_SCALE:\r\n*val = 0;\r\nif (chan->type == IIO_ACCEL)\r\n*val2 = st->info->scale;\r\nelse\r\n*val2 = 555556;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ncase IIO_CHAN_INFO_OFFSET:\r\n*val = -214;\r\n*val2 = 600000;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ncase IIO_CHAN_INFO_SAMP_FREQ:\r\nmutex_lock(&st->lock);\r\nret = sca3000_read_raw_samp_freq(st, val);\r\nmutex_unlock(&st->lock);\r\nreturn ret ? ret : IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_LOW_PASS_FILTER_3DB_FREQUENCY:\r\nmutex_lock(&st->lock);\r\nret = sca3000_read_3db_freq(st, val);\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic int sca3000_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val, int val2, long mask)\r\n{\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nint ret;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_SAMP_FREQ:\r\nif (val2)\r\nreturn -EINVAL;\r\nmutex_lock(&st->lock);\r\nret = sca3000_write_raw_samp_freq(st, val);\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\ncase IIO_CHAN_INFO_LOW_PASS_FILTER_3DB_FREQUENCY:\r\nif (val2)\r\nreturn -EINVAL;\r\nmutex_lock(&st->lock);\r\nret = sca3000_write_3db_freq(st, val);\r\nmutex_unlock(&st->lock);\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn ret;\r\n}\r\nstatic ssize_t sca3000_read_av_freq(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nint len = 0, ret, val;\r\nmutex_lock(&st->lock);\r\nret = sca3000_read_data_short(st, SCA3000_REG_MODE_ADDR, 1);\r\nval = st->rx[0];\r\nmutex_unlock(&st->lock);\r\nif (ret)\r\ngoto error_ret;\r\nswitch (val & SCA3000_REG_MODE_MODE_MASK) {\r\ncase SCA3000_REG_MODE_MEAS_MODE_NORMAL:\r\nlen += sprintf(buf + len, "%d %d %d\n",\r\nst->info->measurement_mode_freq,\r\nst->info->measurement_mode_freq / 2,\r\nst->info->measurement_mode_freq / 4);\r\nbreak;\r\ncase SCA3000_REG_MODE_MEAS_MODE_OP_1:\r\nlen += sprintf(buf + len, "%d %d %d\n",\r\nst->info->option_mode_1_freq,\r\nst->info->option_mode_1_freq / 2,\r\nst->info->option_mode_1_freq / 4);\r\nbreak;\r\ncase SCA3000_REG_MODE_MEAS_MODE_OP_2:\r\nlen += sprintf(buf + len, "%d %d %d\n",\r\nst->info->option_mode_2_freq,\r\nst->info->option_mode_2_freq / 2,\r\nst->info->option_mode_2_freq / 4);\r\nbreak;\r\n}\r\nreturn len;\r\nerror_ret:\r\nreturn ret;\r\n}\r\nstatic int sca3000_read_event_value(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nenum iio_event_info info,\r\nint *val, int *val2)\r\n{\r\nint ret, i;\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nswitch (info) {\r\ncase IIO_EV_INFO_VALUE:\r\nmutex_lock(&st->lock);\r\nret = sca3000_read_ctrl_reg(st,\r\nsca3000_addresses[chan->address][1]);\r\nmutex_unlock(&st->lock);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = 0;\r\nif (chan->channel2 == IIO_MOD_Y)\r\nfor_each_set_bit(i, (unsigned long *)&ret,\r\nARRAY_SIZE(st->info->mot_det_mult_y))\r\n*val += st->info->mot_det_mult_y[i];\r\nelse\r\nfor_each_set_bit(i, (unsigned long *)&ret,\r\nARRAY_SIZE(st->info->mot_det_mult_xz))\r\n*val += st->info->mot_det_mult_xz[i];\r\nreturn IIO_VAL_INT;\r\ncase IIO_EV_INFO_PERIOD:\r\n*val = 0;\r\n*val2 = 226000;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic int sca3000_write_event_value(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nenum iio_event_info info,\r\nint val, int val2)\r\n{\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nint ret;\r\nint i;\r\nu8 nonlinear = 0;\r\nif (chan->channel2 == IIO_MOD_Y) {\r\ni = ARRAY_SIZE(st->info->mot_det_mult_y);\r\nwhile (i > 0)\r\nif (val >= st->info->mot_det_mult_y[--i]) {\r\nnonlinear |= (1 << i);\r\nval -= st->info->mot_det_mult_y[i];\r\n}\r\n} else {\r\ni = ARRAY_SIZE(st->info->mot_det_mult_xz);\r\nwhile (i > 0)\r\nif (val >= st->info->mot_det_mult_xz[--i]) {\r\nnonlinear |= (1 << i);\r\nval -= st->info->mot_det_mult_xz[i];\r\n}\r\n}\r\nmutex_lock(&st->lock);\r\nret = sca3000_write_ctrl_reg(st,\r\nsca3000_addresses[chan->address][1],\r\nnonlinear);\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\n}\r\nstatic int sca3000_read_data(struct sca3000_state *st,\r\nu8 reg_address_high,\r\nu8 *rx,\r\nint len)\r\n{\r\nint ret;\r\nstruct spi_transfer xfer[2] = {\r\n{\r\n.len = 1,\r\n.tx_buf = st->tx,\r\n}, {\r\n.len = len,\r\n.rx_buf = rx,\r\n}\r\n};\r\nst->tx[0] = SCA3000_READ_REG(reg_address_high);\r\nret = spi_sync_transfer(st->us, xfer, ARRAY_SIZE(xfer));\r\nif (ret) {\r\ndev_err(get_device(&st->us->dev), "problem reading register");\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic void sca3000_ring_int_process(u8 val, struct iio_dev *indio_dev)\r\n{\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nint ret, i, num_available;\r\nmutex_lock(&st->lock);\r\nif (val & SCA3000_REG_INT_STATUS_HALF) {\r\nret = sca3000_read_data_short(st, SCA3000_REG_BUF_COUNT_ADDR,\r\n1);\r\nif (ret)\r\ngoto error_ret;\r\nnum_available = st->rx[0];\r\nret = sca3000_read_data(st, SCA3000_REG_RING_OUT_ADDR, st->rx,\r\nnum_available * 2);\r\nif (ret)\r\ngoto error_ret;\r\nfor (i = 0; i < num_available / 3; i++) {\r\niio_push_to_buffers(indio_dev, st->rx + i * 3 * 2);\r\n}\r\n}\r\nerror_ret:\r\nmutex_unlock(&st->lock);\r\n}\r\nstatic irqreturn_t sca3000_event_handler(int irq, void *private)\r\n{\r\nstruct iio_dev *indio_dev = private;\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nint ret, val;\r\ns64 last_timestamp = iio_get_time_ns(indio_dev);\r\nmutex_lock(&st->lock);\r\nret = sca3000_read_data_short(st, SCA3000_REG_INT_STATUS_ADDR, 1);\r\nval = st->rx[0];\r\nmutex_unlock(&st->lock);\r\nif (ret)\r\ngoto done;\r\nsca3000_ring_int_process(val, indio_dev);\r\nif (val & SCA3000_INT_STATUS_FREE_FALL)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL,\r\n0,\r\nIIO_MOD_X_AND_Y_AND_Z,\r\nIIO_EV_TYPE_MAG,\r\nIIO_EV_DIR_FALLING),\r\nlast_timestamp);\r\nif (val & SCA3000_INT_STATUS_Y_TRIGGER)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL,\r\n0,\r\nIIO_MOD_Y,\r\nIIO_EV_TYPE_MAG,\r\nIIO_EV_DIR_RISING),\r\nlast_timestamp);\r\nif (val & SCA3000_INT_STATUS_X_TRIGGER)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL,\r\n0,\r\nIIO_MOD_X,\r\nIIO_EV_TYPE_MAG,\r\nIIO_EV_DIR_RISING),\r\nlast_timestamp);\r\nif (val & SCA3000_INT_STATUS_Z_TRIGGER)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL,\r\n0,\r\nIIO_MOD_Z,\r\nIIO_EV_TYPE_MAG,\r\nIIO_EV_DIR_RISING),\r\nlast_timestamp);\r\ndone:\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int sca3000_read_event_config(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir)\r\n{\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nint ret;\r\nmutex_lock(&st->lock);\r\nret = sca3000_read_data_short(st, SCA3000_REG_MODE_ADDR, 1);\r\nif (ret)\r\ngoto error_ret;\r\nswitch (chan->channel2) {\r\ncase IIO_MOD_X_AND_Y_AND_Z:\r\nret = !!(st->rx[0] & SCA3000_REG_MODE_FREE_FALL_DETECT);\r\nbreak;\r\ncase IIO_MOD_X:\r\ncase IIO_MOD_Y:\r\ncase IIO_MOD_Z:\r\nif ((st->rx[0] & SCA3000_REG_MODE_MODE_MASK)\r\n!= SCA3000_REG_MODE_MEAS_MODE_MOT_DET) {\r\nret = 0;\r\n} else {\r\nret = sca3000_read_ctrl_reg(st,\r\nSCA3000_REG_CTRL_SEL_MD_CTRL);\r\nif (ret < 0)\r\ngoto error_ret;\r\nret = !!(ret & sca3000_addresses[chan->address][2]);\r\n}\r\nbreak;\r\ndefault:\r\nret = -EINVAL;\r\n}\r\nerror_ret:\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\n}\r\nstatic int sca3000_freefall_set_state(struct iio_dev *indio_dev, int state)\r\n{\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nint ret;\r\nret = sca3000_read_data_short(st, SCA3000_REG_MODE_ADDR, 1);\r\nif (ret)\r\nreturn ret;\r\nif (state && !(st->rx[0] & SCA3000_REG_MODE_FREE_FALL_DETECT))\r\nreturn sca3000_write_reg(st, SCA3000_REG_MODE_ADDR,\r\nst->rx[0] | SCA3000_REG_MODE_FREE_FALL_DETECT);\r\nelse if (!state && (st->rx[0] & SCA3000_REG_MODE_FREE_FALL_DETECT))\r\nreturn sca3000_write_reg(st, SCA3000_REG_MODE_ADDR,\r\nst->rx[0] & ~SCA3000_REG_MODE_FREE_FALL_DETECT);\r\nelse\r\nreturn 0;\r\n}\r\nstatic int sca3000_motion_detect_set_state(struct iio_dev *indio_dev, int axis,\r\nint state)\r\n{\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nint ret, ctrlval;\r\nret = sca3000_read_ctrl_reg(st, SCA3000_REG_CTRL_SEL_MD_CTRL);\r\nif (ret < 0)\r\nreturn ret;\r\nctrlval = ret;\r\nif (state && !(ctrlval & sca3000_addresses[axis][2])) {\r\nret = sca3000_write_ctrl_reg(st,\r\nSCA3000_REG_CTRL_SEL_MD_CTRL,\r\nctrlval |\r\nsca3000_addresses[axis][2]);\r\nif (ret)\r\nreturn ret;\r\nst->mo_det_use_count++;\r\n} else if (!state && (ctrlval & sca3000_addresses[axis][2])) {\r\nret = sca3000_write_ctrl_reg(st,\r\nSCA3000_REG_CTRL_SEL_MD_CTRL,\r\nctrlval &\r\n~(sca3000_addresses[axis][2]));\r\nif (ret)\r\nreturn ret;\r\nst->mo_det_use_count--;\r\n}\r\nret = sca3000_read_data_short(st, SCA3000_REG_MODE_ADDR, 1);\r\nif (ret)\r\nreturn ret;\r\nif ((st->mo_det_use_count) &&\r\n((st->rx[0] & SCA3000_REG_MODE_MODE_MASK)\r\n!= SCA3000_REG_MODE_MEAS_MODE_MOT_DET))\r\nreturn sca3000_write_reg(st, SCA3000_REG_MODE_ADDR,\r\n(st->rx[0] & ~SCA3000_REG_MODE_MODE_MASK)\r\n| SCA3000_REG_MODE_MEAS_MODE_MOT_DET);\r\nelse if (!(st->mo_det_use_count) &&\r\n((st->rx[0] & SCA3000_REG_MODE_MODE_MASK)\r\n== SCA3000_REG_MODE_MEAS_MODE_MOT_DET))\r\nreturn sca3000_write_reg(st, SCA3000_REG_MODE_ADDR,\r\nst->rx[0] & SCA3000_REG_MODE_MODE_MASK);\r\nelse\r\nreturn 0;\r\n}\r\nstatic int sca3000_write_event_config(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nint state)\r\n{\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nint ret;\r\nmutex_lock(&st->lock);\r\nswitch (chan->channel2) {\r\ncase IIO_MOD_X_AND_Y_AND_Z:\r\nret = sca3000_freefall_set_state(indio_dev, state);\r\nbreak;\r\ncase IIO_MOD_X:\r\ncase IIO_MOD_Y:\r\ncase IIO_MOD_Z:\r\nret = sca3000_motion_detect_set_state(indio_dev,\r\nchan->address,\r\nstate);\r\nbreak;\r\ndefault:\r\nret = -EINVAL;\r\nbreak;\r\n}\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\n}\r\nstatic int sca3000_configure_ring(struct iio_dev *indio_dev)\r\n{\r\nstruct iio_buffer *buffer;\r\nbuffer = iio_kfifo_allocate();\r\nif (!buffer)\r\nreturn -ENOMEM;\r\niio_device_attach_buffer(indio_dev, buffer);\r\nindio_dev->modes |= INDIO_BUFFER_SOFTWARE;\r\nreturn 0;\r\n}\r\nstatic void sca3000_unconfigure_ring(struct iio_dev *indio_dev)\r\n{\r\niio_kfifo_free(indio_dev->buffer);\r\n}\r\nstatic inline\r\nint __sca3000_hw_ring_state_set(struct iio_dev *indio_dev, bool state)\r\n{\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nint ret;\r\nmutex_lock(&st->lock);\r\nret = sca3000_read_data_short(st, SCA3000_REG_MODE_ADDR, 1);\r\nif (ret)\r\ngoto error_ret;\r\nif (state) {\r\ndev_info(&indio_dev->dev, "supposedly enabling ring buffer\n");\r\nret = sca3000_write_reg(st,\r\nSCA3000_REG_MODE_ADDR,\r\n(st->rx[0] | SCA3000_REG_MODE_RING_BUF_ENABLE));\r\n} else\r\nret = sca3000_write_reg(st,\r\nSCA3000_REG_MODE_ADDR,\r\n(st->rx[0] & ~SCA3000_REG_MODE_RING_BUF_ENABLE));\r\nerror_ret:\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\n}\r\nstatic int sca3000_hw_ring_preenable(struct iio_dev *indio_dev)\r\n{\r\nint ret;\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nmutex_lock(&st->lock);\r\nret = sca3000_read_data_short(st, SCA3000_REG_INT_MASK_ADDR, 1);\r\nif (ret)\r\ngoto error_unlock;\r\nret = sca3000_write_reg(st,\r\nSCA3000_REG_INT_MASK_ADDR,\r\nst->rx[0] | SCA3000_REG_INT_MASK_RING_HALF);\r\nif (ret)\r\ngoto error_unlock;\r\nmutex_unlock(&st->lock);\r\nreturn __sca3000_hw_ring_state_set(indio_dev, 1);\r\nerror_unlock:\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\n}\r\nstatic int sca3000_hw_ring_postdisable(struct iio_dev *indio_dev)\r\n{\r\nint ret;\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\nret = __sca3000_hw_ring_state_set(indio_dev, 0);\r\nif (ret)\r\nreturn ret;\r\nmutex_lock(&st->lock);\r\nret = sca3000_read_data_short(st, SCA3000_REG_INT_MASK_ADDR, 1);\r\nif (ret)\r\ngoto unlock;\r\nret = sca3000_write_reg(st,\r\nSCA3000_REG_INT_MASK_ADDR,\r\nst->rx[0] & ~SCA3000_REG_INT_MASK_RING_HALF);\r\nunlock:\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\n}\r\nstatic int sca3000_clean_setup(struct sca3000_state *st)\r\n{\r\nint ret;\r\nmutex_lock(&st->lock);\r\nret = sca3000_read_data_short(st, SCA3000_REG_INT_STATUS_ADDR, 1);\r\nif (ret)\r\ngoto error_ret;\r\nret = sca3000_read_ctrl_reg(st, SCA3000_REG_CTRL_SEL_MD_CTRL);\r\nif (ret < 0)\r\ngoto error_ret;\r\nret = sca3000_write_ctrl_reg(st, SCA3000_REG_CTRL_SEL_MD_CTRL,\r\nret & SCA3000_MD_CTRL_PROT_MASK);\r\nif (ret)\r\ngoto error_ret;\r\nret = sca3000_read_ctrl_reg(st, SCA3000_REG_CTRL_SEL_OUT_CTRL);\r\nif (ret < 0)\r\ngoto error_ret;\r\nret = sca3000_write_ctrl_reg(st, SCA3000_REG_CTRL_SEL_OUT_CTRL,\r\n(ret & SCA3000_REG_OUT_CTRL_PROT_MASK)\r\n| SCA3000_REG_OUT_CTRL_BUF_X_EN\r\n| SCA3000_REG_OUT_CTRL_BUF_Y_EN\r\n| SCA3000_REG_OUT_CTRL_BUF_Z_EN\r\n| SCA3000_REG_OUT_CTRL_BUF_DIV_4);\r\nif (ret)\r\ngoto error_ret;\r\nret = sca3000_read_data_short(st, SCA3000_REG_INT_MASK_ADDR, 1);\r\nif (ret)\r\ngoto error_ret;\r\nret = sca3000_write_reg(st,\r\nSCA3000_REG_INT_MASK_ADDR,\r\n(ret & SCA3000_REG_INT_MASK_PROT_MASK)\r\n| SCA3000_REG_INT_MASK_ACTIVE_LOW);\r\nif (ret)\r\ngoto error_ret;\r\nret = sca3000_read_data_short(st, SCA3000_REG_MODE_ADDR, 1);\r\nif (ret)\r\ngoto error_ret;\r\nret = sca3000_write_reg(st, SCA3000_REG_MODE_ADDR,\r\n(st->rx[0] & SCA3000_MODE_PROT_MASK));\r\nerror_ret:\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\n}\r\nstatic int sca3000_probe(struct spi_device *spi)\r\n{\r\nint ret;\r\nstruct sca3000_state *st;\r\nstruct iio_dev *indio_dev;\r\nindio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*st));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\nst = iio_priv(indio_dev);\r\nspi_set_drvdata(spi, indio_dev);\r\nst->us = spi;\r\nmutex_init(&st->lock);\r\nst->info = &sca3000_spi_chip_info_tbl[spi_get_device_id(spi)\r\n->driver_data];\r\nindio_dev->dev.parent = &spi->dev;\r\nindio_dev->name = spi_get_device_id(spi)->name;\r\nindio_dev->info = &sca3000_info;\r\nif (st->info->temp_output) {\r\nindio_dev->channels = sca3000_channels_with_temp;\r\nindio_dev->num_channels =\r\nARRAY_SIZE(sca3000_channels_with_temp);\r\n} else {\r\nindio_dev->channels = sca3000_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(sca3000_channels);\r\n}\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nsca3000_configure_ring(indio_dev);\r\nif (spi->irq) {\r\nret = request_threaded_irq(spi->irq,\r\nNULL,\r\n&sca3000_event_handler,\r\nIRQF_TRIGGER_FALLING | IRQF_ONESHOT,\r\n"sca3000",\r\nindio_dev);\r\nif (ret)\r\nreturn ret;\r\n}\r\nindio_dev->setup_ops = &sca3000_ring_setup_ops;\r\nret = sca3000_clean_setup(st);\r\nif (ret)\r\ngoto error_free_irq;\r\nret = sca3000_print_rev(indio_dev);\r\nif (ret)\r\ngoto error_free_irq;\r\nreturn iio_device_register(indio_dev);\r\nerror_free_irq:\r\nif (spi->irq)\r\nfree_irq(spi->irq, indio_dev);\r\nreturn ret;\r\n}\r\nstatic int sca3000_stop_all_interrupts(struct sca3000_state *st)\r\n{\r\nint ret;\r\nmutex_lock(&st->lock);\r\nret = sca3000_read_data_short(st, SCA3000_REG_INT_MASK_ADDR, 1);\r\nif (ret)\r\ngoto error_ret;\r\nret = sca3000_write_reg(st, SCA3000_REG_INT_MASK_ADDR,\r\n(st->rx[0] &\r\n~(SCA3000_REG_INT_MASK_RING_THREE_QUARTER |\r\nSCA3000_REG_INT_MASK_RING_HALF |\r\nSCA3000_REG_INT_MASK_ALL_INTS)));\r\nerror_ret:\r\nmutex_unlock(&st->lock);\r\nreturn ret;\r\n}\r\nstatic int sca3000_remove(struct spi_device *spi)\r\n{\r\nstruct iio_dev *indio_dev = spi_get_drvdata(spi);\r\nstruct sca3000_state *st = iio_priv(indio_dev);\r\niio_device_unregister(indio_dev);\r\nsca3000_stop_all_interrupts(st);\r\nif (spi->irq)\r\nfree_irq(spi->irq, indio_dev);\r\nsca3000_unconfigure_ring(indio_dev);\r\nreturn 0;\r\n}
