
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: vin_n_sw_on (input port clocked by __VIRTUAL_CLK__)
Endpoint: vss_n_o[4] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.003621    0.010523    0.005865    2.005865 v vin_n_sw_on (in)
                                                         vin_n_sw_on (net)
                      0.010525    0.000000    2.005865 v input24/A (sky130_fd_sc_hd__buf_1)
     1    0.018078    0.109719    0.138439    2.144304 v input24/X (sky130_fd_sc_hd__buf_1)
                                                         net24 (net)
                      0.109785    0.002249    2.146553 v _214_/A (sky130_fd_sc_hd__or3_2)
     4    0.019389    0.125603    0.566280    2.712833 v _214_/X (sky130_fd_sc_hd__or3_2)
                                                         _059_ (net)
                      0.125644    0.001770    2.714602 v _215_/A (sky130_fd_sc_hd__inv_2)
     4    0.031338    0.147950    0.164875    2.879478 ^ _215_/Y (sky130_fd_sc_hd__inv_2)
                                                         net39 (net)
                      0.147981    0.001765    2.881243 ^ _217_/B (sky130_fd_sc_hd__nand2_1)
     2    0.006352    0.079475    0.093720    2.974963 v _217_/Y (sky130_fd_sc_hd__nand2_1)
                                                         _061_ (net)
                      0.079479    0.000453    2.975416 v fanout95/A (sky130_fd_sc_hd__buf_2)
    10    0.043973    0.108096    0.209399    3.184814 v fanout95/X (sky130_fd_sc_hd__buf_2)
                                                         net95 (net)
                      0.108146    0.001953    3.186767 v _226_/B1 (sky130_fd_sc_hd__o32a_1)
     3    0.018035    0.121467    0.269466    3.456233 v _226_/X (sky130_fd_sc_hd__o32a_1)
                                                         _066_ (net)
                      0.121475    0.000808    3.457041 v _227_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.024589    0.477318    0.422501    3.879542 ^ _227_/Y (sky130_fd_sc_hd__o21ai_1)
                                                         net78 (net)
                      0.477331    0.002103    3.881645 ^ output78/A (sky130_fd_sc_hd__buf_2)
     1    0.037626    0.187181    0.310780    4.192425 ^ output78/X (sky130_fd_sc_hd__buf_2)
                                                         vss_n_o[4] (net)
                      0.187224    0.002328    4.194753 ^ vss_n_o[4] (out)
                                              4.194753   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -4.194753   data arrival time
---------------------------------------------------------------------------------------------
                                              3.555247   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 28 unclocked register/latch pins.
  _419_/CLK
  _420_/CLK
  _421_/CLK
  _422_/CLK
  _423_/CLK
  _424_/CLK
  _425_/CLK
  _426_/CLK
  _427_/CLK
  _428_/CLK
  _429_/CLK
  _430_/CLK
  _431_/CLK
  _432_/CLK
  _433_/CLK
  _434_/CLK
  _435_/CLK
  _436_/CLK
  _437_/CLK
  _438_/CLK
  _439_/CLK
  _440_/CLK
  _441_/CLK
  _442_/CLK
  _443_/CLK
  _444_/CLK
  _445_/CLK
  _446_/CLK
Warning: There are 36 unconstrained endpoints.
  clk_data
  data[0]
  data[1]
  data[2]
  data[3]
  data[4]
  data[5]
  en_vcm_sw_o
  _419_/D
  _420_/D
  _421_/D
  _422_/D
  _423_/D
  _424_/D
  _425_/D
  _426_/D
  _427_/D
  _428_/D
  _429_/D
  _430_/D
  _431_/D
  _432_/D
  _433_/D
  _434_/D
  _435_/D
  _436_/D
  _437_/D
  _438_/D
  _439_/D
  _440_/D
  _441_/D
  _442_/D
  _443_/D
  _444_/D
  _445_/D
  _446_/D
