Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.05 secs
 
--> Reading design: PhotonCounter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PhotonCounter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PhotonCounter"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : PhotonCounter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"E:/Program Files/Opal Kelly/FrontPanelNEW/FrontPanelUSB/FrontPanelHDL/XEM6001" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\pll.v" into library work
Parsing module <pll>.
Analyzing Verilog file "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\ipcore_dir\pipefifo_v6.v" into library work
Parsing module <pipefifo_v6>.
Analyzing Verilog file "E:/Program Files/Opal Kelly/FrontPanelNEW/FrontPanelUSB/FrontPanelHDL/XEM6001/okLibrary.v" into library work
Parsing module <okHost>.
Parsing module <okCore>.
Parsing module <okWireIn>.
Parsing module <okWireOut>.
Parsing module <okTriggerIn>.
Parsing module <okTriggerOut>.
Parsing module <okPipeIn>.
Parsing module <okPipeOut>.
Parsing module <okBTPipeIn>.
Parsing module <okBTPipeOut>.
Parsing module <okWireOR>.
Analyzing Verilog file "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\PhotonCounter.v" into library work
Parsing module <PhotonCounter>.
Parsing module <phcounter>.
Parsing module <logger>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <PhotonCounter>.

Elaborating module <pll>.

Elaborating module <IBUFG>.

Elaborating module <BUFG>.

Elaborating module <DCM(CLK_FEEDBACK="1X",CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=6.667,CLKOUT_PHASE_SHIFT="NONE",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1000000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.

Elaborating module <SRL16(INIT=16'b1111111111111111)>.
WARNING:HDLCompiler:1127 - "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\PhotonCounter.v" Line 469: Assignment to pmt_free2 ignored, since the identifier is never used

Elaborating module <phcounter>.

Elaborating module <logger>.
WARNING:HDLCompiler:413 - "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\PhotonCounter.v" Line 797: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\PhotonCounter.v" Line 817: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1016 - "E:/Program Files/Opal Kelly/FrontPanelNEW/FrontPanelUSB/FrontPanelHDL/XEM6001/okLibrary.v" Line 34: Port CLK180 is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/Program Files/Opal Kelly/FrontPanelNEW/FrontPanelUSB/FrontPanelHDL/XEM6001/okLibrary.v" Line 62: Port BUSY is not connected to this instance

Elaborating module <okHost>.

Elaborating module <DCM_SP>.

Elaborating module <FDS>.

Elaborating module <FD>.

Elaborating module <IOBUF>.

Elaborating module <IODELAY2(IDELAY_TYPE="FIXED",IDELAY_VALUE=50,DELAY_SRC="IDATAIN")>.

Elaborating module <FDRE>.

Elaborating module <OBUF>.

Elaborating module <okCore>.

Elaborating module <pipefifo_v6>.
WARNING:HDLCompiler:1127 - "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\PhotonCounter.v" Line 625: Assignment to PipeFull1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\PhotonCounter.v" Line 629: Assignment to PipeFull2 ignored, since the identifier is never used

Elaborating module <okPipeOut>.

Elaborating module <okTriggerIn>.

Elaborating module <okWireIn>.

Elaborating module <okWireOR(N=2)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PhotonCounter>.
    Related source file is "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\PhotonCounter.v".
        nOK = 2
INFO:Xst:3210 - "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\PhotonCounter.v" line 89: Output port <CLKIN_IBUFG_OUT> of the instance <pllloop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\PhotonCounter.v" line 623: Output port <full> of the instance <pipeoutfifo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\PhotonCounter.v" line 627: Output port <full> of the instance <pipeoutfifo2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <reset>.
    Found 16-bit register for signal <max_count_f>.
    Found 1-bit register for signal <sync_src>.
    Found 8-bit register for signal <sync_div>.
    Found 32-bit register for signal <clk_divide>.
    Found 32-bit register for signal <pulsePeriod_div>.
    Found 1-bit register for signal <pw_div_out<0><31>>.
    Found 1-bit register for signal <pw_div_out<0><30>>.
    Found 1-bit register for signal <pw_div_out<0><29>>.
    Found 1-bit register for signal <pw_div_out<0><28>>.
    Found 1-bit register for signal <pw_div_out<0><27>>.
    Found 1-bit register for signal <pw_div_out<0><26>>.
    Found 1-bit register for signal <pw_div_out<0><25>>.
    Found 1-bit register for signal <pw_div_out<0><24>>.
    Found 1-bit register for signal <pw_div_out<0><23>>.
    Found 1-bit register for signal <pw_div_out<0><22>>.
    Found 1-bit register for signal <pw_div_out<0><21>>.
    Found 1-bit register for signal <pw_div_out<0><20>>.
    Found 1-bit register for signal <pw_div_out<0><19>>.
    Found 1-bit register for signal <pw_div_out<0><18>>.
    Found 1-bit register for signal <pw_div_out<0><17>>.
    Found 1-bit register for signal <pw_div_out<0><16>>.
    Found 1-bit register for signal <pw_div_out<0><15>>.
    Found 1-bit register for signal <pw_div_out<0><14>>.
    Found 1-bit register for signal <pw_div_out<0><13>>.
    Found 1-bit register for signal <pw_div_out<0><12>>.
    Found 1-bit register for signal <pw_div_out<0><11>>.
    Found 1-bit register for signal <pw_div_out<0><10>>.
    Found 1-bit register for signal <pw_div_out<0><9>>.
    Found 1-bit register for signal <pw_div_out<0><8>>.
    Found 1-bit register for signal <pw_div_out<0><7>>.
    Found 1-bit register for signal <pw_div_out<0><6>>.
    Found 1-bit register for signal <pw_div_out<0><5>>.
    Found 1-bit register for signal <pw_div_out<0><4>>.
    Found 1-bit register for signal <pw_div_out<0><3>>.
    Found 1-bit register for signal <pw_div_out<0><2>>.
    Found 1-bit register for signal <pw_div_out<0><1>>.
    Found 1-bit register for signal <pw_div_out<0><0>>.
    Found 1-bit register for signal <pw_div_out<1><31>>.
    Found 1-bit register for signal <pw_div_out<1><30>>.
    Found 1-bit register for signal <pw_div_out<1><29>>.
    Found 1-bit register for signal <pw_div_out<1><28>>.
    Found 1-bit register for signal <pw_div_out<1><27>>.
    Found 1-bit register for signal <pw_div_out<1><26>>.
    Found 1-bit register for signal <pw_div_out<1><25>>.
    Found 1-bit register for signal <pw_div_out<1><24>>.
    Found 1-bit register for signal <pw_div_out<1><23>>.
    Found 1-bit register for signal <pw_div_out<1><22>>.
    Found 1-bit register for signal <pw_div_out<1><21>>.
    Found 1-bit register for signal <pw_div_out<1><20>>.
    Found 1-bit register for signal <pw_div_out<1><19>>.
    Found 1-bit register for signal <pw_div_out<1><18>>.
    Found 1-bit register for signal <pw_div_out<1><17>>.
    Found 1-bit register for signal <pw_div_out<1><16>>.
    Found 1-bit register for signal <pw_div_out<1><15>>.
    Found 1-bit register for signal <pw_div_out<1><14>>.
    Found 1-bit register for signal <pw_div_out<1><13>>.
    Found 1-bit register for signal <pw_div_out<1><12>>.
    Found 1-bit register for signal <pw_div_out<1><11>>.
    Found 1-bit register for signal <pw_div_out<1><10>>.
    Found 1-bit register for signal <pw_div_out<1><9>>.
    Found 1-bit register for signal <pw_div_out<1><8>>.
    Found 1-bit register for signal <pw_div_out<1><7>>.
    Found 1-bit register for signal <pw_div_out<1><6>>.
    Found 1-bit register for signal <pw_div_out<1><5>>.
    Found 1-bit register for signal <pw_div_out<1><4>>.
    Found 1-bit register for signal <pw_div_out<1><3>>.
    Found 1-bit register for signal <pw_div_out<1><2>>.
    Found 1-bit register for signal <pw_div_out<1><1>>.
    Found 1-bit register for signal <pw_div_out<1><0>>.
    Found 1-bit register for signal <delay_div_out<0><31>>.
    Found 1-bit register for signal <delay_div_out<0><30>>.
    Found 1-bit register for signal <delay_div_out<0><29>>.
    Found 1-bit register for signal <delay_div_out<0><28>>.
    Found 1-bit register for signal <delay_div_out<0><27>>.
    Found 1-bit register for signal <delay_div_out<0><26>>.
    Found 1-bit register for signal <delay_div_out<0><25>>.
    Found 1-bit register for signal <delay_div_out<0><24>>.
    Found 1-bit register for signal <delay_div_out<0><23>>.
    Found 1-bit register for signal <delay_div_out<0><22>>.
    Found 1-bit register for signal <delay_div_out<0><21>>.
    Found 1-bit register for signal <delay_div_out<0><20>>.
    Found 1-bit register for signal <delay_div_out<0><19>>.
    Found 1-bit register for signal <delay_div_out<0><18>>.
    Found 1-bit register for signal <delay_div_out<0><17>>.
    Found 1-bit register for signal <delay_div_out<0><16>>.
    Found 1-bit register for signal <delay_div_out<0><15>>.
    Found 1-bit register for signal <delay_div_out<0><14>>.
    Found 1-bit register for signal <delay_div_out<0><13>>.
    Found 1-bit register for signal <delay_div_out<0><12>>.
    Found 1-bit register for signal <delay_div_out<0><11>>.
    Found 1-bit register for signal <delay_div_out<0><10>>.
    Found 1-bit register for signal <delay_div_out<0><9>>.
    Found 1-bit register for signal <delay_div_out<0><8>>.
    Found 1-bit register for signal <delay_div_out<0><7>>.
    Found 1-bit register for signal <delay_div_out<0><6>>.
    Found 1-bit register for signal <delay_div_out<0><5>>.
    Found 1-bit register for signal <delay_div_out<0><4>>.
    Found 1-bit register for signal <delay_div_out<0><3>>.
    Found 1-bit register for signal <delay_div_out<0><2>>.
    Found 1-bit register for signal <delay_div_out<0><1>>.
    Found 1-bit register for signal <delay_div_out<0><0>>.
    Found 1-bit register for signal <delay_div_out<1><31>>.
    Found 1-bit register for signal <delay_div_out<1><30>>.
    Found 1-bit register for signal <delay_div_out<1><29>>.
    Found 1-bit register for signal <delay_div_out<1><28>>.
    Found 1-bit register for signal <delay_div_out<1><27>>.
    Found 1-bit register for signal <delay_div_out<1><26>>.
    Found 1-bit register for signal <delay_div_out<1><25>>.
    Found 1-bit register for signal <delay_div_out<1><24>>.
    Found 1-bit register for signal <delay_div_out<1><23>>.
    Found 1-bit register for signal <delay_div_out<1><22>>.
    Found 1-bit register for signal <delay_div_out<1><21>>.
    Found 1-bit register for signal <delay_div_out<1><20>>.
    Found 1-bit register for signal <delay_div_out<1><19>>.
    Found 1-bit register for signal <delay_div_out<1><18>>.
    Found 1-bit register for signal <delay_div_out<1><17>>.
    Found 1-bit register for signal <delay_div_out<1><16>>.
    Found 1-bit register for signal <delay_div_out<1><15>>.
    Found 1-bit register for signal <delay_div_out<1><14>>.
    Found 1-bit register for signal <delay_div_out<1><13>>.
    Found 1-bit register for signal <delay_div_out<1><12>>.
    Found 1-bit register for signal <delay_div_out<1><11>>.
    Found 1-bit register for signal <delay_div_out<1><10>>.
    Found 1-bit register for signal <delay_div_out<1><9>>.
    Found 1-bit register for signal <delay_div_out<1><8>>.
    Found 1-bit register for signal <delay_div_out<1><7>>.
    Found 1-bit register for signal <delay_div_out<1><6>>.
    Found 1-bit register for signal <delay_div_out<1><5>>.
    Found 1-bit register for signal <delay_div_out<1><4>>.
    Found 1-bit register for signal <delay_div_out<1><3>>.
    Found 1-bit register for signal <delay_div_out<1><2>>.
    Found 1-bit register for signal <delay_div_out<1><1>>.
    Found 1-bit register for signal <delay_div_out<1><0>>.
    Found 1-bit register for signal <pw_div_in<0><31>>.
    Found 1-bit register for signal <pw_div_in<0><30>>.
    Found 1-bit register for signal <pw_div_in<0><29>>.
    Found 1-bit register for signal <pw_div_in<0><28>>.
    Found 1-bit register for signal <pw_div_in<0><27>>.
    Found 1-bit register for signal <pw_div_in<0><26>>.
    Found 1-bit register for signal <pw_div_in<0><25>>.
    Found 1-bit register for signal <pw_div_in<0><24>>.
    Found 1-bit register for signal <pw_div_in<0><23>>.
    Found 1-bit register for signal <pw_div_in<0><22>>.
    Found 1-bit register for signal <pw_div_in<0><21>>.
    Found 1-bit register for signal <pw_div_in<0><20>>.
    Found 1-bit register for signal <pw_div_in<0><19>>.
    Found 1-bit register for signal <pw_div_in<0><18>>.
    Found 1-bit register for signal <pw_div_in<0><17>>.
    Found 1-bit register for signal <pw_div_in<0><16>>.
    Found 1-bit register for signal <pw_div_in<0><15>>.
    Found 1-bit register for signal <pw_div_in<0><14>>.
    Found 1-bit register for signal <pw_div_in<0><13>>.
    Found 1-bit register for signal <pw_div_in<0><12>>.
    Found 1-bit register for signal <pw_div_in<0><11>>.
    Found 1-bit register for signal <pw_div_in<0><10>>.
    Found 1-bit register for signal <pw_div_in<0><9>>.
    Found 1-bit register for signal <pw_div_in<0><8>>.
    Found 1-bit register for signal <pw_div_in<0><7>>.
    Found 1-bit register for signal <pw_div_in<0><6>>.
    Found 1-bit register for signal <pw_div_in<0><5>>.
    Found 1-bit register for signal <pw_div_in<0><4>>.
    Found 1-bit register for signal <pw_div_in<0><3>>.
    Found 1-bit register for signal <pw_div_in<0><2>>.
    Found 1-bit register for signal <pw_div_in<0><1>>.
    Found 1-bit register for signal <pw_div_in<0><0>>.
    Found 1-bit register for signal <delay_div_in<0><31>>.
    Found 1-bit register for signal <delay_div_in<0><30>>.
    Found 1-bit register for signal <delay_div_in<0><29>>.
    Found 1-bit register for signal <delay_div_in<0><28>>.
    Found 1-bit register for signal <delay_div_in<0><27>>.
    Found 1-bit register for signal <delay_div_in<0><26>>.
    Found 1-bit register for signal <delay_div_in<0><25>>.
    Found 1-bit register for signal <delay_div_in<0><24>>.
    Found 1-bit register for signal <delay_div_in<0><23>>.
    Found 1-bit register for signal <delay_div_in<0><22>>.
    Found 1-bit register for signal <delay_div_in<0><21>>.
    Found 1-bit register for signal <delay_div_in<0><20>>.
    Found 1-bit register for signal <delay_div_in<0><19>>.
    Found 1-bit register for signal <delay_div_in<0><18>>.
    Found 1-bit register for signal <delay_div_in<0><17>>.
    Found 1-bit register for signal <delay_div_in<0><16>>.
    Found 1-bit register for signal <delay_div_in<0><15>>.
    Found 1-bit register for signal <delay_div_in<0><14>>.
    Found 1-bit register for signal <delay_div_in<0><13>>.
    Found 1-bit register for signal <delay_div_in<0><12>>.
    Found 1-bit register for signal <delay_div_in<0><11>>.
    Found 1-bit register for signal <delay_div_in<0><10>>.
    Found 1-bit register for signal <delay_div_in<0><9>>.
    Found 1-bit register for signal <delay_div_in<0><8>>.
    Found 1-bit register for signal <delay_div_in<0><7>>.
    Found 1-bit register for signal <delay_div_in<0><6>>.
    Found 1-bit register for signal <delay_div_in<0><5>>.
    Found 1-bit register for signal <delay_div_in<0><4>>.
    Found 1-bit register for signal <delay_div_in<0><3>>.
    Found 1-bit register for signal <delay_div_in<0><2>>.
    Found 1-bit register for signal <delay_div_in<0><1>>.
    Found 1-bit register for signal <delay_div_in<0><0>>.
    Found 32-bit register for signal <slow_pulsePeriod_div>.
    Found 1-bit register for signal <slow_pw_div_out<0><31>>.
    Found 1-bit register for signal <slow_pw_div_out<0><30>>.
    Found 1-bit register for signal <slow_pw_div_out<0><29>>.
    Found 1-bit register for signal <slow_pw_div_out<0><28>>.
    Found 1-bit register for signal <slow_pw_div_out<0><27>>.
    Found 1-bit register for signal <slow_pw_div_out<0><26>>.
    Found 1-bit register for signal <slow_pw_div_out<0><25>>.
    Found 1-bit register for signal <slow_pw_div_out<0><24>>.
    Found 1-bit register for signal <slow_pw_div_out<0><23>>.
    Found 1-bit register for signal <slow_pw_div_out<0><22>>.
    Found 1-bit register for signal <slow_pw_div_out<0><21>>.
    Found 1-bit register for signal <slow_pw_div_out<0><20>>.
    Found 1-bit register for signal <slow_pw_div_out<0><19>>.
    Found 1-bit register for signal <slow_pw_div_out<0><18>>.
    Found 1-bit register for signal <slow_pw_div_out<0><17>>.
    Found 1-bit register for signal <slow_pw_div_out<0><16>>.
    Found 1-bit register for signal <slow_pw_div_out<0><15>>.
    Found 1-bit register for signal <slow_pw_div_out<0><14>>.
    Found 1-bit register for signal <slow_pw_div_out<0><13>>.
    Found 1-bit register for signal <slow_pw_div_out<0><12>>.
    Found 1-bit register for signal <slow_pw_div_out<0><11>>.
    Found 1-bit register for signal <slow_pw_div_out<0><10>>.
    Found 1-bit register for signal <slow_pw_div_out<0><9>>.
    Found 1-bit register for signal <slow_pw_div_out<0><8>>.
    Found 1-bit register for signal <slow_pw_div_out<0><7>>.
    Found 1-bit register for signal <slow_pw_div_out<0><6>>.
    Found 1-bit register for signal <slow_pw_div_out<0><5>>.
    Found 1-bit register for signal <slow_pw_div_out<0><4>>.
    Found 1-bit register for signal <slow_pw_div_out<0><3>>.
    Found 1-bit register for signal <slow_pw_div_out<0><2>>.
    Found 1-bit register for signal <slow_pw_div_out<0><1>>.
    Found 1-bit register for signal <slow_pw_div_out<0><0>>.
    Found 1-bit register for signal <slow_pw_div_out<1><31>>.
    Found 1-bit register for signal <slow_pw_div_out<1><30>>.
    Found 1-bit register for signal <slow_pw_div_out<1><29>>.
    Found 1-bit register for signal <slow_pw_div_out<1><28>>.
    Found 1-bit register for signal <slow_pw_div_out<1><27>>.
    Found 1-bit register for signal <slow_pw_div_out<1><26>>.
    Found 1-bit register for signal <slow_pw_div_out<1><25>>.
    Found 1-bit register for signal <slow_pw_div_out<1><24>>.
    Found 1-bit register for signal <slow_pw_div_out<1><23>>.
    Found 1-bit register for signal <slow_pw_div_out<1><22>>.
    Found 1-bit register for signal <slow_pw_div_out<1><21>>.
    Found 1-bit register for signal <slow_pw_div_out<1><20>>.
    Found 1-bit register for signal <slow_pw_div_out<1><19>>.
    Found 1-bit register for signal <slow_pw_div_out<1><18>>.
    Found 1-bit register for signal <slow_pw_div_out<1><17>>.
    Found 1-bit register for signal <slow_pw_div_out<1><16>>.
    Found 1-bit register for signal <slow_pw_div_out<1><15>>.
    Found 1-bit register for signal <slow_pw_div_out<1><14>>.
    Found 1-bit register for signal <slow_pw_div_out<1><13>>.
    Found 1-bit register for signal <slow_pw_div_out<1><12>>.
    Found 1-bit register for signal <slow_pw_div_out<1><11>>.
    Found 1-bit register for signal <slow_pw_div_out<1><10>>.
    Found 1-bit register for signal <slow_pw_div_out<1><9>>.
    Found 1-bit register for signal <slow_pw_div_out<1><8>>.
    Found 1-bit register for signal <slow_pw_div_out<1><7>>.
    Found 1-bit register for signal <slow_pw_div_out<1><6>>.
    Found 1-bit register for signal <slow_pw_div_out<1><5>>.
    Found 1-bit register for signal <slow_pw_div_out<1><4>>.
    Found 1-bit register for signal <slow_pw_div_out<1><3>>.
    Found 1-bit register for signal <slow_pw_div_out<1><2>>.
    Found 1-bit register for signal <slow_pw_div_out<1><1>>.
    Found 1-bit register for signal <slow_pw_div_out<1><0>>.
    Found 1-bit register for signal <slow_delay_div_out<0><31>>.
    Found 1-bit register for signal <slow_delay_div_out<0><30>>.
    Found 1-bit register for signal <slow_delay_div_out<0><29>>.
    Found 1-bit register for signal <slow_delay_div_out<0><28>>.
    Found 1-bit register for signal <slow_delay_div_out<0><27>>.
    Found 1-bit register for signal <slow_delay_div_out<0><26>>.
    Found 1-bit register for signal <slow_delay_div_out<0><25>>.
    Found 1-bit register for signal <slow_delay_div_out<0><24>>.
    Found 1-bit register for signal <slow_delay_div_out<0><23>>.
    Found 1-bit register for signal <slow_delay_div_out<0><22>>.
    Found 1-bit register for signal <slow_delay_div_out<0><21>>.
    Found 1-bit register for signal <slow_delay_div_out<0><20>>.
    Found 1-bit register for signal <slow_delay_div_out<0><19>>.
    Found 1-bit register for signal <slow_delay_div_out<0><18>>.
    Found 1-bit register for signal <slow_delay_div_out<0><17>>.
    Found 1-bit register for signal <slow_delay_div_out<0><16>>.
    Found 1-bit register for signal <slow_delay_div_out<0><15>>.
    Found 1-bit register for signal <slow_delay_div_out<0><14>>.
    Found 1-bit register for signal <slow_delay_div_out<0><13>>.
    Found 1-bit register for signal <slow_delay_div_out<0><12>>.
    Found 1-bit register for signal <slow_delay_div_out<0><11>>.
    Found 1-bit register for signal <slow_delay_div_out<0><10>>.
    Found 1-bit register for signal <slow_delay_div_out<0><9>>.
    Found 1-bit register for signal <slow_delay_div_out<0><8>>.
    Found 1-bit register for signal <slow_delay_div_out<0><7>>.
    Found 1-bit register for signal <slow_delay_div_out<0><6>>.
    Found 1-bit register for signal <slow_delay_div_out<0><5>>.
    Found 1-bit register for signal <slow_delay_div_out<0><4>>.
    Found 1-bit register for signal <slow_delay_div_out<0><3>>.
    Found 1-bit register for signal <slow_delay_div_out<0><2>>.
    Found 1-bit register for signal <slow_delay_div_out<0><1>>.
    Found 1-bit register for signal <slow_delay_div_out<0><0>>.
    Found 1-bit register for signal <slow_delay_div_out<1><31>>.
    Found 1-bit register for signal <slow_delay_div_out<1><30>>.
    Found 1-bit register for signal <slow_delay_div_out<1><29>>.
    Found 1-bit register for signal <slow_delay_div_out<1><28>>.
    Found 1-bit register for signal <slow_delay_div_out<1><27>>.
    Found 1-bit register for signal <slow_delay_div_out<1><26>>.
    Found 1-bit register for signal <slow_delay_div_out<1><25>>.
    Found 1-bit register for signal <slow_delay_div_out<1><24>>.
    Found 1-bit register for signal <slow_delay_div_out<1><23>>.
    Found 1-bit register for signal <slow_delay_div_out<1><22>>.
    Found 1-bit register for signal <slow_delay_div_out<1><21>>.
    Found 1-bit register for signal <slow_delay_div_out<1><20>>.
    Found 1-bit register for signal <slow_delay_div_out<1><19>>.
    Found 1-bit register for signal <slow_delay_div_out<1><18>>.
    Found 1-bit register for signal <slow_delay_div_out<1><17>>.
    Found 1-bit register for signal <slow_delay_div_out<1><16>>.
    Found 1-bit register for signal <slow_delay_div_out<1><15>>.
    Found 1-bit register for signal <slow_delay_div_out<1><14>>.
    Found 1-bit register for signal <slow_delay_div_out<1><13>>.
    Found 1-bit register for signal <slow_delay_div_out<1><12>>.
    Found 1-bit register for signal <slow_delay_div_out<1><11>>.
    Found 1-bit register for signal <slow_delay_div_out<1><10>>.
    Found 1-bit register for signal <slow_delay_div_out<1><9>>.
    Found 1-bit register for signal <slow_delay_div_out<1><8>>.
    Found 1-bit register for signal <slow_delay_div_out<1><7>>.
    Found 1-bit register for signal <slow_delay_div_out<1><6>>.
    Found 1-bit register for signal <slow_delay_div_out<1><5>>.
    Found 1-bit register for signal <slow_delay_div_out<1><4>>.
    Found 1-bit register for signal <slow_delay_div_out<1><3>>.
    Found 1-bit register for signal <slow_delay_div_out<1><2>>.
    Found 1-bit register for signal <slow_delay_div_out<1><1>>.
    Found 1-bit register for signal <slow_delay_div_out<1><0>>.
    Found 1-bit register for signal <slow_pw_div_in<0><31>>.
    Found 1-bit register for signal <slow_pw_div_in<0><30>>.
    Found 1-bit register for signal <slow_pw_div_in<0><29>>.
    Found 1-bit register for signal <slow_pw_div_in<0><28>>.
    Found 1-bit register for signal <slow_pw_div_in<0><27>>.
    Found 1-bit register for signal <slow_pw_div_in<0><26>>.
    Found 1-bit register for signal <slow_pw_div_in<0><25>>.
    Found 1-bit register for signal <slow_pw_div_in<0><24>>.
    Found 1-bit register for signal <slow_pw_div_in<0><23>>.
    Found 1-bit register for signal <slow_pw_div_in<0><22>>.
    Found 1-bit register for signal <slow_pw_div_in<0><21>>.
    Found 1-bit register for signal <slow_pw_div_in<0><20>>.
    Found 1-bit register for signal <slow_pw_div_in<0><19>>.
    Found 1-bit register for signal <slow_pw_div_in<0><18>>.
    Found 1-bit register for signal <slow_pw_div_in<0><17>>.
    Found 1-bit register for signal <slow_pw_div_in<0><16>>.
    Found 1-bit register for signal <slow_pw_div_in<0><15>>.
    Found 1-bit register for signal <slow_pw_div_in<0><14>>.
    Found 1-bit register for signal <slow_pw_div_in<0><13>>.
    Found 1-bit register for signal <slow_pw_div_in<0><12>>.
    Found 1-bit register for signal <slow_pw_div_in<0><11>>.
    Found 1-bit register for signal <slow_pw_div_in<0><10>>.
    Found 1-bit register for signal <slow_pw_div_in<0><9>>.
    Found 1-bit register for signal <slow_pw_div_in<0><8>>.
    Found 1-bit register for signal <slow_pw_div_in<0><7>>.
    Found 1-bit register for signal <slow_pw_div_in<0><6>>.
    Found 1-bit register for signal <slow_pw_div_in<0><5>>.
    Found 1-bit register for signal <slow_pw_div_in<0><4>>.
    Found 1-bit register for signal <slow_pw_div_in<0><3>>.
    Found 1-bit register for signal <slow_pw_div_in<0><2>>.
    Found 1-bit register for signal <slow_pw_div_in<0><1>>.
    Found 1-bit register for signal <slow_pw_div_in<0><0>>.
    Found 1-bit register for signal <slow_pw_div_in<1><31>>.
    Found 1-bit register for signal <slow_pw_div_in<1><30>>.
    Found 1-bit register for signal <slow_pw_div_in<1><29>>.
    Found 1-bit register for signal <slow_pw_div_in<1><28>>.
    Found 1-bit register for signal <slow_pw_div_in<1><27>>.
    Found 1-bit register for signal <slow_pw_div_in<1><26>>.
    Found 1-bit register for signal <slow_pw_div_in<1><25>>.
    Found 1-bit register for signal <slow_pw_div_in<1><24>>.
    Found 1-bit register for signal <slow_pw_div_in<1><23>>.
    Found 1-bit register for signal <slow_pw_div_in<1><22>>.
    Found 1-bit register for signal <slow_pw_div_in<1><21>>.
    Found 1-bit register for signal <slow_pw_div_in<1><20>>.
    Found 1-bit register for signal <slow_pw_div_in<1><19>>.
    Found 1-bit register for signal <slow_pw_div_in<1><18>>.
    Found 1-bit register for signal <slow_pw_div_in<1><17>>.
    Found 1-bit register for signal <slow_pw_div_in<1><16>>.
    Found 1-bit register for signal <slow_pw_div_in<1><15>>.
    Found 1-bit register for signal <slow_pw_div_in<1><14>>.
    Found 1-bit register for signal <slow_pw_div_in<1><13>>.
    Found 1-bit register for signal <slow_pw_div_in<1><12>>.
    Found 1-bit register for signal <slow_pw_div_in<1><11>>.
    Found 1-bit register for signal <slow_pw_div_in<1><10>>.
    Found 1-bit register for signal <slow_pw_div_in<1><9>>.
    Found 1-bit register for signal <slow_pw_div_in<1><8>>.
    Found 1-bit register for signal <slow_pw_div_in<1><7>>.
    Found 1-bit register for signal <slow_pw_div_in<1><6>>.
    Found 1-bit register for signal <slow_pw_div_in<1><5>>.
    Found 1-bit register for signal <slow_pw_div_in<1><4>>.
    Found 1-bit register for signal <slow_pw_div_in<1><3>>.
    Found 1-bit register for signal <slow_pw_div_in<1><2>>.
    Found 1-bit register for signal <slow_pw_div_in<1><1>>.
    Found 1-bit register for signal <slow_pw_div_in<1><0>>.
    Found 1-bit register for signal <slow_delay_div_in<0><31>>.
    Found 1-bit register for signal <slow_delay_div_in<0><30>>.
    Found 1-bit register for signal <slow_delay_div_in<0><29>>.
    Found 1-bit register for signal <slow_delay_div_in<0><28>>.
    Found 1-bit register for signal <slow_delay_div_in<0><27>>.
    Found 1-bit register for signal <slow_delay_div_in<0><26>>.
    Found 1-bit register for signal <slow_delay_div_in<0><25>>.
    Found 1-bit register for signal <slow_delay_div_in<0><24>>.
    Found 1-bit register for signal <slow_delay_div_in<0><23>>.
    Found 1-bit register for signal <slow_delay_div_in<0><22>>.
    Found 1-bit register for signal <slow_delay_div_in<0><21>>.
    Found 1-bit register for signal <slow_delay_div_in<0><20>>.
    Found 1-bit register for signal <slow_delay_div_in<0><19>>.
    Found 1-bit register for signal <slow_delay_div_in<0><18>>.
    Found 1-bit register for signal <slow_delay_div_in<0><17>>.
    Found 1-bit register for signal <slow_delay_div_in<0><16>>.
    Found 1-bit register for signal <slow_delay_div_in<0><15>>.
    Found 1-bit register for signal <slow_delay_div_in<0><14>>.
    Found 1-bit register for signal <slow_delay_div_in<0><13>>.
    Found 1-bit register for signal <slow_delay_div_in<0><12>>.
    Found 1-bit register for signal <slow_delay_div_in<0><11>>.
    Found 1-bit register for signal <slow_delay_div_in<0><10>>.
    Found 1-bit register for signal <slow_delay_div_in<0><9>>.
    Found 1-bit register for signal <slow_delay_div_in<0><8>>.
    Found 1-bit register for signal <slow_delay_div_in<0><7>>.
    Found 1-bit register for signal <slow_delay_div_in<0><6>>.
    Found 1-bit register for signal <slow_delay_div_in<0><5>>.
    Found 1-bit register for signal <slow_delay_div_in<0><4>>.
    Found 1-bit register for signal <slow_delay_div_in<0><3>>.
    Found 1-bit register for signal <slow_delay_div_in<0><2>>.
    Found 1-bit register for signal <slow_delay_div_in<0><1>>.
    Found 1-bit register for signal <slow_delay_div_in<0><0>>.
    Found 1-bit register for signal <slow_delay_div_in<1><31>>.
    Found 1-bit register for signal <slow_delay_div_in<1><30>>.
    Found 1-bit register for signal <slow_delay_div_in<1><29>>.
    Found 1-bit register for signal <slow_delay_div_in<1><28>>.
    Found 1-bit register for signal <slow_delay_div_in<1><27>>.
    Found 1-bit register for signal <slow_delay_div_in<1><26>>.
    Found 1-bit register for signal <slow_delay_div_in<1><25>>.
    Found 1-bit register for signal <slow_delay_div_in<1><24>>.
    Found 1-bit register for signal <slow_delay_div_in<1><23>>.
    Found 1-bit register for signal <slow_delay_div_in<1><22>>.
    Found 1-bit register for signal <slow_delay_div_in<1><21>>.
    Found 1-bit register for signal <slow_delay_div_in<1><20>>.
    Found 1-bit register for signal <slow_delay_div_in<1><19>>.
    Found 1-bit register for signal <slow_delay_div_in<1><18>>.
    Found 1-bit register for signal <slow_delay_div_in<1><17>>.
    Found 1-bit register for signal <slow_delay_div_in<1><16>>.
    Found 1-bit register for signal <slow_delay_div_in<1><15>>.
    Found 1-bit register for signal <slow_delay_div_in<1><14>>.
    Found 1-bit register for signal <slow_delay_div_in<1><13>>.
    Found 1-bit register for signal <slow_delay_div_in<1><12>>.
    Found 1-bit register for signal <slow_delay_div_in<1><11>>.
    Found 1-bit register for signal <slow_delay_div_in<1><10>>.
    Found 1-bit register for signal <slow_delay_div_in<1><9>>.
    Found 1-bit register for signal <slow_delay_div_in<1><8>>.
    Found 1-bit register for signal <slow_delay_div_in<1><7>>.
    Found 1-bit register for signal <slow_delay_div_in<1><6>>.
    Found 1-bit register for signal <slow_delay_div_in<1><5>>.
    Found 1-bit register for signal <slow_delay_div_in<1><4>>.
    Found 1-bit register for signal <slow_delay_div_in<1><3>>.
    Found 1-bit register for signal <slow_delay_div_in<1><2>>.
    Found 1-bit register for signal <slow_delay_div_in<1><1>>.
    Found 1-bit register for signal <slow_delay_div_in<1><0>>.
    Found 4-bit register for signal <sync_buf>.
    Found 1-bit register for signal <sync2x_det_1st>.
    Found 1-bit register for signal <sync2x_det>.
    Found 1-bit register for signal <sync2x>.
    Found 1-bit register for signal <sync2x_det_free>.
    Found 1-bit register for signal <sync2x_free>.
    Found 1-bit register for signal <sync1x>.
    Found 8-bit register for signal <sync_counter>.
    Found 1-bit register for signal <sync_en_det>.
    Found 1-bit register for signal <sync_en>.
    Found 32-bit register for signal <clk2x_counter_intsync>.
    Found 1-bit register for signal <int_sync_clock_det>.
    Found 1-bit register for signal <int_sync_clock>.
    Found 32-bit register for signal <nintcyc_counter>.
    Found 32-bit register for signal <clk2x_counter>.
    Found 1-bit register for signal <set_clk_det>.
    Found 1-bit register for signal <set_clk>.
    Found 8-bit register for signal <shifts_counter>.
    Found 32-bit register for signal <sync_counter_long>.
    Found 2-bit register for signal <slow_pulsed_sig_det>.
    Found 2-bit register for signal <slow_pulse_out>.
    Found 2-bit register for signal <slow_read_pulse_det>.
    Found 1-bit register for signal <slow_read_pulse<0>>.
    Found 32-bit register for signal <clk2x_periodCounter>.
    Found 2-bit register for signal <pulsed_sig_det>.
    Found 2-bit register for signal <pulsed_sig>.
    Found 1-bit register for signal <read_pulse_det<0>>.
    Found 1-bit register for signal <read_pulse<0>>.
    Found 4-bit register for signal <pmt_buf1>.
    Found 4-bit register for signal <pmt_buf2>.
    Found 1-bit register for signal <pmt_det1>.
    Found 1-bit register for signal <pmt_free1>.
    Found 1-bit register for signal <pmt1>.
    Found 1-bit register for signal <pmt_det2>.
    Found 1-bit register for signal <pmt2>.
    Found 1-bit register for signal <pmt1x>.
    Found 4-bit register for signal <pmt_strecher>.
    Found 10-bit register for signal <photons1>.
    Found 10-bit register for signal <photons2>.
    Found 10-bit register for signal <photons_sync1>.
    Found 10-bit register for signal <photons_sync2>.
    Found 32-bit register for signal <counter_f>.
    Found 1-bit register for signal <trigger_f>.
    Found 1-bit register for signal <log_f1>.
    Found 1-bit register for signal <log_f2>.
    Found 1-bit register for signal <clear_det>.
    Found 1-bit register for signal <clear_photons>.
    Found 1-bit register for signal <reset_buf>.
    Found 4-bit subtractor for signal <pmt_strecher[3]_GND_1_o_sub_125_OUT> created at line 488.
    Found 8-bit adder for signal <sync_counter[7]_GND_1_o_add_44_OUT> created at line 319.
    Found 32-bit adder for signal <clk2x_counter_intsync[31]_GND_1_o_add_52_OUT> created at line 335.
    Found 32-bit adder for signal <nintcyc_counter[31]_GND_1_o_add_58_OUT> created at line 342.
    Found 32-bit adder for signal <clk2x_counter[31]_GND_1_o_add_65_OUT> created at line 362.
    Found 8-bit adder for signal <shifts_counter[7]_GND_1_o_add_72_OUT> created at line 369.
    Found 32-bit adder for signal <slow_pulse_end_out<0>> created at line 384.
    Found 32-bit adder for signal <slow_pulse_end_out<1>> created at line 385.
    Found 32-bit adder for signal <slow_pulse_end_in<0>> created at line 386.
    Found 32-bit adder for signal <slow_pulse_end_in<1>> created at line 387.
    Found 32-bit adder for signal <sync_counter_long[31]_GND_1_o_add_83_OUT> created at line 393.
    Found 32-bit adder for signal <pulse_end_out<0>> created at line 424.
    Found 32-bit adder for signal <pulse_end_out<1>> created at line 425.
    Found 32-bit adder for signal <pulse_end_in<0>> created at line 426.
    Found 32-bit adder for signal <clk2x_periodCounter[31]_GND_1_o_add_105_OUT> created at line 434.
    Found 32-bit adder for signal <counter_f[31]_GND_1_o_add_144_OUT> created at line 591.
    Found 8-bit comparator equal for signal <sync_counter[7]_sync_div[7]_equal_44_o> created at line 319
    Found 32-bit comparator equal for signal <clk2x_counter_intsync[31]_clk_divide[31]_equal_52_o> created at line 332
    Found 8-bit comparator greater for signal <sr_active> created at line 352
    Found 32-bit comparator equal for signal <clk2x_counter[31]_clk_divide[31]_equal_65_o> created at line 359
    Found 32-bit comparator lessequal for signal <n1122> created at line 390
    Found 32-bit comparator greater for signal <sync_counter_long[31]_slow_pulse_end_out[0][31]_LessThan_87_o> created at line 395
    Found 32-bit comparator lessequal for signal <n1130> created at line 395
    Found 32-bit comparator greater for signal <sync_counter_long[31]_slow_pulse_end_out[1][31]_LessThan_89_o> created at line 398
    Found 32-bit comparator lessequal for signal <n1134> created at line 398
    Found 32-bit comparator greater for signal <sync_counter_long[31]_slow_pulse_end_in[0][31]_LessThan_91_o> created at line 401
    Found 32-bit comparator lessequal for signal <n1138> created at line 401
    Found 32-bit comparator greater for signal <sync_counter_long[31]_slow_pulse_end_in[1][31]_LessThan_93_o> created at line 404
    Found 32-bit comparator lessequal for signal <n1142> created at line 404
    Found 32-bit comparator equal for signal <clk2x_periodCounter[31]_pulsePeriod_div[31]_equal_105_o> created at line 431
    Found 32-bit comparator greater for signal <clk2x_periodCounter[31]_pulse_end_out[0][31]_LessThan_108_o> created at line 436
    Found 32-bit comparator lessequal for signal <n1161> created at line 436
    Found 32-bit comparator greater for signal <clk2x_periodCounter[31]_pulse_end_out[1][31]_LessThan_110_o> created at line 439
    Found 32-bit comparator lessequal for signal <n1165> created at line 439
    Found 32-bit comparator greater for signal <clk2x_periodCounter[31]_pulse_end_in[0][31]_LessThan_112_o> created at line 442
    Found 32-bit comparator lessequal for signal <n1169> created at line 442
    Found 16-bit comparator greater for signal <max_count_f[15]_counter_f[31]_LessThan_143_o> created at line 585
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred 871 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <PhotonCounter> synthesized.

Synthesizing Unit <pll>.
    Related source file is "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\pll.v".
    Summary:
	no macro.
Unit <pll> synthesized.

Synthesizing Unit <phcounter>.
    Related source file is "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\PhotonCounter.v".
    Found 1-bit register for signal <syncdly_f>.
    Found 1-bit register for signal <sync_f>.
    Found 16-bit register for signal <count_f>.
    Found 1-bit register for signal <full_flag>.
    Found 16-bit register for signal <count_o>.
    Found 1-bit register for signal <photon_f>.
    Found 16-bit adder for signal <count_f[15]_GND_7_o_add_2_OUT> created at line 680.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <phcounter> synthesized.

Synthesizing Unit <logger>.
    Related source file is "F:\VIs\PULSE_SEQUENCER_AND_CORRELATOR\PSEC_working\PSEC_fastLO_10bins\PhotonCounter.v".
    Set property "INIT = R" for signal <state_f>.
    Found 1-bit register for signal <wr_o>.
    Found 16-bit register for signal <data_o>.
    Found 10-bit register for signal <samplecount_f>.
    Found 1-bit register for signal <ld_o>.
    Found 2-bit register for signal <state_f>.
    Found finite state machine <FSM_0> for signal <state_f>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <logger> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "E:/Program Files/Opal Kelly/FrontPanelNEW/FrontPanelUSB/FrontPanelHDL/XEM6001/okLibrary.v".
    Set property "IOB = TRUE" for instance <delays[0].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[1].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[2].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[3].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[4].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[5].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[6].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[7].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[8].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[9].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[10].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[11].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[12].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[13].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[14].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[15].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout1>.
    Summary:
	no macro.
Unit <okHost> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "E:/Program Files/Opal Kelly/FrontPanelNEW/FrontPanelUSB/FrontPanelHDL/XEM6001/okLibrary.v".
        N = 2
    Summary:
	no macro.
Unit <okWireOR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 36
 16-bit adder                                          : 20
 32-bit adder                                          : 13
 4-bit subtractor                                      : 1
 8-bit adder                                           : 2
# Registers                                            : 197
 1-bit register                                        : 113
 10-bit register                                       : 6
 16-bit register                                       : 43
 2-bit register                                        : 5
 32-bit register                                       : 23
 4-bit register                                        : 4
 8-bit register                                        : 3
# Comparators                                          : 21
 16-bit comparator greater                             : 1
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 7
 32-bit comparator lessequal                           : 8
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 20
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <E:/Program Files/Opal Kelly/FrontPanelNEW/FrontPanelUSB/FrontPanelHDL/XEM6001/okPipeOut.ngc>.
Reading core <E:/Program Files/Opal Kelly/FrontPanelNEW/FrontPanelUSB/FrontPanelHDL/XEM6001/okTriggerIn.ngc>.
Reading core <E:/Program Files/Opal Kelly/FrontPanelNEW/FrontPanelUSB/FrontPanelHDL/XEM6001/okWireIn.ngc>.
Reading core <ipcore_dir/pipefifo_v6.ngc>.
Reading core <E:/Program Files/Opal Kelly/FrontPanelNEW/FrontPanelUSB/FrontPanelHDL/XEM6001/okCore.ngc>.
Loading core <okPipeOut> for timing and area information for instance <pipeOuta0>.
Loading core <okPipeOut> for timing and area information for instance <pipeOutaf>.
Loading core <okTriggerIn> for timing and area information for instance <ep40>.
Loading core <okWireIn> for timing and area information for instance <ep00>.
Loading core <okWireIn> for timing and area information for instance <ep01>.
Loading core <okWireIn> for timing and area information for instance <ep02>.
Loading core <okWireIn> for timing and area information for instance <ep03>.
Loading core <okWireIn> for timing and area information for instance <ep04>.
Loading core <okWireIn> for timing and area information for instance <ep05>.
Loading core <pipefifo_v6> for timing and area information for instance <pipeoutfifo1>.
Loading core <pipefifo_v6> for timing and area information for instance <pipeoutfifo2>.
Loading core <okCore> for timing and area information for instance <hicore>.
WARNING:Xst:2677 - Node <slow_read_pulse_det_1> of sequential type is unconnected in block <PhotonCounter>.

Synthesizing (advanced) Unit <PhotonCounter>.
The following registers are absorbed into counter <counter_f>: 1 register on signal <counter_f>.
The following registers are absorbed into counter <pmt_strecher>: 1 register on signal <pmt_strecher>.
The following registers are absorbed into counter <clk2x_counter_intsync>: 1 register on signal <clk2x_counter_intsync>.
The following registers are absorbed into counter <clk2x_periodCounter>: 1 register on signal <clk2x_periodCounter>.
The following registers are absorbed into counter <clk2x_counter>: 1 register on signal <clk2x_counter>.
The following registers are absorbed into counter <nintcyc_counter>: 1 register on signal <nintcyc_counter>.
The following registers are absorbed into counter <shifts_counter>: 1 register on signal <shifts_counter>.
The following registers are absorbed into counter <sync_counter_long>: 1 register on signal <sync_counter_long>.
The following registers are absorbed into counter <sync_counter>: 1 register on signal <sync_counter>.
Unit <PhotonCounter> synthesized (advanced).

Synthesizing (advanced) Unit <phcounter>.
The following registers are absorbed into counter <count_f>: 1 register on signal <count_f>.
Unit <phcounter> synthesized (advanced).
WARNING:Xst:2677 - Node <slow_read_pulse_det_1> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_01> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_110> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_210> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_32> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_41> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_51> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_61> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_71> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_81> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_91> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_101> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_111> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_121> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_131> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_141> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_151> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_161> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_171> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_181> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_191> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_201> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_211> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_221> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_231> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_241> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_251> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_261> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_271> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_281> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_291> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_301> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_pw_div_in_311> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_01> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_110> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_210> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_32> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_41> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_51> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_61> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_71> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_81> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_91> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_101> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_111> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_121> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_131> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_141> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_151> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_161> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_171> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_181> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_191> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_201> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_211> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_221> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_231> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_241> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_251> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_261> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_271> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_281> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_291> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_301> of sequential type is unconnected in block <PhotonCounter>.
WARNING:Xst:2677 - Node <slow_delay_div_in_311> of sequential type is unconnected in block <PhotonCounter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 7
# Counters                                             : 29
 16-bit up counter                                     : 20
 32-bit up counter                                     : 6
 4-bit down counter                                    : 1
 8-bit up counter                                      : 2
# Registers                                            : 1102
 Flip-Flops                                            : 1102
# Comparators                                          : 19
 16-bit comparator greater                             : 1
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 7
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 22
 10-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 20
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <log1/FSM_0> on signal <state_f[1:2]> with user encoding.
Optimizing FSM <log2/FSM_0> on signal <state_f[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
INFO:Xst:1901 - Instance pllloop/DCM_INST in unit PhotonCounter of type DCM has been replaced by DCM_SP

Optimizing unit <PhotonCounter> ...

Optimizing unit <okHost> ...

Optimizing unit <phcounter> ...

Optimizing unit <logger> ...
INFO:Xst:2261 - The FF/Latch <counter2<9>/sync_f> in Unit <PhotonCounter> is equivalent to the following 19 FFs/Latches, which will be removed : <counter2<8>/sync_f> <counter2<7>/sync_f> <counter2<6>/sync_f> <counter2<5>/sync_f> <counter2<4>/sync_f> <counter2<3>/sync_f> <counter2<2>/sync_f> <counter2<1>/sync_f> <counter2<0>/sync_f> <counter1<9>/sync_f> <counter1<8>/sync_f> <counter1<7>/sync_f> <counter1<6>/sync_f> <counter1<5>/sync_f> <counter1<4>/sync_f> <counter1<3>/sync_f> <counter1<2>/sync_f> <counter1<1>/sync_f> <counter1<0>/sync_f> 
INFO:Xst:2261 - The FF/Latch <counter2<9>/syncdly_f> in Unit <PhotonCounter> is equivalent to the following 19 FFs/Latches, which will be removed : <counter2<8>/syncdly_f> <counter2<7>/syncdly_f> <counter2<6>/syncdly_f> <counter2<5>/syncdly_f> <counter2<4>/syncdly_f> <counter2<3>/syncdly_f> <counter2<2>/syncdly_f> <counter2<1>/syncdly_f> <counter2<0>/syncdly_f> <counter1<9>/syncdly_f> <counter1<8>/syncdly_f> <counter1<7>/syncdly_f> <counter1<6>/syncdly_f> <counter1<5>/syncdly_f> <counter1<4>/syncdly_f> <counter1<3>/syncdly_f> <counter1<2>/syncdly_f> <counter1<1>/syncdly_f> <counter1<0>/syncdly_f> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PhotonCounter, actual ratio is 33.
Forward register balancing over carry chain Madd_slow_pulse_end_out<0>_cy<0>
Forward register balancing over carry chain Madd_slow_pulse_end_out<1>_cy<0>
Forward register balancing over carry chain Madd_slow_pulse_end_in<0>_cy<0>
Forward register balancing over carry chain Madd_pulse_end_out<0>_cy<0>
Forward register balancing over carry chain Madd_pulse_end_out<1>_cy<0>
Forward register balancing over carry chain Madd_pulse_end_in<0>_cy<0>
Forward register balancing over carry chain Mcount_shifts_counter_cy<0>
INFO:Xst:2261 - The FF/Latch <sync2x_free> in Unit <PhotonCounter> is equivalent to the following 19 FFs/Latches, which will be removed : <sync_counter_long_31_BRB1> <sync_counter_long_30_BRB1> <sync_counter_long_29_BRB1> <sync_counter_long_28_BRB1> <sync_counter_long_27_BRB1> <sync_counter_long_26_BRB1> <sync_counter_long_25_BRB1> <sync_counter_long_24_BRB1> <sync_counter_long_23_BRB1> <sync_counter_long_22_BRB1> <sync_counter_long_21_BRB1> <sync_counter_long_20_BRB1> <sync_counter_long_19_BRB1> <sync_counter_long_18_BRB1> <sync_counter_long_17_BRB1> <sync_counter_long_16_BRB1> <sync_counter_long_15_BRB1> <sync_counter_long_14_BRB1> <sync_counter_long_13_BRB1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> 

Pipelining and Register Balancing Report ...

Processing Unit <PhotonCounter> :
	Register(s) counter1<0>/count_o_12 has(ve) been backward balanced into : counter1<0>/count_o_12_BRB0 counter1<0>/count_o_12_BRB1 counter1<0>/count_o_12_BRB2.
	Register(s) counter1<0>/count_o_9 has(ve) been backward balanced into : counter1<0>/count_o_9_BRB1 counter1<0>/count_o_9_BRB2.
	Register(s) counter1<1>/count_o_12 has(ve) been backward balanced into : counter1<1>/count_o_12_BRB1 counter1<1>/count_o_12_BRB2.
	Register(s) counter1<1>/count_o_9 has(ve) been backward balanced into : counter1<1>/count_o_9_BRB1 counter1<1>/count_o_9_BRB2.
	Register(s) counter1<2>/count_o_12 has(ve) been backward balanced into : counter1<2>/count_o_12_BRB1 counter1<2>/count_o_12_BRB2.
	Register(s) counter1<2>/count_o_9 has(ve) been backward balanced into : counter1<2>/count_o_9_BRB1 counter1<2>/count_o_9_BRB2.
	Register(s) counter1<3>/count_o_12 has(ve) been backward balanced into : counter1<3>/count_o_12_BRB1 counter1<3>/count_o_12_BRB2.
	Register(s) counter1<3>/count_o_9 has(ve) been backward balanced into : counter1<3>/count_o_9_BRB1 counter1<3>/count_o_9_BRB2.
	Register(s) counter1<4>/count_o_12 has(ve) been backward balanced into : counter1<4>/count_o_12_BRB1 counter1<4>/count_o_12_BRB2.
	Register(s) counter1<4>/count_o_9 has(ve) been backward balanced into : counter1<4>/count_o_9_BRB1 counter1<4>/count_o_9_BRB2.
	Register(s) counter1<5>/count_o_12 has(ve) been backward balanced into : counter1<5>/count_o_12_BRB1 counter1<5>/count_o_12_BRB2.
	Register(s) counter1<5>/count_o_9 has(ve) been backward balanced into : counter1<5>/count_o_9_BRB1 counter1<5>/count_o_9_BRB2.
	Register(s) counter1<6>/count_o_12 has(ve) been backward balanced into : counter1<6>/count_o_12_BRB1 counter1<6>/count_o_12_BRB2.
	Register(s) counter1<6>/count_o_9 has(ve) been backward balanced into : counter1<6>/count_o_9_BRB1 counter1<6>/count_o_9_BRB2.
	Register(s) counter1<7>/count_o_12 has(ve) been backward balanced into : counter1<7>/count_o_12_BRB1 counter1<7>/count_o_12_BRB2.
	Register(s) counter1<7>/count_o_9 has(ve) been backward balanced into : counter1<7>/count_o_9_BRB1 counter1<7>/count_o_9_BRB2.
	Register(s) counter1<8>/count_o_12 has(ve) been backward balanced into : counter1<8>/count_o_12_BRB1 counter1<8>/count_o_12_BRB2.
	Register(s) counter1<8>/count_o_9 has(ve) been backward balanced into : counter1<8>/count_o_9_BRB1 counter1<8>/count_o_9_BRB2.
	Register(s) counter1<9>/count_o_12 has(ve) been backward balanced into : counter1<9>/count_o_12_BRB1.
	Register(s) counter1<9>/count_o_9 has(ve) been backward balanced into : counter1<9>/count_o_9_BRB1.
	Register(s) counter2<0>/count_o_12 has(ve) been backward balanced into : counter2<0>/count_o_12_BRB0 counter2<0>/count_o_12_BRB1 counter2<0>/count_o_12_BRB2.
	Register(s) counter2<0>/count_o_9 has(ve) been backward balanced into : counter2<0>/count_o_9_BRB1 counter2<0>/count_o_9_BRB2.
	Register(s) counter2<1>/count_o_12 has(ve) been backward balanced into : counter2<1>/count_o_12_BRB1 counter2<1>/count_o_12_BRB2.
	Register(s) counter2<1>/count_o_9 has(ve) been backward balanced into : counter2<1>/count_o_9_BRB1 counter2<1>/count_o_9_BRB2.
	Register(s) counter2<2>/count_o_12 has(ve) been backward balanced into : counter2<2>/count_o_12_BRB1 counter2<2>/count_o_12_BRB2.
	Register(s) counter2<2>/count_o_9 has(ve) been backward balanced into : counter2<2>/count_o_9_BRB1 counter2<2>/count_o_9_BRB2.
	Register(s) counter2<3>/count_o_12 has(ve) been backward balanced into : counter2<3>/count_o_12_BRB1 counter2<3>/count_o_12_BRB2.
	Register(s) counter2<3>/count_o_9 has(ve) been backward balanced into : counter2<3>/count_o_9_BRB1 counter2<3>/count_o_9_BRB2.
	Register(s) counter2<4>/count_o_12 has(ve) been backward balanced into : counter2<4>/count_o_12_BRB1 counter2<4>/count_o_12_BRB2.
	Register(s) counter2<4>/count_o_9 has(ve) been backward balanced into : counter2<4>/count_o_9_BRB1 counter2<4>/count_o_9_BRB2.
	Register(s) counter2<5>/count_o_12 has(ve) been backward balanced into : counter2<5>/count_o_12_BRB1 counter2<5>/count_o_12_BRB2.
	Register(s) counter2<5>/count_o_9 has(ve) been backward balanced into : counter2<5>/count_o_9_BRB1 counter2<5>/count_o_9_BRB2.
	Register(s) counter2<6>/count_o_12 has(ve) been backward balanced into : counter2<6>/count_o_12_BRB1 counter2<6>/count_o_12_BRB2.
	Register(s) counter2<6>/count_o_9 has(ve) been backward balanced into : counter2<6>/count_o_9_BRB1 counter2<6>/count_o_9_BRB2.
	Register(s) counter2<7>/count_o_12 has(ve) been backward balanced into : counter2<7>/count_o_12_BRB1 counter2<7>/count_o_12_BRB2.
	Register(s) counter2<7>/count_o_9 has(ve) been backward balanced into : counter2<7>/count_o_9_BRB1 counter2<7>/count_o_9_BRB2.
	Register(s) counter2<8>/count_o_12 has(ve) been backward balanced into : counter2<8>/count_o_12_BRB1 counter2<8>/count_o_12_BRB2.
	Register(s) counter2<8>/count_o_9 has(ve) been backward balanced into : counter2<8>/count_o_9_BRB1 counter2<8>/count_o_9_BRB2.
	Register(s) counter2<9>/count_o_12 has(ve) been backward balanced into : counter2<9>/count_o_12_BRB1.
	Register(s) counter2<9>/count_o_9 has(ve) been backward balanced into : counter2<9>/count_o_9_BRB1.
	Register(s) counter2<9>/syncdly_f has(ve) been backward balanced into : counter2<9>/syncdly_f_BRB0 counter2<9>/syncdly_f_BRB1.
	Register(s) pmt_buf1_0 has(ve) been backward balanced into : pmt_buf1_0_BRB0 pmt_buf1_0_BRB1.
	Register(s) pmt_buf1_1 has(ve) been backward balanced into : pmt_buf1_1_BRB0 pmt_buf1_1_BRB1.
	Register(s) pmt_buf2_0 has(ve) been backward balanced into : pmt_buf2_0_BRB0 .
	Register(s) pmt_buf2_1 has(ve) been backward balanced into : pmt_buf2_1_BRB0 .
	Register(s) pulsed_sig_det_0 has(ve) been backward balanced into : pulsed_sig_det_0_BRB0 pulsed_sig_det_0_BRB1.
	Register(s) pulsed_sig_det_1 has(ve) been backward balanced into : pulsed_sig_det_1_BRB0 pulsed_sig_det_1_BRB1.
	Register(s) read_pulse_det_0 has(ve) been backward balanced into : read_pulse_det_0_BRB0 read_pulse_det_0_BRB1.
	Register(s) reset_buf has(ve) been backward balanced into : reset_buf_BRB0 reset_buf_BRB1 reset_buf_BRB2.
	Register(s) slow_pulsed_sig_det_0 has(ve) been backward balanced into : slow_pulsed_sig_det_0_BRB0 slow_pulsed_sig_det_0_BRB1.
	Register(s) slow_pulsed_sig_det_1 has(ve) been backward balanced into : slow_pulsed_sig_det_1_BRB0 slow_pulsed_sig_det_1_BRB1.
	Register(s) slow_read_pulse_det_0 has(ve) been backward balanced into : slow_read_pulse_det_0_BRB0 slow_read_pulse_det_0_BRB1.
	Register(s) sync1x has(ve) been backward balanced into : sync1x_BRB0 sync1x_BRB1.
	Register(s) sync_buf_0 has(ve) been backward balanced into : sync_buf_0_BRB0 sync_buf_0_BRB1 sync_buf_0_BRB2.
	Register(s) sync_buf_1 has(ve) been backward balanced into : sync_buf_1_BRB0 sync_buf_1_BRB1 sync_buf_1_BRB2.
	Register(s) sync_counter_long_13 has(ve) been backward balanced into : sync_counter_long_13_BRB2 sync_counter_long_13_BRB4.
	Register(s) sync_counter_long_14 has(ve) been backward balanced into : sync_counter_long_14_BRB2 sync_counter_long_14_BRB4.
	Register(s) sync_counter_long_15 has(ve) been backward balanced into : sync_counter_long_15_BRB2 sync_counter_long_15_BRB4.
	Register(s) sync_counter_long_16 has(ve) been backward balanced into : sync_counter_long_16_BRB2 sync_counter_long_16_BRB4.
	Register(s) sync_counter_long_17 has(ve) been backward balanced into : sync_counter_long_17_BRB2 sync_counter_long_17_BRB4.
	Register(s) sync_counter_long_18 has(ve) been backward balanced into : sync_counter_long_18_BRB2 sync_counter_long_18_BRB4.
	Register(s) sync_counter_long_19 has(ve) been backward balanced into : sync_counter_long_19_BRB2 sync_counter_long_19_BRB4.
	Register(s) sync_counter_long_20 has(ve) been backward balanced into : sync_counter_long_20_BRB2 sync_counter_long_20_BRB4.
	Register(s) sync_counter_long_21 has(ve) been backward balanced into : sync_counter_long_21_BRB2 sync_counter_long_21_BRB4.
	Register(s) sync_counter_long_22 has(ve) been backward balanced into : sync_counter_long_22_BRB2 sync_counter_long_22_BRB4.
	Register(s) sync_counter_long_23 has(ve) been backward balanced into : sync_counter_long_23_BRB2 sync_counter_long_23_BRB4.
	Register(s) sync_counter_long_24 has(ve) been backward balanced into : sync_counter_long_24_BRB2 sync_counter_long_24_BRB4.
	Register(s) sync_counter_long_25 has(ve) been backward balanced into : sync_counter_long_25_BRB2 sync_counter_long_25_BRB4.
	Register(s) sync_counter_long_26 has(ve) been backward balanced into : sync_counter_long_26_BRB2 sync_counter_long_26_BRB4.
	Register(s) sync_counter_long_27 has(ve) been backward balanced into : sync_counter_long_27_BRB2 sync_counter_long_27_BRB4.
	Register(s) sync_counter_long_28 has(ve) been backward balanced into : sync_counter_long_28_BRB2 sync_counter_long_28_BRB4.
	Register(s) sync_counter_long_29 has(ve) been backward balanced into : sync_counter_long_29_BRB2 sync_counter_long_29_BRB4.
	Register(s) sync_counter_long_30 has(ve) been backward balanced into : sync_counter_long_30_BRB2 sync_counter_long_30_BRB4.
	Register(s) sync_counter_long_31 has(ve) been backward balanced into : sync_counter_long_31_BRB0 sync_counter_long_31_BRB2 sync_counter_long_31_BRB3 sync_counter_long_31_BRB4.
Unit <PhotonCounter> processed.
Replicating register slow_pulsed_sig_1 to handle IOB=TRUE attribute
Replicating register slow_pulsed_sig_0 to handle IOB=TRUE attribute

FlipFlop sync2x_free has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <PhotonCounter> :
	Found 2-bit shift register for signal <clear_photons>.
	Found 2-bit shift register for signal <sync_en>.
	Found 2-bit shift register for signal <int_sync_clock>.
	Found 2-bit shift register for signal <pmt_buf1_1_BRB0>.
	Found 2-bit shift register for signal <pmt_buf1_1_BRB1>.
	Found 2-bit shift register for signal <pmt_buf2_1_BRB0>.
	Found 2-bit shift register for signal <counter2<9>/syncdly_f_BRB0>.
	Found 2-bit shift register for signal <counter2<9>/syncdly_f_BRB1>.
	Found 2-bit shift register for signal <sync_buf_1_BRB0>.
	Found 2-bit shift register for signal <sync_buf_1_BRB1>.
	Found 2-bit shift register for signal <sync_buf_1_BRB2>.
Unit <PhotonCounter> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1665
 Flip-Flops                                            : 1665
# Shift Registers                                      : 11
 2-bit shift register                                  : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PhotonCounter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3952
#      GND                         : 4
#      INV                         : 56
#      LUT1                        : 501
#      LUT2                        : 464
#      LUT3                        : 393
#      LUT4                        : 479
#      LUT5                        : 91
#      LUT6                        : 189
#      MUXCY                       : 1006
#      MUXF7                       : 2
#      VCC                         : 4
#      XORCY                       : 763
# FlipFlops/Latches                : 2236
#      FD                          : 325
#      FDC                         : 48
#      FDE                         : 148
#      FDR                         : 533
#      FDRE                        : 1150
#      FDS                         : 2
#      FDSE                        : 30
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Shift Registers                  : 12
#      SRL16                       : 1
#      SRLC16E                     : 11
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 45
#      IBUF                        : 10
#      IBUFG                       : 2
#      IOBUF                       : 16
#      OBUF                        : 17
# DCMs                             : 2
#      DCM_SP                      : 2
# Others                           : 16
#      IODELAY2                    : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2186  out of  18224    11%  
 Number of Slice LUTs:                 2185  out of   9112    23%  
    Number used as Logic:              2173  out of   9112    23%  
    Number used as Memory:               12  out of   2176     0%  
       Number used as SRL:               12

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3247
   Number with an unused Flip Flop:    1061  out of   3247    32%  
   Number with an unused LUT:          1062  out of   3247    32%  
   Number of fully used LUT-FF pairs:  1124  out of   3247    34%  
   Number of unique control sets:        85

IO Utilization: 
 Number of IOs:                          45
 Number of bonded IOBs:                  45  out of    186    24%  
    IOB Flip Flops/Latches:              50

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | DCM_SP:CLK0            | 1509  |
clk_in                             | DCM_SP:CLK2X           | 301   |
hi_in<0>                           | DCM_SP:CLK0            | 442   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 14.523ns (Maximum Frequency: 68.859MHz)
   Minimum input arrival time before clock: 6.352ns
   Maximum output required time after clock: 5.573ns
   Maximum combinational path delay: 1.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 14.523ns (frequency: 68.859MHz)
  Total number of paths / destination ports: 94815 / 3739
-------------------------------------------------------------------------
Delay:               7.261ns (Levels of Logic = 24)
  Source:            sync_counter_long_31_BRB3 (FF)
  Destination:       sync_counter_long_1 (FF)
  Source Clock:      clk_in rising 2.0X
  Destination Clock: clk_in rising 2.0X

  Data Path: sync_counter_long_31_BRB3 to sync_counter_long_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.525   1.369  sync_counter_long_31_BRB3 (sync_counter_long_31_BRB3)
     LUT5:I3->O           15   0.250   1.155  sync_counter_long_13_rstpot (sync_counter_long_13)
     LUT1:I0->O            1   0.254   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<13>_rt (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<13>_rt)
     MUXCY:S->O            1   0.215   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<13> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<14> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<15> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<16> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<17> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<18> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<19> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<20> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<21> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<22> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<23> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<24> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<25> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<26> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<27> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<28> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<29> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<30> (Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_cy<30>)
     XORCY:CI->O           2   0.206   1.002  Madd_sync_counter_long[31]_GND_1_o_add_83_OUT_xor<31> (sync_counter_long[31]_GND_1_o_add_83_OUT<31>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_83_o_lutdi15 (Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_83_o_lutdi15)
     MUXCY:DI->O          14   0.181   1.127  Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_83_o_cy<15> (slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_83_o)
     LUT5:I4->O            1   0.254   0.000  sync_counter_long_1_rstpot (sync_counter_long_1_rstpot)
     FD:D                      0.074          sync_counter_long_1
    ----------------------------------------
    Total                      7.261ns (2.608ns logic, 4.653ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi_in<0>'
  Clock period: 7.891ns (frequency: 126.727MHz)
  Total number of paths / destination ports: 3700 / 889
-------------------------------------------------------------------------
Delay:               7.891ns (Levels of Logic = 7)
  Source:            okHI/hicore/ti_addr_1 (FF)
  Destination:       pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Source Clock:      hi_in<0> rising
  Destination Clock: hi_in<0> rising

  Data Path: okHI/hicore/ti_addr_1 to pipeoutfifo2/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.525   1.612  ti_addr_1 (ok1<17>)
     end scope: 'okHI/hicore:ok1<17>'
     begin scope: 'pipeOutaf:ok1<17>'
     LUT6:I1->O            1   0.254   1.137  ok2<16>81 (ok2<16>8)
     LUT6:I0->O           18   0.254   1.235  ok2<16>83 (ok2<16>)
     LUT2:I1->O            2   0.254   0.834  ep_read1 (ep_read)
     end scope: 'pipeOutaf:ep_read'
     begin scope: 'pipeoutfifo2:rd_en'
     begin scope: 'pipeoutfifo2/BU2:rd_en'
     LUT2:I0->O           18   0.250   1.234  U0/grf.rf/mem/gbm.tmp_ram_rd_en1 (U0/grf.rf/mem/gbm.tmp_ram_rd_en)
     FDE:CE                    0.302          U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8
    ----------------------------------------
    Total                      7.891ns (1.839ns logic, 6.052ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi_in<0>'
  Total number of paths / destination ports: 530 / 119
-------------------------------------------------------------------------
Offset:              6.352ns (Levels of Logic = 5)
  Source:            hi_in<7> (PAD)
  Destination:       okHI/hicore/ti_dataout_0 (FF)
  Destination Clock: hi_in<0> rising

  Data Path: hi_in<7> to okHI/hicore/ti_dataout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.328   1.562  hi_in_7_IBUF (hi_in_7_IBUF)
     begin scope: 'okHI/hicore:hi_in<7>'
     LUT4:I0->O           18   0.254   1.463  hi_addr[3]_hi_addr[3]_OR_57_o1 (hi_addr[3]_hi_addr[3]_OR_57_o)
     LUT5:I2->O           16   0.235   1.182  state[31]_ti_dataout[15]_select_91_OUT<0>12 (N2)
     LUT6:I5->O            1   0.254   0.000  state[31]_ti_dataout[15]_select_91_OUT<0>2 (state[31]_ti_dataout[15]_select_91_OUT<0>)
     FDE:D                     0.074          ti_dataout_0
    ----------------------------------------
    Total                      6.352ns (2.145ns logic, 4.207ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.009ns (Levels of Logic = 1)
  Source:            pmt_in2 (PAD)
  Destination:       Mshreg_pmt_buf2_1_BRB0 (FF)
  Destination Clock: clk_in rising 2.0X

  Data Path: pmt_in2 to Mshreg_pmt_buf2_1_BRB0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  pmt_in2_IBUF (pmt_in2_IBUF)
     SRLC16E:D                -0.060          Mshreg_pmt_buf2_1_BRB0
    ----------------------------------------
    Total                      2.009ns (1.328ns logic, 0.681ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi_in<0>'
  Total number of paths / destination ports: 33 / 17
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 2)
  Source:            okHI/hicore/hi_busy (FF)
  Destination:       hi_out<0> (PAD)
  Source Clock:      hi_in<0> rising

  Data Path: okHI/hicore/hi_busy to hi_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  hi_busy (hi_out<0>)
     end scope: 'okHI/hicore:hi_out<0>'
     OBUF:I->O                 2.912          okHI/obuf0 (hi_out<0>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 20 / 14
-------------------------------------------------------------------------
Offset:              5.573ns (Levels of Logic = 2)
  Source:            pmt_strecher_3 (FF)
  Destination:       pmt_out (PAD)
  Source Clock:      clk_in rising

  Data Path: pmt_strecher_3 to pmt_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.525   1.042  pmt_strecher_3 (pmt_strecher_3)
     LUT4:I0->O            5   0.254   0.840  pmt_out1 (pmt_out_OBUF)
     OBUF:I->O                 2.912          pmt_out_OBUF (pmt_out)
    ----------------------------------------
    Total                      5.573ns (3.691ns logic, 1.882ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.328ns (Levels of Logic = 1)
  Source:            hi_inout<15> (PAD)
  Destination:       okHI/delays[15].iodelay_inst:IDATAIN (PAD)

  Data Path: hi_inout<15> to okHI/delays[15].iodelay_inst:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           0   1.328   0.000  okHI/delays[15].iobf0 (okHI/iobf0_hi_datain<15>)
    IODELAY2:IDATAIN           0.000          okHI/delays[15].iodelay_inst
    ----------------------------------------
    Total                      1.328ns (1.328ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    7.261|         |         |         |
hi_in<0>       |    3.415|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    1.280|         |         |         |
hi_in<0>       |    7.891|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.22 secs
 
--> 

Total memory usage is 153560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   73 (   0 filtered)
Number of infos    :   19 (   0 filtered)

