{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1471445055146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1471445055146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 17 11:44:14 2016 " "Processing started: Wed Aug 17 11:44:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1471445055146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1471445055146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off light_rotator -c light_rotator " "Command: quartus_map --read_settings_files=on --write_settings_files=off light_rotator -c light_rotator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1471445055146 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1471445055552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-a_debouncer " "Found design unit 1: debouncer-a_debouncer" {  } { { "debouncer.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/light_rotator/debouncer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471445056129 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/light_rotator/debouncer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471445056129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471445056129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light_rotator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file light_rotator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light_rotator-a_light_rotator " "Found design unit 1: light_rotator-a_light_rotator" {  } { { "light_rotator.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/light_rotator/light_rotator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471445056145 ""} { "Info" "ISGN_ENTITY_NAME" "1 light_rotator " "Found entity 1: light_rotator" {  } { { "light_rotator.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/light_rotator/light_rotator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471445056145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471445056145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequency_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_divider-a_frequency_divider " "Found design unit 1: frequency_divider-a_frequency_divider" {  } { { "frequency_divider.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/light_rotator/frequency_divider.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471445056145 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/light_rotator/frequency_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471445056145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471445056145 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "light_rotator " "Elaborating entity \"light_rotator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1471445056176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debounced_stop light_rotator.vhd(40) " "Verilog HDL or VHDL warning at light_rotator.vhd(40): object \"debounced_stop\" assigned a value but never read" {  } { { "light_rotator.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/light_rotator/light_rotator.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471445056176 "|light_rotator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:lr_freq_divider " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:lr_freq_divider\"" {  } { { "light_rotator.vhd" "lr_freq_divider" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/light_rotator/light_rotator.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471445056176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:lr_debouncer " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:lr_debouncer\"" {  } { { "light_rotator.vhd" "lr_debouncer" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/light_rotator/light_rotator.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471445056192 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_display\[0\] VCC " "Pin \"ssd_display\[0\]\" is stuck at VCC" {  } { { "light_rotator.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/light_rotator/light_rotator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471445056784 "|light_rotator|ssd_display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_display\[1\] VCC " "Pin \"ssd_display\[1\]\" is stuck at VCC" {  } { { "light_rotator.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/light_rotator/light_rotator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471445056784 "|light_rotator|ssd_display[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1471445056784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1471445056909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1471445057190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471445057190 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stop " "No output dependent on input pin \"stop\"" {  } { { "light_rotator.vhd" "" { Text "E:/Dropbox/2-2016/Lógica Programável e VHDL/vhdl-playground/light_rotator/light_rotator.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471445057237 "|light_rotator|stop"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1471445057237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1471445057237 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1471445057237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1471445057237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1471445057237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471445057268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 17 11:44:17 2016 " "Processing ended: Wed Aug 17 11:44:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471445057268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471445057268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471445057268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1471445057268 ""}
