/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell SVT periphery */
/*# Library Name   : ts1n28hpcpsvtb16384x36m8sso (user specify : TS1N28HPCPSVTB16384X36M8SSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/10, 15:16:52										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcpsvtb16384x36m8sso_ssg0p81v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.810000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.810000 ;
    operating_conditions ( "ssg0p81v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.810000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssg0p81v125c ;
    default_max_transition : 0.567000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
        index_2 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_13_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 14 ;
    bit_from : 13 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_35_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 36 ;
    bit_from : 35 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPSVTB16384X36M8SSO ) {
    memory () {
        type : ram ;
        address_width : 14 ;
        word_width : 36 ;
    }
    area : 121799.317950 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002491 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "2.629965" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "177.485580" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "12.324610, 12.331310, 12.337010, 12.368610, 12.391410" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.968220, 0.979128, 0.987012, 0.995652, 1.771875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "12.324610, 12.331310, 12.337010, 12.368610, 12.391410" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000875 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "1.014152" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "11.408121" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.283564, 1.292664, 1.303964, 1.320164, 1.376164" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.968220, 0.979128, 0.987012, 0.995652, 1.771875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.283564, 1.292664, 1.303964, 1.320164, 1.376164" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_35_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.007047, 0.007047, 0.007047, 0.007047, 0.007047" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005265, 0.005265, 0.005265, 0.005265, 0.005265" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "3.422836, 3.455636, 3.500236, 3.672136, 4.110436",\
              "3.432736, 3.465536, 3.510136, 3.682036, 4.120336",\
              "3.445636, 3.478436, 3.523036, 3.694936, 4.133236",\
              "3.468236, 3.501036, 3.545636, 3.717536, 4.155836",\
              "3.529036, 3.561836, 3.606436, 3.778336, 4.216636"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.020200, 0.031000, 0.043800, 0.113600, 0.288300" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "3.422836, 3.455636, 3.500236, 3.672136, 4.110436",\
              "3.432736, 3.465536, 3.510136, 3.682036, 4.120336",\
              "3.445636, 3.478436, 3.523036, 3.694936, 4.133236",\
              "3.468236, 3.501036, 3.545636, 3.717536, 4.155836",\
              "3.529036, 3.561836, 3.606436, 3.778336, 4.216636"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.019200, 0.029900, 0.043000, 0.112200, 0.285000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.668577, 0.679467, 0.693687, 0.747957, 0.878007",\
              "0.677667, 0.688557, 0.702777, 0.757047, 0.887097",\
              "0.681267, 0.692157, 0.706377, 0.760647, 0.890697",\
              "0.688737, 0.699627, 0.713847, 0.768117, 0.898167",\
              "0.691887, 0.702777, 0.716997, 0.771267, 0.901317"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.668577, 0.679467, 0.693687, 0.747957, 0.878007",\
              "0.677667, 0.688557, 0.702777, 0.757047, 0.887097",\
              "0.681267, 0.692157, 0.706377, 0.760647, 0.890697",\
              "0.688737, 0.699627, 0.713847, 0.768117, 0.898167",\
              "0.691887, 0.702777, 0.716997, 0.771267, 0.901317"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.012900, 0.035400, 0.067300, 0.190800, 0.505700" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.012900, 0.035400, 0.067300, 0.190800, 0.505700" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.968220, 0.984852, 1.012716, 1.116720, 1.387908",\
              "0.979128, 0.995760, 1.023624, 1.127628, 1.398816",\
              "0.987012, 1.003644, 1.031508, 1.135512, 1.406700",\
              "0.995652, 1.012284, 1.040148, 1.144152, 1.415340",\
              "0.998244, 1.014876, 1.042740, 1.146744, 1.417932"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.015800, 0.056100, 0.111700, 0.326900, 0.885700" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.968220, 0.984852, 1.012716, 1.116720, 1.387908",\
              "0.979128, 0.995760, 1.023624, 1.127628, 1.398816",\
              "0.987012, 1.003644, 1.031508, 1.135512, 1.406700",\
              "0.995652, 1.012284, 1.040148, 1.144152, 1.415340",\
              "0.998244, 1.014876, 1.042740, 1.146744, 1.417932"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.015800, 0.056100, 0.111700, 0.326900, 0.885700" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.567000 ;
        capacitance : 0.045496 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.140006, 0.149379, 0.158426, 0.235000, 0.708750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.172646, 0.184091, 0.199024, 0.235000, 0.708750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.968220, 0.979128, 0.987012, 0.995652, 1.771875" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.968220, 0.979128, 0.987012, 0.995652, 1.771875" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "10.822572" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "13.175784" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.066096" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000756 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.033453" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.038475" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.134874, 0.145794, 0.155139, 0.167319, 0.192729",\
              "0.134769, 0.145689, 0.155034, 0.167214, 0.192624",\
              "0.134979, 0.145899, 0.155244, 0.167424, 0.192834",\
              "0.134769, 0.145689, 0.155034, 0.167214, 0.192624",\
              "0.134769, 0.145689, 0.155034, 0.167214, 0.192624"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.134874, 0.145794, 0.155139, 0.167319, 0.192729",\
              "0.134769, 0.145689, 0.155034, 0.167214, 0.192624",\
              "0.134979, 0.145899, 0.155244, 0.167424, 0.192834",\
              "0.134769, 0.145689, 0.155034, 0.167214, 0.192624",\
              "0.134769, 0.145689, 0.155034, 0.167214, 0.192624"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096290, 0.086720, 0.079790, 0.071870, 0.059110",\
              "0.106740, 0.097170, 0.090240, 0.082320, 0.069560",\
              "0.114880, 0.105310, 0.098380, 0.090460, 0.077700",\
              "0.123240, 0.113670, 0.106740, 0.098820, 0.086060",\
              "0.127530, 0.117960, 0.111030, 0.103110, 0.090350"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096290, 0.086720, 0.079790, 0.071870, 0.059110",\
              "0.106740, 0.097170, 0.090240, 0.082320, 0.069560",\
              "0.114880, 0.105310, 0.098380, 0.090460, 0.077700",\
              "0.123240, 0.113670, 0.106740, 0.098820, 0.086060",\
              "0.127530, 0.117960, 0.111030, 0.103110, 0.090350"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000980 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.013770" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.017658" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075530, 0.084665, 0.091805, 0.100625, 0.124249",\
              "0.075425, 0.084560, 0.091700, 0.100519, 0.124145",\
              "0.075425, 0.084560, 0.091700, 0.100519, 0.124145",\
              "0.075530, 0.084665, 0.091805, 0.100625, 0.124249",\
              "0.075530, 0.084665, 0.091805, 0.100625, 0.124249"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075530, 0.084665, 0.091805, 0.100625, 0.124249",\
              "0.075425, 0.084560, 0.091700, 0.100519, 0.124145",\
              "0.075425, 0.084560, 0.091700, 0.100519, 0.124145",\
              "0.075530, 0.084665, 0.091805, 0.100625, 0.124249",\
              "0.075530, 0.084665, 0.091805, 0.100625, 0.124249"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.099370, 0.091780, 0.086940, 0.082210, 0.074950",\
              "0.109820, 0.102230, 0.097390, 0.092660, 0.085400",\
              "0.117960, 0.110370, 0.105530, 0.100800, 0.093540",\
              "0.126320, 0.118730, 0.113890, 0.109160, 0.101900",\
              "0.130610, 0.123020, 0.118180, 0.113450, 0.106190"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.099370, 0.091780, 0.086940, 0.082210, 0.074950",\
              "0.109820, 0.102230, 0.097390, 0.092660, 0.085400",\
              "0.117960, 0.110370, 0.105530, 0.100800, 0.093540",\
              "0.126320, 0.118730, 0.113890, 0.109160, 0.101900",\
              "0.130610, 0.123020, 0.118180, 0.113450, 0.106190"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_13_to_0 ;
        direction : input ;
        capacitance : 0.000704 ;
        pin ( A[13:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.007776" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.009477" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107803, 0.116728, 0.124288, 0.134683, 0.158518",\
              "0.107908, 0.116833, 0.124393, 0.134788, 0.158623",\
              "0.107698, 0.116623, 0.124183, 0.134578, 0.158413",\
              "0.107803, 0.116728, 0.124288, 0.134683, 0.158518",\
              "0.107698, 0.116623, 0.124183, 0.134578, 0.158413"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107803, 0.116728, 0.124288, 0.134683, 0.158518",\
              "0.107908, 0.116833, 0.124393, 0.134788, 0.158623",\
              "0.107698, 0.116623, 0.124183, 0.134578, 0.158413",\
              "0.107803, 0.116728, 0.124288, 0.134683, 0.158518",\
              "0.107698, 0.116623, 0.124183, 0.134578, 0.158413"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.101180, 0.096230, 0.093920, 0.094140, 0.099420",\
              "0.111630, 0.106680, 0.104370, 0.104590, 0.109870",\
              "0.119770, 0.114820, 0.112510, 0.112730, 0.118010",\
              "0.128130, 0.123180, 0.120870, 0.121090, 0.126370",\
              "0.132420, 0.127470, 0.125160, 0.125380, 0.130660"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.101180, 0.096230, 0.093920, 0.094140, 0.099420",\
              "0.111630, 0.106680, 0.104370, 0.104590, 0.109870",\
              "0.119770, 0.114820, 0.112510, 0.112730, 0.118010",\
              "0.128130, 0.123180, 0.120870, 0.121090, 0.126370",\
              "0.132420, 0.127470, 0.125160, 0.125380, 0.130660"\
               ) ;
            }
        }
    }
    bus ( D ) {
        bus_type : Q_bus_35_to_0 ;
        direction : input ;
        capacitance : 0.000807 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.008019" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.009072" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.063083, 0.071708, 0.079298, 0.089073, 0.112418",\
              "0.054458, 0.063083, 0.070673, 0.080448, 0.103793",\
              "0.043188, 0.051813, 0.059403, 0.069178, 0.092523",\
              "0.031500, 0.039048, 0.046638, 0.056413, 0.079758",\
              "0.031500, 0.031500, 0.036173, 0.045948, 0.069293"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.063083, 0.071708, 0.079298, 0.089073, 0.112418",\
              "0.054458, 0.063083, 0.070673, 0.080448, 0.103793",\
              "0.043188, 0.051813, 0.059403, 0.069178, 0.092523",\
              "0.031500, 0.039048, 0.046638, 0.056413, 0.079758",\
              "0.031500, 0.031500, 0.036173, 0.045948, 0.069293"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.100124, 0.090809, 0.084599, 0.074939, 0.058149",\
              "0.108749, 0.099434, 0.093224, 0.083564, 0.066774",\
              "0.121054, 0.111739, 0.105529, 0.095869, 0.079079",\
              "0.134394, 0.125079, 0.118869, 0.109209, 0.092419",\
              "0.144054, 0.134739, 0.128529, 0.118869, 0.102079"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100124, 0.090809, 0.084599, 0.074939, 0.058149",\
              "0.108749, 0.099434, 0.093224, 0.083564, 0.066774",\
              "0.121054, 0.111739, 0.105529, 0.095869, 0.079079",\
              "0.134394, 0.125079, 0.118869, 0.109209, 0.092419",\
              "0.144054, 0.134739, 0.128529, 0.118869, 0.102079"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 250.150680 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 1074.886200 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 1718.285400 ;
    }
}
}
