// Seed: 1631142200
module module_0 (
    output wand  id_0,
    output tri1  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output wor   id_4
);
  logic id_6;
  assign id_4 = id_6;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output tri id_2,
    input tri0 id_3,
    output wor id_4,
    input wire id_5,
    output wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri id_10,
    inout wire id_11,
    output tri0 id_12,
    output tri1 id_13,
    input wire id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_14,
      id_5,
      id_13
  );
endmodule
