# Simulation  
1. Write a testbench using Verilog.
2. Simulator is Vivado 2019.1
