In archive libpi.a:

reboot.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <reboot>:
   0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
   4:	910003fd 	mov	x29, sp
   8:	f9000bf3 	str	x19, [sp, #16]
   c:	5290d413 	mov	w19, #0x86a0                	// #34464
  10:	72a00033 	movk	w19, #0x1, lsl #16
  14:	d503201f 	nop
  18:	94000000 	bl	0 <DUMMY>
  1c:	71000673 	subs	w19, w19, #0x1
  20:	54ffffc1 	b.ne	18 <reboot+0x18>  // b.any
  24:	52800021 	mov	w1, #0x1                   	// #1
  28:	52800480 	mov	w0, #0x24                  	// #36
  2c:	72ab4001 	movk	w1, #0x5a00, lsl #16
  30:	72a7e200 	movk	w0, #0x3f10, lsl #16
  34:	94000000 	bl	0 <PUT32>
  38:	52800401 	mov	w1, #0x20                  	// #32
  3c:	52800380 	mov	w0, #0x1c                  	// #28
  40:	72ab4001 	movk	w1, #0x5a00, lsl #16
  44:	72a7e200 	movk	w0, #0x3f10, lsl #16
  48:	94000000 	bl	0 <PUT32>
  4c:	14000000 	b	4c <reboot+0x4c>

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	43434700 	.inst	0x43434700 ; undefined
   4:	4c28203a 	.inst	0x4c28203a ; undefined
   8:	72616e69 	.inst	0x72616e69 ; undefined
   c:	4347206f 	.inst	0x4347206f ; undefined
  10:	2e372043 	usubl	v3.8h, v2.8b, v23.8b
  14:	30322d32 	adr	x18, 645b9 <reboot+0x645b9>
  18:	312e3731 	adds	w17, w25, #0xb8d
  1c:	37202931 	tbnz	w17, #4, 540 <reboot+0x540>
  20:	312e322e 	adds	w14, w17, #0xb8c
  24:	31303220 	adds	w0, w17, #0xc0c
  28:	31303137 	adds	w23, w9, #0xc0c
  2c:	Address 0x000000000000002c is out of bounds.


timer.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <delay>:
   0:	14000000 	b	0 <CYCLE_DELAY>
   4:	d503201f 	nop

0000000000000008 <timer_get_time>:
   8:	52860080 	mov	w0, #0x3004                	// #12292
   c:	72a7e000 	movk	w0, #0x3f00, lsl #16
  10:	14000000 	b	0 <GET32>
  14:	d503201f 	nop

0000000000000018 <delay_us>:
  18:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  1c:	910003fd 	mov	x29, sp
  20:	f90013f5 	str	x21, [sp, #32]
  24:	2a0003f5 	mov	w21, w0
  28:	52860080 	mov	w0, #0x3004                	// #12292
  2c:	a90153f3 	stp	x19, x20, [sp, #16]
  30:	72a7e000 	movk	w0, #0x3f00, lsl #16
  34:	52860093 	mov	w19, #0x3004                	// #12292
  38:	94000000 	bl	0 <GET32>
  3c:	2a0003f4 	mov	w20, w0
  40:	72a7e013 	movk	w19, #0x3f00, lsl #16
  44:	d503201f 	nop
  48:	2a1303e0 	mov	w0, w19
  4c:	94000000 	bl	0 <GET32>
  50:	4b140000 	sub	w0, w0, w20
  54:	6b15001f 	cmp	w0, w21
  58:	54ffff83 	b.cc	48 <delay_us+0x30>  // b.lo, b.ul, b.last
  5c:	a94153f3 	ldp	x19, x20, [sp, #16]
  60:	f94013f5 	ldr	x21, [sp, #32]
  64:	a8c37bfd 	ldp	x29, x30, [sp], #48
  68:	d65f03c0 	ret
  6c:	d503201f 	nop

0000000000000070 <delay_ms>:
  70:	52807d01 	mov	w1, #0x3e8                 	// #1000
  74:	1b017c00 	mul	w0, w0, w1
  78:	14000000 	b	18 <delay_us>

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	43434700 	.inst	0x43434700 ; undefined
   4:	4c28203a 	.inst	0x4c28203a ; undefined
   8:	72616e69 	.inst	0x72616e69 ; undefined
   c:	4347206f 	.inst	0x4347206f ; undefined
  10:	2e372043 	usubl	v3.8h, v2.8b, v23.8b
  14:	30322d32 	adr	x18, 645b9 <delay_ms+0x64549>
  18:	312e3731 	adds	w17, w25, #0xb8d
  1c:	37202931 	tbnz	w17, #4, 540 <delay_ms+0x4d0>
  20:	312e322e 	adds	w14, w17, #0xb8c
  24:	31303220 	adds	w0, w17, #0xc0c
  28:	31303137 	adds	w23, w9, #0xc0c
  2c:	Address 0x000000000000002c is out of bounds.


helpers.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <PUT32>:
   0:	b9000001 	str	w1, [x0]
   4:	d65f03c0 	ret

0000000000000008 <PUT8>:
   8:	39000001 	strb	w1, [x0]
   c:	d65f03c0 	ret

0000000000000010 <GET32>:
  10:	b9400000 	ldr	w0, [x0]
  14:	d65f03c0 	ret

0000000000000018 <GETPC>:
  18:	aa1e03e0 	mov	x0, x30
  1c:	d65f03c0 	ret

0000000000000020 <BRANCHTO>:
  20:	2a0003fe 	mov	w30, w0
  24:	d65f03c0 	ret

0000000000000028 <DUMMY>:
  28:	d65f03c0 	ret

000000000000002c <CYCLE_DELAY>:
  2c:	f1000400 	subs	x0, x0, #0x1
  30:	54000001 	b.ne	2c <CYCLE_DELAY>  // b.any
  34:	d65f03c0 	ret

memorybarrier.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <DSB>:
   0:	d5033f9f 	dsb	sy
   4:	d65f03c0 	ret

0000000000000008 <DMB>:
   8:	d5033fbf 	dmb	sy
   c:	d65f03c0 	ret

0000000000000010 <ISB>:
  10:	d5033fdf 	isb
  14:	d65f03c0 	ret

gpio.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <gpio_init>:
   0:	52800020 	mov	w0, #0x1                   	// #1
   4:	d65f03c0 	ret

0000000000000008 <put_in_register>:
   8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
   c:	910003fd 	mov	x29, sp
  10:	a90153f3 	stp	x19, x20, [sp, #16]
  14:	2a0103f4 	mov	w20, w1
  18:	f90013f5 	str	x21, [sp, #32]
  1c:	2a0203f5 	mov	w21, w2
  20:	d3437693 	ubfx	x19, x20, #3, #27
  24:	12001034 	and	w20, w1, #0x1f
  28:	0b000273 	add	w19, w19, w0
  2c:	1ad422b4 	lsl	w20, w21, w20
  30:	2a1303e0 	mov	w0, w19
  34:	94000000 	bl	0 <GET32>
  38:	f94013f5 	ldr	x21, [sp, #32]
  3c:	2a000281 	orr	w1, w20, w0
  40:	2a1303e0 	mov	w0, w19
  44:	a94153f3 	ldp	x19, x20, [sp, #16]
  48:	a8c37bfd 	ldp	x29, x30, [sp], #48
  4c:	14000000 	b	0 <PUT32>

0000000000000050 <gpio_set_function>:
  50:	7100d41f 	cmp	w0, #0x35
  54:	7a479822 	ccmp	w1, #0x7, #0x2, ls  // ls = plast
  58:	54000428 	b.hi	dc <gpio_set_function+0x8c>  // b.pmore
  5c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  60:	910003fd 	mov	x29, sp
  64:	a90153f3 	stp	x19, x20, [sp, #16]
  68:	531e7414 	lsl	w20, w0, #2
  6c:	a9025bf5 	stp	x21, x22, [sp, #32]
  70:	529999b3 	mov	w19, #0xcccd                	// #52429
  74:	2a0003f6 	mov	w22, w0
  78:	72b99993 	movk	w19, #0xcccc, lsl #16
  7c:	52a7e400 	mov	w0, #0x3f200000            	// #1059061760
  80:	2a0103f5 	mov	w21, w1
  84:	9bb37e94 	umull	x20, w20, w19
  88:	9bb37ed3 	umull	x19, w22, w19
  8c:	d363fe94 	lsr	x20, x20, #35
  90:	d363fe73 	lsr	x19, x19, #35
  94:	0b000294 	add	w20, w20, w0
  98:	2a1403e0 	mov	w0, w20
  9c:	94000000 	bl	0 <GET32>
  a0:	0b130a73 	add	w19, w19, w19, lsl #2
  a4:	528000e3 	mov	w3, #0x7                   	// #7
  a8:	4b1306c2 	sub	w2, w22, w19, lsl #1
  ac:	0b020442 	add	w2, w2, w2, lsl #1
  b0:	1ac22063 	lsl	w3, w3, w2
  b4:	0a230003 	bic	w3, w0, w3
  b8:	1ac222a1 	lsl	w1, w21, w2
  bc:	2a1403e0 	mov	w0, w20
  c0:	2a030021 	orr	w1, w1, w3
  c4:	94000000 	bl	0 <PUT32>
  c8:	52800020 	mov	w0, #0x1                   	// #1
  cc:	a94153f3 	ldp	x19, x20, [sp, #16]
  d0:	a9425bf5 	ldp	x21, x22, [sp, #32]
  d4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  d8:	d65f03c0 	ret
  dc:	12800000 	mov	w0, #0xffffffff            	// #-1
  e0:	d65f03c0 	ret
  e4:	d503201f 	nop

00000000000000e8 <gpio_set_input>:
  e8:	52800001 	mov	w1, #0x0                   	// #0
  ec:	14000000 	b	50 <gpio_set_function>

00000000000000f0 <gpio_set_output>:
  f0:	52800021 	mov	w1, #0x1                   	// #1
  f4:	14000000 	b	50 <gpio_set_function>

00000000000000f8 <gpio_read>:
  f8:	7100d41f 	cmp	w0, #0x35
  fc:	54000208 	b.hi	13c <gpio_read+0x44>  // b.pmore
 100:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 104:	910003fd 	mov	x29, sp
 108:	f9000bf3 	str	x19, [sp, #16]
 10c:	2a0003f3 	mov	w19, w0
 110:	52800680 	mov	w0, #0x34                  	// #52
 114:	d3437661 	ubfx	x1, x19, #3, #27
 118:	12001273 	and	w19, w19, #0x1f
 11c:	72a7e400 	movk	w0, #0x3f20, lsl #16
 120:	0b000020 	add	w0, w1, w0
 124:	94000000 	bl	0 <GET32>
 128:	1ad32400 	lsr	w0, w0, w19
 12c:	f9400bf3 	ldr	x19, [sp, #16]
 130:	12000000 	and	w0, w0, #0x1
 134:	a8c27bfd 	ldp	x29, x30, [sp], #32
 138:	d65f03c0 	ret
 13c:	12800000 	mov	w0, #0xffffffff            	// #-1
 140:	d65f03c0 	ret
 144:	d503201f 	nop

0000000000000148 <gpio_write>:
 148:	7100d41f 	cmp	w0, #0x35
 14c:	54000608 	b.hi	20c <gpio_write+0xc4>  // b.pmore
 150:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 154:	910003fd 	mov	x29, sp
 158:	a90157f4 	stp	x20, x21, [sp, #16]
 15c:	2a0003f5 	mov	w21, w0
 160:	529999b4 	mov	w20, #0xcccd                	// #52429
 164:	531e7400 	lsl	w0, w0, #2
 168:	72b99994 	movk	w20, #0xcccc, lsl #16
 16c:	f90013f6 	str	x22, [sp, #32]
 170:	2a0103f6 	mov	w22, w1
 174:	52a7e401 	mov	w1, #0x3f200000            	// #1059061760
 178:	9bb47c00 	umull	x0, w0, w20
 17c:	9bb47eb4 	umull	x20, w21, w20
 180:	d363fc00 	lsr	x0, x0, #35
 184:	d363fe94 	lsr	x20, x20, #35
 188:	0b010000 	add	w0, w0, w1
 18c:	94000000 	bl	0 <GET32>
 190:	0b140a94 	add	w20, w20, w20, lsl #2
 194:	4b1406b4 	sub	w20, w21, w20, lsl #1
 198:	0b140694 	add	w20, w20, w20, lsl #1
 19c:	1ad42414 	lsr	w20, w0, w20
 1a0:	12000a94 	and	w20, w20, #0x7
 1a4:	7100069f 	cmp	w20, #0x1
 1a8:	540002e1 	b.ne	204 <gpio_write+0xbc>  // b.any
 1ac:	710006df 	cmp	w22, #0x1
 1b0:	54000160 	b.eq	1dc <gpio_write+0x94>  // b.none
 1b4:	52800500 	mov	w0, #0x28                  	// #40
 1b8:	2a1403e2 	mov	w2, w20
 1bc:	72a7e400 	movk	w0, #0x3f20, lsl #16
 1c0:	2a1503e1 	mov	w1, w21
 1c4:	94000000 	bl	8 <put_in_register>
 1c8:	2a1403e0 	mov	w0, w20
 1cc:	a94157f4 	ldp	x20, x21, [sp, #16]
 1d0:	f94013f6 	ldr	x22, [sp, #32]
 1d4:	a8c37bfd 	ldp	x29, x30, [sp], #48
 1d8:	d65f03c0 	ret
 1dc:	52800380 	mov	w0, #0x1c                  	// #28
 1e0:	2a1603e2 	mov	w2, w22
 1e4:	2a1503e1 	mov	w1, w21
 1e8:	72a7e400 	movk	w0, #0x3f20, lsl #16
 1ec:	94000000 	bl	8 <put_in_register>
 1f0:	2a1603e0 	mov	w0, w22
 1f4:	f94013f6 	ldr	x22, [sp, #32]
 1f8:	a94157f4 	ldp	x20, x21, [sp, #16]
 1fc:	a8c37bfd 	ldp	x29, x30, [sp], #48
 200:	d65f03c0 	ret
 204:	12800000 	mov	w0, #0xffffffff            	// #-1
 208:	17fffff1 	b	1cc <gpio_write+0x84>
 20c:	12800000 	mov	w0, #0xffffffff            	// #-1
 210:	d65f03c0 	ret
 214:	d503201f 	nop

0000000000000218 <gpio_set_on>:
 218:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 21c:	2a0003e1 	mov	w1, w0
 220:	52800380 	mov	w0, #0x1c                  	// #28
 224:	52800022 	mov	w2, #0x1                   	// #1
 228:	910003fd 	mov	x29, sp
 22c:	72a7e400 	movk	w0, #0x3f20, lsl #16
 230:	94000000 	bl	8 <put_in_register>
 234:	52800020 	mov	w0, #0x1                   	// #1
 238:	a8c17bfd 	ldp	x29, x30, [sp], #16
 23c:	d65f03c0 	ret

0000000000000240 <gpio_set_off>:
 240:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 244:	2a0003e1 	mov	w1, w0
 248:	52800500 	mov	w0, #0x28                  	// #40
 24c:	52800022 	mov	w2, #0x1                   	// #1
 250:	910003fd 	mov	x29, sp
 254:	72a7e400 	movk	w0, #0x3f20, lsl #16
 258:	94000000 	bl	8 <put_in_register>
 25c:	52800020 	mov	w0, #0x1                   	// #1
 260:	a8c17bfd 	ldp	x29, x30, [sp], #16
 264:	d65f03c0 	ret

0000000000000268 <gpio_set_pullupdownoff>:
 268:	7100d41f 	cmp	w0, #0x35
 26c:	54000408 	b.hi	2ec <gpio_set_pullupdownoff+0x84>  // b.pmore
 270:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 274:	910003fd 	mov	x29, sp
 278:	a90153f3 	stp	x19, x20, [sp, #16]
 27c:	2a0003f3 	mov	w19, w0
 280:	52801280 	mov	w0, #0x94                  	// #148
 284:	52800034 	mov	w20, #0x1                   	// #1
 288:	72a7e400 	movk	w0, #0x3f20, lsl #16
 28c:	94000000 	bl	0 <PUT32>
 290:	528015e0 	mov	w0, #0xaf                  	// #175
 294:	94000000 	bl	0 <CYCLE_DELAY>
 298:	12001261 	and	w1, w19, #0x1f
 29c:	52801300 	mov	w0, #0x98                  	// #152
 2a0:	d3437673 	ubfx	x19, x19, #3, #27
 2a4:	72a7e400 	movk	w0, #0x3f20, lsl #16
 2a8:	1ac12281 	lsl	w1, w20, w1
 2ac:	0b000273 	add	w19, w19, w0
 2b0:	2a1303e0 	mov	w0, w19
 2b4:	94000000 	bl	0 <PUT32>
 2b8:	528015e0 	mov	w0, #0xaf                  	// #175
 2bc:	94000000 	bl	0 <CYCLE_DELAY>
 2c0:	52801280 	mov	w0, #0x94                  	// #148
 2c4:	52800001 	mov	w1, #0x0                   	// #0
 2c8:	72a7e400 	movk	w0, #0x3f20, lsl #16
 2cc:	94000000 	bl	0 <PUT32>
 2d0:	2a1303e0 	mov	w0, w19
 2d4:	52800001 	mov	w1, #0x0                   	// #0
 2d8:	94000000 	bl	0 <PUT32>
 2dc:	2a1403e0 	mov	w0, w20
 2e0:	a94153f3 	ldp	x19, x20, [sp, #16]
 2e4:	a8c27bfd 	ldp	x29, x30, [sp], #32
 2e8:	d65f03c0 	ret
 2ec:	12800000 	mov	w0, #0xffffffff            	// #-1
 2f0:	d65f03c0 	ret
 2f4:	d503201f 	nop

00000000000002f8 <gpio_set_pullup>:
 2f8:	52800041 	mov	w1, #0x2                   	// #2
 2fc:	14000000 	b	268 <gpio_set_pullupdownoff>

0000000000000300 <gpio_set_pulldown>:
 300:	52800021 	mov	w1, #0x1                   	// #1
 304:	14000000 	b	268 <gpio_set_pullupdownoff>

0000000000000308 <gpio_pud_off>:
 308:	52800001 	mov	w1, #0x0                   	// #0
 30c:	14000000 	b	268 <gpio_set_pullupdownoff>

0000000000000310 <gpio_event_rising_edge_sync>:
 310:	7100d41f 	cmp	w0, #0x35
 314:	54000168 	b.hi	340 <gpio_event_rising_edge_sync+0x30>  // b.pmore
 318:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 31c:	2a0103e2 	mov	w2, w1
 320:	2a0003e1 	mov	w1, w0
 324:	52800980 	mov	w0, #0x4c                  	// #76
 328:	910003fd 	mov	x29, sp
 32c:	72a7e400 	movk	w0, #0x3f20, lsl #16
 330:	94000000 	bl	8 <put_in_register>
 334:	52800020 	mov	w0, #0x1                   	// #1
 338:	a8c17bfd 	ldp	x29, x30, [sp], #16
 33c:	d65f03c0 	ret
 340:	12800000 	mov	w0, #0xffffffff            	// #-1
 344:	d65f03c0 	ret

0000000000000348 <gpio_event_falling_edge_sync>:
 348:	7100d41f 	cmp	w0, #0x35
 34c:	54000168 	b.hi	378 <gpio_event_falling_edge_sync+0x30>  // b.pmore
 350:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 354:	2a0103e2 	mov	w2, w1
 358:	2a0003e1 	mov	w1, w0
 35c:	52800b00 	mov	w0, #0x58                  	// #88
 360:	910003fd 	mov	x29, sp
 364:	72a7e400 	movk	w0, #0x3f20, lsl #16
 368:	94000000 	bl	8 <put_in_register>
 36c:	52800020 	mov	w0, #0x1                   	// #1
 370:	a8c17bfd 	ldp	x29, x30, [sp], #16
 374:	d65f03c0 	ret
 378:	12800000 	mov	w0, #0xffffffff            	// #-1
 37c:	d65f03c0 	ret

0000000000000380 <gpio_event_rising_edge_async>:
 380:	7100d41f 	cmp	w0, #0x35
 384:	54000168 	b.hi	3b0 <gpio_event_rising_edge_async+0x30>  // b.pmore
 388:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 38c:	2a0103e2 	mov	w2, w1
 390:	2a0003e1 	mov	w1, w0
 394:	52800f80 	mov	w0, #0x7c                  	// #124
 398:	910003fd 	mov	x29, sp
 39c:	72a7e400 	movk	w0, #0x3f20, lsl #16
 3a0:	94000000 	bl	8 <put_in_register>
 3a4:	52800020 	mov	w0, #0x1                   	// #1
 3a8:	a8c17bfd 	ldp	x29, x30, [sp], #16
 3ac:	d65f03c0 	ret
 3b0:	12800000 	mov	w0, #0xffffffff            	// #-1
 3b4:	d65f03c0 	ret

00000000000003b8 <gpio_event_falling_edge_async>:
 3b8:	7100d41f 	cmp	w0, #0x35
 3bc:	54000168 	b.hi	3e8 <gpio_event_falling_edge_async+0x30>  // b.pmore
 3c0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 3c4:	2a0103e2 	mov	w2, w1
 3c8:	2a0003e1 	mov	w1, w0
 3cc:	52801100 	mov	w0, #0x88                  	// #136
 3d0:	910003fd 	mov	x29, sp
 3d4:	72a7e400 	movk	w0, #0x3f20, lsl #16
 3d8:	94000000 	bl	8 <put_in_register>
 3dc:	52800020 	mov	w0, #0x1                   	// #1
 3e0:	a8c17bfd 	ldp	x29, x30, [sp], #16
 3e4:	d65f03c0 	ret
 3e8:	12800000 	mov	w0, #0xffffffff            	// #-1
 3ec:	d65f03c0 	ret

00000000000003f0 <gpio_event_highlevel>:
 3f0:	7100d41f 	cmp	w0, #0x35
 3f4:	54000168 	b.hi	420 <gpio_event_highlevel+0x30>  // b.pmore
 3f8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 3fc:	2a0103e2 	mov	w2, w1
 400:	2a0003e1 	mov	w1, w0
 404:	52800c80 	mov	w0, #0x64                  	// #100
 408:	910003fd 	mov	x29, sp
 40c:	72a7e400 	movk	w0, #0x3f20, lsl #16
 410:	94000000 	bl	8 <put_in_register>
 414:	52800020 	mov	w0, #0x1                   	// #1
 418:	a8c17bfd 	ldp	x29, x30, [sp], #16
 41c:	d65f03c0 	ret
 420:	12800000 	mov	w0, #0xffffffff            	// #-1
 424:	d65f03c0 	ret

0000000000000428 <gpio_event_lowlevel>:
 428:	14000000 	b	310 <gpio_event_rising_edge_sync>
 42c:	d503201f 	nop

0000000000000430 <gpio_event_detected>:
 430:	7100d41f 	cmp	w0, #0x35
 434:	54000208 	b.hi	474 <gpio_event_detected+0x44>  // b.pmore
 438:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 43c:	910003fd 	mov	x29, sp
 440:	f9000bf3 	str	x19, [sp, #16]
 444:	2a0003f3 	mov	w19, w0
 448:	52800800 	mov	w0, #0x40                  	// #64
 44c:	d3437661 	ubfx	x1, x19, #3, #27
 450:	12001273 	and	w19, w19, #0x1f
 454:	72a7e400 	movk	w0, #0x3f20, lsl #16
 458:	0b000020 	add	w0, w1, w0
 45c:	94000000 	bl	0 <GET32>
 460:	1ad32400 	lsr	w0, w0, w19
 464:	f9400bf3 	ldr	x19, [sp, #16]
 468:	12000000 	and	w0, w0, #0x1
 46c:	a8c27bfd 	ldp	x29, x30, [sp], #32
 470:	d65f03c0 	ret
 474:	12800000 	mov	w0, #0xffffffff            	// #-1
 478:	d65f03c0 	ret
 47c:	d503201f 	nop

0000000000000480 <gpio_event_clear>:
 480:	7100d41f 	cmp	w0, #0x35
 484:	54000168 	b.hi	4b0 <gpio_event_clear+0x30>  // b.pmore
 488:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 48c:	2a0003e1 	mov	w1, w0
 490:	52800800 	mov	w0, #0x40                  	// #64
 494:	52800022 	mov	w2, #0x1                   	// #1
 498:	910003fd 	mov	x29, sp
 49c:	72a7e400 	movk	w0, #0x3f20, lsl #16
 4a0:	94000000 	bl	8 <put_in_register>
 4a4:	52800020 	mov	w0, #0x1                   	// #1
 4a8:	a8c17bfd 	ldp	x29, x30, [sp], #16
 4ac:	d65f03c0 	ret
 4b0:	12800000 	mov	w0, #0xffffffff            	// #-1
 4b4:	d65f03c0 	ret

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	43434700 	.inst	0x43434700 ; undefined
   4:	4c28203a 	.inst	0x4c28203a ; undefined
   8:	72616e69 	.inst	0x72616e69 ; undefined
   c:	4347206f 	.inst	0x4347206f ; undefined
  10:	2e372043 	usubl	v3.8h, v2.8b, v23.8b
  14:	30322d32 	adr	x18, 645b9 <gpio_event_clear+0x64139>
  18:	312e3731 	adds	w17, w25, #0xb8d
  1c:	37202931 	tbnz	w17, #4, 540 <gpio_event_clear+0xc0>
  20:	312e322e 	adds	w14, w17, #0xb8c
  24:	31303220 	adds	w0, w17, #0xc0c
  28:	31303137 	adds	w23, w9, #0xc0c
  2c:	Address 0x000000000000002c is out of bounds.


mini_uart.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <uart_can_getc>:
   0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
   4:	528a0a80 	mov	w0, #0x5054                	// #20564
   8:	72a7e420 	movk	w0, #0x3f21, lsl #16
   c:	910003fd 	mov	x29, sp
  10:	94000000 	bl	0 <GET32>
  14:	12000000 	and	w0, w0, #0x1
  18:	a8c17bfd 	ldp	x29, x30, [sp], #16
  1c:	d65f03c0 	ret

0000000000000020 <uart_can_putc>:
  20:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  24:	528a0a80 	mov	w0, #0x5054                	// #20564
  28:	72a7e420 	movk	w0, #0x3f21, lsl #16
  2c:	910003fd 	mov	x29, sp
  30:	94000000 	bl	0 <GET32>
  34:	121b0000 	and	w0, w0, #0x20
  38:	a8c17bfd 	ldp	x29, x30, [sp], #16
  3c:	d65f03c0 	ret

0000000000000040 <uart_getc>:
  40:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  44:	910003fd 	mov	x29, sp
  48:	f9000bf3 	str	x19, [sp, #16]
  4c:	528a0a93 	mov	w19, #0x5054                	// #20564
  50:	72a7e433 	movk	w19, #0x3f21, lsl #16
  54:	d503201f 	nop
  58:	2a1303e0 	mov	w0, w19
  5c:	94000000 	bl	0 <GET32>
  60:	7200001f 	tst	w0, #0x1
  64:	54ffffa0 	b.eq	58 <uart_getc+0x18>  // b.none
  68:	528a0800 	mov	w0, #0x5040                	// #20544
  6c:	72a7e420 	movk	w0, #0x3f21, lsl #16
  70:	94000000 	bl	0 <GET32>
  74:	f9400bf3 	ldr	x19, [sp, #16]
  78:	12001c00 	and	w0, w0, #0xff
  7c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  80:	d65f03c0 	ret
  84:	d503201f 	nop

0000000000000088 <uart_putc>:
  88:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  8c:	910003fd 	mov	x29, sp
  90:	a90153f3 	stp	x19, x20, [sp, #16]
  94:	528a0a93 	mov	w19, #0x5054                	// #20564
  98:	2a0003f4 	mov	w20, w0
  9c:	72a7e433 	movk	w19, #0x3f21, lsl #16
  a0:	2a1303e0 	mov	w0, w19
  a4:	94000000 	bl	0 <GET32>
  a8:	721b001f 	tst	w0, #0x20
  ac:	54ffffa0 	b.eq	a0 <uart_putc+0x18>  // b.none
  b0:	2a1403e1 	mov	w1, w20
  b4:	528a0800 	mov	w0, #0x5040                	// #20544
  b8:	a94153f3 	ldp	x19, x20, [sp, #16]
  bc:	72a7e420 	movk	w0, #0x3f21, lsl #16
  c0:	a8c27bfd 	ldp	x29, x30, [sp], #32
  c4:	14000000 	b	0 <PUT32>

00000000000000c8 <uart_init>:
  c8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  cc:	52800021 	mov	w1, #0x1                   	// #1
  d0:	910003fd 	mov	x29, sp
  d4:	a90153f3 	stp	x19, x20, [sp, #16]
  d8:	2a0003f4 	mov	w20, w0
  dc:	528a0080 	mov	w0, #0x5004                	// #20484
  e0:	528a0c13 	mov	w19, #0x5060                	// #20576
  e4:	72a7e420 	movk	w0, #0x3f21, lsl #16
  e8:	94000000 	bl	0 <PUT32>
  ec:	72a7e433 	movk	w19, #0x3f21, lsl #16
  f0:	94000000 	bl	0 <DSB>
  f4:	528a0880 	mov	w0, #0x5044                	// #20548
  f8:	52800001 	mov	w1, #0x0                   	// #0
  fc:	72a7e420 	movk	w0, #0x3f21, lsl #16
 100:	94000000 	bl	0 <PUT32>
 104:	2a1303e0 	mov	w0, w19
 108:	52800001 	mov	w1, #0x0                   	// #0
 10c:	94000000 	bl	0 <PUT32>
 110:	528a0980 	mov	w0, #0x504c                	// #20556
 114:	52800061 	mov	w1, #0x3                   	// #3
 118:	72a7e420 	movk	w0, #0x3f21, lsl #16
 11c:	94000000 	bl	0 <PUT32>
 120:	528a0900 	mov	w0, #0x5048                	// #20552
 124:	528000c1 	mov	w1, #0x6                   	// #6
 128:	72a7e420 	movk	w0, #0x3f21, lsl #16
 12c:	94000000 	bl	0 <PUT32>
 130:	529aca01 	mov	w1, #0xd650                	// #54864
 134:	528a0d00 	mov	w0, #0x5068                	// #20584
 138:	72a03b81 	movk	w1, #0x1dc, lsl #16
 13c:	72a7e420 	movk	w0, #0x3f21, lsl #16
 140:	1ad40821 	udiv	w1, w1, w20
 144:	51000421 	sub	w1, w1, #0x1
 148:	94000000 	bl	0 <PUT32>
 14c:	52800041 	mov	w1, #0x2                   	// #2
 150:	528001c0 	mov	w0, #0xe                   	// #14
 154:	94000000 	bl	0 <gpio_set_function>
 158:	52800041 	mov	w1, #0x2                   	// #2
 15c:	528001e0 	mov	w0, #0xf                   	// #15
 160:	94000000 	bl	0 <gpio_set_function>
 164:	52800001 	mov	w1, #0x0                   	// #0
 168:	528001c0 	mov	w0, #0xe                   	// #14
 16c:	94000000 	bl	0 <gpio_set_pullupdownoff>
 170:	52800001 	mov	w1, #0x0                   	// #0
 174:	528001e0 	mov	w0, #0xf                   	// #15
 178:	94000000 	bl	0 <gpio_set_pullupdownoff>
 17c:	2a1303e0 	mov	w0, w19
 180:	52800061 	mov	w1, #0x3                   	// #3
 184:	94000000 	bl	0 <PUT32>
 188:	a94153f3 	ldp	x19, x20, [sp, #16]
 18c:	a8c27bfd 	ldp	x29, x30, [sp], #32
 190:	14000000 	b	0 <DSB>

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	43434700 	.inst	0x43434700 ; undefined
   4:	4c28203a 	.inst	0x4c28203a ; undefined
   8:	72616e69 	.inst	0x72616e69 ; undefined
   c:	4347206f 	.inst	0x4347206f ; undefined
  10:	2e372043 	usubl	v3.8h, v2.8b, v23.8b
  14:	30322d32 	adr	x18, 645b9 <uart_init+0x644f1>
  18:	312e3731 	adds	w17, w25, #0xb8d
  1c:	37202931 	tbnz	w17, #4, 540 <uart_init+0x478>
  20:	312e322e 	adds	w14, w17, #0xb8c
  24:	31303220 	adds	w0, w17, #0xc0c
  28:	31303137 	adds	w23, w9, #0xc0c
  2c:	Address 0x000000000000002c is out of bounds.

