# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../segment.srcs/sources_1/new/segment2.vhd" \
"../../../../segment.srcs/sim_1/new/tb_segment2.vhd" \

# Do not sort compile order
nosort
