{"Source Block": ["hdl/library/axi_dmac/2d_transfer.v@68:78@HdlIdDef", "reg [31:C_BYTES_PER_BEAT_WIDTH_DEST] dest_address;\nreg [31:C_BYTES_PER_BEAT_WIDTH_SRC] src_address;\nreg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\nreg [1:0] req_id;\nreg [1:0] eot_id;\nreg [3:0] last_req;\n\n"], "Clone Blocks": [["hdl/library/axi_dmac/2d_transfer.v@70:80", "reg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\nreg [1:0] req_id;\nreg [1:0] eot_id;\nreg [3:0] last_req;\n\nassign out_req_dest_address = dest_address;\nassign out_req_src_address = src_address;\n"], ["hdl/library/axi_dmac/2d_transfer.v@66:76", "parameter C_BYTES_PER_BEAT_WIDTH_DEST = 3;\n\nreg [31:C_BYTES_PER_BEAT_WIDTH_DEST] dest_address;\nreg [31:C_BYTES_PER_BEAT_WIDTH_SRC] src_address;\nreg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\nreg [1:0] req_id;\nreg [1:0] eot_id;\n"], ["hdl/library/axi_dmac/2d_transfer.v@65:75", "parameter C_BYTES_PER_BEAT_WIDTH_SRC = 3;\nparameter C_BYTES_PER_BEAT_WIDTH_DEST = 3;\n\nreg [31:C_BYTES_PER_BEAT_WIDTH_DEST] dest_address;\nreg [31:C_BYTES_PER_BEAT_WIDTH_SRC] src_address;\nreg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\nreg [1:0] req_id;\n"], ["hdl/library/axi_dmac/2d_transfer.v@64:74", "parameter C_DMA_LENGTH_WIDTH = 24;\nparameter C_BYTES_PER_BEAT_WIDTH_SRC = 3;\nparameter C_BYTES_PER_BEAT_WIDTH_DEST = 3;\n\nreg [31:C_BYTES_PER_BEAT_WIDTH_DEST] dest_address;\nreg [31:C_BYTES_PER_BEAT_WIDTH_SRC] src_address;\nreg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\n"], ["hdl/library/axi_dmac/2d_transfer.v@63:73", "\nparameter C_DMA_LENGTH_WIDTH = 24;\nparameter C_BYTES_PER_BEAT_WIDTH_SRC = 3;\nparameter C_BYTES_PER_BEAT_WIDTH_DEST = 3;\n\nreg [31:C_BYTES_PER_BEAT_WIDTH_DEST] dest_address;\nreg [31:C_BYTES_PER_BEAT_WIDTH_SRC] src_address;\nreg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n"], ["hdl/library/axi_dmac/2d_transfer.v@72:82", "reg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\nreg [1:0] req_id;\nreg [1:0] eot_id;\nreg [3:0] last_req;\n\nassign out_req_dest_address = dest_address;\nassign out_req_src_address = src_address;\nassign out_req_length = x_length;\n\n"], ["hdl/library/axi_dmac/2d_transfer.v@67:77", "\nreg [31:C_BYTES_PER_BEAT_WIDTH_DEST] dest_address;\nreg [31:C_BYTES_PER_BEAT_WIDTH_SRC] src_address;\nreg [C_DMA_LENGTH_WIDTH-1:0] x_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\nreg [1:0] req_id;\nreg [1:0] eot_id;\nreg [3:0] last_req;\n"], ["hdl/library/axi_dmac/2d_transfer.v@71:81", "reg [C_DMA_LENGTH_WIDTH-1:0] y_length;\nreg [C_DMA_LENGTH_WIDTH-1:0] dest_stride;\nreg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n\nreg [1:0] req_id;\nreg [1:0] eot_id;\nreg [3:0] last_req;\n\nassign out_req_dest_address = dest_address;\nassign out_req_src_address = src_address;\nassign out_req_length = x_length;\n"]], "Diff Content": {"Delete": [[73, "reg [C_DMA_LENGTH_WIDTH-1:0] src_stride;\n"]], "Add": [[73, "reg [31:BYTES_PER_BEAT_WIDTH_DEST] dest_address;\n"], [73, "reg [31:BYTES_PER_BEAT_WIDTH_SRC] src_address;\n"], [73, "reg [DMA_LENGTH_WIDTH-1:0] x_length;\n"], [73, "reg [DMA_LENGTH_WIDTH-1:0] y_length;\n"], [73, "reg [DMA_LENGTH_WIDTH-1:0] dest_stride;\n"], [73, "reg [DMA_LENGTH_WIDTH-1:0] src_stride;\n"]]}}