<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
	<title>Power Mac G5 -- Single Processor Developer Note: Architecture</title>
	<meta id="Generator" name="Generator" content="Gutenberg"/>
	<meta id="GeneratorVersion" name="GeneratorVersion" content="v132"/>
	<meta http-equiv="content-type" content="text/html;charset=utf-8"/>
	<meta id="Copyright" name="Copyright" content="Copyright 2009 Apple Inc. All Rights Reserved."/>
	<meta id="IndexTitle" name="IndexTitle" content="Architecture"/>
	<meta id="xcode-display" name="xcode-display" content="render"/>
	<meta id="toc-file" name="toc-file" content="../toc.html"/>
	<meta id="RESOURCES" content="../../../../../Resources" />
	
	<link rel="stylesheet" type="text/css" href="../../../../../Resources/CSS/frameset_styles.css"/>
	<script language="JavaScript" type="text/javascript" src="../../../../../Resources/JavaScript/lib/prototype.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../../Resources/JavaScript/lib/scriptaculous.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../../Resources/JavaScript/page.js"></script>
	<script language="JavaScript" type="text/javascript" src="../../../../../Resources/JavaScript/pedia.js"></script>
	<!--[if lte IE 6]>
		<style type="text/css">
			/*<![CDATA[*/ 
			html {overflow-x:auto; overflow-y:hidden;  }
			/*]]>*/
		</style>
	<![endif]-->
</head>    
<body bgcolor="#ffffff" onload="initialize_page();"><a name="//apple_ref/doc/uid/TP40001481-CH206" title="Architecture"></a>
    <noscript>
    <div id="tocMenu">
        <iframe id="toc_content" name="toc_content" SRC="../toc.html" width="210" height="100%" align="left" frameborder="0">This document set is best viewed in a browser that supports iFrames.</iframe>
    </div>
    </noscript>
    <div id="bodyText">
        <a name="top"></a>
        <div class="hideOnPrint hideInXcode">
        <!-- start of header -->
        <!--#include virtual="/includes/framesetheader" -->
        <!-- end of header -->
        </div>
        
        <!-- start of path -->
<div class="breadcrumb hideOnPrint hideInXcode"><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../../../referencelibrary/index.html#//apple_ref/doc/uid/TP30000943" target="_top">Reference Library</a> &gt; <a href="../../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Guides</a> &gt; <a href="../../../../../HardwareDrivers/index.html#//apple_ref/doc/uid/TP30000440-TP40003576" target="_top">Hardware &amp; Drivers</a> &gt; <a href="../../../../../HardwareDrivers/AppleHardware-date.html#//apple_ref/doc/uid/TP30000440-TP40003576-TP30000519" target="_top">Apple Hardware</a> &gt; <a href="../0Preface/Q78_pref.html#//apple_ref/doc/uid/TP40001481-CH204-DontLinkElementID_3">Power Mac G5 -- Single Processor Developer Note</a> &gt; </div><br class="hideInXcode"/><!-- end of path -->
        
        <div class="mini_nav_text" align="left">
        <span class="navButtons">
        <a href="../1Overview/Q78_overview.html">&lt; Previous Page</a><span style="margin-left: 8px"><a href="../3Input-Output/Q78_innout.html">Next Page &gt;</a></span>
        </span>
        <span id="showHideTOCUpperSpan">
        <a href="#" onclick="showHideTOC();"><img src="../../../../../Resources/Images/show_toc_icon.gif" width="15" height="14" border="0" style="margin-bottom: -2px;" alt="" hideText="Hide TOC" showText="Show TOC" /></a> <a href="#" onclick="showHideTOC();">Hide TOC</a>
        </span>
        </div>

        <hr />
        
        
        <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_10" title="Architecture"></a><h1><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF101" title="Architecture"></a>Architecture</h1><p>This chapter describes the architecture of the single processor Power Mac G5. It includes information about the major components on the logic boards: the microprocessor, the other main ICs, and the buses that connect them to each other and to the I/O interfaces. </p>
<!-- This template is being used for both PDF and HTML. -->

    
    <h4>In this section:</h4>
    
    
    <p class="blockquote">
    
        
			
			
				<a href="Q78_archi.html#//apple_ref/doc/uid/TP40001481-CH206-TPXREF102">Block Diagram and Buses</a>
				
			<br/>
			
        
			
			
				<a href="Q78_archi.html#//apple_ref/doc/uid/TP40001481-CH206-TPXREF104">PowerPC G5 Processor</a>
				
			<br/>
			
        
			
			
				<a href="Q78_archi.html#//apple_ref/doc/uid/TP40001481-CH206-TPXREF107">Bridge and Memory Controller</a>
				
			<br/>
			
        
			
			
				<a href="Q78_archi.html#//apple_ref/doc/uid/TP40001481-CH206-TPXREF132">HyperTransport Technology</a>
				
			<br/>
			
        
			
			
				<a href="Q78_archi.html#//apple_ref/doc/uid/TP40001481-CH206-BAJEEHBJ">PCI USB Controller</a>
				
			<br/>
			
        
			
			
				<a href="Q78_archi.html#//apple_ref/doc/uid/TP40001481-CH206-TPXREF115">Shasta I/O Controller</a>
				
			<br/>
			
        
			
			
				<a href="Q78_archi.html#//apple_ref/doc/uid/TP40001481-CH206-TPXREF125">Graphics Cards</a>
				
			<br/>
			
        
			
			
				<a href="Q78_archi.html#//apple_ref/doc/uid/TP40001481-CH206-TPXREF133">System Management Unit</a>
				
			<br/>
			
        

    </p><br/>

<a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF102" title="Block Diagram and Buses"></a><h2>Block Diagram and Buses</h2><p>The architecture of the single processor Power Mac G5 is based on the PowerPC G5 microprocessor, and two custom ICs: the U3L memory controller and bus bridge and the <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_94"></a>Shasta I/O controller. </p><p><span class="content_text"><a href="Q78_archi.html#//apple_ref/doc/uid/TP40001481-CH206-TPXREF134">Figure 2-1</a></span> is a simplified block diagram of the single processor Power Mac G5. The diagram shows the U3L and Shasta ICs and the buses that connect them together.<a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_95"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_96"></a></p><br/><div><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_11" title="Figure 2-1block diagram"></a><p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF134" title="Figure 2-1block diagram"></a><strong>Figure 2-1&nbsp;&nbsp;</strong>block diagram</p><img src = "../art/040687001704_01.gif" alt = "block diagram" width="619" height="672"></div><br/><p>The single processor Power Mac G5 has the following data buses, not counting the processor’s dedicated interface to the backside cache. </p><ul class="ul"><li class="li"><p>Processor bus: 600 MHz (running at one-third the speed of the processor), 2 unidirectional buses that deliver 64-bit data throughput connecting the processor to the U3L IC<a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_97"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_98"></a></p></li><li class="li"><p>Memory bus: 400 MHz, 128-bit bus connecting the main DDR SDRAM memory to the U3L IC<a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_99"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_100"></a></p></li><li class="li"><p>8x AGP Pro bus: 266/533 MHz, 32-bit bus connecting the AGP graphics card to the U3L IC<a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_101"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_102"></a></p></li><li class="li"><p>PCI bus: supports three 64-bit 33 MHz PCI slots<a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_103"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_104"></a></p></li><li class="li"><p>Internal PCI bus: 33 MHz, 64-bit bus supports the <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_105"></a>Shasta I/O controller, the boot ROM, the AirPort Extreme Card slot, and the USB controller<a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_106"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_107"></a></p></li><li class="li"><p> Serial ATA (SATA) buses: support 1.5 Gbps internal hard drive connectors</p></li><li class="li"><p>Ultra DMA ATA/100 bus: supports internal optical drive</p></li><li class="li"><p>HyperTransport: high-speed, bidirectional, point-to-point link for integrated circuits supports bidirectional data rates up to 1.6 GBps</p></li></ul><p>The remainder of this chapter describes the architecture of the U3L memory controller and bridge IC, the Shasta I/O controller IC, and the USB controller. </p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF104" title="PowerPC G5 Processor"></a><h2>PowerPC G5 Processor</h2><p>The PowerPC G5 used in the single processor Power Mac G5 has the following features:<a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_108"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_109"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_110"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_111"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_112"></a></p><ul class="ul"><li class="li"><p>64-bit PowerPC implementation with 42-bit physical memory addressing</p></li><li class="li"><p>core runs at three times the bus speed </p></li><li class="li"><p>superscalar execution core supporting more than 200 in-flight instructions</p></li><li class="li"><p>two independent double-precision floating point units </p></li><li class="li"><p>Velocity Engine: 128-bit-wide vector execution unit </p></li><li class="li"><p>64K L1 instruction cache, 32K L1 data cache per processor</p></li><li class="li"><p>built-in 512 KB backside L2 cache per processor</p></li><li class="li"><p>two independent, unidirectional 600 MHz frontside buses supporting 4.8 GBps data throughput</p></li></ul><p>For more information, see the reference at <span class="content_text"><a href="../aReferences/Q78_refs.html#//apple_ref/doc/uid/TP40001481-CH209-TPXREF102">“PowerPC G5 Microprocessor.”</a></span> </p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF107" title="Bridge and Memory Controller"></a><h2>Bridge and Memory Controller</h2><p>The U3L custom IC is at the heart of the single processor Power Mac G5. It provides the bridging functionality among the processor, the memory system, HyperTransport bus to the PCI-based I/O system, and the AGP slot. <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_113"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_114"></a></p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF108" title="Processor Bus"></a><h3>Processor Bus</h3><p>The processor bus is a 600 MHz bus connecting the processor to the U3L IC. The bus has 32-bit wide data running in both directions. The processor has 42-bit wide addresses. <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_115"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_116"></a></p><p>The single processor Power Mac G5 system controller is built with 130-nanometer SOI technology. This point-to-point architecture provides each subsystem with dedicated bandwidth to main memory. The U3L I/O implements an independent processor interface.  The processor clock rate is either 900 MHz or 1.8 GHz (see <span class="content_text"><a href="../1Overview/Q78_overview.html#//apple_ref/doc/uid/TP40001481-CH205-TPXREF110">“Power Management”</a></span>). The processor clock is derived from a PLL which multiplies the reference clock by preset intervals of 12 times.</p><p>Out-of-order completion allows the memory controller to optimize the data bus efficiency by transferring whichever data is ready, rather than having to pass data across the bus in the order the transactions were posted on the bus. This means that a fast DDR SDRAM read can pass a slow PCI read, potentially enabling the processor to do more before it has to wait on the PCI data. </p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF109" title="Main Memory Bus"></a><h3>Main Memory Bus</h3><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_117"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_118"></a><p>The single processor Power Mac G5 main memory bus connects the main memory to the U3L IC via the 128-bit data bus. The memory modules are 400 MHz (PC3200) DDR SDRAM DIMMs. Maximum system memory is 4 GB.</p><p>Standard supported DIMM sizes are 128, 256, 512 MB, and 1 GB. The DIMMs must be unbuffered and installed in pairs of the same size. </p><p>For more information about memory DIMMs and installation, see <span class="content_text"><a href="../4Expansion/Q78_expan.html#//apple_ref/doc/uid/TP40001481-CH208-TPXREF102">“RAM Expansion.”</a></span></p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF110" title="Accelerated Graphics Port Bus"></a><h3>Accelerated Graphics Port Bus</h3><p>The accelerated graphics port (AGP 8x Pro) bus is a 266/533 MHz, 32-bit bus connecting the AGP card to the U3L IC. DDR data is transmitted at both edges of the clock for peak transfers of 2.1 GBps. <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_119"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_120"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_121"></a></p><p>The AGP bus is an enhanced PCI bus with extra functionality to burst texture data and other graphics across the port up to 8 times faster than a 66 MHz PCI port. The single processor Power Mac G5 computer’s AGP implementation is compatible with version 3 of the AGP specification and with the Pro version of AGP. AGP 3.0 enables deeply pipelined memory read and write operations and demultiplexing of address and data on the bus.</p><p>To further improve the performance of the AGP bus, the U3L IC supports a graphics address remapping table (GART). Because the virtual memory system organizes main memory as randomly distributed 4 KB pages, DMA transactions for more than 4 KB of data must perform scatter-gather operations. To avoid this necessity for AGP transactions, the GART is used by the AGP bridge in the U3L to translate a linear address space for AGP transactions into physical addresses in main memory. </p><p>The U3L IC also supports a DMA Address Relocation Table (DART) that provides the same functions for AGP as does the GART, except that the functions are for devices attached to HyperTransport. Most device drivers do not require special knowledge of the DART because IOKit will configure it automatically if the driver uses IOMemoryDescriptors. </p><p>For more information on the graphics cards installed in the AGP slot, refer to <span class="content_text"><a href="Q78_archi.html#//apple_ref/doc/uid/TP40001481-CH206-TPXREF125">“Graphics Cards.”</a></span></p><div class="notebox"><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_12" title="Note"></a><p><strong>Note:</strong>&nbsp;The AGP bus is 1.5 V only and is not backward compatible. Older AGP cards will not work in the single processor Power Mac G5 computer.</p></div><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF111" title="Internal PCI Bus "></a><h3>Internal PCI Bus </h3><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_122"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_123"></a><p>An internal 33 MHz PCI bus connects the Shasta I/O controller to the boot ROM, the AirPort Extreme Card slot, and the USB controller. The U3L IC used in the single processor Power Mac G5 supports the PCI write combining feature. This feature allows sequential write transactions involving the Memory Write or Memory Write and Invalidate commands to be combined into a single PCI transaction. For memory write transactions to be combined, they must be sequential, ascending, and non-overlapping PCI addresses. Placing an <code>eieio</code> or <code>sync</code> command between the write commands prevents any write combining. <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_124"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_125"></a></p><a name="//apple_ref/doc/uid/TP40001481-CH206-BCIBABJE" title="PCI Expansion Slots"></a><h3>PCI Expansion Slots</h3><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_126"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_127"></a><p>The single processor Power Mac G5 computer provides three 64-bit 33 MHz PCI slots that interface to the Shasta I/O.</p><p>Each slot has room for a full size 12.335-inch or short 6.926-inch card. The slots are numbered from 2 to 4 on back panel, on the PCB, and in the Apple System Profiler. Slot one is the AGP. A total of 90 W is allocated to the three PCI slots and the AGP slot. </p><div class="notebox"><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_13" title="Note"></a><p><strong>Note:</strong>&nbsp;The single processor Power Mac G5’s build-to-order ATI Radeon 9800 XT, the Nvidia GeForce 6800 GT DDL, and Nvidia GeForce 6800 Ultra DDL graphics cards occupy both the AGP slot and the adjacent PCI slot. As a result, you can install PCI expansion cards in the slots labeled 3 and 4 but not in slot 2. To learn more about installing PCI cards, refer to “Chapter 3, Working Inside Your Computer” in the <em>Power Mac G5 User’s Guide</em> that came with your computer.</p></div><p>The connectors to the PCI slots are 3.3 V keyed and support 32-bit and 64-bit buses. The connectors include a PME signal which allows a PCI card to wake the computer from sleep.</p><div class="notebox"><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_14" title="Note"></a><p><strong>Note:</strong>&nbsp;5 V keyed or signalling cards do not work in the Power Mac G5 computer.</p></div><p>The slots (12.335 inch) have a capture feature which is at the end of the slot.  If a card exceeds the short length it is recommended that the long length be used rather than an intermediate length, to assure the card stays secure if and when the system is in shipment.</p><p>For more information, refer to <span class="content_text"><a href="../4Expansion/Q78_expan.html#//apple_ref/doc/uid/TP40001481-CH208-TPXREF108">“PCI Expansion Slots.”</a></span></p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF132" title="HyperTransport Technology"></a><h2>HyperTransport Technology</h2><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_128"></a><p>The DDR HyperTransport is an advanced chip-to-chip communications technology that provides a high-speed, high-performance, point-to-point link for integrated circuits. HyperTransport provides a universal connection that reduces the number of buses within a system.</p><p>The HyperTransport bus between the U3L IC and the Shasta IC is 400 MHz DDR, 8 bits wide in both directions, supporting total of 1.6 GBps bidirectional throughput.</p><p>For more information on the HyperTransport technology, go to the World Wide Web at</p><p><span class="content_text"><a href="http://www.hypertransport.org" target="_blank">http://www.hypertransport.org</a></span></p><a name="//apple_ref/doc/uid/TP40001481-CH206-BAJEEHBJ" title="PCI USB Controller"></a><h2>PCI USB Controller</h2><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_129"></a><p>The single processor Power Mac G5 CPU uses a PCI USB controller ASIC with one Enhanced Host Controller Interface (EHCI) function and two Open Host Controller Interface (OHCI) functions. The controller has a total of five ports available to support the internal AGP slot, three external USB ports, and Bluetooth. If connected to classic-speed USB devices, the two rear panel ports are connected to separate OHCI controllers.</p><p>The five USB ports comply with the Universal Serial Bus Specification 2.0. The USB register set complies with the EHCI and OHCI specifications. <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_130"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_131"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_132"></a>For more information, see <span class="content_text"><a href="../3Input-Output/Q78_innout.html#//apple_ref/doc/uid/TP40001481-CH207-TPXREF102">“USB Ports.”</a></span></p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF115" title="Shasta I/O Controller"></a><h2>Shasta I/O Controller</h2><p><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_133"></a> The functions of the Shasta I/O controller are described in the following sections.</p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF116" title="DMA Support"></a><h3>DMA Support</h3><p>The Shasta ICs provide DB-DMA (descriptor-based direct memory access) support for the following I/O channels: <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_134"></a></p><ul class="spaceabove"><li class="li"><p>Ultra ATA/100 </p></li><li class="li"><p>Ethernet interface</p></li><li class="li"><p>FireWire interface</p></li><li class="li"><p>I2S channel to the sound subsystem</p></li><li class="li"><p>Serial ATA</p></li></ul><p>The DB-DMA system provides a scatter-gather process based on memory-resident data structures that describe the data transfers. The DMA engine is enhanced to allow bursting of data files for improved performance. </p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF122" title="Wireless LAN Module "></a><h3>Wireless LAN Module </h3><p>The optional AirPort Extreme wireless LAN module connects via the PCI interface. <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_135"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_136"></a></p><p>The AirPort Extreme Card wireless LAN module contains a media access controller (MAC), a digital signal processor (DSP), and a radio-frequency (RF) section. The module has an antenna port on the rear of the computer. </p><p>The AirPort Extreme Card is based on the IEEE 802.11g standard. The card transmits and receives data at up to 54 Mbps and is compatible with Apple AirPort systems as well as other 802.11b and 802.11g Wi-Fi certified products. For information about its operation, see <span class="content_text"><a href="../3Input-Output/Q78_innout.html#//apple_ref/doc/uid/TP40001481-CH207-BCIIIHHE">“AirPort Extreme Card.”</a></span> </p><p>The build-to-order Bluetooth connectivity comes off the USB controller. See <span class="content_text"><a href="../3Input-Output/Q78_innout.html#//apple_ref/doc/uid/TP40001481-CH207-TPXREF182">“Bluetooth Technology”</a></span> for more information.</p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF121" title="Modem Slot Support "></a><h3>Modem Slot Support </h3><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_137"></a><p>The Shasta IC supports the modem and provides DB-DMA (descriptor-based direct memory access) support for the modem slot interface. The modem is connected via an I2S interface.</p><p>The internal hardware modem is a separate module that contains a modem controller IC, a data pump, and the interface to the telephone line (DAA). For more information about the modem, see <span class="content_text"><a href="../3Input-Output/Q78_innout.html#//apple_ref/doc/uid/TP40001481-CH207-TPXREF121">“Internal Modem.”</a></span> </p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF112" title="Boot ROM"></a><h3>Boot ROM</h3><p>The boot ROM consists of 1 MB of on-board flash EEPROM. The boot ROM includes the hardware-specific code and tables needed to start up the computer using Open Firmware, to load an operating system, and to provide common hardware access services. <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_138"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_139"></a></p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF113" title="Ethernet Controller "></a><h3>Ethernet Controller </h3><p><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_140"></a>The Vesta IC provides the Ethernet functions and includes an Ethernet media access controller (MAC) and PHY. </p><p>The MAC implements the link layer. It is connected to a PHY via Vesta and provides 10Base-T/UTP, 100Base-TX, or 1000Base-TX operation over a standard twisted-pair interface. The Ethernet port is auto-sensing and self-configuring to allow use of either a cross-over or straight-through cable. The operating speed of the link is automatically negotiated by the PHY and the bridge, router, hub, switch, or other Mac or PC to which the Ethernet port is connected. </p><p>For information about the Ethernet port, see <span class="content_text"><a href="../3Input-Output/Q78_innout.html#//apple_ref/doc/uid/TP40001481-CH207-TPXREF111">“Ethernet Port.”</a></span></p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF114" title="FireWire Controllers"></a><h3>FireWire Controllers</h3><p><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_141"></a>The Shasta IC provides the FireWire functions and includes a FireWire controller that supports both IEEE 1394b (FireWire 800) with a maximum data rate of 800 Mbps (100 MBps) and IEEE 1394a (FireWire 400) with a maximum data rate of 400 Mbps (50 MBps). The IC is backwards-compatible with 1394a (FireWire 400). The Shasta IC provides DMA (direct memory access) support for the FireWire interface. </p><p>The controller in the Shasta IC implements the FireWire link layer. Vesta is a PHY that implements the electrical signaling protocol of the FireWire interface and provides the electrical signals to the ports. </p><p>For more information, see <span class="content_text"><a href="../3Input-Output/Q78_innout.html#//apple_ref/doc/uid/TP40001481-CH207-TPXREF106">“FireWire Ports.”</a></span></p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF117" title="Interrupt Support"></a><h3>Interrupt Support</h3><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_142"></a><p>The interrupt controller for the single processor Power Mac G5 system is an MPIC cell in the Shasta IC. In addition to accepting internal interrupt sources from the I/O, the MPIC controller accepts internal interrupts from U3L and dedicated interrupt pins. </p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF129" title="Serial ATA Interface"></a><h3>Serial ATA Interface</h3><p>Based on the Serial ATA 1.0 specification, Serial ATA (SATA) is a disk-interface technology that delivers up to 1.5 Gbps of performance to each independent drive bus on the single processor Power Mac G5. It provides a scalable, point-to-point connection that allows multiple ports to be aggregated into a single controller. Serial ATA uses a thin, point-to-point cable connection that enables easy routing within a system, avoiding master/slave, daisy-chaining, and termination issues and enabling better airflow within a system. </p><p>The Shasta IC implements two Serial ATA revision one ports, each of which accommodates one independent internal hard drive.</p><p><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_143"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_144"></a>For information about the drive bays, see <span class="content_text"><a href="../3Input-Output/Q78_innout.html#//apple_ref/doc/uid/TP40001481-CH207-TPXREF118">“Hard Disk Drives.”</a></span> </p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF120" title="Ultra DMA ATA/100 Interface "></a><h3>Ultra DMA ATA/100 Interface </h3><p>In the single processor Power Mac G5 computer, the Shasta IC provides an Ultra DMA ATA/100 interface to support the optical drive. For information about specific drives, see <span class="content_text"><a href="../3Input-Output/Q78_innout.html#//apple_ref/doc/uid/TP40001481-CH207-TPXREF112">“Disk Drives.”</a></span><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_145"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_146"></a></p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF123" title="Sound System Overview"></a><h3>Sound System Overview</h3><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_147"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_148"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_149"></a><p>The sound circuitry is connected to the Shasta IC by two standard I2S (inter-IC sound) buses. The Shasta IC provides DB-DMA (descriptor-based direct memory access) support for the I2S port. <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_150"></a></p><p>The single processor Power Mac G5 circuitry consists of two main components: an analog audio CODEC IC (CODEC) and a S/PDIF receiver IC. The analog audio CODEC IC includes an A/D converter, a D/A converter, and a S/PDIF (Sony/Phillips Digital Interface) digital audio transmitter. The S/PDIF receiver IC includes an S/PDIF digital audio receiver, and a phase-locked loop (PLL).</p><p>The CODEC and the S/PDIF receiver connect to Shasta with separate I2S busses (I2Sa and I2Sc). This allows the system to record from the S/PDIF digital audio input while simultaneously recording audio from the analog line input and playing audio over the audio outputs. </p><p>Stereo signals from the audio input jack are routed to an analog line input buffer that drives the internal A/D converter in the CODEC. The output of the A/D converter is routed to the Shasta IC over the I2Sa bus.</p><p>Digital audio data from the Shasta IC is routed to the D/A converter on the analog CODEC over the I2Sa bus. The analog audio output from the D/A is routed to separate amplifiers that drive the line output, headphone output, and internal speaker.</p><p>Digital audio data from the S/PDIF receiver is routed to the Shasta IC over the I2Sc bus.  The S/PDIF input always operates in a synchronous mode. The PLL in the digital audio CODEC locks on to the incoming S/PDIF data rate and drives the audio system clocks associated with the I2Sc bus in the single processor Power Mac G5, allowing bit-accurate data processing of the S/PDIF input data. There are two clock modes for the CODEC on the I2Sa bus: internal clock mode and external clock mode. In internal clock mode, the single processor Power Mac G5 is the audio clock master. In this mode, the output sample rate and A/D converter sample rate are controlled by system software; sample rates are selected with the Audio MIDI Setup utility. When in internal clock mode, the S/PDIF input sample rate is asynchronous to the output sample rate of the CODEC. During recording of  the S/PDIF input, the S/PDIF input data is processed in a bit-accurate manner. For playback of S/PDIF input data in internal clock mode, audio data from the S/PDIF receiver is converted to the selected output sample rate by a Sample Rate Converter (SRC) implemented in system software. The SRC algorithm will introduce minor audio artifacts in the playthrough of the S/PDIF input stream.In external clock mode, the output sample rate and the A/D sample rate of the Power Mac G5 rate are locked to the sample rate of the S/PDIF input stream. In this mode, the input and output sample rates are synchronous and no SRC is required during playthrough of the S/PDIF input stream.The speaker output is mutually exclusive from the line out, headphones out and S/PDIF outputs. If the speaker output is selected, the line output, the headphones output, and the S/PDIF output are disabled. If any of the line output, the headphones output, or the S/PDIF output are selected, the speaker output is disabled.</p><p>For more detail on the audio, see <span class="content_text"><a href="../3Input-Output/Q78_innout.html#//apple_ref/doc/uid/TP40001481-CH207-TPXREF134">“Audio.”</a></span> </p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF125" title="Graphics Cards"></a><h2>Graphics Cards</h2><p>The single processor Power Mac G5 comes with an Nvidia GeForce FX 5200 Ultra graphics card installed. The supported graphics cards are shown below: <a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_151"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_152"></a></p><div class="tableholder"><table class="graybox" border = "0" cellspacing="0" cellpadding="5"><tr><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Graphics IC</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Video SDRAM</p></th><th scope="col" align="left" style="font-weight: bold" bgcolor="#CCCCCC"><p>Connectors</p></th></tr><tr><td  scope="row"><p>Nvidia GeForce FX 5200 Ultra</p></td><td ><p>64 MB DDR </p></td><td ><p>ADC and DVI</p></td></tr><tr><td  scope="row"><p>ATI Radeon 9600 XT (build-to-order)</p></td><td ><p>128 MB DDR </p></td><td ><p>ADC and DVI</p></td></tr><tr><td  scope="row"><p>ATI Radeon 9800 XT (build-to-order)</p></td><td ><p>256 MB DDR</p></td><td ><p>ADC and DVI</p></td></tr><tr><td  scope="row"><p>Nvidia GeForce 6800 GT DDL (build-to-order) </p></td><td ><p>256 MB DDR </p></td><td ><p>two dual link DVIs</p></td></tr><tr><td  scope="row"><p>Nvidia GeForce 6800 Ultra DDL (build-to-order)</p></td><td ><p>256 MB DDR </p></td><td ><p>two dual link DVIs</p></td></tr></table></div><p>The build-to-order ATI Radeon 9800 XT, Nvidia GeForce 6800 GT DDL, and Nvidia GeForce 6800 Ultra DDL cards occupy both the AGP slot and the adjacent PCI slot. For information on PCI expansion, refer to <span class="content_text"><a href="../4Expansion/Q78_expan.html#//apple_ref/doc/uid/TP40001481-CH208-TPXREF108">“PCI Expansion Slots.”</a></span></p><p>All graphics cards support dual displays in either extended desktop or video mirroring mode, and support digital resolutions up to 1920x1200 pixels and analog resolutions up to 1600x1200 pixels. The Nvidia GeForce 6800 graphics cards support resolutions up to 2560 by 1600 pixels.</p><p>The display memory on the AGP card is separate from the main memory. The display memory consists of 64 MB (or 128 MB and 256 MB build-to-order) of DDR devices configured to make a 128-bit data bus. The display memory cannot be expanded by the user. </p><p>For more information about the features of the graphics cards and the monitors they support, see <span class="content_text"><a href="../3Input-Output/Q78_innout.html#//apple_ref/doc/uid/TP40001481-CH207-TPXREF137">“Video Monitor Ports.”</a></span> </p><a name="//apple_ref/doc/uid/TP40001481-CH206-TPXREF133" title="System Management Unit"></a><h2>System Management Unit</h2><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_153"></a><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_154"></a><p>The single processor Power Mac G5 uses an advanced system management unit (SMU) to manage the thermal and wattage conditions, while keeping the acoustic noise to a minimum. </p><div class="notebox"><a name="//apple_ref/doc/uid/TP40001481-CH206-DontLinkElementID_15" title="Note"></a><p><strong>Note:</strong>&nbsp; There is a separate real time clock that has 56 bytes of battery backed up RAM.</p></div><p>The single processor Power Mac G5 system employs advanced thermal and wattage management to keep acoustic noise to a minimum.  The enclosure is divided into discrete zones, each with independently controlled fans bringing in cool air from the front of the enclosure, directing it over system components and exhausting it out the rear.  Temperature and power consumption are monitored by the operating system which communicates with the SMU, which in turn controls and monitors fan operation.  Note that if Mac OS X is not booted, thermal management must be provided by the alternate development operating system.</p><p>The SMU monitors the wattage from zero to 100 W. The fan speeds are increased proportionally, where 100 W operates the fans at highest speed.  The wattage calculation does not include the 25 V ADC power output. </p><p>The SMU controls the fans in the single processor Power Mac G5 and regulates the speeds to run each fan.   The SMU derives fan speed from sensors in each thermal zone. Some of these sensors are thermal while others monitor power/wattage used in a particular area. It is important to note that there are fixed limits to fan speed in those areas where power sensors are used.  At the upper limits, a fan could be fixed at a particular speed, based on power consumption, even though that zone continues to generate more heat.</p><p>If the SMU does not receive an update from the operating system within two minutes, it begins to ramp up the speed of the fans to full speed. </p>

        <br /><br /> 
        
        <div class="mini_nav_text" align="left">
        <span class="navButtons">
        <a href="../1Overview/Q78_overview.html">&lt; Previous Page</a><span style="margin-left: 8px"><a href="../3Input-Output/Q78_innout.html">Next Page &gt;</a></span>
        </span>
        <span id="showHideTOCLowerSpan">
        <a href="#" onclick="showHideTOC();"><img src="../../../../../Resources/Images/show_toc_icon.gif" width="15" height="14" border="0" style="margin-bottom: -2px;" alt="" /></a> <a href="#" onclick="showHideTOC();">Hide TOC</a>
        </span>
        </div>

        <br/><hr /><div align="center"><p class="content_text" lang="en" dir="ltr"> <!--#if expr="0=1" -->&#x00a9; 2003, 2004 Apple Computer, Inc. All Rights Reserved. &#40;<!--#endif -->Last updated: 2004-10-19<!--#if expr="0=1" -->&#041;<!--#endif --></p></div>

        
        <div class="hideOnPrint hideInXcode">
        <!-- start of footer -->
        	<table width="100%" border="0" cellpadding="0" cellspacing="0">
		<tr>
			<td><div style="width: 100%; height: 1px; background-color: #919699; margin-top: 5px; margin-bottom: 15px"></div></td>
		</tr>
		<tr>
			<td align="center"><br/>
				<table border="0" cellpadding="0" cellspacing="0" class="graybox">
					<tr>
						<th>Did this document help you?</th>
					</tr>
					<tr>
						<td>
						    <div style="margin-bottom: 8px"><a href="http://developer.apple.com/feedback/?v=1&url=/documentation/Hardware/Developer_Notes/Macintosh_CPUs-G5/PowerMacG5_SP/2Architecture/Q78_archi.html%3Fid%3DTP40001481-1.0&media=dvd" target=_new>Yes</a>:  Tell us what works for you.</div>
							<div style="margin-bottom: 8px"><a href="http://developer.apple.com/feedback/?v=2&url=/documentation/Hardware/Developer_Notes/Macintosh_CPUs-G5/PowerMacG5_SP/2Architecture/Q78_archi.html%3Fid%3DTP40001481-1.0&media=dvd" target=_new>It&#8217;s good, but:</a> Report typos, inaccuracies, and so forth.</div>
							<div><a href="http://developer.apple.com/feedback/?v=3&url=/documentation/Hardware/Developer_Notes/Macintosh_CPUs-G5/PowerMacG5_SP/2Architecture/Q78_archi.html%3Fid%3DTP40001481-1.0&media=dvd" target=_new>It wasn&#8217;t helpful</a>: Tell us what would have helped.</div>
						</td>
					</tr>
				</table>
			</td>
		</tr>
	</table>

        <!--#include virtual="/includes/framesetfooter" -->
        <!-- end of footer -->
        </div>
    </div>
</body>
</html>