// Seed: 2995456228
module module_0 (
    output wor id_0,
    output wor id_1,
    input supply1 id_2,
    output wand id_3,
    output tri module_0,
    input supply0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output tri1 id_8,
    input tri id_9,
    input tri1 id_10,
    output supply1 id_11,
    input wire id_12,
    input tri1 id_13
);
  wire id_15;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input wand id_7
);
  wire id_9;
  wire id_10;
  assign id_5 = id_1;
  static reg id_11, id_12;
  uwire id_13;
  id_14(
      id_1, 1, id_6, 1'b0, 1, 1
  );
  final $display;
  final begin
    if (id_13) id_11 <= 1;
  end
  wire id_15;
  supply1 id_16 = (1);
  module_0(
      id_5, id_5, id_0, id_3, id_6, id_2, id_7, id_3, id_5, id_2, id_2, id_5, id_7, id_4
  );
endmodule
