\hypertarget{autoconf_8h_source}{}\doxysection{autoconf.\+h}
\label{autoconf_8h_source}\index{C:/Users/bruno/Desktop/SETR/RealTime/assignment5SETR/ShareMem/build\_nrf52840dk\_nrf52840/zephyr/include/generated/autoconf.h@{C:/Users/bruno/Desktop/SETR/RealTime/assignment5SETR/ShareMem/build\_nrf52840dk\_nrf52840/zephyr/include/generated/autoconf.h}}
\mbox{\hyperlink{autoconf_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{preprocessor}{\#define CONFIG\_GPIO 1}}
\DoxyCodeLine{2 \textcolor{preprocessor}{\#define CONFIG\_NET\_CONFIG\_IEEE802154\_DEV\_NAME "{}"{}}}
\DoxyCodeLine{3 \textcolor{preprocessor}{\#define CONFIG\_ADC\_INIT\_PRIORITY 50}}
\DoxyCodeLine{4 \textcolor{preprocessor}{\#define CONFIG\_GPIO\_INIT\_PRIORITY 40}}
\DoxyCodeLine{5 \textcolor{preprocessor}{\#define CONFIG\_BOARD "{}nrf52840dk\_nrf52840"{}}}
\DoxyCodeLine{6 \textcolor{preprocessor}{\#define CONFIG\_SOC "{}nRF52840\_QIAA"{}}}
\DoxyCodeLine{7 \textcolor{preprocessor}{\#define CONFIG\_SOC\_SERIES "{}nrf52"{}}}
\DoxyCodeLine{8 \textcolor{preprocessor}{\#define CONFIG\_NUM\_IRQS 48}}
\DoxyCodeLine{9 \textcolor{preprocessor}{\#define CONFIG\_SYS\_CLOCK\_HW\_CYCLES\_PER\_SEC 32768}}
\DoxyCodeLine{10 \textcolor{preprocessor}{\#define CONFIG\_CLOCK\_CONTROL\_INIT\_PRIORITY 30}}
\DoxyCodeLine{11 \textcolor{preprocessor}{\#define CONFIG\_HEAP\_MEM\_POOL\_SIZE 256}}
\DoxyCodeLine{12 \textcolor{preprocessor}{\#define CONFIG\_ROM\_START\_OFFSET 0x0}}
\DoxyCodeLine{13 \textcolor{preprocessor}{\#define CONFIG\_PM 1}}
\DoxyCodeLine{14 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_HAS\_CUSTOM\_BUSY\_WAIT 1}}
\DoxyCodeLine{15 \textcolor{preprocessor}{\#define CONFIG\_CLOCK\_CONTROL 1}}
\DoxyCodeLine{16 \textcolor{preprocessor}{\#define CONFIG\_NRF\_RTC\_TIMER 1}}
\DoxyCodeLine{17 \textcolor{preprocessor}{\#define CONFIG\_SYS\_CLOCK\_TICKS\_PER\_SEC 32768}}
\DoxyCodeLine{18 \textcolor{preprocessor}{\#define CONFIG\_BUILD\_OUTPUT\_HEX 1}}
\DoxyCodeLine{19 \textcolor{preprocessor}{\#define CONFIG\_SERIAL\_INIT\_PRIORITY 55}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#define CONFIG\_FLASH\_SIZE 1024}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define CONFIG\_FLASH\_BASE\_ADDRESS 0x0}}
\DoxyCodeLine{22 \textcolor{preprocessor}{\#define CONFIG\_TEST\_EXTRA\_STACKSIZE 0}}
\DoxyCodeLine{23 \textcolor{preprocessor}{\#define CONFIG\_SERIAL 1}}
\DoxyCodeLine{24 \textcolor{preprocessor}{\#define CONFIG\_NUM\_METAIRQ\_PRIORITIES 0}}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#define CONFIG\_SYSTEM\_WORKQUEUE\_STACK\_SIZE 1024}}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#define CONFIG\_MAIN\_STACK\_SIZE 1024}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#define CONFIG\_WARN\_EXPERIMENTAL 1}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#define CONFIG\_PRIVILEGED\_STACK\_SIZE 1024}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#define CONFIG\_INIT\_ARCH\_HW\_AT\_BOOT 1}}
\DoxyCodeLine{30 \textcolor{preprocessor}{\#define CONFIG\_NORDIC\_QSPI\_NOR\_FLASH\_LAYOUT\_PAGE\_SIZE 4096}}
\DoxyCodeLine{31 \textcolor{preprocessor}{\#define CONFIG\_PM\_PARTITION\_SIZE\_PROVISION 0x1000}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define CONFIG\_PM\_PARTITION\_SIZE\_B0\_IMAGE 0x8000}}
\DoxyCodeLine{33 \textcolor{preprocessor}{\#define CONFIG\_SB\_VALIDATION\_INFO\_MAGIC 0x86518483}}
\DoxyCodeLine{34 \textcolor{preprocessor}{\#define CONFIG\_SB\_VALIDATION\_POINTER\_MAGIC 0x6919b47e}}
\DoxyCodeLine{35 \textcolor{preprocessor}{\#define CONFIG\_SB\_VALIDATION\_INFO\_CRYPTO\_ID 1}}
\DoxyCodeLine{36 \textcolor{preprocessor}{\#define CONFIG\_SB\_VALIDATION\_INFO\_VERSION 2}}
\DoxyCodeLine{37 \textcolor{preprocessor}{\#define CONFIG\_SB\_VALIDATION\_METADATA\_OFFSET 0}}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#define CONFIG\_SB\_VALIDATE\_FW\_SIGNATURE 1}}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#define CONFIG\_NRF\_CLOUD\_CLIENT\_ID\_SRC\_COMPILE\_TIME 1}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#define CONFIG\_NRF\_CLOUD\_CLIENT\_ID "{}my-\/client-\/id"{}}}
\DoxyCodeLine{41 \textcolor{preprocessor}{\#define CONFIG\_MPSL\_THREAD\_COOP\_PRIO 8}}
\DoxyCodeLine{42 \textcolor{preprocessor}{\#define CONFIG\_MPSL\_SIGNAL\_STACK\_SIZE 1024}}
\DoxyCodeLine{43 \textcolor{preprocessor}{\#define CONFIG\_MPSL\_TIMESLOT\_SESSION\_COUNT 0}}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#define CONFIG\_SRAM\_SIZE 256}}
\DoxyCodeLine{45 \textcolor{preprocessor}{\#define CONFIG\_SRAM\_BASE\_ADDRESS 0x20000000}}
\DoxyCodeLine{46 \textcolor{preprocessor}{\#define CONFIG\_PM\_EXTERNAL\_FLASH\_BASE 0x0}}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#define CONFIG\_PM\_SRAM\_BASE 0x20000000}}
\DoxyCodeLine{48 \textcolor{preprocessor}{\#define CONFIG\_PM\_SRAM\_SIZE 0x40000}}
\DoxyCodeLine{49 \textcolor{preprocessor}{\#define CONFIG\_NRF\_ACL\_FLASH\_REGION\_SIZE 0x1000}}
\DoxyCodeLine{50 \textcolor{preprocessor}{\#define CONFIG\_FPROTECT\_BLOCK\_SIZE 0x1000}}
\DoxyCodeLine{51 \textcolor{preprocessor}{\#define CONFIG\_RESET\_ON\_FATAL\_ERROR 1}}
\DoxyCodeLine{52 \textcolor{preprocessor}{\#define CONFIG\_HW\_UNIQUE\_KEY\_PARTITION\_SIZE 0x1000}}
\DoxyCodeLine{53 \textcolor{preprocessor}{\#define CONFIG\_HW\_CC3XX 1}}
\DoxyCodeLine{54 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_NRF\_MODULE 1}}
\DoxyCodeLine{55 \textcolor{preprocessor}{\#define CONFIG\_BOOT\_SIGNATURE\_KEY\_FILE "{}"{}}}
\DoxyCodeLine{56 \textcolor{preprocessor}{\#define CONFIG\_DT\_FLASH\_WRITE\_BLOCK\_SIZE 4}}
\DoxyCodeLine{57 \textcolor{preprocessor}{\#define CONFIG\_MCUBOOT\_USB\_SUPPORT 1}}
\DoxyCodeLine{58 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_MCUBOOT\_MODULE 1}}
\DoxyCodeLine{59 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_MBEDTLS\_MODULE 1}}
\DoxyCodeLine{60 \textcolor{preprocessor}{\#define CONFIG\_MBEDTLS\_BUILTIN 1}}
\DoxyCodeLine{61 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_TRUSTED\_FIRMWARE\_M\_MODULE 1}}
\DoxyCodeLine{62 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_CJSON\_MODULE 1}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_CDDL\_GEN\_MODULE 1}}
\DoxyCodeLine{64 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_MEMFAULT\_FIRMWARE\_SDK\_MODULE 1}}
\DoxyCodeLine{65 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_CANOPENNODE\_MODULE 1}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_HAL\_NORDIC\_MODULE 1}}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define CONFIG\_HAS\_NORDIC\_DRIVERS 1}}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define CONFIG\_HAS\_NRFX 1}}
\DoxyCodeLine{69 \textcolor{preprocessor}{\#define CONFIG\_NRFX\_CLOCK 1}}
\DoxyCodeLine{70 \textcolor{preprocessor}{\#define CONFIG\_NRFX\_CLOCK\_LFXO\_TWO\_STAGE\_ENABLED 1}}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define CONFIG\_NRFX\_GPIOTE 1}}
\DoxyCodeLine{72 \textcolor{preprocessor}{\#define CONFIG\_NRFX\_GPIOTE\_NUM\_OF\_EVT\_HANDLERS 1}}
\DoxyCodeLine{73 \textcolor{preprocessor}{\#define CONFIG\_NRFX\_PPI 1}}
\DoxyCodeLine{74 \textcolor{preprocessor}{\#define CONFIG\_NRFX\_PWM 1}}
\DoxyCodeLine{75 \textcolor{preprocessor}{\#define CONFIG\_NRFX\_PWM0 1}}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_LORAMAC\_NODE\_MODULE 1}}
\DoxyCodeLine{77 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_LZ4\_MODULE 1}}
\DoxyCodeLine{78 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_NANOPB\_MODULE 1}}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_TRACERECORDER\_MODULE 1}}
\DoxyCodeLine{80 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_ZSCILIB\_MODULE 1}}
\DoxyCodeLine{81 \textcolor{preprocessor}{\#define CONFIG\_NRF\_MODEM\_SHMEM\_CTRL\_SIZE 0x4e8}}
\DoxyCodeLine{82 \textcolor{preprocessor}{\#define CONFIG\_NRFXLIB\_CRYPTO 1}}
\DoxyCodeLine{83 \textcolor{preprocessor}{\#define CONFIG\_CRYPTOCELL\_CC310\_USABLE 1}}
\DoxyCodeLine{84 \textcolor{preprocessor}{\#define CONFIG\_CRYPTOCELL\_USABLE 1}}
\DoxyCodeLine{85 \textcolor{preprocessor}{\#define CONFIG\_NRF\_CC3XX\_PLATFORM 1}}
\DoxyCodeLine{86 \textcolor{preprocessor}{\#define CONFIG\_CC3XX\_MUTEX\_LOCK 1}}
\DoxyCodeLine{87 \textcolor{preprocessor}{\#define CONFIG\_NRF\_802154\_SOURCE\_NRFXLIB 1}}
\DoxyCodeLine{88 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_NRFXLIB\_MODULE 1}}
\DoxyCodeLine{89 \textcolor{preprocessor}{\#define CONFIG\_ZEPHYR\_CONNECTEDHOMEIP\_MODULE 1}}
\DoxyCodeLine{90 \textcolor{preprocessor}{\#define CONFIG\_HAS\_CMSIS\_CORE 1}}
\DoxyCodeLine{91 \textcolor{preprocessor}{\#define CONFIG\_HAS\_CMSIS\_CORE\_M 1}}
\DoxyCodeLine{92 \textcolor{preprocessor}{\#define CONFIG\_BOARD\_NRF52840DK\_NRF52840 1}}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#define CONFIG\_BOARD\_ENABLE\_DCDC 1}}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#define CONFIG\_BOARD\_ENABLE\_DCDC\_HV 1}}
\DoxyCodeLine{95 \textcolor{preprocessor}{\#define CONFIG\_SOC\_SERIES\_NRF52X 1}}
\DoxyCodeLine{96 \textcolor{preprocessor}{\#define CONFIG\_CPU\_HAS\_ARM\_MPU 1}}
\DoxyCodeLine{97 \textcolor{preprocessor}{\#define CONFIG\_HAS\_SWO 1}}
\DoxyCodeLine{98 \textcolor{preprocessor}{\#define CONFIG\_SOC\_FAMILY "{}nordic\_nrf"{}}}
\DoxyCodeLine{99 \textcolor{preprocessor}{\#define CONFIG\_SOC\_FAMILY\_NRF 1}}
\DoxyCodeLine{100 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_ACL 1}}
\DoxyCodeLine{101 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_CC310 1}}
\DoxyCodeLine{102 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_CCM 1}}
\DoxyCodeLine{103 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_CCM\_LFLEN\_8BIT 1}}
\DoxyCodeLine{104 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_CLOCK 1}}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_COMP 1}}
\DoxyCodeLine{106 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_ECB 1}}
\DoxyCodeLine{107 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_EGU0 1}}
\DoxyCodeLine{108 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_EGU1 1}}
\DoxyCodeLine{109 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_EGU2 1}}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_EGU3 1}}
\DoxyCodeLine{111 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_EGU4 1}}
\DoxyCodeLine{112 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_EGU5 1}}
\DoxyCodeLine{113 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_GPIO0 1}}
\DoxyCodeLine{114 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_GPIO1 1}}
\DoxyCodeLine{115 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_GPIOTE 1}}
\DoxyCodeLine{116 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_I2S 1}}
\DoxyCodeLine{117 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_LPCOMP 1}}
\DoxyCodeLine{118 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_MWU 1}}
\DoxyCodeLine{119 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_NFCT 1}}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_NVMC\_PE 1}}
\DoxyCodeLine{121 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_PDM 1}}
\DoxyCodeLine{122 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_POWER 1}}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_PPI 1}}
\DoxyCodeLine{124 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_PWM0 1}}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_PWM1 1}}
\DoxyCodeLine{126 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_PWM2 1}}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_PWM3 1}}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_QDEC 1}}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_QSPI 1}}
\DoxyCodeLine{130 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_RADIO\_BLE\_2M 1}}
\DoxyCodeLine{131 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_RADIO\_TX\_PWR\_HIGH 1}}
\DoxyCodeLine{132 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_RADIO\_BLE\_CODED 1}}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_RADIO\_IEEE802154 1}}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_RNG 1}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_RTC0 1}}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_RTC1 1}}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_RTC2 1}}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SAADC 1}}
\DoxyCodeLine{139 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SPI0 1}}
\DoxyCodeLine{140 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SPI1 1}}
\DoxyCodeLine{141 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SPI2 1}}
\DoxyCodeLine{142 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SPIM0 1}}
\DoxyCodeLine{143 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SPIM1 1}}
\DoxyCodeLine{144 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SPIM2 1}}
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SPIM3 1}}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SPIS0 1}}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SPIS1 1}}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SPIS2 1}}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SWI0 1}}
\DoxyCodeLine{150 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SWI1 1}}
\DoxyCodeLine{151 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SWI2 1}}
\DoxyCodeLine{152 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SWI3 1}}
\DoxyCodeLine{153 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SWI4 1}}
\DoxyCodeLine{154 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_SWI5 1}}
\DoxyCodeLine{155 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_TEMP 1}}
\DoxyCodeLine{156 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_TIMER0 1}}
\DoxyCodeLine{157 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_TIMER1 1}}
\DoxyCodeLine{158 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_TIMER2 1}}
\DoxyCodeLine{159 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_TIMER3 1}}
\DoxyCodeLine{160 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_TIMER4 1}}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_TWI0 1}}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_TWI1 1}}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_TWIM0 1}}
\DoxyCodeLine{164 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_TWIM1 1}}
\DoxyCodeLine{165 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_TWIS0 1}}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_TWIS1 1}}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_UART0 1}}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_UARTE0 1}}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_UARTE1 1}}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_USBD 1}}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define CONFIG\_HAS\_HW\_NRF\_WDT 1}}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define CONFIG\_NRF\_HW\_RTC1\_RESERVED 1}}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#define CONFIG\_SOC\_NRF52840 1}}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define CONFIG\_SOC\_NRF52840\_QIAA 1}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define CONFIG\_SOC\_DCDC\_NRF52X 1}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define CONFIG\_SOC\_DCDC\_NRF52X\_HV 1}}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define CONFIG\_GPIO\_AS\_PINRESET 1}}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define CONFIG\_NRF\_ENABLE\_ICACHE 1}}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define CONFIG\_NRF\_APPROTECT\_USE\_UICR 1}}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define CONFIG\_SOC\_COMPATIBLE\_NRF 1}}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#define CONFIG\_SOC\_COMPATIBLE\_NRF52X 1}}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#define CONFIG\_ARCH "{}arm"{}}}
\DoxyCodeLine{183 \textcolor{preprocessor}{\#define CONFIG\_CPU\_CORTEX 1}}
\DoxyCodeLine{184 \textcolor{preprocessor}{\#define CONFIG\_CPU\_CORTEX\_M 1}}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#define CONFIG\_ISA\_THUMB2 1}}
\DoxyCodeLine{186 \textcolor{preprocessor}{\#define CONFIG\_ASSEMBLER\_ISA\_THUMB2 1}}
\DoxyCodeLine{187 \textcolor{preprocessor}{\#define CONFIG\_COMPILER\_ISA\_THUMB2 1}}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define CONFIG\_STACK\_ALIGN\_DOUBLE\_WORD 1}}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define CONFIG\_PLATFORM\_SPECIFIC\_INIT 1}}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define CONFIG\_FAULT\_DUMP 2}}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define CONFIG\_ARM\_STACK\_PROTECTION 1}}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#define CONFIG\_FP16 1}}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#define CONFIG\_FP16\_IEEE 1}}
\DoxyCodeLine{194 \textcolor{preprocessor}{\#define CONFIG\_CPU\_CORTEX\_M4 1}}
\DoxyCodeLine{195 \textcolor{preprocessor}{\#define CONFIG\_CPU\_CORTEX\_M\_HAS\_SYSTICK 1}}
\DoxyCodeLine{196 \textcolor{preprocessor}{\#define CONFIG\_CPU\_CORTEX\_M\_HAS\_DWT 1}}
\DoxyCodeLine{197 \textcolor{preprocessor}{\#define CONFIG\_CPU\_CORTEX\_M\_HAS\_BASEPRI 1}}
\DoxyCodeLine{198 \textcolor{preprocessor}{\#define CONFIG\_CPU\_CORTEX\_M\_HAS\_VTOR 1}}
\DoxyCodeLine{199 \textcolor{preprocessor}{\#define CONFIG\_CPU\_CORTEX\_M\_HAS\_PROGRAMMABLE\_FAULT\_PRIOS 1}}
\DoxyCodeLine{200 \textcolor{preprocessor}{\#define CONFIG\_ARMV7\_M\_ARMV8\_M\_MAINLINE 1}}
\DoxyCodeLine{201 \textcolor{preprocessor}{\#define CONFIG\_ARMV7\_M\_ARMV8\_M\_FP 1}}
\DoxyCodeLine{202 \textcolor{preprocessor}{\#define CONFIG\_GEN\_ISR\_TABLES 1}}
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define CONFIG\_CORTEX\_M\_DWT 1}}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define CONFIG\_NULL\_POINTER\_EXCEPTION\_DETECTION\_NONE 1}}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#define CONFIG\_GEN\_IRQ\_VECTOR\_TABLE 1}}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#define CONFIG\_ARM\_MPU 1}}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define CONFIG\_ARM\_MPU\_REGION\_MIN\_ALIGN\_AND\_SIZE 32}}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#define CONFIG\_MPU\_STACK\_GUARD 1}}
\DoxyCodeLine{209 \textcolor{preprocessor}{\#define CONFIG\_CUSTOM\_SECTION\_MIN\_ALIGN\_SIZE 32}}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#define CONFIG\_ARM 1}}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_IS\_SET 1}}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#define CONFIG\_HW\_STACK\_PROTECTION 1}}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define CONFIG\_KOBJECT\_TEXT\_AREA 256}}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define CONFIG\_KOBJECT\_DATA\_AREA\_RESERVE\_EXTRA\_PERCENT 100}}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define CONFIG\_KOBJECT\_RODATA\_AREA\_EXTRA\_BYTES 16}}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define CONFIG\_GEN\_PRIV\_STACKS 1}}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define CONFIG\_GEN\_SW\_ISR\_TABLE 1}}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_SW\_ISR\_TABLE\_ALIGN 0}}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define CONFIG\_GEN\_IRQ\_START\_VECTOR 0}}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_HAS\_SINGLE\_THREAD\_SUPPORT 1}}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_HAS\_TIMING\_FUNCTIONS 1}}
\DoxyCodeLine{222 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_HAS\_STACK\_PROTECTION 1}}
\DoxyCodeLine{223 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_HAS\_USERSPACE 1}}
\DoxyCodeLine{224 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_HAS\_EXECUTABLE\_PAGE\_BIT 1}}
\DoxyCodeLine{225 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_HAS\_RAMFUNC\_SUPPORT 1}}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_HAS\_NESTED\_EXCEPTION\_DETECTION 1}}
\DoxyCodeLine{227 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_SUPPORTS\_COREDUMP 1}}
\DoxyCodeLine{228 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_SUPPORTS\_ARCH\_HW\_INIT 1}}
\DoxyCodeLine{229 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_HAS\_EXTRA\_EXCEPTION\_INFO 1}}
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_HAS\_THREAD\_LOCAL\_STORAGE 1}}
\DoxyCodeLine{231 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_HAS\_THREAD\_ABORT 1}}
\DoxyCodeLine{232 \textcolor{preprocessor}{\#define CONFIG\_CPU\_HAS\_FPU 1}}
\DoxyCodeLine{233 \textcolor{preprocessor}{\#define CONFIG\_CPU\_HAS\_MPU 1}}
\DoxyCodeLine{234 \textcolor{preprocessor}{\#define CONFIG\_MPU 1}}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#define CONFIG\_MPU\_REQUIRES\_POWER\_OF\_TWO\_ALIGNMENT 1}}
\DoxyCodeLine{236 \textcolor{preprocessor}{\#define CONFIG\_SRAM\_REGION\_PERMISSIONS 1}}
\DoxyCodeLine{237 \textcolor{preprocessor}{\#define CONFIG\_TOOLCHAIN\_HAS\_BUILTIN\_FFS 1}}
\DoxyCodeLine{238 \textcolor{preprocessor}{\#define CONFIG\_MULTITHREADING 1}}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define CONFIG\_NUM\_COOP\_PRIORITIES 16}}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define CONFIG\_NUM\_PREEMPT\_PRIORITIES 15}}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define CONFIG\_MAIN\_THREAD\_PRIORITY 0}}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define CONFIG\_COOP\_ENABLED 1}}
\DoxyCodeLine{243 \textcolor{preprocessor}{\#define CONFIG\_PREEMPT\_ENABLED 1}}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define CONFIG\_PRIORITY\_CEILING -\/127}}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define CONFIG\_IDLE\_STACK\_SIZE 320}}
\DoxyCodeLine{246 \textcolor{preprocessor}{\#define CONFIG\_ISR\_STACK\_SIZE 2048}}
\DoxyCodeLine{247 \textcolor{preprocessor}{\#define CONFIG\_THREAD\_STACK\_INFO 1}}
\DoxyCodeLine{248 \textcolor{preprocessor}{\#define CONFIG\_ERRNO 1}}
\DoxyCodeLine{249 \textcolor{preprocessor}{\#define CONFIG\_SCHED\_DUMB 1}}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define CONFIG\_WAITQ\_DUMB 1}}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#define CONFIG\_BOOT\_BANNER 1}}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define CONFIG\_BOOT\_DELAY 0}}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define CONFIG\_SYSTEM\_WORKQUEUE\_PRIORITY -\/1}}
\DoxyCodeLine{254 \textcolor{preprocessor}{\#define CONFIG\_ATOMIC\_OPERATIONS\_BUILTIN 1}}
\DoxyCodeLine{255 \textcolor{preprocessor}{\#define CONFIG\_TIMESLICING 1}}
\DoxyCodeLine{256 \textcolor{preprocessor}{\#define CONFIG\_TIMESLICE\_SIZE 0}}
\DoxyCodeLine{257 \textcolor{preprocessor}{\#define CONFIG\_TIMESLICE\_PRIORITY 0}}
\DoxyCodeLine{258 \textcolor{preprocessor}{\#define CONFIG\_POLL 1}}
\DoxyCodeLine{259 \textcolor{preprocessor}{\#define CONFIG\_NUM\_MBOX\_ASYNC\_MSGS 10}}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#define CONFIG\_NUM\_PIPE\_ASYNC\_MSGS 10}}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#define CONFIG\_KERNEL\_MEM\_POOL 1}}
\DoxyCodeLine{262 \textcolor{preprocessor}{\#define CONFIG\_ARCH\_HAS\_CUSTOM\_SWAP\_TO\_MAIN 1}}
\DoxyCodeLine{263 \textcolor{preprocessor}{\#define CONFIG\_SWAP\_NONATOMIC 1}}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define CONFIG\_SYS\_CLOCK\_EXISTS 1}}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define CONFIG\_TIMEOUT\_64BIT 1}}
\DoxyCodeLine{266 \textcolor{preprocessor}{\#define CONFIG\_XIP 1}}
\DoxyCodeLine{267 \textcolor{preprocessor}{\#define CONFIG\_KERNEL\_INIT\_PRIORITY\_OBJECTS 30}}
\DoxyCodeLine{268 \textcolor{preprocessor}{\#define CONFIG\_KERNEL\_INIT\_PRIORITY\_DEFAULT 40}}
\DoxyCodeLine{269 \textcolor{preprocessor}{\#define CONFIG\_KERNEL\_INIT\_PRIORITY\_DEVICE 50}}
\DoxyCodeLine{270 \textcolor{preprocessor}{\#define CONFIG\_APPLICATION\_INIT\_PRIORITY 90}}
\DoxyCodeLine{271 \textcolor{preprocessor}{\#define CONFIG\_MP\_NUM\_CPUS 1}}
\DoxyCodeLine{272 \textcolor{preprocessor}{\#define CONFIG\_TICKLESS\_KERNEL 1}}
\DoxyCodeLine{273 \textcolor{preprocessor}{\#define CONFIG\_HAS\_DTS 1}}
\DoxyCodeLine{274 \textcolor{preprocessor}{\#define CONFIG\_HAS\_DTS\_GPIO 1}}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define CONFIG\_CONSOLE 1}}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define CONFIG\_CONSOLE\_INPUT\_MAX\_LINE\_LEN 128}}
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define CONFIG\_CONSOLE\_HAS\_DRIVER 1}}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#define CONFIG\_CONSOLE\_INIT\_PRIORITY 60}}
\DoxyCodeLine{279 \textcolor{preprocessor}{\#define CONFIG\_UART\_CONSOLE 1}}
\DoxyCodeLine{280 \textcolor{preprocessor}{\#define CONFIG\_UART\_CONSOLE\_INPUT\_EXPIRED 1}}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#define CONFIG\_UART\_CONSOLE\_INPUT\_EXPIRED\_TIMEOUT 15000}}
\DoxyCodeLine{282 \textcolor{preprocessor}{\#define CONFIG\_HAS\_SEGGER\_RTT 1}}
\DoxyCodeLine{283 \textcolor{preprocessor}{\#define CONFIG\_SERIAL\_HAS\_DRIVER 1}}
\DoxyCodeLine{284 \textcolor{preprocessor}{\#define CONFIG\_SERIAL\_SUPPORT\_ASYNC 1}}
\DoxyCodeLine{285 \textcolor{preprocessor}{\#define CONFIG\_SERIAL\_SUPPORT\_INTERRUPT 1}}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#define CONFIG\_UART\_USE\_RUNTIME\_CONFIGURE 1}}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define CONFIG\_UART\_NRFX 1}}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define CONFIG\_UART\_0\_NRF\_UARTE 1}}
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define CONFIG\_UART\_0\_ENHANCED\_POLL\_OUT 1}}
\DoxyCodeLine{290 \textcolor{preprocessor}{\#define CONFIG\_UART\_0\_NRF\_TX\_BUFFER\_SIZE 32}}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define CONFIG\_UART\_1\_NRF\_UARTE 1}}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define CONFIG\_UART\_1\_ENHANCED\_POLL\_OUT 1}}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#define CONFIG\_UART\_ENHANCED\_POLL\_OUT 1}}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#define CONFIG\_NRF\_UARTE\_PERIPHERAL 1}}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define CONFIG\_SYSTEM\_CLOCK\_INIT\_PRIORITY 0}}
\DoxyCodeLine{296 \textcolor{preprocessor}{\#define CONFIG\_TICKLESS\_CAPABLE 1}}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define CONFIG\_NRF\_RTC\_TIMER\_USER\_CHAN\_COUNT 0}}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define CONFIG\_SYSTEM\_CLOCK\_WAIT\_FOR\_STABILITY 1}}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define CONFIG\_RISCV\_MACHINE\_TIMER\_SYSTEM\_CLOCK\_DIVIDER 0}}
\DoxyCodeLine{300 \textcolor{preprocessor}{\#define CONFIG\_GPIO\_NRFX 1}}
\DoxyCodeLine{301 \textcolor{preprocessor}{\#define CONFIG\_PWM 1}}
\DoxyCodeLine{302 \textcolor{preprocessor}{\#define CONFIG\_PWM\_NRFX 1}}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#define CONFIG\_ADC 1}}
\DoxyCodeLine{304 \textcolor{preprocessor}{\#define CONFIG\_ADC\_CONFIGURABLE\_INPUTS 1}}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define CONFIG\_ADC\_ASYNC 1}}
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define CONFIG\_ADC\_NRFX\_SAADC 1}}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define CONFIG\_CLOCK\_CONTROL\_NRF 1}}
\DoxyCodeLine{308 \textcolor{preprocessor}{\#define CONFIG\_CLOCK\_CONTROL\_NRF\_K32SRC\_XTAL 1}}
\DoxyCodeLine{309 \textcolor{preprocessor}{\#define CONFIG\_CLOCK\_CONTROL\_NRF\_K32SRC\_50PPM 1}}
\DoxyCodeLine{310 \textcolor{preprocessor}{\#define CONFIG\_CLOCK\_CONTROL\_NRF\_ACCURACY 50}}
\DoxyCodeLine{311 \textcolor{preprocessor}{\#define CONFIG\_SUPPORT\_MINIMAL\_LIBC 1}}
\DoxyCodeLine{312 \textcolor{preprocessor}{\#define CONFIG\_MINIMAL\_LIBC 1}}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#define CONFIG\_HAS\_NEWLIB\_LIBC\_NANO 1}}
\DoxyCodeLine{314 \textcolor{preprocessor}{\#define CONFIG\_MINIMAL\_LIBC\_MALLOC 1}}
\DoxyCodeLine{315 \textcolor{preprocessor}{\#define CONFIG\_MINIMAL\_LIBC\_MALLOC\_ARENA\_SIZE 0}}
\DoxyCodeLine{316 \textcolor{preprocessor}{\#define CONFIG\_MINIMAL\_LIBC\_CALLOC 1}}
\DoxyCodeLine{317 \textcolor{preprocessor}{\#define CONFIG\_MINIMAL\_LIBC\_REALLOCARRAY 1}}
\DoxyCodeLine{318 \textcolor{preprocessor}{\#define CONFIG\_MINIMAL\_LIBC\_OPTIMIZE\_STRING\_FOR\_SIZE 1}}
\DoxyCodeLine{319 \textcolor{preprocessor}{\#define CONFIG\_STDOUT\_CONSOLE 1}}
\DoxyCodeLine{320 \textcolor{preprocessor}{\#define CONFIG\_SYS\_HEAP\_ALLOC\_LOOPS 3}}
\DoxyCodeLine{321 \textcolor{preprocessor}{\#define CONFIG\_SYS\_HEAP\_SMALL\_ONLY 1}}
\DoxyCodeLine{322 \textcolor{preprocessor}{\#define CONFIG\_REBOOT 1}}
\DoxyCodeLine{323 \textcolor{preprocessor}{\#define CONFIG\_CBPRINTF\_COMPLETE 1}}
\DoxyCodeLine{324 \textcolor{preprocessor}{\#define CONFIG\_CBPRINTF\_FULL\_INTEGRAL 1}}
\DoxyCodeLine{325 \textcolor{preprocessor}{\#define CONFIG\_CBPRINTF\_N\_SPECIFIER 1}}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define CONFIG\_POSIX\_MAX\_FDS 4}}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define CONFIG\_MAX\_TIMER\_COUNT 5}}
\DoxyCodeLine{328 \textcolor{preprocessor}{\#define CONFIG\_PRINTK 1}}
\DoxyCodeLine{329 \textcolor{preprocessor}{\#define CONFIG\_EARLY\_CONSOLE 1}}
\DoxyCodeLine{330 \textcolor{preprocessor}{\#define CONFIG\_ASSERT 1}}
\DoxyCodeLine{331 \textcolor{preprocessor}{\#define CONFIG\_ASSERT\_LEVEL 2}}
\DoxyCodeLine{332 \textcolor{preprocessor}{\#define CONFIG\_SPIN\_VALIDATE 1}}
\DoxyCodeLine{333 \textcolor{preprocessor}{\#define CONFIG\_ASSERT\_VERBOSE 1}}
\DoxyCodeLine{334 \textcolor{preprocessor}{\#define CONFIG\_PM\_POLICY\_RESIDENCY 1}}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define CONFIG\_TEST\_LOGGING\_FLUSH\_AFTER\_TEST 1}}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define CONFIG\_TIMING\_FUNCTIONS 1}}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define CONFIG\_TOOLCHAIN\_GNUARMEMB 1}}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define CONFIG\_LINKER\_ORPHAN\_SECTION\_WARN 1}}
\DoxyCodeLine{339 \textcolor{preprocessor}{\#define CONFIG\_HAS\_FLASH\_LOAD\_OFFSET 1}}
\DoxyCodeLine{340 \textcolor{preprocessor}{\#define CONFIG\_FLASH\_LOAD\_OFFSET 0x0}}
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define CONFIG\_FLASH\_LOAD\_SIZE 0x0}}
\DoxyCodeLine{342 \textcolor{preprocessor}{\#define CONFIG\_LD\_LINKER\_SCRIPT\_SUPPORTED 1}}
\DoxyCodeLine{343 \textcolor{preprocessor}{\#define CONFIG\_LD\_LINKER\_TEMPLATE 1}}
\DoxyCodeLine{344 \textcolor{preprocessor}{\#define CONFIG\_KERNEL\_ENTRY "{}\_\_start"{}}}
\DoxyCodeLine{345 \textcolor{preprocessor}{\#define CONFIG\_LINKER\_SORT\_BY\_ALIGNMENT 1}}
\DoxyCodeLine{346 \textcolor{preprocessor}{\#define CONFIG\_SRAM\_OFFSET 0x0}}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#define CONFIG\_LINKER\_GENERIC\_SECTIONS\_PRESENT\_AT\_BOOT 1}}
\DoxyCodeLine{348 \textcolor{preprocessor}{\#define CONFIG\_SIZE\_OPTIMIZATIONS 1}}
\DoxyCodeLine{349 \textcolor{preprocessor}{\#define CONFIG\_COMPILER\_COLOR\_DIAGNOSTICS 1}}
\DoxyCodeLine{350 \textcolor{preprocessor}{\#define CONFIG\_COMPILER\_OPT "{}"{}}}
\DoxyCodeLine{351 \textcolor{preprocessor}{\#define CONFIG\_RUNTIME\_ERROR\_CHECKS 1}}
\DoxyCodeLine{352 \textcolor{preprocessor}{\#define CONFIG\_KERNEL\_BIN\_NAME "{}zephyr"{}}}
\DoxyCodeLine{353 \textcolor{preprocessor}{\#define CONFIG\_OUTPUT\_STAT 1}}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define CONFIG\_OUTPUT\_DISASSEMBLY 1}}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define CONFIG\_OUTPUT\_PRINT\_MEMORY\_USAGE 1}}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define CONFIG\_BUILD\_OUTPUT\_BIN 1}}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define CONFIG\_COMPAT\_INCLUDES 1}}

\end{DoxyCode}
