Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Nov 23 20:57:53 2025
| Host         : Vincent_TB14 running 64-bit major release  (build 9200)
| Command      : report_drc -file audio_system_wrapper_drc_routed.rpt -pb audio_system_wrapper_drc_routed.pb -rpx audio_system_wrapper_drc_routed.rpx
| Design       : audio_system_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 129
+-----------+----------+----------------------------+--------+
| Rule      | Severity | Description                | Checks |
+-----------+----------+----------------------------+--------+
| CHECK-3   | Warning  | Report rule limit reached  | 1      |
| DPIP-1    | Warning  | Input pipelining           | 16     |
| DPOP-2    | Warning  | MREG Output pipelining     | 36     |
| PDCN-1569 | Warning  | LUT equation term check    | 3      |
| PDRC-134  | Warning  | SLICE_PairEqSame_B6B5_WARN | 9      |
| PDRC-136  | Warning  | SLICE_PairEqSame_C6C5_WARN | 19     |
| PDRC-138  | Warning  | SLICE_PairEqSame_D6D5_WARN | 21     |
| PDRC-144  | Warning  | SLICE_PairEqSame_C6C5_WARN | 2      |
| PDRC-146  | Warning  | SLICE_PairEqSame_D6D5_WARN | 1      |
| REQP-1839 | Warning  | RAMB36 async control check | 20     |
| RTSTAT-10 | Warning  | No routable loads          | 1      |
+-----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/mul_16s_15s_31_1_1_U82/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/mul_16s_15s_31_1_1_U82/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/mul_16s_15s_31_1_1_U85/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/mul_16s_15s_31_1_1_U85/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U92/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U92/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U95/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U95/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/mul_16s_15s_31_1_1_U100/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/mul_16s_15s_31_1_1_U100/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/mul_16s_15s_31_1_1_U103/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/mul_16s_15s_31_1_1_U103/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U108/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U108/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U111/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U111/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/mul_16s_15s_31_1_1_U116/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/mul_16s_15s_31_1_1_U116/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/mul_16s_15s_31_1_1_U119/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/mul_16s_15s_31_1_1_U119/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U124/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U124/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U127/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U127/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/mul_16s_15s_31_1_1_U132/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/mul_16s_15s_31_1_1_U132/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/mul_16s_15s_31_1_1_U135/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/mul_16s_15s_31_1_1_U135/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U140/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U140/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U143/tmp_product input audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U143/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/mul_16s_15s_31_1_1_U82/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/mul_16s_15s_31_1_1_U82/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/mul_16s_15s_31_1_1_U84/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/mul_16s_15s_31_1_1_U84/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/mul_16s_15s_31_1_1_U85/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/mul_16s_15s_31_1_1_U85/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/real2_reg_954_reg multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/real2_reg_954_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U92/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U92/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U94/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U94/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U95/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/mul_16s_15s_31_1_1_U95/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/real2_reg_963_reg multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStageKernelS2S_U0/real2_reg_963_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/mul_16s_15s_31_1_1_U100/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/mul_16s_15s_31_1_1_U100/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/mul_16s_15s_31_1_1_U102/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/mul_16s_15s_31_1_1_U102/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/mul_16s_15s_31_1_1_U103/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/mul_16s_15s_31_1_1_U103/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/real2_reg_971_reg multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStageKernelS2S_1_U0/real2_reg_971_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U108/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U108/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U110/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U110/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U111/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/mul_16s_15s_31_1_1_U111/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/real2_reg_973_reg multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStageKernelS2S_2_U0/real2_reg_973_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/mul_16s_15s_31_1_1_U116/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/mul_16s_15s_31_1_1_U116/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/mul_16s_15s_31_1_1_U118/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/mul_16s_15s_31_1_1_U118/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/mul_16s_15s_31_1_1_U119/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/mul_16s_15s_31_1_1_U119/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/real2_reg_973_reg multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStageKernelS2S_3_U0/real2_reg_973_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U124/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U124/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U126/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U126/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U127/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/mul_16s_15s_31_1_1_U127/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/real2_reg_971_reg multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStageKernelS2S_4_U0/real2_reg_971_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/mul_16s_15s_31_1_1_U132/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/mul_16s_15s_31_1_1_U132/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/mul_16s_15s_31_1_1_U134/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/mul_16s_15s_31_1_1_U134/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/mul_16s_15s_31_1_1_U135/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/mul_16s_15s_31_1_1_U135/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/real2_reg_973_reg multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStageKernelS2S_5_U0/real2_reg_973_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U140/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U140/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U142/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U142/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U143/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/mul_16s_15s_31_1_1_U143/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/real2_reg_971_reg multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStageKernelS2S_6_U0/real2_reg_971_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStageKernelS2S_7_U0/mul_16s_15s_31_1_1_U148/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStageKernelS2S_7_U0/mul_16s_15s_31_1_1_U148/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStageKernelS2S_7_U0/mul_16s_15s_31_1_1_U150/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStageKernelS2S_7_U0/mul_16s_15s_31_1_1_U150/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStageKernelS2S_7_U0/mul_16s_15s_31_1_1_U151/tmp_product multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStageKernelS2S_7_U0/mul_16s_15s_31_1_1_U151/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStageKernelS2S_7_U0/real2_reg_795_reg multiplier stage audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStage_U0/fftStage_1_U0/fftStage_2_U0/fftStage_3_U0/fftStage_4_U0/fftStage_5_U0/fftStage_6_U0/fftStage_7_U0/fftStageKernelS2S_7_U0/real2_reg_795_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDRC-134#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X44Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X45Y45 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#3 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X47Y72 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#4 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X51Y116 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#5 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X51Y61 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#6 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X51Y84 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#7 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X65Y89 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#8 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X67Y86 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#9 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X85Y98 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X3Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X43Y58 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#3 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X43Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#4 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X44Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#5 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X45Y45 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#6 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X45Y69 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#7 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X47Y53 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#8 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X47Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#9 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X51Y116 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#10 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X51Y61 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#11 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X51Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#12 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X51Y84 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#13 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X57Y113 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#14 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X61Y111 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#15 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X65Y89 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#16 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X67Y86 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#17 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X84Y90 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#18 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X85Y98 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#19 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X88Y93 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X27Y49 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X3Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#3 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X43Y58 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#4 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X43Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#5 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X44Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#6 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X45Y45 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#7 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X45Y69 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#8 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X47Y53 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#9 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X47Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#10 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X51Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#11 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X51Y84 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#12 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X56Y122 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#13 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X57Y113 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#14 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X60Y50 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#15 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X61Y111 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#16 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X65Y89 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#17 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X67Y86 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#18 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X84Y90 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#19 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X85Y98 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#20 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X88Y93 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#21 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X91Y116 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X62Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X82Y84 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X62Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream1_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream1_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/ENARDEN (net: audio_system_i/denoise_top_0/inst/stream1_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg_0) which is driven by a register (audio_system_i/denoise_top_0/inst/compute_magnitude_square_U0/ap_CS_fsm_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream1_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream1_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/ENARDEN (net: audio_system_i/denoise_top_0/inst/stream1_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg_0) which is driven by a register (audio_system_i/denoise_top_0/inst/compute_magnitude_square_U0/start_once_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg_3 has an input control pin audio_system_i/denoise_top_0/inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg_3/ENARDEN (net: audio_system_i/denoise_top_0/inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/compute_magnitude_square_U0/ap_CS_fsm_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg_3 has an input control pin audio_system_i/denoise_top_0/inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg_3/ENARDEN (net: audio_system_i/denoise_top_0/inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/compute_magnitude_square_U0/start_once_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg_3 has an input control pin audio_system_i/denoise_top_0/inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg_3/ENBWREN (net: audio_system_i/denoise_top_0/inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg_3_0) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/ap_CS_fsm_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg_3 has an input control pin audio_system_i/denoise_top_0/inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg_3/ENBWREN (net: audio_system_i/denoise_top_0/inst/stream2_U/U_denoise_top_fifo_w65_d2048_A_ram/mem_reg_3_0) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/start_once_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[1] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/ap_CS_fsm_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[1] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/start_once_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[2] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/ap_CS_fsm_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[2] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/start_once_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[3] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/ap_CS_fsm_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[3] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/start_once_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[4] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/ap_CS_fsm_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[4] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/start_once_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[5] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/ap_CS_fsm_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[5] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/start_once_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[6] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/ap_CS_fsm_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[6] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/start_once_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[7] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/ap_CS_fsm_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg has an input control pin audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/mem_reg/WEBWE[7] (net: audio_system_i/denoise_top_0/inst/stream6_U/U_denoise_top_fifo_w65_d16_A_ram/push) which is driven by a register (audio_system_i/denoise_top_0/inst/reconstruct_signal_U0/start_once_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
33 net(s) have no routable loads. The problem bus(es) and/or net(s) are audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0],
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0],
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
audio_system_i/axi_ic_hp0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]
 (the first 15 of 21 listed nets/buses).
Related violations: <none>


