{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1629186451887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1629186451887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 13:17:31 2021 " "Processing started: Tue Aug 17 13:17:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1629186451887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1629186451887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1629186451888 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1629186453013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lock_fsm.v 2 2 " "Found 2 design units, including 2 entities, in source file lock_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lock_fsm " "Found entity 1: lock_fsm" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1629186453775 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEG77 " "Found entity 2: SEG77" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1629186453775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1629186453775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lock_fsm " "Elaborating entity \"lock_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1629186453919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lock_fsm.v(92) " "Verilog HDL assignment warning at lock_fsm.v(92): truncated value with size 32 to match size of target (4)" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1629186453953 "|lock_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..9\] lock_fsm.v(1) " "Output port \"LEDR\[17..9\]\" at lock_fsm.v(1) has no driver" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1629186453953 "|lock_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7\] lock_fsm.v(1) " "Output port \"LEDR\[7\]\" at lock_fsm.v(1) has no driver" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1629186453953 "|lock_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5\] lock_fsm.v(1) " "Output port \"LEDR\[5\]\" at lock_fsm.v(1) has no driver" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1629186453953 "|lock_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] lock_fsm.v(1) " "Output port \"LEDR\[3\]\" at lock_fsm.v(1) has no driver" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1629186453953 "|lock_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] lock_fsm.v(1) " "Output port \"LEDR\[1\]\" at lock_fsm.v(1) has no driver" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1629186453953 "|lock_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG77 SEG77:S " "Elaborating entity \"SEG77\" for hierarchy \"SEG77:S\"" {  } { { "lock_fsm.v" "S" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1629186453959 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1629186455206 "|lock_fsm|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1629186455206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1629186455444 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1629186455725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1629186456189 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456189 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "lock_fsm.v" "" { Text "C:/altera/13.0sp1/Quartusprojects_13.0/Verilog/Comb_Lock_fsm/lock_fsm.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1629186456566 "|lock_fsm|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1629186456566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1629186456570 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1629186456570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1629186456570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1629186456570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1629186456624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 13:17:36 2021 " "Processing ended: Tue Aug 17 13:17:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1629186456624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1629186456624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1629186456624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1629186456623 ""}
