#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027c30527fb0 .scope module, "testbenchALL" "testbenchALL" 2 1;
 .timescale 0 0;
S_0000027c30528140 .scope module, "topLevel" "topLevel" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000027c31f049e0_0 .net "A", 0 0, v0000027c31efeba0_0;  1 drivers
v0000027c31f04760_0 .net "B", 0 0, v0000027c31efe6a0_0;  1 drivers
v0000027c31f04d00_0 .net "C", 0 0, v0000027c31eff820_0;  1 drivers
v0000027c31f05f20_0 .net "D", 0 0, v0000027c31efea60_0;  1 drivers
v0000027c31f04300_0 .net "alu_enable", 0 0, v0000027c31eff8c0_0;  1 drivers
o0000027c31eb0b98 .functor BUFZ 1, C4<z>; HiZ drive
v0000027c31f05520_0 .net "c", 0 0, o0000027c31eb0b98;  0 drivers
o0000027c31eb14f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027c31f05700_0 .net "clear_enable", 0 0, o0000027c31eb14f8;  0 drivers
o0000027c31eb0088 .functor BUFZ 1, C4<z>; HiZ drive
v0000027c31f043a0_0 .net "clk", 0 0, o0000027c31eb0088;  0 drivers
v0000027c31f04440_0 .net "cnt_out", 0 0, v0000027c31eff1e0_0;  1 drivers
v0000027c31f05980_0 .net "columnas", 3 0, L_0000027c31f07850;  1 drivers
v0000027c31f057a0_0 .net "curr_event", 3 0, v0000027c31efeec0_0;  1 drivers
v0000027c31f05d40_0 .net "disp_enable", 1 0, v0000027c31efe1a0_0;  1 drivers
v0000027c31f04a80_0 .net "display_out", 15 0, v0000027c31effbe0_0;  1 drivers
o0000027c31eb13d8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000027c31f04bc0_0 .net "display_state", 1 0, o0000027c31eb13d8;  0 drivers
o0000027c31eb1858 .functor BUFZ 1, C4<z>; HiZ drive
v0000027c31f04c60_0 .net "enableRING", 0 0, o0000027c31eb1858;  0 drivers
o0000027c31eb1c78 .functor BUFZ 1, C4<z>; HiZ drive
v0000027c31f05840_0 .net "enableTECL", 0 0, o0000027c31eb1c78;  0 drivers
v0000027c31f064f0_0 .net "equ", 0 0, v0000027c31f05340_0;  1 drivers
v0000027c31f07b70_0 .net "equ_enable", 0 0, v0000027c31efee20_0;  1 drivers
o0000027c31eb2068 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000027c31f066d0_0 .net "filas", 3 0, o0000027c31eb2068;  0 drivers
v0000027c31f06590_0 .net "indice_boton", 5 0, v0000027c31f05480_0;  1 drivers
v0000027c31f06090_0 .net "is_c", 0 0, v0000027c31f052a0_0;  1 drivers
v0000027c31f073f0_0 .net "keyPressed", 3 0, v0000027c31f04800_0;  1 drivers
v0000027c31f078f0_0 .net "key_detect", 0 0, v0000027c31efec40_0;  1 drivers
o0000027c31eb1a38 .functor BUFZ 1, C4<z>; HiZ drive
v0000027c31f06e50_0 .net "key_press", 0 0, o0000027c31eb1a38;  0 drivers
v0000027c31f075d0_0 .net "num", 0 0, v0000027c31f053e0_0;  1 drivers
v0000027c31f06ef0_0 .net "op", 0 0, v0000027c31f04580_0;  1 drivers
v0000027c31f06f90_0 .net "op_enable", 0 0, v0000027c31efeb00_0;  1 drivers
v0000027c31f06130_0 .net "op_out", 3 0, v0000027c31eff500_0;  1 drivers
v0000027c31f070d0_0 .net "operator", 1 0, v0000027c31f05ca0_0;  1 drivers
v0000027c31f061d0_0 .net "res", 15 0, v0000027c305dc400_0;  1 drivers
o0000027c31eb1888 .functor BUFZ 1, C4<z>; HiZ drive
v0000027c31f07f30_0 .net "reset", 0 0, o0000027c31eb1888;  0 drivers
o0000027c31eb1a98 .functor BUFZ 1, C4<z>; HiZ drive
v0000027c31f07530_0 .net "rst", 0 0, o0000027c31eb1a98;  0 drivers
o0000027c31eb0f88 .functor BUFZ 1, C4<z>; HiZ drive
v0000027c31f07a30_0 .net "rstFSM", 0 0, o0000027c31eb0f88;  0 drivers
v0000027c31f07170_0 .net "rst_cnt", 0 0, v0000027c31effa00_0;  1 drivers
v0000027c31f07990_0 .net "save1", 15 0, v0000027c31effdc0_0;  1 drivers
v0000027c31f068b0_0 .net "save2", 15 0, v0000027c31eff960_0;  1 drivers
v0000027c31f07490_0 .net "save_enable", 1 0, v0000027c31effd20_0;  1 drivers
v0000027c31f07ad0_0 .net "special_sign", 0 0, v0000027c31eff0a0_0;  1 drivers
S_0000027c3052ca50 .scope module, "ALU_inst" "ALU" 3 133, 4 1 0, S_0000027c30528140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 16 "bcd1";
    .port_info 3 /INPUT 16 "bcd2";
    .port_info 4 /INPUT 4 "op_selected";
    .port_info 5 /OUTPUT 16 "bcd_out";
    .port_info 6 /OUTPUT 1 "special_signal";
v0000027c305dd120_0 .net "bcd1", 15 0, v0000027c31effdc0_0;  alias, 1 drivers
v0000027c305dd3a0_0 .net "bcd2", 15 0, v0000027c31eff960_0;  alias, 1 drivers
v0000027c305dc400_0 .var "bcd_out", 15 0;
v0000027c305dc720_0 .var "bin1", 13 0;
v0000027c305dd760_0 .var "bin2", 13 0;
v0000027c305dcb80_0 .var "bin_result", 13 0;
v0000027c305dd4e0_0 .net "clear", 0 0, o0000027c31eb0b98;  alias, 0 drivers
v0000027c305dc7c0_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c305dd620_0 .var/i "i", 31 0;
v0000027c305dd6c0_0 .net "mul100_out1", 13 0, v0000027c305dcea0_0;  1 drivers
v0000027c305ddbc0_0 .net "mul100_out2", 13 0, v0000027c305dd300_0;  1 drivers
v0000027c305ddc60_0 .net "mul10_out1", 13 0, v0000027c305dbf00_0;  1 drivers
v0000027c31efed80_0 .net "mul10_out2", 13 0, v0000027c305dc540_0;  1 drivers
v0000027c31efe560_0 .net "mul1k_out1", 13 0, v0000027c305dd080_0;  1 drivers
v0000027c31efe600_0 .net "mul1k_out2", 13 0, v0000027c305dcae0_0;  1 drivers
v0000027c31eff320_0 .net "op_selected", 3 0, v0000027c31eff500_0;  alias, 1 drivers
v0000027c31eff0a0_0 .var "special_signal", 0 0;
E_0000027c305b4170 .event anyedge, v0000027c305dcb80_0;
E_0000027c305b4df0 .event anyedge, v0000027c305dd4e0_0, v0000027c31eff320_0, v0000027c305dc720_0, v0000027c305dd760_0;
E_0000027c305b51f0/0 .event anyedge, v0000027c305dd120_0, v0000027c305dbf00_0, v0000027c305dcea0_0, v0000027c305dd080_0;
E_0000027c305b51f0/1 .event anyedge, v0000027c305dd3a0_0, v0000027c305dc540_0, v0000027c305dd300_0, v0000027c305dcae0_0;
E_0000027c305b51f0 .event/or E_0000027c305b51f0/0, E_0000027c305b51f0/1;
L_0000027c31f07df0 .part v0000027c31effdc0_0, 4, 4;
L_0000027c31f06c70 .part v0000027c31effdc0_0, 8, 4;
L_0000027c31f06630 .part v0000027c31effdc0_0, 12, 4;
L_0000027c31f07030 .part v0000027c31eff960_0, 4, 4;
L_0000027c31f06db0 .part v0000027c31eff960_0, 8, 4;
L_0000027c31f07210 .part v0000027c31eff960_0, 12, 4;
S_0000027c3052cbe0 .scope module, "mul100_inst1" "mul100" 4 22, 5 17 0, S_0000027c3052ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in100";
    .port_info 2 /OUTPUT 14 "out100";
v0000027c305c4a00_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c305c4aa0_0 .var "extended_in100", 13 0;
v0000027c305dd8a0_0 .net "in100", 3 0, L_0000027c31f06c70;  1 drivers
v0000027c305dc900_0 .var "in32", 13 0;
v0000027c305dda80_0 .var "in4", 13 0;
v0000027c305dd9e0_0 .var "in64", 13 0;
v0000027c305dcea0_0 .var "out100", 13 0;
E_0000027c305b4770/0 .event anyedge, v0000027c305dd8a0_0, v0000027c305c4aa0_0, v0000027c305dd9e0_0, v0000027c305dc900_0;
E_0000027c305b4770/1 .event anyedge, v0000027c305dda80_0;
E_0000027c305b4770 .event/or E_0000027c305b4770/0, E_0000027c305b4770/1;
S_0000027c30539680 .scope module, "mul100_inst2" "mul100" 4 27, 5 17 0, S_0000027c3052ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in100";
    .port_info 2 /OUTPUT 14 "out100";
v0000027c305dce00_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c305dc2c0_0 .var "extended_in100", 13 0;
v0000027c305dc680_0 .net "in100", 3 0, L_0000027c31f06db0;  1 drivers
v0000027c305dc4a0_0 .var "in32", 13 0;
v0000027c305dd580_0 .var "in4", 13 0;
v0000027c305dc0e0_0 .var "in64", 13 0;
v0000027c305dd300_0 .var "out100", 13 0;
E_0000027c305b4e70/0 .event anyedge, v0000027c305dc680_0, v0000027c305dc2c0_0, v0000027c305dc0e0_0, v0000027c305dc4a0_0;
E_0000027c305b4e70/1 .event anyedge, v0000027c305dd580_0;
E_0000027c305b4e70 .event/or E_0000027c305b4e70/0, E_0000027c305b4e70/1;
S_0000027c30539810 .scope module, "mul10_inst1" "mul10" 4 21, 5 1 0, S_0000027c3052ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in10";
    .port_info 2 /OUTPUT 14 "out10";
v0000027c305dca40_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c305dcfe0_0 .var "extended_in10", 13 0;
v0000027c305dd800_0 .net "in10", 3 0, L_0000027c31f07df0;  1 drivers
v0000027c305dc9a0_0 .var "in2", 13 0;
v0000027c305dd940_0 .var "in3", 13 0;
v0000027c305dbf00_0 .var "out10", 13 0;
E_0000027c305b4f30 .event anyedge, v0000027c305dd800_0, v0000027c305dcfe0_0, v0000027c305dd940_0, v0000027c305dc9a0_0;
S_0000027c30542d90 .scope module, "mul10_inst2" "mul10" 4 26, 5 1 0, S_0000027c3052ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in10";
    .port_info 2 /OUTPUT 14 "out10";
v0000027c305dcc20_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c305ddda0_0 .var "extended_in10", 13 0;
v0000027c305dc180_0 .net "in10", 3 0, L_0000027c31f07030;  1 drivers
v0000027c305dbfa0_0 .var "in2", 13 0;
v0000027c305dc220_0 .var "in3", 13 0;
v0000027c305dc540_0 .var "out10", 13 0;
E_0000027c305b4330 .event anyedge, v0000027c305dc180_0, v0000027c305ddda0_0, v0000027c305dc220_0, v0000027c305dbfa0_0;
S_0000027c30542f20 .scope module, "mul1k_inst1" "mul1k" 4 23, 5 34 0, S_0000027c3052ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in1k";
    .port_info 2 /OUTPUT 14 "out1k";
v0000027c305dcf40_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c305dc5e0_0 .var "extended_in1k", 13 0;
v0000027c305dccc0_0 .var "in1024", 13 0;
v0000027c305dc040_0 .var "in16", 13 0;
v0000027c305ddd00_0 .net "in1k", 3 0, L_0000027c31f06630;  1 drivers
v0000027c305dc360_0 .var "in8", 13 0;
v0000027c305dd080_0 .var "out1k", 13 0;
E_0000027c305b4570/0 .event anyedge, v0000027c305ddd00_0, v0000027c305dc5e0_0, v0000027c305dccc0_0, v0000027c305dc040_0;
E_0000027c305b4570/1 .event anyedge, v0000027c305dc360_0;
E_0000027c305b4570 .event/or E_0000027c305b4570/0, E_0000027c305b4570/1;
S_0000027c30546f20 .scope module, "mul1k_inst2" "mul1k" 4 28, 5 34 0, S_0000027c3052ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in1k";
    .port_info 2 /OUTPUT 14 "out1k";
v0000027c305dcd60_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c305dc860_0 .var "extended_in1k", 13 0;
v0000027c305dd440_0 .var "in1024", 13 0;
v0000027c305dd260_0 .var "in16", 13 0;
v0000027c305dd1c0_0 .net "in1k", 3 0, L_0000027c31f07210;  1 drivers
v0000027c305ddb20_0 .var "in8", 13 0;
v0000027c305dcae0_0 .var "out1k", 13 0;
E_0000027c305b4f70/0 .event anyedge, v0000027c305dd1c0_0, v0000027c305dc860_0, v0000027c305dd440_0, v0000027c305dd260_0;
E_0000027c305b4f70/1 .event anyedge, v0000027c305ddb20_0;
E_0000027c305b4f70 .event/or E_0000027c305b4f70/0, E_0000027c305b4f70/1;
S_0000027c305470b0 .scope module, "FSM_inst" "FSM" 3 93, 6 2 0, S_0000027c30528140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cnt_out";
    .port_info 3 /INPUT 1 "num";
    .port_info 4 /INPUT 1 "OP";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /INPUT 1 "EQ";
    .port_info 7 /OUTPUT 2 "save_enable";
    .port_info 8 /OUTPUT 1 "op_enable";
    .port_info 9 /OUTPUT 1 "alu_enable";
    .port_info 10 /OUTPUT 2 "disp_enable";
    .port_info 11 /OUTPUT 1 "rst_cnt";
    .port_info 12 /OUTPUT 1 "equ_enable";
    .port_info 13 /OUTPUT 4 "curr_event";
P_0000027c305542a0 .param/l "ALU" 0 6 35, C4<1000>;
P_0000027c305542d8 .param/l "Save_Op" 0 6 31, C4<0100>;
P_0000027c30554310 .param/l "error_Messg" 0 6 38, C4<1011>;
P_0000027c30554348 .param/l "esperando_1" 0 6 29, C4<0010>;
P_0000027c30554380 .param/l "esperando_2" 0 6 33, C4<0110>;
P_0000027c305543b8 .param/l "esperando_EQ" 0 6 34, C4<0111>;
P_0000027c305543f0 .param/l "esperando_Op1" 0 6 30, C4<0011>;
P_0000027c30554428 .param/l "memoryClear" 0 6 27, C4<0000>;
P_0000027c30554460 .param/l "res" 0 6 36, C4<1001>;
P_0000027c30554498 .param/l "save_1" 0 6 28, C4<0001>;
P_0000027c305544d0 .param/l "save_2" 0 6 32, C4<0101>;
P_0000027c30554508 .param/l "save_res" 0 6 37, C4<1010>;
v0000027c31efe100_0 .net "C", 0 0, o0000027c31eb0b98;  alias, 0 drivers
v0000027c31eff140_0 .net "EQ", 0 0, v0000027c31f05340_0;  alias, 1 drivers
v0000027c31effc80_0 .net "OP", 0 0, v0000027c31f04580_0;  alias, 1 drivers
v0000027c31eff8c0_0 .var "alu_enable", 0 0;
v0000027c31effe60_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c31eff640_0 .net "cnt_out", 0 0, v0000027c31eff1e0_0;  alias, 1 drivers
v0000027c31efeec0_0 .var "curr_event", 3 0;
v0000027c31efe1a0_0 .var "disp_enable", 1 0;
v0000027c31efee20_0 .var "equ_enable", 0 0;
v0000027c31efe880_0 .var "next_event", 3 0;
v0000027c31efe240_0 .net "num", 0 0, v0000027c31f053e0_0;  alias, 1 drivers
v0000027c31efeb00_0 .var "op_enable", 0 0;
v0000027c31effb40_0 .net "resetn", 0 0, o0000027c31eb0f88;  alias, 0 drivers
v0000027c31effa00_0 .var "rst_cnt", 0 0;
v0000027c31effd20_0 .var "save_enable", 1 0;
E_0000027c305b4030/0 .event negedge, v0000027c31effb40_0;
E_0000027c305b4030/1 .event posedge, v0000027c305c4a00_0;
E_0000027c305b4030 .event/or E_0000027c305b4030/0, E_0000027c305b4030/1;
E_0000027c305b4470/0 .event anyedge, v0000027c31efeec0_0, v0000027c31eff140_0, v0000027c305dd4e0_0, v0000027c31effc80_0;
E_0000027c305b4470/1 .event anyedge, v0000027c31efe240_0, v0000027c31eff640_0;
E_0000027c305b4470 .event/or E_0000027c305b4470/0, E_0000027c305b4470/1;
S_0000027c30554550 .scope module, "cnt_inst" "cnt" 3 75, 7 1 0, S_0000027c30528140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_cnt";
    .port_info 2 /INPUT 1 "num";
    .port_info 3 /OUTPUT 1 "cnt_out";
v0000027c31eff000_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c31eff1e0_0 .var "cnt_out", 0 0;
v0000027c31effaa0_0 .var "contador", 2 0;
v0000027c31efef60_0 .net "num", 0 0, v0000027c31f053e0_0;  alias, 1 drivers
v0000027c31efff00_0 .net "rst_cnt", 0 0, v0000027c31effa00_0;  alias, 1 drivers
E_0000027c305b50b0 .event posedge, v0000027c305c4a00_0;
S_0000027c3054e570 .scope module, "disp_inst" "disp" 3 147, 8 1 0, S_0000027c30528140;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "save1";
    .port_info 1 /INPUT 16 "save2";
    .port_info 2 /INPUT 4 "Op";
    .port_info 3 /INPUT 2 "display_state";
    .port_info 4 /OUTPUT 16 "display_out";
v0000027c31eff6e0_0 .net "Op", 3 0, v0000027c31eff500_0;  alias, 1 drivers
v0000027c31effbe0_0 .var "display_out", 15 0;
v0000027c31eff280_0 .net "display_state", 1 0, o0000027c31eb13d8;  alias, 0 drivers
v0000027c31efe2e0_0 .net "save1", 15 0, v0000027c31effdc0_0;  alias, 1 drivers
v0000027c31eff3c0_0 .net "save2", 15 0, v0000027c31eff960_0;  alias, 1 drivers
E_0000027c305b50f0 .event anyedge, v0000027c31eff280_0, v0000027c305dd120_0, v0000027c31eff320_0, v0000027c305dd3a0_0;
S_0000027c3054e700 .scope module, "memory_inst" "memory" 3 115, 9 1 0, S_0000027c30528140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "num";
    .port_info 2 /INPUT 16 "res";
    .port_info 3 /INPUT 2 "operator";
    .port_info 4 /INPUT 1 "clear_enable";
    .port_info 5 /INPUT 1 "equ_enable";
    .port_info 6 /INPUT 2 "save_enable";
    .port_info 7 /INPUT 1 "op_enable";
    .port_info 8 /OUTPUT 16 "save1";
    .port_info 9 /OUTPUT 16 "save2";
    .port_info 10 /OUTPUT 4 "op_out";
v0000027c31efe060_0 .net "clear_enable", 0 0, o0000027c31eb14f8;  alias, 0 drivers
v0000027c31efe380_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c31eff460_0 .net "equ_enable", 0 0, v0000027c31efee20_0;  alias, 1 drivers
v0000027c31efe420_0 .net "num", 3 0, v0000027c31f04800_0;  alias, 1 drivers
v0000027c31efece0_0 .net "op_enable", 0 0, v0000027c31efeb00_0;  alias, 1 drivers
v0000027c31eff500_0 .var "op_out", 3 0;
v0000027c31eff5a0_0 .net "operator", 1 0, v0000027c31f05ca0_0;  alias, 1 drivers
v0000027c31eff780_0 .net "res", 15 0, v0000027c305dc400_0;  alias, 1 drivers
v0000027c31effdc0_0 .var "save1", 15 0;
v0000027c31eff960_0 .var "save2", 15 0;
v0000027c31efe4c0_0 .net "save_enable", 1 0, v0000027c31effd20_0;  alias, 1 drivers
E_0000027c305b4af0/0 .event anyedge, v0000027c31effd20_0, v0000027c31efe060_0, v0000027c31efee20_0, v0000027c305dc400_0;
E_0000027c305b4af0/1 .event anyedge, v0000027c305dd120_0, v0000027c31efe420_0, v0000027c31eff5a0_0, v0000027c305dd3a0_0;
E_0000027c305b4af0 .event/or E_0000027c305b4af0/0, E_0000027c305b4af0/1;
S_0000027c3054d460 .scope module, "ring_counter_inst" "ring_counter" 3 13, 10 1 0, S_0000027c30528140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "A";
    .port_info 4 /OUTPUT 1 "B";
    .port_info 5 /OUTPUT 1 "C";
    .port_info 6 /OUTPUT 1 "D";
v0000027c31efeba0_0 .var "A", 0 0;
v0000027c31efe6a0_0 .var "B", 0 0;
v0000027c31eff820_0 .var "C", 0 0;
v0000027c31efea60_0 .var "D", 0 0;
v0000027c31efe740_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c31efe7e0_0 .net "enable", 0 0, o0000027c31eb1858;  alias, 0 drivers
v0000027c31efe920_0 .net "reset", 0 0, o0000027c31eb1888;  alias, 0 drivers
S_0000027c3054d5f0 .scope module, "sincronize_inst" "sincronize" 3 42, 11 1 0, S_0000027c30528140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "key_press";
    .port_info 2 /OUTPUT 1 "key_detect";
    .port_info 3 /INPUT 1 "rst";
v0000027c31efe9c0_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c31efec40_0 .var "key_detect", 0 0;
v0000027c31f05ac0_0 .net "key_press", 0 0, o0000027c31eb1a38;  alias, 0 drivers
v0000027c31f04da0_0 .var "key_pressA", 0 0;
v0000027c31f04620_0 .net "rst", 0 0, o0000027c31eb1a98;  alias, 0 drivers
S_0000027c305573d0 .scope module, "teclado_inst" "teclado" 3 28, 12 1 0, S_0000027c30528140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 4 "filas";
    .port_info 4 /OUTPUT 4 "columnas";
    .port_info 5 /OUTPUT 6 "indice_boton";
v0000027c31f048a0_0 .net "button_pressed", 0 0, v0000027c31f05160_0;  1 drivers
v0000027c31f04260_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c31f04b20_0 .var "columna_actual", 2 0;
v0000027c31f05a20_0 .net "columnas", 3 0, L_0000027c31f07850;  alias, 1 drivers
v0000027c31f041c0_0 .net "enable", 0 0, o0000027c31eb1c78;  alias, 0 drivers
v0000027c31f05b60_0 .var "fila_actual", 2 0;
v0000027c31f04940_0 .net "filas", 3 0, o0000027c31eb2068;  alias, 0 drivers
v0000027c31f05480_0 .var "indice_boton", 5 0;
v0000027c31f050c0_0 .net "reset", 0 0, o0000027c31eb1888;  alias, 0 drivers
E_0000027c305b5030 .event posedge, v0000027c31efe920_0, v0000027c305c4a00_0;
E_0000027c305b4870 .event anyedge, v0000027c31f05160_0, v0000027c31f04940_0;
E_0000027c305b4b70 .event anyedge, v0000027c31f05de0_0, v0000027c31f05a20_0;
L_0000027c31f07850 .concat8 [ 1 1 1 1], v0000027c31f05660_0, v0000027c31f04e40_0, v0000027c31f044e0_0, v0000027c31f04120_0;
L_0000027c31f06270 .part o0000027c31eb2068, 0, 1;
L_0000027c31f077b0 .part o0000027c31eb2068, 1, 1;
L_0000027c31f06d10 .part o0000027c31eb2068, 2, 1;
L_0000027c31f06770 .part o0000027c31eb2068, 3, 1;
S_0000027c30557560 .scope module, "detectar_boton" "deteccionBoton" 12 25, 13 2 0, S_0000027c305573d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "R1";
    .port_info 2 /INPUT 1 "R2";
    .port_info 3 /INPUT 1 "R3";
    .port_info 4 /INPUT 1 "R4";
    .port_info 5 /OUTPUT 1 "botonApretado";
v0000027c31f046c0_0 .net "R1", 0 0, L_0000027c31f06270;  1 drivers
v0000027c31f058e0_0 .net "R2", 0 0, L_0000027c31f077b0;  1 drivers
v0000027c31f05e80_0 .net "R3", 0 0, L_0000027c31f06d10;  1 drivers
v0000027c31f055c0_0 .net "R4", 0 0, L_0000027c31f06770;  1 drivers
v0000027c31f05160_0 .var "botonApretado", 0 0;
v0000027c31f05de0_0 .net "enable", 0 0, o0000027c31eb1c78;  alias, 0 drivers
E_0000027c305b43f0/0 .event anyedge, v0000027c31f05de0_0, v0000027c31f046c0_0, v0000027c31f058e0_0, v0000027c31f05e80_0;
E_0000027c305b43f0/1 .event anyedge, v0000027c31f055c0_0;
E_0000027c305b43f0 .event/or E_0000027c305b43f0/0, E_0000027c305b43f0/1;
S_0000027c305de550 .scope module, "ring" "ring_counter" 12 15, 10 1 0, S_0000027c305573d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "A";
    .port_info 4 /OUTPUT 1 "B";
    .port_info 5 /OUTPUT 1 "C";
    .port_info 6 /OUTPUT 1 "D";
v0000027c31f05660_0 .var "A", 0 0;
v0000027c31f04e40_0 .var "B", 0 0;
v0000027c31f044e0_0 .var "C", 0 0;
v0000027c31f04120_0 .var "D", 0 0;
v0000027c31f04ee0_0 .net "clk", 0 0, o0000027c31eb0088;  alias, 0 drivers
v0000027c31f04f80_0 .net "enable", 0 0, o0000027c31eb1c78;  alias, 0 drivers
v0000027c31f05020_0 .net "reset", 0 0, o0000027c31eb1888;  alias, 0 drivers
S_0000027c305de3c0 .scope module, "traduccion_inst" "traduccion" 3 51, 14 1 0, S_0000027c30528140;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "input_teclado";
    .port_info 1 /INPUT 1 "key_detect";
    .port_info 2 /OUTPUT 4 "traduccion";
v0000027c31f05c00_0 .net "input_teclado", 5 0, v0000027c31f05480_0;  alias, 1 drivers
v0000027c31f05200_0 .net "key_detect", 0 0, v0000027c31efec40_0;  alias, 1 drivers
v0000027c31f04800_0 .var "traduccion", 3 0;
E_0000027c305b4bb0 .event anyedge, v0000027c31efec40_0, v0000027c31f05480_0;
S_0000027c305ded20 .scope module, "whichKey_inst" "whichKey" 3 63, 15 1 0, S_0000027c30528140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "key_pressed";
    .port_info 1 /OUTPUT 1 "is_number";
    .port_info 2 /OUTPUT 1 "is_op";
    .port_info 3 /OUTPUT 1 "is_c";
    .port_info 4 /OUTPUT 1 "is_equ";
    .port_info 5 /OUTPUT 2 "operator";
v0000027c31f052a0_0 .var "is_c", 0 0;
v0000027c31f05340_0 .var "is_equ", 0 0;
v0000027c31f053e0_0 .var "is_number", 0 0;
v0000027c31f04580_0 .var "is_op", 0 0;
v0000027c31f04080_0 .net "key_pressed", 3 0, v0000027c31f04800_0;  alias, 1 drivers
v0000027c31f05ca0_0 .var "operator", 1 0;
E_0000027c305b44f0 .event anyedge, v0000027c31efe420_0;
    .scope S_0000027c3054d460;
T_0 ;
    %wait E_0000027c305b50b0;
    %load/vec4 v0000027c31efe920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31efe6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31eff820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31efea60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c31efeba0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027c31efe7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000027c31efeba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31efeba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31eff820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31efea60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c31efe6a0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000027c31efe6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31efeba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31efe6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31efea60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c31eff820_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000027c31eff820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31efeba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31efe6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31eff820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c31efea60_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000027c31efea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31efe6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31eff820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31efea60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c31efeba0_0, 0, 1;
T_0.10 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027c305de550;
T_1 ;
    %wait E_0000027c305b50b0;
    %load/vec4 v0000027c31f05020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f04e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f044e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f04120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c31f05660_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027c31f04f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000027c31f05660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f05660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f044e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f04120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c31f04e40_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000027c31f04e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f05660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f04e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f04120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c31f044e0_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000027c31f044e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f05660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f04e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f044e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c31f04120_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000027c31f04120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f04e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f044e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f04120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c31f05660_0, 0, 1;
T_1.10 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027c30557560;
T_2 ;
    %wait E_0000027c305b43f0;
    %load/vec4 v0000027c31f05de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000027c31f046c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.6, 8;
    %load/vec4 v0000027c31f058e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.6;
    %jmp/1 T_2.5, 8;
    %load/vec4 v0000027c31f05e80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.5;
    %jmp/1 T_2.4, 8;
    %load/vec4 v0000027c31f055c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.4;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c31f05160_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c31f05160_0, 0, 1;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027c305573d0;
T_3 ;
    %wait E_0000027c305b4b70;
    %load/vec4 v0000027c31f041c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000027c31f05a20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027c31f04b20_0, 0, 3;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027c31f04b20_0, 0, 3;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027c31f04b20_0, 0, 3;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027c31f04b20_0, 0, 3;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027c31f04b20_0, 0, 3;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027c31f04b20_0, 0, 3;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027c31f04b20_0, 0, 3;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027c305573d0;
T_4 ;
    %wait E_0000027c305b4870;
    %load/vec4 v0000027c31f048a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000027c31f04940_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027c31f05b60_0, 0, 3;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027c31f05b60_0, 0, 3;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027c31f05b60_0, 0, 3;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027c31f05b60_0, 0, 3;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027c31f05b60_0, 0, 3;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027c31f05b60_0, 0, 3;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027c31f05b60_0, 0, 3;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027c305573d0;
T_5 ;
    %wait E_0000027c305b5030;
    %load/vec4 v0000027c31f050c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 36, 0, 6;
    %assign/vec4 v0000027c31f05480_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027c31f04b20_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c31f05480_0, 4, 5;
    %load/vec4 v0000027c31f05b60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c31f05480_0, 4, 5;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027c3054d5f0;
T_6 ;
    %wait E_0000027c305b50b0;
    %load/vec4 v0000027c31f04620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31f04da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efec40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027c31f05ac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0000027c31f04da0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31efec40_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efec40_0, 0;
T_6.3 ;
    %load/vec4 v0000027c31f05ac0_0;
    %assign/vec4 v0000027c31f04da0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027c305de3c0;
T_7 ;
    %wait E_0000027c305b4bb0;
    %load/vec4 v0000027c31f05200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000027c31f05c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.9 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000027c31f04800_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027c305ded20;
T_8 ;
    %wait E_0000027c305b44f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31f053e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31f04580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31f052a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31f05340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31f05ca0_0, 0;
    %load/vec4 v0000027c31f04080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31f053e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31f04580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31f052a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31f05340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31f05ca0_0, 0;
    %jmp T_8.17;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f053e0_0, 0;
    %jmp T_8.17;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f053e0_0, 0;
    %jmp T_8.17;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f053e0_0, 0;
    %jmp T_8.17;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f053e0_0, 0;
    %jmp T_8.17;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f053e0_0, 0;
    %jmp T_8.17;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f053e0_0, 0;
    %jmp T_8.17;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f053e0_0, 0;
    %jmp T_8.17;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f053e0_0, 0;
    %jmp T_8.17;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f053e0_0, 0;
    %jmp T_8.17;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f053e0_0, 0;
    %jmp T_8.17;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31f05ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f04580_0, 0;
    %jmp T_8.17;
T_8.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027c31f05ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f04580_0, 0;
    %jmp T_8.17;
T_8.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f052a0_0, 0;
    %jmp T_8.17;
T_8.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f05340_0, 0;
    %jmp T_8.17;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f04580_0, 0;
    %jmp T_8.17;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31f04580_0, 0;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000027c30554550;
T_9 ;
    %wait E_0000027c305b50b0;
    %load/vec4 v0000027c31efff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027c31effaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff1e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000027c31efef60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000027c31effaa0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_9.4, 5;
    %load/vec4 v0000027c31effaa0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000027c31effaa0_0, 0;
    %load/vec4 v0000027c31effaa0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31eff1e0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff1e0_0, 0;
T_9.7 ;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000027c31effaa0_0;
    %assign/vec4 v0000027c31effaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31eff1e0_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027c305470b0;
T_10 ;
    %wait E_0000027c305b4470;
    %load/vec4 v0000027c31efeec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.12;
T_10.0 ;
    %load/vec4 v0000027c31efe240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.13, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
T_10.14 ;
    %jmp T_10.12;
T_10.1 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.12;
T_10.2 ;
    %load/vec4 v0000027c31efe100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000027c31effc80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.17, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v0000027c31eff640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.20;
T_10.19 ;
    %load/vec4 v0000027c31efe240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_10.23, 4;
    %load/vec4 v0000027c31eff640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.21, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
T_10.21 ;
T_10.20 ;
T_10.18 ;
T_10.16 ;
    %jmp T_10.12;
T_10.3 ;
    %load/vec4 v0000027c31efe100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.24, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.25;
T_10.24 ;
    %load/vec4 v0000027c31effc80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.26, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.27;
T_10.26 ;
    %load/vec4 v0000027c31efe240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
T_10.28 ;
T_10.27 ;
T_10.25 ;
    %jmp T_10.12;
T_10.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.12;
T_10.5 ;
    %load/vec4 v0000027c31efe100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.30, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.31;
T_10.30 ;
    %load/vec4 v0000027c31eff640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.32, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.33;
T_10.32 ;
    %load/vec4 v0000027c31efe240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.34, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
T_10.34 ;
T_10.33 ;
T_10.31 ;
    %jmp T_10.12;
T_10.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v0000027c31eff140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.36, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.37;
T_10.36 ;
    %load/vec4 v0000027c31efe100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.38, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.39;
T_10.38 ;
    %load/vec4 v0000027c31eff140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.40, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
T_10.40 ;
T_10.39 ;
T_10.37 ;
    %jmp T_10.12;
T_10.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v0000027c31efe100_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_10.44, 4;
    %load/vec4 v0000027c31eff140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.42, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.43;
T_10.42 ;
    %load/vec4 v0000027c31efe100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.45, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.46;
T_10.45 ;
    %load/vec4 v0000027c31eff140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.47, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
T_10.47 ;
T_10.46 ;
T_10.43 ;
    %jmp T_10.12;
T_10.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c31effd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efeb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff8c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c31efe1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31effa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31efee20_0, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027c31efe880_0, 0, 4;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027c305470b0;
T_11 ;
    %wait E_0000027c305b4030;
    %load/vec4 v0000027c31effb40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027c31efeec0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000027c31efe880_0;
    %assign/vec4 v0000027c31efeec0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000027c3054e700;
T_12 ;
    %wait E_0000027c305b4af0;
    %load/vec4 v0000027c31efe4c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000027c31efe060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000027c31eff460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0000027c31eff780_0;
    %assign/vec4 v0000027c31effdc0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000027c31effdc0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0000027c31efe420_0;
    %pad/u 16;
    %add;
    %assign/vec4 v0000027c31effdc0_0, 0;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027c31effdc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027c31eff960_0, 0;
T_12.3 ;
T_12.0 ;
    %load/vec4 v0000027c31efe4c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0000027c31efe060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0000027c31eff5a0_0;
    %pad/u 4;
    %assign/vec4 v0000027c31eff500_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027c31effdc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027c31eff960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027c31eff500_0, 0;
T_12.9 ;
T_12.6 ;
    %load/vec4 v0000027c31efe4c0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0000027c31efe060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0000027c31eff960_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0000027c31efe420_0;
    %pad/u 16;
    %add;
    %assign/vec4 v0000027c31eff960_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027c31effdc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027c31eff960_0, 0;
T_12.13 ;
T_12.10 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000027c30539810;
T_13 ;
    %wait E_0000027c305b4f30;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000027c305dd800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027c305dcfe0_0, 0, 14;
    %load/vec4 v0000027c305dcfe0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dd940_0, 0, 14;
    %load/vec4 v0000027c305dcfe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dc9a0_0, 0, 14;
    %load/vec4 v0000027c305dd940_0;
    %load/vec4 v0000027c305dc9a0_0;
    %add;
    %store/vec4 v0000027c305dbf00_0, 0, 14;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000027c3052cbe0;
T_14 ;
    %wait E_0000027c305b4770;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000027c305dd8a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027c305c4aa0_0, 0, 14;
    %load/vec4 v0000027c305c4aa0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dd9e0_0, 0, 14;
    %load/vec4 v0000027c305c4aa0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dc900_0, 0, 14;
    %load/vec4 v0000027c305c4aa0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dda80_0, 0, 14;
    %load/vec4 v0000027c305dd9e0_0;
    %load/vec4 v0000027c305dc900_0;
    %add;
    %load/vec4 v0000027c305dda80_0;
    %add;
    %store/vec4 v0000027c305dcea0_0, 0, 14;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000027c30542f20;
T_15 ;
    %wait E_0000027c305b4570;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000027c305ddd00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027c305dc5e0_0, 0, 14;
    %load/vec4 v0000027c305dc5e0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dccc0_0, 0, 14;
    %load/vec4 v0000027c305dc5e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dc040_0, 0, 14;
    %load/vec4 v0000027c305dc5e0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dc360_0, 0, 14;
    %load/vec4 v0000027c305dccc0_0;
    %load/vec4 v0000027c305dc040_0;
    %sub;
    %load/vec4 v0000027c305dc360_0;
    %sub;
    %store/vec4 v0000027c305dd080_0, 0, 14;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000027c30542d90;
T_16 ;
    %wait E_0000027c305b4330;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000027c305dc180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027c305ddda0_0, 0, 14;
    %load/vec4 v0000027c305ddda0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dc220_0, 0, 14;
    %load/vec4 v0000027c305ddda0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dbfa0_0, 0, 14;
    %load/vec4 v0000027c305dc220_0;
    %load/vec4 v0000027c305dbfa0_0;
    %add;
    %store/vec4 v0000027c305dc540_0, 0, 14;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000027c30539680;
T_17 ;
    %wait E_0000027c305b4e70;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000027c305dc680_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027c305dc2c0_0, 0, 14;
    %load/vec4 v0000027c305dc2c0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dc0e0_0, 0, 14;
    %load/vec4 v0000027c305dc2c0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dc4a0_0, 0, 14;
    %load/vec4 v0000027c305dc2c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dd580_0, 0, 14;
    %load/vec4 v0000027c305dc0e0_0;
    %load/vec4 v0000027c305dc4a0_0;
    %add;
    %load/vec4 v0000027c305dd580_0;
    %add;
    %store/vec4 v0000027c305dd300_0, 0, 14;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000027c30546f20;
T_18 ;
    %wait E_0000027c305b4f70;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000027c305dd1c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027c305dc860_0, 0, 14;
    %load/vec4 v0000027c305dc860_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dd440_0, 0, 14;
    %load/vec4 v0000027c305dc860_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305dd260_0, 0, 14;
    %load/vec4 v0000027c305dc860_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c305ddb20_0, 0, 14;
    %load/vec4 v0000027c305dd440_0;
    %load/vec4 v0000027c305dd260_0;
    %sub;
    %load/vec4 v0000027c305ddb20_0;
    %sub;
    %store/vec4 v0000027c305dcae0_0, 0, 14;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000027c3052ca50;
T_19 ;
    %wait E_0000027c305b51f0;
    %load/vec4 v0000027c305dd120_0;
    %parti/s 4, 0, 2;
    %pad/u 14;
    %load/vec4 v0000027c305ddc60_0;
    %add;
    %load/vec4 v0000027c305dd6c0_0;
    %add;
    %load/vec4 v0000027c31efe560_0;
    %add;
    %store/vec4 v0000027c305dc720_0, 0, 14;
    %load/vec4 v0000027c305dd3a0_0;
    %parti/s 4, 0, 2;
    %pad/u 14;
    %load/vec4 v0000027c31efed80_0;
    %add;
    %load/vec4 v0000027c305ddbc0_0;
    %add;
    %load/vec4 v0000027c31efe600_0;
    %add;
    %store/vec4 v0000027c305dd760_0, 0, 14;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000027c3052ca50;
T_20 ;
    %wait E_0000027c305b4df0;
    %load/vec4 v0000027c305dd4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000027c305dcb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff0a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000027c31eff320_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000027c305dcb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff0a0_0, 0;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v0000027c305dc720_0;
    %load/vec4 v0000027c305dd760_0;
    %add;
    %assign/vec4 v0000027c305dcb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff0a0_0, 0;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v0000027c305dd760_0;
    %load/vec4 v0000027c305dc720_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_20.6, 5;
    %load/vec4 v0000027c305dc720_0;
    %load/vec4 v0000027c305dd760_0;
    %inv;
    %addi 1, 0, 14;
    %add;
    %assign/vec4 v0000027c305dcb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c31eff0a0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0000027c305dd760_0;
    %load/vec4 v0000027c305dc720_0;
    %inv;
    %addi 1, 0, 14;
    %add;
    %assign/vec4 v0000027c305dcb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c31eff0a0_0, 0;
T_20.7 ;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000027c3052ca50;
T_21 ;
    %wait E_0000027c305b4170;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027c305dc400_0, 0, 16;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000027c305dd620_0, 0, 32;
T_21.0 ;
    %load/vec4 v0000027c305dd620_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_21.1, 5;
    %load/vec4 v0000027c305dc400_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.2, 5;
    %load/vec4 v0000027c305dc400_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027c305dc400_0, 4, 4;
T_21.2 ;
    %load/vec4 v0000027c305dc400_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.4, 5;
    %load/vec4 v0000027c305dc400_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027c305dc400_0, 4, 4;
T_21.4 ;
    %load/vec4 v0000027c305dc400_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.6, 5;
    %load/vec4 v0000027c305dc400_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027c305dc400_0, 4, 4;
T_21.6 ;
    %load/vec4 v0000027c305dc400_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.8, 5;
    %load/vec4 v0000027c305dc400_0;
    %parti/s 4, 12, 5;
    %addi 3, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027c305dc400_0, 4, 4;
T_21.8 ;
    %load/vec4 v0000027c305dc400_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000027c305dcb80_0;
    %load/vec4 v0000027c305dd620_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027c305dc400_0, 0, 16;
    %load/vec4 v0000027c305dd620_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027c305dd620_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000027c3054e570;
T_22 ;
    %wait E_0000027c305b50f0;
    %load/vec4 v0000027c31eff280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000027c31effbe0_0, 0;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0000027c31efe2e0_0;
    %assign/vec4 v0000027c31effbe0_0, 0;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0000027c31eff6e0_0;
    %pad/u 16;
    %assign/vec4 v0000027c31effbe0_0, 0;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0000027c31eff3c0_0;
    %assign/vec4 v0000027c31effbe0_0, 0;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./testbench/testbenchALL.v";
    "topLevel.v";
    "ALU.v";
    "mult.v";
    "FSM.v";
    "cnt.v";
    "disp.v";
    "memory.v";
    "ring-counter.v";
    "sincronize.v";
    "teclado.v";
    "deteccionBoton.v";
    "./traduccion.v";
    "./whichKey.v";
