{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571903344953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571903344954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 04:49:04 2019 " "Processing started: Thu Oct 24 04:49:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571903344954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571903344954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RelogioDigital -c RelogioDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off RelogioDigital -c RelogioDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571903344955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571903345234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571903345234 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl1.vhd " "Can't analyze file -- file Vhdl1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1571903354753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_Wbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_Wbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Wbits-arch_1 " "Found design unit 1: counter_Wbits-arch_1" {  } { { "counter_Wbits.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/counter_Wbits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355204 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Wbits " "Found entity 1: counter_Wbits" {  } { { "counter_Wbits.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/counter_Wbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571903355204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RelogioDigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RelogioDigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelogioDigital-structural " "Found design unit 1: RelogioDigital-structural" {  } { { "RelogioDigital.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355205 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelogioDigital " "Found entity 1: RelogioDigital" {  } { { "RelogioDigital.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571903355205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladorCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorCounter-behavior " "Found design unit 1: controladorCounter-behavior" {  } { { "controladorCounter.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/controladorCounter.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355206 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorCounter " "Found entity 1: controladorCounter" {  } { { "controladorCounter.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/controladorCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571903355206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RelogioDigital " "Elaborating entity \"RelogioDigital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571903355265 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G RelogioDigital.vhd(52) " "Verilog HDL or VHDL warning at RelogioDigital.vhd(52): object \"G\" assigned a value but never read" {  } { { "RelogioDigital.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571903355266 "|RelogioDigital"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I RelogioDigital.vhd(52) " "Verilog HDL or VHDL warning at RelogioDigital.vhd(52): object \"I\" assigned a value but never read" {  } { { "RelogioDigital.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571903355266 "|RelogioDigital"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "K RelogioDigital.vhd(52) " "Verilog HDL or VHDL warning at RelogioDigital.vhd(52): object \"K\" assigned a value but never read" {  } { { "RelogioDigital.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571903355266 "|RelogioDigital"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M RelogioDigital.vhd(52) " "Verilog HDL or VHDL warning at RelogioDigital.vhd(52): object \"M\" assigned a value but never read" {  } { { "RelogioDigital.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571903355266 "|RelogioDigital"}
{ "Warning" "WSGN_SEARCH_FILE" "codTeclado.vhd 2 1 " "Using design file codTeclado.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codTeclado-structural " "Found design unit 1: codTeclado-structural" {  } { { "codTeclado.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/codTeclado.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355269 ""} { "Info" "ISGN_ENTITY_NAME" "1 codTeclado " "Found entity 1: codTeclado" {  } { { "codTeclado.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/codTeclado.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355269 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571903355269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codTeclado codTeclado:ct " "Elaborating entity \"codTeclado\" for hierarchy \"codTeclado:ct\"" {  } { { "RelogioDigital.vhd" "ct" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571903355270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux.vhd 2 1 " "Using design file demux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-structural " "Found design unit 1: demux-structural" {  } { { "demux.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/demux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355273 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/demux.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571903355273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:dm " "Elaborating entity \"demux\" for hierarchy \"demux:dm\"" {  } { { "RelogioDigital.vhd" "dm" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571903355273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux_1x4.vhd 2 1 " "Using design file demux_1x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_1x4-structural " "Found design unit 1: demux_1x4-structural" {  } { { "demux_1x4.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/demux_1x4.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355276 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_1x4 " "Found entity 1: demux_1x4" {  } { { "demux_1x4.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/demux_1x4.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571903355276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x4 demux:dm\|demux_1x4:d1 " "Elaborating entity \"demux_1x4\" for hierarchy \"demux:dm\|demux_1x4:d1\"" {  } { { "demux.vhd" "d1" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/demux.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571903355277 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux_4x8.vhd 2 1 " "Using design file demux_4x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_4x8-behavior " "Found design unit 1: demux_4x8-behavior" {  } { { "demux_4x8.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/demux_4x8.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355281 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_4x8 " "Found entity 1: demux_4x8" {  } { { "demux_4x8.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/demux_4x8.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355281 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571903355281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_4x8 demux_4x8:dm2_1 " "Elaborating entity \"demux_4x8\" for hierarchy \"demux_4x8:dm2_1\"" {  } { { "RelogioDigital.vhd" "dm2_1" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571903355282 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E demux_4x8.vhd(11) " "VHDL Process Statement warning at demux_4x8.vhd(11): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux_4x8.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/demux_4x8.vhd" 11 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571903355282 "|RelogioDigital|demux_4x8:dm2_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E demux_4x8.vhd(15) " "VHDL Process Statement warning at demux_4x8.vhd(15): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux_4x8.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/demux_4x8.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571903355282 "|RelogioDigital|demux_4x8:dm2_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Wbits counter_Wbits:c1 " "Elaborating entity \"counter_Wbits\" for hierarchy \"counter_Wbits:c1\"" {  } { { "RelogioDigital.vhd" "c1" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571903355283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorCounter controladorCounter:ctrl " "Elaborating entity \"controladorCounter\" for hierarchy \"controladorCounter:ctrl\"" {  } { { "RelogioDigital.vhd" "ctrl" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571903355285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod.vhd 2 1 " "Using design file decod.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-structural " "Found design unit 1: decod-structural" {  } { { "decod.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/decod.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355345 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/decod.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571903355345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571903355345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod decod:dc1 " "Elaborating entity \"decod\" for hierarchy \"decod:dc1\"" {  } { { "RelogioDigital.vhd" "dc1" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571903355346 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571903356582 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571903357560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571903357560 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "teclas\[0\] " "No output dependent on input pin \"teclas\[0\]\"" {  } { { "RelogioDigital.vhd" "" { Text "/home/martinsspn/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571903358424 "|RelogioDigital|teclas[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571903358424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571903358435 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571903358435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571903358435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571903358435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571903358450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 04:49:18 2019 " "Processing ended: Thu Oct 24 04:49:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571903358450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571903358450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571903358450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571903358450 ""}
