$date
	Tue Apr 23 19:32:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ControlUnit_tb $end
$var wire 1 ! RUWr $end
$var wire 2 " RUDataWrSrc [1:0] $end
$var wire 3 # ImmSrc [2:0] $end
$var wire 1 $ DMWr $end
$var wire 3 % DMCtrl [2:0] $end
$var wire 5 & BrOp [4:0] $end
$var wire 4 ' ALUOp [3:0] $end
$var wire 1 ( ALUBSrc $end
$var wire 1 ) ALUASrc $end
$var reg 3 * Funct3 [2:0] $end
$var reg 7 + Funct7 [6:0] $end
$var reg 7 , opcode [6:0] $end
$scope module dut $end
$var wire 3 - Funct3 [2:0] $end
$var wire 7 . Funct7 [6:0] $end
$var wire 7 / opcode [6:0] $end
$var reg 1 ) ALUASrc $end
$var reg 1 ( ALUBSrc $end
$var reg 4 0 ALUOp [3:0] $end
$var reg 5 1 BrOp [4:0] $end
$var reg 3 2 DMCtrl [2:0] $end
$var reg 1 $ DMWr $end
$var reg 3 3 ImmSrc [2:0] $end
$var reg 2 4 RUDataWrSrc [1:0] $end
$var reg 1 ! RUWr $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 4
b1 3
b0 2
b0 1
b0 0
b100011 /
b0 .
b0 -
b100011 ,
b0 +
b0 *
x)
1(
b0 '
b0 &
b0 %
x$
b1 #
b10 "
0!
$end
#10000
b0 "
b0 4
0$
0)
b10 #
b10 3
b111 '
b111 0
b1 +
b1 .
b1 *
b1 -
b110111 ,
b110111 /
#20000
