{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 30 13:26:20 2022 " "Info: Processing started: Sun Oct 30 13:26:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off servoY -c servoY " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off servoY -c servoY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register countT\[1\] register acc\[4\] 51.17 MHz 19.544 ns Internal " "Info: Clock \"clk\" has Internal fmax of 51.17 MHz between source register \"countT\[1\]\" and destination register \"acc\[4\]\" (period= 19.544 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.835 ns + Longest register register " "Info: + Longest register to register delay is 18.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns countT\[1\] 1 REG LC_X10_Y9_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y9_N4; Fanout = 4; REG Node = 'countT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { countT[1] } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.452 ns) + CELL(0.740 ns) 3.192 ns Equal2~0 2 COMB LC_X13_Y10_N0 17 " "Info: 2: + IC(2.452 ns) + CELL(0.740 ns) = 3.192 ns; Loc. = LC_X13_Y10_N0; Fanout = 17; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.192 ns" { countT[1] Equal2~0 } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.119 ns) + CELL(0.200 ns) 6.511 ns Ny_temp~7 3 COMB LC_X7_Y8_N2 3 " "Info: 3: + IC(3.119 ns) + CELL(0.200 ns) = 6.511 ns; Loc. = LC_X7_Y8_N2; Fanout = 3; COMB Node = 'Ny_temp~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { Equal2~0 Ny_temp~7 } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.747 ns) 10.241 ns Add3~22 4 COMB LC_X13_Y5_N3 2 " "Info: 4: + IC(2.983 ns) + CELL(0.747 ns) = 10.241 ns; Loc. = LC_X13_Y5_N3; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { Ny_temp~7 Add3~22 } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 11.056 ns Add3~15 5 COMB LC_X13_Y5_N4 4 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 11.056 ns; Loc. = LC_X13_Y5_N4; Fanout = 4; COMB Node = 'Add3~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add3~22 Add3~15 } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.645 ns) + CELL(0.954 ns) 14.655 ns LessThan1~17 6 COMB LC_X13_Y7_N4 1 " "Info: 6: + IC(2.645 ns) + CELL(0.954 ns) = 14.655 ns; Loc. = LC_X13_Y7_N4; Fanout = 1; COMB Node = 'LessThan1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.599 ns" { Add3~15 LessThan1~17 } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 15.630 ns LessThan1~0 7 COMB LC_X13_Y7_N7 9 " "Info: 7: + IC(0.000 ns) + CELL(0.975 ns) = 15.630 ns; Loc. = LC_X13_Y7_N7; Fanout = 9; COMB Node = 'LessThan1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LessThan1~17 LessThan1~0 } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.614 ns) + CELL(0.591 ns) 18.835 ns acc\[4\] 8 REG LC_X10_Y9_N6 2 " "Info: 8: + IC(2.614 ns) + CELL(0.591 ns) = 18.835 ns; Loc. = LC_X10_Y9_N6; Fanout = 2; REG Node = 'acc\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.205 ns" { LessThan1~0 acc[4] } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.022 ns ( 26.66 % ) " "Info: Total cell delay = 5.022 ns ( 26.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.813 ns ( 73.34 % ) " "Info: Total interconnect delay = 13.813 ns ( 73.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.835 ns" { countT[1] Equal2~0 Ny_temp~7 Add3~22 Add3~15 LessThan1~17 LessThan1~0 acc[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.835 ns" { countT[1] {} Equal2~0 {} Ny_temp~7 {} Add3~22 {} Add3~15 {} LessThan1~17 {} LessThan1~0 {} acc[4] {} } { 0.000ns 2.452ns 3.119ns 2.983ns 0.000ns 2.645ns 0.000ns 2.614ns } { 0.000ns 0.740ns 0.200ns 0.747ns 0.815ns 0.954ns 0.975ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 70; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns acc\[4\] 2 REG LC_X10_Y9_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y9_N6; Fanout = 2; REG Node = 'acc\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk acc[4] } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk acc[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} acc[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 70; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns countT\[1\] 2 REG LC_X10_Y9_N4 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y9_N4; Fanout = 4; REG Node = 'countT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk countT[1] } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk countT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} countT[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk acc[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} acc[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk countT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} countT[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.835 ns" { countT[1] Equal2~0 Ny_temp~7 Add3~22 Add3~15 LessThan1~17 LessThan1~0 acc[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.835 ns" { countT[1] {} Equal2~0 {} Ny_temp~7 {} Add3~22 {} Add3~15 {} LessThan1~17 {} LessThan1~0 {} acc[4] {} } { 0.000ns 2.452ns 3.119ns 2.983ns 0.000ns 2.645ns 0.000ns 2.614ns } { 0.000ns 0.740ns 0.200ns 0.747ns 0.815ns 0.954ns 0.975ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk acc[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} acc[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk countT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} countT[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BUFF2\[5\] LS clk 7.451 ns register " "Info: tsu for register \"BUFF2\[5\]\" (data pin = \"LS\", clock pin = \"clk\") is 7.451 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.937 ns + Longest pin register " "Info: + Longest pin to register delay is 10.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns LS 1 PIN PIN_113 41 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_113; Fanout = 41; PIN Node = 'LS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LS } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.401 ns) + CELL(0.740 ns) 5.273 ns always0~0 2 COMB LC_X11_Y7_N1 1 " "Info: 2: + IC(3.401 ns) + CELL(0.740 ns) = 5.273 ns; Loc. = LC_X11_Y7_N1; Fanout = 1; COMB Node = 'always0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { LS always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.778 ns always0~1 3 COMB LC_X11_Y7_N2 7 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.778 ns; Loc. = LC_X11_Y7_N2; Fanout = 7; COMB Node = 'always0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { always0~0 always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.200 ns) 6.691 ns BUFF3~0 4 COMB LC_X11_Y7_N8 3 " "Info: 4: + IC(0.713 ns) + CELL(0.200 ns) = 6.691 ns; Loc. = LC_X11_Y7_N8; Fanout = 3; COMB Node = 'BUFF3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { always0~1 BUFF3~0 } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.200 ns) 7.640 ns BUFF2~0 5 COMB LC_X11_Y7_N5 8 " "Info: 5: + IC(0.749 ns) + CELL(0.200 ns) = 7.640 ns; Loc. = LC_X11_Y7_N5; Fanout = 8; COMB Node = 'BUFF2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { BUFF3~0 BUFF2~0 } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.706 ns) + CELL(0.591 ns) 10.937 ns BUFF2\[5\] 6 REG LC_X8_Y6_N7 2 " "Info: 6: + IC(2.706 ns) + CELL(0.591 ns) = 10.937 ns; Loc. = LC_X8_Y6_N7; Fanout = 2; REG Node = 'BUFF2\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.297 ns" { BUFF2~0 BUFF2[5] } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.063 ns ( 28.01 % ) " "Info: Total cell delay = 3.063 ns ( 28.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.874 ns ( 71.99 % ) " "Info: Total interconnect delay = 7.874 ns ( 71.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.937 ns" { LS always0~0 always0~1 BUFF3~0 BUFF2~0 BUFF2[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.937 ns" { LS {} LS~combout {} always0~0 {} always0~1 {} BUFF3~0 {} BUFF2~0 {} BUFF2[5] {} } { 0.000ns 0.000ns 3.401ns 0.305ns 0.713ns 0.749ns 2.706ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 70; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns BUFF2\[5\] 2 REG LC_X8_Y6_N7 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y6_N7; Fanout = 2; REG Node = 'BUFF2\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk BUFF2[5] } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk BUFF2[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} BUFF2[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.937 ns" { LS always0~0 always0~1 BUFF3~0 BUFF2~0 BUFF2[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.937 ns" { LS {} LS~combout {} always0~0 {} always0~1 {} BUFF3~0 {} BUFF2~0 {} BUFF2[5] {} } { 0.000ns 0.000ns 3.401ns 0.305ns 0.713ns 0.749ns 2.706ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk BUFF2[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} BUFF2[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Pulse clk1 11.184 ns register " "Info: tco from clock \"clk\" to destination pin \"Pulse\" through register \"clk1\" is 11.184 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 70; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clk1 2 REG LC_X10_Y9_N2 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y9_N2; Fanout = 2; REG Node = 'clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk1 } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.989 ns + Longest register pin " "Info: + Longest register to pin delay is 6.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk1 1 REG LC_X10_Y9_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y9_N2; Fanout = 2; REG Node = 'clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.200 ns) 1.137 ns Pulse~0 2 COMB LC_X10_Y9_N9 1 " "Info: 2: + IC(0.937 ns) + CELL(0.200 ns) = 1.137 ns; Loc. = LC_X10_Y9_N9; Fanout = 1; COMB Node = 'Pulse~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { clk1 Pulse~0 } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.530 ns) + CELL(2.322 ns) 6.989 ns Pulse 3 PIN PIN_21 0 " "Info: 3: + IC(3.530 ns) + CELL(2.322 ns) = 6.989 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'Pulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { Pulse~0 Pulse } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 36.09 % ) " "Info: Total cell delay = 2.522 ns ( 36.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 63.91 % ) " "Info: Total interconnect delay = 4.467 ns ( 63.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.989 ns" { clk1 Pulse~0 Pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.989 ns" { clk1 {} Pulse~0 {} Pulse {} } { 0.000ns 0.937ns 3.530ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk clk1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} clk1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.989 ns" { clk1 Pulse~0 Pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.989 ns" { clk1 {} Pulse~0 {} Pulse {} } { 0.000ns 0.937ns 3.530ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BUFF1\[1\] Ny\[1\] clk -1.251 ns register " "Info: th for register \"BUFF1\[1\]\" (data pin = \"Ny\[1\]\", clock pin = \"clk\") is -1.251 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 70; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns BUFF1\[1\] 2 REG LC_X12_Y10_N4 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y10_N4; Fanout = 3; REG Node = 'BUFF1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk BUFF1[1] } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk BUFF1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} BUFF1[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.291 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Ny\[1\] 1 PIN PIN_112 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_112; Fanout = 4; PIN Node = 'Ny\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ny[1] } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.355 ns) + CELL(0.804 ns) 5.291 ns BUFF1\[1\] 2 REG LC_X12_Y10_N4 3 " "Info: 2: + IC(3.355 ns) + CELL(0.804 ns) = 5.291 ns; Loc. = LC_X12_Y10_N4; Fanout = 3; REG Node = 'BUFF1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.159 ns" { Ny[1] BUFF1[1] } "NODE_NAME" } } { "servoY.v" "" { Text "C:/Users/DELL/Desktop/Bach_Khoa/HeThongDieuKhienNhung/CNC_PulseGen_Nhom08/servoY/servoY.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 36.59 % ) " "Info: Total cell delay = 1.936 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.355 ns ( 63.41 % ) " "Info: Total interconnect delay = 3.355 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.291 ns" { Ny[1] BUFF1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.291 ns" { Ny[1] {} Ny[1]~combout {} BUFF1[1] {} } { 0.000ns 0.000ns 3.355ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk BUFF1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} BUFF1[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.291 ns" { Ny[1] BUFF1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.291 ns" { Ny[1] {} Ny[1]~combout {} BUFF1[1] {} } { 0.000ns 0.000ns 3.355ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 30 13:26:21 2022 " "Info: Processing ended: Sun Oct 30 13:26:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
