The Destiny Memory Simulator
Copyright (c) 2024 Jakub Jastrzebski, Lorenzo Cattaneo

This software is based on multiple projects, each with their own BSD-style license:

===============================================================================
1. DESTINY (Original Version)
===============================================================================
Copyright (c) 2017-2019, IIT Hyderabad, India
All rights reserved.

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:

* Redistributions of source code must retain the above copyright notice,
  this list of conditions and the following disclaimer.
* Redistributions in binary form must reproduce the above copyright notice,
  this list of conditions and the following disclaimer in the documentation
  and/or other materials provided with the distribution.
* Neither the name of IIT Hyderabad nor the names of its contributors may
  be used to endorse or promote products derived from this software without
  specific prior written permission.

===============================================================================
2. CACTI3DD/McPAT
===============================================================================
Copyright 2012 Hewlett-Packard Development Company, L.P.
All Rights Reserved

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:
redistributions of source code must retain the above copyright notice,
this list of conditions and the following disclaimer; redistributions in
binary form must reproduce the above copyright notice, this list of
conditions and the following disclaimer in the documentation and/or other
materials provided with the distribution; neither the name of the copyright
holders nor the names of its contributors may be used to endorse or promote
products derived from this software without specific prior written permission.

===============================================================================
3. NVSim
===============================================================================
Copyright (c) 2012-2013, The Microsystems Design Labratory (MDL)
Department of Computer Science and Engineering, The Pennsylvania State University
Exascale Computing Lab, Hewlett-Packard Company
All rights reserved.

This source code is part of NVSim - An area, timing and power model for both 
volatile (e.g., SRAM, DRAM) and non-volatile memory (e.g., PCRAM, STT-RAM, ReRAM, 
SLC NAND Flash). The source code is free and you can redistribute and/or modify it
by providing that the following conditions are met:

 1) Redistributions of source code must retain the above copyright notice,
    this list of conditions and the following disclaimer.

 2) Redistributions in binary form must reproduce the above copyright notice,
    this list of conditions and the following disclaimer in the documentation
    and/or other materials provided with the distribution.

Orginal author list: 
    Cong Xu	    ( Email: czx102 at psu dot edu 
                     Website: http://www.cse.psu.edu/~czx102/ )
    Xiangyu Dong    ( Email: xydong at cse dot psu dot edu
                     Website: http://www.cse.psu.edu/~xydong/ )

===============================================================================
Common Disclaimer for All Components
===============================================================================
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

===============================================================================
Modified Version
===============================================================================
All modifications and improvements made to this codebase follow the same BSD
license terms as the original components.
Copyright (c) 2024 Jakub Jastrzebski
