# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"lab1_tb_time_impl.v" \
"../../../../../lab1.srcs/sim_1/imports/实验1 - Vivado 设计流程_v3_2/lab1_tb.v" \

# Do not sort compile order
nosort
