(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire signed [(2'h2):(1'h0)] wire0;
  wire [(3'h5):(1'h0)] wire14;
  wire signed [(4'ha):(1'h0)] wire13;
  wire [(2'h2):(1'h0)] wire12;
  wire [(4'ha):(1'h0)] wire11;
  wire signed [(3'h6):(1'h0)] wire10;
  wire signed [(3'h7):(1'h0)] wire9;
  wire signed [(3'h4):(1'h0)] wire8;
  wire signed [(4'h9):(1'h0)] wire7;
  wire [(3'h5):(1'h0)] wire6;
  wire [(4'h8):(1'h0)] wire5;
  wire [(4'ha):(1'h0)] wire4;
  assign y = {wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = (($unsigned($signed(wire2)) ?
                     wire3 : $unsigned(wire1[(1'h0):(1'h0)])) ^~ wire3);
  assign wire5 = $unsigned((!$unsigned(wire1)));
  assign wire6 = wire4[(1'h0):(1'h0)];
  assign wire7 = (wire6 ? wire2[(3'h6):(2'h2)] : wire1[(3'h6):(1'h0)]);
  assign wire8 = ((wire6[(3'h4):(1'h1)] ?
                         (^wire1[(1'h0):(1'h0)]) : wire1[(1'h1):(1'h0)]) ?
                     wire6 : {(|$unsigned(wire6))});
  assign wire9 = wire8;
  assign wire10 = $signed(wire4);
  assign wire11 = $signed(($unsigned(wire0) ?
                      $signed({(8'h9e)}) : $signed((wire7 ? wire0 : wire8))));
  assign wire12 = (wire6[(3'h4):(1'h1)] && $signed({$signed((8'hac))}));
  assign wire13 = (8'haa);
  assign wire14 = wire13;
endmodule