`timescale 1ns/1ps
module sr_nand_latch (s, r, q, qbar);
  input s, r;
  output q, qbar;
  assign q=~(s&qbar);
  assign qbar=~(r&q);
endmodule