{
  "DESIGN_NAME": "controller",
  "FP_PDN_MULTILAYER": false,
  "VERILOG_FILES": [
    "dir::rtl/controller/controller.v",
    "dir::rtl/controller/config_usb_cdc.v",
    "dir::rtl/controller/usb_cdc/bulk_endp.v",
    "dir::rtl/controller/usb_cdc/ctrl_endp.v",
    "dir::rtl/controller/usb_cdc/usb_cdc.v",
    "dir::rtl/controller/usb_common/in_fifo.v",
    "dir::rtl/controller/usb_common/out_fifo/out_fifo.v",
    "dir::rtl/controller/usb_common/phy_tx.v",
    "dir::rtl/controller/usb_common/phy_rx.v",
    "dir::rtl/controller/usb_common/sie.v"
  ],
  "CLOCK_PERIOD": 21.833,
  "CLOCK_PORT": ["clk_system_i", "clk_usb_i"],
  "DIE_AREA": [0, 0, 300, 300],
  "CORE_AREA": [5, 5, 295, 295],
  "RT_MAX_LAYER": "met4",
  "CLOCK_WIRE_RC_LAYERS": "met4",
  "FP_PDN_HORIZONTAL_LAYER": "met3",
  "FP_PDN_VPITCH": 50,
  "SYNTH_ELABORATE_FLATTEN": 0,
  "SYNTH_NO_FLAT": 1,
  "DRT_THREADS": 8,

  "DESIGN_REPAIR_MAX_CAP_PCT": 30,
  "GRT_ALLOW_CONGESTION": true,

  "MAX_FANOUT_CONSTRAINT": 5,
  "FP_CORE_UTIL": 85,
  "PL_TARGET_DENSITY_PCT": 70,
  "FP_PPL_MODE": "random_equidistant",
  "PL_RESIZER_HOLD_MAX_BUFFER_PCT": 70,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 1.5,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 2.5,
  "PL_RESIZER_SETUP_SLACK_MARGIN": 4,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "RUN_ANTENNA_REPAIR": true,
  "GPL_CELL_PADDING": 4,
  "FALLBACK_SDC_FILE": "dir::clocks.sdc",
  "SYNTH_STRATEGY": "AREA 2",
  "VERILOG_DEFINES": "USB_CDC",
  "FP_SIZING": "absolute",
  "LINTER_DEFINES": ["Wno-TIMESCALEMOD"]
}
