{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588295079866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588295079872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 18:04:39 2020 " "Processing started: Thu Apr 30 18:04:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588295079872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295079872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295079872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588295080919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588295080920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_rd_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_rd_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_RD_reg-LogicFunction " "Found design unit 1: control_RD_reg-LogicFunction" {  } { { "control_RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/control_RD_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093132 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_RD_reg " "Found entity 1: control_RD_reg" {  } { { "control_RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/control_RD_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_prediction_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_prediction_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_prediction_unit-LogicFunction " "Found design unit 1: static_prediction_unit-LogicFunction" {  } { { "static_prediction_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/static_prediction_unit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093139 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_prediction_unit " "Found entity 1: static_prediction_unit" {  } { { "static_prediction_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/static_prediction_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab1/register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab1/register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-LogicFunction " "Found design unit 1: register8-LogicFunction" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093146 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab1/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab1/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-LogicFunction " "Found design unit 1: programCounter-LogicFunction" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093152 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab1/inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab1/inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-SYN " "Found design unit 1: inst_mem-SYN" {  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093159 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab2/logicshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab2/logicshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicShift-LogicFunction " "Found design unit 1: logicShift-LogicFunction" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093165 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicShift " "Found entity 1: logicShift" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab2/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab2/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-LogicFunction " "Found design unit 1: fulladder-LogicFunction" {  } { { "../../lab2/fulladder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/fulladder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093172 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../../lab2/fulladder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab2/alu_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab2/alu_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_64-LogicFunction " "Found design unit 1: ALU_64-LogicFunction" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093178 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_64 " "Found entity 1: ALU_64" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab2/addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab2/addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-LogicFunction " "Found design unit 1: addsub-LogicFunction" {  } { { "../../lab2/addsub.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/addsub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093184 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../../lab2/addsub.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_v_decoder-logic_function " "Found design unit 1: risc_v_decoder-logic_function" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093191 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_v_decoder " "Found entity 1: risc_v_decoder" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab4/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab4/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-logic_function " "Found design unit 1: control_unit-logic_function" {  } { { "../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093197 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab4/alu_control/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab4/alu_control/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_control-logic_function " "Found design unit 1: ALU_control-logic_function" {  } { { "../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/ALU_control/ALU_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093204 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/ALU_control/ALU_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab4/imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab4/imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-logic_function " "Found design unit 1: imm_gen-logic_function" {  } { { "../../lab4/imm_gen.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/imm_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093210 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../../lab4/imm_gen.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/imm_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/lab4/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/lab4/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093216 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/datapath2/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/datapath2/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-LogicFunction " "Found design unit 1: forwarding_unit-LogicFunction" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093216 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/mem_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/mem_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_reg-LogicFunction " "Found design unit 1: MEM_reg-LogicFunction" {  } { { "../MEM_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/MEM_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093216 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_reg " "Found entity 1: MEM_reg" {  } { { "../MEM_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/MEM_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_reg-LogicFunction " "Found design unit 1: IF_reg-LogicFunction" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/IF_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093236 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_reg " "Found entity 1: IF_reg" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/IF_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/exe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/exe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_reg-LogicFunction " "Found design unit 1: EXE_reg-LogicFunction" {  } { { "../EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/EXE_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093242 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXE_reg " "Found entity 1: EXE_reg" {  } { { "../EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/EXE_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/directedstudies/final project/control_exe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/directedstudies/final project/control_exe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_EXE_reg-LogicFunction " "Found design unit 1: control_EXE_reg-LogicFunction" {  } { { "../control_EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/control_EXE_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093248 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_EXE_reg " "Found entity 1: control_EXE_reg" {  } { { "../control_EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/control_EXE_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic_function " "Found design unit 1: datapath-logic_function" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093256 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "early_forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file early_forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 early_forwarding_unit-LogicFunction " "Found design unit 1: early_forwarding_unit-LogicFunction" {  } { { "early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093263 ""} { "Info" "ISGN_ENTITY_NAME" "1 early_forwarding_unit " "Found entity 1: early_forwarding_unit" {  } { { "early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_branch-LogicFunction " "Found design unit 1: ALU_branch-LogicFunction" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093269 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_branch " "Found entity 1: ALU_branch" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rd_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rd_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_reg-LogicFunction " "Found design unit 1: RD_reg-LogicFunction" {  } { { "RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/RD_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093276 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_reg " "Found entity 1: RD_reg" {  } { { "RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/RD_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_fetch-LogicFunction " "Found design unit 1: instruction_fetch-LogicFunction" {  } { { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093282 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetch " "Found entity 1: instruction_fetch" {  } { { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-logic_function " "Found design unit 1: register_file-logic_function" {  } { { "register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/register_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093289 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_test-logic_function " "Found design unit 1: datapath_test-logic_function" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath_test.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093297 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_test " "Found entity 1: datapath_test" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295093297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295093297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588295096858 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry datapath.vhd(191) " "Verilog HDL or VHDL warning at datapath.vhd(191): object \"carry\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588295096866 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero datapath.vhd(191) " "Verilog HDL or VHDL warning at datapath.vhd(191): object \"zero\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588295096866 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rock datapath.vhd(377) " "VHDL Process Statement warning at datapath.vhd(377): signal \"rock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096866 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapath.vhd(379) " "VHDL Process Statement warning at datapath.vhd(379): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096866 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapath.vhd(381) " "VHDL Process Statement warning at datapath.vhd(381): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096866 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done datapath.vhd(383) " "VHDL Process Statement warning at datapath.vhd(383): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096866 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hungry datapath.vhd(372) " "VHDL Process Statement warning at datapath.vhd(372): inferring latch(es) for signal or variable \"hungry\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295096866 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "punk datapath.vhd(392) " "VHDL Process Statement warning at datapath.vhd(392): signal \"punk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapath.vhd(394) " "VHDL Process Statement warning at datapath.vhd(394): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapath.vhd(396) " "VHDL Process Statement warning at datapath.vhd(396): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done datapath.vhd(398) " "VHDL Process Statement warning at datapath.vhd(398): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hippos datapath.vhd(387) " "VHDL Process Statement warning at datapath.vhd(387): inferring latch(es) for signal or variable \"hippos\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "take datapath.vhd(408) " "VHDL Process Statement warning at datapath.vhd(408): signal \"take\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapath.vhd(410) " "VHDL Process Statement warning at datapath.vhd(410): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapath.vhd(412) " "VHDL Process Statement warning at datapath.vhd(412): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lots datapath.vhd(414) " "VHDL Process Statement warning at datapath.vhd(414): signal \"lots\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "she datapath.vhd(403) " "VHDL Process Statement warning at datapath.vhd(403): inferring latch(es) for signal or variable \"she\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gunna datapath.vhd(423) " "VHDL Process Statement warning at datapath.vhd(423): signal \"gunna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapath.vhd(425) " "VHDL Process Statement warning at datapath.vhd(425): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapath.vhd(427) " "VHDL Process Statement warning at datapath.vhd(427): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hola datapath.vhd(418) " "VHDL Process Statement warning at datapath.vhd(418): inferring latch(es) for signal or variable \"hola\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "down datapath.vhd(437) " "VHDL Process Statement warning at datapath.vhd(437): signal \"down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "had datapath.vhd(439) " "VHDL Process Statement warning at datapath.vhd(439): signal \"had\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel datapath.vhd(444) " "VHDL Process Statement warning at datapath.vhd(444): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 444 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice datapath.vhd(479) " "VHDL Process Statement warning at datapath.vhd(479): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096867 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "more datapath.vhd(481) " "VHDL Process Statement warning at datapath.vhd(481): signal \"more\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel datapath.vhd(493) " "VHDL Process Statement warning at datapath.vhd(493): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel datapath.vhd(495) " "VHDL Process Statement warning at datapath.vhd(495): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "garbage datapath.vhd(507) " "VHDL Process Statement warning at datapath.vhd(507): signal \"garbage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives datapath.vhd(507) " "VHDL Process Statement warning at datapath.vhd(507): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address datapath.vhd(525) " "VHDL Process Statement warning at datapath.vhd(525): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guess datapath.vhd(527) " "VHDL Process Statement warning at datapath.vhd(527): signal \"guess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "penny datapath.vhd(538) " "VHDL Process Statement warning at datapath.vhd(538): signal \"penny\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "predict datapath.vhd(539) " "VHDL Process Statement warning at datapath.vhd(539): signal \"predict\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "werkit datapath.vhd(551) " "VHDL Process Statement warning at datapath.vhd(551): signal \"werkit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clues datapath.vhd(551) " "VHDL Process Statement warning at datapath.vhd(551): signal \"clues\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "werkit datapath.vhd(552) " "VHDL Process Statement warning at datapath.vhd(552): signal \"werkit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel datapath.vhd(444) " "Inferred latch for \"sel\" at datapath.vhd(444)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 444 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[0\] datapath.vhd(418) " "Inferred latch for \"hola\[0\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[1\] datapath.vhd(418) " "Inferred latch for \"hola\[1\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[2\] datapath.vhd(418) " "Inferred latch for \"hola\[2\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[3\] datapath.vhd(418) " "Inferred latch for \"hola\[3\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[4\] datapath.vhd(418) " "Inferred latch for \"hola\[4\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[5\] datapath.vhd(418) " "Inferred latch for \"hola\[5\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[6\] datapath.vhd(418) " "Inferred latch for \"hola\[6\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[7\] datapath.vhd(418) " "Inferred latch for \"hola\[7\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096868 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[8\] datapath.vhd(418) " "Inferred latch for \"hola\[8\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[9\] datapath.vhd(418) " "Inferred latch for \"hola\[9\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[10\] datapath.vhd(418) " "Inferred latch for \"hola\[10\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[11\] datapath.vhd(418) " "Inferred latch for \"hola\[11\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[12\] datapath.vhd(418) " "Inferred latch for \"hola\[12\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[13\] datapath.vhd(418) " "Inferred latch for \"hola\[13\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[14\] datapath.vhd(418) " "Inferred latch for \"hola\[14\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[15\] datapath.vhd(418) " "Inferred latch for \"hola\[15\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[16\] datapath.vhd(418) " "Inferred latch for \"hola\[16\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[17\] datapath.vhd(418) " "Inferred latch for \"hola\[17\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[18\] datapath.vhd(418) " "Inferred latch for \"hola\[18\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[19\] datapath.vhd(418) " "Inferred latch for \"hola\[19\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[20\] datapath.vhd(418) " "Inferred latch for \"hola\[20\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[21\] datapath.vhd(418) " "Inferred latch for \"hola\[21\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[22\] datapath.vhd(418) " "Inferred latch for \"hola\[22\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[23\] datapath.vhd(418) " "Inferred latch for \"hola\[23\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[24\] datapath.vhd(418) " "Inferred latch for \"hola\[24\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[25\] datapath.vhd(418) " "Inferred latch for \"hola\[25\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[26\] datapath.vhd(418) " "Inferred latch for \"hola\[26\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[27\] datapath.vhd(418) " "Inferred latch for \"hola\[27\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[28\] datapath.vhd(418) " "Inferred latch for \"hola\[28\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[29\] datapath.vhd(418) " "Inferred latch for \"hola\[29\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[30\] datapath.vhd(418) " "Inferred latch for \"hola\[30\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096869 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[31\] datapath.vhd(418) " "Inferred latch for \"hola\[31\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[32\] datapath.vhd(418) " "Inferred latch for \"hola\[32\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[33\] datapath.vhd(418) " "Inferred latch for \"hola\[33\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[34\] datapath.vhd(418) " "Inferred latch for \"hola\[34\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[35\] datapath.vhd(418) " "Inferred latch for \"hola\[35\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[36\] datapath.vhd(418) " "Inferred latch for \"hola\[36\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[37\] datapath.vhd(418) " "Inferred latch for \"hola\[37\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[38\] datapath.vhd(418) " "Inferred latch for \"hola\[38\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[39\] datapath.vhd(418) " "Inferred latch for \"hola\[39\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[40\] datapath.vhd(418) " "Inferred latch for \"hola\[40\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[41\] datapath.vhd(418) " "Inferred latch for \"hola\[41\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[42\] datapath.vhd(418) " "Inferred latch for \"hola\[42\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[43\] datapath.vhd(418) " "Inferred latch for \"hola\[43\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[44\] datapath.vhd(418) " "Inferred latch for \"hola\[44\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[45\] datapath.vhd(418) " "Inferred latch for \"hola\[45\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[46\] datapath.vhd(418) " "Inferred latch for \"hola\[46\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[47\] datapath.vhd(418) " "Inferred latch for \"hola\[47\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[48\] datapath.vhd(418) " "Inferred latch for \"hola\[48\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[49\] datapath.vhd(418) " "Inferred latch for \"hola\[49\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[50\] datapath.vhd(418) " "Inferred latch for \"hola\[50\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[51\] datapath.vhd(418) " "Inferred latch for \"hola\[51\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[52\] datapath.vhd(418) " "Inferred latch for \"hola\[52\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[53\] datapath.vhd(418) " "Inferred latch for \"hola\[53\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[54\] datapath.vhd(418) " "Inferred latch for \"hola\[54\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096870 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[55\] datapath.vhd(418) " "Inferred latch for \"hola\[55\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[56\] datapath.vhd(418) " "Inferred latch for \"hola\[56\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[57\] datapath.vhd(418) " "Inferred latch for \"hola\[57\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[58\] datapath.vhd(418) " "Inferred latch for \"hola\[58\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[59\] datapath.vhd(418) " "Inferred latch for \"hola\[59\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[60\] datapath.vhd(418) " "Inferred latch for \"hola\[60\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[61\] datapath.vhd(418) " "Inferred latch for \"hola\[61\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[62\] datapath.vhd(418) " "Inferred latch for \"hola\[62\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[63\] datapath.vhd(418) " "Inferred latch for \"hola\[63\]\" at datapath.vhd(418)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 418 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[0\] datapath.vhd(403) " "Inferred latch for \"she\[0\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[1\] datapath.vhd(403) " "Inferred latch for \"she\[1\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[2\] datapath.vhd(403) " "Inferred latch for \"she\[2\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[3\] datapath.vhd(403) " "Inferred latch for \"she\[3\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[4\] datapath.vhd(403) " "Inferred latch for \"she\[4\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[5\] datapath.vhd(403) " "Inferred latch for \"she\[5\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[6\] datapath.vhd(403) " "Inferred latch for \"she\[6\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[7\] datapath.vhd(403) " "Inferred latch for \"she\[7\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[8\] datapath.vhd(403) " "Inferred latch for \"she\[8\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[9\] datapath.vhd(403) " "Inferred latch for \"she\[9\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[10\] datapath.vhd(403) " "Inferred latch for \"she\[10\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[11\] datapath.vhd(403) " "Inferred latch for \"she\[11\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[12\] datapath.vhd(403) " "Inferred latch for \"she\[12\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[13\] datapath.vhd(403) " "Inferred latch for \"she\[13\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096871 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[14\] datapath.vhd(403) " "Inferred latch for \"she\[14\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[15\] datapath.vhd(403) " "Inferred latch for \"she\[15\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[16\] datapath.vhd(403) " "Inferred latch for \"she\[16\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[17\] datapath.vhd(403) " "Inferred latch for \"she\[17\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[18\] datapath.vhd(403) " "Inferred latch for \"she\[18\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[19\] datapath.vhd(403) " "Inferred latch for \"she\[19\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[20\] datapath.vhd(403) " "Inferred latch for \"she\[20\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[21\] datapath.vhd(403) " "Inferred latch for \"she\[21\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[22\] datapath.vhd(403) " "Inferred latch for \"she\[22\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[23\] datapath.vhd(403) " "Inferred latch for \"she\[23\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[24\] datapath.vhd(403) " "Inferred latch for \"she\[24\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[25\] datapath.vhd(403) " "Inferred latch for \"she\[25\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[26\] datapath.vhd(403) " "Inferred latch for \"she\[26\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[27\] datapath.vhd(403) " "Inferred latch for \"she\[27\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[28\] datapath.vhd(403) " "Inferred latch for \"she\[28\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[29\] datapath.vhd(403) " "Inferred latch for \"she\[29\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[30\] datapath.vhd(403) " "Inferred latch for \"she\[30\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[31\] datapath.vhd(403) " "Inferred latch for \"she\[31\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[32\] datapath.vhd(403) " "Inferred latch for \"she\[32\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[33\] datapath.vhd(403) " "Inferred latch for \"she\[33\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[34\] datapath.vhd(403) " "Inferred latch for \"she\[34\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[35\] datapath.vhd(403) " "Inferred latch for \"she\[35\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[36\] datapath.vhd(403) " "Inferred latch for \"she\[36\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096872 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[37\] datapath.vhd(403) " "Inferred latch for \"she\[37\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[38\] datapath.vhd(403) " "Inferred latch for \"she\[38\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[39\] datapath.vhd(403) " "Inferred latch for \"she\[39\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[40\] datapath.vhd(403) " "Inferred latch for \"she\[40\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[41\] datapath.vhd(403) " "Inferred latch for \"she\[41\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[42\] datapath.vhd(403) " "Inferred latch for \"she\[42\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[43\] datapath.vhd(403) " "Inferred latch for \"she\[43\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[44\] datapath.vhd(403) " "Inferred latch for \"she\[44\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[45\] datapath.vhd(403) " "Inferred latch for \"she\[45\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[46\] datapath.vhd(403) " "Inferred latch for \"she\[46\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[47\] datapath.vhd(403) " "Inferred latch for \"she\[47\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[48\] datapath.vhd(403) " "Inferred latch for \"she\[48\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[49\] datapath.vhd(403) " "Inferred latch for \"she\[49\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[50\] datapath.vhd(403) " "Inferred latch for \"she\[50\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[51\] datapath.vhd(403) " "Inferred latch for \"she\[51\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[52\] datapath.vhd(403) " "Inferred latch for \"she\[52\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[53\] datapath.vhd(403) " "Inferred latch for \"she\[53\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[54\] datapath.vhd(403) " "Inferred latch for \"she\[54\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[55\] datapath.vhd(403) " "Inferred latch for \"she\[55\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[56\] datapath.vhd(403) " "Inferred latch for \"she\[56\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[57\] datapath.vhd(403) " "Inferred latch for \"she\[57\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[58\] datapath.vhd(403) " "Inferred latch for \"she\[58\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[59\] datapath.vhd(403) " "Inferred latch for \"she\[59\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[60\] datapath.vhd(403) " "Inferred latch for \"she\[60\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096873 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[61\] datapath.vhd(403) " "Inferred latch for \"she\[61\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[62\] datapath.vhd(403) " "Inferred latch for \"she\[62\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[63\] datapath.vhd(403) " "Inferred latch for \"she\[63\]\" at datapath.vhd(403)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[0\] datapath.vhd(387) " "Inferred latch for \"hippos\[0\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[1\] datapath.vhd(387) " "Inferred latch for \"hippos\[1\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[2\] datapath.vhd(387) " "Inferred latch for \"hippos\[2\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[3\] datapath.vhd(387) " "Inferred latch for \"hippos\[3\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[4\] datapath.vhd(387) " "Inferred latch for \"hippos\[4\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[5\] datapath.vhd(387) " "Inferred latch for \"hippos\[5\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[6\] datapath.vhd(387) " "Inferred latch for \"hippos\[6\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[7\] datapath.vhd(387) " "Inferred latch for \"hippos\[7\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[8\] datapath.vhd(387) " "Inferred latch for \"hippos\[8\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[9\] datapath.vhd(387) " "Inferred latch for \"hippos\[9\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[10\] datapath.vhd(387) " "Inferred latch for \"hippos\[10\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[11\] datapath.vhd(387) " "Inferred latch for \"hippos\[11\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[12\] datapath.vhd(387) " "Inferred latch for \"hippos\[12\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[13\] datapath.vhd(387) " "Inferred latch for \"hippos\[13\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[14\] datapath.vhd(387) " "Inferred latch for \"hippos\[14\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[15\] datapath.vhd(387) " "Inferred latch for \"hippos\[15\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[16\] datapath.vhd(387) " "Inferred latch for \"hippos\[16\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[17\] datapath.vhd(387) " "Inferred latch for \"hippos\[17\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[18\] datapath.vhd(387) " "Inferred latch for \"hippos\[18\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[19\] datapath.vhd(387) " "Inferred latch for \"hippos\[19\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096874 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[20\] datapath.vhd(387) " "Inferred latch for \"hippos\[20\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[21\] datapath.vhd(387) " "Inferred latch for \"hippos\[21\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[22\] datapath.vhd(387) " "Inferred latch for \"hippos\[22\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[23\] datapath.vhd(387) " "Inferred latch for \"hippos\[23\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[24\] datapath.vhd(387) " "Inferred latch for \"hippos\[24\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[25\] datapath.vhd(387) " "Inferred latch for \"hippos\[25\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[26\] datapath.vhd(387) " "Inferred latch for \"hippos\[26\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[27\] datapath.vhd(387) " "Inferred latch for \"hippos\[27\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[28\] datapath.vhd(387) " "Inferred latch for \"hippos\[28\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[29\] datapath.vhd(387) " "Inferred latch for \"hippos\[29\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[30\] datapath.vhd(387) " "Inferred latch for \"hippos\[30\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[31\] datapath.vhd(387) " "Inferred latch for \"hippos\[31\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[32\] datapath.vhd(387) " "Inferred latch for \"hippos\[32\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[33\] datapath.vhd(387) " "Inferred latch for \"hippos\[33\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[34\] datapath.vhd(387) " "Inferred latch for \"hippos\[34\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[35\] datapath.vhd(387) " "Inferred latch for \"hippos\[35\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[36\] datapath.vhd(387) " "Inferred latch for \"hippos\[36\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[37\] datapath.vhd(387) " "Inferred latch for \"hippos\[37\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[38\] datapath.vhd(387) " "Inferred latch for \"hippos\[38\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[39\] datapath.vhd(387) " "Inferred latch for \"hippos\[39\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[40\] datapath.vhd(387) " "Inferred latch for \"hippos\[40\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[41\] datapath.vhd(387) " "Inferred latch for \"hippos\[41\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[42\] datapath.vhd(387) " "Inferred latch for \"hippos\[42\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[43\] datapath.vhd(387) " "Inferred latch for \"hippos\[43\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096875 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[44\] datapath.vhd(387) " "Inferred latch for \"hippos\[44\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[45\] datapath.vhd(387) " "Inferred latch for \"hippos\[45\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[46\] datapath.vhd(387) " "Inferred latch for \"hippos\[46\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[47\] datapath.vhd(387) " "Inferred latch for \"hippos\[47\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[48\] datapath.vhd(387) " "Inferred latch for \"hippos\[48\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[49\] datapath.vhd(387) " "Inferred latch for \"hippos\[49\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[50\] datapath.vhd(387) " "Inferred latch for \"hippos\[50\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[51\] datapath.vhd(387) " "Inferred latch for \"hippos\[51\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[52\] datapath.vhd(387) " "Inferred latch for \"hippos\[52\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[53\] datapath.vhd(387) " "Inferred latch for \"hippos\[53\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[54\] datapath.vhd(387) " "Inferred latch for \"hippos\[54\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[55\] datapath.vhd(387) " "Inferred latch for \"hippos\[55\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[56\] datapath.vhd(387) " "Inferred latch for \"hippos\[56\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[57\] datapath.vhd(387) " "Inferred latch for \"hippos\[57\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[58\] datapath.vhd(387) " "Inferred latch for \"hippos\[58\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[59\] datapath.vhd(387) " "Inferred latch for \"hippos\[59\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[60\] datapath.vhd(387) " "Inferred latch for \"hippos\[60\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[61\] datapath.vhd(387) " "Inferred latch for \"hippos\[61\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[62\] datapath.vhd(387) " "Inferred latch for \"hippos\[62\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[63\] datapath.vhd(387) " "Inferred latch for \"hippos\[63\]\" at datapath.vhd(387)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 387 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[0\] datapath.vhd(372) " "Inferred latch for \"hungry\[0\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[1\] datapath.vhd(372) " "Inferred latch for \"hungry\[1\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[2\] datapath.vhd(372) " "Inferred latch for \"hungry\[2\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[3\] datapath.vhd(372) " "Inferred latch for \"hungry\[3\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096876 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[4\] datapath.vhd(372) " "Inferred latch for \"hungry\[4\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[5\] datapath.vhd(372) " "Inferred latch for \"hungry\[5\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[6\] datapath.vhd(372) " "Inferred latch for \"hungry\[6\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[7\] datapath.vhd(372) " "Inferred latch for \"hungry\[7\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[8\] datapath.vhd(372) " "Inferred latch for \"hungry\[8\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[9\] datapath.vhd(372) " "Inferred latch for \"hungry\[9\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[10\] datapath.vhd(372) " "Inferred latch for \"hungry\[10\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[11\] datapath.vhd(372) " "Inferred latch for \"hungry\[11\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[12\] datapath.vhd(372) " "Inferred latch for \"hungry\[12\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[13\] datapath.vhd(372) " "Inferred latch for \"hungry\[13\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[14\] datapath.vhd(372) " "Inferred latch for \"hungry\[14\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[15\] datapath.vhd(372) " "Inferred latch for \"hungry\[15\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[16\] datapath.vhd(372) " "Inferred latch for \"hungry\[16\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[17\] datapath.vhd(372) " "Inferred latch for \"hungry\[17\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[18\] datapath.vhd(372) " "Inferred latch for \"hungry\[18\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[19\] datapath.vhd(372) " "Inferred latch for \"hungry\[19\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[20\] datapath.vhd(372) " "Inferred latch for \"hungry\[20\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[21\] datapath.vhd(372) " "Inferred latch for \"hungry\[21\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[22\] datapath.vhd(372) " "Inferred latch for \"hungry\[22\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[23\] datapath.vhd(372) " "Inferred latch for \"hungry\[23\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[24\] datapath.vhd(372) " "Inferred latch for \"hungry\[24\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[25\] datapath.vhd(372) " "Inferred latch for \"hungry\[25\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096877 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[26\] datapath.vhd(372) " "Inferred latch for \"hungry\[26\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[27\] datapath.vhd(372) " "Inferred latch for \"hungry\[27\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[28\] datapath.vhd(372) " "Inferred latch for \"hungry\[28\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[29\] datapath.vhd(372) " "Inferred latch for \"hungry\[29\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[30\] datapath.vhd(372) " "Inferred latch for \"hungry\[30\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[31\] datapath.vhd(372) " "Inferred latch for \"hungry\[31\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[32\] datapath.vhd(372) " "Inferred latch for \"hungry\[32\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[33\] datapath.vhd(372) " "Inferred latch for \"hungry\[33\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[34\] datapath.vhd(372) " "Inferred latch for \"hungry\[34\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[35\] datapath.vhd(372) " "Inferred latch for \"hungry\[35\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[36\] datapath.vhd(372) " "Inferred latch for \"hungry\[36\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[37\] datapath.vhd(372) " "Inferred latch for \"hungry\[37\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[38\] datapath.vhd(372) " "Inferred latch for \"hungry\[38\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[39\] datapath.vhd(372) " "Inferred latch for \"hungry\[39\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[40\] datapath.vhd(372) " "Inferred latch for \"hungry\[40\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[41\] datapath.vhd(372) " "Inferred latch for \"hungry\[41\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[42\] datapath.vhd(372) " "Inferred latch for \"hungry\[42\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[43\] datapath.vhd(372) " "Inferred latch for \"hungry\[43\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[44\] datapath.vhd(372) " "Inferred latch for \"hungry\[44\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[45\] datapath.vhd(372) " "Inferred latch for \"hungry\[45\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[46\] datapath.vhd(372) " "Inferred latch for \"hungry\[46\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[47\] datapath.vhd(372) " "Inferred latch for \"hungry\[47\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[48\] datapath.vhd(372) " "Inferred latch for \"hungry\[48\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096878 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[49\] datapath.vhd(372) " "Inferred latch for \"hungry\[49\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[50\] datapath.vhd(372) " "Inferred latch for \"hungry\[50\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[51\] datapath.vhd(372) " "Inferred latch for \"hungry\[51\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[52\] datapath.vhd(372) " "Inferred latch for \"hungry\[52\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[53\] datapath.vhd(372) " "Inferred latch for \"hungry\[53\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[54\] datapath.vhd(372) " "Inferred latch for \"hungry\[54\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[55\] datapath.vhd(372) " "Inferred latch for \"hungry\[55\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[56\] datapath.vhd(372) " "Inferred latch for \"hungry\[56\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[57\] datapath.vhd(372) " "Inferred latch for \"hungry\[57\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[58\] datapath.vhd(372) " "Inferred latch for \"hungry\[58\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[59\] datapath.vhd(372) " "Inferred latch for \"hungry\[59\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[60\] datapath.vhd(372) " "Inferred latch for \"hungry\[60\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[61\] datapath.vhd(372) " "Inferred latch for \"hungry\[61\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[62\] datapath.vhd(372) " "Inferred latch for \"hungry\[62\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[63\] datapath.vhd(372) " "Inferred latch for \"hungry\[63\]\" at datapath.vhd(372)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295096879 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetch instruction_fetch:u1 " "Elaborating entity \"instruction_fetch\" for hierarchy \"instruction_fetch:u1\"" {  } { { "datapath.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295096885 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lily instruction_fetch.vhd(38) " "VHDL Signal Declaration warning at instruction_fetch.vhd(38): used explicit default value for signal \"lily\" because signal was never assigned a value" {  } { { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588295096886 "|datapath_test|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "simon instruction_fetch.vhd(39) " "VHDL Signal Declaration warning at instruction_fetch.vhd(39): used explicit default value for signal \"simon\" because signal was never assigned a value" {  } { { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588295096886 "|datapath_test|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lacie instruction_fetch.vhd(61) " "VHDL Process Statement warning at instruction_fetch.vhd(61): signal \"lacie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096886 "|datapath_test|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stall instruction_fetch.vhd(62) " "VHDL Process Statement warning at instruction_fetch.vhd(62): signal \"stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096886 "|datapath_test|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall instruction_fetch.vhd(62) " "VHDL Process Statement warning at instruction_fetch.vhd(62): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096886 "|datapath_test|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr instruction_fetch.vhd(63) " "VHDL Process Statement warning at instruction_fetch.vhd(63): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096886 "|datapath_test|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_addr instruction_fetch.vhd(65) " "VHDL Process Statement warning at instruction_fetch.vhd(65): signal \"pc_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096887 "|datapath_test|instruction_fetch:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter instruction_fetch:u1\|programCounter:u1 " "Elaborating entity \"programCounter\" for hierarchy \"instruction_fetch:u1\|programCounter:u1\"" {  } { { "instruction_fetch.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295096890 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr programCounter.vhd(38) " "VHDL Process Statement warning at programCounter.vhd(38): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096891 "|datapath_test|instruction_fetch:u1|programCounter:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc programCounter.vhd(40) " "VHDL Process Statement warning at programCounter.vhd(40): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096891 "|datapath_test|instruction_fetch:u1|programCounter:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 instruction_fetch:u1\|programCounter:u1\|register8:u1 " "Elaborating entity \"register8\" for hierarchy \"instruction_fetch:u1\|programCounter:u1\|register8:u1\"" {  } { { "../../lab1/programCounter.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/programCounter.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295096894 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ld register8.vhd(19) " "VHDL Process Statement warning at register8.vhd(19): signal \"Ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096895 "|datapath_test|instruction_fetch:u1|programCounter:u1|register8:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D register8.vhd(22) " "VHDL Process Statement warning at register8.vhd(22): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/register8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295096895 "|datapath_test|instruction_fetch:u1|programCounter:u1|register8:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem instruction_fetch:u1\|inst_mem:u2 " "Elaborating entity \"inst_mem\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\"" {  } { { "instruction_fetch.vhd" "u2" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295096906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\"" {  } { { "../../lab1/inst_mem.vhd" "altsyncram_component" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\"" {  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097073 ""}  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588295097073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79s3 " "Found entity 1: altsyncram_79s3" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295097174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79s3 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated " "Elaborating entity \"altsyncram_79s3\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_decoder risc_v_decoder:u2 " "Elaborating entity \"risc_v_decoder\" for hierarchy \"risc_v_decoder:u2\"" {  } { { "datapath.vhd" "u2" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097365 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"immediate\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295097367 "|datapath_test|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct7 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"funct7\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295097367 "|datapath_test|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs2 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rs2\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295097367 "|datapath_test|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs1 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rs1\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295097367 "|datapath_test|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct3 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"funct3\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295097367 "|datapath_test|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rd\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295097367 "|datapath_test|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097368 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[7\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[8\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[9\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[10\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[10\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097369 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[11\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[11\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[12\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[12\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[13\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[13\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[14\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[14\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[15\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[15\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[16\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[16\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[17\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[17\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[18\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[18\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[19\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[19\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[20\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[20\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[21\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[21\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[22\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[22\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[23\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[23\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[24\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[24\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[25\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[25\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[26\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[26\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[27\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[27\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[28\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[28\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[29\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[29\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[30\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[30\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[31\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[31\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097370 "|datapath_test|risc_v_decoder:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:u3 " "Elaborating entity \"register_file\" for hierarchy \"register_file:u3\"" {  } { { "datapath.vhd" "u3" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097375 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr register_file.vhd(21) " "VHDL Process Statement warning at register_file.vhd(21): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/register_file.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295097377 "|datapath|register_file:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:u4 " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:u4\"" {  } { { "datapath.vhd" "u4" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_64 ALU_64:u5 " "Elaborating entity \"ALU_64\" for hierarchy \"ALU_64:u5\"" {  } { { "datapath.vhd" "u5" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097387 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ALU_64.vhd(40) " "VHDL Process Statement warning at ALU_64.vhd(40): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumout ALU_64.vhd(41) " "VHDL Process Statement warning at ALU_64.vhd(41): signal \"sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftll ALU_64.vhd(43) " "VHDL Process Statement warning at ALU_64.vhd(43): signal \"shiftll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff ALU_64.vhd(46) " "VHDL Process Statement warning at ALU_64.vhd(46): signal \"diff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diffout ALU_64.vhd(53) " "VHDL Process Statement warning at ALU_64.vhd(53): signal \"diffout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftra ALU_64.vhd(56) " "VHDL Process Statement warning at ALU_64.vhd(56): signal \"shiftra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftrl ALU_64.vhd(62) " "VHDL Process Statement warning at ALU_64.vhd(62): signal \"shiftrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r ALU_64.vhd(37) " "VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU_64.vhd(37) " "VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c ALU_64.vhd(37) " "Inferred latch for \"c\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] ALU_64.vhd(37) " "Inferred latch for \"r\[0\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] ALU_64.vhd(37) " "Inferred latch for \"r\[1\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] ALU_64.vhd(37) " "Inferred latch for \"r\[2\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] ALU_64.vhd(37) " "Inferred latch for \"r\[3\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] ALU_64.vhd(37) " "Inferred latch for \"r\[4\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] ALU_64.vhd(37) " "Inferred latch for \"r\[5\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] ALU_64.vhd(37) " "Inferred latch for \"r\[6\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] ALU_64.vhd(37) " "Inferred latch for \"r\[7\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] ALU_64.vhd(37) " "Inferred latch for \"r\[8\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097391 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] ALU_64.vhd(37) " "Inferred latch for \"r\[9\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] ALU_64.vhd(37) " "Inferred latch for \"r\[10\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[11\] ALU_64.vhd(37) " "Inferred latch for \"r\[11\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[12\] ALU_64.vhd(37) " "Inferred latch for \"r\[12\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[13\] ALU_64.vhd(37) " "Inferred latch for \"r\[13\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[14\] ALU_64.vhd(37) " "Inferred latch for \"r\[14\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[15\] ALU_64.vhd(37) " "Inferred latch for \"r\[15\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[16\] ALU_64.vhd(37) " "Inferred latch for \"r\[16\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[17\] ALU_64.vhd(37) " "Inferred latch for \"r\[17\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[18\] ALU_64.vhd(37) " "Inferred latch for \"r\[18\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[19\] ALU_64.vhd(37) " "Inferred latch for \"r\[19\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[20\] ALU_64.vhd(37) " "Inferred latch for \"r\[20\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[21\] ALU_64.vhd(37) " "Inferred latch for \"r\[21\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[22\] ALU_64.vhd(37) " "Inferred latch for \"r\[22\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[23\] ALU_64.vhd(37) " "Inferred latch for \"r\[23\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[24\] ALU_64.vhd(37) " "Inferred latch for \"r\[24\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[25\] ALU_64.vhd(37) " "Inferred latch for \"r\[25\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[26\] ALU_64.vhd(37) " "Inferred latch for \"r\[26\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[27\] ALU_64.vhd(37) " "Inferred latch for \"r\[27\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[28\] ALU_64.vhd(37) " "Inferred latch for \"r\[28\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[29\] ALU_64.vhd(37) " "Inferred latch for \"r\[29\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[30\] ALU_64.vhd(37) " "Inferred latch for \"r\[30\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[31\] ALU_64.vhd(37) " "Inferred latch for \"r\[31\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[32\] ALU_64.vhd(37) " "Inferred latch for \"r\[32\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[33\] ALU_64.vhd(37) " "Inferred latch for \"r\[33\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097392 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[34\] ALU_64.vhd(37) " "Inferred latch for \"r\[34\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[35\] ALU_64.vhd(37) " "Inferred latch for \"r\[35\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[36\] ALU_64.vhd(37) " "Inferred latch for \"r\[36\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[37\] ALU_64.vhd(37) " "Inferred latch for \"r\[37\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[38\] ALU_64.vhd(37) " "Inferred latch for \"r\[38\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[39\] ALU_64.vhd(37) " "Inferred latch for \"r\[39\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[40\] ALU_64.vhd(37) " "Inferred latch for \"r\[40\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[41\] ALU_64.vhd(37) " "Inferred latch for \"r\[41\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[42\] ALU_64.vhd(37) " "Inferred latch for \"r\[42\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[43\] ALU_64.vhd(37) " "Inferred latch for \"r\[43\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[44\] ALU_64.vhd(37) " "Inferred latch for \"r\[44\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[45\] ALU_64.vhd(37) " "Inferred latch for \"r\[45\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[46\] ALU_64.vhd(37) " "Inferred latch for \"r\[46\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[47\] ALU_64.vhd(37) " "Inferred latch for \"r\[47\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[48\] ALU_64.vhd(37) " "Inferred latch for \"r\[48\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[49\] ALU_64.vhd(37) " "Inferred latch for \"r\[49\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[50\] ALU_64.vhd(37) " "Inferred latch for \"r\[50\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[51\] ALU_64.vhd(37) " "Inferred latch for \"r\[51\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[52\] ALU_64.vhd(37) " "Inferred latch for \"r\[52\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[53\] ALU_64.vhd(37) " "Inferred latch for \"r\[53\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[54\] ALU_64.vhd(37) " "Inferred latch for \"r\[54\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[55\] ALU_64.vhd(37) " "Inferred latch for \"r\[55\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[56\] ALU_64.vhd(37) " "Inferred latch for \"r\[56\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[57\] ALU_64.vhd(37) " "Inferred latch for \"r\[57\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[58\] ALU_64.vhd(37) " "Inferred latch for \"r\[58\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097393 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[59\] ALU_64.vhd(37) " "Inferred latch for \"r\[59\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097394 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[60\] ALU_64.vhd(37) " "Inferred latch for \"r\[60\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097394 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[61\] ALU_64.vhd(37) " "Inferred latch for \"r\[61\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097394 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[62\] ALU_64.vhd(37) " "Inferred latch for \"r\[62\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097394 "|datapath_test|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[63\] ALU_64.vhd(37) " "Inferred latch for \"r\[63\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097394 "|datapath_test|ALU_64:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub ALU_64:u5\|addsub:U1 " "Elaborating entity \"addsub\" for hierarchy \"ALU_64:u5\|addsub:U1\"" {  } { { "../../lab2/ALU_64.vhd" "U1" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ALU_64:u5\|addsub:U1\|fulladder:\\FA:0:U1 " "Elaborating entity \"fulladder\" for hierarchy \"ALU_64:u5\|addsub:U1\|fulladder:\\FA:0:U1\"" {  } { { "../../lab2/addsub.vhd" "\\FA:0:U1" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/addsub.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicShift ALU_64:u5\|logicShift:U3 " "Elaborating entity \"logicShift\" for hierarchy \"ALU_64:u5\|logicShift:U3\"" {  } { { "../../lab2/ALU_64.vhd" "U3" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/ALU_64.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097697 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R logicShift.vhd(19) " "VHDL Process Statement warning at logicShift.vhd(19): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] logicShift.vhd(19) " "Inferred latch for \"R\[0\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] logicShift.vhd(19) " "Inferred latch for \"R\[1\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] logicShift.vhd(19) " "Inferred latch for \"R\[2\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] logicShift.vhd(19) " "Inferred latch for \"R\[3\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] logicShift.vhd(19) " "Inferred latch for \"R\[4\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] logicShift.vhd(19) " "Inferred latch for \"R\[5\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] logicShift.vhd(19) " "Inferred latch for \"R\[6\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] logicShift.vhd(19) " "Inferred latch for \"R\[7\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] logicShift.vhd(19) " "Inferred latch for \"R\[8\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] logicShift.vhd(19) " "Inferred latch for \"R\[9\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] logicShift.vhd(19) " "Inferred latch for \"R\[10\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] logicShift.vhd(19) " "Inferred latch for \"R\[11\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] logicShift.vhd(19) " "Inferred latch for \"R\[12\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097700 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] logicShift.vhd(19) " "Inferred latch for \"R\[13\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] logicShift.vhd(19) " "Inferred latch for \"R\[14\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] logicShift.vhd(19) " "Inferred latch for \"R\[15\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[16\] logicShift.vhd(19) " "Inferred latch for \"R\[16\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[17\] logicShift.vhd(19) " "Inferred latch for \"R\[17\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[18\] logicShift.vhd(19) " "Inferred latch for \"R\[18\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[19\] logicShift.vhd(19) " "Inferred latch for \"R\[19\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[20\] logicShift.vhd(19) " "Inferred latch for \"R\[20\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[21\] logicShift.vhd(19) " "Inferred latch for \"R\[21\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[22\] logicShift.vhd(19) " "Inferred latch for \"R\[22\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[23\] logicShift.vhd(19) " "Inferred latch for \"R\[23\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[24\] logicShift.vhd(19) " "Inferred latch for \"R\[24\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[25\] logicShift.vhd(19) " "Inferred latch for \"R\[25\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[26\] logicShift.vhd(19) " "Inferred latch for \"R\[26\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[27\] logicShift.vhd(19) " "Inferred latch for \"R\[27\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[28\] logicShift.vhd(19) " "Inferred latch for \"R\[28\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[29\] logicShift.vhd(19) " "Inferred latch for \"R\[29\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[30\] logicShift.vhd(19) " "Inferred latch for \"R\[30\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[31\] logicShift.vhd(19) " "Inferred latch for \"R\[31\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[32\] logicShift.vhd(19) " "Inferred latch for \"R\[32\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[33\] logicShift.vhd(19) " "Inferred latch for \"R\[33\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[34\] logicShift.vhd(19) " "Inferred latch for \"R\[34\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[35\] logicShift.vhd(19) " "Inferred latch for \"R\[35\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[36\] logicShift.vhd(19) " "Inferred latch for \"R\[36\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097701 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[37\] logicShift.vhd(19) " "Inferred latch for \"R\[37\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[38\] logicShift.vhd(19) " "Inferred latch for \"R\[38\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[39\] logicShift.vhd(19) " "Inferred latch for \"R\[39\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[40\] logicShift.vhd(19) " "Inferred latch for \"R\[40\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[41\] logicShift.vhd(19) " "Inferred latch for \"R\[41\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[42\] logicShift.vhd(19) " "Inferred latch for \"R\[42\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[43\] logicShift.vhd(19) " "Inferred latch for \"R\[43\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[44\] logicShift.vhd(19) " "Inferred latch for \"R\[44\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[45\] logicShift.vhd(19) " "Inferred latch for \"R\[45\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[46\] logicShift.vhd(19) " "Inferred latch for \"R\[46\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[47\] logicShift.vhd(19) " "Inferred latch for \"R\[47\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[48\] logicShift.vhd(19) " "Inferred latch for \"R\[48\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[49\] logicShift.vhd(19) " "Inferred latch for \"R\[49\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[50\] logicShift.vhd(19) " "Inferred latch for \"R\[50\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[51\] logicShift.vhd(19) " "Inferred latch for \"R\[51\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[52\] logicShift.vhd(19) " "Inferred latch for \"R\[52\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[53\] logicShift.vhd(19) " "Inferred latch for \"R\[53\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[54\] logicShift.vhd(19) " "Inferred latch for \"R\[54\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[55\] logicShift.vhd(19) " "Inferred latch for \"R\[55\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[56\] logicShift.vhd(19) " "Inferred latch for \"R\[56\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[57\] logicShift.vhd(19) " "Inferred latch for \"R\[57\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[58\] logicShift.vhd(19) " "Inferred latch for \"R\[58\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097702 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[59\] logicShift.vhd(19) " "Inferred latch for \"R\[59\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097703 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[60\] logicShift.vhd(19) " "Inferred latch for \"R\[60\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097703 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[61\] logicShift.vhd(19) " "Inferred latch for \"R\[61\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097703 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[62\] logicShift.vhd(19) " "Inferred latch for \"R\[62\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097703 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[63\] logicShift.vhd(19) " "Inferred latch for \"R\[63\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097703 "|datapath_test|ALU_64:u5|logicShift:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:u6 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:u6\"" {  } { { "datapath.vhd" "u6" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:u6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:u6\|altsyncram:altsyncram_component\"" {  } { { "../../lab4/data_mem.vhd" "altsyncram_component" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:u6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:u6\|altsyncram:altsyncram_component\"" {  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:u6\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_mem.mif " "Parameter \"init_file\" = \"data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588295097824 ""}  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588295097824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ess3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ess3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ess3 " "Found entity 1: altsyncram_ess3" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588295097912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295097912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ess3 data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated " "Elaborating entity \"altsyncram_ess3\" for hierarchy \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295097916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:u7 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:u7\"" {  } { { "datapath.vhd" "u7" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295098250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr control_unit.vhd(18) " "VHDL Process Statement warning at control_unit.vhd(18): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/control_unit/control_unit.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295098252 "|datapath_test|control_unit:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control ALU_control:u8 " "Elaborating entity \"ALU_control\" for hierarchy \"ALU_control:u8\"" {  } { { "datapath.vhd" "u8" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295098256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_reg IF_reg:u9 " "Elaborating entity \"IF_reg\" for hierarchy \"IF_reg:u9\"" {  } { { "datapath.vhd" "u9" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295098261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_reg RD_reg:u10 " "Elaborating entity \"RD_reg\" for hierarchy \"RD_reg:u10\"" {  } { { "datapath.vhd" "u10" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295098268 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall RD_reg.vhd(39) " "VHDL Process Statement warning at RD_reg.vhd(39): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/RD_reg.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295098271 "|datapath|RD_reg:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_RD_reg control_RD_reg:u11 " "Elaborating entity \"control_RD_reg\" for hierarchy \"control_RD_reg:u11\"" {  } { { "datapath.vhd" "u11" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295098274 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall control_RD_reg.vhd(26) " "VHDL Process Statement warning at control_RD_reg.vhd(26): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/control_RD_reg.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295098275 "|datapath|control_RD_reg:u11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_reg EXE_reg:u12 " "Elaborating entity \"EXE_reg\" for hierarchy \"EXE_reg:u12\"" {  } { { "datapath.vhd" "u12" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295098279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_reg MEM_reg:u14 " "Elaborating entity \"MEM_reg\" for hierarchy \"MEM_reg:u14\"" {  } { { "datapath.vhd" "u14" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295098285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:u15 " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:u15\"" {  } { { "datapath.vhd" "u15" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295098291 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdA forwarding_unit.vhd(17) " "VHDL Process Statement warning at forwarding_unit.vhd(17): inferring latch(es) for signal or variable \"fwdA\", which holds its previous value in one or more paths through the process" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295098292 "|datapath_test|forwarding_unit:u15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdB forwarding_unit.vhd(34) " "VHDL Process Statement warning at forwarding_unit.vhd(34): inferring latch(es) for signal or variable \"fwdB\", which holds its previous value in one or more paths through the process" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295098292 "|datapath_test|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[0\] forwarding_unit.vhd(34) " "Inferred latch for \"fwdB\[0\]\" at forwarding_unit.vhd(34)" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098292 "|datapath_test|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[1\] forwarding_unit.vhd(34) " "Inferred latch for \"fwdB\[1\]\" at forwarding_unit.vhd(34)" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098292 "|datapath_test|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[0\] forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[0\]\" at forwarding_unit.vhd(17)" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098293 "|datapath_test|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[1\] forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[1\]\" at forwarding_unit.vhd(17)" {  } { { "../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098293 "|datapath_test|forwarding_unit:u15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_prediction_unit static_prediction_unit:u16 " "Elaborating entity \"static_prediction_unit\" for hierarchy \"static_prediction_unit:u16\"" {  } { { "datapath.vhd" "u16" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295098296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_branch ALU_branch:u17 " "Elaborating entity \"ALU_branch\" for hierarchy \"ALU_branch:u17\"" {  } { { "datapath.vhd" "u17" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295098300 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff ALU_branch.vhd(45) " "VHDL Process Statement warning at ALU_branch.vhd(45): signal \"diff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295098302 "|ALU_branch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diffout ALU_branch.vhd(52) " "VHDL Process Statement warning at ALU_branch.vhd(52): signal \"diffout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295098302 "|ALU_branch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r ALU_branch.vhd(54) " "VHDL Process Statement warning at ALU_branch.vhd(54): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295098302 "|ALU_branch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r ALU_branch.vhd(59) " "VHDL Process Statement warning at ALU_branch.vhd(59): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r ALU_branch.vhd(38) " "VHDL Process Statement warning at ALU_branch.vhd(38): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] ALU_branch.vhd(38) " "Inferred latch for \"r\[0\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] ALU_branch.vhd(38) " "Inferred latch for \"r\[1\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] ALU_branch.vhd(38) " "Inferred latch for \"r\[2\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] ALU_branch.vhd(38) " "Inferred latch for \"r\[3\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] ALU_branch.vhd(38) " "Inferred latch for \"r\[4\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] ALU_branch.vhd(38) " "Inferred latch for \"r\[5\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] ALU_branch.vhd(38) " "Inferred latch for \"r\[6\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] ALU_branch.vhd(38) " "Inferred latch for \"r\[7\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] ALU_branch.vhd(38) " "Inferred latch for \"r\[8\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] ALU_branch.vhd(38) " "Inferred latch for \"r\[9\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] ALU_branch.vhd(38) " "Inferred latch for \"r\[10\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[11\] ALU_branch.vhd(38) " "Inferred latch for \"r\[11\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[12\] ALU_branch.vhd(38) " "Inferred latch for \"r\[12\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[13\] ALU_branch.vhd(38) " "Inferred latch for \"r\[13\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[14\] ALU_branch.vhd(38) " "Inferred latch for \"r\[14\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[15\] ALU_branch.vhd(38) " "Inferred latch for \"r\[15\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[16\] ALU_branch.vhd(38) " "Inferred latch for \"r\[16\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[17\] ALU_branch.vhd(38) " "Inferred latch for \"r\[17\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[18\] ALU_branch.vhd(38) " "Inferred latch for \"r\[18\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[19\] ALU_branch.vhd(38) " "Inferred latch for \"r\[19\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[20\] ALU_branch.vhd(38) " "Inferred latch for \"r\[20\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[21\] ALU_branch.vhd(38) " "Inferred latch for \"r\[21\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098303 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[22\] ALU_branch.vhd(38) " "Inferred latch for \"r\[22\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[23\] ALU_branch.vhd(38) " "Inferred latch for \"r\[23\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[24\] ALU_branch.vhd(38) " "Inferred latch for \"r\[24\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[25\] ALU_branch.vhd(38) " "Inferred latch for \"r\[25\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[26\] ALU_branch.vhd(38) " "Inferred latch for \"r\[26\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[27\] ALU_branch.vhd(38) " "Inferred latch for \"r\[27\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[28\] ALU_branch.vhd(38) " "Inferred latch for \"r\[28\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[29\] ALU_branch.vhd(38) " "Inferred latch for \"r\[29\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[30\] ALU_branch.vhd(38) " "Inferred latch for \"r\[30\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[31\] ALU_branch.vhd(38) " "Inferred latch for \"r\[31\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[32\] ALU_branch.vhd(38) " "Inferred latch for \"r\[32\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[33\] ALU_branch.vhd(38) " "Inferred latch for \"r\[33\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[34\] ALU_branch.vhd(38) " "Inferred latch for \"r\[34\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[35\] ALU_branch.vhd(38) " "Inferred latch for \"r\[35\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[36\] ALU_branch.vhd(38) " "Inferred latch for \"r\[36\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[37\] ALU_branch.vhd(38) " "Inferred latch for \"r\[37\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[38\] ALU_branch.vhd(38) " "Inferred latch for \"r\[38\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[39\] ALU_branch.vhd(38) " "Inferred latch for \"r\[39\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[40\] ALU_branch.vhd(38) " "Inferred latch for \"r\[40\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[41\] ALU_branch.vhd(38) " "Inferred latch for \"r\[41\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[42\] ALU_branch.vhd(38) " "Inferred latch for \"r\[42\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[43\] ALU_branch.vhd(38) " "Inferred latch for \"r\[43\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[44\] ALU_branch.vhd(38) " "Inferred latch for \"r\[44\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[45\] ALU_branch.vhd(38) " "Inferred latch for \"r\[45\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098304 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[46\] ALU_branch.vhd(38) " "Inferred latch for \"r\[46\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[47\] ALU_branch.vhd(38) " "Inferred latch for \"r\[47\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[48\] ALU_branch.vhd(38) " "Inferred latch for \"r\[48\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[49\] ALU_branch.vhd(38) " "Inferred latch for \"r\[49\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[50\] ALU_branch.vhd(38) " "Inferred latch for \"r\[50\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[51\] ALU_branch.vhd(38) " "Inferred latch for \"r\[51\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[52\] ALU_branch.vhd(38) " "Inferred latch for \"r\[52\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[53\] ALU_branch.vhd(38) " "Inferred latch for \"r\[53\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[54\] ALU_branch.vhd(38) " "Inferred latch for \"r\[54\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[55\] ALU_branch.vhd(38) " "Inferred latch for \"r\[55\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[56\] ALU_branch.vhd(38) " "Inferred latch for \"r\[56\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[57\] ALU_branch.vhd(38) " "Inferred latch for \"r\[57\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[58\] ALU_branch.vhd(38) " "Inferred latch for \"r\[58\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[59\] ALU_branch.vhd(38) " "Inferred latch for \"r\[59\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[60\] ALU_branch.vhd(38) " "Inferred latch for \"r\[60\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[61\] ALU_branch.vhd(38) " "Inferred latch for \"r\[61\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[62\] ALU_branch.vhd(38) " "Inferred latch for \"r\[62\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[63\] ALU_branch.vhd(38) " "Inferred latch for \"r\[63\]\" at ALU_branch.vhd(38)" {  } { { "ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098305 "|ALU_branch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "early_forwarding_unit early_forwarding_unit:u18 " "Elaborating entity \"early_forwarding_unit\" for hierarchy \"early_forwarding_unit:u18\"" {  } { { "datapath.vhd" "u18" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295098458 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdA early_forwarding_unit.vhd(17) " "VHDL Process Statement warning at early_forwarding_unit.vhd(17): inferring latch(es) for signal or variable \"fwdA\", which holds its previous value in one or more paths through the process" {  } { { "early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295098459 "|early_forwarding_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdB early_forwarding_unit.vhd(36) " "VHDL Process Statement warning at early_forwarding_unit.vhd(36): inferring latch(es) for signal or variable \"fwdB\", which holds its previous value in one or more paths through the process" {  } { { "early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588295098460 "|early_forwarding_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[0\] early_forwarding_unit.vhd(36) " "Inferred latch for \"fwdB\[0\]\" at early_forwarding_unit.vhd(36)" {  } { { "early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098460 "|early_forwarding_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[1\] early_forwarding_unit.vhd(36) " "Inferred latch for \"fwdB\[1\]\" at early_forwarding_unit.vhd(36)" {  } { { "early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098460 "|early_forwarding_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[0\] early_forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[0\]\" at early_forwarding_unit.vhd(17)" {  } { { "early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098460 "|early_forwarding_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[1\] early_forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[1\]\" at early_forwarding_unit.vhd(17)" {  } { { "early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295098460 "|early_forwarding_unit"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[0\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[1\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[2\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[3\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[4\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[5\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[6\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[7\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[8\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[9\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[10\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[11\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[12\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[13\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[14\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[15\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[16\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[17\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[18\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[19\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[20\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[21\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[22\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[23\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[24\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[25\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[26\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[27\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[28\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[29\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[30\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[31\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[32\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 805 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[33\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[34\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[35\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[36\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[37\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 925 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[38\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[39\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[40\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[41\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[42\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[43\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1069 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[44\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[45\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[46\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[47\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[48\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[49\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[50\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[51\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[52\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[53\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[54\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[55\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[56\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[57\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[58\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[59\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[60\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[61\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[62\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[63\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_ess3.tdf" 1549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 245 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[1\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[2\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[3\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[4\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[5\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[6\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[7\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[8\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[9\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[10\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[11\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[12\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[13\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[14\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[15\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[16\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[17\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[18\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[19\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[20\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[21\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[22\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[23\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[24\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[25\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[26\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[27\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[28\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[29\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[30\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[31\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/db/altsyncram_79s3.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295098871 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588295098871 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588295098871 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588295099206 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "784 " "784 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588295099351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588295099828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588295099828 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295099929 "|datapath|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295099929 "|datapath|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "static_type " "No output dependent on input pin \"static_type\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588295099929 "|datapath|static_type"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588295099929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588295099929 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588295099929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588295099929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 182 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 182 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588295100065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 18:05:00 2020 " "Processing ended: Thu Apr 30 18:05:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588295100065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588295100065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588295100065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588295100065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588295101606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588295101612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 18:05:01 2020 " "Processing started: Thu Apr 30 18:05:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588295101612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588295101612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588295101612 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588295101807 ""}
{ "Info" "0" "" "Project  = datapath" {  } {  } 0 0 "Project  = datapath" 0 0 "Fitter" 0 0 1588295101808 ""}
{ "Info" "0" "" "Revision = datapath" {  } {  } 0 0 "Revision = datapath" 0 0 "Fitter" 0 0 1588295101808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588295101951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588295101951 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "datapath EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"datapath\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588295101960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588295102023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588295102023 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588295102408 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588295102421 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588295102870 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588295102870 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588295102870 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588295102870 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588295102870 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588295102870 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588295102870 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588295102870 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588295102870 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588295102870 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588295102872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588295102872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588295102872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588295102872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588295102872 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588295102872 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588295102874 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1588295103670 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "datapath.sdc " "Synopsys Design Constraints File file not found: 'datapath.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588295103848 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588295103848 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1588295103849 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1588295103849 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1588295103850 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1588295103850 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588295103850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588295103851 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588295103851 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588295103852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588295103852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588295103852 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588295103852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588295103852 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588295103852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588295103853 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1588295103853 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588295103853 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 3 0 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1588295103854 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1588295103854 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588295103854 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588295103856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588295103856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588295103856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588295103856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588295103856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588295103856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588295103856 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588295103856 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1588295103856 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588295103856 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1588295103917 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1588295103917 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588295103942 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588295103947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588295106545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588295106648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588295106688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588295107544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588295107544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588295107752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588295111305 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588295111305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588295111532 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1588295111532 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588295111532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588295111535 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588295111672 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588295111680 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588295111925 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588295111925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588295112161 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588295112494 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1588295112786 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/output_files/datapath.fit.smsg " "Generated suppressed messages file C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/output_files/datapath.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588295112899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 533 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 533 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5669 " "Peak virtual memory: 5669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588295113468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 18:05:13 2020 " "Processing ended: Thu Apr 30 18:05:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588295113468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588295113468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588295113468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588295113468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588295114695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588295114702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 18:05:14 2020 " "Processing started: Thu Apr 30 18:05:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588295114702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588295114702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588295114702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588295115236 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588295118356 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588295118514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588295118878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 18:05:18 2020 " "Processing ended: Thu Apr 30 18:05:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588295118878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588295118878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588295118878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588295118878 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588295119526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588295120357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588295120363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 18:05:19 2020 " "Processing started: Thu Apr 30 18:05:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588295120363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588295120363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta datapath -c datapath " "Command: quartus_sta datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588295120364 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588295120562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588295121259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588295121259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588295121321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588295121321 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "datapath.sdc " "Synopsys Design Constraints File file not found: 'datapath.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588295121839 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588295121839 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588295121839 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588295121840 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588295121840 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588295121840 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588295121841 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1588295121849 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588295121852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295121854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295121896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295121899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295121902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295121906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295121908 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588295121914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588295121937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588295122189 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588295122228 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588295122229 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588295122229 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588295122229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295122230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295122292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295122296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295122330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295122333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295122336 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588295122341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588295122438 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588295122438 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588295122438 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588295122439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295122446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295122450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295122455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295122458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588295122461 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588295122912 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588295122912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588295123133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 18:05:23 2020 " "Processing ended: Thu Apr 30 18:05:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588295123133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588295123133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588295123133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588295123133 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1588295124286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588295124292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 18:05:24 2020 " "Processing started: Thu Apr 30 18:05:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588295124292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588295124292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_eda --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588295124293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1588295125309 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_7_1200mv_85c_slow.vho C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/ simulation " "Generated file datapath_7_1200mv_85c_slow.vho in folder \"C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588295125467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_7_1200mv_0c_slow.vho C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/ simulation " "Generated file datapath_7_1200mv_0c_slow.vho in folder \"C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588295125528 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_min_1200mv_0c_fast.vho C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/ simulation " "Generated file datapath_min_1200mv_0c_fast.vho in folder \"C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588295125590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath.vho C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/ simulation " "Generated file datapath.vho in folder \"C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588295125652 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_7_1200mv_85c_vhd_slow.sdo C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/ simulation " "Generated file datapath_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588295125677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_7_1200mv_0c_vhd_slow.sdo C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/ simulation " "Generated file datapath_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588295125699 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_min_1200mv_0c_vhd_fast.sdo C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/ simulation " "Generated file datapath_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588295125720 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_vhd.sdo C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/ simulation " "Generated file datapath_vhd.sdo in folder \"C:/Users/Correy/Desktop/directedStudies/directedStudies/final project/static_datapaths/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588295125735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588295125851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 18:05:25 2020 " "Processing ended: Thu Apr 30 18:05:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588295125851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588295125851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588295125851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588295125851 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 722 s " "Quartus Prime Full Compilation was successful. 0 errors, 722 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588295126523 ""}
