
-- Parsing `sigmap_test.v' using frontend ` -vlog2k' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar24_SW_Release, released at Wed Mar 27 20:32:46 2024.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sigmap_test.v'

-- Running command `hierarchy -top test; test2' --

2. Executing HIERARCHY pass (managing design hierarchy).
Statically elaborating the Verific parse tree.
Elaborating all modules in library 'work'
VERIFIC-INFO [VERI-1018] sigmap_test.v:1: compiling module 'test'
Running rewriter 'initial-assertions'.
Clearing rewriter list.
VERIFIC-INFO [VERI-1018] sigmap_test.v:1: compiling module 'test'
Importing module test.

2.1. Analyzing design hierarchy..
Top module:  \test

2.2. Analyzing design hierarchy..
Top module:  \test
Removed 0 unused modules.
0 0 0
0 0 0
Mapped signal x: \x

3. Doing important stuff!
Log message #0.
Log message #1.
Log message #2.
Log message #3.
Log message #4.
Log message #5.
Log message #6.
Log message #7.
Log message #8.
Log message #9.

End of script. Logfile hash: 734bf27bb3, CPU: user 0.01s system 0.00s, MEM: 25.28 MB peak
Yosys 0.39+165 (git sha1 32bbca858, ccache g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -Os)
Time spent: 56% 1x hierarchy (0 sec), 38% 1x verific (0 sec), ...
