INFO-FLOW: Workspace /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline opened at Tue Oct 14 10:10:10 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.17 sec.
Execute     set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /data/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.12 sec.
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.39 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 16.49 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 27.19 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 25.93 seconds. CPU system time: 1.03 seconds. Elapsed time: 27.19 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.195 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling activation_accelerator.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang activation_accelerator.cpp -foptimization-record-file=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.err.log 
Command         ap_eval done; 0.41 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top activation_accelerator -name=activation_accelerator 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.err.log 
Command         ap_eval done; 5.06 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag -fix-errors /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.54 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json -fix-errors /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.14 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.22 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 12.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 10.6 sec.
Execute           source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 11.15 sec.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 4.34 sec.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.err.log 
Command         ap_eval done; 3.77 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.86 seconds. CPU system time: 3.12 seconds. Elapsed time: 43.15 seconds; current allocated memory: 760.703 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -args  "/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc"  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -args /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -args /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 6.32 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 6.33 sec.
Execute         run_link_or_opt -opt -out /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -args /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 2.38 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.38 sec.
Execute         run_link_or_opt -out /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -args /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.34 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.34 sec.
Execute         run_link_or_opt -opt -out /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -args /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.33 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.33 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=activation_accelerator -mllvm -hls-db-dir -mllvm /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 3.31 sec.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_safe_softmax(float const*, unsigned short*, int)' (activation_accelerator.cpp:270:20)
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545:39)
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545:6)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_silu(float const*, unsigned short*, int)' (activation_accelerator.cpp:163:36)
INFO: [HLS 214-131] Inlining function 'float_Multiply(float const*, float const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:474:13)
INFO: [HLS 214-131] Inlining function 'float_gelu(float const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:482:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_1' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:87:22)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_fpclassify<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fpclassify.h:37:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.33.57.67.76.87.96.107.116.127.136.147)' into 'fp_struct<float>::to_float() const (.54.64.73.84.93.104.113.124.133.144)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.54.64.73.84.93.104.113.124.133.144)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.33.57.67.76.87.96.107.116.127.136.147)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'int generic_fpclassify<float>(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'float_rms_norm(float const*, unsigned short*, int)' (activation_accelerator.cpp:170:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'float_layer_norm(float const*, unsigned short*, int)' (activation_accelerator.cpp:187:0)
INFO: [HLS 214-178] Inlining function 'bf16_to_float(unsigned short const*, float*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:431:0)
INFO: [HLS 214-178] Inlining function 'float_add(float const*, float const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:431:0)
INFO: [HLS 214-178] Inlining function 'Q_rsqrt(float)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:431:0)
INFO: [HLS 214-178] Inlining function 'erff' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:431:0)
INFO: [HLS 214-178] Inlining function 'float_silu(float const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:431:0)
INFO: [HLS 214-178] Inlining function 'float_rms_norm(float const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:431:0)
INFO: [HLS 214-178] Inlining function 'float_layer_norm(float const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:431:0)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'VITIS_LOOP_445_1'(activation_accelerator.cpp:445:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:445:27)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'VITIS_LOOP_448_2'(activation_accelerator.cpp:448:27) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:448:27)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 16 in loop 'VITIS_LOOP_499_4'(activation_accelerator.cpp:499:27) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:499:27)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.39 seconds. CPU system time: 1.5 seconds. Elapsed time: 13.37 seconds; current allocated memory: 760.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.883 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top activation_accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.0.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.58 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.59 seconds; current allocated memory: 807.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.66 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.53 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.08 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.19 seconds; current allocated memory: 873.688 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc to /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'softmax_loop_1' (activation_accelerator.cpp:265) in function 'float_safe_softmax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'softmax_loop_2' (activation_accelerator.cpp:266) in function 'float_safe_softmax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'softmax_loop_3' (activation_accelerator.cpp:274) in function 'float_safe_softmax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_445_1' (activation_accelerator.cpp:445) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_448_2' (activation_accelerator.cpp:448) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'float_add_loop' (activation_accelerator.cpp:253) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'silu_loop' (activation_accelerator.cpp:162) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rms_norm_loop1' (activation_accelerator.cpp:172) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rms_norm_loop2' (activation_accelerator.cpp:180) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_1' (activation_accelerator.cpp:145) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'layer_norm_loop1' (activation_accelerator.cpp:189) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'layer_norm_loop2' (activation_accelerator.cpp:195) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'layer_norm_loop3' (activation_accelerator.cpp:204) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_499_4' (activation_accelerator.cpp:499) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bf16add' (activation_accelerator.cpp:24).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_87_1' (activation_accelerator.cpp:64) in function 'bf16add' completely: variable loop bound.
Command           transform done; 0.76 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:18) in function 'erf_approx::generic_erf<float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:41:69) to (activation_accelerator.cpp:80:9) in function 'bf16add'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:64:14) to (activation_accelerator.cpp:132:9) in function 'bf16add'... converting 5 basic blocks.
Command           transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.32 seconds; current allocated memory: 942.277 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'exp_x' (activation_accelerator.cpp:270:18)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2' (activation_accelerator.cpp:277:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0' (activation_accelerator.cpp:446:21)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1' (activation_accelerator.cpp:449:21)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (activation_accelerator.cpp:147:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2' (activation_accelerator.cpp:256:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2' (activation_accelerator.cpp:460:10)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2' (activation_accelerator.cpp:405:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2' (activation_accelerator.cpp:245:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2' (activation_accelerator.cpp:166:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2' (activation_accelerator.cpp:183:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buf2' (activation_accelerator.cpp:207:19)
Command           transform done; 0.76 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.62 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.191 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.89 sec.
Command       elaborate done; 60.42 sec.
Execute       ap_eval exec zip -j /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.14 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
Execute         ap_set_top_model activation_accelerator 
WARNING: [SYN 201-103] Legalizing function name 'generic_erf<float>' to 'generic_erf_float_s'.
Execute         get_model_list activation_accelerator -filter all-wo-channel -topdown 
Execute         preproc_iomode -model activation_accelerator 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_448_2 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_445_1 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_458_3 
Execute         preproc_iomode -model bf16add 
Execute         preproc_iomode -model activation_accelerator_Pipeline_float_add_loop 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_145_11 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_145_1 
Execute         preproc_iomode -model float_safe_softmax 
Execute         preproc_iomode -model float_safe_softmax_Pipeline_softmax_loop_3 
Execute         preproc_iomode -model float_safe_softmax_Pipeline_softmax_loop_2 
Execute         preproc_iomode -model float_safe_softmax_Pipeline_softmax_loop_1 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_145_12 
Execute         preproc_iomode -model activation_accelerator_Pipeline_float_multiply_loop 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_145_14 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_145_13 
Execute         preproc_iomode -model activation_accelerator_Pipeline_gelu_loop 
Execute         preproc_iomode -model generic_erf<float> 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_145_15 
Execute         preproc_iomode -model activation_accelerator_Pipeline_silu_loop 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_145_16 
Execute         preproc_iomode -model activation_accelerator_Pipeline_rms_norm_loop2 
Execute         preproc_iomode -model activation_accelerator_Pipeline_rms_norm_loop1 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_145_17 
Execute         preproc_iomode -model activation_accelerator_Pipeline_layer_norm_loop3 
Execute         preproc_iomode -model activation_accelerator_Pipeline_layer_norm_loop2 
Execute         preproc_iomode -model activation_accelerator_Pipeline_layer_norm_loop1 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_145_18 
Execute         preproc_iomode -model activation_accelerator_Pipeline_VITIS_LOOP_499_4 
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: activation_accelerator_Pipeline_VITIS_LOOP_499_4 activation_accelerator_Pipeline_VITIS_LOOP_145_18 activation_accelerator_Pipeline_layer_norm_loop1 activation_accelerator_Pipeline_layer_norm_loop2 activation_accelerator_Pipeline_layer_norm_loop3 activation_accelerator_Pipeline_VITIS_LOOP_145_17 activation_accelerator_Pipeline_rms_norm_loop1 activation_accelerator_Pipeline_rms_norm_loop2 activation_accelerator_Pipeline_VITIS_LOOP_145_16 activation_accelerator_Pipeline_silu_loop activation_accelerator_Pipeline_VITIS_LOOP_145_15 generic_erf<float> activation_accelerator_Pipeline_gelu_loop activation_accelerator_Pipeline_VITIS_LOOP_145_13 activation_accelerator_Pipeline_VITIS_LOOP_145_14 activation_accelerator_Pipeline_float_multiply_loop activation_accelerator_Pipeline_VITIS_LOOP_145_12 float_safe_softmax_Pipeline_softmax_loop_1 float_safe_softmax_Pipeline_softmax_loop_2 float_safe_softmax_Pipeline_softmax_loop_3 float_safe_softmax activation_accelerator_Pipeline_VITIS_LOOP_145_1 activation_accelerator_Pipeline_VITIS_LOOP_145_11 activation_accelerator_Pipeline_float_add_loop bf16add activation_accelerator_Pipeline_VITIS_LOOP_458_3 activation_accelerator_Pipeline_VITIS_LOOP_445_1 activation_accelerator_Pipeline_VITIS_LOOP_448_2 activation_accelerator
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_499_4 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_499_4 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_499_4 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_145_18 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_18 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_145_18 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_layer_norm_loop1 ...
Execute         set_default_model activation_accelerator_Pipeline_layer_norm_loop1 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_layer_norm_loop1 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_layer_norm_loop2 ...
Execute         set_default_model activation_accelerator_Pipeline_layer_norm_loop2 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_layer_norm_loop2 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_layer_norm_loop3 ...
Execute         set_default_model activation_accelerator_Pipeline_layer_norm_loop3 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_layer_norm_loop3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_145_17 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_17 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_145_17 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_rms_norm_loop1 ...
Execute         set_default_model activation_accelerator_Pipeline_rms_norm_loop1 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_rms_norm_loop1 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_rms_norm_loop2 ...
Execute         set_default_model activation_accelerator_Pipeline_rms_norm_loop2 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_rms_norm_loop2 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_145_16 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_16 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_145_16 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_silu_loop ...
Execute         set_default_model activation_accelerator_Pipeline_silu_loop 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_silu_loop 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_145_15 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_15 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_145_15 
INFO-FLOW: Configuring Module : generic_erf<float> ...
Execute         set_default_model generic_erf<float> 
Execute         apply_spec_resource_limit generic_erf<float> 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_gelu_loop ...
Execute         set_default_model activation_accelerator_Pipeline_gelu_loop 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_gelu_loop 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_145_13 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_13 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_145_13 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_145_14 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_14 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_145_14 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_float_multiply_loop ...
Execute         set_default_model activation_accelerator_Pipeline_float_multiply_loop 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_float_multiply_loop 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_145_12 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_12 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_145_12 
INFO-FLOW: Configuring Module : float_safe_softmax_Pipeline_softmax_loop_1 ...
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_1 
Execute         apply_spec_resource_limit float_safe_softmax_Pipeline_softmax_loop_1 
INFO-FLOW: Configuring Module : float_safe_softmax_Pipeline_softmax_loop_2 ...
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_2 
Execute         apply_spec_resource_limit float_safe_softmax_Pipeline_softmax_loop_2 
INFO-FLOW: Configuring Module : float_safe_softmax_Pipeline_softmax_loop_3 ...
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_3 
Execute         apply_spec_resource_limit float_safe_softmax_Pipeline_softmax_loop_3 
INFO-FLOW: Configuring Module : float_safe_softmax ...
Execute         set_default_model float_safe_softmax 
Execute         apply_spec_resource_limit float_safe_softmax 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_145_1 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_1 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_145_1 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_145_11 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_11 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_145_11 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_float_add_loop ...
Execute         set_default_model activation_accelerator_Pipeline_float_add_loop 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_float_add_loop 
INFO-FLOW: Configuring Module : bf16add ...
Execute         set_default_model bf16add 
Execute         apply_spec_resource_limit bf16add 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_458_3 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_458_3 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_458_3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_445_1 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_445_1 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_445_1 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_VITIS_LOOP_448_2 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_448_2 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_VITIS_LOOP_448_2 
INFO-FLOW: Configuring Module : activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         apply_spec_resource_limit activation_accelerator 
INFO-FLOW: Model list for preprocess: activation_accelerator_Pipeline_VITIS_LOOP_499_4 activation_accelerator_Pipeline_VITIS_LOOP_145_18 activation_accelerator_Pipeline_layer_norm_loop1 activation_accelerator_Pipeline_layer_norm_loop2 activation_accelerator_Pipeline_layer_norm_loop3 activation_accelerator_Pipeline_VITIS_LOOP_145_17 activation_accelerator_Pipeline_rms_norm_loop1 activation_accelerator_Pipeline_rms_norm_loop2 activation_accelerator_Pipeline_VITIS_LOOP_145_16 activation_accelerator_Pipeline_silu_loop activation_accelerator_Pipeline_VITIS_LOOP_145_15 generic_erf<float> activation_accelerator_Pipeline_gelu_loop activation_accelerator_Pipeline_VITIS_LOOP_145_13 activation_accelerator_Pipeline_VITIS_LOOP_145_14 activation_accelerator_Pipeline_float_multiply_loop activation_accelerator_Pipeline_VITIS_LOOP_145_12 float_safe_softmax_Pipeline_softmax_loop_1 float_safe_softmax_Pipeline_softmax_loop_2 float_safe_softmax_Pipeline_softmax_loop_3 float_safe_softmax activation_accelerator_Pipeline_VITIS_LOOP_145_1 activation_accelerator_Pipeline_VITIS_LOOP_145_11 activation_accelerator_Pipeline_float_add_loop bf16add activation_accelerator_Pipeline_VITIS_LOOP_458_3 activation_accelerator_Pipeline_VITIS_LOOP_445_1 activation_accelerator_Pipeline_VITIS_LOOP_448_2 activation_accelerator
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_499_4 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_499_4 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_499_4 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_499_4 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_145_18 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_18 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_145_18 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_18 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_layer_norm_loop1 ...
Execute         set_default_model activation_accelerator_Pipeline_layer_norm_loop1 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_layer_norm_loop1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_layer_norm_loop1 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_layer_norm_loop2 ...
Execute         set_default_model activation_accelerator_Pipeline_layer_norm_loop2 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_layer_norm_loop2 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_layer_norm_loop2 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_layer_norm_loop3 ...
Execute         set_default_model activation_accelerator_Pipeline_layer_norm_loop3 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_layer_norm_loop3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_layer_norm_loop3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_145_17 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_17 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_145_17 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_17 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_rms_norm_loop1 ...
Execute         set_default_model activation_accelerator_Pipeline_rms_norm_loop1 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_rms_norm_loop1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_rms_norm_loop1 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_rms_norm_loop2 ...
Execute         set_default_model activation_accelerator_Pipeline_rms_norm_loop2 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_rms_norm_loop2 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_rms_norm_loop2 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_145_16 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_16 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_145_16 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_16 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_silu_loop ...
Execute         set_default_model activation_accelerator_Pipeline_silu_loop 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_silu_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_silu_loop 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_145_15 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_15 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_145_15 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_15 
INFO-FLOW: Preprocessing Module: generic_erf<float> ...
Execute         set_default_model generic_erf<float> 
Execute         cdfg_preprocess -model generic_erf<float> 
Execute         rtl_gen_preprocess generic_erf<float> 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_gelu_loop ...
Execute         set_default_model activation_accelerator_Pipeline_gelu_loop 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_gelu_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_gelu_loop 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_145_13 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_13 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_145_13 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_13 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_145_14 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_14 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_145_14 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_14 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_float_multiply_loop ...
Execute         set_default_model activation_accelerator_Pipeline_float_multiply_loop 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_float_multiply_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_float_multiply_loop 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_145_12 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_12 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_145_12 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_12 
INFO-FLOW: Preprocessing Module: float_safe_softmax_Pipeline_softmax_loop_1 ...
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_1 
Execute         cdfg_preprocess -model float_safe_softmax_Pipeline_softmax_loop_1 
Execute         rtl_gen_preprocess float_safe_softmax_Pipeline_softmax_loop_1 
INFO-FLOW: Preprocessing Module: float_safe_softmax_Pipeline_softmax_loop_2 ...
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_2 
Execute         cdfg_preprocess -model float_safe_softmax_Pipeline_softmax_loop_2 
Execute         rtl_gen_preprocess float_safe_softmax_Pipeline_softmax_loop_2 
INFO-FLOW: Preprocessing Module: float_safe_softmax_Pipeline_softmax_loop_3 ...
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_3 
Execute         cdfg_preprocess -model float_safe_softmax_Pipeline_softmax_loop_3 
Execute         rtl_gen_preprocess float_safe_softmax_Pipeline_softmax_loop_3 
INFO-FLOW: Preprocessing Module: float_safe_softmax ...
Execute         set_default_model float_safe_softmax 
Execute         cdfg_preprocess -model float_safe_softmax 
Execute         rtl_gen_preprocess float_safe_softmax 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_145_1 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_1 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_145_1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_1 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_145_11 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_11 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_145_11 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_11 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_float_add_loop ...
Execute         set_default_model activation_accelerator_Pipeline_float_add_loop 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_float_add_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_float_add_loop 
INFO-FLOW: Preprocessing Module: bf16add ...
Execute         set_default_model bf16add 
Execute         cdfg_preprocess -model bf16add 
Execute         rtl_gen_preprocess bf16add 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_458_3 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_458_3 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_458_3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_458_3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_445_1 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_445_1 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_445_1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_445_1 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_VITIS_LOOP_448_2 ...
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_448_2 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_VITIS_LOOP_448_2 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_448_2 
INFO-FLOW: Preprocessing Module: activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         cdfg_preprocess -model activation_accelerator 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for synthesis: activation_accelerator_Pipeline_VITIS_LOOP_499_4 activation_accelerator_Pipeline_VITIS_LOOP_145_18 activation_accelerator_Pipeline_layer_norm_loop1 activation_accelerator_Pipeline_layer_norm_loop2 activation_accelerator_Pipeline_layer_norm_loop3 activation_accelerator_Pipeline_VITIS_LOOP_145_17 activation_accelerator_Pipeline_rms_norm_loop1 activation_accelerator_Pipeline_rms_norm_loop2 activation_accelerator_Pipeline_VITIS_LOOP_145_16 activation_accelerator_Pipeline_silu_loop activation_accelerator_Pipeline_VITIS_LOOP_145_15 generic_erf<float> activation_accelerator_Pipeline_gelu_loop activation_accelerator_Pipeline_VITIS_LOOP_145_13 activation_accelerator_Pipeline_VITIS_LOOP_145_14 activation_accelerator_Pipeline_float_multiply_loop activation_accelerator_Pipeline_VITIS_LOOP_145_12 float_safe_softmax_Pipeline_softmax_loop_1 float_safe_softmax_Pipeline_softmax_loop_2 float_safe_softmax_Pipeline_softmax_loop_3 float_safe_softmax activation_accelerator_Pipeline_VITIS_LOOP_145_1 activation_accelerator_Pipeline_VITIS_LOOP_145_11 activation_accelerator_Pipeline_float_add_loop bf16add activation_accelerator_Pipeline_VITIS_LOOP_458_3 activation_accelerator_Pipeline_VITIS_LOOP_445_1 activation_accelerator_Pipeline_VITIS_LOOP_448_2 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_499_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_499_4 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_499_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_499_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_499_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.192 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_499_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_499_4.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_499_4.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_499_4 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_499_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.192 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_499_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_499_4.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_499_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_18 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_145_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_18.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_18.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_145_18.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_18 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_145_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_18.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_18.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_145_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_layer_norm_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_layer_norm_loop1 
Execute         schedule -model activation_accelerator_Pipeline_layer_norm_loop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_norm_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_layer_norm_loop1' (loop 'layer_norm_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln191', activation_accelerator.cpp:191) of variable 'sum', activation_accelerator.cpp:192 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:192) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_layer_norm_loop1' (loop 'layer_norm_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln191', activation_accelerator.cpp:191) of variable 'sum', activation_accelerator.cpp:192 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:192) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'layer_norm_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop1.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_layer_norm_loop1.
Execute         set_default_model activation_accelerator_Pipeline_layer_norm_loop1 
Execute         bind -model activation_accelerator_Pipeline_layer_norm_loop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop1.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_layer_norm_loop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_layer_norm_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_layer_norm_loop2 
Execute         schedule -model activation_accelerator_Pipeline_layer_norm_loop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_norm_loop2'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_layer_norm_loop2' (loop 'layer_norm_loop2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('var_write_ln197', activation_accelerator.cpp:197) of variable 'var', activation_accelerator.cpp:199 on local variable 'var' and 'load' operation ('var_load_1', activation_accelerator.cpp:199) on local variable 'var'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_layer_norm_loop2' (loop 'layer_norm_loop2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('var_write_ln197', activation_accelerator.cpp:197) of variable 'var', activation_accelerator.cpp:199 on local variable 'var' and 'load' operation ('var_load_1', activation_accelerator.cpp:199) on local variable 'var'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'layer_norm_loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop2.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_layer_norm_loop2.
Execute         set_default_model activation_accelerator_Pipeline_layer_norm_loop2 
Execute         bind -model activation_accelerator_Pipeline_layer_norm_loop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop2.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_layer_norm_loop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_layer_norm_loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_layer_norm_loop3 
Execute         schedule -model activation_accelerator_Pipeline_layer_norm_loop3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_norm_loop3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'layer_norm_loop3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop3.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_layer_norm_loop3.
Execute         set_default_model activation_accelerator_Pipeline_layer_norm_loop3 
Execute         bind -model activation_accelerator_Pipeline_layer_norm_loop3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop3.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_layer_norm_loop3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_17 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_145_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.194 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_17.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_17.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_145_17.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_17 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_145_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.194 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_17.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_17.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_145_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_rms_norm_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_rms_norm_loop1 
Execute         schedule -model activation_accelerator_Pipeline_rms_norm_loop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rms_norm_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_rms_norm_loop1' (loop 'rms_norm_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_sq_write_ln174', activation_accelerator.cpp:174) of variable 'sum_sq', activation_accelerator.cpp:175 on local variable 'sum_sq' and 'load' operation ('sum_sq_load', activation_accelerator.cpp:175) on local variable 'sum_sq'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_rms_norm_loop1' (loop 'rms_norm_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_sq_write_ln174', activation_accelerator.cpp:174) of variable 'sum_sq', activation_accelerator.cpp:175 on local variable 'sum_sq' and 'load' operation ('sum_sq_load', activation_accelerator.cpp:175) on local variable 'sum_sq'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'rms_norm_loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.194 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop1.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_rms_norm_loop1.
Execute         set_default_model activation_accelerator_Pipeline_rms_norm_loop1 
Execute         bind -model activation_accelerator_Pipeline_rms_norm_loop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.194 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop1.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_rms_norm_loop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_rms_norm_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_rms_norm_loop2 
Execute         schedule -model activation_accelerator_Pipeline_rms_norm_loop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rms_norm_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'rms_norm_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.194 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop2.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_rms_norm_loop2.
Execute         set_default_model activation_accelerator_Pipeline_rms_norm_loop2 
Execute         bind -model activation_accelerator_Pipeline_rms_norm_loop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.194 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop2.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_rms_norm_loop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_16 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_145_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.195 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_16.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_16.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_145_16.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_16 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_145_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.195 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_16.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_16.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_145_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_silu_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_silu_loop 
Execute         schedule -model activation_accelerator_Pipeline_silu_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'silu_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'silu_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.195 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_silu_loop.
Execute         set_default_model activation_accelerator_Pipeline_silu_loop 
Execute         bind -model activation_accelerator_Pipeline_silu_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.195 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_silu_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_15 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_145_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.195 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_15.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_15.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_145_15.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_15 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_145_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.195 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_15.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_15.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_145_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_erf_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generic_erf<float> 
Execute         schedule -model generic_erf<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_erf<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 76, function 'generic_erf<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.197 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.14 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_erf<float>.
Execute         set_default_model generic_erf<float> 
Execute         bind -model generic_erf<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.197 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.49 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_erf<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_gelu_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_gelu_loop 
Execute         schedule -model activation_accelerator_Pipeline_gelu_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'gelu_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 89, loop 'gelu_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.199 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_gelu_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.35 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_gelu_loop.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_gelu_loop.
Execute         set_default_model activation_accelerator_Pipeline_gelu_loop 
Execute         bind -model activation_accelerator_Pipeline_gelu_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.199 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_gelu_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.91 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_gelu_loop.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_gelu_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_13 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_145_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.199 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_13.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_145_13.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_13 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_145_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.199 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_13.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_145_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_14 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_145_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.199 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_14.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_14.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_145_14.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_14 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_145_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.199 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_14.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_14.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_145_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_float_multiply_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_float_multiply_loop 
Execute         schedule -model activation_accelerator_Pipeline_float_multiply_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'float_multiply_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'float_multiply_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.200 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_multiply_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_multiply_loop.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_float_multiply_loop.
Execute         set_default_model activation_accelerator_Pipeline_float_multiply_loop 
Execute         bind -model activation_accelerator_Pipeline_float_multiply_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.200 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_multiply_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_multiply_loop.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_float_multiply_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_12 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_145_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.200 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_12.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_145_12.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_12 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_145_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.200 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_12.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_145_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax_Pipeline_softmax_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_1 
Execute         schedule -model float_safe_softmax_Pipeline_softmax_loop_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'softmax_loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'softmax_loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.200 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax_Pipeline_softmax_loop_1.
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_1 
Execute         bind -model float_safe_softmax_Pipeline_softmax_loop_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.200 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax_Pipeline_softmax_loop_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax_Pipeline_softmax_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_2 
Execute         schedule -model float_safe_softmax_Pipeline_softmax_loop_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'softmax_loop_2'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax_Pipeline_softmax_loop_2' (loop 'softmax_loop_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln269', activation_accelerator.cpp:269) of variable 'sum', activation_accelerator.cpp:271 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:271) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax_Pipeline_softmax_loop_2' (loop 'softmax_loop_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln269', activation_accelerator.cpp:269) of variable 'sum', activation_accelerator.cpp:271 on local variable 'sum' and 'load' operation ('sum_load', activation_accelerator.cpp:271) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 19, loop 'softmax_loop_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.201 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax_Pipeline_softmax_loop_2.
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_2 
Execute         bind -model float_safe_softmax_Pipeline_softmax_loop_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.201 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax_Pipeline_softmax_loop_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax_Pipeline_softmax_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_3 
Execute         schedule -model float_safe_softmax_Pipeline_softmax_loop_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'softmax_loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'softmax_loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.201 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_3.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax_Pipeline_softmax_loop_3.
Execute         set_default_model float_safe_softmax_Pipeline_softmax_loop_3 
Execute         bind -model float_safe_softmax_Pipeline_softmax_loop_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.201 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_3.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax_Pipeline_softmax_loop_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax 
Execute         schedule -model float_safe_softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.201 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax.
Execute         set_default_model float_safe_softmax 
Execute         bind -model float_safe_softmax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.201 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_1 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_145_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.201 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_1.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_145_1.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_1 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_145_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.201 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_1.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_145_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_145_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_11 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_145_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_145_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.202 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_11.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_145_11.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_145_11 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_145_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.202 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_11.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_145_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_float_add_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_float_add_loop 
Execute         schedule -model activation_accelerator_Pipeline_float_add_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'float_add_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'float_add_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.202 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_add_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_add_loop.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_float_add_loop.
Execute         set_default_model activation_accelerator_Pipeline_float_add_loop 
Execute         bind -model activation_accelerator_Pipeline_float_add_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.202 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_add_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_add_loop.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_float_add_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bf16add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bf16add 
Execute         schedule -model bf16add 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'bf16add': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.203 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add.sched.adb -f 
INFO-FLOW: Finish scheduling bf16add.
Execute         set_default_model bf16add 
Execute         bind -model bf16add 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.203 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add.bind.adb -f 
INFO-FLOW: Finish binding bf16add.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_458_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_458_3 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_458_3 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_458_3': contains subfunction 'bf16add' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.203 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_458_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_458_3.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_458_3.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_458_3 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_458_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.203 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_458_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.21 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_458_3.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_458_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_445_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_445_1 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_445_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_445_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_445_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.204 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_445_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_445_1.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_445_1.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_445_1 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_445_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.204 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_445_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_445_1.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_445_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_VITIS_LOOP_448_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_448_2 
Execute         schedule -model activation_accelerator_Pipeline_VITIS_LOOP_448_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_448_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_448_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.204 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_448_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_448_2.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_VITIS_LOOP_448_2.
Execute         set_default_model activation_accelerator_Pipeline_VITIS_LOOP_448_2 
Execute         bind -model activation_accelerator_Pipeline_VITIS_LOOP_448_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.204 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_448_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_448_2.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_VITIS_LOOP_448_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator 
Execute         schedule -model activation_accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.204 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.35 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator.
Execute         set_default_model activation_accelerator 
Execute         bind -model activation_accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.69 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.204 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.58 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator.
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_499_4 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_18 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_layer_norm_loop1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_layer_norm_loop2 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_layer_norm_loop3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_17 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_rms_norm_loop1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_rms_norm_loop2 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_16 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_silu_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_15 
Execute         rtl_gen_preprocess generic_erf<float> 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_gelu_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_13 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_14 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_float_multiply_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_12 
Execute         rtl_gen_preprocess float_safe_softmax_Pipeline_softmax_loop_1 
Execute         rtl_gen_preprocess float_safe_softmax_Pipeline_softmax_loop_2 
Execute         rtl_gen_preprocess float_safe_softmax_Pipeline_softmax_loop_3 
Execute         rtl_gen_preprocess float_safe_softmax 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_145_11 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_float_add_loop 
Execute         rtl_gen_preprocess bf16add 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_458_3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_445_1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_VITIS_LOOP_448_2 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for RTL generation: activation_accelerator_Pipeline_VITIS_LOOP_499_4 activation_accelerator_Pipeline_VITIS_LOOP_145_18 activation_accelerator_Pipeline_layer_norm_loop1 activation_accelerator_Pipeline_layer_norm_loop2 activation_accelerator_Pipeline_layer_norm_loop3 activation_accelerator_Pipeline_VITIS_LOOP_145_17 activation_accelerator_Pipeline_rms_norm_loop1 activation_accelerator_Pipeline_rms_norm_loop2 activation_accelerator_Pipeline_VITIS_LOOP_145_16 activation_accelerator_Pipeline_silu_loop activation_accelerator_Pipeline_VITIS_LOOP_145_15 generic_erf<float> activation_accelerator_Pipeline_gelu_loop activation_accelerator_Pipeline_VITIS_LOOP_145_13 activation_accelerator_Pipeline_VITIS_LOOP_145_14 activation_accelerator_Pipeline_float_multiply_loop activation_accelerator_Pipeline_VITIS_LOOP_145_12 float_safe_softmax_Pipeline_softmax_loop_1 float_safe_softmax_Pipeline_softmax_loop_2 float_safe_softmax_Pipeline_softmax_loop_3 float_safe_softmax activation_accelerator_Pipeline_VITIS_LOOP_145_1 activation_accelerator_Pipeline_VITIS_LOOP_145_11 activation_accelerator_Pipeline_float_add_loop bf16add activation_accelerator_Pipeline_VITIS_LOOP_458_3 activation_accelerator_Pipeline_VITIS_LOOP_445_1 activation_accelerator_Pipeline_VITIS_LOOP_448_2 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_499_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_499_4 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_499_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_499_4' pipeline 'VITIS_LOOP_499_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_499_4/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_499_4'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.205 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_499_4 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_499_4 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_499_4 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_499_4 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_499_4 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_499_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_499_4 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_499_4_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_499_4 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_499_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_499_4 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_499_4.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_499_4 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_499_4 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_499_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_145_18 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_18' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.205 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_18 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_18 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_18 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_18 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_145_18 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_18_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_145_18 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_18_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_145_18 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_18.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_18 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_18.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_18 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_145_18 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_layer_norm_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_layer_norm_loop1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_layer_norm_loop1' pipeline 'layer_norm_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_layer_norm_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.206 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_layer_norm_loop1 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_layer_norm_loop1 
Execute         gen_rtl activation_accelerator_Pipeline_layer_norm_loop1 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_norm_loop1 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_layer_norm_loop1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_layer_norm_loop1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_layer_norm_loop1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_layer_norm_loop1_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_layer_norm_loop1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_layer_norm_loop1 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop1.adb 
Execute         db_write -model activation_accelerator_Pipeline_layer_norm_loop1 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_layer_norm_loop1 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_layer_norm_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_layer_norm_loop2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_layer_norm_loop2' pipeline 'layer_norm_loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_layer_norm_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.207 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_layer_norm_loop2 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_layer_norm_loop2 
Execute         gen_rtl activation_accelerator_Pipeline_layer_norm_loop2 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_norm_loop2 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_layer_norm_loop2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_layer_norm_loop2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_layer_norm_loop2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_layer_norm_loop2_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_layer_norm_loop2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_layer_norm_loop2 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop2.adb 
Execute         db_write -model activation_accelerator_Pipeline_layer_norm_loop2 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_layer_norm_loop2 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_layer_norm_loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_layer_norm_loop3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_layer_norm_loop3' pipeline 'layer_norm_loop3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_layer_norm_loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.208 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_layer_norm_loop3 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_layer_norm_loop3 
Execute         gen_rtl activation_accelerator_Pipeline_layer_norm_loop3 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_norm_loop3 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_layer_norm_loop3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_layer_norm_loop3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_layer_norm_loop3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_layer_norm_loop3_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_layer_norm_loop3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_layer_norm_loop3 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop3.adb 
Execute         db_write -model activation_accelerator_Pipeline_layer_norm_loop3 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_layer_norm_loop3 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_145_17 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_17' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.209 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_17 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_17 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_17 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_17 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_145_17 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_17_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_145_17 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_17_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_145_17 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_17.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_17 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_17.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_17 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_145_17 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_rms_norm_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_rms_norm_loop1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_rms_norm_loop1' pipeline 'rms_norm_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_rms_norm_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.210 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_rms_norm_loop1 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_rms_norm_loop1 
Execute         gen_rtl activation_accelerator_Pipeline_rms_norm_loop1 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_rms_norm_loop1 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_rms_norm_loop1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_rms_norm_loop1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_rms_norm_loop1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_rms_norm_loop1_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_rms_norm_loop1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_rms_norm_loop1 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop1.adb 
Execute         db_write -model activation_accelerator_Pipeline_rms_norm_loop1 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_rms_norm_loop1 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_rms_norm_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_rms_norm_loop2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_rms_norm_loop2' pipeline 'rms_norm_loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_rms_norm_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.211 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_rms_norm_loop2 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_rms_norm_loop2 
Execute         gen_rtl activation_accelerator_Pipeline_rms_norm_loop2 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_rms_norm_loop2 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_rms_norm_loop2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_rms_norm_loop2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_rms_norm_loop2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_rms_norm_loop2_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_rms_norm_loop2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_rms_norm_loop2 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop2.adb 
Execute         db_write -model activation_accelerator_Pipeline_rms_norm_loop2 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_rms_norm_loop2 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_145_16 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_16' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.211 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_16 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_16 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_16 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_16 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_145_16 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_16_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_145_16 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_16_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_145_16 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_16.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_16 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_16.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_16 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_145_16 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_silu_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_silu_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_silu_loop' pipeline 'silu_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_silu_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.212 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_silu_loop -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_silu_loop 
Execute         gen_rtl activation_accelerator_Pipeline_silu_loop -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_silu_loop 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_silu_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_silu_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_silu_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_silu_loop_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_silu_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_silu_loop -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.adb 
Execute         db_write -model activation_accelerator_Pipeline_silu_loop -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_silu_loop -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_145_15 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_15' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.213 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_15 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_15 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_15 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_15 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_145_15 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_15_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_145_15 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_15_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_145_15 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_15.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_15 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_15.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_15 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_145_15 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_erf_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model generic_erf<float> -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'faddfsub_32ns_32ns_32_4_full_dsp_1' is changed to 'faddfsub_32ns_32ns_32_4_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_4_full_dsp_1' is changed to 'fadd_32ns_32ns_32_4_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_3_max_dsp_1' is changed to 'fmul_32ns_32ns_32_3_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fdiv_32ns_32ns_32_9_no_dsp_1' is changed to 'fdiv_32ns_32ns_32_9_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fexp_32ns_32ns_32_8_full_dsp_1' is changed to 'fexp_32ns_32ns_32_8_full_dsp_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'generic_erf_float_s' is 11952 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1_x': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1_x': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1_x': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_erf_float_s'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.219 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl generic_erf<float> -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_generic_erf_float_s 
Execute         gen_rtl generic_erf<float> -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_generic_erf_float_s 
Execute         syn_report -csynth -model generic_erf<float> -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/generic_erf_float_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.65 sec.
Execute         syn_report -rtlxml -model generic_erf<float> -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/generic_erf_float_s_csynth.xml 
Command         syn_report done; 0.29 sec.
Execute         syn_report -verbosereport -model generic_erf<float> -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.8 sec.
Execute         db_write -model generic_erf<float> -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.adb 
Command         db_write done; 0.32 sec.
Execute         db_write -model generic_erf<float> -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.39 sec.
Execute         gen_tb_info generic_erf<float> -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_gelu_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_gelu_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_gelu_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_gelu_loop' pipeline 'gelu_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'activation_accelerator_Pipeline_gelu_loop' is 8261 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_gelu_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.68 seconds; current allocated memory: 1.225 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_gelu_loop -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_gelu_loop 
Execute         gen_rtl activation_accelerator_Pipeline_gelu_loop -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_gelu_loop 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_gelu_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_gelu_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_gelu_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_gelu_loop_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_gelu_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_gelu_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.84 sec.
Execute         db_write -model activation_accelerator_Pipeline_gelu_loop -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_gelu_loop.adb 
Execute         db_write -model activation_accelerator_Pipeline_gelu_loop -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_gelu_loop -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_gelu_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_145_13 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_13' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.227 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_13 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_13 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_13 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_13 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_145_13 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_145_13 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_13_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_145_13 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_13 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_13.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_13 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_145_13 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_145_14 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_14' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.227 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_14 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_14 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_14 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_14 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_145_14 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_14_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_145_14 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_14_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_145_14 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_14.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_14 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_14.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_14 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_145_14 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_float_multiply_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_float_multiply_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_multiply_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_float_multiply_loop' pipeline 'float_multiply_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_float_multiply_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.228 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_float_multiply_loop -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_float_multiply_loop 
Execute         gen_rtl activation_accelerator_Pipeline_float_multiply_loop -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_float_multiply_loop 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_float_multiply_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_float_multiply_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_float_multiply_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_float_multiply_loop_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_float_multiply_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_multiply_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_float_multiply_loop -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_multiply_loop.adb 
Execute         db_write -model activation_accelerator_Pipeline_float_multiply_loop -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_float_multiply_loop -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_multiply_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_145_12 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_12' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.229 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_12 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_12 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_12 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_12 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_145_12 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_145_12 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_12_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_145_12 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_12 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_12.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_12 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_145_12 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax_Pipeline_softmax_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax_Pipeline_softmax_loop_1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax_Pipeline_softmax_loop_1' pipeline 'softmax_loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax_Pipeline_softmax_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.230 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax_Pipeline_softmax_loop_1 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1 
Execute         gen_rtl float_safe_softmax_Pipeline_softmax_loop_1 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1 
Execute         syn_report -csynth -model float_safe_softmax_Pipeline_softmax_loop_1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_Pipeline_softmax_loop_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax_Pipeline_softmax_loop_1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_Pipeline_softmax_loop_1_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax_Pipeline_softmax_loop_1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_safe_softmax_Pipeline_softmax_loop_1 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.adb 
Execute         db_write -model float_safe_softmax_Pipeline_softmax_loop_1 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax_Pipeline_softmax_loop_1 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax_Pipeline_softmax_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax_Pipeline_softmax_loop_2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax_Pipeline_softmax_loop_2' pipeline 'softmax_loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax_Pipeline_softmax_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.231 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax_Pipeline_softmax_loop_2 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2 
Execute         gen_rtl float_safe_softmax_Pipeline_softmax_loop_2 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2 
Execute         syn_report -csynth -model float_safe_softmax_Pipeline_softmax_loop_2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_Pipeline_softmax_loop_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax_Pipeline_softmax_loop_2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_Pipeline_softmax_loop_2_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax_Pipeline_softmax_loop_2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_safe_softmax_Pipeline_softmax_loop_2 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.adb 
Execute         db_write -model float_safe_softmax_Pipeline_softmax_loop_2 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax_Pipeline_softmax_loop_2 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax_Pipeline_softmax_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax_Pipeline_softmax_loop_3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax_Pipeline_softmax_loop_3' pipeline 'softmax_loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax_Pipeline_softmax_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.232 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax_Pipeline_softmax_loop_3 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_3 
Execute         gen_rtl float_safe_softmax_Pipeline_softmax_loop_3 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_3 
Execute         syn_report -csynth -model float_safe_softmax_Pipeline_softmax_loop_3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_Pipeline_softmax_loop_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax_Pipeline_softmax_loop_3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_Pipeline_softmax_loop_3_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax_Pipeline_softmax_loop_3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model float_safe_softmax_Pipeline_softmax_loop_3 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_3.adb 
Execute         db_write -model float_safe_softmax_Pipeline_softmax_loop_3 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax_Pipeline_softmax_loop_3 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_float_safe_softmax_exp_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.233 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax 
Execute         gen_rtl float_safe_softmax -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax 
Execute         syn_report -csynth -model float_safe_softmax -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model float_safe_softmax -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.adb 
Execute         db_write -model float_safe_softmax -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_145_1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_1' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.234 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_1 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_1 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_1 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_1 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_145_1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_145_1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_1_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_145_1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_1 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_1.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_1 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_145_1 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_145_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_145_11 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_145_11' pipeline 'VITIS_LOOP_145_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_145_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.234 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_11 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_11 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_145_11 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_145_11 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_145_11 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_145_11 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_145_11_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_145_11 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_11 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_11.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_145_11 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_145_11 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_float_add_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_float_add_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_add_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_float_add_loop' pipeline 'float_add_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_float_add_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.235 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_float_add_loop -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_float_add_loop 
Execute         gen_rtl activation_accelerator_Pipeline_float_add_loop -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_float_add_loop 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_float_add_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_float_add_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_float_add_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_float_add_loop_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_float_add_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_add_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_float_add_loop -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_add_loop.adb 
Execute         db_write -model activation_accelerator_Pipeline_float_add_loop -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_float_add_loop -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_add_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bf16add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bf16add -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bf16add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.236 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl bf16add -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_bf16add 
Execute         gen_rtl bf16add -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_bf16add 
Execute         syn_report -csynth -model bf16add -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/bf16add_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model bf16add -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/bf16add_csynth.xml 
Execute         syn_report -verbosereport -model bf16add -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.38 sec.
Execute         db_write -model bf16add -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add.adb 
Execute         db_write -model bf16add -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bf16add -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_458_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_458_3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_458_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_458_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.239 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_458_3 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_458_3 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_458_3 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_458_3 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_458_3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_458_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_458_3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_458_3_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_458_3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_458_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.28 sec.
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_458_3 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_458_3.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_458_3 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_458_3 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_458_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_445_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_445_1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_445_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_445_1' pipeline 'VITIS_LOOP_445_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_445_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_445_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_445_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_445_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_445_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_445_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_445_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_445_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_445_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_445_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_445_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_445_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_445_1'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.240 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_445_1 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_445_1 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_445_1 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_445_1 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_445_1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_445_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_445_1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_445_1_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_445_1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_445_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_445_1 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_445_1.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_445_1 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_445_1 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_445_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_VITIS_LOOP_448_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_VITIS_LOOP_448_2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_448_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_VITIS_LOOP_448_2' pipeline 'VITIS_LOOP_448_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_448_2/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_448_2/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_448_2/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_448_2/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_448_2/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_448_2/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_448_2/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_448_2/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_448_2/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_448_2/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_448_2/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_VITIS_LOOP_448_2/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_VITIS_LOOP_448_2'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.241 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_448_2 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_448_2 
Execute         gen_rtl activation_accelerator_Pipeline_VITIS_LOOP_448_2 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_448_2 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_VITIS_LOOP_448_2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_448_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_VITIS_LOOP_448_2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_VITIS_LOOP_448_2_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_VITIS_LOOP_448_2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_448_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_448_2 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_448_2.adb 
Execute         db_write -model activation_accelerator_Pipeline_VITIS_LOOP_448_2 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_VITIS_LOOP_448_2 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_448_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator -top_prefix  -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/stage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/config_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in0', 'in1', 'out_r', 'stage', 'config_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_buf0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_x_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.245 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator 
Execute         syn_report -csynth -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.53 sec.
Execute         db_write -model activation_accelerator -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.adb 
Execute         db_write -model activation_accelerator -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator 
Execute         export_constraint_db -f -tool general -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         syn_report -designview -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.design.xml 
Command         syn_report done; 1.13 sec.
Execute         syn_report -csynthDesign -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.protoinst 
Execute         sc_get_clocks activation_accelerator 
Execute         sc_get_portdomain activation_accelerator 
INFO-FLOW: Model list for RTL component generation: activation_accelerator_Pipeline_VITIS_LOOP_499_4 activation_accelerator_Pipeline_VITIS_LOOP_145_18 activation_accelerator_Pipeline_layer_norm_loop1 activation_accelerator_Pipeline_layer_norm_loop2 activation_accelerator_Pipeline_layer_norm_loop3 activation_accelerator_Pipeline_VITIS_LOOP_145_17 activation_accelerator_Pipeline_rms_norm_loop1 activation_accelerator_Pipeline_rms_norm_loop2 activation_accelerator_Pipeline_VITIS_LOOP_145_16 activation_accelerator_Pipeline_silu_loop activation_accelerator_Pipeline_VITIS_LOOP_145_15 generic_erf<float> activation_accelerator_Pipeline_gelu_loop activation_accelerator_Pipeline_VITIS_LOOP_145_13 activation_accelerator_Pipeline_VITIS_LOOP_145_14 activation_accelerator_Pipeline_float_multiply_loop activation_accelerator_Pipeline_VITIS_LOOP_145_12 float_safe_softmax_Pipeline_softmax_loop_1 float_safe_softmax_Pipeline_softmax_loop_2 float_safe_softmax_Pipeline_softmax_loop_3 float_safe_softmax activation_accelerator_Pipeline_VITIS_LOOP_145_1 activation_accelerator_Pipeline_VITIS_LOOP_145_11 activation_accelerator_Pipeline_float_add_loop bf16add activation_accelerator_Pipeline_VITIS_LOOP_458_3 activation_accelerator_Pipeline_VITIS_LOOP_445_1 activation_accelerator_Pipeline_VITIS_LOOP_448_2 activation_accelerator
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_499_4] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_499_4.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_145_18] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_18.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_layer_norm_loop1] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_layer_norm_loop2] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_layer_norm_loop3] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_145_17] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_17.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_rms_norm_loop1] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_rms_norm_loop2] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_145_16] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_16.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_silu_loop] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_145_15] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_15.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [generic_erf_float_s] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_x.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_x
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_x.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_x
INFO-FLOW: Found component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_x.
INFO-FLOW: Append model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_x
INFO-FLOW: Found component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_x.
INFO-FLOW: Append model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_x
INFO-FLOW: Found component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_x.
INFO-FLOW: Append model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_x
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_gelu_loop] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_gelu_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_145_13] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_13.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_145_14] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_14.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_float_multiply_loop] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_multiply_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_145_12] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_12.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax_Pipeline_softmax_loop_1] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax_Pipeline_softmax_loop_2] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax_Pipeline_softmax_loop_3] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_float_safe_softmax_exp_x_RAM_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_float_safe_softmax_exp_x_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_145_1] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_145_11] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_11.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_float_add_loop] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_add_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bf16add] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add.compgen.tcl 
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_458_3] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_458_3.compgen.tcl 
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_445_1] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_445_1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_VITIS_LOOP_448_2] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_448_2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Found component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component activation_accelerator_buf0_RAM_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_buf0_RAM_AUTO_1R1W
INFO-FLOW: Found component activation_accelerator_x_RAM_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_x_RAM_AUTO_1R1W
INFO-FLOW: Found component activation_accelerator_gmem0_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem0_m_axi
INFO-FLOW: Found component activation_accelerator_gmem1_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem1_m_axi
INFO-FLOW: Found component activation_accelerator_gmem2_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem2_m_axi
INFO-FLOW: Found component activation_accelerator_control_s_axi.
INFO-FLOW: Append model activation_accelerator_control_s_axi
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_499_4
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_145_18
INFO-FLOW: Append model activation_accelerator_Pipeline_layer_norm_loop1
INFO-FLOW: Append model activation_accelerator_Pipeline_layer_norm_loop2
INFO-FLOW: Append model activation_accelerator_Pipeline_layer_norm_loop3
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_145_17
INFO-FLOW: Append model activation_accelerator_Pipeline_rms_norm_loop1
INFO-FLOW: Append model activation_accelerator_Pipeline_rms_norm_loop2
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_145_16
INFO-FLOW: Append model activation_accelerator_Pipeline_silu_loop
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_145_15
INFO-FLOW: Append model generic_erf_float_s
INFO-FLOW: Append model activation_accelerator_Pipeline_gelu_loop
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_145_13
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_145_14
INFO-FLOW: Append model activation_accelerator_Pipeline_float_multiply_loop
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_145_12
INFO-FLOW: Append model float_safe_softmax_Pipeline_softmax_loop_1
INFO-FLOW: Append model float_safe_softmax_Pipeline_softmax_loop_2
INFO-FLOW: Append model float_safe_softmax_Pipeline_softmax_loop_3
INFO-FLOW: Append model float_safe_softmax
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_145_1
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_145_11
INFO-FLOW: Append model activation_accelerator_Pipeline_float_add_loop
INFO-FLOW: Append model bf16add
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_458_3
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_445_1
INFO-FLOW: Append model activation_accelerator_Pipeline_VITIS_LOOP_448_2
INFO-FLOW: Append model activation_accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_x activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_x activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_x activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_x activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_x activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_float_safe_softmax_exp_x_RAM_AUTO_1R1W activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1 activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 activation_accelerator_buf0_RAM_AUTO_1R1W activation_accelerator_x_RAM_AUTO_1R1W activation_accelerator_gmem0_m_axi activation_accelerator_gmem1_m_axi activation_accelerator_gmem2_m_axi activation_accelerator_control_s_axi activation_accelerator_Pipeline_VITIS_LOOP_499_4 activation_accelerator_Pipeline_VITIS_LOOP_145_18 activation_accelerator_Pipeline_layer_norm_loop1 activation_accelerator_Pipeline_layer_norm_loop2 activation_accelerator_Pipeline_layer_norm_loop3 activation_accelerator_Pipeline_VITIS_LOOP_145_17 activation_accelerator_Pipeline_rms_norm_loop1 activation_accelerator_Pipeline_rms_norm_loop2 activation_accelerator_Pipeline_VITIS_LOOP_145_16 activation_accelerator_Pipeline_silu_loop activation_accelerator_Pipeline_VITIS_LOOP_145_15 generic_erf_float_s activation_accelerator_Pipeline_gelu_loop activation_accelerator_Pipeline_VITIS_LOOP_145_13 activation_accelerator_Pipeline_VITIS_LOOP_145_14 activation_accelerator_Pipeline_float_multiply_loop activation_accelerator_Pipeline_VITIS_LOOP_145_12 float_safe_softmax_Pipeline_softmax_loop_1 float_safe_softmax_Pipeline_softmax_loop_2 float_safe_softmax_Pipeline_softmax_loop_3 float_safe_softmax activation_accelerator_Pipeline_VITIS_LOOP_145_1 activation_accelerator_Pipeline_VITIS_LOOP_145_11 activation_accelerator_Pipeline_float_add_loop bf16add activation_accelerator_Pipeline_VITIS_LOOP_458_3 activation_accelerator_Pipeline_VITIS_LOOP_445_1 activation_accelerator_Pipeline_VITIS_LOOP_448_2 activation_accelerator
INFO-FLOW: Generating /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_x
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_x
INFO-FLOW: To file: write model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_x
INFO-FLOW: To file: write model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_x
INFO-FLOW: To file: write model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_x
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_float_safe_softmax_exp_x_RAM_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model activation_accelerator_buf0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_x_RAM_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_gmem0_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem1_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem2_m_axi
INFO-FLOW: To file: write model activation_accelerator_control_s_axi
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_499_4
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_145_18
INFO-FLOW: To file: write model activation_accelerator_Pipeline_layer_norm_loop1
INFO-FLOW: To file: write model activation_accelerator_Pipeline_layer_norm_loop2
INFO-FLOW: To file: write model activation_accelerator_Pipeline_layer_norm_loop3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_145_17
INFO-FLOW: To file: write model activation_accelerator_Pipeline_rms_norm_loop1
INFO-FLOW: To file: write model activation_accelerator_Pipeline_rms_norm_loop2
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_145_16
INFO-FLOW: To file: write model activation_accelerator_Pipeline_silu_loop
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_145_15
INFO-FLOW: To file: write model generic_erf_float_s
INFO-FLOW: To file: write model activation_accelerator_Pipeline_gelu_loop
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_145_13
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_145_14
INFO-FLOW: To file: write model activation_accelerator_Pipeline_float_multiply_loop
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_145_12
INFO-FLOW: To file: write model float_safe_softmax_Pipeline_softmax_loop_1
INFO-FLOW: To file: write model float_safe_softmax_Pipeline_softmax_loop_2
INFO-FLOW: To file: write model float_safe_softmax_Pipeline_softmax_loop_3
INFO-FLOW: To file: write model float_safe_softmax
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_145_1
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_145_11
INFO-FLOW: To file: write model activation_accelerator_Pipeline_float_add_loop
INFO-FLOW: To file: write model bf16add
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_458_3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_445_1
INFO-FLOW: To file: write model activation_accelerator_Pipeline_VITIS_LOOP_448_2
INFO-FLOW: To file: write model activation_accelerator
INFO-FLOW: Generating /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vhdl' dstVlogDir='/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vlog' tclDir='/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db' modelList='activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_x
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_x
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_x
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_x
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_x
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_float_safe_softmax_exp_x_RAM_AUTO_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_buf0_RAM_AUTO_1R1W
activation_accelerator_x_RAM_AUTO_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_VITIS_LOOP_499_4
activation_accelerator_Pipeline_VITIS_LOOP_145_18
activation_accelerator_Pipeline_layer_norm_loop1
activation_accelerator_Pipeline_layer_norm_loop2
activation_accelerator_Pipeline_layer_norm_loop3
activation_accelerator_Pipeline_VITIS_LOOP_145_17
activation_accelerator_Pipeline_rms_norm_loop1
activation_accelerator_Pipeline_rms_norm_loop2
activation_accelerator_Pipeline_VITIS_LOOP_145_16
activation_accelerator_Pipeline_silu_loop
activation_accelerator_Pipeline_VITIS_LOOP_145_15
generic_erf_float_s
activation_accelerator_Pipeline_gelu_loop
activation_accelerator_Pipeline_VITIS_LOOP_145_13
activation_accelerator_Pipeline_VITIS_LOOP_145_14
activation_accelerator_Pipeline_float_multiply_loop
activation_accelerator_Pipeline_VITIS_LOOP_145_12
float_safe_softmax_Pipeline_softmax_loop_1
float_safe_softmax_Pipeline_softmax_loop_2
float_safe_softmax_Pipeline_softmax_loop_3
float_safe_softmax
activation_accelerator_Pipeline_VITIS_LOOP_145_1
activation_accelerator_Pipeline_VITIS_LOOP_145_11
activation_accelerator_Pipeline_float_add_loop
bf16add
activation_accelerator_Pipeline_VITIS_LOOP_458_3
activation_accelerator_Pipeline_VITIS_LOOP_445_1
activation_accelerator_Pipeline_VITIS_LOOP_448_2
activation_accelerator
' expOnly='0'
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_499_4.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_18.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop1.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop2.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop3.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_17.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop1.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop2.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_16.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_15.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_gelu_loop.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_13.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_14.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_multiply_loop.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_12.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_3.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_1.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_11.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_add_loop.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_458_3.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_445_1.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_448_2.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.22 seconds; current allocated memory: 1.249 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='activation_accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_x
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_x
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_x
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_x
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_x
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_float_safe_softmax_exp_x_RAM_AUTO_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_buf0_RAM_AUTO_1R1W
activation_accelerator_x_RAM_AUTO_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_VITIS_LOOP_499_4
activation_accelerator_Pipeline_VITIS_LOOP_145_18
activation_accelerator_Pipeline_layer_norm_loop1
activation_accelerator_Pipeline_layer_norm_loop2
activation_accelerator_Pipeline_layer_norm_loop3
activation_accelerator_Pipeline_VITIS_LOOP_145_17
activation_accelerator_Pipeline_rms_norm_loop1
activation_accelerator_Pipeline_rms_norm_loop2
activation_accelerator_Pipeline_VITIS_LOOP_145_16
activation_accelerator_Pipeline_silu_loop
activation_accelerator_Pipeline_VITIS_LOOP_145_15
generic_erf_float_s
activation_accelerator_Pipeline_gelu_loop
activation_accelerator_Pipeline_VITIS_LOOP_145_13
activation_accelerator_Pipeline_VITIS_LOOP_145_14
activation_accelerator_Pipeline_float_multiply_loop
activation_accelerator_Pipeline_VITIS_LOOP_145_12
float_safe_softmax_Pipeline_softmax_loop_1
float_safe_softmax_Pipeline_softmax_loop_2
float_safe_softmax_Pipeline_softmax_loop_3
float_safe_softmax
activation_accelerator_Pipeline_VITIS_LOOP_145_1
activation_accelerator_Pipeline_VITIS_LOOP_145_11
activation_accelerator_Pipeline_float_add_loop
bf16add
activation_accelerator_Pipeline_VITIS_LOOP_458_3
activation_accelerator_Pipeline_VITIS_LOOP_445_1
activation_accelerator_Pipeline_VITIS_LOOP_448_2
activation_accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-be.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_499_4.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_18.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop1.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop2.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_layer_norm_loop3.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_17.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop1.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_norm_loop2.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_16.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_silu_loop.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_15.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_gelu_loop.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_13.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_14.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_multiply_loop.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_12.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_1.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_2.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax_Pipeline_softmax_loop_3.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_1.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_145_11.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_float_add_loop.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/bf16add.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_458_3.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_445_1.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_VITIS_LOOP_448_2.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         sc_get_clocks activation_accelerator 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_x_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_x_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_x_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_x_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_x_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST activation_accelerator MODULE2INSTS {activation_accelerator activation_accelerator activation_accelerator_Pipeline_VITIS_LOOP_145_18 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_220 activation_accelerator_Pipeline_VITIS_LOOP_145_17 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_228 activation_accelerator_Pipeline_VITIS_LOOP_145_16 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_236 activation_accelerator_Pipeline_VITIS_LOOP_145_15 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_244 activation_accelerator_Pipeline_VITIS_LOOP_145_13 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_252 activation_accelerator_Pipeline_VITIS_LOOP_145_14 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_260 activation_accelerator_Pipeline_VITIS_LOOP_145_12 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_268 activation_accelerator_Pipeline_VITIS_LOOP_145_1 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_276 activation_accelerator_Pipeline_VITIS_LOOP_145_11 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_284 activation_accelerator_Pipeline_VITIS_LOOP_499_4 grp_activation_accelerator_Pipeline_VITIS_LOOP_499_4_fu_292 activation_accelerator_Pipeline_layer_norm_loop1 grp_activation_accelerator_Pipeline_layer_norm_loop1_fu_301 activation_accelerator_Pipeline_layer_norm_loop2 grp_activation_accelerator_Pipeline_layer_norm_loop2_fu_307 activation_accelerator_Pipeline_layer_norm_loop3 grp_activation_accelerator_Pipeline_layer_norm_loop3_fu_314 activation_accelerator_Pipeline_rms_norm_loop1 grp_activation_accelerator_Pipeline_rms_norm_loop1_fu_323 activation_accelerator_Pipeline_rms_norm_loop2 grp_activation_accelerator_Pipeline_rms_norm_loop2_fu_329 activation_accelerator_Pipeline_silu_loop grp_activation_accelerator_Pipeline_silu_loop_fu_337 activation_accelerator_Pipeline_gelu_loop grp_activation_accelerator_Pipeline_gelu_loop_fu_344 generic_erf_float_s grp_generic_erf_float_s_fu_72 activation_accelerator_Pipeline_float_multiply_loop grp_activation_accelerator_Pipeline_float_multiply_loop_fu_351 float_safe_softmax grp_float_safe_softmax_fu_359 float_safe_softmax_Pipeline_softmax_loop_1 grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40 float_safe_softmax_Pipeline_softmax_loop_2 grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48 float_safe_softmax_Pipeline_softmax_loop_3 grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57 activation_accelerator_Pipeline_float_add_loop grp_activation_accelerator_Pipeline_float_add_loop_fu_366 activation_accelerator_Pipeline_VITIS_LOOP_458_3 grp_activation_accelerator_Pipeline_VITIS_LOOP_458_3_fu_374 bf16add grp_bf16add_fu_75 activation_accelerator_Pipeline_VITIS_LOOP_445_1 grp_activation_accelerator_Pipeline_VITIS_LOOP_445_1_fu_384 activation_accelerator_Pipeline_VITIS_LOOP_448_2 grp_activation_accelerator_Pipeline_VITIS_LOOP_448_2_fu_393} INST2MODULE {activation_accelerator activation_accelerator grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_220 activation_accelerator_Pipeline_VITIS_LOOP_145_18 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_228 activation_accelerator_Pipeline_VITIS_LOOP_145_17 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_236 activation_accelerator_Pipeline_VITIS_LOOP_145_16 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_244 activation_accelerator_Pipeline_VITIS_LOOP_145_15 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_252 activation_accelerator_Pipeline_VITIS_LOOP_145_13 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_260 activation_accelerator_Pipeline_VITIS_LOOP_145_14 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_268 activation_accelerator_Pipeline_VITIS_LOOP_145_12 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_276 activation_accelerator_Pipeline_VITIS_LOOP_145_1 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_284 activation_accelerator_Pipeline_VITIS_LOOP_145_11 grp_activation_accelerator_Pipeline_VITIS_LOOP_499_4_fu_292 activation_accelerator_Pipeline_VITIS_LOOP_499_4 grp_activation_accelerator_Pipeline_layer_norm_loop1_fu_301 activation_accelerator_Pipeline_layer_norm_loop1 grp_activation_accelerator_Pipeline_layer_norm_loop2_fu_307 activation_accelerator_Pipeline_layer_norm_loop2 grp_activation_accelerator_Pipeline_layer_norm_loop3_fu_314 activation_accelerator_Pipeline_layer_norm_loop3 grp_activation_accelerator_Pipeline_rms_norm_loop1_fu_323 activation_accelerator_Pipeline_rms_norm_loop1 grp_activation_accelerator_Pipeline_rms_norm_loop2_fu_329 activation_accelerator_Pipeline_rms_norm_loop2 grp_activation_accelerator_Pipeline_silu_loop_fu_337 activation_accelerator_Pipeline_silu_loop grp_activation_accelerator_Pipeline_gelu_loop_fu_344 activation_accelerator_Pipeline_gelu_loop grp_generic_erf_float_s_fu_72 generic_erf_float_s grp_activation_accelerator_Pipeline_float_multiply_loop_fu_351 activation_accelerator_Pipeline_float_multiply_loop grp_float_safe_softmax_fu_359 float_safe_softmax grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40 float_safe_softmax_Pipeline_softmax_loop_1 grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48 float_safe_softmax_Pipeline_softmax_loop_2 grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57 float_safe_softmax_Pipeline_softmax_loop_3 grp_activation_accelerator_Pipeline_float_add_loop_fu_366 activation_accelerator_Pipeline_float_add_loop grp_activation_accelerator_Pipeline_VITIS_LOOP_458_3_fu_374 activation_accelerator_Pipeline_VITIS_LOOP_458_3 grp_bf16add_fu_75 bf16add grp_activation_accelerator_Pipeline_VITIS_LOOP_445_1_fu_384 activation_accelerator_Pipeline_VITIS_LOOP_445_1 grp_activation_accelerator_Pipeline_VITIS_LOOP_448_2_fu_393 activation_accelerator_Pipeline_VITIS_LOOP_448_2} INSTDATA {activation_accelerator {DEPTH 1 CHILDREN {grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_220 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_228 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_236 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_244 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_252 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_260 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_268 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_276 grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_284 grp_activation_accelerator_Pipeline_VITIS_LOOP_499_4_fu_292 grp_activation_accelerator_Pipeline_layer_norm_loop1_fu_301 grp_activation_accelerator_Pipeline_layer_norm_loop2_fu_307 grp_activation_accelerator_Pipeline_layer_norm_loop3_fu_314 grp_activation_accelerator_Pipeline_rms_norm_loop1_fu_323 grp_activation_accelerator_Pipeline_rms_norm_loop2_fu_329 grp_activation_accelerator_Pipeline_silu_loop_fu_337 grp_activation_accelerator_Pipeline_gelu_loop_fu_344 grp_activation_accelerator_Pipeline_float_multiply_loop_fu_351 grp_float_safe_softmax_fu_359 grp_activation_accelerator_Pipeline_float_add_loop_fu_366 grp_activation_accelerator_Pipeline_VITIS_LOOP_458_3_fu_374 grp_activation_accelerator_Pipeline_VITIS_LOOP_445_1_fu_384 grp_activation_accelerator_Pipeline_VITIS_LOOP_448_2_fu_393}} grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_220 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_228 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_236 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_244 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_252 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_260 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_268 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_276 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_284 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_499_4_fu_292 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_layer_norm_loop1_fu_301 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_layer_norm_loop2_fu_307 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_layer_norm_loop3_fu_314 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_rms_norm_loop1_fu_323 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_rms_norm_loop2_fu_329 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_silu_loop_fu_337 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_gelu_loop_fu_344 {DEPTH 2 CHILDREN grp_generic_erf_float_s_fu_72} grp_generic_erf_float_s_fu_72 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_float_multiply_loop_fu_351 {DEPTH 2 CHILDREN {}} grp_float_safe_softmax_fu_359 {DEPTH 2 CHILDREN {grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40 grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48 grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57}} grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_40 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_48 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax_Pipeline_softmax_loop_3_fu_57 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_float_add_loop_fu_366 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_458_3_fu_374 {DEPTH 2 CHILDREN grp_bf16add_fu_75} grp_bf16add_fu_75 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_445_1_fu_384 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_VITIS_LOOP_448_2_fu_393 {DEPTH 2 CHILDREN {}}} MODULEDATA {activation_accelerator_Pipeline_VITIS_LOOP_499_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln499_fu_109_p2 SOURCE activation_accelerator.cpp:499 VARIABLE add_ln499 LOOP VITIS_LOOP_499_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_145_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_76_p2 SOURCE activation_accelerator.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_layer_norm_loop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_85_p2 SOURCE activation_accelerator.cpp:191 VARIABLE add_ln191 LOOP layer_norm_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_layer_norm_loop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_99_p2 SOURCE activation_accelerator.cpp:197 VARIABLE add_ln197 LOOP layer_norm_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_layer_norm_loop3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_106_p2 SOURCE activation_accelerator.cpp:204 VARIABLE add_ln204 LOOP layer_norm_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_145_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_76_p2 SOURCE activation_accelerator.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_rms_norm_loop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_89_p2 SOURCE activation_accelerator.cpp:174 VARIABLE add_ln174 LOOP rms_norm_loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_rms_norm_loop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_94_p2 SOURCE activation_accelerator.cpp:180 VARIABLE add_ln180 LOOP rms_norm_loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_145_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_76_p2 SOURCE activation_accelerator.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_silu_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_105_p2 SOURCE activation_accelerator.cpp:162 VARIABLE add_ln162 LOOP silu_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U35 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_2 LOOP silu_loop BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U32 SOURCE activation_accelerator.cpp:163 VARIABLE add_i1 LOOP silu_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U33 SOURCE activation_accelerator.cpp:164 VARIABLE val LOOP silu_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 12 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_145_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_76_p2 SOURCE activation_accelerator.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} generic_erf_float_s {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U84 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499 VARIABLE mul25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_x_U133 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499 VARIABLE s_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U109 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508 VARIABLE s2_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U120 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509 VARIABLE s4_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U121 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510 VARIABLE s6_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U110 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508 VARIABLE mul26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U61 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508 VARIABLE R1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U111 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509 VARIABLE mul27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U62 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509 VARIABLE S1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U112 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510 VARIABLE mul28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U63 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510 VARIABLE R2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U113 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511 VARIABLE mul29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U64 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511 VARIABLE S2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U122 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511 VARIABLE s8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U114 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512 VARIABLE mul30 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U65 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512 VARIABLE R3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U115 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513 VARIABLE mul31 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U66 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513 VARIABLE S3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U116 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514 VARIABLE mul32 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U67 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514 VARIABLE R4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U117 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515 VARIABLE mul33 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U68 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515 VARIABLE S4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U123 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516 VARIABLE mul34 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U73 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516 VARIABLE add10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U124 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516 VARIABLE mul35 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U75 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516 VARIABLE add11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U127 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516 VARIABLE mul36 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U77 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516 VARIABLE R LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U125 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE mul37 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U74 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE add12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U126 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE mul38 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U76 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE add13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U128 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE mul39 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U78 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE add14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U129 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE mul40 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U80 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE S LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U110 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527 VARIABLE mul41 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U61 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527 VARIABLE R1_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U111 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528 VARIABLE mul42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U62 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528 VARIABLE S1_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U112 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529 VARIABLE mul43 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U63 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529 VARIABLE R2_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U113 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530 VARIABLE mul44 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U64 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530 VARIABLE S2_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U114 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531 VARIABLE mul45 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U65 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531 VARIABLE R3_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U115 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532 VARIABLE mul46 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U66 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532 VARIABLE S3_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U116 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533 VARIABLE mul47 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U67 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533 VARIABLE S4_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U123 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534 VARIABLE mul48 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U73 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534 VARIABLE add15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U124 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534 VARIABLE mul49 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U75 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534 VARIABLE add16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U127 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534 VARIABLE mul50 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U77 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534 VARIABLE R_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U125 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535 VARIABLE mul51 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U74 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535 VARIABLE add17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U126 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535 VARIABLE mul52 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U76 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535 VARIABLE add18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U128 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535 VARIABLE mul53 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U78 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535 VARIABLE S_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U85 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE mul54 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U44 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE x_assign LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_x_U138 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_x_U42 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE sub5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U43 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE add19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U92 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE mul55 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_x_U136 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE div4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U82 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE x_assign_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_x_U139 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U131 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE r_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_x_U137 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547 VARIABLE div5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_x_U83 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547 VARIABLE sub6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_x_U83 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547 VARIABLE sub7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_x_U42 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:477 VARIABLE s_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U92 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482 VARIABLE mul13 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U50 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482 VARIABLE P1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U93 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482 VARIABLE s2_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U94 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483 VARIABLE mul14 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U51 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483 VARIABLE Q1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U100 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483 VARIABLE s4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U95 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484 VARIABLE mul15 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U52 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484 VARIABLE P2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U102 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484 VARIABLE s6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U96 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485 VARIABLE mul16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U53 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485 VARIABLE Q2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U97 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486 VARIABLE mul17 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U54 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486 VARIABLE P3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U98 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487 VARIABLE mul18 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U55 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487 VARIABLE Q3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U105 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490 VARIABLE mul19 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U59 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490 VARIABLE add3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U106 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490 VARIABLE mul20 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U71 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490 VARIABLE add4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U118 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490 VARIABLE mul21 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U73 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490 VARIABLE P LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U107 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491 VARIABLE mul22 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U60 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491 VARIABLE add5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U108 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491 VARIABLE mul23 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U72 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491 VARIABLE add6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U119 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491 VARIABLE mul24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U74 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491 VARIABLE Q LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_x_U135 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493 VARIABLE div2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_x_U81 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493 VARIABLE add8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_x_U81 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493 VARIABLE sub2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U84 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:459 VARIABLE z LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U86 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464 VARIABLE mul4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U45 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464 VARIABLE r1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U87 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464 VARIABLE z2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U88 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465 VARIABLE mul6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U46 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465 VARIABLE r2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U99 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465 VARIABLE z4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U89 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466 VARIABLE mul8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U47 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466 VARIABLE s1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U90 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467 VARIABLE mul9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U48 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467 VARIABLE s2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U91 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468 VARIABLE mul3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U49 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468 VARIABLE s3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U102 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469 VARIABLE mul5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U57 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469 VARIABLE add7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U101 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469 VARIABLE mul7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U69 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469 VARIABLE r LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U103 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470 VARIABLE mul10 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U58 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470 VARIABLE add9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U104 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470 VARIABLE mul11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U70 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470 VARIABLE s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_x_U134 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472 VARIABLE y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U130 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473 VARIABLE mul12 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U79 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U84 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U85 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456 VARIABLE mul1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U44 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456 VARIABLE add1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_x_U100 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456 VARIABLE mul2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_x_U132 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U56 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:449 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_x_U56 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 242 BRAM 0 URAM 0}} activation_accelerator_Pipeline_gelu_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_111_p2 SOURCE activation_accelerator.cpp:241 VARIABLE add_ln241 LOOP gelu_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U147 SOURCE activation_accelerator.cpp:243 VARIABLE mul_i6 LOOP gelu_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U148 SOURCE activation_accelerator.cpp:243 VARIABLE x_assign LOOP gelu_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U149 SOURCE activation_accelerator.cpp:243 VARIABLE xtrue LOOP gelu_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 251 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_145_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_76_p2 SOURCE activation_accelerator.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_145_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_76_p2 SOURCE activation_accelerator.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_float_multiply_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_fu_97_p2 SOURCE activation_accelerator.cpp:401 VARIABLE add_ln401 LOOP float_multiply_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_145_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_76_p2 SOURCE activation_accelerator.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax_Pipeline_softmax_loop_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_fu_107_p2 SOURCE activation_accelerator.cpp:265 VARIABLE add_ln265 LOOP softmax_loop_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax_Pipeline_softmax_loop_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_fu_118_p2 SOURCE activation_accelerator.cpp:269 VARIABLE add_ln269 LOOP softmax_loop_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U167 SOURCE activation_accelerator.cpp:270 VARIABLE x_assign LOOP softmax_loop_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U168 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp LOOP softmax_loop_2 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U167 SOURCE activation_accelerator.cpp:271 VARIABLE sum_1 LOOP softmax_loop_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}}} AREA {DSP 9 BRAM 0 URAM 0}} float_safe_softmax_Pipeline_softmax_loop_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln274_fu_94_p2 SOURCE activation_accelerator.cpp:274 VARIABLE add_ln274 LOOP softmax_loop_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U173 SOURCE activation_accelerator.cpp:275 VARIABLE y LOOP softmax_loop_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME exp_x_U SOURCE activation_accelerator.cpp:267 VARIABLE exp_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 88 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 9 BRAM 88 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_145_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_76_p2 SOURCE activation_accelerator.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_145_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_76_p2 SOURCE activation_accelerator.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_float_add_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_fu_99_p2 SOURCE activation_accelerator.cpp:253 VARIABLE add_ln253 LOOP float_add_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bf16add {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_fu_353_p2 SOURCE activation_accelerator.cpp:55 VARIABLE sub_ln55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_379_p2 SOURCE activation_accelerator.cpp:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_mantissa_fu_457_p2 SOURCE activation_accelerator.cpp:67 VARIABLE result_mantissa LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_mantissa_1_fu_479_p2 SOURCE activation_accelerator.cpp:71 VARIABLE result_mantissa_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_mantissa_3_fu_485_p2 SOURCE activation_accelerator.cpp:74 VARIABLE result_mantissa_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME max_exp_11_fu_615_p2 SOURCE activation_accelerator.cpp:89 VARIABLE max_exp_11 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME max_exp_12_fu_664_p2 SOURCE activation_accelerator.cpp:96 VARIABLE max_exp_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_mantissa_8_fu_704_p2 SOURCE activation_accelerator.cpp:104 VARIABLE result_mantissa_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME max_exp_14_fu_776_p2 SOURCE activation_accelerator.cpp:117 VARIABLE max_exp_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_458_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln458_fu_96_p2 SOURCE activation_accelerator.cpp:458 VARIABLE add_ln458 LOOP VITIS_LOOP_458_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_445_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln445_fu_104_p2 SOURCE activation_accelerator.cpp:445 VARIABLE add_ln445 LOOP VITIS_LOOP_445_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_VITIS_LOOP_448_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln448_fu_104_p2 SOURCE activation_accelerator.cpp:448 VARIABLE add_ln448 LOOP VITIS_LOOP_448_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME x_U SOURCE activation_accelerator.cpp:442 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 88 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_U SOURCE activation_accelerator.cpp:442 VARIABLE y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 88 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U200 SOURCE activation_accelerator.cpp:194 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U200 SOURCE activation_accelerator.cpp:201 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U199 SOURCE activation_accelerator.cpp:202 VARIABLE x_assign_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U201 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE stddev LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U200 SOURCE activation_accelerator.cpp:177 VARIABLE mean_sq LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U199 SOURCE activation_accelerator.cpp:178 VARIABLE x_assign_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U201 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE rms LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf0_U SOURCE {} VARIABLE buf0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 46 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf1_U SOURCE {} VARIABLE buf1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 46 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf2_U SOURCE {} VARIABLE buf2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 46 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 277 BRAM 402 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.73 seconds; current allocated memory: 1.262 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for activation_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for activation_accelerator.
Execute         syn_report -model activation_accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 34.51 sec.
Command     csynth_design done; 95.09 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 88.36 seconds. CPU system time: 5.78 seconds. Elapsed time: 95.09 seconds; current allocated memory: 538.328 MB.
Execute     cleanup_all 
