/*
 *  Copyright (C) 2013 Steffen Trumtrar <s.trumtrar@pengutronix.de>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "socfpga_cyclone5.dtsi"

/ {
	model = "Terasic DE1-SoC";
	compatible = "altr,socfpga-cyclone5", "altr,socfpga";

	chosen {
		bootargs = "console=ttyS0,115200";
	};

	memory {
		name = "memory";
		device_type = "memory";
		reg = <0x0 0x40000000>; /* 1GB */
	};

	aliases {
		/* this allow the ethaddr uboot environmnet variable contents
		 * to be added to the gmac1 device tree blob.
		 */
		ethernet0 = &gmac1;
		serial0 = &uart0;
	};

	regulator_3_3v: vcc3p3-regulator {
		compatible = "regulator-fixed";
		regulator-name = "VCC3P3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	soc {
		hps_0_bridges: bridge@0xc0000000 {
			compatible = "altr,bridge-14.1", "simple-bus";
			reg = <0xc0000000 0x20000000>,
				<0xff200000 0x00200000>;
			reg-names = "axi_h2f", "axi_h2f_lw";
			#address-cells = <2>;
			#size-cells = <1>;
			ranges = <0x00000000 0x00000000 0xc0000000 0x00010000>,
				<0x00000001 0x00000000 0xFF200000 0x00000020>,//opencores i2c
				<0x00000001 0x00000020 0xFF200020 0x00000010>,//pio_interrupt
				<0x00000001 0x00000100 0xFF200100 0x00000080>,
				<0x00000001 0x00010040 0xFF210040 0x00000020>,
				<0x00000001 0x00010080 0xFF210080 0x00000010>,
				<0x00000001 0x000100C0 0xFF2100C0 0x00000010>;
            

            i2c_ocre: ocores@0x00 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "opencores,i2c-ocores";
				reg = <0x00000001 0x00000000 0x20>;
				interrupts = <0 44 1>;
				clock-frequency = <50000000>;
				reg-shift = <2>;
				reg-io-width = <4>;
				ft5406_ts@0x38 {
					compatible = "ft5406_ts";	
					reg = < 0x38 >;	
					interrupts = <0 43 3>; //pio_interrupt
					//interrupts = < 0 >;	
					//interrupt-parent = < &touch_panel_pen_irq_n >;	
				}; //end ts@0 (ts0)
			 }; 

			alt_vip_vfr_1: vip2@0x100 {	
				compatible = "ALTR,vip-frame-reader-13.0", "ALTR,vip-frame-reader-9.1";
				reg = <0x00000001 0x00000100 0x00000080 >;
				max-width = < 854 >;	
				max-height = < 480 >;	
				mem-word-width = < 128 >;
				bits-per-color = < 8 >;				
				}; //end vip@0x40100 (alt_vip_vfr_0)

			acl_iface_led_pio: gpio@0x100010040 {
				compatible = "ALTR,pio-13.1", "ALTR,pio-1.0", "altr,pio-1.0";
				reg = <0x00000001 0x00010040 0x00000020 >;
				width = < 4 >;	/* embeddedsw.dts.params.width type NUMBER */
				resetvalue = < 0 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
				#gpio-cells = < 2 >;
				gpio-controller;
				}; //end gpio@0x100010040 (acl_iface_led_pio)
			acl_iface_dipsw_pio: gpio@0x100010080 {
				compatible = "ALTR,pio-13.1", "ALTR,pio-1.0", "altr,pio-1.0";
				reg = <0x00000001 0x00010080 0x00000010 >;
				interrupt-parent = < &intc >;
				interrupts = < 0 42 1 >;
				width = < 4 >;	/* embeddedsw.dts.params.width type NUMBER */
				resetvalue = < 0 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
				edge_type = < 2 >;	/* embeddedsw.dts.params.edge_type type NUMBER */
				level_trigger = < 0 >;	/* embeddedsw.dts.params.level_trigger type NUMBER */
				#gpio-cells = < 2 >;
				gpio-controller;
				}; //end gpio@0x100010080 (acl_iface_dipsw_pio)

			acl_iface_button_pio: gpio@0x1000100C0 {
				compatible = "ALTR,pio-13.1", "ALTR,pio-1.0", "altr,pio-1.0";
				reg = <0x00000001 0x000100C0 0x00000010 >;
				interrupt-parent = < &intc >;
				interrupts = < 0 41 1 >;
				width = < 2 >;	/* embeddedsw.dts.params.width type NUMBER */
				resetvalue = < 0 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
				edge_type = < 1 >;	/* embeddedsw.dts.params.edge_type type NUMBER */
				level_trigger = < 0 >;	/* embeddedsw.dts.params.level_trigger type NUMBER */
				#gpio-cells = < 2 >;
				gpio-controller;
				}; //end gpio@0x1000100C0 (acl_iface_button_pio)

		}; //end bridge@0xc0000000 (hps_0_bridges)
	};
};

&gmac1 {
	status = "okay";
	phy-mode = "rgmii";

	rxd0-skew-ps = <0>;
	rxd1-skew-ps = <0>;
	rxd2-skew-ps = <0>;
	rxd3-skew-ps = <0>;
	txen-skew-ps = <0>;
	txc-skew-ps = <2600>;
	rxdv-skew-ps = <0>;
	rxc-skew-ps = <2000>;
};

&mmc0 {
	vmmc-supply = <&regulator_3_3v>;
	vqmmc-supply = <&regulator_3_3v>;
};

&usb1 {
	status = "okay";
};

&can0 {
	status = "okay";
};

&i2c0 {
	speed-mode = <0>;
	status = "okay";
};

&i2c1 {
	speed-mode = <0>;
	status = "okay";
};

&uart0{
	status = "okay";
};

&qspi {
	flash0: n25q00@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "n25q00";
		reg = <0>;      /* chip select */
		spi-max-frequency = <100000000>;
		m25p,fast-read;
		page-size = <256>;
		block-size = <16>; /* 2^16, 64KB */
		read-delay = <4>;  /* delay value in read data capture register */
		tshsl-ns = <50>;
		tsd2d-ns = <50>;
		tchsh-ns = <4>;
		tslch-ns = <4>;

		partition@qspi-boot {
			/* 8MB for raw data. */
			label = "Flash 0 Raw Data";
			reg = <0x0 0x800000>;
		};

		partition@qspi-rootfs {
			/* 120MB for jffs2 data. */
			label = "Flash 0 jffs2 Filesystem";
			reg = <0x800000 0x7800000>;
		};
	};
};
