Board: ZCU111
Serial Number: 0000-0000
Mac Address: 01:02:03:04:05:06


Info: Ethernet, SD, USB, SATA Test test started...

Info: The test will take 0 hours, 02 minutes, and 29 seconds. 0:02:29

Entering step: 0


Info: This step started at: 2018-02-26 16:23:44

Entering step: 1


Info: This step started at: 2018-02-26 16:23:44

User has confirmed: "Set mode switch SW6 to "0111" (Up,Down,Down,Down).
Connect a DP monitor.
Insert SD card with contents of SATA_SD folder.
Connect USB3 thumbdrive and SATA drive. "

step finished 

Entering step: 2


Info: This step started at: 2018-02-26 16:23:52

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 3


Info: This step started at: 2018-02-26 16:23:56
Xilinx Zynq MP First Stage Boot Loader 
Release 2018.1   Feb 13 2018  -  19:23:52
PMU Firmware 2018.1	Nov  8 2017   12:23:17
NOTICE:  ATF running on XCZUUNKN/silicon v4/RTL5.1 at 0xfffea000, with PMU firmware
NOTICE:  BL31: Secure code at 0x0
NOTICE:  BL31: Non secure code at 0x8000000
NOTICE:  BL31: v1.3(release):70dfdb8
NOTICE:  BL31: Built : 15:23:49, Apr  4 2017


U-Boot 2017.01 (Apr 04 2017 - 21:00:34 +0530) Xilinx ZynqMP ZCU102

I2C:   ready
DRAM:  2 GiB
EL Level:	EL2
Chip ID:	xczuunknown
MMC:   sdhci@ff170000: 0 (SD)
SF: Detected mt25qu02g with page size 512 Bytes, erase size 128 KiB, total 512 MiB
*** Warning - bad CRC, using default environment

In:    serial
Out:   serial
Err:   serial
Bootmode: LVL_SHFT_SD_MODE1
Net:   ZYNQ GEM: ff0e0000, phyaddr c, interface rgmii-id
eth0: ethernet@ff0e0000
U-BOOT for xilinx-zcu102-2017_1

ethernet@ff0e0000 Waiting for PHY auto negotiation to complete............. done
BOOTP broadcast 1
BOOTP broadcast 2
BOOTP broadcast 3
BOOTP broadcast 4
BOOTP broadcast 5
BOOTP broadcast 6
BOOTP broadcast 7

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
BOOTP broadcast 8
BOOTP broadcast 9
BOOTP broadcast 10
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 16:24:20 2018...
step finished 

Entering step: 4


Info: This step started at: 2018-02-26 16:24:20
Writing: '\n'
BOOTP broadcast 11
BOOTP broadcast 12

Entering step: 5


Info: This step started at: 2018-02-26 16:24:25
BOOTP broadcast 13
Writing: '\n'
BOOTP broadcast 14
BOOTP broadcast 15

Entering step: 6


Info: This step started at: 2018-02-26 16:24:30
BOOTP broadcast 16
BOOTP broadcast 17

Retry time exceeded
Hit any key to stop autoboot:  4  3  2  1  0 
Device: sdhci@ff170000
Manufacturer ID: 3
OEM: 5344
Name: SS08G 
Tran Speed: 50000000
Rd Block Len: 512
SD version 3.0
High Capacity: Yes
Capacity: 7.4 GiB
Bus Width: 4-bit
Erase Group Size: 512 Bytes
reading image.ub
33714468 bytes read in 2203 ms (14.6 MiB/s)
## Loading kernel from FIT Image at 10000000 ...
   Using 'conf@1' configuration
   Trying 'kernel@0' kernel subimage
     Description:  Linux Kernel
     Type:         Kernel Image
     Compression:  uncompressed
     Data Start:   0x100000d8
     Data Size:    33677824 Bytes = 32.1 MiB
     Architecture: AArch64
     OS:           Linux
     Load Address: 0x00080000
     Entry Point:  0x00080000
     Hash algo:    sha1
     Hash value:   0e1b82468969f68b394e50300a473684c60a0f3b
   Verifying Hash Integrity ... sha1+ OK
## Loading fdt from FIT Image at 10000000 ...
   Using 'conf@1' configuration
   Trying 'fdt@0' fdt subimage
     Description:  Flattened Device Tree blob
     Type:         Flat Device Tree
     Compression:  uncompressed
     Data Start:   0x1201e3d0
     Data Size:    35337 Bytes = 34.5 KiB
     Architecture: AArch64
     Hash algo:    sha1
     Hash value:   b9878704d59ae99a61f33439be5236247437046c
   Verifying Hash Integrity ... sha1+ OK
   Booting using the fdt blob at 0x1201e3d0
   Loading Kernel Image ... OK
   Loading Device Tree to 0000000007ff4000, end 0000000007fffa08 ... OK

Starting kernel ...

[    0.000000] Booting Linux on physical CPU 0x0
[    0.000000] Linux version 4.14.0-xilinx-v2018.1 (oe-user@oe-host) (gcc version 7.2.0 (GCC)) #2 SMP Mon Feb 12 16:58:18 MST 2018
[    0.000000] Boot CPU: AArch64 Processor [410fd034]
[    0.000000] Machine model: ZynqMP ZCU111 RevA
[    0.000000] earlycon: cdns0 at MMIO 0x00000000ff000000 (options '115200n8')
[    0.000000] bootconsole [cdns0] enabled
[    0.000000] efi: Getting EFI parameters from FDT:
[    0.000000] efi: UEFI not found.
[    0.000000] cma: Reserved 256 MiB at 0x0000000070000000
[    0.000000] psci: probing for conduit method from DT.
[    0.000000] psci: PSCIv1.0 detected in firmware.
[    0.000000] psci: Using standard PSCI v0.2 function IDs
[    0.000000] psci: MIGRATE_INFO_TYPE not supported.
[    0.000000] percpu: Embedded 21 pages/cpu @ffffffc06ff6c000 s46488 r8192 d31336 u86016
[    0.000000] Detected VIPT I-cache on CPU0
[    0.000000] CPU features: enabling workaround for ARM erratum 845719
[    0.000000] Built 1 zonelists, mobility grouping on.  Total pages: 517120
[    0.000000] Kernel command line: earlycon clk_ignore_unused
[    0.000000] PID hash table entries: 4096 (order: 3, 32768 bytes)
[    0.000000] Dentry cache hash table entries: 262144 (order: 9, 2097152 bytes)
[    0.000000] Inode-cache hash table entries: 131072 (order: 8, 1048576 bytes)
[    0.000000] Memory: 1769328K/2097152K available (9788K kernel code, 632K rwdata, 2944K rodata, 19456K init, 370K bss, 65680K reserved, 262144K cma-reserved)
[    0.000000] Virtual kernel memory layout:
[    0.000000]     modules : 0xffffff8000000000 - 0xffffff8008000000   (   128 MB)
[    0.000000]     vmalloc : 0xffffff8008000000 - 0xffffffbebfff0000   (   250 GB)
[    0.000000]       .text : 0xffffff8008080000 - 0xffffff8008a10000   (  9792 KB)
[    0.000000]     .rodata : 0xffffff8008a10000 - 0xffffff8008d00000   (  3008 KB)
[    0.000000]       .init : 0xffffff8008d00000 - 0xffffff800a000000   ( 19456 KB)
[    0.000000]       .data : 0xffffff800a000000 - 0xffffff800a09e200   (   633 KB)
[    0.000000]        .bss : 0xffffff800a09e200 - 0xffffff800a0faa30   (   371 KB)
[    0.000000]     fixed   : 0xffffffbefe7fd000 - 0xffffffbefec00000   (  4108 KB)
[    0.000000]     PCI I/O : 0xffffffbefee00000 - 0xffffffbeffe00000   (    16 MB)
[    0.000000]     vmemmap : 0xffffffbf00000000 - 0xffffffc000000000   (     4 GB maximum)
[    0.000000]               0xffffffbf00000000 - 0xffffffbf01c00000   (    28 MB actual)
[    0.000000]     memory  : 0xffffffc000000000 - 0xffffffc080000000   (  2048 MB)
[    0.000000] Hierarchical RCU implementation.
[    0.000000] 	RCU event tracing is enabled.
[    0.000000] 	RCU restricting CPUs from NR_CPUS=8 to nr_cpu_ids=4.
[    0.000000] RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=4
[    0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0
[    0.000000] GIC: Adjusting CPU interface base to 0x00000000f902f000
[    0.000000] GIC: Using split EOI/Deactivate mode
[    0.000000] arch_timer: cp15 timer(s) running at 99.99MHz (phys).
[    0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0x171015c90f, max_idle_ns: 440795203080 ns
[    0.000003] sched_clock: 56 bits at 99MHz, resolution 10ns, wraps every 4398046511101ns
[    0.008290] Console: colour dummy device 80x25
[    0.012550] console [tty0] enabled
[    0.015916] bootconsole [cdns0] disabled
[    0.000000] Booting Linux on physical CPU 0x0
[    0.000000] Linux version 4.14.0-xilinx-v2018.1 (oe-user@oe-host) (gcc version 7.2.0 (GCC)) #2 SMP Mon Feb 12 16:58:18 MST 2018
[    0.000000] Boot CPU: AArch64 Processor [410fd034]
[    0.000000] Machine model: ZynqMP ZCU111 RevA
[    0.000000] earlycon: cdns0 at MMIO 0x00000000ff000000 (options '115200n8')
[    0.000000] bootconsole [cdns0] enabled
[    0.000000] efi: Getting EFI parameters from FDT:
[    0.000000] efi: UEFI not found.
[    0.000000] cma: Reserved 256 MiB at 0x0000000070000000
[    0.000000] psci: probing for conduit method from DT.
[    0.000000] psci: PSCIv1.0 detected in firmware.
[    0.000000] psci: Using standard PSCI v0.2 function IDs
[    0.000000] psci: MIGRATE_INFO_TYPE not supported.
[    0.000000] percpu: Embedded 21 pages/cpu @ffffffc06ff6c000 s46488 r8192 d31336 u86016
[    0.000000] Detected VIPT I-cache on CPU0
[    0.000000] CPU features: enabling workaround for ARM erratum 845719
[    0.000000] Built 1 zonelists, mobility grouping on.  Total pages: 517120
[    0.000000] Kernel command line: earlycon clk_ignore_unused
[    0.000000] PID hash table entries: 4096 (order: 3, 32768 bytes)
[    0.000000] Dentry cache hash table entries: 262144 (order: 9, 2097152 bytes)
[    0.000000] Inode-cache hash table entries: 131072 (order: 8, 1048576 bytes)
[    0.000000] Memory: 1769328K/2097152K available (9788K kernel code, 632K rwdata, 2944K rodata, 19456K init, 370K bss, 65680K reserved, 262144K cma-reserved)
[    0.000000] Virtual kernel memory layout:
[    0.000000]     modules : 0xffffff8000000000 - 0xffffff8008000000   (   128 MB)
[    0.000000]     vmalloc : 0xffffff8008000000 - 0xffffffbebfff0000   (   250 GB)
[    0.000000]       .text : 0xffffff8008080000 - 0xffffff8008a10000   (  9792 KB)
[    0.000000]     .rodata : 0xffffff8008a10000 - 0xffffff8008d00000   (  3008 KB)
[    0.000000]       .init : 0xffffff8008d00000 - 0xffffff800a000000   ( 19456 KB)
[    0.000000]       .data : 0xffffff800a000000 - 0xffffff800a09e200   (   633 KB)
[    0.000000]        .bss : 0xffffff800a09e200 - 0xffffff800a0faa30   (   371 KB)
[    0.000000]     fixed   : 0xffffffbefe7fd000 - 0xffffffbefec00000   (  4108 KB)
[    0.000000]     PCI I/O : 0xffffffbefee00000 - 0xffffffbeffe00000   (    16 MB)
[    0.000000]     vmemmap : 0xffffffbf00000000 - 0xffffffc000000000   (     4 GB maximum)
[    0.000000]               0xffffffbf00000000 - 0xffffffbf01c00000   (    28 MB actual)
[    0.000000]     memory  : 0xffffffc000000000 - 0xffffffc080000000   (  2048 MB)
[    0.000000] Hierarchical RCU implementation.
[    0.000000] 	RCU event tracing is enabled.
[    0.000000] 	RCU restricting CPUs from NR_CPUS=8 to nr_cpu_ids=4.
[    0.000000] RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=4
[    0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0
[    0.000000] GIC: Adjusting CPU interface base to 0x00000000f902f000
[    0.000000] GIC: Using split EOI/Deactivate mode
[    0.000000] arch_timer: cp15 timer(s) running at 99.99MHz (phys).
[    0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0x171015c90f, max_idle_ns: 440795203080 ns
[    0.000003] sched_clock: 56 bits at 99MHz, resolution 10ns, wraps every 4398046511101ns
[    0.008290] Console: colour dummy device 80x25
[    0.012550] console [tty0] enabled
[    0.015916] bootconsole [cdns0] disabled
[    0.019825] Calibrating delay loop (skipped), value calculated using timer frequency.. 199.99 BogoMIPS (lpj=399996)
[    0.019838] pid_max: default: 32768 minimum: 301
[    0.019939] Mount-cache hash table entries: 4096 (order: 3, 32768 bytes)
[    0.019953] Mountpoint-cache hash table entries: 4096 (order: 3, 32768 bytes)
[    0.020554] ASID allocator initialised with 65536 entries
[    0.020606] Hierarchical SRCU implementation.
[    0.020879] zynqmp_plat_init Power management API v0.3
[    0.020955] EFI services will not be available.
[    0.021021] zynqmp_plat_init: pm node not found
[    0.021121] smp: Bringing up secondary CPUs ...
[    0.161069] Detected VIPT I-cache on CPU1
[    0.161098] CPU1: Booted secondary processor [410fd034]
[    0.273631] Detected VIPT I-cache on CPU2
[    0.273649] CPU2: Booted secondary processor [410fd034]
[    0.399380] Detected VIPT I-cache on CPU3
[    0.399398] CPU3: Booted secondary processor [410fd034]
[    0.399439] smp: Brought up 1 node, 4 CPUs
[    0.399471] SMP: Total of 4 processors activated.
[    0.399479] CPU features: detected feature: 32-bit EL0 Support
[    0.399490] CPU: All CPU(s) started at EL2
[    0.399506] alternatives: patching kernel code
[    0.400199] devtmpfs: initialized
[    0.404267] random: get_random_u32 called from bucket_table_alloc+0x108/0x260 with crng_init=0
[    0.404425] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns
[    0.404444] futex hash table entries: 1024 (order: 5, 131072 bytes)
[    0.409370] xor: measuring software checksum speed
[    0.448141]    8regs     :  2303.000 MB/sec
[    0.488170]    8regs_prefetch:  2053.000 MB/sec
[    0.528200]    32regs    :  2830.000 MB/sec
[    0.568230]    32regs_prefetch:  2381.000 MB/sec
[    0.568238] xor: using function: 32regs (2830.000 MB/sec)
[    0.568309] pinctrl core: initialized pinctrl subsystem
[    0.568471] random: fast init done
[    0.568816] NET: Registered protocol family 16
[    0.569303] cpuidle: using governor menu
[    0.569738] vdso: 2 pages (1 code @ ffffff8008a16000, 1 data @ ffffff800a004000)
[    0.569755] hw-breakpoint: found 6 breakpoint and 4 watchpoint registers.
[    0.570292] DMA: preallocated 256 KiB pool for atomic allocations
[    0.580391] reset_zynqmp reset-controller: Xilinx zynqmp reset driver probed
[    0.581092] ARM CCI_400_r1 PMU driver probed
[    0.583195] pinctrl-zynqmp ff180000.pinctrl: zynqmp pinctrl initialized
[    0.590457] HugeTLB registered 2.00 MiB page size, pre-allocated 0 pages
[    0.656354] raid6: int64x1  gen()   400 MB/s
[    0.724399] raid6: int64x1  xor()   446 MB/s
[    0.792456] raid6: int64x2  gen()   686 MB/s
[    0.860470] raid6: int64x2  xor()   603 MB/s
[    0.928551] raid6: int64x4  gen()  1042 MB/s
[    0.996588] raid6: int64x4  xor()   742 MB/s
[    1.064652] raid6: int64x8  gen()   980 MB/s
[    1.132648] raid6: int64x8  xor()   745 MB/s
[    1.200760] raid6: neonx1   gen()   727 MB/s
[    1.268766] raid6: neonx1   xor()   853 MB/s
[    1.336836] raid6: neonx2   gen()  1168 MB/s
[    1.404842] raid6: neonx2   xor()  1208 MB/s
[    1.472914] raid6: neonx4   gen()  1507 MB/s
[    1.540941] raid6: neonx4   xor()  1442 MB/s
[    1.608997] raid6: neonx8   gen()  1652 MB/s
[    1.677023] raid6: neonx8   xor()  1533 MB/s
[    1.677031] raid6: using algorithm neonx8 gen() 1652 MB/s
[    1.677038] raid6: .... xor() 1533 MB/s, rmw enabled
[    1.677046] raid6: using neon recovery algorithm
[    1.678421] SCSI subsystem initialized
[    1.678588] usbcore: registered new interface driver usbfs
[    1.678628] usbcore: registered new interface driver hub
[    1.678663] usbcore: registered new device driver usb
[    1.678727] media: Linux media interface: v0.10
[    1.678753] Linux video capture interface: v2.00
[    1.678794] pps_core: LinuxPPS API ver. 1 registered
[    1.678802] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.it>
[    1.678822] PTP clock support registered
[    1.678848] EDAC MC: Ver: 3.0.0
[    1.679082] FPGA manager framework
[    1.679201] fpga-region fpga-full: FPGA Region probed
[    1.679288] Advanced Linux Sound Architecture Driver Initialized.
[    1.679530] Bluetooth: Core ver 2.22
[    1.679559] NET: Registered protocol family 31
[    1.679567] Bluetooth: HCI device and connection manager initialized
[    1.679579] Bluetooth: HCI socket layer initialized
[    1.679588] Bluetooth: L2CAP socket layer initialized
[    1.679607] Bluetooth: SCO socket layer initialized
[    1.680080] clocksource: Switched to clocksource arch_sys_counter
[    1.680156] VFS: Disk quotas dquot_6.6.0
[    1.680201] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 bytes)
[    1.684159] NET: Registered protocol family 2
[    1.684452] TCP established hash table entries: 16384 (order: 5, 131072 bytes)
[    1.684565] TCP bind hash table entries: 16384 (order: 6, 262144 bytes)
[    1.684773] TCP: Hash tables configured (established 16384 bind 16384)
[    1.684841] UDP hash table entries: 1024 (order: 3, 32768 bytes)
[    1.684885] UDP-Lite hash table entries: 1024 (order: 3, 32768 bytes)
[    1.685008] NET: Registered protocol family 1
[    1.685248] RPC: Registered named UNIX socket transport module.
[    1.685258] RPC: Registered udp transport module.
[    1.685265] RPC: Registered tcp transport module.
[    1.685272] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    1.757117] hw perfevents: no interrupt-affinity property for /pmu, guessing.
[    1.757276] hw perfevents: enabled with armv8_pmuv3 PMU driver, 7 counters available
[    1.757866] audit: initializing netlink subsys (disabled)
[    1.758126] audit: type=2000 audit(1.744:1): state=initialized audit_enabled=0 res=1
[    1.758445] workingset: timestamp_bits=62 max_order=19 bucket_order=0
[    1.759077] NFS: Registering the id_resolver key type
[    1.759101] Key type id_resolver registered
[    1.759109] Key type id_legacy registered
[    1.759121] nfs4filelayout_init: NFSv4 File Layout Driver Registering...
[    1.759141] jffs2: version 2.2. (NAND) (SUMMARY)  Â© 2001-2006 Red Hat, Inc.
[    1.785498] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 246)
[    1.785518] io scheduler noop registered
[    1.785526] io scheduler deadline registered
[    1.785547] io scheduler cfq registered (default)
[    1.785555] io scheduler mq-deadline registered
[    1.785562] io scheduler kyber registered
[    1.786663] xilinx-dpdma fd4c0000.dma: Xilinx DPDMA engine is probed
[    1.787057] xilinx-zynqmp-dma fd500000.dma: ZynqMP DMA driver Probe success
[    1.787218] xilinx-zynqmp-dma fd510000.dma: ZynqMP DMA driver Probe success
[    1.787372] xilinx-zynqmp-dma fd520000.dma: ZynqMP DMA driver Probe success
[    1.787526] xilinx-zynqmp-dma fd530000.dma: ZynqMP DMA driver Probe success
[    1.787682] xilinx-zynqmp-dma fd540000.dma: ZynqMP DMA driver Probe success
[    1.787837] xilinx-zynqmp-dma fd550000.dma: ZynqMP DMA driver Probe success
[    1.787995] xilinx-zynqmp-dma fd560000.dma: ZynqMP DMA driver Probe success
[    1.788164] xilinx-zynqmp-dma fd570000.dma: ZynqMP DMA driver Probe success
[    1.788334] zynqmp_pm firmware: Power management API v0.3
[    1.815378] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled
[    1.816781] [drm] load() is defered & will be called again
[    1.817091] xilinx-drm-dp-sub fd4aa000.dp_sub: Xilinx DisplayPort Subsystem is probed
[    1.817261] cacheinfo: Unable to detect cache hierarchy for CPU 0
[    1.821266] brd: module loaded
[    1.824518] loop: module loaded
[    1.825163] ahci-ceva fd0c0000.ahci: couldn't get PHY in node ahci: -517
[    1.825295] mtdoops: mtd device (mtddev=name/number) must be supplied
[    1.826044] m25p80 spi0.0: found mt25ul02g, expected m25p80
[    1.826276] m25p80 spi0.0: mt25ul02g (524288 Kbytes)
[    1.826301] 4 ofpart partitions found on MTD device spi0.0
[    1.826309] Creating 4 MTD partitions on "spi0.0":
[    1.826321] 0x000000000000-0x000000100000 : "qspi-fsbl-uboot"
[    1.826747] 0x000000100000-0x000000600000 : "qspi-linux"
[    1.827124] 0x000000600000-0x000000620000 : "qspi-device-tree"
[    1.827509] 0x000000620000-0x000000c00000 : "qspi-rootfs"
[    1.828766] libphy: Fixed MDIO Bus: probed
[    1.829767] tun: Universal TUN/TAP device driver, 1.6
[    1.829899] CAN device driver interface
[    1.831377] macb ff0e0000.ethernet: Not enabling partial store and forward
[    1.831814] libphy: MACB_mii_bus: probed
[    1.835104] macb ff0e0000.ethernet eth0: Cadence GEM rev 0x50070106 at 0xff0e0000 irq 22 (00:0a:35:00:22:01)
[    1.835121] TI DP83867 ff0e0000.ethernet-ffffffff:0c: attached PHY driver [TI DP83867] (mii_bus:phy_addr=ff0e0000.ethernet-ffffffff:0c, irq=POLL)
[    1.835588] usbcore: registered new interface driver asix
[    1.835638] usbcore: registered new interface driver ax88179_178a
[    1.835668] usbcore: registered new interface driver cdc_ether
[    1.835698] usbcore: registered new interface driver net1080
[    1.835726] usbcore: registered new interface driver cdc_subset
[    1.835755] usbcore: registered new interface driver zaurus
[    1.835795] usbcore: registered new interface driver cdc_ncm
[    1.837138] ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver
[    1.837148] ehci-pci: EHCI PCI platform driver
[    1.837358] usbcore: registered new interface driver uas
[    1.837396] usbcore: registered new interface driver usb-storage
[    1.837874] rtc_zynqmp ffa60000.rtc: rtc core: registered ffa60000.rtc as rtc0
[    1.837927] i2c /dev entries driver
[    1.838950] IR NEC protocol handler initialized
[    1.838958] IR RC5(x/sz) protocol handler initialized
[    1.838966] IR RC6 protocol handler initialized
[    1.838973] IR JVC protocol handler initialized
[    1.838980] IR Sony protocol handler initialized
[    1.838986] IR SANYO protocol handler initialized
[    1.838993] IR Sharp protocol handler initialized
[    1.839000] IR MCE Keyboard/mouse protocol handler initialized
[    1.839007] IR XMP protocol handler initialized
[    1.839589] usbcore: registered new interface driver uvcvideo
[    1.839598] USB Video Class driver (1.1.1)
[    1.839936] Bluetooth: HCI UART driver ver 2.3
[    1.839946] Bluetooth: HCI UART protocol H4 registered
[    1.839954] Bluetooth: HCI UART protocol BCSP registered
[    1.839962] Bluetooth: HCI UART protocol ATH3K registered
[    1.839969] Bluetooth: HCI UART protocol Three-wire (H5) registered
[    1.840008] Bluetooth: HCI UART protocol Intel registered
[    1.840017] Bluetooth: HCI UART protocol QCA registered
[    1.840050] usbcore: registered new interface driver bcm203x
[    1.840116] usbcore: registered new interface driver bpa10x
[    1.840153] usbcore: registered new interface driver bfusb
[    1.840187] usbcore: registered new interface driver btusb
[    1.840196] Bluetooth: Generic Bluetooth SDIO driver ver 0.1
[    1.840246] usbcore: registered new interface driver ath3k
[    1.840367] EDAC MC: ECC not enabled
[    1.840594] EDAC DEVICE0: Giving out device to module zynqmp-ocm-edac controller zynqmp_ocm: DEV ff960000.memory-controller (INTERRUPT)
[    1.841217] sdhci: Secure Digital Host Controller Interface driver
[    1.841226] sdhci: Copyright(c) Pierre Ossman
[    1.841233] sdhci-pltfm: SDHCI platform and OF driver helper
[    1.842600] ledtrig-cpu: registered to indicate activity on CPUs
[    1.842726] usbcore: registered new interface driver usbhid
[    1.842734] usbhid: USB HID core driver
[    1.843200] fpga_manager fpga0: Xilinx ZynqMP FPGA Manager registered
[    1.843675] xilinx-dp-snd-pcm dp_snd_pcm0: Xilinx DisplayPort Sound PCM probed
[    1.843733] xilinx-dp-snd-pcm dp_snd_pcm1: Xilinx DisplayPort Sound PCM probed
[    1.843923] PLL: shutdown
[    1.844823] Write failed to divider address:fd1a007c
[    1.844975] PLL: enable
[    1.845148] xilinx-dp-snd-codec dp_snd_codec0: Xilinx DisplayPort Sound Codec probed
[    1.845702] xilinx-dp-snd-card dp_snd_card: xilinx-dp-snd-codec-dai <-> xilinx-dp-snd-codec-dai mapping ok
[    1.845816] xilinx-dp-snd-card dp_snd_card: xilinx-dp-snd-codec-dai <-> xilinx-dp-snd-codec-dai mapping ok
[    1.846183] xilinx-dp-snd-card dp_snd_card: Xilinx DisplayPort Sound Card probed
[    1.846280] pktgen: Packet Generator for packet performance testing. Version: 2.75
[    1.846510] Netfilter messages via NETLINK v0.30.
[    1.846626] ip_tables: (C) 2000-2006 Netfilter Core Team
[    1.846747] Initializing XFRM netlink socket
[    1.846806] NET: Registered protocol family 10
[    1.847229] Segment Routing with IPv6
[    1.847274] ip6_tables: (C) 2000-2006 Netfilter Core Team
[    1.847385] sit: IPv6, IPv4 and MPLS over IPv4 tunneling driver
[    1.847691] NET: Registered protocol family 17
[    1.847707] NET: Registered protocol family 15
[    1.847726] bridge: filtering via arp/ip/ip6tables is no longer available by default. Update your scripts to load br_netfilter if you need this.
[    1.847739] Ebtables v2.0 registered
[    1.847817] can: controller area network core (rev 20170425 abi 9)
[    1.847851] NET: Registered protocol family 29
[    1.847860] can: raw protocol (rev 20170425)
[    1.847867] can: broadcast manager protocol (rev 20170425 t)
[    1.847878] can: netlink gateway (rev 20170425) max_hops=1
[    1.847996] Bluetooth: RFCOMM TTY layer initialized
[    1.848010] Bluetooth: RFCOMM socket layer initialized
[    1.848025] Bluetooth: RFCOMM ver 1.11
[    1.848035] Bluetooth: BNEP (Ethernet Emulation) ver 1.3
[    1.848043] Bluetooth: BNEP filters: protocol multicast
[    1.848053] Bluetooth: BNEP socket layer initialized
[    1.848061] Bluetooth: HIDP (Human Interface Emulation) ver 1.2
[    1.848092] Bluetooth: HIDP socket layer initialized
[    1.848202] 9pnet: Installing 9P2000 support
[    1.848222] Key type dns_resolver registered
[    1.848541] registered taskstats version 1
[    1.848876] Btrfs loaded, crc32c=crc32c-generic
[    1.854175] ff000000.serial: ttyPS0 at MMIO 0xff000000 (irq = 32, base_baud = 6249999) is a xuartps
[    3.394069] console [ttyPS0] enabled
[    3.399283] PLL: shutdown
[    3.401948] [drm] load() is defered & will be called again
[    3.407814] xilinx-psgtr fd400000.zynqmp_phy: Lane:1 type:8 protocol:4 pll_locked:yes
[    3.415809] xilinx-drm-dp fd4a0000.dp: device found, version 4.010
[    3.421916] xilinx-drm-dp fd4a0000.dp: Display Port, version 1.0200 (tx)
[    3.428887] xilinx-psgtr fd400000.zynqmp_phy: Lane:3 type:3 protocol:2 pll_locked:yes
[    3.436691] ahci-ceva fd0c0000.ahci: AHCI 0001.0301 32 slots 2 ports 6 Gbps 0x3 impl platform mode
[    3.445580] ahci-ceva fd0c0000.ahci: flags: 64bit ncq sntf pm clo only pmp fbs pio slum part ccc sds apst 
[    3.455879] scsi host0: ahci-ceva
[    3.459310] scsi host1: ahci-ceva
[    3.462647] ata1: SATA max UDMA/133 mmio [mem 0xfd0c0000-0xfd0c1fff] port 0x100 irq 30
[    3.470487] ata2: SATA max UDMA/133 mmio [mem 0xfd0c0000-0xfd0c1fff] port 0x180 irq 30
[    3.480042] xilinx-psgtr fd400000.zynqmp_phy: Lane:2 type:0 protocol:3 pll_locked:yes
[    3.508239] xhci-hcd xhci-hcd.0.auto: xHCI Host Controller
[    3.513652] xhci-hcd xhci-hcd.0.auto: new USB bus registered, assigned bus number 1
[    3.521481] xhci-hcd xhci-hcd.0.auto: hcc params 0x0238f625 hci version 0x100 quirks 0x22010010
[    3.530124] xhci-hcd xhci-hcd.0.auto: irq 35, io mem 0xfe200000
[    3.536121] usb usb1: New USB device found, idVendor=1d6b, idProduct=0002
[    3.542835] usb usb1: New USB device strings: Mfr=3, Product=2, SerialNumber=1
[    3.550038] usb usb1: Product: xHCI Host Controller
[    3.554896] usb usb1: Manufacturer: Linux 4.14.0-xilinx-v2018.1 xhci-hcd
[    3.561583] usb usb1: SerialNumber: xhci-hcd.0.auto
[    3.566721] hub 1-0:1.0: USB hub found
[    3.570413] hub 1-0:1.0: 1 port detected
[    3.574473] xhci-hcd xhci-hcd.0.auto: xHCI Host Controller
[    3.579887] xhci-hcd xhci-hcd.0.auto: new USB bus registered, assigned bus number 2
[    3.587565] usb usb2: We don't know the algorithms for LPM for this host, disabling LPM.
[    3.595669] usb usb2: New USB device found, idVendor=1d6b, idProduct=0003
[    3.602381] usb usb2: New USB device strings: Mfr=3, Product=2, SerialNumber=1
[    3.609583] usb usb2: Product: xHCI Host Controller
[    3.614441] usb usb2: Manufacturer: Linux 4.14.0-xilinx-v2018.1 xhci-hcd
[    3.621126] usb usb2: SerialNumber: xhci-hcd.0.auto
[    3.626210] hub 2-0:1.0: USB hub found
[    3.629895] hub 2-0:1.0: 1 port detected
[    3.634753] pca953x 0-0020: 0-0020 supply vcc not found, using dummy regulator
[    3.644759] pca953x 0-0020: interrupt support not compiled in
[    3.651208] ina2xx 3-0040: power monitor ina226 (Rshunt = 2000 uOhm)
[    3.657898] ina2xx 3-0041: power monitor ina226 (Rshunt = 5000 uOhm)
[    3.664584] ina2xx 3-0042: power monitor ina226 (Rshunt = 5000 uOhm)
[    3.671273] ina2xx 3-0043: power monitor ina226 (Rshunt = 5000 uOhm)
[    3.677965] ina2xx 3-0045: power monitor ina226 (Rshunt = 5000 uOhm)
[    3.684662] ina2xx 3-0046: power monitor ina226 (Rshunt = 2000 uOhm)
[    3.691353] ina2xx 3-0047: power monitor ina226 (Rshunt = 5000 uOhm)
[    3.698040] ina2xx 3-0048: power monitor ina226 (Rshunt = 5000 uOhm)
[    3.704739] ina2xx 3-0049: power monitor ina226 (Rshunt = 5000 uOhm)
[    3.711427] ina2xx 3-004a: power monitor ina226 (Rshunt = 5000 uOhm)
[    3.718119] ina2xx 3-004b: power monitor ina226 (Rshunt = 5000 uOhm)
[    3.724806] ina2xx 3-004c: power monitor ina226 (Rshunt = 5000 uOhm)
[    3.731499] ina2xx 3-004d: power monitor ina226 (Rshunt = 5000 uOhm)
[    3.738195] ina2xx 3-004e: power monitor ina226 (Rshunt = 5000 uOhm)
[    3.744502] i2c i2c-0: Added multiplexed i2c bus 3
[    3.749387] i2c i2c-0: Added multiplexed i2c bus 4
[    3.754396] i2c i2c-0: Added multiplexed i2c bus 5
[    3.759224] i2c i2c-0: Added multiplexed i2c bus 6
[    3.763933] pca954x 0-0075: registered 4 multiplexed busses for I2C mux pca9544
[    3.771246] cdns-i2c ff020000.i2c: 400 kHz mmio ff020000 irq 24
[    3.778696] at24 7-0054: 1024 byte 24c08 EEPROM, writable, 1 bytes/write
[    3.785348] i2c i2c-1: Added multiplexed i2c bus 7
[    3.790264] ata1: SATA link down (SStatus 0 SControl 330)
[    3.790269] i2c i2c-1: Added multiplexed i2c bus 8
[    3.792272] si570 9-005d: registered, current frequency 300000000 Hz
[    3.792299] i2c i2c-1: Added multiplexed i2c bus 9
[    3.806213] si570 10-005d: registered, current frequency 148500000 Hz
[    3.806242] i2c i2c-1: Added multiplexed i2c bus 10
[    3.806428] i2c i2c-1: Added multiplexed i2c bus 11
[    3.806611] i2c i2c-1: Added multiplexed i2c bus 12
[    3.806733] i2c i2c-1: Added multiplexed i2c bus 13
[    3.806848] i2c i2c-1: Added multiplexed i2c bus 14
[    3.806853] pca954x 1-0074: registered 8 multiplexed busses for I2C switch pca9548
[    3.807167] i2c i2c-1: Added multiplexed i2c bus 15
[    3.807287] i2c i2c-1: Added multiplexed i2c bus 16
[    3.807409] i2c i2c-1: Added multiplexed i2c bus 17
[    3.807823] i2c i2c-1: Added multiplexed i2c bus 18
[    3.807943] i2c i2c-1: Added multiplexed i2c bus 19
[    3.808062] i2c i2c-1: Added multiplexed i2c bus 20
[    3.808202] i2c i2c-1: Added multiplexed i2c bus 21
[    3.808320] i2c i2c-1: Added multiplexed i2c bus 22
[    3.808324] pca954x 1-0075: registered 8 multiplexed busses for I2C switch pca9548
[    3.808348] cdns-i2c ff030000.i2c: 400 kHz mmio ff030000 irq 25
[    3.856084] mmc0: SDHCI controller on ff170000.sdhci [ff170000.sdhci] using ADMA 64-bit
[    3.856693] PLL: enable
[    3.856877] PLL: shutdown
[    3.856965] OF: graph: no port node found in /xilinx_drm
[    3.856968] [drm] Supports vblank timestamp caching Rev 2 (21.10.2013).
[    3.856969] [drm] No driver support for vblank timestamp query.
[    3.907813] mmc0: new high speed SDHC card at address aaaa
[    3.907997] mmcblk0: mmc0:aaaa SS08G 7.40 GiB (ro)
[    3.909121]  mmcblk0: p1
[    3.946506] PLL: enable
[    3.989763] Console: switching to colour frame buffer device 240x67
[    4.010331] xilinx-drm xilinx_drm: fb0:  frame buffer device
[    4.016177] [drm] Initialized xilinx_drm 1.0.0 20130509 for xilinx_drm on minor 0
[    4.024588] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    4.031439] rtc_zynqmp ffa60000.rtc: setting system clock to 2018-02-22 01:57:19 UTC (1519264639)
[    4.040420] clk: Not disabling unused clocks
[    4.044688] ALSA device list:
[    4.047602]   #0: DisplayPort monitor
[    4.051525] Warning: unable to open an initial console.
[    4.104093] ata2: SATA link up 6.0 Gbps (SStatus 133 SControl 330)
[    4.111130] ata2.00: ATA-9: TS128GMTS400, O0918B, max UDMA/133
[    4.116944] ata2.00: 250069680 sectors, multi 1: LBA48 NCQ (depth 31/32)
[    4.123784] ata2.00: configured for UDMA/133
[    4.128200] scsi 1:0:0:0: Direct-Access     ATA      TS128GMTS400     8B   PQ: 0 ANSI: 5
[    4.136725] sd 1:0:0:0: [sda] 250069680 512-byte logical blocks: (128 GB/119 GiB)
[    4.144221] sd 1:0:0:0: [sda] Write Protect is off
[    4.149018] sd 1:0:0:0: [sda] Write cache: enabled, read cache: enabled, doesn't support DPO or FUA
[    4.154221] PLL: shutdown
[    4.161351]  sda: sda1
[    4.164157] sd 1:0:0:0: [sda] Attached SCSI disk
[    4.173262] Freeing unused kernel memory: 19456K
[    4.180095] usb 1-1: new high-speed USB device number 2 using xhci-hcd
[    4.336764] usb 1-1: New USB device found, idVendor=0781, idProduct=5583
[    4.343452] usb 1-1: New USB device strings: Mfr=1, Product=2, SerialNumber=3
[    4.346385] PLL: enable
[    4.352958] usb 1-1: Product: Ultra Fit
[    4.356787] usb 1-1: Manufacturer: SanDisk
[    4.360869] usb 1-1: SerialNumber: 4C530001071029109542
[    4.366708] usb-storage 1-1:1.0: USB Mass Storage device detected
[    4.373004] scsi host2: usb-storage 1-1:1.0
[    4.388182] PLL: shutdown
[    4.849099] udevd[1798]: starting version 3.2.2
[    4.858146] udevd[1799]: starting eudev-3.2.2
[    4.970702] PLL: enable
[    5.200572] FAT-fs (sda1): Volume was not properly unmounted. Some data may be corrupt. Please run fsck.
[    5.384495] scsi 2:0:0:0: Direct-Access     SanDisk  Ultra Fit        1.00 PQ: 0 ANSI: 6
[    5.393850] sd 2:0:0:0: [sdb] 60751872 512-byte logical blocks: (31.1 GB/29.0 GiB)
[    5.402428] sd 2:0:0:0: [sdb] Write Protect is off
[    5.408019] sd 2:0:0:0: [sdb] Write cache: disabled, read cache: enabled, doesn't support DPO or FUA
[    5.442130]  sdb: sdb1
[    5.446206] sd 2:0:0:0: [sdb] Attached SCSI removable disk
[    5.626351] pps pps0: new PPS source ptp0
[    5.633206] macb ff0e0000.ethernet: gem-ptp-timer ptp clock registered.
[    5.642724] IPv6: ADDRCONF(NETDEV_UP): eth0: link is not ready
[    5.672055] FAT-fs (sdb1): Volume was not properly unmounted. Some data may be corrupt. Please run fsck.
[    8.680377] macb ff0e0000.ethernet eth0: link up (1000/Full)
[    8.688933] IPv6: ADDRCONF(NETDEV_CHANGE): eth0: link becomes ready

PetaLinux 2018.1 xilinx-zc1751-dc1-2018_1 /dev/ttyPS0

xilinx-zc1751-dc1-2018_1 login: 
Entering step: 7


Info: This step started at: 2018-02-26 16:25:04
Writing: 'root\n'
root
Password: 
Entering step: 8


Info: This step started at: 2018-02-26 16:25:06
Writing: 'root\n'

7[r[999;999H[6n
Entering step: 9


Info: This step started at: 2018-02-26 16:25:08
Writing: '\n'
8root@xilinx-zc1751-dc1-2018_1:~# [   26.725078] PLL: shutdown
[   26.917311] PLL: enable
[   26.965367] PLL: shutdown
[   27.530605] PLL: enable

Entering step: 10


Info: This step started at: 2018-02-26 16:25:13
[   49.276915] PLL: shutdown
[   49.469129] PLL: enable
[   49.513371] PLL: shutdown
[   50.082400] PLL: enable
[   65.087340] random: crng init done
[  203.472843] PLL: shutdown
[  203.665095] PLL: enable
[  203.709368] PLL: shutdown
[  204.278314] PLL: enable

User has responded "Yes": "Do you see the Console displaying on the DP Monitor? 
The test passed if you see the pattern on the output monitor."

step finished 

Entering step: 11


Info: This step started at: 2018-02-26 16:28:29
[  226.047545] PLL: shutdown
[  226.239789] PLL: enable
[  226.291709] PLL: shutdown
Writing: 'ifconfig eth0 192.168.1.10\n'
ifconfig [  226.866000] PLL: enable
eth0 192.168.1.10
root@xilinx-zc1751-dc1-2018_1:~# 
Entering step: 12


Info: This step started at: 2018-02-26 16:28:34
Writing: '\n'

root@xilinx-zc1751-dc1-2018_1:~# 
Entering step: 13


Info: This step started at: 2018-02-26 16:28:39
Writing: 'df\n'
df
Filesystem           1K-blocks      Used Available Use% Mounted on
devtmpfs                884664         4    884660   0% /dev
tmpfs                  1025464       132   1025332   0% /run
tmpfs                  1025464       100   1025364   0% /var/volatile
/dev/sda1            124964832    358864 124605968   0% /run/media/sda1
/dev/mmcblk0p1         7753728    146784   7606944   2% /run/media/mmcblk0p1
/dev/sdb1             30348592    229728  30118864   1% /run/media/sdb1
root@xilinx-zc1751-dc1-2018_1:~# 
Entering step: 14


Info: This step started at: 2018-02-26 16:28:49
Writing: 'dmesg | grep -i SuperSpeed\n'
dmesg | grep -i SuperSpeed
root@xilinx-zc1751-dc1-2018_1:~# 
Entering step: 15


Info: This step started at: 2018-02-26 16:28:51
Writing: 'dmesg | grep -i SATA\n'
dmesg | grep -i SATA
[    3.462647] ata1: SATA max UDMA/133 mmio [mem 0xfd0c0000-0xfd0c1fff] port 0x100 irq 30
[    3.470487] ata2: SATA max UDMA/133 mmio [mem 0xfd0c0000-0xfd0c1fff] port 0x180 irq 30
[    3.790264] ata1: SATA link down (SStatus 0 SControl 330)
[    4.104093] ata2: SATA link up 6.0 Gbps (SStatus 133 SControl 330)
root@xilinx-zc1751-dc1-2018_1:~# 
Entering step: 16


Info: This step started at: 2018-02-26 16:28:53
Writing: 'cd /run/media/mmcblk0p1\n'

Entering step: 17


Info: This step started at: 2018-02-26 16:28:55
cd /run/media/mmcblk0p1
root@xilinx-zc1751-dc1-2018_1:/run/media/mmcblk0p1# Writing: './disktest2.sh\n'
./disktest2.sh
SATA Disk Read/Write Test Start
rm: can't remove '/mnt/smartctl': No such file or directory
Disk: Iteration 1
Disk: Iteration 2
Disk: Iteration 3
Disk: Iteration 4
Disk: Iteration 5
Disk: Iteration 6
Disk: Iteration 7
Disk: Iteration 8
Disk: Iteration 9
Disk: Iteration 10
Disk: Iteration 11
Disk: Iteration 12
Disk: Iteration 13
Disk: Iteration 14
Disk: Iteration 15
Disk: Iteration 16
Disk: Iteration 17
Disk: Iteration 18
Disk: Iteration 19
Disk: Iteration 20
Disk: Iteration 21
Disk: Iteration 22
Disk: Iteration 23
Disk: Iteration 24
Disk: Iteration 25
Disk: Iteration 26
Disk: Iteration 27
Disk: Iteration 28
Disk: Iteration 29
Disk: Iteration 30
Disk: Iteration 31
Disk: Iteration 32
Disk: Iteration 33
Disk: Iteration 34
Disk: Iteration 35
Disk: Iteration 36
Disk: Iteration 37
Disk: Iteration 38
Disk: Iteration 39
Disk: Iteration 40
Disk: Iteration 41
Disk: Iteration 42
Disk: Iteration 43
Disk: Iteration 44
Disk: Iteration 45
Disk: Iteration 46
Disk: Iteration 47
Disk: Iteration 48
Disk: Iteration 49
Disk: Iteration 50
Disk: Iteration 51
Disk: Iteration 52
Disk: Iteration 53
Disk: Iteration 54
Disk: Iteration 55
Disk: Iteration 56
Disk: Iteration 57
Disk: Iteration 58
Disk: Iteration 59
Disk: Iteration 60
Disk: Iteration 61
Disk: Iteration 62
Disk: Iteration 63
Disk: Iteration 64
Disk: Iteration 65
Disk: Iteration 66
Disk: Iteration 67
Disk: Iteration 68
Disk: Iteration 69
Disk: Iteration 70
Disk: Iteration 71
Disk: Iteration 72
Disk: Iteration 73
Disk: Iteration 74
Disk: Iteration 75
Disk: Iteration 76
Disk: Iteration 77
Disk: Iteration 78
Disk: Iteration 79
Disk: Iteration 80
Disk: Iteration 81
Disk: Iteration 82
Disk: Iteration 83
Disk: Iteration 84
Disk: Iteration 85
Disk: Iteration 86
Disk: Iteration 87
Disk: Iteration 88
Disk: Iteration 89
Disk: Iteration 90
Disk: Iteration 91
Disk: Iteration 92
Disk: Iteration 93
Disk: Iteration 94
Disk: Iteration 95
Disk: Iteration 96
Disk: Iteration 97
Disk: Iteration 98
Disk: Iteration 99
Disk: Iteration 100
SATA Disk Read/Write Test - PASSED
root@xilinx-zc1751-dc1-2018_1:/run/media/mmcblk0p1# 
Entering step: 18


Info: This step started at: 2018-02-26 16:29:05
Writing: './usbtest2.sh\n'
./usbtest2.sh
USB Disk Read/Write Test Start
USB: Iteration 1
USB: Iteration 2
USB: Iteration 3
USB: Iteration 4
USB: Iteration 5
USB: Iteration 6
USB: Iteration 7
USB: Iteration 8
USB: Iteration 9
USB: Iteration 10
USB: Iteration 11
USB: Iteration 12
USB: Iteration 13
USB: Iteration 14
USB: Iteration 15
USB: Iteration 16
USB: Iteration 17
USB: Iteration 18
USB: Iteration 19
USB: Iteration 20
USB: Iteration 21
USB: Iteration 22
USB: Iteration 23
USB: Iteration 24
USB: Iteration 25
USB: Iteration 26
USB: Iteration 27
USB: Iteration 28
USB: Iteration 29
USB: Iteration 30
USB: Iteration 31
USB: Iteration 32
USB: Iteration 33
USB: Iteration 34
USB: Iteration 35
USB: Iteration 36
USB: Iteration 37
USB: Iteration 38
USB: Iteration 39
USB: Iteration 40
USB: Iteration 41
USB: Iteration 42
USB: Iteration 43
USB: Iteration 44
USB: Iteration 45
USB: Iteration 46
USB: Iteration 47
USB: Iteration 48
USB: Iteration 49
USB: Iteration 50
USB: Iteration 51
USB: Iteration 52
USB: Iteration 53
USB: Iteration 54
USB: Iteration 55
USB: Iteration 56
USB: Iteration 57
USB: Iteration 58
USB: Iteration 59
USB: Iteration 60
USB: Iteration 61
USB: Iteration 62
USB: Iteration 63
USB: Iteration 64
USB: Iteration 65
USB: Iteration 66
USB: Iteration 67
USB: Iteration 68
USB: Iteration 69
USB: Iteration 70
USB: Iteration 71
USB: Iteration 72
USB: Iteration 73
USB: Iteration 74
USB: Iteration 75
USB: Iteration 76
USB: Iteration 77
USB: Iteration 78
USB: Iteration 79
USB: Iteration 80
USB: Iteration 81
USB: Iteration 82
USB: Iteration 83
USB: Iteration 84
USB: Iteration 85
USB: Iteration 86
USB: Iteration 87
USB: Iteration 88
USB: Iteration 89
USB: Iteration 90
USB: Iteration 91
USB: Iteration 92
USB: Iteration 93
USB: Iteration 94
USB: Iteration 95
USB: Iteration 96
USB: Iteration 97
USB: Iteration 98
USB: Iteration 99
USB: Iteration 100
USB Read/Write Test - PASSED
root@xilinx-zc1751-dc1-2018_1:/run/media/mmcblk0p1# 
Entering step: 19


Info: This step started at: 2018-02-26 16:29:15
Writing: '\n'

root@xilinx-zc1751-dc1-2018_1:/run/media/mmcblk0p1# 
Entering step: 20


Info: This step started at: 2018-02-26 16:29:20

Pinging 192.168.1.10 with 32 bytes of data:
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64

Ping statistics for 192.168.1.10:

Entering step: 21


Info: This step started at: 2018-02-26 16:29:23
Writing: 'halt\n'
halt

Broadcast message from root@xilinx-zc1751-dc1-2018_1 (ttyPS0) (Thu Feb 22 02:The system¥Í:½¥¹"½Ý¹2½ÉšåÍÑ•µB…±Ñr=]…jj¤Ô(Ê*Š•šu¥Ñ¡¥¹¢½’Õ¹±•Ù•5J9%QéšU¹‘¥¹‚É½•ÍÍ•Í¢¡•¢I5š¥¹…±5jRüroot@xilinx-zc1751-dc1-2018_1:/run/media/mmcblk0p1# Stopping Dropbear SSH server: stopped /usr/sbin/dropbear (pid 2297)
dropbear.
Stopping syslogd/klogd: stopped syslogd (pid 2305)
stopped klogd (pid 2308)
done
Stopping tcf-agent: OK
Deconfiguring network interfaces... [  283.361599] macb ff0e0000.ethernet: gem-ptp-timer ptp clock unregistered.
done.
Sending all processes the TERM signal...
logout
[  284.136098] macb ff0e0000.ethernet eth0: link down
Sending all processes the KILL signal...
Unmounting remote filesystems...
Deactivating swap...
Unmounting local filesystems...
[  290.680824] sd 1:0:0:0: [sda] Synchronizing SCSI cache
[  290.689489] sd 1:0:0:0: [sda] Stopping disk
[  290.768089] Memory manager not clean during takedown.
[  290.775766] ------------[ cut here ]------------
[  290.782988] WARNING: CPU: 3 PID: 3230 at /kernel-source//drivers/gpu/drm/drm_mm.c:895 drm_mm_takedown+0x24/0x30
[  290.795771] Modules linked in: uio_pdrv_genirq
[  290.802908] CPU: 3 PID: 3230 Comm: halt Not tainted 4.14.0-xilinx-v2018.1 #2
[  290.812672] Hardware name: ZynqMP ZCU111 RevA (DT)
[  290.820164] task: ffffffc06d333000 task.stack: ffffff800f180000
[  290.828803] PC is at drm_mm_takedown+0x24/0x30
[  290.835952] LR is at drm_mm_takedown+0x24/0x30
[  290.843058] pc : [<ffffff8008543a94>] lr : [<ffffff8008543a94>] pstate: 60000145
[  290.853135] sp : ffffff800f183c60
[  290.859107] x29: ffffff800f183c60 x28: ffffffc06d333000 
[  290.867063] x27: ffffff8008a11000 x26: ffffff8008c23000 
[  290.874976] x25: ffffff8008c230c8 x24: ffffff800a0a2040 
[  290.882896] x23: ffffffc06db45870 x22: ffffff800a0e2000 
[  290.890794] x21: ffffff800a03c410 x20: ffffffc06db45810 
[  290.898683] x19: ffffffc06b9a8d00 x18: 0000000000000010 
[  290.906555] x17: 0000000000000000 x16: 0000000000000000 
[  290.914407] x15: 0000000000000001 x14: ffffff8008a9c5d0 
[  290.922239] x13: 0000000000000000 x12: 0000000000000000 
[  290.930044] x11: 00000000ffffffff x10: 0000000000000010 
[  290.937833] x9 : ffffffc06ce8cac0 x8 : 0000000000000010 
[  290.945624] x7 : 0000000000000003 x6 : 00000000000001bd 
[  290.953414] x5 : 00000000ad55ad55 x4 : 0000000000000000 
[  290.961176] x3 : 0000000000000000 x2 : ffffffffffffffff 
[  290.968917] x1 : ffffff800a01ce68 x0 : 0000000000000029 
[  290.976661] Call trace:
[  290.981524] Exception stack(0xffffff800f183b20 to 0xffffff800f183c60)
[  290.990440] 3b20: 0000000000000029 ffffff800a01ce68 ffffffffffffffff 0000000000000000
[  291.000787] 3b40: 0000000000000000 00000000ad55ad55 00000000000001bd 0000000000000003
[  291.011104] 3b60: 0000000000000010 ffffffc06ce8cac0 0000000000000010 00000000ffffffff
[  291.021366] 3b80: 0000000000000000 0000000000000000 ffffff8008a9c5d0 0000000000000001
[  291.031608] 3ba0: 0000000000000000 0000000000000000 0000000000000010 ffffffc06b9a8d00
[  291.041839] 3bc0: ffffffc06db45810 ffffff800a03c410 ffffff800a0e2000 ffffffc06db45870
[  291.052063] 3be0: ffffff800a0a2040 ffffff8008c230c8 ffffff8008c23000 ffffff8008a11000
[  291.062253] 3c00: ffffffc06d333000 ffffff800f183c60 ffffff8008543a94 ffffff800f183c60
[  291.072435] 3c20: ffffff8008543a94 0000000060000145 0000000000000000 ffffffbf01798178
[  291.082620] 3c40: 0000008000000000 0000000000000001 ffffff800f183c60 ffffff8008543a94
[  291.092793] [<ffffff8008543a94>] drm_mm_takedown+0x24/0x30
[  291.100616] [<ffffff800854dd54>] drm_vma_offset_manager_destroy+0x1c/0x30
[  291.109711] [<ffffff800853e498>] drm_gem_destroy+0x18/0x30
[  291.117461] [<ffffff8008540e58>] drm_dev_fini+0x90/0x98
[  291.124925] [<ffffff8008540ec0>] drm_dev_unref+0x60/0x70
[  291.132448] [<ffffff8008540f0c>] drm_put_dev+0x3c/0x70
[  291.139779] [<ffffff80085621ac>] xilinx_drm_platform_shutdown+0x14/0x20
[  291.148601] [<ffffff8008572db8>] platform_drv_shutdown+0x20/0x30
[  291.156803] [<ffffff800856f438>] device_shutdown+0x118/0x1f8
[  291.164636] [<ffffff80080bb9dc>] kernel_power_off+0x34/0x70
[  291.172405] [<ffffff80080bbb98>] SyS_reboot+0x128/0x1d0
[  291.179833] Exception stack(0xffffff800f183ec0 to 0xffffff800f184000)
[  291.188519] 3ec0: fffffffffee1dead 0000000028121969 000000004321fedc 0000000000000002
[  291.198644] 3ee0: 0000000000000000 0000000000000005 0000007f88cadbf0 0000000000000000
[  291.208795] 3f00: 000000000000008e 0000000000000005 0101010101010101 0000000000000000
[  291.218952] 3f20: 0000000000000000 0000007f88cde000 0000007f88b70d98 0000007f88b63d00
[  291.229117] 3f40: 0000000000413058 0000007f88c25d38 000000000000022e 00000000004027b0
[  291.239293] 3f60: 0000007fef4aba08 0000000000000005 0000000000000000 0000000000413000
[  291.249484] 3f80: 0000000000000001 0000000000000000 0000000000000001 0000000000000000
[  291.259684] 3fa0: 0000000000000001 0000007fef4ab860 00000000004014dc 0000007fef4ab860
[  291.269893] 3fc0: 0000007f88c25d54 0000000000000000 fffffffffee1dead 000000000000008e
[  291.280131] 3fe0: 0000000000000000 0000000000000000 0000000000000000 0000000000000000
[  291.290385] [<ffffff80080837b0>] el0_svc_naked+0x24/0x28
[  291.298136] ---[ end trace 7ca9a5acf3380997 ]---
[  291.306396] reboot: Power down

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass
Info: Result for step 7: Pass
Info: Result for step 8: Pass
Info: Result for step 9: Pass
Info: Result for step 10: Pass
Info: Result for step 11: Pass
Info: Result for step 12: Pass
Info: Result for step 13: Pass
Info: Result for step 14: Pass
Info: Result for step 15: Pass
Info: Result for step 16: Pass
Info: Result for step 17: Pass
Info: Result for step 18: Pass
Info: Result for step 19: Pass
Info: Result for step 20: Pass
Info: Result for step 21: Pass

Info: The test took 0 hours, 02 minutes, and 36 seconds. 0:02:36

Info: Run All button pressed, running through all of the checked tests 1 time.

Info: The runall will take 0 hours, 20 minutes, and 34 seconds. 0:20:34

Info: SYS_CTLR RESTORE test started...

Info: The test will take 0 hours, 02 minutes, and 34 seconds. 0:02:34

Entering step: 0


Info: This step started at: 2018-02-26 17:33:02

User has confirmed: "Set mode switch SW6 to "0" (Up,Up,Up,Up)
Remove any jumpers on PMOD1, J49
Attach jumpers:
J25 Pin 1 to Pin 2 (MSP430_RST_B)
J25 Pin 3 to Pin 4 (MSP430_TEST)
Note: Pins 1 & 2 are closest to the edge of the board."

step finished 

Entering step: 1


Info: This step started at: 2018-02-26 17:33:04

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:33:08

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:33:24 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-02-26 17:33:24

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.0MB/s  ??:?? ETA  5%    1MB   1.8MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 10%    3MB   1.7MB/s  ??:?? ETA 13%    4MB   1.7MB/s  ??:?? ETA 15%    5MB   1.7MB/s  00:16 ETA 18%    6MB   1.7MB/s  00:15 ETA 20%    6MB   1.7MB/s  00:15 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 33%   11MB   1.7MB/s  00:12 ETA 36%   11MB   1.7MB/s  00:12 ETA 38%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 43%   14MB   1.7MB/s  00:10 ETA 46%   15MB   1.7MB/s  00:10 ETA 48%   16MB   1.7MB/s  00:10 ETA 51%   16MB   1.7MB/s  00:09 ETA 53%   17MB   1.7MB/s  00:09 ETA 56%   18MB   1.7MB/s  00:08 ETA 58%   19MB   1.7MB/s  00:08 ETA 61%   20MB   1.7MB/s  00:07 ETA 64%   21MB   1.7MB/s  00:07 ETA 66%   21MB   1.7MB/s  00:06 ETA 69%   22MB   1.7MB/s  00:06 ETA 71%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:05 ETA 77%   25MB   1.7MB/s  00:04 ETA 79%   26MB   1.7MB/s  00:04 ETA 82%   26MB   1.7MB/s  00:03 ETA 84%   27MB   1.7MB/s  00:03 ETA 87%   28MB   1.7MB/s  00:02 ETA 89%   29MB   1.7MB/s  00:02 ETA 92%   30MB   1.7MB/s  00:01 ETA 94%   31MB   1.7MB/s  00:01 ETA 97%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/boot_strap_loader.elf
	section, .text: 0x00000000 - 0x0001442f
	section, .init: 0x00014440 - 0x00014473
	section, .fini: 0x00014480 - 0x000144b3
	section, .note.gnu.build-id: 0x000144b4 - 0x000144d7
	section, .rodata: 0x000144d8 - 0x00014dcf
	section, .rodata1: 0x00014dd0 - 0x00014dff
	section, .sdata2: 0x00014e00 - 0x00014dff
	section, .sbss2: 0x00014e00 - 0x00014dff
	section, .data: 0x00014e00 - 0x00015fe7
	section, .data1: 0x00015fe8 - 0x00015fff
	section, .ctors: 0x00016000 - 0x00015fff
	section, .dtors: 0x00016000 - 0x00015fff
	section, .eh_frame: 0x00016000 - 0x00016003
	section, .mmu_tbl0: 0x00017000 - 0x0001700f
	section, .mmu_tbl1: 0x00018000 - 0x00019fff
	section, .mmu_tbl2: 0x0001a000 - 0x0001dfff
	section, .preinit_array: 0x0001e000 - 0x0001dfff
	section, .init_array: 0x0001e000 - 0x0001e007
	section, .fini_array: 0x0001e008 - 0x0001e047
	section, .sdata: 0x0001e048 - 0x0001e07f
	section, .sbss: 0x0001e080 - 0x0001e07f
	section, .tdata: 0x0001e080 - 0x0001e07f
	section, .tbss: 0x0001e080 - 0x0001e07f
	section, .bss: 0x0001e080 - 0x0011e2bf
	section, .heap: 0x0011e2c0 - 0x001262bf
	section, .stack: 0x001262c0 - 0x0012f2bf
  0%    0MB   0.0MB/s  ??:?? ETA 66%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/boot_strap_loader.elf
step finished 

Entering step: 4


Info: This step started at: 2018-02-26 17:33:57
Error: COM port could not be opened

Error: Found regular expression in step 4 of test 1 - "(.*)Error(.*)"

Error: Could not find regular expression in step 4 of test 1 - "(.*)File\s+sent\s+successfully"

Entering step: 5


Info: This step started at: 2018-02-26 17:33:57

Error: Stopped because step 4 failed in test 1

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Fail
Info: The test took 0 hours, 00 minutes, and 52 seconds. 0:00:52

Info: ZCU111 IDCODE Check test started...

Info: The test will take 0 hours, 00 minutes, and 45 seconds. 0:00:45

Entering step: 0


Info: This step started at: 2018-02-26 17:33:57

User has confirmed: "Set mode switch SW6 to "0000" (Up,Up,Up,Up)"

step finished 

Entering step: 1


Info: This step started at: 2018-02-26 17:34:10

Stopping all tests...

Error: Step 1 timed out in test number 2

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: The test took 0 hours, 00 minutes, and 09 seconds. 0:00:09

Info: SYS_CTLR RESTORE test started...

Info: The test will take 0 hours, 02 minutes, and 34 seconds. 0:02:34

Entering step: 0


Info: This step started at: 2018-02-26 17:34:36

User has confirmed: "Set mode switch SW6 to "0" (Up,Up,Up,Up)
Remove any jumpers on PMOD1, J49
Attach jumpers:
J25 Pin 1 to Pin 2 (MSP430_RST_B)
J25 Pin 3 to Pin 4 (MSP430_TEST)
Note: Pins 1 & 2 are closest to the edge of the board."

step finished 

Entering step: 1


Info: This step started at: 2018-02-26 17:34:42

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:34:45

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:35:00 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-02-26 17:35:00

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.1MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 10%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.8MB/s  ??:?? ETA 16%    5MB   1.7MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    6MB   1.7MB/s  00:14 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 33%   11MB   1.7MB/s  00:12 ETA 36%   12MB   1.7MB/s  00:12 ETA 39%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 43%   14MB   1.7MB/s  00:10 ETA 46%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 51%   16MB   1.7MB/s  00:09 ETA 54%   17MB   1.7MB/s  00:08 ETA 56%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:07 ETA 61%   20MB   1.7MB/s  00:07 ETA 64%   21MB   1.7MB/s  00:06 ETA 67%   22MB   1.7MB/s  00:06 ETA 69%   22MB   1.7MB/s  00:05 ETA 72%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:04 ETA 77%   25MB   1.7MB/s  00:04 ETA 79%   26MB   1.7MB/s  00:03 ETA 82%   27MB   1.7MB/s  00:03 ETA 85%   27MB   1.7MB/s  00:02 ETA 87%   28MB   1.7MB/s  00:02 ETA 90%   29MB   1.7MB/s  00:01 ETA 92%   30MB   1.7MB/s  00:01 ETA 95%   31MB   1.7MB/s  00:00 ETA 97%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/boot_strap_loader.elf
	section, .text: 0x00000000 - 0x0001442f
	section, .init: 0x00014440 - 0x00014473
	section, .fini: 0x00014480 - 0x000144b3
	section, .note.gnu.build-id: 0x000144b4 - 0x000144d7
	section, .rodata: 0x000144d8 - 0x00014dcf
	section, .rodata1: 0x00014dd0 - 0x00014dff
	section, .sdata2: 0x00014e00 - 0x00014dff
	section, .sbss2: 0x00014e00 - 0x00014dff
	section, .data: 0x00014e00 - 0x00015fe7
	section, .data1: 0x00015fe8 - 0x00015fff
	section, .ctors: 0x00016000 - 0x00015fff
	section, .dtors: 0x00016000 - 0x00015fff
	section, .eh_frame: 0x00016000 - 0x00016003
	section, .mmu_tbl0: 0x00017000 - 0x0001700f
	section, .mmu_tbl1: 0x00018000 - 0x00019fff
	section, .mmu_tbl2: 0x0001a000 - 0x0001dfff
	section, .preinit_array: 0x0001e000 - 0x0001dfff
	section, .init_array: 0x0001e000 - 0x0001e007
	section, .fini_array: 0x0001e008 - 0x0001e047
	section, .sdata: 0x0001e048 - 0x0001e07f
	section, .sbss: 0x0001e080 - 0x0001e07f
	section, .tdata: 0x0001e080 - 0x0001e07f
	section, .tbss: 0x0001e080 - 0x0001e07f
	section, .bss: 0x0001e080 - 0x0011e2bf
	section, .heap: 0x0011e2c0 - 0x001262bf
	section, .stack: 0x001262c0 - 0x0012f2bf
  0%    0MB   0.0MB/s  ??:?? ETA 79%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/boot_strap_loader.elf
step finished 

Entering step: 4


Info: This step started at: 2018-02-26 17:35:33
||||||||||||||||||||
File sent successfully
|||||||||||||||||||
System controller programmed successfully
step finished 

Entering step: 5


Info: This step started at: 2018-02-26 17:36:05

User has confirmed: "Remove the J25 jumpers.
Replace PMOD1 jumpers"

step finished 

Entering step: 6


Info: This step started at: 2018-02-26 17:36:21

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 7


Info: This step started at: 2018-02-26 17:36:24

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:36:39 2018...
step finished 

Entering step: 8


Info: This step started at: 2018-02-26 17:36:40

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst


disconnect

step finished 

Entering step: 9


Info: This step started at: 2018-02-26 17:36:47

Entering step: 10


Info: This step started at: 2018-02-26 17:36:47
Writing: '\x1b'
:RWriting: '\x08'
[('', 'MDB\rEF', '', ''), ('', 'MWB\rF2', '', ''), ('<setmux:0:75:06>', '', '', ''), ('', 'IR0\r18\r01', '', ''), ('', '\x08MWB\rF1', '', ''), ('<setmux:0:75:02>', '', '', ''), ('', 'IR1\r50\r01', '', ''), ('', '\x08MWB\rF0', '', ''), ('', 'IW1\r75\r01', '', ''), ('', 'IR1\r50\r01', '', '')]Writing: '\t'
:RWriting: 'MDB\rEF\r\t'
MDBEF:PWriting: 'MWB\rF2\r\t'
MWBF2:PWriting: 'IW0\r75\r06\r\t'
IW07506:PWriting: 'IR0\r18\r01\r\t'
IR01801:PWriting: '\x08MWB\rF1\r\t'
}:PMWBF1:PWriting: 'IW0\r75\r02\r\t'
IW07502:PWriting: 'IR1\r50\r01\r\t'
IR15001	Writing: '\x08MWB\rF0\r\t'
:RMWBF0:PWriting: 'IW1\r75\r01\r\t'
IW17501:PWriting: 'IR1\r50\r01\r\t'
':R\r\x08:R\rMDB\rEF\r:P\rMWB\rF2\r:P\rIW0\r75\r06\r:P\rIR0\r18\r01\r:P\r}:P\rMWB\rF1\r:P\rIW0\r75\r02\r:P\rIR1\r50\r01\r\t:R\rMWB\rF0\r:P\rIW1\r75\r01\r:P\r'IR15001:P
Entering step: 11


Info: This step started at: 2018-02-26 17:37:05
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:04>', '', '', ''), ('<readsi570:1:5d>', '', '', ''), ('<calcsi570:1:5d:300:300:00>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]:RWriting: '\t'
:RWriting: 'IW1\r74\r04\r\t'
IW17404:PERROR: rfreq_cal for si570 = 0. The chip is most likely not powered
Writing: 'IW1\r5d\r8701\r\tIW1\r5d\r07\r\tIR1\r5d\r1\r\tIW1\r5d\r08\r\tIR1\r5d\r1\r\tIW1\r5d\r09\r\tIR1\r5d\r1\r\tIW1\r5d\r0a\r\tIR1\r5d\r1\r\tIW1\r5d\r0b\r\tIR1\r5d\r1\r\tIW1\r5d\r0c\r\tIR1\r5d\r1\r\tIW1\r5d\r8700\r\t'
IW15d8701:PIW15d07:PIR15d1:PA0IW15d08:PIR15d1:P42IW15d09:PIR15d1:PF4IW15d0a:PIR15d1:P00IW15d0b:PIR15d1:P93IW15d0c:PIR15d1:P15IW15d8700:PWriting: 'IW1\r5d\r8910\r\tIW1\r5d\r07a0\r\tIW1\r5d\r0840\r\tIW1\r5d\r0900\r\tIW1\r5d\r0a00\r\tIW1\r5d\r0b00\r\tIW1\r5d\r0c00\r\tIC1\r5d\r2\r8900\r8740\r\tMWS\r00\r42a5d3ef79800000\r\t'
IW15d8910:PIW15d07a0:PIW15d0840:PIW15d0900:PIW15d0a00:PIW15d0b00:PIW15d0c00:PIC15d289008740:PMWS0042a5d3ef79800000:PWriting: 'IW1\r74\r00\r\t'
':R\r\x08:R\rMDB\rEF\r:P\rMWB\rF2\r:P\rIW0\r75\r06\r:P\rIR0\r18\r01\r:P\r}:P\rMWB\rF1\r:P\rIW0\r75\r02\r:P\rIR1\r50\r01\r\t:R\rMWB\rF0\r:P\rIW1\r75\r01\r:P\rIR1\r50\r01\r:P\r\x1b:R\r:R\rIW1\r74\r04\r:P\rIW1\r5d\r8701\r:P\rIW1\r5d\r07\r:P\rIR1\r5d\r1\r:P\rA0\rIW1\r5d\r08\r:P\rIR1\r5d\r1\r:P\r42\rIW1\r5d\r09\r:P\rIR1\r5d\r1\r:P\rF4\rIW1\r5d\r0a\r:P\rIR1\r5d\r1\r:P\r00\rIW1\r5d\r0b\r:P\rIR1\r5d\r1\r:P\r93\rIW1\r5d\r0c\r:P\rIR1\r5d\r1\r:P\r15\rIW1\r5d\r8700\r:P\rIW1\r5d\r8910\r:P\rIW1\r5d\r07a0\r:P\rIW1\r5d\r0840\r:P\rIW1\r5d\r0900\r:P\rIW1\r5d\r0a00\r:P\rIW1\r5d\r0b00\r:P\rIW1\r5d\r0c00\r:P\rIC1\r5d\r2\r8900\r8740\r:P\rMWS\r00\r42a5d3ef79800000\r:P\r'IW17400:P
Entering step: 12


Info: This step started at: 2018-02-26 17:37:16
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:08>', '', '', ''), ('<readsi570:1:5d>', '', '', ''), ('<calcsi570:1:5d:156.25:156.25:01>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r08\r\t'
IW17408:PWriting: 'IW1\r5d\r8701\r\tIW1\r5d\r07\r\tIR1\r5d\r1\r\tIW1\r5d\r08\r\tIR1\r5d\r1\r\tIW1\r5d\r09\r\tIR1\r5d\r1\r\tIW1\r5d\r0a\r\tIR1\r5d\r1\r\tIW1\r5d\r0b\r\tIR1\r5d\r1\r\tIW1\r5d\r0c\r\tIR1\r5d\r1\r\tIW1\r5d\r8700\r\t'
IW15d8701:PIW15d07:PIR15d1:P01IW15d08:PIR15d1:PC2IW15d09:PIR15d1:PBCIW15d0a:PIR15d1:P17IW15d0b:PIR15d1:PF0IW15d0c:PIR15d1:PE2IW15d8700:PWriting: 'IW1\r5d\r8910\r\tIW1\r5d\r0701\r\tIW1\r5d\r08c5\r\tIW1\r5d\r0940\r\tIW1\r5d\r0a01\r\tIW1\r5d\r0b05\r\tIW1\r5d\r0c7a\r\tIC1\r5d\r2\r8900\r8740\r\tMWS\r01\r404dc30666754650\r\t'
IW15d8910:PIW15d0701:PIW15d08c5:PIW15d0940:PIW15d0a01:PIW15d0b05:PIW15d0c7a:PIC15d289008740:PMWS01404dc30666754650:PWriting: 'IW1\r74\r00\r\t'
':R\r\x08:R\rMDB\rEF\r:P\rMWB\rF2\r:P\rIW0\r75\r06\r:P\rIR0\r18\r01\r:P\r}:P\rMWB\rF1\r:P\rIW0\r75\r02\r:P\rIR1\r50\r01\r\t:R\rMWB\rF0\r:P\rIW1\r75\r01\r:P\rIR1\r50\r01\r:P\r\x1b:R\r:R\rIW1\r74\r04\r:P\rIW1\r5d\r8701\r:P\rIW1\r5d\r07\r:P\rIR1\r5d\r1\r:P\rA0\rIW1\r5d\r08\r:P\rIR1\r5d\r1\r:P\r42\rIW1\r5d\r09\r:P\rIR1\r5d\r1\r:P\rF4\rIW1\r5d\r0a\r:P\rIR1\r5d\r1\r:P\r00\rIW1\r5d\r0b\r:P\rIR1\r5d\r1\r:P\r93\rIW1\r5d\r0c\r:P\rIR1\r5d\r1\r:P\r15\rIW1\r5d\r8700\r:P\rIW1\r5d\r8910\r:P\rIW1\r5d\r07a0\r:P\rIW1\r5d\r0840\r:P\rIW1\r5d\r0900\r:P\rIW1\r5d\r0a00\r:P\rIW1\r5d\r0b00\r:P\rIW1\r5d\r0c00\r:P\rIC1\r5d\r2\r8900\r8740\r:P\rMWS\r00\r42a5d3ef79800000\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r08\r:P\rIW1\r5d\r8701\r:P\rIW1\r5d\r07\r:P\rIR1\r5d\r1\r:P\r01\rIW1\r5d\r08\r:P\rIR1\r5d\r1\r:P\rC2\rIW1\r5d\r09\r:P\rIR1\r5d\r1\r:P\rBC\rIW1\r5d\r0a\r:P\rIR1\r5d\r1\r:P\r17\rIW1\r5d\r0b\r:P\rIR1\r5d\r1\r:P\rF0\rIW1\r5d\r0c\r:P\rIR1\r5d\r1\r:P\rE2\rIW1\r5d\r8700\r:P\rIW1\r5d\r8910\r:P\rIW1\r5d\r0701\r:P\rIW1\r5d\r08c5\r:P\rIW1\r5d\r0940\r:P\rIW1\r5d\r0a01\r:P\rIW1\r5d\r0b05\r:P\rIW1\r5d\r0c7a\r:P\rIC1\r5d\r2\r8900\r8740\r:P\rMWS\r01\r404dc30666754650\r:P\r'IW17400:P
Entering step: 13


Info: This step started at: 2018-02-26 17:37:27
Writing: '\x1b'
Writing: '\x08'
[('', 'MDB\r02', '', ''), ('<savefreq:02:0.0000001>', '', '', '')]Writing: '\t'
:RWriting: 'MDB\r02\r\t'
MDB02:PWriting: 'MWS\r02\r3e7ad7f29abcaf48\r\t'
':R\r\x08:R\rMDB\rEF\r:P\rMWB\rF2\r:P\rIW0\r75\r06\r:P\rIR0\r18\r01\r:P\r}:P\rMWB\rF1\r:P\rIW0\r75\r02\r:P\rIR1\r50\r01\r\t:R\rMWB\rF0\r:P\rIW1\r75\r01\r:P\rIR1\r50\r01\r:P\r\x1b:R\r:R\rIW1\r74\r04\r:P\rIW1\r5d\r8701\r:P\rIW1\r5d\r07\r:P\rIR1\r5d\r1\r:P\rA0\rIW1\r5d\r08\r:P\rIR1\r5d\r1\r:P\r42\rIW1\r5d\r09\r:P\rIR1\r5d\r1\r:P\rF4\rIW1\r5d\r0a\r:P\rIR1\r5d\r1\r:P\r00\rIW1\r5d\r0b\r:P\rIR1\r5d\r1\r:P\r93\rIW1\r5d\r0c\r:P\rIR1\r5d\r1\r:P\r15\rIW1\r5d\r8700\r:P\rIW1\r5d\r8910\r:P\rIW1\r5d\r07a0\r:P\rIW1\r5d\r0840\r:P\rIW1\r5d\r0900\r:P\rIW1\r5d\r0a00\r:P\rIW1\r5d\r0b00\r:P\rIW1\r5d\r0c00\r:P\rIC1\r5d\r2\r8900\r8740\r:P\rMWS\r00\r42a5d3ef79800000\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r08\r:P\rIW1\r5d\r8701\r:P\rIW1\r5d\r07\r:P\rIR1\r5d\r1\r:P\r01\rIW1\r5d\r08\r:P\rIR1\r5d\r1\r:P\rC2\rIW1\r5d\r09\r:P\rIR1\r5d\r1\r:P\rBC\rIW1\r5d\r0a\r:P\rIR1\r5d\r1\r:P\r17\rIW1\r5d\r0b\r:P\rIR1\r5d\r1\r:P\rF0\rIW1\r5d\r0c\r:P\rIR1\r5d\r1\r:P\rE2\rIW1\r5d\r8700\r:P\rIW1\r5d\r8910\r:P\rIW1\r5d\r0701\r:P\rIW1\r5d\r08c5\r:P\rIW1\r5d\r0940\r:P\rIW1\r5d\r0a01\r:P\rIW1\r5d\r0b05\r:P\rIW1\r5d\r0c7a\r:P\rIC1\r5d\r2\r8900\r8740\r:P\rMWS\r01\r404dc30666754650\r:P\rIW1\r74\r00\r:P\r\x08:R\rMDB\r02\r:P\r'MWS023e7ad7f29abcaf48:P
Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass
Info: Result for step 7: Pass
Info: Result for step 8: Pass
step finished 

Info: Result for step 9: Pass
Info: Result for step 10: Pass
Info: Result for step 11: Pass
Info: Result for step 12: Pass
Info: Result for step 13: Pass

Info: The test took 0 hours, 02 minutes, and 38 seconds. 0:02:38

Info: Run All button pressed, running through all of the checked tests 1 time.

Info: The runall will take 0 hours, 17 minutes, and 59 seconds. 0:17:59

Info: ZCU111 IDCODE Check test started...

Info: The test will take 0 hours, 00 minutes, and 45 seconds. 0:00:45

Entering step: 0


Info: This step started at: 2018-02-26 17:37:59

User has confirmed: "Set mode switch SW6 to "0000" (Up,Up,Up,Up)"

step finished 

Entering step: 1


Info: This step started at: 2018-02-26 17:38:01

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:38:16 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:38:16

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_rev_b_idcode_check.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# set IDCODE [get_property IDCODE_HEX [lindex [get_hw_device] 0]]
# puts $IDCODE
047E0093
# if { $IDCODE == "047E0093"} {
#    puts "IDCODE check PASSED"
# } else {
#    puts "IDCODE check FAILED" 
# }
IDCODE check PASSED
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:38:34 2018...
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 33 seconds. 0:00:33

Info: XM107 CARD TEST test started...

Info: The test will take 0 hours, 00 minutes, and 20 seconds. 0:00:20

Entering step: 0


Info: This step started at: 2018-02-26 17:38:34

Entering step: 1


Info: This step started at: 2018-02-26 17:38:34

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:38:38

!! Press ESC to enter System Controller mode.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:38:53 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-02-26 17:38:53
Writing: '\x1b'
:RWriting: '\x08'
[('<setmux:1:75:01>', '', '', ''), ('<readeeprom:1:50:00:40>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r75\r01\r\t'
IW17501:PWriting: 'IW1\r50\r00\r\tIR1\r50\r40\r\t'
IW15000:PIR15040:P01000001000A00F401090040EC87C653616D746563CD464D432B204C6F6F706261636BC0CE504342412D3139343139352D3031DA323031362D31312D30392031Writing: 'IW1\r74\r00\r\t'
IW17400:Pu'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r75\r01\r:P\rIW1\r50\r00\r:P\rIR1\r50\r40\r:P\r01000001000A00F401090040EC87C653616D746563CD464D432B204C6F6F706261636BC0CE504342412D3139343139352D3031DA323031362D31312D30392031\rINTERP[\x01\x00\x00\x01\x00\n\x00\x01\t\x00@SamtecFMC+ LoopbackPCBA-194195-012016-11-09 1]IW1\r74\r00\r:P\r'
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass

Info: The test took 0 hours, 00 minutes, and 36 seconds. 0:00:36

Info: ZCU111 EFUSE test started...

Info: The test will take 0 hours, 00 minutes, and 53 seconds. 0:00:53

Entering step: 0


Info: This step started at: 2018-02-26 17:39:10

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:39:26 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-26 17:39:26

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_read_fpga_efuse_status.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# report_property [lindex [get_hw_device] 0] REGISTER.EFUSE.FUSE_DNA
Property                 Type    Read-only  Value
REGISTER.EFUSE.FUSE_DNA  string  true       40000000011802010540A385
# report_property [lindex [get_hw_device] 1] REGISTER.EFUSE.FUSE_DNA
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:39:43 2018...

Info: Result for step 0: Pass
Info: Result for step 1: Pass

Info: The test took 0 hours, 00 minutes, and 52 seconds. 0:00:52

Info: ZCU111 RTC test started...

Info: The test will take 0 hours, 00 minutes, and 59 seconds. 0:00:59

Entering step: 0


Info: This step started at: 2018-02-26 17:40:02

Entering step: 1


Info: This step started at: 2018-02-26 17:40:02

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:40:06

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:40:21 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-02-26 17:40:21

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.1MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 10%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.7MB/s  ??:?? ETA 16%    5MB   1.7MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    6MB   1.7MB/s  00:15 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 33%   11MB   1.7MB/s  00:12 ETA 36%   11MB   1.7MB/s  00:12 ETA 38%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 46%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 51%   17MB   1.7MB/s  00:09 ETA 54%   17MB   1.7MB/s  00:08 ETA 56%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:08 ETA 61%   20MB   1.7MB/s  00:07 ETA 64%   21MB   1.7MB/s  00:07 ETA 66%   21MB   1.7MB/s  00:06 ETA 69%   22MB   1.7MB/s  00:06 ETA 71%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:05 ETA 76%   25MB   1.7MB/s  00:04 ETA 79%   26MB   1.7MB/s  00:04 ETA 81%   26MB   1.7MB/s  00:03 ETA 84%   27MB   1.7MB/s  00:03 ETA 87%   28MB   1.7MB/s  00:02 ETA 89%   29MB   1.7MB/s  00:02 ETA 92%   30MB   1.7MB/s  00:01 ETA 94%   31MB   1.7MB/s  00:01 ETA 97%   31MB   1.7MB/s  00:00 ETA 99%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/hello_rtc.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/hello_rtc.elf
	section, .text: 0x00000000 - 0x0000322b
	section, .init: 0x00003240 - 0x00003273
	section, .fini: 0x00003280 - 0x000032b3
	section, .note.gnu.build-id: 0x000032b4 - 0x000032d7
	section, .rodata: 0x000032d8 - 0x0000362f
	section, .rodata1: 0x00003630 - 0x0000363f
	section, .sdata2: 0x00003640 - 0x0000363f
	section, .sbss2: 0x00003640 - 0x0000363f
	section, .data: 0x00003640 - 0x00003f3f
	section, .data1: 0x00003f40 - 0x00003f3f
	section, .ctors: 0x00003f40 - 0x00003f3f
	section, .dtors: 0x00003f40 - 0x00003f3f
	section, .eh_frame: 0x00003f40 - 0x00003f43
	section, .mmu_tbl0: 0x00004000 - 0x0000400f
	section, .mmu_tbl1: 0x00005000 - 0x00006fff
	section, .mmu_tbl2: 0x00007000 - 0x0000afff
	section, .preinit_array: 0x0000b000 - 0x0000afff
	section, .init_array: 0x0000b000 - 0x0000b007
	section, .fini_array: 0x0000b008 - 0x0000b047
	section, .sdata: 0x0000b048 - 0x0000b07f
	section, .sbss: 0x0000b080 - 0x0000b07f
	section, .tdata: 0x0000b080 - 0x0000b07f
	section, .tbss: 0x0000b080 - 0x0000b07f
	section, .bss: 0x0000b080 - 0x0000b13f
	section, .heap: 0x0000b140 - 0x0000d13f
	section, .stack: 0x0000d140 - 0x0001013f
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.1MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/hello_rtc.elf

targets -set -filter {name =~"*A53*0"}

con

Day Convention : 0-Fri, 1-Sat, 2-Sun, 3-Mon, 4-Tue, 5-Wed, 6-Thur
Last set time for RTC is..
YEAR:MM:DD HR:MM:SS 	 2048:02:12 00:06:14	 Day = 5

Current RTC time is..
YEAR:MM:DD HR:MM:SS 	 2048:02:12 02:31:32	 Day = 5

Setting Time = 2016:10:17 00:00:00
RTC time after set is..
YEAR:MM:DD HR:MM:SS 	 2016:10:17 00:00
after 2000
:00	 Day = 3

disconnect


RTC time after delay_1 is..
YEAR:MM:DD HR:MM:SS 	 2016:10:17 00:00:02	 Day = 3
step finished 

Entering step: 4


Info: This step started at: 2018-02-26 17:41:00

RTC time after delay_2 is..
YEAR:MM:DD HR:MM:SS 	 2016:10:17 00:00:04	 Day = 3
Successfully ran RTC Set time Example Test

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:41:15 2018...
step finished 

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass

Info: The test took 0 hours, 01 minutes, and 13 seconds. 0:01:13

Info: Test Level Shifters test started...

Info: The test will take 0 hours, 01 minutes, and 02 seconds. 0:01:02

Entering step: 0


Info: This step started at: 2018-02-26 17:41:16

Entering step: 1


Info: This step started at: 2018-02-26 17:41:17

Entering step: 2


Info: This step started at: 2018-02-26 17:41:17

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 3


Info: This step started at: 2018-02-26 17:41:20

!! Press ESC to enter System Controller mode.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:41:35 2018...
step finished 

Entering step: 4


Info: This step started at: 2018-02-26 17:41:36
Writing: '\x1b'
:RWriting: '\x08'
[('', '', '', ''), ('', '', '', '')]Writing: '\t'
:RWriting: '\r\t'
:RWriting: '\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\r\r:R\r':R
Entering step: 5


Info: This step started at: 2018-02-26 17:41:42
connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -system

fpga -file C:/zcu111_bit/tests/ZCU111/bitstream/level_shifters.bit
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.2MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 10%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.7MB/s  ??:?? ETA 15%    5MB   1.7MB/s  00:16 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    6MB   1.7MB/s  00:15 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 33%   11MB   1.7MB/s  00:12 ETA 36%   11MB   1.7MB/s  00:12 ETA 38%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 46%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 51%   17MB   1.7MB/s  00:09 ETA 53%   17MB   1.7MB/s  00:09 ETA 56%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:08 ETA 61%   20MB   1.7MB/s  00:07 ETA 64%   21MB   1.7MB/s  00:07 ETA 66%   21MB   1.7MB/s  00:06 ETA 69%   22MB   1.7MB/s  00:05 ETA 72%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:04 ETA 77%   25MB   1.7MB/s  00:04 ETA 79%   26MB   1.7MB/s  00:03 ETA 82%   27MB   1.7MB/s  00:03 ETA 84%   27MB   1.7MB/s  00:02 ETA 87%   28MB   1.7MB/s  00:02 ETA 89%   29MB   1.7MB/s  00:02 ETA 92%   30MB   1.7MB/s  00:01 ETA 94%   31MB   1.7MB/s  00:01 ETA 97%   31MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

source C:/zcu111_bit/tests/ZCU111/tcl/level_shifters_psu_init.tcl

psu_init

psu_ps_pl_isolation_removal

psu_ps_pl_reset_config

targets -set -filter {name =~"*A53*0"}

rst -processor

dow C:/zcu111_bit/tests/ZCU111/elf/level_shifters.elf
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/level_shifters.elf
	section, .text: 0xfffc0000 - 0xfffc482b
	section, .init: 0xfffc4840 - 0xfffc4873
	section, .fini: 0xfffc4880 - 0xfffc48b3
	section, .note.gnu.build-id: 0xfffc48b4 - 0xfffc48d7
	section, .rodata: 0xfffc48d8 - 0xfffc4c07
	section, .rodata1: 0xfffc4c08 - 0xfffc4c3f
	section, .sdata2: 0xfffc4c40 - 0xfffc4c3f
	section, .sbss2: 0xfffc4c40 - 0xfffc4c3f
	section, .data: 0xfffc4c40 - 0xfffc553f
	section, .data1: 0xfffc5540 - 0xfffc553f
	section, .ctors: 0xfffc5540 - 0xfffc553f
	section, .dtors: 0xfffc5540 - 0xfffc553f
	section, .eh_frame: 0xfffc5540 - 0xfffc5543
	section, .mmu_tbl0: 0xfffc6000 - 0xfffc600f
	section, .mmu_tbl1: 0xfffc7000 - 0xfffc8fff
	section, .mmu_tbl2: 0xfffc9000 - 0xfffccfff
	section, .preinit_array: 0xfffcd000 - 0xfffccfff
	section, .init_array: 0xfffcd000 - 0xfffcd007
	section, .fini_array: 0xfffcd008 - 0xfffcd047
	section, .sdata: 0xfffcd048 - 0xfffcd07f
	section, .sbss: 0xfffcd080 - 0xfffcd07f
	section, .tdata: 0xfffcd080 - 0xfffcd07f
	section, .tbss: 0xfffcd080 - 0xfffcd07f
	section, .bss: 0xfffcd080 - 0xfffcd0ff
	section, .heap: 0xfffcd100 - 0xfffcd4ff
	section, .stack: 0xfffcd500 - 0xfffce8ff
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xfffc0000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/level_shifters.elf

con

after 1000
Instructions:
Type the MIO two digit number and then type the value you wish to set it to.
Follow this by the 'return' key to signify the end of the command (or reset)
Example "340\r" or "341\r" will set MIO 34 accordingly
There are 8 available MIOs:
32, 33, 34, 35, 36, 37, 38, and 13

Now listening to UART Commands for Level Shifters...

step finished 

Entering step: 6


Info: This step started at: 2018-02-26 17:42:06
Writing: '\x1b'
Writing: '\x08'
[('', 'GPD\r24\r00', '', ''), ('', 'GPD\r25\r00', '', '')]Writing: '\t'
:RWriting: 'GPD\r24\r00\r\t'
GPD2400:PWriting: 'GPD\r25\r00\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\r\r:R\r\r:R\r\x08:R\rGPD\r24\r00\r:P\r'GPD2500:P
Entering step: 7


Info: This step started at: 2018-02-26 17:42:12

Entering step: 8


Info: This step started at: 2018-02-26 17:42:13
Writing: '320\r331\r340\r351\r360\r371\r380\r131\r'
Writing: '\x1b'
320 - Success
331 - Success
340 - Success
351 - Success
360 - Success
371 - Success
380 - Success
131 - Success
Writing: '\x08'
[('', 'GPR\r11', '', ''), ('', 'GPR\r24', '', ''), ('', 'GPR\r25', '', '')]Writing: '\t'
:RWriting: 'GPR\r11\r\t'
GPR11:P2AWriting: 'GPR\r24\r\t'
GPR24:P00Writing: 'GPR\r25\r\t'
GPR25:P01'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\r\r:R\r\r:R\r\x08:R\rGPD\r24\r00\r:P\rGPD\r25\r00\r:P\r\x08:R\rGPR\r11\r:P\r2A\rGPR\r24\r:P\r00\rGPR\r25\r:P\r01\r'
Entering step: 9


Info: This step started at: 2018-02-26 17:42:21
Writing: '321\r330\r341\r350\r361\r370\r381\r130\r'

Entering step: 10


Info: This step started at: 2018-02-26 17:42:22
321 - Success
330 - Success
341 - Success
350 - Success
361 - Success
370 - Success
381 - Success
130 - Success
Writing: '\x1b'
Writing: '\x08'
[('', 'GPR\r11', '', ''), ('', 'GPR\r24', '', ''), ('', 'GPR\r25', '', '')]Writing: '\t'
:RWriting: 'GPR\r11\r\t'
GPR11:P15Writing: 'GPR\r24\r\t'
GPR24:P01Writing: 'GPR\r25\r\t'
GPR25:P00'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\r\r:R\r\r:R\r\x08:R\rGPD\r24\r00\r:P\rGPD\r25\r00\r:P\r\x08:R\rGPR\r11\r:P\r2A\rGPR\r24\r:P\r00\rGPR\r25\r:P\r01\r\x08:R\rGPR\r11\r:P\r15\rGPR\r24\r:P\r01\rGPR\r25\r:P\r00\r'
step finished 

Info: Result for step 0: Pass
step finished 

Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass
Info: Result for step 7: Pass
Info: Result for step 8: Pass
Info: Result for step 9: Pass
Info: Result for step 10: Pass

Info: The test took 0 hours, 01 minutes, and 17 seconds. 0:01:17

Info: ZCU111 SETUP test started...

Info: The test will take 0 hours, 00 minutes, and 30 seconds. 0:00:30

Entering step: 0


Info: This step started at: 2018-02-26 17:42:34

Entering step: 1


Info: This step started at: 2018-02-26 17:42:34

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:42:37

!! Press ESC to enter System Controller mode.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:42:53 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-02-26 17:42:53
Writing: '\x1b'
:RWriting: '\x08'
[('', 'IW0\r75\r04', '', ''), ('', 'IW0\r45\r0003', '', ''), ('', 'IW0\r45\r2014', '', ''), ('', 'IW0\r45\r24FFFF', '', ''), ('', 'IW0\r45\r0140', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r21cd1c', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r0180', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r75\r00', '', '')]Writing: '\t'
:RWriting: 'IW0\r75\r04\r\t'
IW07504:PWriting: 'IW0\r45\r0003\r\t'
IW0450003:PWriting: 'IW0\r45\r2014\r\t'
IW0452014:PWriting: 'IW0\r45\r24FFFF\r\t'
IW04524FFFF:PWriting: 'IW0\r45\r0140\r\t'
IW0450140:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r45\r21cd1c\r\t'
IW04521cd1c:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r45\r0180\r\t'
IW0450180:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r75\r00\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW0\r75\r04\r:P\rIW0\r45\r0003\r:P\rIW0\r45\r2014\r:P\rIW0\r45\r24FFFF\r:P\rIW0\r45\r0140\r:P\rDLY\rC350\r:P\rIW0\r45\r21cd1c\r:P\rDLY\rC350\r:P\rIW0\r45\r0180\r:P\rDLY\rC350\r:P\r'IW07500:P
Entering step: 4


Info: This step started at: 2018-02-26 17:43:13
Writing: '\x1b'
Writing: '\x08'
[('', 'VRN', '', '')]Writing: '\t'
:RWriting: 'VRN\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW0\r75\r04\r:P\rIW0\r45\r0003\r:P\rIW0\r45\r2014\r:P\rIW0\r45\r24FFFF\r:P\rIW0\r45\r0140\r:P\rDLY\rC350\r:P\rIW0\r45\r21cd1c\r:P\rDLY\rC350\r:P\rIW0\r45\r0180\r:P\rDLY\rC350\r:P\rIW0\r75\r00\r:P\r\x08:R\r'VRN:PMSP v1.50 I2C Bridge v1.50
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass

Info: The test took 0 hours, 00 minutes, and 46 seconds. 0:00:46

Info: WRITE EEPROM test started...

Info: The test will take 0 hours, 01 minutes, and 30 seconds. 0:01:30

Entering step: 0


Info: This step started at: 2018-02-26 17:43:20

Entering step: 1


Info: This step started at: 2018-02-26 17:43:20

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:43:23

!! Press ESC to enter System Controller mode.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:43:39 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-02-26 17:43:39
Writing: '\x1b'
:RWriting: '\x08'
[(u'<setmux:1:74:01>', u'', u'', u''), (u'<writeeeprom:1:54:20:FFFFFFFFFFFF>', u'', u'', u''), (u'<writeeeprom:1:54:20:010203040506>', u'', u'', u''), (u'<setmux:1:74:00>', u'', u'', u'')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\r20FFFFFFFFFFFF\r\t'
IW15420FFFFFFFFFFFF:PWriting: 'IW1\r54\r20010203040506\r\t'
IW15420010203040506:PWriting: 'IW1\r74\r00\r\t'
IW17400:P'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r'
Entering step: 4


Info: This step started at: 2018-02-26 17:43:52
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:00:FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:00:303030302d30303030>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\tIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\t'
IW15400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PIW15410FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PWriting: 'IW1\r54\r00303030302d30303030\r\t'
IW15400303030302d30303030:PWriting: 'IW1\r74\r00\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\r'IW17400:P
Entering step: 5


Info: This step started at: 2018-02-26 17:44:06
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:E0:FFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:E0:432020>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\re0FFFFFFFFFFFF\r\t'
IW154e0FFFFFFFFFFFF:PWriting: 'IW1\r54\re0432020\r\t'
IW154e0432020:PWriting: 'IW1\r74\r00\r\t'
IW17400:P'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r'
Entering step: 6


Info: This step started at: 2018-02-26 17:44:20
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:D0:FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:D0:5a43553131312020202020>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\t'
IW154d0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PWriting: 'IW1\r54\rd05a43553131312020202020\r\t'
IW154d05a43553131312020202020:PWriting: 'IW1\r74\r00\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\rd05a43553131312020202020\r:P\r'IW17400:P
Entering step: 7


Info: This step started at: 2018-02-26 17:44:34
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<readeeprom:1:54:D0:10>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0\r\tIR1\r54\r10\r\t'
IW154d0:PIR15410:P5A43553131312020202020FFFFFFFFFFWriting: 'IW1\r74\r00\r\t'
IW17400:Pu'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\rd05a43553131312020202020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0\r:P\rIR1\r54\r10\r:P\r5A43553131312020202020FFFFFFFFFF\rINTERP[ZCU111     ]IW1\r74\r00\r:P\r'
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass
Info: Result for step 7: Pass

Info: The test took 0 hours, 01 minutes, and 30 seconds. 0:01:30

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 07 seconds. 0:01:07

Entering step: 0


Info: This step started at: 2018-02-26 17:44:51

Entering step: 1


Info: This step started at: 2018-02-26 17:44:51

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.2MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 11%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.8MB/s  ??:?? ETA 16%    5MB   1.7MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    6MB   1.7MB/s  00:15 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 33%   11MB   1.7MB/s  00:12 ETA 36%   11MB   1.7MB/s  00:12 ETA 38%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 46%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 51%   17MB   1.7MB/s  00:09 ETA 54%   17MB   1.7MB/s  00:08 ETA 56%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:07 ETA 62%   20MB   1.7MB/s  00:07 ETA 64%   21MB   1.7MB/s  00:06 ETA 66%   22MB   1.7MB/s  00:06 ETA 69%   22MB   1.7MB/s  00:05 ETA 72%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:04 ETA 77%   25MB   1.7MB/s  00:04 ETA 79%   26MB   1.7MB/s  00:03 ETA 82%   27MB   1.7MB/s  00:03 ETA 85%   27MB   1.7MB/s  00:02 ETA 87%   28MB   1.7MB/s  00:02 ETA 90%   29MB   1.7MB/s  00:01 ETA 92%   30MB   1.7MB/s  00:01 ETA 95%   31MB   1.7MB/s  00:00 ETA 97%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/ipi_app.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/ipi_app.elf
	section, .text: 0x00000000 - 0x0001f0cb
	section, .init: 0x0001f100 - 0x0001f133
	section, .fini: 0x0001f140 - 0x0001f173
	section, .note.gnu.build-id: 0x0001f174 - 0x0001f197
	section, .rodata: 0x0001f198 - 0x00023577
	section, .rodata1: 0x00023578 - 0x0002357f
	section, .sdata2: 0x00023580 - 0x0002357f
	section, .sbss2: 0x00023580 - 0x0002357f
	section, .data: 0x00023580 - 0x0002596f
	section, .data1: 0x00025970 - 0x0002597f
	section, .ctors: 0x00025980 - 0x0002597f
	section, .dtors: 0x00025980 - 0x0002597f
	section, .eh_frame: 0x00025980 - 0x00025983
	section, .mmu_tbl0: 0x00026000 - 0x0002600f
	section, .mmu_tbl1: 0x00027000 - 0x00028fff
	section, .mmu_tbl2: 0x00029000 - 0x0002cfff
	section, .preinit_array: 0x0002d000 - 0x0002cfff
	section, .init_array: 0x0002d000 - 0x0002d007
	section, .fini_array: 0x0002d008 - 0x0002d047
	section, .sdata: 0x0002d048 - 0x0002d07f
	section, .sbss: 0x0002d080 - 0x0002d07f
	section, .tdata: 0x0002d080 - 0x0002d07f
	section, .tbss: 0x0002d080 - 0x0002d07f
	section, .bss: 0x0002d080 - 0x0003263f
	section, .heap: 0x00032640 - 0x0003463f
	section, .stack: 0x00034640 - 0x0003763f
  0%    0MB   0.0MB/s  ??:?? ETA 53%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/ipi_app.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000
***********************************************************
***********************************************************
** Zynq UltraScale+ MPSoC ZCU111 Evaluation Kit IPI Test **
***********************************************************
***********************************************************

Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:45:30
Writing: '33'
3

*************************************************************
** ZCU111 EEPROM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from EEPROM

ReadBuffer[00] = 0xFF
ReadBuffer[01] = 0xFF
ReadBuffer[02] = 0xFF
ReadBuffer[03] = 0xFF
ReadBuffer[04] = 0xFF
ReadBuffer[05] = 0xFF
ReadBuffer[06] = 0xFF
ReadBuffer[07] = 0xFF
ReadBuffer[08] = 0xFF
ReadBuffer[09] = 0xFF
ReadBuffer[10] = 0xFF
ReadBuffer[11] = 0xFF
ReadBuffer[12] = 0xFF
ReadBuffer[13] = 0xFF
ReadBuffer[14] = 0xFF
ReadBuffer[15] = 0xFF


ZCU111 EEPROM IIC EEPROM Test PASSED

*************************************************************
** ZCU111 USER Si570 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from USER Si570

ReadBuffer[00] = 0xA0
ReadBuffer[01] = 0x42
ReadBuffer[02] = 0xF4
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x93
ReadBuffer[05] = 0x15
ReadBuffer[06] = 0x07
ReadBuffer[07] = 0xC2
ReadBuffer[08] = 0xC0
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0xC2
ReadBuffer[14] = 0xC0
ReadBuffer[15] = 0x00


ZCU111 USER Si570 IIC EEPROM Test PASSED

*************************************************************
** ZCU111 MGT Si570 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from MGT Si570

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0xC2
ReadBuffer[02] = 0xBC
ReadBuffer[03] = 0x17
ReadBuffer[04] = 0xF0
ReadBuffer[05] = 0xE2
ReadBuffer[06] = 0x07
ReadBuffer[07] = 0xC2
ReadBuffer[08] = 0xC0
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0xC2
ReadBuffer[14] = 0xC0
ReadBuffer[15] = 0x00


ZCU111 MGT Si570 IIC EEPROM Test PASSED

*************************************************************
** ZCU111 Si5382 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from Si5382

ReadBuffer[00] = 0x00
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU111 Si5382 IIC EEPROM Test PASSED

*************************************************************
** ZCU111 FMCP HPSC IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from FMCP HPSC

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x01
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x0A
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0xF4
ReadBuffer[08] = 0x01
ReadBuffer[09] = 0x09
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x40
ReadBuffer[12] = 0xEC
ReadBuffer[13] = 0x87
ReadBuffer[14] = 0xC6
ReadBuffer[15] = 0x53


ZCU111 FMCP HPSC IIC EEPROM Test PASSED

*************************************************************
** ZCU111 DDR4 SPD IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from DDR4 SPD

ReadBuffer[00] = 0x0F
ReadBuffer[01] = 0x01
ReadBuffer[02] = 0x02
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU111 DDR4 SPD IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x6F
ReadBuffer[02] = 0x6C
ReadBuffer[03] = 0x65
ReadBuffer[04] = 0x78
ReadBuffer[05] = 0x20
ReadBuffer[06] = 0x49
ReadBuffer[07] = 0x6E
ReadBuffer[08] = 0x63
ReadBuffer[09] = 0x2E
ReadBuffer[10] = 0x20
ReadBuffer[11] = 0x20
ReadBuffer[12] = 0x20
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x6F
ReadBuffer[02] = 0x6C
ReadBuffer[03] = 0x65
ReadBuffer[04] = 0x78
ReadBuffer[05] = 0x20
ReadBuffer[06] = 0x49
ReadBuffer[07] = 0x6E
ReadBuffer[08] = 0x63
ReadBuffer[09] = 0x2E
ReadBuffer[10] = 0x20
ReadBuffer[11] = 0x20
ReadBuffer[12] = 0x20
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x6F
ReadBuffer[02] = 0x6C
ReadBuffer[03] = 0x65
ReadBuffer[04] = 0x78
ReadBuffer[05] = 0x20
ReadBuffer[06] = 0x49
ReadBuffer[07] = 0x6E
ReadBuffer[08] = 0x63
ReadBuffer[09] = 0x2E
ReadBuffer[10] = 0x20
ReadBuffer[11] = 0x20
ReadBuffer[12] = 0x20
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x6F
ReadBuffer[02] = 0x6C
ReadBuffer[03] = 0x65
ReadBuffer[04] = 0x78
ReadBuffer[05] = 0x20
ReadBuffer[06] = 0x49
ReadBuffer[07] = 0x6E
ReadBuffer[08] = 0x63
ReadBuffer[09] = 0x2E
ReadBuffer[10] = 0x20
ReadBuffer[11] = 0x20
ReadBuffer[12] = 0x20
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED
All Tests Complete: IIC PASSED
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 3


Info: This step started at: 2018-02-26 17:45:35
Writing: 'AA'
A

********************************************************
********************************************************
**                ZCU111 - PL BRAM TEST               **
********************************************************
********************************************************


PL BRAM Memory Test
Testing address range 0xB0000000-0xB01FFFFF.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
Entering step: 4


Info: This step started at: 2018-02-26 17:45:40

		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

PL BRAM test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PL BRAM Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
Writing: 'DD'
D

********************************************************
********************************************************
**     ZCU111 - PMOD Loopback Write and Read Tests    **
********************************************************
********************************************************

Testing PMOD 
PMOD: Writing and Reading all 0's            - PASSED
PMOD: Writing and Reading all 1's            - PASSED
PMOD: Writing and Reading 0x55555555 pattern - PASSED
PMOD: Writing and Reading 0xAAAAAAAA pattern - PASSED

Completed PMOD Loopback Write and Read Tests

PMOD Test passed

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 5


Info: This step started at: 2018-02-26 17:45:45
Writing: 'GG'
G

********************************************************
********************************************************
**            ZCU111 - System Monitor Test            **
********************************************************
********************************************************
Starting System Monitor Example

The Current Temperature is 27.325 Centigrades.
The Maximum Temperature is 27.325 Centigrades. 
The Minimum Temperature is 27.157 Centigrades. 

The Current VCCINT is 0.852 Volts. 
The Maximum VCCINT is 0.852 Volts. 
The Minimum VCCINT is 0.851 Volts. 

The Current VCCAUX is 1.800 Volts. 
The Maximum VCCAUX is 1.800 Volts. 
The Minimum VCCAUX is 1.799 Volts. 

The Current VPVN   is 0.001 Volts.
The Current VREFP  is 1.249 Volts.
The Current VREFN  is 0.000 Volts.

System Monitor Example passed!

Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass

Info: The test took 0 hours, 01 minutes, and 00 seconds. 0:01:00

Info: PS DDR4 test started...

Info: The test will take 0 hours, 00 minutes, and 35 seconds. 0:00:35

Entering step: 0


Info: This step started at: 2018-02-26 17:45:52

Entering step: 1


Info: This step started at: 2018-02-26 17:45:52

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -system

after 1000

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

targets -set -filter {name =~"*A53*0"}

rst -processor

after 1000

dow {C:/zcu111_bit/tests/ZCU111/../elf/zynq_mp_dram_test.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/zynq_mp_dram_test.elf
	section, .text: 0xfffc0000 - 0xfffdc4cf
	section, .boot: 0xffff0000 - 0xffff0b87
	section, .init: 0xffff0bc0 - 0xffff0bf3
	section, .fini: 0xffff0c00 - 0xffff0c33
	section, .note.gnu.build-id: 0xfffdc4d0 - 0xfffdc4f3
	section, .rodata: 0xfffdc4f8 - 0xfffdee1f
	section, .rodata1: 0xfffdee20 - 0xfffdee3f
	section, .sdata2: 0xfffdee40 - 0xfffdee3f
	section, .sbss2: 0xfffdee40 - 0xfffdee3f
	section, .data: 0xfffdee40 - 0xfffe09f7
	section, .data1: 0xfffe09f8 - 0xfffe09ff
	section, .ctors: 0xfffe0a00 - 0xfffe09ff
	section, .dtors: 0xfffe0a00 - 0xfffe09ff
	section, .eh_frame: 0xfffe0a00 - 0xfffe0a03
	section, .mmu_tbl0: 0xfffe1000 - 0xfffe100f
	section, .mmu_tbl1: 0xfffe2000 - 0xfffe3fff
	section, .mmu_tbl2: 0xfffe4000 - 0xfffe7fff
	section, .preinit_array: 0xfffe8000 - 0xfffe7fff
	section, .init_array: 0xfffe8000 - 0xfffe8007
	section, .fini_array: 0xfffe8008 - 0xfffe8047
	section, .sdata: 0xfffe8048 - 0xfffe807f
	section, .sbss: 0xfffe8080 - 0xfffe807f
	section, .tdata: 0xfffe8080 - 0xfffe807f
	section, .tbss: 0xfffe8080 - 0xfffe807f
	section, .bss: 0xfffe8080 - 0xfffe963f
	section, .heap: 0xffff0c34 - 0xffff2c3f
	section, .stack: 0xffff2c40 - 0xffff5c3f
  0%    0MB   0.0MB/s  ??:?? ETA 68%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xffff0000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/zynq_mp_dram_test.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

********************************************************************************
   Zynq MPSoC
   DRAM Diagnostics Test (A53) 
********************************************************************************
   Select one of the options below:
   +--------------------------------------------------------------------+
   |  Memory Tests                                                      |
   +-----+--------------------------------------------------------------+
   | '0' | Test first 2MB region of DDR                                 |
   | '1' | Test first 32MB region of DDR                                |
   | '2' | Test first 64MB region of DDR                                |
   | '3' | Test first 128MB region of DDR                               |
   | '4' | Test first 256MB region of DDR                               |
   | '5' | Test first 512MB region of DDR                               |
   | '6' | Test first 1GB region of DDR                                 |
   | '7' | Test first 2GB region of DDR                                 |
   | '8' | Test first 4GB region of DDR                                 |
   | '9' | Test first 8GB region of DDR                                 |
   +-----+--------------------------------------------------------------+
   |  Eye Tests                                                         |
   +-----+--------------------------------------------------------------+
   | 'r' | Perform a read eye analysis test                             |
   | 'w' | Perform a write eye analysis test                            |
   | 'a' | Print test start address                                     |
   | 't' | Specify test start address (default=0x0)                     |
   | 's' | Select the DRAM rank (default=1)                             |
   +-----+--------------------------------------------------------------+
   |  Miscellaneous options                                             |
   +-----+--------------------------------------------------------------+
   | 'i' | Print DDR information                                        |
   | 'v' | Verbose Mode ON/OFF                                          |
   | 'o' | Toggle cache enable/disable                                  |
   | 'b' | Toggle between 32/64-bit bus widths                          |
   | 'h' | Print this help menu                                         |
   +-----+--------------------------------------------------------------+
    Bus Width = 64,   D-cache is enable,   Verbose Mode is OFF

 Enter 'h' to print help menu
 Enter Test Option: 

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:46:06
Writing: '2\n'
2
Starting Memory Test '2' - Testing 64MB length from address 0x0...
---------+--------+------------------------------------------------+-----------
  TEST   | ERROR  |          PER-BYTE-LANE ERROR COUNT             |  TIME
         | COUNT  | LANES [ #0,  #1,  #2,  #3,  #4,  #5,  #6,  #7] |  (sec)
---------+--------+------------------------------------------------+-----------
MT0(1: 0)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.33838
---------+--------+------------------------------------------------+-----------
MTS(1: 1)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 2)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 3)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 4)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 5)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 6)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 7)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTS(1: 8)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 0.667223
---------+--------+------------------------------------------------+-----------
MTP(1: 9)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.07949
---------+--------+------------------------------------------------+-----------
MTP(1:10)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.07949
---------+--------+------------------------------------------------+-----------
MTL(1:11)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:12)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:13)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------
MTL(1:14)|      0 |    0,    0,    0,    0,    0,    0,    0,    0 | 1.166
---------+--------+------------------------------------------------+-----------

memtest_all: PASSED
error_counter = 0x0000000000000000

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 35 seconds. 0:00:35

Info: MIG DDR4 test started...

Info: The test will take 0 hours, 03 minutes, and 25 seconds. 0:03:25

Entering step: 0


Info: This step started at: 2018-02-26 17:46:27

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_mig_pl_ddr4.tcl}
# set_param xicom.use_bitstream_version_check false
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target -jtag_mode 1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
INFO: [Labtoolstcl 44-467] Setting hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A into jtag_mode
# scan_ir_hw_jtag 12 -tdi 0x90B
# close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# current_hw_device [lindex [get_hw_devices] 1]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu111_mig_pl_ddr4.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 882.977 ; gain = 1.313
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:47:06 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-26 17:47:06

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_mig_pl_ddr4_status.tcl}
# set TEST_DELAY 120
# disconnect_hw_server -quiet
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
# set_property PROBES.FILE {[pwd]/../bitstream/zcu111_mig_pl_ddr4.ltx} [lindex [get_hw_devices] 0]
# puts "\n    10 second delay for UltraScale MIG calibration\n"

    10 second delay for UltraScale MIG calibration

# after 10000
# refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
# puts "\n    Refreshing VIO\n"

    Refreshing VIO

# refresh_hw_vio [get_hw_vios hw_vio_*]
# puts "\n    Reading LED Status Before Resetting\n"

    Reading LED Status Before Resetting

# set leds [get_property INPUT_VALUE [get_hw_probes -filter {NAME =~ */led || NAME =~ */out}]]
# if {${leds} == "9" || ${leds} == "b"} {
#     set pass_1 true
# } else {
#     set pass_1 false
# }
# puts "\n    Info:VIO Core Read LED Data Pass 1:_________${leds}_________\n"

    Info:VIO Core Read LED Data Pass 1:_________9_________

# puts "\n    Reset the design\n"

    Reset the design

# set_property OUTPUT_VALUE 1 [get_hw_probes u_led_display_driver/reset_in -of_objects [get_hw_vios hw_vio_*]]
# commit_hw_vio [get_hw_probes {u_led_display_driver/reset_in} -of_objects [get_hw_vios hw_vio_*]]
# after 5000
# set_property OUTPUT_VALUE 0 [get_hw_probes u_led_display_driver/reset_in -of_objects [get_hw_vios hw_vio_*]]
# commit_hw_vio [get_hw_probes {u_led_display_driver/reset_in} -of_objects [get_hw_vios hw_vio_*]]
# puts "\n    Waiting $TEST_DELAY seconds for test to run\n"

    Waiting 120 seconds for test to run

# after [expr $TEST_DELAY * 1000]
# puts "\n    Refreshing VIO\n"

    Refreshing VIO

# refresh_hw_vio [get_hw_vios hw_vio_*]
# puts "\n    Reading LED Status"

    Reading LED Status
# set leds [get_property INPUT_VALUE [get_hw_probes -filter {NAME =~ */led || NAME =~ */out}]]
# if {${leds} == "9" || ${leds} == "b"} {
#     set pass_2 true
# } else {
#     set pass_2 false
# }
# puts "\nInfo:VIO Core Read LED Data Pass 2:_________${leds}_________\n"

Info:VIO Core Read LED Data Pass 2:_________b_________

# if {$pass_1 == true && $pass_2 == true} {
#     puts "\n[lindex $argv 1] TEST PASSED\n"
# } else  {
#     puts "\n[lindex $argv 1] TEST FAILED\n"
# }

 TEST PASSED

# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:49:39 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:49:39

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:49:55 2018...
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 03 minutes, and 28 seconds. 0:03:28

Info: Ethernet PING test started...

Info: The test will take 0 hours, 01 minutes, and 03 seconds. 0:01:03

Entering step: 0


Info: This step started at: 2018-02-26 17:49:55

Entering step: 1


Info: This step started at: 2018-02-26 17:49:55

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:49:59

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:50:14 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-02-26 17:50:14

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.0MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 11%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.8MB/s  ??:?? ETA 16%    5MB   1.7MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    7MB   1.7MB/s  00:15 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 33%   11MB   1.7MB/s  00:12 ETA 36%   12MB   1.7MB/s  00:12 ETA 39%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 46%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 51%   16MB   1.7MB/s  00:09 ETA 54%   17MB   1.7MB/s  00:08 ETA 56%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:08 ETA 61%   20MB   1.7MB/s  00:07 ETA 63%   20MB   1.7MB/s  00:07 ETA 66%   21MB   1.7MB/s  00:06 ETA 68%   22MB   1.7MB/s  00:06 ETA 71%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:05 ETA 76%   25MB   1.7MB/s  00:04 ETA 79%   26MB   1.7MB/s  00:04 ETA 81%   26MB   1.7MB/s  00:03 ETA 84%   27MB   1.7MB/s  00:03 ETA 86%   28MB   1.7MB/s  00:02 ETA 89%   29MB   1.7MB/s  00:02 ETA 91%   30MB   1.7MB/s  00:01 ETA 94%   31MB   1.7MB/s  00:01 ETA 97%   31MB   1.7MB/s  00:00 ETA 99%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/lwip_echo_server.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/lwip_echo_server.elf
	section, .text: 0x00000000 - 0x00015e77
	section, .init: 0x00015e80 - 0x00015eb3
	section, .fini: 0x00015ec0 - 0x00015ef3
	section, .note.gnu.build-id: 0x00015ef4 - 0x00015f17
	section, .rodata: 0x00015f18 - 0x000169ef
	section, .rodata1: 0x000169f0 - 0x000169ff
	section, .sdata2: 0x00016a00 - 0x000169ff
	section, .sbss2: 0x00016a00 - 0x000169ff
	section, .data: 0x00016a00 - 0x00018837
	section, .data1: 0x00018838 - 0x0001883f
	section, .ctors: 0x00018840 - 0x0001883f
	section, .dtors: 0x00018840 - 0x0001883f
	section, .eh_frame: 0x00018840 - 0x00018843
	section, .mmu_tbl0: 0x00019000 - 0x0001900f
	section, .mmu_tbl1: 0x0001a000 - 0x0001bfff
	section, .mmu_tbl2: 0x0001c000 - 0x0001ffff
	section, .preinit_array: 0x00020000 - 0x0001ffff
	section, .init_array: 0x00020000 - 0x00020007
	section, .fini_array: 0x00020008 - 0x00020047
	section, .sdata: 0x00020048 - 0x0002007f
	section, .sbss: 0x00020080 - 0x0002007f
	section, .tdata: 0x00020080 - 0x0002007f
	section, .tbss: 0x00020080 - 0x0002007f
	section, .bss: 0x00200000 - 0x0061013f
	section, .heap: 0x00610140 - 0x0061a13f
	section, .stack: 0x0061a140 - 0x0062513f
  0%    0MB   0.0MB/s  ??:?? ETA 87%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/lwip_echo_server.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000


-----lwIP TCP echo server ------
TCP packets sent to port 6001 will be echoed back
Start PHY autonegotiation 
Waiting for PHY to complete autonegotiation.

disconnect

step finished 

Entering step: 4


Info: This step started at: 2018-02-26 17:50:54
Auto negotiation error 
Phy setup error 
Assert due to phy setup failure 

Entering step: 5


Info: This step started at: 2018-02-26 17:51:55

Error: Stopped because step 0 failed in test 12

step finished 
the expression:(.*)TCP\s+echo\s+server\s+started\s+@\s+port\s+7

Error: Could not find regular expression in step 0 of test 12 - "(.*)[Aa]utonegotiation\s+complete"

Error: Could not find regular expression in step 0 of test 12 - "(.*)link\s+speed\s+for\s+phy\s+address\s+\d+\:\s+1000"

Error: Could not find regular expression in step 0 of test 12 - "(.*)DHCP\s+Timeout"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Configuring\s+default\s+IP\s+of\s+192\.168\.1\.10"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Board\s+IP:\s+192\.168\.1\.10"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Netmask\s+:\s+255\.255\.255\.0"

Error: Could not find regular expression in step 0 of test 12 - "(.*)Gateway\s+:\s+192\.168\.1\.1"

Error: Could not find regular expression in step 0 of test 12 - "(.*)TCP\s+echo\s+server\s+started\s+@\s+port\s+7"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Fail
Info: The test took 0 hours, 02 minutes, and 01 seconds. 0:02:01

Info: UART 02 TEST test started...

Info: The test will take 0 hours, 00 minutes, and 51 seconds. 0:00:51

Entering step: 0


Info: This step started at: 2018-02-26 17:51:57

Entering step: 1


Info: This step started at: 2018-02-26 17:51:57

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:52:01

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:52:16 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-02-26 17:52:16

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.1MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 10%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.8MB/s  ??:?? ETA 16%    5MB   1.7MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    6MB   1.7MB/s  00:15 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 33%   11MB   1.7MB/s  00:12 ETA 36%   11MB   1.7MB/s  00:12 ETA 38%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 46%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 51%   16MB   1.7MB/s  00:09 ETA 54%   17MB   1.7MB/s  00:08 ETA 56%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:07 ETA 61%   20MB   1.7MB/s  00:07 ETA 64%   21MB   1.7MB/s  00:07 ETA 66%   21MB   1.7MB/s  00:06 ETA 69%   22MB   1.7MB/s  00:06 ETA 71%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:05 ETA 76%   25MB   1.7MB/s  00:04 ETA 79%   26MB   1.7MB/s  00:04 ETA 82%   26MB   1.7MB/s  00:03 ETA 84%   27MB   1.7MB/s  00:03 ETA 87%   28MB   1.7MB/s  00:02 ETA 89%   29MB   1.7MB/s  00:02 ETA 92%   30MB   1.7MB/s  00:01 ETA 94%   31MB   1.7MB/s  00:01 ETA 97%   31MB   1.7MB/s  00:00 ETA 99%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/hello_uart_2.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/hello_uart_2.elf
	section, .text: 0x00000000 - 0x000026ab
	section, .init: 0x000026c0 - 0x000026f3
	section, .fini: 0x00002700 - 0x00002733
	section, .note.gnu.build-id: 0x00002734 - 0x00002757
	section, .rodata: 0x00002758 - 0x000029b7
	section, .rodata1: 0x000029b8 - 0x000029bf
	section, .sdata2: 0x000029c0 - 0x000029bf
	section, .sbss2: 0x000029c0 - 0x000029bf
	section, .data: 0x000029c0 - 0x000032af
	section, .data1: 0x000032b0 - 0x000032bf
	section, .ctors: 0x000032c0 - 0x000032bf
	section, .dtors: 0x000032c0 - 0x000032bf
	section, .eh_frame: 0x000032c0 - 0x000032c3
	section, .mmu_tbl0: 0x00004000 - 0x0000400f
	section, .mmu_tbl1: 0x00005000 - 0x00006fff
	section, .mmu_tbl2: 0x00007000 - 0x0000afff
	section, .preinit_array: 0x0000b000 - 0x0000afff
	section, .init_array: 0x0000b000 - 0x0000b007
	section, .fini_array: 0x0000b008 - 0x0000b047
	section, .sdata: 0x0000b048 - 0x0000b07f
	section, .sbss: 0x0000b080 - 0x0000b07f
	section, .tdata: 0x0000b080 - 0x0000b07f
	section, .tbss: 0x0000b080 - 0x0000b07f
	section, .bss: 0x0000b080 - 0x0000b0bf
	section, .heap: 0x0000b0c0 - 0x0000d0bf
	section, .stack: 0x0000d0c0 - 0x000100bf
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/hello_uart_2.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

********************************************************
********************************************************
**                ZCU111 - UART 02 Test               **
********************************************************
********************************************************
Testing UART
115200,8,N,1
Hello world!
UART 02 Test Passed


disconnect

step finished 

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass

Info: The test took 0 hours, 00 minutes, and 59 seconds. 0:00:59

Info: Ethernet PING test started...

Info: The test will take 0 hours, 01 minutes, and 03 seconds. 0:01:03

Entering step: 0


Info: This step started at: 2018-02-26 17:53:30

Entering step: 1


Info: This step started at: 2018-02-26 17:53:30

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:53:34

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:53:50 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-02-26 17:53:50

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.2MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 10%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.8MB/s  ??:?? ETA 16%    5MB   1.7MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    6MB   1.7MB/s  00:14 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 34%   11MB   1.7MB/s  00:12 ETA 36%   12MB   1.7MB/s  00:12 ETA 38%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 46%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 51%   17MB   1.7MB/s  00:09 ETA 54%   17MB   1.7MB/s  00:08 ETA 57%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:07 ETA 62%   20MB   1.7MB/s  00:07 ETA 64%   21MB   1.7MB/s  00:06 ETA 67%   22MB   1.7MB/s  00:06 ETA 69%   22MB   1.7MB/s  00:05 ETA 72%   23MB   1.7MB/s  00:05 ETA 74%   24MB   1.7MB/s  00:04 ETA 77%   25MB   1.7MB/s  00:04 ETA 79%   26MB   1.7MB/s  00:03 ETA 82%   27MB   1.7MB/s  00:03 ETA 84%   27MB   1.7MB/s  00:03 ETA 87%   28MB   1.7MB/s  00:02 ETA 89%   29MB   1.7MB/s  00:01 ETA 92%   30MB   1.7MB/s  00:01 ETA 94%   31MB   1.7MB/s  00:01 ETA 97%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/lwip_echo_server.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/lwip_echo_server.elf
	section, .text: 0x00000000 - 0x00015e77
	section, .init: 0x00015e80 - 0x00015eb3
	section, .fini: 0x00015ec0 - 0x00015ef3
	section, .note.gnu.build-id: 0x00015ef4 - 0x00015f17
	section, .rodata: 0x00015f18 - 0x000169ef
	section, .rodata1: 0x000169f0 - 0x000169ff
	section, .sdata2: 0x00016a00 - 0x000169ff
	section, .sbss2: 0x00016a00 - 0x000169ff
	section, .data: 0x00016a00 - 0x00018837
	section, .data1: 0x00018838 - 0x0001883f
	section, .ctors: 0x00018840 - 0x0001883f
	section, .dtors: 0x00018840 - 0x0001883f
	section, .eh_frame: 0x00018840 - 0x00018843
	section, .mmu_tbl0: 0x00019000 - 0x0001900f
	section, .mmu_tbl1: 0x0001a000 - 0x0001bfff
	section, .mmu_tbl2: 0x0001c000 - 0x0001ffff
	section, .preinit_array: 0x00020000 - 0x0001ffff
	section, .init_array: 0x00020000 - 0x00020007
	section, .fini_array: 0x00020008 - 0x00020047
	section, .sdata: 0x00020048 - 0x0002007f
	section, .sbss: 0x00020080 - 0x0002007f
	section, .tdata: 0x00020080 - 0x0002007f
	section, .tbss: 0x00020080 - 0x0002007f
	section, .bss: 0x00200000 - 0x0061013f
	section, .heap: 0x00610140 - 0x0061a13f
	section, .stack: 0x0061a140 - 0x0062513f
  0%    0MB   0.0MB/s  ??:?? ETA 62%    0MB   0.1MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/lwip_echo_server.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000


-----lwIP TCP echo server ------
TCP packets sent to port 6001 will be echoed back
Start PHY autonegotiation 
Waiting for PHY to complete autonegotiation.

disconnect

step finished 

Entering step: 4


Info: This step started at: 2018-02-26 17:54:30
autonegotiation complete 
link speed for phy address 12: 1000
DHCP Timeout
Configuring default IP of 192.168.1.10
Board IP: 192.168.1.10
Netmask : 255.255.255.0
Gateway : 192.168.1.1
TCP echo server started @ port 7

Entering step: 5


Info: This step started at: 2018-02-26 17:54:46

Pinging 192.168.1.10 with 32 bytes of data:
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64
Reply from 192.168.1.10: bytes=32 time<1ms TTL=64

Ping statistics for 192.168.1.10:

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass

Info: The test took 0 hours, 01 minutes, and 21 seconds. 0:01:21

Info: IBERT ALL test started...

Info: The test will take 0 hours, 03 minutes, and 42 seconds. 0:03:42

Entering step: 0


Info: This step started at: 2018-02-26 17:55:01

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
# current_hw_device [lindex [get_hw_devices arm_dap_1] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu111_ibert_bank_all.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 887.020 ; gain = 0.676
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:55:39 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-26 17:55:40

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_ibert_reset.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -quiet [lindex [get_hw_devices] 0]
# set_property PORT.QPLL0RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL0RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.CPLLRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.CPLLRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# refresh_hw_sio [get_hw_sio_gts *]
# refresh_hw_sio [get_hw_sio_commons *]
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 950.723 ; gain = 0.016
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:56:11 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-02-26 17:56:11

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all_status.tcl}
# open_hw
# catch {disconnect_hw_server localhost:3121}
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
# set xil_newLinks [list]
# set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 4} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 5} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 6} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 7} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 8} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 9} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 10} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 11} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 12} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 13} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 14} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 15} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
# unset xil_newLinks
# set_property TX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property RX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXDIFFSWING {878 mV (11010)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXPRE {0.22 dB (00001)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXPOST {0.22 dB (00001)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX}] ]
# puts "Waiting 120 seconds for test to run."
Waiting 120 seconds for test to run.
# after [expr 120 * 1000]
# set offset 0
# set initial_links 0
# for {set i $offset} {$i <= 15} {incr i} {
#   set j [expr {$i - $offset + $initial_links}]
#   set display_name [get_property {DISPLAY_NAME} [lindex [get_hw_sio_gts] $i]]
#   set quad_name [lindex [split [get_property {NAME} [lindex [get_hw_sio_gts] $i]] /] 6]
#   set qpll0 [expr [expr $i / 4] * 6]
#   #set qpll1 [expr [expr [expr $i / 4] * 6] + 1]
#   #set cpll0 [expr $qpll0 + 2 + [expr $i%4]]
#   puts "$quad_name:$display_name: DESCRIPTION=[get_property {DESCRIPTION} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: STATUS=[get_property {STATUS} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: QPLL0_STATUS=[get_property {QPLL0_STATUS} [lindex [get_hw_sio_plls] $qpll0]]"
#   #puts "$quad_name:$display_name: QPLL1_STATUS=[get_property {QPLL1_STATUS} [lindex [get_hw_sio_plls] $qpll1]]"
#   #puts "$quad_name:$display_name: CPLL_STATUS=[get_property {PLL_STATUS} [lindex [get_hw_sio_plls] $cpll0]]"
#   puts "$quad_name:$display_name: LINE_RATE=[get_property {LINE_RATE} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOGIC.ERRBIT_COUNT=[get_property {LOGIC.ERRBIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_RECEIVED_BIT_COUNT=[get_property {RX_RECEIVED_BIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: TX_PATTERN=[get_property {TX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_PATTERN=[get_property {RX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOOPBACK=[get_property {LOOPBACK} [lindex [get_hw_sio_links] $j]]"
#   # Debug lines to insure the correct alignment of the get_hw_sio_gts, get_hw_sio_links, and get_hw_sio_plls numbering
#   puts "$quad_name:$display_name: TX_ENDPOINT=[get_property {TX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_ENDPOINT=[get_property {RX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: NAME=[get_property {NAME} [lindex [get_hw_sio_gts] $i]]"
#   puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll0]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll1]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $cpll0]"
# }
Quad_128:MGT_X0Y4: DESCRIPTION=Link 0
Quad_128:MGT_X0Y4: STATUS=10.313 Gbps
Quad_128:MGT_X0Y4: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y4: LINE_RATE=10.313
Quad_128:MGT_X0Y4: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y4: RX_RECEIVED_BIT_COUNT=320942480
Quad_128:MGT_X0Y4: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: LOOPBACK=None
Quad_128:MGT_X0Y4: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX
Quad_128:MGT_X0Y4: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX
Quad_128:MGT_X0Y4: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4
Quad_128:MGT_X0Y4: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y5: DESCRIPTION=Link 1
Quad_128:MGT_X0Y5: STATUS=10.311 Gbps
Quad_128:MGT_X0Y5: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y5: LINE_RATE=10.311
Quad_128:MGT_X0Y5: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y5: RX_RECEIVED_BIT_COUNT=708531360
Quad_128:MGT_X0Y5: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y5: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y5: LOOPBACK=None
Quad_128:MGT_X0Y5: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX
Quad_128:MGT_X0Y5: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX
Quad_128:MGT_X0Y5: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5
Quad_128:MGT_X0Y5: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y6: DESCRIPTION=Link 2
Quad_128:MGT_X0Y6: STATUS=10.312 Gbps
Quad_128:MGT_X0Y6: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y6: LINE_RATE=10.312
Quad_128:MGT_X0Y6: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y6: RX_RECEIVED_BIT_COUNT=1093458320
Quad_128:MGT_X0Y6: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y6: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y6: LOOPBACK=None
Quad_128:MGT_X0Y6: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX
Quad_128:MGT_X0Y6: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX
Quad_128:MGT_X0Y6: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6
Quad_128:MGT_X0Y6: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y7: DESCRIPTION=Link 3
Quad_128:MGT_X0Y7: STATUS=10.312 Gbps
Quad_128:MGT_X0Y7: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y7: LINE_RATE=10.312
Quad_128:MGT_X0Y7: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y7: RX_RECEIVED_BIT_COUNT=1614008000
Quad_128:MGT_X0Y7: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: LOOPBACK=None
Quad_128:MGT_X0Y7: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX
Quad_128:MGT_X0Y7: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX
Quad_128:MGT_X0Y7: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7
Quad_128:MGT_X0Y7: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_129:MGT_X0Y8: DESCRIPTION=Link 4
Quad_129:MGT_X0Y8: STATUS=10.312 Gbps
Quad_129:MGT_X0Y8: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y8: LINE_RATE=10.312
Quad_129:MGT_X0Y8: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y8: RX_RECEIVED_BIT_COUNT=1982641760
Quad_129:MGT_X0Y8: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y8: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y8: LOOPBACK=None
Quad_129:MGT_X0Y8: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX
Quad_129:MGT_X0Y8: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX
Quad_129:MGT_X0Y8: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8
Quad_129:MGT_X0Y8: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y9: DESCRIPTION=Link 5
Quad_129:MGT_X0Y9: STATUS=10.312 Gbps
Quad_129:MGT_X0Y9: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y9: LINE_RATE=10.312
Quad_129:MGT_X0Y9: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y9: RX_RECEIVED_BIT_COUNT=2356915040
Quad_129:MGT_X0Y9: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: LOOPBACK=None
Quad_129:MGT_X0Y9: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX
Quad_129:MGT_X0Y9: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX
Quad_129:MGT_X0Y9: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9
Quad_129:MGT_X0Y9: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y10: DESCRIPTION=Link 6
Quad_129:MGT_X0Y10: STATUS=10.318 Gbps
Quad_129:MGT_X0Y10: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y10: LINE_RATE=10.318
Quad_129:MGT_X0Y10: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y10: RX_RECEIVED_BIT_COUNT=2779270720
Quad_129:MGT_X0Y10: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y10: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y10: LOOPBACK=None
Quad_129:MGT_X0Y10: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX
Quad_129:MGT_X0Y10: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX
Quad_129:MGT_X0Y10: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10
Quad_129:MGT_X0Y10: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y11: DESCRIPTION=Link 7
Quad_129:MGT_X0Y11: STATUS=10.313 Gbps
Quad_129:MGT_X0Y11: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y11: LINE_RATE=10.313
Quad_129:MGT_X0Y11: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y11: RX_RECEIVED_BIT_COUNT=3148436720
Quad_129:MGT_X0Y11: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: LOOPBACK=None
Quad_129:MGT_X0Y11: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX
Quad_129:MGT_X0Y11: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX
Quad_129:MGT_X0Y11: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11
Quad_129:MGT_X0Y11: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_130:MGT_X0Y12: DESCRIPTION=Link 8
Quad_130:MGT_X0Y12: STATUS=10.312 Gbps
Quad_130:MGT_X0Y12: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y12: LINE_RATE=10.312
Quad_130:MGT_X0Y12: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y12: RX_RECEIVED_BIT_COUNT=3532636480
Quad_130:MGT_X0Y12: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: LOOPBACK=None
Quad_130:MGT_X0Y12: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX
Quad_130:MGT_X0Y12: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX
Quad_130:MGT_X0Y12: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12
Quad_130:MGT_X0Y12: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y13: DESCRIPTION=Link 9
Quad_130:MGT_X0Y13: STATUS=10.313 Gbps
Quad_130:MGT_X0Y13: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y13: LINE_RATE=10.313
Quad_130:MGT_X0Y13: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y13: RX_RECEIVED_BIT_COUNT=3939783520
Quad_130:MGT_X0Y13: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: LOOPBACK=None
Quad_130:MGT_X0Y13: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX
Quad_130:MGT_X0Y13: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX
Quad_130:MGT_X0Y13: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13
Quad_130:MGT_X0Y13: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y14: DESCRIPTION=Link 10
Quad_130:MGT_X0Y14: STATUS=10.316 Gbps
Quad_130:MGT_X0Y14: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y14: LINE_RATE=10.316
Quad_130:MGT_X0Y14: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y14: RX_RECEIVED_BIT_COUNT=4284144720
Quad_130:MGT_X0Y14: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y14: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y14: LOOPBACK=None
Quad_130:MGT_X0Y14: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX
Quad_130:MGT_X0Y14: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX
Quad_130:MGT_X0Y14: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14
Quad_130:MGT_X0Y14: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y15: DESCRIPTION=Link 11
Quad_130:MGT_X0Y15: STATUS=10.312 Gbps
Quad_130:MGT_X0Y15: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y15: LINE_RATE=10.312
Quad_130:MGT_X0Y15: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y15: RX_RECEIVED_BIT_COUNT=4706649520
Quad_130:MGT_X0Y15: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y15: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y15: LOOPBACK=None
Quad_130:MGT_X0Y15: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX
Quad_130:MGT_X0Y15: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX
Quad_130:MGT_X0Y15: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15
Quad_130:MGT_X0Y15: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_131:MGT_X0Y16: DESCRIPTION=Link 12
Quad_131:MGT_X0Y16: STATUS=10.312 Gbps
Quad_131:MGT_X0Y16: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y16: LINE_RATE=10.312
Quad_131:MGT_X0Y16: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y16: RX_RECEIVED_BIT_COUNT=5070455440
Quad_131:MGT_X0Y16: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y16: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y16: LOOPBACK=None
Quad_131:MGT_X0Y16: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX
Quad_131:MGT_X0Y16: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX
Quad_131:MGT_X0Y16: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16
Quad_131:MGT_X0Y16: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y17: DESCRIPTION=Link 13
Quad_131:MGT_X0Y17: STATUS=10.313 Gbps
Quad_131:MGT_X0Y17: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y17: LINE_RATE=10.313
Quad_131:MGT_X0Y17: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y17: RX_RECEIVED_BIT_COUNT=5429111600
Quad_131:MGT_X0Y17: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: LOOPBACK=None
Quad_131:MGT_X0Y17: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX
Quad_131:MGT_X0Y17: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX
Quad_131:MGT_X0Y17: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17
Quad_131:MGT_X0Y17: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y18: DESCRIPTION=Link 14
Quad_131:MGT_X0Y18: STATUS=10.313 Gbps
Quad_131:MGT_X0Y18: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y18: LINE_RATE=10.313
Quad_131:MGT_X0Y18: LOGIC.ERRBIT_COUNT=000000000002
Quad_131:MGT_X0Y18: RX_RECEIVED_BIT_COUNT=5807728320
Quad_131:MGT_X0Y18: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y18: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y18: LOOPBACK=None
Quad_131:MGT_X0Y18: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX
Quad_131:MGT_X0Y18: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX
Quad_131:MGT_X0Y18: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18
Quad_131:MGT_X0Y18: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y19: DESCRIPTION=Link 15
Quad_131:MGT_X0Y19: STATUS=10.316 Gbps
Quad_131:MGT_X0Y19: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y19: LINE_RATE=10.316
Quad_131:MGT_X0Y19: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y19: RX_RECEIVED_BIT_COUNT=6264369920
Quad_131:MGT_X0Y19: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y19: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y19: LOOPBACK=None
Quad_131:MGT_X0Y19: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX
Quad_131:MGT_X0Y19: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX
Quad_131:MGT_X0Y19: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19
Quad_131:MGT_X0Y19: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 971.875 ; gain = 0.000
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 17:58:43 2018...
step finished 

Error: Could not find regular expression in step 2 of test 14 - "(.*)Quad_131:MGT_X0Y18:\s+LOGIC.ERRBIT_COUNT=000000000000"

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Fail

Info: The test took 0 hours, 03 minutes, and 42 seconds. 0:03:42

Info: XM107 LVDS test started...

Info: The test will take 0 hours, 01 minutes, and 09 seconds. 0:01:09

Entering step: 0


Info: This step started at: 2018-02-26 17:59:50

Entering step: 1


Info: This step started at: 2018-02-26 17:59:50

Entering step: 2


Info: This step started at: 2018-02-26 17:59:50

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 3


Info: This step started at: 2018-02-26 17:59:54

!! Press ESC to enter System Controller mode.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 18:00:10 2018...
step finished 

Entering step: 4


Info: This step started at: 2018-02-26 18:00:10
Writing: '\x1b'
:RWriting: '\x08'
[('', 'IW0\r75\r04', '', ''), ('', 'IW0\r45\r0003', '', ''), ('', 'IW0\r45\r2014', '', ''), ('', 'IW0\r45\r24FFFF', '', ''), ('', 'IW0\r45\r0140', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r21cd1c', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r0180', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r75\r00', '', '')]Writing: '\t'
:RWriting: 'IW0\r75\r04\r\t'
IW07504:PWriting: 'IW0\r45\r0003\r\t'
IW0450003:PWriting: 'IW0\r45\r2014\r\t'
IW0452014:PWriting: 'IW0\r45\r24FFFF\r\t'
IW04524FFFF:PWriting: 'IW0\r45\r0140\r\t'
IW0450140:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r45\r21cd1c\r\t'
IW04521cd1c:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r45\r0180\r\t'
IW0450180:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r75\r00\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW0\r75\r04\r:P\rIW0\r45\r0003\r:P\rIW0\r45\r2014\r:P\rIW0\r45\r24FFFF\r:P\rIW0\r45\r0140\r:P\rDLY\rC350\r:P\rIW0\r45\r21cd1c\r:P\rDLY\rC350\r:P\rIW0\r45\r0180\r:P\rDLY\rC350\r:P\r'IW07500:P
Entering step: 5


Info: This step started at: 2018-02-26 18:00:30

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_xm107_lvds.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# current_hw_device [lindex [get_hw_devices arm_dap_1] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu111_xm107_lvds.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 883.020 ; gain = 1.113
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 18:01:09 2018...
step finished 

***********************************************************
***********************************************************
**    ZCU111 - FMC LVDS Loopback Write and Read Tests    **
***********************************************************
***********************************************************

Testing HPC0_LA 
HPC_LA: Writing and Reading all 0's            - PASSED
HPC_LA: Writing and Reading all 1's            - PASSED
HPC_LA: Writing and Reading 0xFEDCBA98 pattern - PASSED
HPC_LA: Writing and Reading 0x01234567 pattern - PASSED


Completed FMC LVDS Loopback Write and Read Tests

FMC LVDS Test passed


step finished 

Info: Result for step 0: Pass
step finished 

Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass

Info: The test took 0 hours, 01 minutes, and 22 seconds. 0:01:22

Info: IBERT ALL test started...

Info: The test will take 0 hours, 03 minutes, and 42 seconds. 0:03:42

Entering step: 0


Info: This step started at: 2018-02-26 18:01:16

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xczu28dr (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
# current_hw_device [lindex [get_hw_devices arm_dap_1] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
# current_hw_device [lindex [get_hw_devices] 0]
# set_property PROGRAM.FILE {[pwd]/../bitstream/zcu111_ibert_bank_all.bit} [lindex [get_hw_devices] 0]
# program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 883.020 ; gain = 1.164
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 18:01:54 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-02-26 18:01:55

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_ibert_reset.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -quiet [lindex [get_hw_devices] 0]
# set_property PORT.QPLL0RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL0RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 1 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.QPLL1RESET 0 [get_hw_sio_commons *];
# commit_hw_sio [list [get_hw_sio_commons {*}] ]
# set_property PORT.CPLLRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.CPLLRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTRXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 1 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# set_property PORT.GTTXRESET 0 [get_hw_sio_gts *];
# commit_hw_sio [list [get_hw_sio_gts {*}] ]
# refresh_hw_sio [get_hw_sio_gts *]
# refresh_hw_sio [get_hw_sio_commons *]
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 949.508 ; gain = 0.016
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 18:02:26 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-02-26 18:02:26

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_ibert_bank_all_status.tcl}
# open_hw
# catch {disconnect_hw_server localhost:3121}
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xczu28dr (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
# set xil_newLinks [list]
# set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 4} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 5} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 6} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 7} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 8} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 9} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 10} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 11} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 12} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 13} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 14} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLink [create_hw_sio_link -description {Link 15} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX] 0] ]
# lappend xil_newLinks $xil_newLink
# set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
# unset xil_newLinks
# set_property TX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property RX_PATTERN {PRBS 31-bit} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXDIFFSWING {878 mV (11010)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXPRE {0.22 dB (00001)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property TXPOST {0.22 dB (00001)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.TX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.RX_RESET_DATAPATH 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX}] ]
# refresh_hw_sio [list [get_hw_sio_links {localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX->localhost:3121/xilinx_tcf/Xilinx/*/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX}] ]
# puts "Waiting 120 seconds for test to run."
Waiting 120 seconds for test to run.
# after [expr 120 * 1000]
# set offset 0
# set initial_links 0
# for {set i $offset} {$i <= 15} {incr i} {
#   set j [expr {$i - $offset + $initial_links}]
#   set display_name [get_property {DISPLAY_NAME} [lindex [get_hw_sio_gts] $i]]
#   set quad_name [lindex [split [get_property {NAME} [lindex [get_hw_sio_gts] $i]] /] 6]
#   set qpll0 [expr [expr $i / 4] * 6]
#   #set qpll1 [expr [expr [expr $i / 4] * 6] + 1]
#   #set cpll0 [expr $qpll0 + 2 + [expr $i%4]]
#   puts "$quad_name:$display_name: DESCRIPTION=[get_property {DESCRIPTION} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: STATUS=[get_property {STATUS} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: QPLL0_STATUS=[get_property {QPLL0_STATUS} [lindex [get_hw_sio_plls] $qpll0]]"
#   #puts "$quad_name:$display_name: QPLL1_STATUS=[get_property {QPLL1_STATUS} [lindex [get_hw_sio_plls] $qpll1]]"
#   #puts "$quad_name:$display_name: CPLL_STATUS=[get_property {PLL_STATUS} [lindex [get_hw_sio_plls] $cpll0]]"
#   puts "$quad_name:$display_name: LINE_RATE=[get_property {LINE_RATE} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOGIC.ERRBIT_COUNT=[get_property {LOGIC.ERRBIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_RECEIVED_BIT_COUNT=[get_property {RX_RECEIVED_BIT_COUNT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: TX_PATTERN=[get_property {TX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_PATTERN=[get_property {RX_PATTERN} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: LOOPBACK=[get_property {LOOPBACK} [lindex [get_hw_sio_links] $j]]"
#   # Debug lines to insure the correct alignment of the get_hw_sio_gts, get_hw_sio_links, and get_hw_sio_plls numbering
#   puts "$quad_name:$display_name: TX_ENDPOINT=[get_property {TX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: RX_ENDPOINT=[get_property {RX_ENDPOINT} [lindex [get_hw_sio_links] $j]]"
#   puts "$quad_name:$display_name: NAME=[get_property {NAME} [lindex [get_hw_sio_gts] $i]]"
#   puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll0]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $qpll1]"
#   #puts "$quad_name:$display_name: get_hw_sio_plls=[lindex [get_hw_sio_plls] $cpll0]"
# }
Quad_128:MGT_X0Y4: DESCRIPTION=Link 0
Quad_128:MGT_X0Y4: STATUS=10.313 Gbps
Quad_128:MGT_X0Y4: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y4: LINE_RATE=10.313
Quad_128:MGT_X0Y4: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y4: RX_RECEIVED_BIT_COUNT=489676240
Quad_128:MGT_X0Y4: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y4: LOOPBACK=None
Quad_128:MGT_X0Y4: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX
Quad_128:MGT_X0Y4: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX
Quad_128:MGT_X0Y4: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y4
Quad_128:MGT_X0Y4: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y5: DESCRIPTION=Link 1
Quad_128:MGT_X0Y5: STATUS=10.313 Gbps
Quad_128:MGT_X0Y5: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y5: LINE_RATE=10.313
Quad_128:MGT_X0Y5: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y5: RX_RECEIVED_BIT_COUNT=893947680
Quad_128:MGT_X0Y5: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y5: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y5: LOOPBACK=None
Quad_128:MGT_X0Y5: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX
Quad_128:MGT_X0Y5: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX
Quad_128:MGT_X0Y5: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y5
Quad_128:MGT_X0Y5: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y6: DESCRIPTION=Link 2
Quad_128:MGT_X0Y6: STATUS=10.315 Gbps
Quad_128:MGT_X0Y6: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y6: LINE_RATE=10.315
Quad_128:MGT_X0Y6: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y6: RX_RECEIVED_BIT_COUNT=1223087120
Quad_128:MGT_X0Y6: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y6: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y6: LOOPBACK=None
Quad_128:MGT_X0Y6: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX
Quad_128:MGT_X0Y6: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX
Quad_128:MGT_X0Y6: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y6
Quad_128:MGT_X0Y6: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_128:MGT_X0Y7: DESCRIPTION=Link 3
Quad_128:MGT_X0Y7: STATUS=10.317 Gbps
Quad_128:MGT_X0Y7: QPLL0_STATUS=LOCKED
Quad_128:MGT_X0Y7: LINE_RATE=10.317
Quad_128:MGT_X0Y7: LOGIC.ERRBIT_COUNT=000000000000
Quad_128:MGT_X0Y7: RX_RECEIVED_BIT_COUNT=1604788400
Quad_128:MGT_X0Y7: TX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: RX_PATTERN=PRBS 31-bit
Quad_128:MGT_X0Y7: LOOPBACK=None
Quad_128:MGT_X0Y7: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX
Quad_128:MGT_X0Y7: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX
Quad_128:MGT_X0Y7: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/MGT_X0Y7
Quad_128:MGT_X0Y7: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_128/COMMON_X0Y1/QPLL0
Quad_129:MGT_X0Y8: DESCRIPTION=Link 4
Quad_129:MGT_X0Y8: STATUS=10.312 Gbps
Quad_129:MGT_X0Y8: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y8: LINE_RATE=10.312
Quad_129:MGT_X0Y8: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y8: RX_RECEIVED_BIT_COUNT=1927382960
Quad_129:MGT_X0Y8: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y8: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y8: LOOPBACK=None
Quad_129:MGT_X0Y8: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/TX
Quad_129:MGT_X0Y8: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8/RX
Quad_129:MGT_X0Y8: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y8
Quad_129:MGT_X0Y8: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y9: DESCRIPTION=Link 5
Quad_129:MGT_X0Y9: STATUS=10.312 Gbps
Quad_129:MGT_X0Y9: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y9: LINE_RATE=10.312
Quad_129:MGT_X0Y9: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y9: RX_RECEIVED_BIT_COUNT=2262200400
Quad_129:MGT_X0Y9: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y9: LOOPBACK=None
Quad_129:MGT_X0Y9: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/TX
Quad_129:MGT_X0Y9: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9/RX
Quad_129:MGT_X0Y9: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y9
Quad_129:MGT_X0Y9: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y10: DESCRIPTION=Link 6
Quad_129:MGT_X0Y10: STATUS=10.308 Gbps
Quad_129:MGT_X0Y10: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y10: LINE_RATE=10.308
Quad_129:MGT_X0Y10: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y10: RX_RECEIVED_BIT_COUNT=2607108000
Quad_129:MGT_X0Y10: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y10: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y10: LOOPBACK=None
Quad_129:MGT_X0Y10: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/TX
Quad_129:MGT_X0Y10: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10/RX
Quad_129:MGT_X0Y10: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y10
Quad_129:MGT_X0Y10: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_129:MGT_X0Y11: DESCRIPTION=Link 7
Quad_129:MGT_X0Y11: STATUS=10.312 Gbps
Quad_129:MGT_X0Y11: QPLL0_STATUS=LOCKED
Quad_129:MGT_X0Y11: LINE_RATE=10.312
Quad_129:MGT_X0Y11: LOGIC.ERRBIT_COUNT=000000000000
Quad_129:MGT_X0Y11: RX_RECEIVED_BIT_COUNT=2981380240
Quad_129:MGT_X0Y11: TX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: RX_PATTERN=PRBS 31-bit
Quad_129:MGT_X0Y11: LOOPBACK=None
Quad_129:MGT_X0Y11: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/TX
Quad_129:MGT_X0Y11: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11/RX
Quad_129:MGT_X0Y11: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/MGT_X0Y11
Quad_129:MGT_X0Y11: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_129/COMMON_X0Y2/QPLL0
Quad_130:MGT_X0Y12: DESCRIPTION=Link 8
Quad_130:MGT_X0Y12: STATUS=10.312 Gbps
Quad_130:MGT_X0Y12: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y12: LINE_RATE=10.312
Quad_130:MGT_X0Y12: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y12: RX_RECEIVED_BIT_COUNT=3364911280
Quad_130:MGT_X0Y12: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y12: LOOPBACK=None
Quad_130:MGT_X0Y12: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/TX
Quad_130:MGT_X0Y12: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12/RX
Quad_130:MGT_X0Y12: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y12
Quad_130:MGT_X0Y12: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y13: DESCRIPTION=Link 9
Quad_130:MGT_X0Y13: STATUS=10.323 Gbps
Quad_130:MGT_X0Y13: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y13: LINE_RATE=10.323
Quad_130:MGT_X0Y13: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y13: RX_RECEIVED_BIT_COUNT=3799617680
Quad_130:MGT_X0Y13: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y13: LOOPBACK=None
Quad_130:MGT_X0Y13: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/TX
Quad_130:MGT_X0Y13: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13/RX
Quad_130:MGT_X0Y13: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y13
Quad_130:MGT_X0Y13: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y14: DESCRIPTION=Link 10
Quad_130:MGT_X0Y14: STATUS=10.312 Gbps
Quad_130:MGT_X0Y14: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y14: LINE_RATE=10.312
Quad_130:MGT_X0Y14: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y14: RX_RECEIVED_BIT_COUNT=4184990320
Quad_130:MGT_X0Y14: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y14: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y14: LOOPBACK=None
Quad_130:MGT_X0Y14: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/TX
Quad_130:MGT_X0Y14: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14/RX
Quad_130:MGT_X0Y14: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y14
Quad_130:MGT_X0Y14: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_130:MGT_X0Y15: DESCRIPTION=Link 11
Quad_130:MGT_X0Y15: STATUS=10.316 Gbps
Quad_130:MGT_X0Y15: QPLL0_STATUS=LOCKED
Quad_130:MGT_X0Y15: LINE_RATE=10.316
Quad_130:MGT_X0Y15: LOGIC.ERRBIT_COUNT=000000000000
Quad_130:MGT_X0Y15: RX_RECEIVED_BIT_COUNT=4520715040
Quad_130:MGT_X0Y15: TX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y15: RX_PATTERN=PRBS 31-bit
Quad_130:MGT_X0Y15: LOOPBACK=None
Quad_130:MGT_X0Y15: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/TX
Quad_130:MGT_X0Y15: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15/RX
Quad_130:MGT_X0Y15: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/MGT_X0Y15
Quad_130:MGT_X0Y15: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_130/COMMON_X0Y3/QPLL0
Quad_131:MGT_X0Y16: DESCRIPTION=Link 12
Quad_131:MGT_X0Y16: STATUS=10.313 Gbps
Quad_131:MGT_X0Y16: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y16: LINE_RATE=10.313
Quad_131:MGT_X0Y16: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y16: RX_RECEIVED_BIT_COUNT=4853180000
Quad_131:MGT_X0Y16: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y16: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y16: LOOPBACK=None
Quad_131:MGT_X0Y16: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/TX
Quad_131:MGT_X0Y16: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16/RX
Quad_131:MGT_X0Y16: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y16
Quad_131:MGT_X0Y16: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y17: DESCRIPTION=Link 13
Quad_131:MGT_X0Y17: STATUS=10.302 Gbps
Quad_131:MGT_X0Y17: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y17: LINE_RATE=10.302
Quad_131:MGT_X0Y17: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y17: RX_RECEIVED_BIT_COUNT=5182503600
Quad_131:MGT_X0Y17: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y17: LOOPBACK=None
Quad_131:MGT_X0Y17: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/TX
Quad_131:MGT_X0Y17: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17/RX
Quad_131:MGT_X0Y17: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y17
Quad_131:MGT_X0Y17: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y18: DESCRIPTION=Link 14
Quad_131:MGT_X0Y18: STATUS=10.312 Gbps
Quad_131:MGT_X0Y18: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y18: LINE_RATE=10.312
Quad_131:MGT_X0Y18: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y18: RX_RECEIVED_BIT_COUNT=5528612960
Quad_131:MGT_X0Y18: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y18: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y18: LOOPBACK=None
Quad_131:MGT_X0Y18: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/TX
Quad_131:MGT_X0Y18: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18/RX
Quad_131:MGT_X0Y18: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y18
Quad_131:MGT_X0Y18: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
Quad_131:MGT_X0Y19: DESCRIPTION=Link 15
Quad_131:MGT_X0Y19: STATUS=10.312 Gbps
Quad_131:MGT_X0Y19: QPLL0_STATUS=LOCKED
Quad_131:MGT_X0Y19: LINE_RATE=10.312
Quad_131:MGT_X0Y19: LOGIC.ERRBIT_COUNT=000000000000
Quad_131:MGT_X0Y19: RX_RECEIVED_BIT_COUNT=5952501040
Quad_131:MGT_X0Y19: TX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y19: RX_PATTERN=PRBS 31-bit
Quad_131:MGT_X0Y19: LOOPBACK=None
Quad_131:MGT_X0Y19: TX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/TX
Quad_131:MGT_X0Y19: RX_ENDPOINT=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19/RX
Quad_131:MGT_X0Y19: NAME=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/MGT_X0Y19
Quad_131:MGT_X0Y19: get_hw_sio_plls=localhost:3121/xilinx_tcf/Xilinx/1280976A040A/0_1_0_0/IBERT/Quad_131/COMMON_X0Y4/QPLL0
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976A040A
close_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 973.719 ; gain = 0.000
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 18:04:57 2018...
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 03 minutes, and 42 seconds. 0:03:42
