{"vcs1":{"timestamp_begin":1739351703.702465303, "rt":0.25, "ut":0.10, "st":0.12}}
{"vcselab":{"timestamp_begin":1739351704.030359114, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739351704.358587362, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739351703.429467144}
{"VCS_COMP_START_TIME": 1739351703.429467144}
{"VCS_COMP_END_TIME": 1739351704.573808968}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps testbench/mem_test.sv testbench/top.sv design/mem.sv -o simv"}
{"vcs1": {"peak_mem": 308120}}
{"vcselab": {"peak_mem": 174632}}
