{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 16:58:15 2015 " "Info: Processing started: Tue Dec 08 16:58:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0~portb_address_reg0 register dp3:DP3\|register:regA\|Output\[6\] 140.29 MHz 7.128 ns Internal " "Info: Clock \"clock\" has Internal fmax of 140.29 MHz between source memory \"ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"dp3:DP3\|register:regA\|Output\[6\]\" (period= 7.128 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.812 ns + Longest memory register " "Info: + Longest memory to register delay is 6.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y13; Fanout = 5; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ihd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/db/altsyncram_ihd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a4 2 MEM M4K_X17_Y13 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y13; Fanout = 4; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "db/altsyncram_ihd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/db/altsyncram_ihd1.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.178 ns) 4.419 ns dp3:DP3\|addSub:addSubtractor\|Add0~15 3 COMB LCCOMB_X15_Y13_N18 2 " "Info: 3: + IC(0.867 ns) + CELL(0.178 ns) = 4.419 ns; Loc. = LCCOMB_X15_Y13_N18; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a4 dp3:DP3|addSub:addSubtractor|Add0~15 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.495 ns) 5.452 ns dp3:DP3\|addSub:addSubtractor\|Add0~17 4 COMB LCCOMB_X16_Y13_N12 2 " "Info: 4: + IC(0.538 ns) + CELL(0.495 ns) = 5.452 ns; Loc. = LCCOMB_X16_Y13_N12; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { dp3:DP3|addSub:addSubtractor|Add0~15 dp3:DP3|addSub:addSubtractor|Add0~17 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.626 ns dp3:DP3\|addSub:addSubtractor\|Add0~19 5 COMB LCCOMB_X16_Y13_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 5.626 ns; Loc. = LCCOMB_X16_Y13_N14; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~19 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.084 ns dp3:DP3\|addSub:addSubtractor\|Add0~20 6 COMB LCCOMB_X16_Y13_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 6.084 ns; Loc. = LCCOMB_X16_Y13_N16; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { dp3:DP3|addSub:addSubtractor|Add0~19 dp3:DP3|addSub:addSubtractor|Add0~20 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.322 ns) 6.716 ns dp3:DP3\|outAsel\[6\]~11 7 COMB LCCOMB_X16_Y13_N28 2 " "Info: 7: + IC(0.310 ns) + CELL(0.322 ns) = 6.716 ns; Loc. = LCCOMB_X16_Y13_N28; Fanout = 2; COMB Node = 'dp3:DP3\|outAsel\[6\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { dp3:DP3|addSub:addSubtractor|Add0~20 dp3:DP3|outAsel[6]~11 } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.812 ns dp3:DP3\|register:regA\|Output\[6\] 8 REG LCFF_X16_Y13_N29 5 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.812 ns; Loc. = LCFF_X16_Y13_N29; Fanout = 5; REG Node = 'dp3:DP3\|register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dp3:DP3|outAsel[6]~11 dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.097 ns ( 74.82 % ) " "Info: Total cell delay = 5.097 ns ( 74.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.715 ns ( 25.18 % ) " "Info: Total interconnect delay = 1.715 ns ( 25.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.812 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a4 dp3:DP3|addSub:addSubtractor|Add0~15 dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~19 dp3:DP3|addSub:addSubtractor|Add0~20 dp3:DP3|outAsel[6]~11 dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.812 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a4 {} dp3:DP3|addSub:addSubtractor|Add0~15 {} dp3:DP3|addSub:addSubtractor|Add0~17 {} dp3:DP3|addSub:addSubtractor|Add0~19 {} dp3:DP3|addSub:addSubtractor|Add0~20 {} dp3:DP3|outAsel[6]~11 {} dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 0.867ns 0.538ns 0.000ns 0.000ns 0.310ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.174ns 0.458ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.120 ns - Smallest " "Info: - Smallest clock skew is -0.120 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns dp3:DP3\|register:regA\|Output\[6\] 3 REG LCFF_X16_Y13_N29 5 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X16_Y13_N29; Fanout = 5; REG Node = 'dp3:DP3\|register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.975 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.783 ns) 2.975 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y13 5 " "Info: 3: + IC(0.928 ns) + CELL(0.783 ns) = 2.975 ns; Loc. = M4K_X17_Y13; Fanout = 5; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ihd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/db/altsyncram_ihd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.81 % ) " "Info: Total cell delay = 1.809 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 39.19 % ) " "Info: Total interconnect delay = 1.166 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ihd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/db/altsyncram_ihd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.812 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a4 dp3:DP3|addSub:addSubtractor|Add0~15 dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~19 dp3:DP3|addSub:addSubtractor|Add0~20 dp3:DP3|outAsel[6]~11 dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.812 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a4 {} dp3:DP3|addSub:addSubtractor|Add0~15 {} dp3:DP3|addSub:addSubtractor|Add0~17 {} dp3:DP3|addSub:addSubtractor|Add0~19 {} dp3:DP3|addSub:addSubtractor|Add0~20 {} dp3:DP3|outAsel[6]~11 {} dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 0.867ns 0.538ns 0.000ns 0.000ns 0.310ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.174ns 0.458ns 0.322ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dp3:DP3\|register:regA\|Output\[6\] Sub clock 6.809 ns register " "Info: tsu for register \"dp3:DP3\|register:regA\|Output\[6\]\" (data pin = \"Sub\", clock pin = \"clock\") is 6.809 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.702 ns + Longest pin register " "Info: + Longest pin to register delay is 9.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns Sub 1 PIN PIN_T11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T11; Fanout = 11; PIN Node = 'Sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.869 ns) + CELL(0.521 ns) 7.233 ns dp3:DP3\|addSub:addSubtractor\|Add0~1 2 COMB LCCOMB_X16_Y13_N0 2 " "Info: 2: + IC(5.869 ns) + CELL(0.521 ns) = 7.233 ns; Loc. = LCCOMB_X16_Y13_N0; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { Sub dp3:DP3|addSub:addSubtractor|Add0~1 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.495 ns) 8.022 ns dp3:DP3\|addSub:addSubtractor\|Add0~5 3 COMB LCCOMB_X16_Y13_N4 2 " "Info: 3: + IC(0.294 ns) + CELL(0.495 ns) = 8.022 ns; Loc. = LCCOMB_X16_Y13_N4; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { dp3:DP3|addSub:addSubtractor|Add0~1 dp3:DP3|addSub:addSubtractor|Add0~5 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.102 ns dp3:DP3\|addSub:addSubtractor\|Add0~8 4 COMB LCCOMB_X16_Y13_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.102 ns; Loc. = LCCOMB_X16_Y13_N6; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dp3:DP3|addSub:addSubtractor|Add0~5 dp3:DP3|addSub:addSubtractor|Add0~8 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.182 ns dp3:DP3\|addSub:addSubtractor\|Add0~11 5 COMB LCCOMB_X16_Y13_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.182 ns; Loc. = LCCOMB_X16_Y13_N8; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dp3:DP3|addSub:addSubtractor|Add0~8 dp3:DP3|addSub:addSubtractor|Add0~11 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.262 ns dp3:DP3\|addSub:addSubtractor\|Add0~14 6 COMB LCCOMB_X16_Y13_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.262 ns; Loc. = LCCOMB_X16_Y13_N10; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dp3:DP3|addSub:addSubtractor|Add0~11 dp3:DP3|addSub:addSubtractor|Add0~14 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.342 ns dp3:DP3\|addSub:addSubtractor\|Add0~17 7 COMB LCCOMB_X16_Y13_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.342 ns; Loc. = LCCOMB_X16_Y13_N12; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dp3:DP3|addSub:addSubtractor|Add0~14 dp3:DP3|addSub:addSubtractor|Add0~17 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.516 ns dp3:DP3\|addSub:addSubtractor\|Add0~19 8 COMB LCCOMB_X16_Y13_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 8.516 ns; Loc. = LCCOMB_X16_Y13_N14; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~19 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.974 ns dp3:DP3\|addSub:addSubtractor\|Add0~20 9 COMB LCCOMB_X16_Y13_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 8.974 ns; Loc. = LCCOMB_X16_Y13_N16; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { dp3:DP3|addSub:addSubtractor|Add0~19 dp3:DP3|addSub:addSubtractor|Add0~20 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.322 ns) 9.606 ns dp3:DP3\|outAsel\[6\]~11 10 COMB LCCOMB_X16_Y13_N28 2 " "Info: 10: + IC(0.310 ns) + CELL(0.322 ns) = 9.606 ns; Loc. = LCCOMB_X16_Y13_N28; Fanout = 2; COMB Node = 'dp3:DP3\|outAsel\[6\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { dp3:DP3|addSub:addSubtractor|Add0~20 dp3:DP3|outAsel[6]~11 } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.702 ns dp3:DP3\|register:regA\|Output\[6\] 11 REG LCFF_X16_Y13_N29 5 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 9.702 ns; Loc. = LCFF_X16_Y13_N29; Fanout = 5; REG Node = 'dp3:DP3\|register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dp3:DP3|outAsel[6]~11 dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.229 ns ( 33.28 % ) " "Info: Total cell delay = 3.229 ns ( 33.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.473 ns ( 66.72 % ) " "Info: Total interconnect delay = 6.473 ns ( 66.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.702 ns" { Sub dp3:DP3|addSub:addSubtractor|Add0~1 dp3:DP3|addSub:addSubtractor|Add0~5 dp3:DP3|addSub:addSubtractor|Add0~8 dp3:DP3|addSub:addSubtractor|Add0~11 dp3:DP3|addSub:addSubtractor|Add0~14 dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~19 dp3:DP3|addSub:addSubtractor|Add0~20 dp3:DP3|outAsel[6]~11 dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.702 ns" { Sub {} Sub~combout {} dp3:DP3|addSub:addSubtractor|Add0~1 {} dp3:DP3|addSub:addSubtractor|Add0~5 {} dp3:DP3|addSub:addSubtractor|Add0~8 {} dp3:DP3|addSub:addSubtractor|Add0~11 {} dp3:DP3|addSub:addSubtractor|Add0~14 {} dp3:DP3|addSub:addSubtractor|Add0~17 {} dp3:DP3|addSub:addSubtractor|Add0~19 {} dp3:DP3|addSub:addSubtractor|Add0~20 {} dp3:DP3|outAsel[6]~11 {} dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 5.869ns 0.294ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.310ns 0.000ns } { 0.000ns 0.843ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns dp3:DP3\|register:regA\|Output\[6\] 3 REG LCFF_X16_Y13_N29 5 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X16_Y13_N29; Fanout = 5; REG Node = 'dp3:DP3\|register:regA\|Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.702 ns" { Sub dp3:DP3|addSub:addSubtractor|Add0~1 dp3:DP3|addSub:addSubtractor|Add0~5 dp3:DP3|addSub:addSubtractor|Add0~8 dp3:DP3|addSub:addSubtractor|Add0~11 dp3:DP3|addSub:addSubtractor|Add0~14 dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~19 dp3:DP3|addSub:addSubtractor|Add0~20 dp3:DP3|outAsel[6]~11 dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.702 ns" { Sub {} Sub~combout {} dp3:DP3|addSub:addSubtractor|Add0~1 {} dp3:DP3|addSub:addSubtractor|Add0~5 {} dp3:DP3|addSub:addSubtractor|Add0~8 {} dp3:DP3|addSub:addSubtractor|Add0~11 {} dp3:DP3|addSub:addSubtractor|Add0~14 {} dp3:DP3|addSub:addSubtractor|Add0~17 {} dp3:DP3|addSub:addSubtractor|Add0~19 {} dp3:DP3|addSub:addSubtractor|Add0~20 {} dp3:DP3|outAsel[6]~11 {} dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 5.869ns 0.294ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.310ns 0.000ns } { 0.000ns 0.843ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ProdSub\[4\] ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0~portb_address_reg0 15.629 ns memory " "Info: tco from clock \"clock\" to destination pin \"ProdSub\[4\]\" through memory \"ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0~portb_address_reg0\" is 15.629 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.975 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.783 ns) 2.975 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y13 5 " "Info: 3: + IC(0.928 ns) + CELL(0.783 ns) = 2.975 ns; Loc. = M4K_X17_Y13; Fanout = 5; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ihd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/db/altsyncram_ihd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.81 % ) " "Info: Total cell delay = 1.809 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 39.19 % ) " "Info: Total interconnect delay = 1.166 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ihd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/db/altsyncram_ihd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.420 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y13; Fanout = 5; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ihd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/db/altsyncram_ihd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0 2 MEM M4K_X17_Y13 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y13; Fanout = 4; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ihd1:auto_generated\|ram_block1a0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_ihd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/db/altsyncram_ihd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.178 ns) 4.045 ns dp3:DP3\|addSub:addSubtractor\|Add0~1 3 COMB LCCOMB_X16_Y13_N0 2 " "Info: 3: + IC(0.493 ns) + CELL(0.178 ns) = 4.045 ns; Loc. = LCCOMB_X16_Y13_N0; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0 dp3:DP3|addSub:addSubtractor|Add0~1 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.495 ns) 4.834 ns dp3:DP3\|addSub:addSubtractor\|Add0~5 4 COMB LCCOMB_X16_Y13_N4 2 " "Info: 4: + IC(0.294 ns) + CELL(0.495 ns) = 4.834 ns; Loc. = LCCOMB_X16_Y13_N4; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { dp3:DP3|addSub:addSubtractor|Add0~1 dp3:DP3|addSub:addSubtractor|Add0~5 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.914 ns dp3:DP3\|addSub:addSubtractor\|Add0~8 5 COMB LCCOMB_X16_Y13_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 4.914 ns; Loc. = LCCOMB_X16_Y13_N6; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dp3:DP3|addSub:addSubtractor|Add0~5 dp3:DP3|addSub:addSubtractor|Add0~8 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.994 ns dp3:DP3\|addSub:addSubtractor\|Add0~11 6 COMB LCCOMB_X16_Y13_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 4.994 ns; Loc. = LCCOMB_X16_Y13_N8; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dp3:DP3|addSub:addSubtractor|Add0~8 dp3:DP3|addSub:addSubtractor|Add0~11 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.074 ns dp3:DP3\|addSub:addSubtractor\|Add0~14 7 COMB LCCOMB_X16_Y13_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.074 ns; Loc. = LCCOMB_X16_Y13_N10; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dp3:DP3|addSub:addSubtractor|Add0~11 dp3:DP3|addSub:addSubtractor|Add0~14 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.532 ns dp3:DP3\|addSub:addSubtractor\|Add0~16 8 COMB LCCOMB_X16_Y13_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 5.532 ns; Loc. = LCCOMB_X16_Y13_N12; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { dp3:DP3|addSub:addSubtractor|Add0~14 dp3:DP3|addSub:addSubtractor|Add0~16 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.048 ns) + CELL(2.840 ns) 12.420 ns ProdSub\[4\] 9 PIN PIN_N22 0 " "Info: 9: + IC(4.048 ns) + CELL(2.840 ns) = 12.420 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'ProdSub\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { dp3:DP3|addSub:addSubtractor|Add0~16 ProdSub[4] } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.585 ns ( 61.07 % ) " "Info: Total cell delay = 7.585 ns ( 61.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.835 ns ( 38.93 % ) " "Info: Total interconnect delay = 4.835 ns ( 38.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.420 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0 dp3:DP3|addSub:addSubtractor|Add0~1 dp3:DP3|addSub:addSubtractor|Add0~5 dp3:DP3|addSub:addSubtractor|Add0~8 dp3:DP3|addSub:addSubtractor|Add0~11 dp3:DP3|addSub:addSubtractor|Add0~14 dp3:DP3|addSub:addSubtractor|Add0~16 ProdSub[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.420 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0 {} dp3:DP3|addSub:addSubtractor|Add0~1 {} dp3:DP3|addSub:addSubtractor|Add0~5 {} dp3:DP3|addSub:addSubtractor|Add0~8 {} dp3:DP3|addSub:addSubtractor|Add0~11 {} dp3:DP3|addSub:addSubtractor|Add0~14 {} dp3:DP3|addSub:addSubtractor|Add0~16 {} ProdSub[4] {} } { 0.000ns 0.000ns 0.493ns 0.294ns 0.000ns 0.000ns 0.000ns 0.000ns 4.048ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.420 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0 dp3:DP3|addSub:addSubtractor|Add0~1 dp3:DP3|addSub:addSubtractor|Add0~5 dp3:DP3|addSub:addSubtractor|Add0~8 dp3:DP3|addSub:addSubtractor|Add0~11 dp3:DP3|addSub:addSubtractor|Add0~14 dp3:DP3|addSub:addSubtractor|Add0~16 ProdSub[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.420 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0 {} dp3:DP3|addSub:addSubtractor|Add0~1 {} dp3:DP3|addSub:addSubtractor|Add0~5 {} dp3:DP3|addSub:addSubtractor|Add0~8 {} dp3:DP3|addSub:addSubtractor|Add0~11 {} dp3:DP3|addSub:addSubtractor|Add0~14 {} dp3:DP3|addSub:addSubtractor|Add0~16 {} ProdSub[4] {} } { 0.000ns 0.000ns 0.493ns 0.294ns 0.000ns 0.000ns 0.000ns 0.000ns 4.048ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Sub ProdSub\[4\] 15.608 ns Longest " "Info: Longest tpd from source pin \"Sub\" to destination pin \"ProdSub\[4\]\" is 15.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns Sub 1 PIN PIN_T11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T11; Fanout = 11; PIN Node = 'Sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.869 ns) + CELL(0.521 ns) 7.233 ns dp3:DP3\|addSub:addSubtractor\|Add0~1 2 COMB LCCOMB_X16_Y13_N0 2 " "Info: 2: + IC(5.869 ns) + CELL(0.521 ns) = 7.233 ns; Loc. = LCCOMB_X16_Y13_N0; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.390 ns" { Sub dp3:DP3|addSub:addSubtractor|Add0~1 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.495 ns) 8.022 ns dp3:DP3\|addSub:addSubtractor\|Add0~5 3 COMB LCCOMB_X16_Y13_N4 2 " "Info: 3: + IC(0.294 ns) + CELL(0.495 ns) = 8.022 ns; Loc. = LCCOMB_X16_Y13_N4; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { dp3:DP3|addSub:addSubtractor|Add0~1 dp3:DP3|addSub:addSubtractor|Add0~5 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.102 ns dp3:DP3\|addSub:addSubtractor\|Add0~8 4 COMB LCCOMB_X16_Y13_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.102 ns; Loc. = LCCOMB_X16_Y13_N6; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dp3:DP3|addSub:addSubtractor|Add0~5 dp3:DP3|addSub:addSubtractor|Add0~8 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.182 ns dp3:DP3\|addSub:addSubtractor\|Add0~11 5 COMB LCCOMB_X16_Y13_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.182 ns; Loc. = LCCOMB_X16_Y13_N8; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dp3:DP3|addSub:addSubtractor|Add0~8 dp3:DP3|addSub:addSubtractor|Add0~11 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.262 ns dp3:DP3\|addSub:addSubtractor\|Add0~14 6 COMB LCCOMB_X16_Y13_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.262 ns; Loc. = LCCOMB_X16_Y13_N10; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { dp3:DP3|addSub:addSubtractor|Add0~11 dp3:DP3|addSub:addSubtractor|Add0~14 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.720 ns dp3:DP3\|addSub:addSubtractor\|Add0~16 7 COMB LCCOMB_X16_Y13_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 8.720 ns; Loc. = LCCOMB_X16_Y13_N12; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { dp3:DP3|addSub:addSubtractor|Add0~14 dp3:DP3|addSub:addSubtractor|Add0~16 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.048 ns) + CELL(2.840 ns) 15.608 ns ProdSub\[4\] 8 PIN PIN_N22 0 " "Info: 8: + IC(4.048 ns) + CELL(2.840 ns) = 15.608 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'ProdSub\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { dp3:DP3|addSub:addSubtractor|Add0~16 ProdSub[4] } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.397 ns ( 34.58 % ) " "Info: Total cell delay = 5.397 ns ( 34.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.211 ns ( 65.42 % ) " "Info: Total interconnect delay = 10.211 ns ( 65.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.608 ns" { Sub dp3:DP3|addSub:addSubtractor|Add0~1 dp3:DP3|addSub:addSubtractor|Add0~5 dp3:DP3|addSub:addSubtractor|Add0~8 dp3:DP3|addSub:addSubtractor|Add0~11 dp3:DP3|addSub:addSubtractor|Add0~14 dp3:DP3|addSub:addSubtractor|Add0~16 ProdSub[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.608 ns" { Sub {} Sub~combout {} dp3:DP3|addSub:addSubtractor|Add0~1 {} dp3:DP3|addSub:addSubtractor|Add0~5 {} dp3:DP3|addSub:addSubtractor|Add0~8 {} dp3:DP3|addSub:addSubtractor|Add0~11 {} dp3:DP3|addSub:addSubtractor|Add0~14 {} dp3:DP3|addSub:addSubtractor|Add0~16 {} ProdSub[4] {} } { 0.000ns 0.000ns 5.869ns 0.294ns 0.000ns 0.000ns 0.000ns 0.000ns 4.048ns } { 0.000ns 0.843ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dp1:DP1\|register:PC\|Output\[1\] JMPmux clock -3.290 ns register " "Info: th for register \"dp1:DP1\|register:PC\|Output\[1\]\" (data pin = \"JMPmux\", clock pin = \"clock\") is -3.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.844 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns dp1:DP1\|register:PC\|Output\[1\] 3 REG LCFF_X1_Y19_N13 7 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N13; Fanout = 7; REG Node = 'dp1:DP1\|register:PC\|Output\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clock~clkctrl dp1:DP1|register:PC|Output[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clock clock~clkctrl dp1:DP1|register:PC|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clock {} clock~combout {} clock~clkctrl {} dp1:DP1|register:PC|Output[1] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.420 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns JMPmux 1 PIN PIN_C2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_C2; Fanout = 5; PIN Node = 'JMPmux'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { JMPmux } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.262 ns) + CELL(0.178 ns) 6.324 ns dp1:DP1\|outJMP\[1\]~1 2 COMB LCCOMB_X1_Y19_N12 2 " "Info: 2: + IC(5.262 ns) + CELL(0.178 ns) = 6.324 ns; Loc. = LCCOMB_X1_Y19_N12; Fanout = 2; COMB Node = 'dp1:DP1\|outJMP\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { JMPmux dp1:DP1|outJMP[1]~1 } "NODE_NAME" } } { "dp1.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/dp1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.420 ns dp1:DP1\|register:PC\|Output\[1\] 3 REG LCFF_X1_Y19_N13 7 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.420 ns; Loc. = LCFF_X1_Y19_N13; Fanout = 7; REG Node = 'dp1:DP1\|register:PC\|Output\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dp1:DP1|outJMP[1]~1 dp1:DP1|register:PC|Output[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Processor_Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.158 ns ( 18.04 % ) " "Info: Total cell delay = 1.158 ns ( 18.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.262 ns ( 81.96 % ) " "Info: Total interconnect delay = 5.262 ns ( 81.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { JMPmux dp1:DP1|outJMP[1]~1 dp1:DP1|register:PC|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.420 ns" { JMPmux {} JMPmux~combout {} dp1:DP1|outJMP[1]~1 {} dp1:DP1|register:PC|Output[1] {} } { 0.000ns 0.000ns 5.262ns 0.000ns } { 0.000ns 0.884ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clock clock~clkctrl dp1:DP1|register:PC|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clock {} clock~combout {} clock~clkctrl {} dp1:DP1|register:PC|Output[1] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { JMPmux dp1:DP1|outJMP[1]~1 dp1:DP1|register:PC|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.420 ns" { JMPmux {} JMPmux~combout {} dp1:DP1|outJMP[1]~1 {} dp1:DP1|register:PC|Output[1] {} } { 0.000ns 0.000ns 5.262ns 0.000ns } { 0.000ns 0.884ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 16:58:16 2015 " "Info: Processing ended: Tue Dec 08 16:58:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
