#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 11 15:19:34 2022
# Process ID: 23668
# Current directory: G:/GitHub/d0011e_lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24648 G:\GitHub\d0011e_lab2\lab2.xpr
# Log file: G:/GitHub/d0011e_lab2/vivado.log
# Journal file: G:/GitHub/d0011e_lab2\vivado.jou
# Running On: BruhMaskin, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 34273 MB
#-----------------------------------------------------------
start_gui
open_project G:/GitHub/d0011e_lab2/lab2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'G:/GitHub/d0011e_lab2/lab2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1413.914 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/danie/Desktop/bcdcheck3.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/danie/Desktop/bcdcheck3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDcheck3'
ERROR: [VRFC 10-3518] mismatch on label ; expected 'bcdcheck3' [C:/Users/danie/Desktop/bcdcheck3.vhd:12]
ERROR: [VRFC 10-3782] unit 'bcdcheck3' ignored due to previous errors [C:/Users/danie/Desktop/bcdcheck3.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/danie/Desktop/bcdcheck3.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd
add_files -norecurse G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd
export_ip_user_files -of_objects  [get_files G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd] -no_script -reset -force -quiet
remove_files  G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
ERROR: [XSIM 43-4316] Can not find file: C:/Users/danie/Desktop/bcdcheck3.vhd
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top BCDcheck3 [current_fileset]
export_ip_user_files -of_objects  [get_files C:/Users/danie/Desktop/bcdcheck3.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/danie/Desktop/bcdcheck3.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDcheck3'
ERROR: [VRFC 10-3214] character '9' is not in element type 'std_logic' [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd:22]
ERROR: [VRFC 10-3782] unit 'beteende' ignored due to previous errors [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDcheck3'
ERROR: [VRFC 10-3214] character '9' is not in element type 'std_logic' [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd:22]
ERROR: [VRFC 10-3782] unit 'beteende' ignored due to previous errors [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDcheck3'
ERROR: [VRFC 10-3214] character '9' is not in element type 'std_logic' [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd:22]
ERROR: [VRFC 10-3782] unit 'beteende' ignored due to previous errors [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDcheck3'
ERROR: [VRFC 10-3214] character 'A' is not in element type 'std_logic' [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd:22]
ERROR: [VRFC 10-3782] unit 'beteende' ignored due to previous errors [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDcheck3'
ERROR: [VRFC 10-3214] character '9' is not in element type 'std_logic' [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd:22]
ERROR: [VRFC 10-3782] unit 'beteende' ignored due to previous errors [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDcheck3'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDcheck4'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'lo3' ; use 'buffer' or 'inout' [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd:22]
ERROR: [VRFC 10-724] found '0' definitions of operator ">", cannot determine exact overloaded matching definition for ">" [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd:22]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd:22]
ERROR: [VRFC 10-3782] unit 'beteende' ignored due to previous errors [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDcheck3'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDcheck4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'part2a' remains a black box since it has no binding entity [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 1 failed
Time: 80 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 2 failed
Time: 120 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 3 failed
Time: 160 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 4 failed
Time: 200 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 5 failed
Time: 240 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 6 failed
Time: 280 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 7 failed
Time: 320 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 8 failed
Time: 360 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 9 failed
Time: 400 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 10 failed
Time: 440 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 11 failed
Time: 480 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 12 failed
Time: 520 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 13 failed
Time: 560 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 14 failed
Time: 600 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 15 failed
Time: 640 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1413.914 ; gain = 0.000
add_bp {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} 192
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'part2a' remains a black box since it has no binding entity [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 1 failed
Time: 80 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 2 failed
Time: 120 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 3 failed
Time: 160 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 4 failed
Time: 200 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 5 failed
Time: 240 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 6 failed
Time: 280 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 7 failed
Time: 320 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 8 failed
Time: 360 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 9 failed
Time: 400 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 10 failed
Time: 440 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 11 failed
Time: 480 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 12 failed
Time: 520 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 13 failed
Time: 560 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 14 failed
Time: 600 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 15 failed
Time: 640 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 192
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1413.914 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDcheck4'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'part2a' remains a black box since it has no binding entity [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 1 failed
Time: 80 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 2 failed
Time: 120 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 3 failed
Time: 160 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 4 failed
Time: 200 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 5 failed
Time: 240 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 6 failed
Time: 280 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 7 failed
Time: 320 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 8 failed
Time: 360 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 9 failed
Time: 400 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 10 failed
Time: 440 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 11 failed
Time: 480 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 12 failed
Time: 520 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 13 failed
Time: 560 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 14 failed
Time: 600 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 15 failed
Time: 640 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 192
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1413.914 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse G:/GitHub/d0011e_lab2/ci_scripts/part2a.vhd
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'part2a' remains a black box since it has no binding entity [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 1 failed
Time: 80 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 2 failed
Time: 120 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 3 failed
Time: 160 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 4 failed
Time: 200 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 5 failed
Time: 240 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 6 failed
Time: 280 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 7 failed
Time: 320 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 8 failed
Time: 360 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 9 failed
Time: 400 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 10 failed
Time: 440 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 11 failed
Time: 480 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 12 failed
Time: 520 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 13 failed
Time: 560 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 14 failed
Time: 600 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 15 failed
Time: 640 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 192
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1413.914 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'part2a' remains a black box since it has no binding entity [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 1 failed
Time: 80 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 2 failed
Time: 120 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 3 failed
Time: 160 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 4 failed
Time: 200 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 5 failed
Time: 240 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 6 failed
Time: 280 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 7 failed
Time: 320 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 8 failed
Time: 360 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 9 failed
Time: 400 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 10 failed
Time: 440 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 11 failed
Time: 480 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 12 failed
Time: 520 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 13 failed
Time: 560 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 14 failed
Time: 600 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 15 failed
Time: 640 ns  Iteration: 0  Process: /test_bench/line__52  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 192
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1413.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse G:/GitHub/d0011e_lab2/ci_scripts/part2a.vhd
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: BCDcheck3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1961.664 ; gain = 348.898
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'BCDcheck3' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2044.590 ; gain = 431.824
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property top part2a [current_fileset]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: part2a
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2048.293 ; gain = 3.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'part2a' [G:/GitHub/d0011e_lab2/ci_scripts/part2a.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'part2a' (1#1) [G:/GitHub/d0011e_lab2/ci_scripts/part2a.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2048.293 ; gain = 3.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2054.086 ; gain = 9.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2054.086 ; gain = 9.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2054.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2176.961 ; gain = 132.371
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2176.961 ; gain = 132.371
write_schematic -format pdf -orientation portrait G:/GitHub/d0011e_lab2/part2a.pdf
G:/GitHub/d0011e_lab2/part2a.pdf
launch_runs synth_1 -jobs 6
[Mon Apr 11 16:49:36 2022] Launched synth_1...
Run output will be captured here: G:/GitHub/d0011e_lab2/lab2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.422 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2546.137 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_schematic -format pdf -orientation portrait G:/GitHub/d0011e_lab2/part2aSynthesized.pdf
G:/GitHub/d0011e_lab2/part2aSynthesized.pdf
write_schematic -format pdf -orientation portrait G:/GitHub/d0011e_lab2/synthesized.pdf
G:/GitHub/d0011e_lab2/synthesized.pdf
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part2a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part2a'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 192
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2609.273 ; gain = 20.582
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse G:/GitHub/d0011e_lab2/ci_scripts/part3a.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse G:/GitHub/d0011e_lab2/ci_scripts/part3b.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part3a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PLDcell'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part3b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part3b'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 192
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 1 failed
Time: 80 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 2 failed
Time: 120 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 3 failed
Time: 160 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 4 failed
Time: 200 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 5 failed
Time: 240 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 6 failed
Time: 280 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 7 failed
Time: 320 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 8 failed
Time: 360 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 9 failed
Time: 400 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 10 failed
Time: 440 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 11 failed
Time: 480 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 12 failed
Time: 520 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Stopped at time : 560 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 192
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2609.840 ; gain = 0.000
remove_bps -file {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} -line 192
add_bp {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} 216
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 1 failed
Time: 80 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 2 failed
Time: 120 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 3 failed
Time: 160 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 4 failed
Time: 200 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 5 failed
Time: 240 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 6 failed
Time: 280 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 7 failed
Time: 320 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 8 failed
Time: 360 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 9 failed
Time: 400 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 10 failed
Time: 440 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 11 failed
Time: 480 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 12 failed
Time: 520 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 13 failed
Time: 560 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 14 failed
Time: 600 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 15 failed
Time: 640 ns  Iteration: 0  Process: /test_bench/line__60  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 216
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
remove_bps -file {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} -line 216
add_bp {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} 219
remove_bps -file {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} -line 219
add_bp {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} 219
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 219
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse G:/GitHub/d0011e_lab2/ci_scripts/part3c.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:65]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:65]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:65]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-2935] 'part3c' is already declared in this region [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:65]
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:65]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:65]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part3c.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part3c'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 219 in file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' not restored because it is no longer a breakable line.
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__68  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2609.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:65]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:65]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:65]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:65]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:66]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:66]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:66]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:66]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part3c.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part3c'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__69  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
add_bp {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} 230
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__69  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 230
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 230
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part3c.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part3c'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__69  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 1 failed
Time: 80 ns  Iteration: 0  Process: /test_bench/line__69  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 2 failed
Time: 120 ns  Iteration: 0  Process: /test_bench/line__69  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 4 failed
Time: 200 ns  Iteration: 0  Process: /test_bench/line__69  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Stopped at time : 600 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
remove_bps -file {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} -line 230
add_bp {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} 238
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Error: Assertion violation in Input value 0 failed
Time: 40 ns  Iteration: 0  Process: /test_bench/line__69  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 1 failed
Time: 80 ns  Iteration: 0  Process: /test_bench/line__69  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 2 failed
Time: 120 ns  Iteration: 0  Process: /test_bench/line__69  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 4 failed
Time: 200 ns  Iteration: 0  Process: /test_bench/line__69  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 238
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part3c.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part3c'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 238
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 238 in file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' not restored because it is no longer a breakable line.
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
add_bp {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} 239
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 239
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part3c.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part3c'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 239
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {G:/GitHub/d0011e_lab2/ci_scripts/part4PDL.vhd G:/GitHub/d0011e_lab2/ci_scripts/part4.vhd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-397] cannot assign null waveform to non-guarded signal [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:217]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part3c.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part3c'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part4PDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PLDcell4'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part4'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <y> does not exist in entity <part4>.  Please compare the definition of block <part4> to its component declaration and its instantion to detect the mismatch. [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_bench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-719] formal port/generic <y> is not declared in <part4> [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:85]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'inv' has no actual or default value [G:/GitHub/d0011e_lab2/ci_scripts/part4.vhd:9]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_bench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell4 [pldcell4_default]
Compiling architecture beteende of entity xil_defaultlib.part4 [part4_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 520 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 239
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2609.840 ; gain = 0.000
remove_bps -file {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} -line 239
add_bp {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} 269
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 269
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part4'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell4 [pldcell4_default]
Compiling architecture beteende of entity xil_defaultlib.part4 [part4_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 269
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2662.562 ; gain = 8.320
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
ERROR: [VRFC 10-2053] unaffected is not allowed in sequential signal assignment statement [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:217]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell4 [pldcell4_default]
Compiling architecture beteende of entity xil_defaultlib.part4 [part4_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 269 in file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' not restored because it is no longer a breakable line.
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.336 ; gain = 0.773
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.336 ; gain = 0.000
add_bp {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} 279
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 279
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell4 [pldcell4_default]
Compiling architecture beteende of entity xil_defaultlib.part4 [part4_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 279 in file 'G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd' not restored because it is no longer a breakable line.
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2810.781 ; gain = 87.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse {G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd}
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: part2a
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2811.527 ; gain = 0.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'part2a' [G:/GitHub/d0011e_lab2/ci_scripts/part2a.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'part2a' (1#1) [G:/GitHub/d0011e_lab2/ci_scripts/part2a.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.527 ; gain = 0.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2831.477 ; gain = 20.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2831.477 ; gain = 20.695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2901.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2917.000 ; gain = 106.219
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2917.000 ; gain = 106.219
set_property top BCDcheck3 [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3002.938 ; gain = 85.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BCDcheck3' [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'BCDcheck3' (1#1) [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck3.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3016.754 ; gain = 99.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3034.586 ; gain = 117.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3034.586 ; gain = 117.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3055.023 ; gain = 138.023
write_schematic -format pdf -orientation portrait G:/GitHub/d0011e_lab2/bacdcheck3.pdf
G:/GitHub/d0011e_lab2/bacdcheck3.pdf
set_property top BCDcheck4 [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3055.023 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BCDcheck4' [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'BCDcheck4' (1#1) [G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3055.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3055.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3055.023 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3060.355 ; gain = 5.332
write_schematic -format pdf -orientation portrait G:/GitHub/d0011e_lab2/bcdcheck4.pdf
G:/GitHub/d0011e_lab2/bcdcheck4.pdf
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.355 ; gain = 0.000
add_bp {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} 280
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 280
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.355 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/bcdcheck4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCDcheck4'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell4 [pldcell4_default]
Compiling architecture beteende of entity xil_defaultlib.part4 [part4_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 280
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part2a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part2a'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part3b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part3b'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell4 [pldcell4_default]
Compiling architecture beteende of entity xil_defaultlib.part4 [part4_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation in Input value 7 failed
Time: 320 ns  Iteration: 0  Process: /test_bench/line__88  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 11 failed
Time: 480 ns  Iteration: 0  Process: /test_bench/line__88  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Stopped at time : 560 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 280
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3060.355 ; gain = 0.000
remove_bps -file {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} -line 280
add_bp {G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd} 301
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Error: Assertion violation in Input value 7 failed
Time: 320 ns  Iteration: 0  Process: /test_bench/line__88  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Error: Assertion violation in Input value 11 failed
Time: 480 ns  Iteration: 0  Process: /test_bench/line__88  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 301
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.355 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part3c.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part3c'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell4 [pldcell4_default]
Compiling architecture beteende of entity xil_defaultlib.part4 [part4_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Error: Assertion violation in Input value 15 failed
Time: 640 ns  Iteration: 0  Process: /test_bench/line__88  File: G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 301
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.355 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/GitHub/d0011e_lab2/ci_scripts/part3c.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'part3c'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beteende of entity xil_defaultlib.BCDcheck3 [bcdcheck3_default]
Compiling architecture beteende of entity xil_defaultlib.BCDcheck4 [bcdcheck4_default]
Compiling architecture beteende of entity xil_defaultlib.part2a [part2a_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell [pldcell_default]
Compiling architecture beteende of entity xil_defaultlib.part3b [part3b_default]
Compiling architecture beteende of entity xil_defaultlib.part3c [part3c_default]
Compiling architecture beteende of entity xil_defaultlib.PLDcell4 [pldcell4_default]
Compiling architecture beteende of entity xil_defaultlib.part4 [part4_default]
Compiling architecture stimulus of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 301
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.355 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/GitHub/d0011e_lab2/lab2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 640 ns : File "G:/GitHub/d0011e_lab2/vhdl_lab.srcs/sim_1/imports/srcs/test_bench.vhd" Line 301
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 22:41:29 2022...
