/*
 * Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

// File: emi_iomux_config.c

/* ------------------------------------------------------------------------------
 * <auto-generated>
 *     This code was generated by a tool.
 *     Runtime Version:3.3.2.0
 *
 *     Changes to this file may cause incorrect behavior and will be lost if
 *     the code is regenerated.
 * </auto-generated>
 * ------------------------------------------------------------------------------
*/

#include "iomux_config.h"
#include "iomux_define.h"
#include "registers/regsiomuxc.h"

// Function to configure IOMUXC for emi module.
void emi_iomux_config(void)
{
    // Config emi.DRAM_A[0] to pad DRAM_A0(M19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[1] to pad DRAM_A1(L21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[10] to pad DRAM_A10(K19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[11] to pad DRAM_A11(L22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[12] to pad DRAM_A12(L20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[13] to pad DRAM_A13(L23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[14] to pad DRAM_A14(N18)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[15] to pad DRAM_A15(M18)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[2] to pad DRAM_A2(M20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[3] to pad DRAM_A3(N20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[4] to pad DRAM_A4(K20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[5] to pad DRAM_A5(N21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[6] to pad DRAM_A6(M22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[7] to pad DRAM_A7(N22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[8] to pad DRAM_A8(N23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[9] to pad DRAM_A9(M21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_CAS to pad DRAM_CAS(L18)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_WR(0x00080020);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS(0x53FA8574)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_DSE(DSE_240OHM));

    // Config emi.DRAM_CS[0] to pad DRAM_CS0(K18)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_CS[1] to pad DRAM_CS1(P19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[0] to pad DRAM_D0(H20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[1] to pad DRAM_D1(G21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[10] to pad DRAM_D10(E22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[11] to pad DRAM_D11(D20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[12] to pad DRAM_D12(E23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[13] to pad DRAM_D13(C23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[14] to pad DRAM_D14(F23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[15] to pad DRAM_D15(C22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[16] to pad DRAM_D16(U20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[17] to pad DRAM_D17(T21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[18] to pad DRAM_D18(U21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[19] to pad DRAM_D19(R21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[2] to pad DRAM_D2(J21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[20] to pad DRAM_D20(U23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[21] to pad DRAM_D21(R22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[22] to pad DRAM_D22(U22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[23] to pad DRAM_D23(R23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[24] to pad DRAM_D24(Y20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[25] to pad DRAM_D25(W21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[26] to pad DRAM_D26(Y21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[27] to pad DRAM_D27(W22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[28] to pad DRAM_D28(AA23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[29] to pad DRAM_D29(V23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[3] to pad DRAM_D3(G20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[30] to pad DRAM_D30(AA22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[31] to pad DRAM_D31(W23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[4] to pad DRAM_D4(J23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[5] to pad DRAM_D5(G23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[6] to pad DRAM_D6(J22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[7] to pad DRAM_D7(G22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[8] to pad DRAM_D8(E21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[9] to pad DRAM_D9(D21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_DQM[0] to pad DRAM_DQM0(H21)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_WR(0x00080020);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0(0x53FA8584)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination Field Reset: ODT_OFF
    //                 Read Only Field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DSE(DSE_240OHM));

    // Config emi.DRAM_DQM[1] to pad DRAM_DQM1(E20)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_WR(0x00080020);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1(0x53FA8594)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination Field Reset: ODT_OFF
    //                 Read Only Field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DSE(DSE_240OHM));

    // Config emi.DRAM_DQM[2] to pad DRAM_DQM2(T20)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_WR(0x00080020);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2(0x53FA8560)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DSE(DSE_240OHM));

    // Config emi.DRAM_DQM[3] to pad DRAM_DQM3(W20)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_WR(0x00080020);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3(0x53FA8554)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination Field Reset: ODT_OFF
    //                 Read Only Field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: NA/240 NA 240 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DSE(DSE_240OHM));

    // Config emi.DRAM_ODT[0] to pad DRAM_SDODT0(J18)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_WR(0x000800C0);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0(0x53FA8580)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination Field Reset: ODT_OFF
    //                 Read Only Field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DRAM_SDODT0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDODT0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDODT0.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_ODT[1] to pad DRAM_SDODT1(R18)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_WR(0x000800C0);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1(0x53FA8564)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DRAM_SDODT1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDODT1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDODT1.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_RAS to pad DRAM_RAS(J19)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_WR(0x00080020);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS(0x53FA8588)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination Field Reset: ODT_OFF
    //                 Read Only Field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: NA/120 NA 120 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_DSE(DSE_240OHM));

    // Config emi.DRAM_RESET to pad DRAM_RESET(P18)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_WR(0x000800C0);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET(0x53FA856C)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for pad: DRAM_RESET.
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    //   ODT (24-22) - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DRAM_RESET.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_RESET.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_RESET.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDBA[0] to pad DRAM_SDBA0(R19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_SDBA[1] to pad DRAM_SDBA1(P20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_SDBA[2] to pad DRAM_SDBA2(N19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_SDCKE[0] to pad DRAM_SDCKE0(H19)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_WR(0x000000C0);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0(0x53FA858C)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination Field Reset: ODT_OFF
    //                 Read Only Field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Drive Strength Field Reset: DSE_DISABLED
    //                 Read Only Field
    //                 NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_CTLDS
    //     DSE_DISABLED (0) - Output driver disabled.
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DRAM_SDCKE0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDCKE0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDCKE0.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DSE(DSE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDCKE[1] to pad DRAM_SDCKE1(T19)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_WR(0x000000C0);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1(0x53FA855C)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Drive Strength Field Reset: DSE_DISABLED
    //                 Read Only Field
    //                 NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_CTLDS
    //     DSE_DISABLED (0) - Output driver disabled.
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DRAM_SDCKE1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDCKE1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDCKE1.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DSE(DSE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDCLK0 to pad DRAM_SDCLK_0(K23)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_WR(0x00080220);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0(0x53FA8578)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_DIFF
    //                   Read Only Field
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_PUE(PUE_KEEP) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_PUS(PUS_100KOHM_PU));

    // Config emi.DRAM_SDCLK1 to pad DRAM_SDCLK_1(P22)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1_WR(0x00080220);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1(0x53FA8570)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_DIFF
    //                   Read Only Field
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1_DSE(DSE_240OHM));

    // Config emi.DRAM_SDQS[0] to pad DRAM_SDQS0(H23)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_WR(0x00080040);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0(0x53FA857C)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //                   NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Select one out of next values for pad: DRAM_SDQS0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDQS0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDQS0.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDQS[1] to pad DRAM_SDQS1(D23)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_WR(0x00080040);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1(0x53FA8590)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //                   NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Select one out of next values for pad: DRAM_SDQS1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDQS1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDQS1.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDQS[2] to pad DRAM_SDQS2(T22)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_WR(0x00080040);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2(0x53FA8568)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //                   NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Select one out of next values for pad: DRAM_SDQS2.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDQS2.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDQS2.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDQS[3] to pad DRAM_SDQS3(Y22)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_WR(0x00080040);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3(0x53FA8558)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT (24-22) - On Die Termination Field Reset: ODT_OFF
    //                 Read-only field.
    //     ODT_OFF (0) - Off
    //   DSE (21-19) - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: NA/ 48 NA 48 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT (9) - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //                   NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Select one out of next values for pad: DRAM_SDQS3.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDQS3.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDQS3.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDWE to pad DRAM_SDWE(L19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL (26-25) - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.WEIM_BCLK to pad EIM_BCLK(W11)
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_WR(0x000000E4);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK(0x53FA8538)
    //   HVE (13) - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST (11) - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_BCLK.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_BCLK.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_BCLK.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   ODE (3) - Open Drain Enable Field Reset: ODE_DISABLED
    //             Read Only Field
    //     ODE_DISABLED (0) - Open Drain Disabled
    //   DSE (2-1) - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_BCLK.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_DSE(DSE_120OHM));
}
