<def f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.h' l='46' ll='48' type='bool llvm::HexagonRegisterInfo::requiresRegisterScavenging(const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.h' l='44'>/// Returns true since we may need scavenging for a temporary register
  /// when generating hardware loop instructions.</doc>
