Partition Merge report for Full_pipline
Fri Dec 22 22:08:59 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Fri Dec 22 22:08:59 2023       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Full_pipline                                ;
; Top-level Entity Name              ; PIPELINE_MIPS_PROCESSOR                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,901                                       ;
;     Total combinational functions  ; 3,202                                       ;
;     Dedicated logic registers      ; 2,353                                       ;
; Total registers                    ; 2353                                        ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 25,600                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                          ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+
; Name                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                         ; Details ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+
; BPU:bpu|ghr_E[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[0]     ; N/A     ;
; BPU:bpu|ghr_E[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[0]     ; N/A     ;
; BPU:bpu|ghr_E[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[1]     ; N/A     ;
; BPU:bpu|ghr_E[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[1]     ; N/A     ;
; BPU:bpu|ghr_E[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[2]     ; N/A     ;
; BPU:bpu|ghr_E[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[2]     ; N/A     ;
; BPU:bpu|ghr_E[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[3]     ; N/A     ;
; BPU:bpu|ghr_E[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[3]     ; N/A     ;
; BPU:bpu|ghr_E[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[4]     ; N/A     ;
; BPU:bpu|ghr_E[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|ghr_E[4]     ; N/A     ;
; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|actual_outcome ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Branch_decision:Bd|Mux0~3                 ; N/A     ;
; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|actual_outcome ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Branch_decision:Bd|Mux0~3                 ; N/A     ;
; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|flush          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|flush~1 ; N/A     ;
; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|flush          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|flush~1 ; N/A     ;
; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|prediction     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|prediction_E ; N/A     ;
; HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT|prediction     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; INSTRUCTION_DECODE_REG:ID_EX|prediction_E ; N/A     ;
; PC[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[0]                                     ; N/A     ;
; PC[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[0]                                     ; N/A     ;
; PC[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[1]                                     ; N/A     ;
; PC[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[1]                                     ; N/A     ;
; PC[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[2]                                     ; N/A     ;
; PC[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[2]                                     ; N/A     ;
; PC[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[3]                                     ; N/A     ;
; PC[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[3]                                     ; N/A     ;
; PC[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[4]                                     ; N/A     ;
; PC[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[4]                                     ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][0]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][0]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][10]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][10]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][11]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][11]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][12]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][12]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][13]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][13]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][14]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][14]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][15]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][15]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][16]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][16]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][17]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][17]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][18]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][18]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][19]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][19]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][1]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][1]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][20]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][20]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][21]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][21]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][22]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][22]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][23]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][23]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][24]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][24]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][25]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][25]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][26]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][26]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][27]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][27]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][28]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][28]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][29]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][29]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][2]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][2]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][30]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][30]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][31]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][31]   ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][3]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][3]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][4]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][4]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][5]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][5]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][6]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][6]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][7]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][7]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][8]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][8]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][9]    ; N/A     ;
; REGISTER_FILE:REG_FILE|registers[8][9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; REGISTER_FILE:REG_FILE|registers[8][9]    ; N/A     ;
; reset                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                     ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; clk                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk                                       ; N/A     ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 3713  ; 154              ; 1036                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 2600  ; 128              ; 474                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 2112  ; 52               ; 207                            ; 0                              ;
;     -- 3 input functions                    ; 355   ; 36               ; 138                            ; 0                              ;
;     -- <=2 input functions                  ; 133   ; 40               ; 129                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 2502  ; 120              ; 398                            ; 0                              ;
;     -- arithmetic mode                      ; 98    ; 8                ; 76                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 1405  ; 90               ; 858                            ; 0                              ;
;     -- Dedicated logic registers            ; 1405  ; 90               ; 858                            ; 0                              ;
;     -- I/O registers                        ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 2     ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 2048  ; 0                ; 23552                          ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 1     ; 133              ; 1261                           ; 0                              ;
;     -- Registered Input Connections         ; 0     ; 101              ; 977                            ; 0                              ;
;     -- Output Connections                   ; 1168  ; 193              ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 86    ; 193              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 15804 ; 877              ; 5108                           ; 0                              ;
;     -- Registered Connections               ; 5755  ; 647              ; 3580                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 0     ; 122              ; 1047                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 122   ; 20               ; 184                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1047  ; 184              ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 5     ; 45               ; 206                            ; 0                              ;
;     -- Output Ports                         ; 46    ; 62               ; 106                            ; 0                              ;
;     -- Bidir Ports                          ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 4                ; 97                             ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 29               ; 92                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 0                ; 16                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 16                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 25               ; 50                             ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 30               ; 64                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 29               ; 94                             ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+----------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                     ;
+-----------------------------------------+-----------+---------------+----------+-------------+
; Name                                    ; Partition ; Type          ; Location ; Status      ;
+-----------------------------------------+-----------+---------------+----------+-------------+
; altera_reserved_tck                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; altera_reserved_tdi                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; altera_reserved_tdo                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; altera_reserved_tms                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; clk                                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- clk                              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- clk~input                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.HZRD_CTRL_UNT_actual_outcome ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.HZRD_CTRL_UNT_flush          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.HZRD_CTRL_UNT_prediction     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.PC_0_                        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.PC_1_                        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.PC_2_                        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.PC_3_                        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.PC_4_                        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__0_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__10_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__11_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__12_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__13_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__14_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__15_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__16_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__17_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__18_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__19_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__1_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__20_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__21_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__22_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__23_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__24_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__25_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__26_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__27_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__28_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__29_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__2_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__30_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__31_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__3_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__4_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__5_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__6_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__7_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__8_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.REG_FILE_registers_8__9_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.bpu_ghr_E_0_                 ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.bpu_ghr_E_1_                 ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.bpu_ghr_E_2_                 ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.bpu_ghr_E_3_                 ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.bpu_ghr_E_4_                 ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; reset                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- reset                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- reset~input                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
+-----------------------------------------+-----------+---------------+----------+-------------+


+---------------------------------------------------------+
; Partition Merge Resource Usage Summary                  ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,901     ;
;                                             ;           ;
; Total combinational functions               ; 3202      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2371      ;
;     -- 3 input functions                    ; 529       ;
;     -- <=2 input functions                  ; 302       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3020      ;
;     -- arithmetic mode                      ; 182       ;
;                                             ;           ;
; Total registers                             ; 2353      ;
;     -- Dedicated logic registers            ; 2353      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 2         ;
; Total memory bits                           ; 25600     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2002      ;
; Total fan-out                               ; 20368     ;
; Average fan-out                             ; 3.59      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; DATA_MEMORY:DATA_MEM|altsyncram:altsyncram_component|altsyncram_4pk1:auto_generated|ALTSYNCRAM                                                                                                        ; M9K  ; Single Port      ; 32           ; 32           ; --           ; --           ; 1024  ; DATA_MEMORY.mif ;
; INSTRUCTION_MEMORY:IM|altsyncram:altsyncram_component|altsyncram_mgb1:auto_generated|ALTSYNCRAM                                                                                                       ; M9K  ; ROM              ; 32           ; 32           ; --           ; --           ; 1024  ; inst_init4.mif  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uf14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 46           ; 512          ; 46           ; 23552 ; None            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Dec 22 22:08:58 2023
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off LastPipelineBeforeOOO -c Full_pipline --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 124 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (21057): Implemented 5099 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 4982 logic cells
    Info (21064): Implemented 110 RAM segments
Info: Quartus Prime Partition Merge was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4707 megabytes
    Info: Processing ended: Fri Dec 22 22:08:59 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


