// Seed: 3653314313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  ;
  logic id_8;
  wand  id_9 = 1'd0 + 1 - -1'b0;
  wire  id_10;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply1 id_3
    , id_12,
    output wor id_4,
    output tri1 id_5,
    output wor id_6,
    output tri id_7,
    input wor id_8,
    input tri id_9,
    input supply1 id_10
);
  parameter id_13 = -1'd0;
  assign id_12 = ~1;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12
  );
endmodule
