________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 7.0
Compiled: Nov  7 2016.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: raygentop.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0.03 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0.02 seconds.
Swept away 1105 nets with no fanout.
WARNING(2): logical_block top^rgCont~16 #101 has no fanout.
Removing input.
WARNING(3): logical_block top^rgCont~17 #102 has no fanout.
Removing input.
WARNING(4): logical_block top^rgCont~18 #103 has no fanout.
Removing input.
WARNING(5): logical_block top^rgCont~19 #104 has no fanout.
Removing input.
WARNING(6): logical_block top^rgCont~20 #105 has no fanout.
Removing input.
WARNING(7): logical_block top^rgCont~21 #106 has no fanout.
Removing input.
WARNING(8): logical_block top^rgCont~22 #107 has no fanout.
Removing input.
WARNING(9): logical_block top^rgCont~23 #108 has no fanout.
Removing input.
WARNING(10): logical_block top^rgCont~24 #109 has no fanout.
Removing input.
WARNING(11): logical_block top^rgCont~25 #110 has no fanout.
Removing input.
WARNING(12): logical_block top^rgCont~26 #111 has no fanout.
Removing input.
WARNING(13): logical_block top^rgCont~27 #112 has no fanout.
Removing input.
WARNING(14): logical_block top^rgCont~28 #113 has no fanout.
Removing input.
WARNING(15): logical_block top^rgCont~29 #114 has no fanout.
Removing input.
WARNING(16): logical_block top^rgCont~30 #115 has no fanout.
Removing input.
WARNING(17): logical_block top^rgCont~31 #116 has no fanout.
Removing input.
Net is a constant generator: top^raygroup10~1.
WARNING(18): logical_block #2022 with output top^raygroup10~1 has only 0 pin.
WARNING(19): Block contains output -- may be a constant generator.
Net is a constant generator: top^tm3_sram_addr~18.
WARNING(20): logical_block #4052 with output top^tm3_sram_addr~18 has only 0 pin.
WARNING(21): Block contains output -- may be a constant generator.
Net is a constant generator: top^tm3_sram_adsp.
WARNING(22): logical_block #4063 with output top^tm3_sram_adsp has only 0 pin.
WARNING(23): Block contains output -- may be a constant generator.
Net is a constant generator: top^raygroup01~1.
WARNING(24): logical_block #4130 with output top^raygroup01~1 has only 0 pin.
WARNING(25): Block contains output -- may be a constant generator.
0 unconnected blocks in input netlist.
Removed 483 LUT buffers.
Sweeped away 499 nodes.
BLIF circuit stats:
	4 LUTs of size 0
	1 LUTs of size 1
	304 LUTs of size 2
	403 LUTs of size 3
	434 LUTs of size 4
	375 LUTs of size 5
	626 LUTs of size 6
	239 of type input
	305 of type output
	1423 of type latch
	2147 of type names
	0 of type dual_port_ram
	21 of type single_port_ram
	18 of type multiply
Timing analysis: ON
Circuit netlist file: raygentop.net
Circuit placement file: raygentop.place
Circuit routing file: raygentop.route
Circuit SDC file: /home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/raygentop.sdc
Operation: RUN_FLOW

Packer: DISABLED
Placer: DISABLED
Router: ENABLED
RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 88
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 100
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'raygentop.net'.
top^raygroup01~1 is a constant generator.
top^raygroup10~1 is a constant generator.
top^tm3_sram_addr~18 is a constant generator.
top^tm3_sram_adsp is a constant generator.

Netlist num_nets: 1964
Netlist num_blocks: 725
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 173.
Netlist mult_36 blocks: 7.
Netlist memory blocks: 1.
Netlist inputs pins: 239
Netlist output pins: 305

Auto-sizing FPGA at x = 27 y = 27
Auto-sizing FPGA at x = 14 y = 14
Auto-sizing FPGA at x = 20 y = 20
Auto-sizing FPGA at x = 17 y = 17
Auto-sizing FPGA at x = 15 y = 15
Auto-sizing FPGA at x = 16 y = 16
Auto-sizing FPGA at x = 16 y = 16
FPGA auto-sized to x = 17 y = 17
The circuit will be mapped into a 17 x 17 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 16	blocks of type: <EMPTY>
	Netlist      544	blocks of type: io
	Architecture 544	blocks of type: io
	Netlist      173	blocks of type: clb
	Architecture 221	blocks of type: clb
	Netlist      7	blocks of type: mult_36
	Architecture 8	blocks of type: mult_36
	Netlist      1	blocks of type: memory
	Architecture 4	blocks of type: memory


SDC file '/home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/raygentop.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Build rr_graph took 0.19 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 26326, total available wire length 53856, ratio 0.488822
Critical path: 5.03863 ns
Routing iteration took 0.07 seconds.

Routing iteration: 2
Critical path: 5.03863 ns
Routing iteration took 0.07 seconds.

Routing iteration: 3
Critical path: 5.03863 ns
Routing iteration took 0.07 seconds.

Routing iteration: 4
Critical path: 5.03863 ns
Routing iteration took 0.07 seconds.

Routing iteration: 5
Critical path: 5.03974 ns
Routing iteration took 0.08 seconds.

Routing iteration: 6
Critical path: 5.03974 ns
Routing iteration took 0.07 seconds.

Routing iteration: 7
Critical path: 5.03863 ns
Routing iteration took 0.07 seconds.

Routing iteration: 8
Critical path: 5.03863 ns
Routing iteration took 0.07 seconds.

Routing iteration: 9
Critical path: 5.03863 ns
Routing iteration took 0.06 seconds.

Routing iteration: 10
Critical path: 5.03863 ns
Routing iteration took 0.07 seconds.

Routing iteration: 11
Critical path: 5.03863 ns
Routing iteration took 0.06 seconds.

Routing iteration: 12
Critical path: 5.03863 ns
Routing iteration took 0.06 seconds.

Routing iteration: 13
Critical path: 5.03863 ns
Routing iteration took 0.05 seconds.

Routing iteration: 14
Critical path: 5.03863 ns
Routing iteration took 0.05 seconds.

Routing iteration: 15
Critical path: 5.03863 ns
Routing iteration took 0.04 seconds.

Routing iteration: 16
Critical path: 5.03863 ns
Routing iteration took 0.04 seconds.

Routing iteration: 17
Critical path: 5.03863 ns
Routing iteration took 0.04 seconds.

Routing iteration: 18
Successfully routed after 18 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -689558353
Circuit successfully routed with a channel width factor of 88.


Average number of bends per net: 2.01528  Maximum # of bends: 44

Number of routed nets (nonglobal): 1963
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 27671, average net length: 14.0963
	Maximum net length: 205

Wirelength results in terms of physical segments...
	Total wiring segments used: 7387, average wire segments per net: 3.76312
	Maximum segments used by a net: 56
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	56	43.0588  	88
1	63	39.0588  	88
2	58	42.2353  	88
3	68	52.1176  	88
4	71	56.8235  	88
5	69	54.9412  	88
6	72	59.3529  	88
7	69	57.4118  	88
8	71	54.5294  	88
9	70	51.1765  	88
10	70	47.9412  	88
11	71	51.5882  	88
12	70	51.4706  	88
13	66	42.0000  	88
14	53	30.2353  	88
15	39	22.6471  	88
16	49	24.0000  	88
17	47	35.4706  	88

Y - Directed channels: i	max occ	av_occ		capacity
0	53	37.1765  	88
1	23	12.1176  	88
2	40	22.7059  	88
3	57	37.1765  	88
4	63	42.1176  	88
5	76	55.4706  	88
6	78	58.5294  	88
7	64	47.2353  	88
8	66	52.2941  	88
9	66	51.2353  	88
10	64	45.9412  	88
11	73	55.0588  	88
12	70	55.4118  	88
13	81	58.3529  	88
14	68	50.2941  	88
15	61	41.0000  	88
16	59	40.7647  	88
17	70	48.7647  	88

Total tracks in x-direction: 1584, in y-direction: 1584

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.72706e+07
	Total used logic block area: 1.26437e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 2.81837e+06, per logic tile: 9752.16

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.466

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.466

Nets on critical path: 6 normal, 0 global.
Total logic delay: 3.14e-09 (s), total net delay: 1.89863e-09 (s)
Final critical path: 5.03863 ns
f_max: 198.467 MHz

Least slack in design: -5.03863 ns

Routing took 1.31 seconds.
The entire flow of VPR took 1.73 seconds.
