# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../src/uart_spi_loopback/spi_master_slave_v3_clk_crtl.sv" \
"../../../../../../../src/uart_spi_loopback/tb_spi_master_slave_v3_clk_crtl_loopback.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
