TimeQuest Timing Analyzer report for radioberry
Sat May 26 20:33:57 2018
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_ce0'
 14. Slow 1200mV 85C Model Setup: 'spi_sck'
 15. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 16. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 17. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 18. Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 19. Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'
 20. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 21. Slow 1200mV 85C Model Setup: 'spi_ce1'
 22. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 25. Slow 1200mV 85C Model Hold: 'spi_ce0'
 26. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 29. Slow 1200mV 85C Model Hold: 'spi_sck'
 30. Slow 1200mV 85C Model Hold: 'spi_ce1'
 31. Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 32. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 33. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 34. Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'
 35. Slow 1200mV 85C Model Recovery: 'spi_sck'
 36. Slow 1200mV 85C Model Recovery: 'clk_10mhz'
 37. Slow 1200mV 85C Model Removal: 'spi_sck'
 38. Slow 1200mV 85C Model Removal: 'clk_10mhz'
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'spi_ce0'
 47. Slow 1200mV 0C Model Setup: 'spi_sck'
 48. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 49. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 50. Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 51. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 52. Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 53. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 54. Slow 1200mV 0C Model Setup: 'spi_ce1'
 55. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Hold: 'ad9866_clk'
 58. Slow 1200mV 0C Model Hold: 'spi_ce0'
 59. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 61. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 62. Slow 1200mV 0C Model Hold: 'spi_ce1'
 63. Slow 1200mV 0C Model Hold: 'spi_sck'
 64. Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 65. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 66. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 67. Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'
 68. Slow 1200mV 0C Model Recovery: 'spi_sck'
 69. Slow 1200mV 0C Model Recovery: 'clk_10mhz'
 70. Slow 1200mV 0C Model Removal: 'spi_sck'
 71. Slow 1200mV 0C Model Removal: 'clk_10mhz'
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'spi_sck'
 79. Fast 1200mV 0C Model Setup: 'spi_ce0'
 80. Fast 1200mV 0C Model Setup: 'ad9866_clk'
 81. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 82. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 83. Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 84. Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 85. Fast 1200mV 0C Model Setup: 'clk_10mhz'
 86. Fast 1200mV 0C Model Setup: 'spi_ce1'
 87. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 89. Fast 1200mV 0C Model Hold: 'ad9866_clk'
 90. Fast 1200mV 0C Model Hold: 'spi_ce0'
 91. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 93. Fast 1200mV 0C Model Hold: 'clk_10mhz'
 94. Fast 1200mV 0C Model Hold: 'spi_sck'
 95. Fast 1200mV 0C Model Hold: 'spi_ce1'
 96. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 97. Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 98. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 99. Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'
100. Fast 1200mV 0C Model Recovery: 'spi_sck'
101. Fast 1200mV 0C Model Recovery: 'clk_10mhz'
102. Fast 1200mV 0C Model Removal: 'spi_sck'
103. Fast 1200mV 0C Model Removal: 'clk_10mhz'
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths Summary
118. Clock Status Summary
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; radioberry                                          ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YE144C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; rtl/radioberry.sdc ; OK     ; Sat May 26 20:33:44 2018 ;
+--------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; 10.000    ; 100.0 MHz ; 0.000 ; 5.000     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866:ad9866_inst|dut1_pc[0] }                               ;
; ad9866_clk                                                  ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_clk }                                                  ;
; ad9866_rxclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_rxclk }                                                ;
; ad9866_txclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_txclk }                                                ;
; clk_10mhz                                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { clk_10mhz }                                                   ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5208.333  ; 0.19 MHz  ; 0.000 ; 2604.166  ; 50.00      ; 625       ; 12          ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 33333.333 ; 0.03 MHz  ; 0.000 ; 16666.666 ; 50.00      ; 1000      ; 3           ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; spi_ce0                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[0] }                                                   ;
; spi_ce1                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[1] }                                                   ;
; spi_sck                                                     ; Base      ; 64.000    ; 15.63 MHz ; 0.000 ; 32.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_sck }                                                     ;
; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx2_inst|done }                           ;
; spi_slave:spi_slave_rx_inst|done                            ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx_inst|done }                            ;
; virt_ad9866_clk                                             ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_rxclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_txclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 43.12 MHz  ; 43.12 MHz       ; spi_sck                                                     ;                                                   ;
; 85.46 MHz  ; 85.46 MHz       ; ad9866_clk                                                  ;                                                   ;
; 91.08 MHz  ; 91.08 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 108.05 MHz ; 108.05 MHz      ; clk_10mhz                                                   ;                                                   ;
; 132.63 MHz ; 132.63 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 146.76 MHz ; 146.76 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 201.13 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 271.89 MHz ; 63.75 MHz       ; spi_ce1                                                     ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_ce0                                                     ; 0.031     ; 0.000         ;
; spi_sck                                                     ; 0.241     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.367     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.949     ; 0.000         ;
; ad9866_clk                                                  ; 1.319     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.593     ; 0.000         ;
; virt_ad9866_txclk                                           ; 6.950     ; 0.000         ;
; clk_10mhz                                                   ; 90.745    ; 0.000         ;
; spi_ce1                                                     ; 2496.322  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2598.677  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33325.793 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ad9866_clk                                                  ; 0.236  ; 0.000         ;
; spi_ce0                                                     ; 0.364  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.454  ; 0.000         ;
; clk_10mhz                                                   ; 0.454  ; 0.000         ;
; spi_sck                                                     ; 0.473  ; 0.000         ;
; spi_ce1                                                     ; 0.476  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.838  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.084  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.459  ; 0.000         ;
; virt_ad9866_txclk                                           ; 11.942 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; spi_sck   ; 0.433  ; 0.000             ;
; clk_10mhz ; 95.816 ; 0.000             ;
+-----------+--------+-------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-----------+-------+-------------------+
; Clock     ; Slack ; End Point TNS     ;
+-----------+-------+-------------------+
; spi_sck   ; 1.876 ; 0.000             ;
; clk_10mhz ; 2.512 ; 0.000             ;
+-----------+-------+-------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.563     ; 0.000         ;
; ad9866_clk                                                  ; 5.727     ; 0.000         ;
; spi_sck                                                     ; 31.556    ; 0.000         ;
; clk_10mhz                                                   ; 49.549    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.338  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.338  ; 0.000         ;
; spi_ce0                                                     ; 1249.487  ; 0.000         ;
; spi_ce1                                                     ; 1249.518  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.355  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.853 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.031    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.044     ; 1.963      ;
; 0.046    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.410     ; 1.582      ;
; 0.065    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.983      ; 2.956      ;
; 0.072    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.410     ; 1.556      ;
; 0.081    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.044     ; 1.913      ;
; 0.095    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.410     ; 1.533      ;
; 0.102    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.410     ; 1.526      ;
; 0.174    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.230     ; 1.634      ;
; 0.217    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.143     ; 1.678      ;
; 0.217    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.143     ; 1.678      ;
; 0.219    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.230     ; 1.589      ;
; 0.238    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.143     ; 1.657      ;
; 0.253    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.230     ; 1.555      ;
; 0.253    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.230     ; 1.555      ;
; 0.270    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.143     ; 1.625      ;
; 0.329    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.191     ; 1.518      ;
; 0.329    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.149     ; 1.560      ;
; 0.331    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.191     ; 1.516      ;
; 0.340    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.191     ; 1.507      ;
; 0.355    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.149     ; 1.534      ;
; 0.604    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.166     ; 1.268      ;
; 0.609    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.166     ; 1.263      ;
; 0.619    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.166     ; 1.253      ;
; 0.666    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.206     ; 1.166      ;
; 0.666    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.166     ; 1.206      ;
; 0.681    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.206     ; 1.151      ;
; 0.688    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.206     ; 1.144      ;
; 0.703    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.206     ; 1.129      ;
; 0.814    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.013     ; 1.211      ;
; 0.856    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.013     ; 1.169      ;
; 0.897    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.013     ; 1.128      ;
; 0.899    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.013     ; 1.126      ;
; 2495.028 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.054     ; 4.939      ;
; 2495.029 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.054     ; 4.938      ;
; 2495.247 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.054     ; 4.720      ;
; 2495.248 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.054     ; 4.719      ;
; 2495.377 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.173     ; 4.471      ;
; 2495.378 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.173     ; 4.470      ;
; 2495.466 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.173     ; 4.382      ;
; 2495.467 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.173     ; 4.381      ;
; 2495.684 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.500     ; 3.837      ;
; 2495.685 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.500     ; 3.836      ;
; 2496.218 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.500     ; 3.303      ;
; 2496.219 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.500     ; 3.302      ;
; 2496.294 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.024     ; 3.703      ;
; 2496.294 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.024     ; 3.703      ;
; 2496.295 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.024     ; 3.702      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.157     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.307 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.153     ; 3.476      ;
; 2496.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.135     ; 3.476      ;
; 2496.346 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.319      ; 3.994      ;
; 2496.438 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.493      ; 4.123      ;
; 2496.462 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.491      ; 4.097      ;
; 2496.553 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.319      ; 3.787      ;
; 2496.555 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.595      ; 4.108      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                           ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.241 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 2.000        ; 2.346      ; 3.956      ;
; 0.314 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.692      ; 5.369      ;
; 0.314 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.692      ; 5.369      ;
; 0.314 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.692      ; 5.369      ;
; 0.314 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.692      ; 5.369      ;
; 0.314 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.692      ; 5.369      ;
; 0.314 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 3.692      ; 5.369      ;
; 0.314 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.692      ; 5.369      ;
; 0.314 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.692      ; 5.369      ;
; 0.343 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.312      ; 4.960      ;
; 0.343 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.312      ; 4.960      ;
; 0.343 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.312      ; 4.960      ;
; 0.343 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.312      ; 4.960      ;
; 0.343 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.312      ; 4.960      ;
; 0.343 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.312      ; 4.960      ;
; 0.343 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.312      ; 4.960      ;
; 0.346 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.670      ; 5.315      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.391 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.914      ;
; 0.403 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 3.604      ; 5.192      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.413 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.314      ; 5.892      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.417 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.663      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.711      ; 5.274      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.711      ; 5.274      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.711      ; 5.274      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.711      ; 5.274      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.711      ; 5.274      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.711      ; 5.274      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.711      ; 5.274      ;
; 0.428 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.711      ; 5.274      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.434 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.089      ; 5.646      ;
; 0.459 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.672      ; 5.204      ;
; 0.459 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.672      ; 5.204      ;
; 0.459 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.672      ; 5.204      ;
; 0.459 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.672      ; 5.204      ;
; 0.459 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.672      ; 5.204      ;
; 0.459 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.672      ; 5.204      ;
; 0.483 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.847      ; 5.355      ;
; 0.483 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.847      ; 5.355      ;
; 0.483 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.847      ; 5.355      ;
; 0.483 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.847      ; 5.355      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.367 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 2.192      ;
; 0.388 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 2.171      ;
; 0.404 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 2.155      ;
; 0.421 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 2.138      ;
; 0.439 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 2.120      ;
; 0.440 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 2.119      ;
; 0.449 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 2.110      ;
; 0.477 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.098     ; 2.167      ;
; 0.478 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.127     ; 2.137      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.101     ; 2.116      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.127     ; 2.089      ;
; 0.532 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.221     ; 1.989      ;
; 0.547 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.100     ; 2.095      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.098     ; 2.093      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.100     ; 2.089      ;
; 0.574 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.108     ; 2.060      ;
; 0.635 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.098     ; 2.009      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.215     ; 1.859      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 1.890      ;
; 0.688 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.182     ; 1.872      ;
; 0.689 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.185     ; 1.868      ;
; 0.699 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.216     ; 1.827      ;
; 0.702 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 1.857      ;
; 0.716 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 1.843      ;
; 0.716 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 1.843      ;
; 0.724 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.184     ; 1.834      ;
; 0.728 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.224     ; 1.790      ;
; 0.736 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.185     ; 1.821      ;
; 0.738 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.215     ; 1.789      ;
; 0.738 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.224     ; 1.780      ;
; 0.740 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.185     ; 1.817      ;
; 0.741 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 1.818      ;
; 0.742 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.127     ; 1.873      ;
; 0.748 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.182     ; 1.812      ;
; 0.751 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.185     ; 1.806      ;
; 0.753 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 1.806      ;
; 0.759 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.185     ; 1.798      ;
; 0.761 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 1.798      ;
; 0.765 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.184     ; 1.793      ;
; 0.767 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.218     ; 1.757      ;
; 0.770 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.187     ; 1.785      ;
; 0.771 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.216     ; 1.755      ;
; 0.780 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.127     ; 1.835      ;
; 0.785 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.217     ; 1.740      ;
; 0.786 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.185     ; 1.771      ;
; 0.787 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.225     ; 1.730      ;
; 0.790 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.187     ; 1.765      ;
; 0.802 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.100     ; 1.840      ;
; 0.808 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.185     ; 1.749      ;
; 0.809 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.187     ; 1.746      ;
; 0.816 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.187     ; 1.739      ;
; 0.816 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.136     ; 1.790      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.185     ; 1.739      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.127     ; 1.797      ;
; 0.821 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.136     ; 1.785      ;
; 0.822 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.128     ; 1.792      ;
; 0.822 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.188     ; 1.732      ;
; 0.825 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.187     ; 1.730      ;
; 0.825 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.185     ; 1.732      ;
; 0.832 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.185     ; 1.725      ;
; 0.832 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.188     ; 1.722      ;
; 0.832 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.220     ; 1.690      ;
; 0.835 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.187     ; 1.720      ;
; 0.836 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.185     ; 1.721      ;
; 0.838 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.107     ; 1.797      ;
; 0.838 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.098     ; 1.806      ;
; 0.846 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.217     ; 1.679      ;
; 0.847 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.129     ; 1.766      ;
; 0.851 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.127     ; 1.764      ;
; 0.852 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.099     ; 1.791      ;
; 0.852 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.187     ; 1.703      ;
; 0.855 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.187     ; 1.700      ;
; 0.856 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.129     ; 1.757      ;
; 0.862 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.133     ; 1.747      ;
; 0.862 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.187     ; 1.693      ;
; 0.865 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.133     ; 1.744      ;
; 0.865 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.136     ; 1.741      ;
; 0.868 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.136     ; 1.738      ;
; 0.869 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.100     ; 1.773      ;
; 0.874 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.129     ; 1.739      ;
; 0.874 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.129     ; 1.739      ;
; 0.875 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.136     ; 1.731      ;
; 0.876 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.130     ; 1.736      ;
; 0.880 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.136     ; 1.726      ;
; 0.889 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.133     ; 1.720      ;
; 0.900 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.107     ; 1.735      ;
; 0.905 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.129     ; 1.708      ;
; 0.905 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.133     ; 1.704      ;
; 0.908 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.133     ; 1.701      ;
; 0.910 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.137     ; 1.695      ;
; 0.913 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.104     ; 1.725      ;
; 0.989 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.104     ; 1.649      ;
; 1.021 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.104     ; 1.617      ;
; 1.043 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.185     ; 1.514      ;
; 1.049 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.924     ; 2.018      ;
; 1.059 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.218     ; 1.465      ;
; 1.067 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.191     ; 1.484      ;
; 1.067 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.221     ; 1.454      ;
; 1.076 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.225     ; 1.441      ;
; 1.083 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.187     ; 1.472      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.949 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 3.599      ;
; 1.056 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.590      ; 3.525      ;
; 1.094 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.326      ; 3.223      ;
; 1.105 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.326      ; 3.212      ;
; 1.150 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.525      ; 3.117      ;
; 1.174 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.604      ; 3.421      ;
; 1.180 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.338      ; 3.149      ;
; 1.187 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.338      ; 3.142      ;
; 1.188 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.338      ; 3.141      ;
; 1.284 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.694      ; 3.401      ;
; 1.368 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 3.180      ;
; 1.405 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.572      ; 3.158      ;
; 1.446 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.522      ; 2.818      ;
; 1.462 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 3.086      ;
; 1.508 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.696      ; 3.179      ;
; 1.535 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.589      ; 3.045      ;
; 1.541 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.621      ; 3.071      ;
; 1.553 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.572      ; 3.010      ;
; 1.565 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.589      ; 3.015      ;
; 1.585 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 2.693      ;
; 1.617 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.695      ; 3.069      ;
; 1.617 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.604      ; 2.978      ;
; 1.653 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.462      ; 2.551      ;
; 1.658 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.388      ; 2.472      ;
; 1.664 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.694      ; 3.021      ;
; 1.666 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.589      ; 2.914      ;
; 1.670 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.878      ;
; 1.690 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.571      ; 2.872      ;
; 1.698 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.326      ; 2.619      ;
; 1.708 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.462      ; 2.496      ;
; 1.723 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.694      ; 2.962      ;
; 1.731 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.621      ; 2.881      ;
; 1.738 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.810      ;
; 1.743 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.420      ; 2.419      ;
; 1.749 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.694      ; 2.936      ;
; 1.751 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.388      ; 2.379      ;
; 1.756 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.420      ; 2.406      ;
; 1.757 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.420      ; 2.405      ;
; 1.759 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.420      ; 2.403      ;
; 1.774 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.619      ; 2.836      ;
; 1.789 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.572      ; 2.774      ;
; 1.801 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.747      ;
; 1.803 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.589      ; 2.777      ;
; 1.818 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.570      ; 2.743      ;
; 1.823 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.572      ; 2.740      ;
; 1.828 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.731      ; 3.894      ;
; 1.852 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.589      ; 2.728      ;
; 1.857 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 2.284      ;
; 1.860 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 2.418      ;
; 1.867 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.537      ; 2.412      ;
; 1.875 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.571      ; 2.687      ;
; 1.882 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.420      ; 2.280      ;
; 1.901 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.557      ; 2.647      ;
; 1.901 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.388      ; 2.229      ;
; 1.908 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.413      ; 2.247      ;
; 1.918 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.338      ; 2.411      ;
; 1.920 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.338      ; 2.409      ;
; 1.930 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.562      ; 3.374      ;
; 1.933 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.326      ; 2.384      ;
; 1.945 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.572      ; 2.618      ;
; 1.948 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.338      ; 2.381      ;
; 1.958 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.525      ; 2.309      ;
; 1.973 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.572      ; 2.590      ;
; 1.985 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.326      ; 2.332      ;
; 1.986 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.462      ; 2.218      ;
; 1.994 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.573      ; 3.321      ;
; 1.995 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.413      ; 2.160      ;
; 2.000 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.326      ; 2.317      ;
; 2.005 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.462      ; 2.199      ;
; 2.018 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.398      ; 2.122      ;
; 2.048 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.447      ; 2.141      ;
; 2.050 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.431      ; 2.123      ;
; 2.066 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.398      ; 2.074      ;
; 2.068 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.447      ; 2.121      ;
; 2.075 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 2.066      ;
; 2.078 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 2.063      ;
; 2.079 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.413      ; 2.076      ;
; 2.080 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.398      ; 2.060      ;
; 2.081 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.431      ; 2.092      ;
; 2.083 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.398      ; 2.057      ;
; 2.086 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.522      ; 2.178      ;
; 2.087 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.413      ; 2.068      ;
; 2.087 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.398      ; 2.053      ;
; 2.088 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.388      ; 2.042      ;
; 2.089 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.398      ; 2.051      ;
; 2.089 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.447      ; 2.100      ;
; 2.092 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.525      ; 2.175      ;
; 2.097 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.431      ; 2.076      ;
; 2.106 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 2.172      ;
; 2.111 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.398      ; 2.029      ;
; 2.114 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.398      ; 2.026      ;
; 2.119 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 2.022      ;
; 2.123 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.413      ; 2.032      ;
; 2.136 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.447      ; 2.053      ;
; 2.142 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.536      ; 2.136      ;
; 2.154 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.537      ; 2.125      ;
; 2.154 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.388      ; 1.976      ;
; 2.163 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.413      ; 1.992      ;
; 2.163 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.413      ; 1.992      ;
; 2.164 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.431      ; 2.009      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                                     ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.319 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 12.605     ;
; 1.365 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 12.559     ;
; 1.519 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 12.405     ;
; 1.530 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 12.394     ;
; 1.585 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 12.339     ;
; 1.647 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 12.277     ;
; 1.665 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 12.259     ;
; 1.729 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.856      ; 12.168     ;
; 1.869 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.856      ; 12.028     ;
; 1.913 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[45]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.856      ; 11.984     ;
; 1.929 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.856      ; 11.968     ;
; 2.024 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.916     ;
; 2.070 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.870     ;
; 2.083 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.841     ;
; 2.124 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[46]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.856      ; 11.773     ;
; 2.200 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.740     ;
; 2.224 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.716     ;
; 2.231 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.905      ; 11.715     ;
; 2.235 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.705     ;
; 2.246 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.694     ;
; 2.251 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.657     ;
; 2.263 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.661     ;
; 2.277 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.905      ; 11.669     ;
; 2.290 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.650     ;
; 2.297 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.611     ;
; 2.309 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.615     ;
; 2.352 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.588     ;
; 2.368 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.556     ;
; 2.370 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.570     ;
; 2.400 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.540     ;
; 2.411 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.529     ;
; 2.414 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.510     ;
; 2.426 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.482     ;
; 2.431 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.905      ; 11.515     ;
; 2.434 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.872      ; 11.479     ;
; 2.438 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.486     ;
; 2.442 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.905      ; 11.504     ;
; 2.451 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.457     ;
; 2.462 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.446     ;
; 2.463 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.461     ;
; 2.466 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.474     ;
; 2.472 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.436     ;
; 2.474 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.450     ;
; 2.484 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.440     ;
; 2.497 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.905      ; 11.449     ;
; 2.517 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.391     ;
; 2.528 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.412     ;
; 2.529 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.395     ;
; 2.538 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.386     ;
; 2.546 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.394     ;
; 2.559 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.905      ; 11.387     ;
; 2.568 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.356     ;
; 2.574 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.872      ; 11.339     ;
; 2.577 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.905      ; 11.369     ;
; 2.579 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.329     ;
; 2.579 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.345     ;
; 2.584 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.340     ;
; 2.591 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.333     ;
; 2.597 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.311     ;
; 2.609 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.315     ;
; 2.609 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[47]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.856      ; 11.288     ;
; 2.610 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.872      ; 11.303     ;
; 2.618 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[45]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.872      ; 11.295     ;
; 2.626 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.282     ;
; 2.634 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.290     ;
; 2.634 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.872      ; 11.279     ;
; 2.637 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.271     ;
; 2.638 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.286     ;
; 2.641 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.878      ; 11.278     ;
; 2.649 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.275     ;
; 2.658 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.706      ; 11.089     ;
; 2.661 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.840      ; 11.220     ;
; 2.673 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.856      ; 11.224     ;
; 2.692 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.216     ;
; 2.696 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.228     ;
; 2.704 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.220     ;
; 2.714 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.210     ;
; 2.717 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.706      ; 11.030     ;
; 2.736 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.706      ; 11.011     ;
; 2.738 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.186     ;
; 2.749 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.175     ;
; 2.750 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.872      ; 11.163     ;
; 2.754 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.154     ;
; 2.766 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.158     ;
; 2.772 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.867      ; 11.136     ;
; 2.778 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.856      ; 11.119     ;
; 2.781 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.878      ; 11.138     ;
; 2.785 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2] ; transmitter:transmitter_inst|out_data[2]                     ; ad9866_clk   ; ad9866_clk  ; 6.510        ; -0.134     ; 3.482      ;
; 2.788 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.899      ; 11.152     ;
; 2.792 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.856      ; 11.105     ;
; 2.794 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[45]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.872      ; 11.119     ;
; 2.798 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.706      ; 10.949     ;
; 2.800 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.124     ;
; 2.801 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.840      ; 11.080     ;
; 2.804 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.883      ; 11.120     ;
; 2.810 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.872      ; 11.103     ;
; 2.813 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.856      ; 11.084     ;
; 2.825 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[45]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.878      ; 11.094     ;
; 2.829 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[46]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.872      ; 11.084     ;
; 2.836 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.840      ; 11.045     ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                   ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.593 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.315      ; 6.987      ;
; 1.644 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.315      ; 6.946      ;
; 1.648 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.312      ; 6.937      ;
; 1.787 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.325      ; 6.994      ;
; 1.895 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.365      ; 6.921      ;
; 1.915 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.325      ; 6.682      ;
; 1.931 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.363      ; 6.882      ;
; 2.230 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.493      ; 6.719      ;
; 2.366 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.363      ; 6.453      ;
; 2.555 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.324      ; 6.227      ;
; 2.638 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.326      ; 6.148      ;
; 2.683 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.363      ; 6.131      ;
; 2.728 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.363      ; 6.084      ;
; 6.232 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.315      ; 7.348      ;
; 6.236 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.312      ; 7.349      ;
; 6.238 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.315      ; 7.352      ;
; 6.425 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.325      ; 7.356      ;
; 6.525 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.365      ; 7.291      ;
; 6.559 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.363      ; 7.254      ;
; 6.941 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.344      ; 6.675      ;
; 7.013 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.493      ; 6.936      ;
; 7.422 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.343      ; 6.379      ;
; 7.476 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.382      ; 6.362      ;
; 7.682 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.382      ; 6.149      ;
; 7.885 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.345      ; 5.920      ;
; 7.929 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.382      ; 5.904      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'                                                                                                ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 6.950 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.414     ; 6.216      ;
; 7.014 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.350     ; 6.216      ;
; 9.462 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.689     ; 3.429      ;
; 9.479 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.672     ; 3.429      ;
; 9.489 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.662     ; 3.429      ;
; 9.517 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.634     ; 3.429      ;
; 9.517 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.634     ; 3.429      ;
; 9.518 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.633     ; 3.429      ;
; 9.596 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.555     ; 3.429      ;
; 9.596 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.555     ; 3.429      ;
; 9.657 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.672     ; 3.251      ;
; 9.669 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.482     ; 3.429      ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                                   ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 90.745 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.509     ; 8.614      ;
; 90.908 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.509     ; 8.451      ;
; 91.159 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 8.547      ;
; 91.322 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 8.384      ;
; 91.461 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.509     ; 7.898      ;
; 91.875 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.162     ; 7.831      ;
; 92.093 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.505     ; 7.403      ;
; 92.093 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.505     ; 7.403      ;
; 92.256 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.505     ; 7.240      ;
; 92.256 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.505     ; 7.240      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 7.072      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 7.072      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 7.072      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 7.072      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 7.072      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 7.072      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 7.072      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 7.072      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 7.072      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 7.072      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 7.072      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 7.072      ;
; 92.439 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 7.322      ;
; 92.467 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 6.966      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.909      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.909      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.909      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.909      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.909      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.909      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.909      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.909      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.909      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.909      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.909      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.909      ;
; 92.609 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.027     ; 7.365      ;
; 92.720 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 7.041      ;
; 92.772 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.027     ; 7.202      ;
; 92.809 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.505     ; 6.687      ;
; 92.809 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.505     ; 6.687      ;
; 92.843 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.230      ; 7.255      ;
; 92.881 ; counter[22]                                        ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.899      ;
; 93.042 ; counter[22]                                        ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.437     ; 6.389      ;
; 93.124 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.230      ; 6.974      ;
; 93.152 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.356      ;
; 93.152 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.356      ;
; 93.152 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.356      ;
; 93.152 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.356      ;
; 93.152 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.356      ;
; 93.152 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.356      ;
; 93.152 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.356      ;
; 93.152 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.356      ;
; 93.152 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.356      ;
; 93.152 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.356      ;
; 93.152 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.356      ;
; 93.152 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.493     ; 6.356      ;
; 93.275 ; counter[0]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 6.509      ;
; 93.325 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.027     ; 6.649      ;
; 93.388 ; counter[1]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 6.396      ;
; 93.420 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.191     ; 6.390      ;
; 93.424 ; counter[2]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 6.360      ;
; 93.482 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_state.1        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.504     ; 6.015      ;
; 93.530 ; counter[3]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 6.254      ;
; 93.566 ; counter[4]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 6.218      ;
; 93.583 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|sen_n~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.191     ; 6.227      ;
; 93.645 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_state.1        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.504     ; 5.852      ;
; 93.677 ; counter[5]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 6.107      ;
; 93.712 ; counter[6]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 6.072      ;
; 93.787 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 6.111      ;
; 93.787 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 6.111      ;
; 93.815 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.431     ; 5.755      ;
; 93.815 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.431     ; 5.755      ;
; 93.826 ; counter[7]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 5.958      ;
; 93.859 ; counter[8]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 5.925      ;
; 93.898 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.875      ;
; 93.973 ; counter[9]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 5.811      ;
; 94.005 ; counter[10]                                        ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 5.779      ;
; 94.068 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 5.830      ;
; 94.068 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 5.830      ;
; 94.114 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.659      ;
; 94.119 ; counter[11]                                        ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 5.665      ;
; 94.130 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.780      ;
; 94.130 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.780      ;
; 94.130 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.780      ;
; 94.130 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.780      ;
; 94.130 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.780      ;
; 94.130 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.780      ;
; 94.130 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.780      ;
; 94.130 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.780      ;
; 94.130 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.780      ;
; 94.130 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.780      ;
; 94.130 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.780      ;
; 94.130 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 5.780      ;
; 94.136 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.191     ; 5.674      ;
; 94.150 ; counter[12]                                        ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 5.632      ;
; 94.158 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.419     ; 5.424      ;
; 94.158 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.419     ; 5.424      ;
; 94.158 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.419     ; 5.424      ;
; 94.158 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.419     ; 5.424      ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.138     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.137     ; 3.476      ;
; 2496.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.476      ;
; 2496.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.476      ;
; 2496.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.476      ;
; 2496.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.476      ;
; 2496.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.476      ;
; 2496.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.476      ;
; 2496.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.476      ;
; 2496.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.476      ;
; 2496.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.476      ;
; 2496.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.118     ; 3.476      ;
; 2496.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.118     ; 3.476      ;
; 2496.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.118     ; 3.476      ;
; 2496.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.118     ; 3.476      ;
; 2496.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.118     ; 3.476      ;
; 2496.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.118     ; 3.476      ;
; 2496.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.118     ; 3.476      ;
; 2496.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.118     ; 3.476      ;
; 2496.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.118     ; 3.476      ;
; 2496.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.208      ; 3.356      ;
; 2496.979 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.886      ; 3.975      ;
; 2497.019 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.658      ; 3.707      ;
; 2497.038 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.658      ; 3.688      ;
; 2497.045 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.658      ; 3.681      ;
; 2497.048 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.149      ; 3.122      ;
; 2497.099 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.440      ; 3.409      ;
; 2497.238 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.208      ; 2.991      ;
; 2497.246 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.208      ; 2.983      ;
; 2497.347 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.945      ; 3.666      ;
; 2497.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.893      ; 3.604      ;
; 2497.362 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.149      ; 2.808      ;
; 2497.382 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.900      ; 3.586      ;
; 2497.382 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.911      ; 3.597      ;
; 2497.389 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.208      ; 2.840      ;
; 2497.411 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.149      ; 2.759      ;
; 2497.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.149      ; 2.744      ;
; 2497.460 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.959      ; 3.567      ;
; 2497.499 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.440      ; 3.009      ;
; 2497.546 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.208      ; 2.683      ;
; 2497.581 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.644      ; 3.131      ;
; 2497.607 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.644      ; 3.105      ;
; 2497.616 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.651      ; 3.103      ;
; 2497.629 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.651      ; 3.090      ;
; 2497.642 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.651      ; 3.077      ;
; 2497.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.208      ; 2.569      ;
; 2497.661 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.208      ; 2.568      ;
; 2497.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.669      ; 3.075      ;
; 2497.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.208      ; 2.565      ;
; 2497.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 2.290      ;
; 2497.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.669      ; 3.049      ;
; 2497.727 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.149      ; 2.443      ;
; 2497.727 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.644      ; 2.985      ;
; 2497.731 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.644      ; 2.981      ;
; 2497.735 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.149      ; 2.435      ;
; 2497.739 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.658      ; 2.987      ;
; 2497.740 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.208      ; 2.489      ;
; 2497.749 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.669      ; 2.988      ;
; 2497.754 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.208      ; 2.475      ;
; 2497.762 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.208      ; 2.467      ;
; 2497.763 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.499      ; 2.804      ;
; 2497.765 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.669      ; 2.972      ;
; 2497.770 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.669      ; 2.967      ;
; 2497.776 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.658      ; 2.950      ;
; 2497.782 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.114     ; 2.125      ;
; 2497.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.149      ; 2.349      ;
; 2497.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.149      ; 2.349      ;
; 2497.826 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.970      ; 3.212      ;
; 2497.836 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.149      ; 2.334      ;
; 2497.877 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.093     ; 2.051      ;
; 2497.890 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.093     ; 2.038      ;
; 2497.900 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.093     ; 2.028      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2598.677 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 5.268      ;
; 2598.677 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 5.268      ;
; 2598.677 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 5.268      ;
; 2598.677 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 5.268      ;
; 2598.677 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 5.268      ;
; 2598.677 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 5.268      ;
; 2598.677 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 5.268      ;
; 2598.677 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 5.268      ;
; 2598.677 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 5.268      ;
; 2599.210 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 4.735      ;
; 2599.210 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 4.735      ;
; 2599.210 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 4.735      ;
; 2599.210 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 4.735      ;
; 2599.210 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 4.735      ;
; 2599.210 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 4.735      ;
; 2599.210 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 4.735      ;
; 2599.210 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 4.735      ;
; 2599.210 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 4.735      ;
; 2601.490 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 2.455      ;
; 2601.511 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 2.434      ;
; 2601.824 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.222     ; 2.121      ;
; 5201.946 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.308      ;
; 5201.946 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.308      ;
; 5201.946 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.308      ;
; 5201.946 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.308      ;
; 5201.951 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.304      ;
; 5201.951 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.304      ;
; 5201.951 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.304      ;
; 5201.951 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.304      ;
; 5201.951 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.304      ;
; 5201.951 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.304      ;
; 5202.247 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.007      ;
; 5202.247 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.007      ;
; 5202.247 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.007      ;
; 5202.247 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.007      ;
; 5202.252 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.003      ;
; 5202.252 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.003      ;
; 5202.252 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.003      ;
; 5202.252 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.003      ;
; 5202.252 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.003      ;
; 5202.252 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.003      ;
; 5202.388 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.868      ;
; 5202.441 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.813      ;
; 5202.441 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.813      ;
; 5202.441 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.813      ;
; 5202.441 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.813      ;
; 5202.446 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.809      ;
; 5202.446 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.809      ;
; 5202.446 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.809      ;
; 5202.446 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.809      ;
; 5202.446 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.809      ;
; 5202.446 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.809      ;
; 5202.689 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.567      ;
; 5202.831 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.423      ;
; 5202.831 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.423      ;
; 5202.831 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.423      ;
; 5202.831 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.423      ;
; 5202.836 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.419      ;
; 5202.836 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.419      ;
; 5202.836 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.419      ;
; 5202.836 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.419      ;
; 5202.836 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.419      ;
; 5202.836 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.419      ;
; 5202.883 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.373      ;
; 5202.927 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.327      ;
; 5202.927 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.327      ;
; 5202.927 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.327      ;
; 5202.927 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.327      ;
; 5202.932 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.323      ;
; 5202.932 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.323      ;
; 5202.932 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.323      ;
; 5202.932 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.323      ;
; 5202.932 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.323      ;
; 5202.932 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.323      ;
; 5202.969 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.285      ;
; 5202.969 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.285      ;
; 5202.969 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.285      ;
; 5202.969 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.285      ;
; 5202.974 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.281      ;
; 5202.974 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.281      ;
; 5202.974 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.281      ;
; 5202.974 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.281      ;
; 5202.974 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.281      ;
; 5202.974 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.281      ;
; 5202.976 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.280      ;
; 5203.023 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.233      ;
; 5203.026 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.230      ;
; 5203.046 ; profile:profile_CW|timer[5]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.210      ;
; 5203.082 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.172      ;
; 5203.082 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.172      ;
; 5203.082 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.172      ;
; 5203.082 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.172      ;
; 5203.082 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.078     ; 5.174      ;
; 5203.087 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.168      ;
; 5203.087 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.168      ;
; 5203.087 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.168      ;
; 5203.087 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.168      ;
; 5203.087 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.168      ;
; 5203.087 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.168      ;
; 5203.102 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.152      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                   ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33325.793 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.477      ;
; 33325.793 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.477      ;
; 33325.793 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.477      ;
; 33325.793 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.477      ;
; 33325.793 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.477      ;
; 33325.793 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.477      ;
; 33325.793 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.477      ;
; 33325.793 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.477      ;
; 33325.793 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.477      ;
; 33325.868 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.385      ;
; 33325.868 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.385      ;
; 33325.868 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.385      ;
; 33325.868 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.385      ;
; 33325.868 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.385      ;
; 33325.868 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.385      ;
; 33325.868 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.385      ;
; 33325.868 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.385      ;
; 33325.868 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.385      ;
; 33325.927 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.343      ;
; 33325.927 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.343      ;
; 33325.927 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.343      ;
; 33325.927 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.343      ;
; 33325.927 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.343      ;
; 33325.927 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.343      ;
; 33325.927 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.343      ;
; 33325.927 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.343      ;
; 33325.927 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.343      ;
; 33325.945 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.325      ;
; 33325.945 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.325      ;
; 33325.945 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.325      ;
; 33325.945 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.325      ;
; 33325.945 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.325      ;
; 33325.945 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.325      ;
; 33325.945 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.325      ;
; 33325.945 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.325      ;
; 33325.945 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.325      ;
; 33325.963 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.290      ;
; 33325.963 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.290      ;
; 33325.963 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.290      ;
; 33325.963 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.290      ;
; 33325.963 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.290      ;
; 33325.963 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.290      ;
; 33325.963 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.290      ;
; 33325.963 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.290      ;
; 33325.963 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.290      ;
; 33325.976 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.294      ;
; 33325.976 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.294      ;
; 33325.976 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.294      ;
; 33325.976 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.294      ;
; 33325.976 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.294      ;
; 33325.976 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.294      ;
; 33325.976 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.294      ;
; 33325.976 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.294      ;
; 33325.976 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.294      ;
; 33326.122 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.132      ;
; 33326.122 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.132      ;
; 33326.122 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.132      ;
; 33326.122 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.132      ;
; 33326.122 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.132      ;
; 33326.122 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.132      ;
; 33326.122 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.132      ;
; 33326.122 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.132      ;
; 33326.122 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.132      ;
; 33326.149 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.121      ;
; 33326.149 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.121      ;
; 33326.149 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.121      ;
; 33326.149 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.121      ;
; 33326.149 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.121      ;
; 33326.149 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.121      ;
; 33326.149 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.121      ;
; 33326.149 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.121      ;
; 33326.149 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.064     ; 7.121      ;
; 33326.159 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.094      ;
; 33326.159 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.094      ;
; 33326.159 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.094      ;
; 33326.159 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.094      ;
; 33326.159 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.094      ;
; 33326.159 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.094      ;
; 33326.159 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.094      ;
; 33326.159 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.094      ;
; 33326.159 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.094      ;
; 33326.197 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.097     ; 7.040      ;
; 33326.197 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.097     ; 7.040      ;
; 33326.197 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.097     ; 7.040      ;
; 33326.197 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.097     ; 7.040      ;
; 33326.197 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.097     ; 7.040      ;
; 33326.197 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.097     ; 7.040      ;
; 33326.197 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.097     ; 7.040      ;
; 33326.197 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.097     ; 7.040      ;
; 33326.197 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.097     ; 7.040      ;
; 33326.256 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.998      ;
; 33326.256 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.998      ;
; 33326.256 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.998      ;
; 33326.256 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.998      ;
; 33326.256 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.998      ;
; 33326.256 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.998      ;
; 33326.256 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.998      ;
; 33326.256 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.998      ;
; 33326.256 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.998      ;
; 33326.274 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 6.980      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.236 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.701      ; 1.191      ;
; 0.252 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.701      ; 1.207      ;
; 0.305 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.701      ; 1.260      ;
; 0.320 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.701      ; 1.275      ;
; 0.422 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[2]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.169      ; 0.803      ;
; 0.449 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[30]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.338      ; 0.999      ;
; 0.451 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[5]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.711      ; 1.416      ;
; 0.457 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[0]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.141      ; 0.810      ;
; 0.465 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.141      ; 0.818      ;
; 0.474 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[5]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.158      ; 0.844      ;
; 0.475 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.116      ; 0.803      ;
; 0.476 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.338      ; 1.026      ;
; 0.477 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.338      ; 1.027      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.482 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.488 ; transmitter:transmitter_inst|counter[0]                                                                                            ; transmitter:transmitter_inst|counter[0]                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.758      ;
; 0.492 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[41]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[41]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.338      ; 1.042      ;
; 0.496 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.117      ; 0.825      ;
; 0.510 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][0]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[14][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.778      ;
; 0.510 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][1]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[14][2]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.778      ;
; 0.510 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.778      ;
; 0.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|parity7                        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.081      ; 0.806      ;
; 0.516 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.101      ; 0.829      ;
; 0.521 ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[22]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.294      ; 1.027      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][0]                                                                               ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][0]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[0]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[1]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[7]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[7]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[4]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[7]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[3]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[0]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[0]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][2]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][2]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[2]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][0]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.364 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.215      ; 0.791      ;
; 0.383 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.215      ; 0.810      ;
; 0.384 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.215      ; 0.811      ;
; 0.450 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.468      ; 1.172      ;
; 0.463 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.453      ; 1.170      ;
; 0.473 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.468      ; 1.195      ;
; 0.475 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[10]                                         ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.105      ; 0.794      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.489 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.106      ; 0.807      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.453      ; 1.197      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.453      ; 1.202      ;
; 0.500 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[7]                                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.107      ; 0.819      ;
; 0.500 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[8]                                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.107      ; 0.819      ;
; 0.509 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.468      ; 1.231      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.453      ; 1.233      ;
; 0.532 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.802      ;
; 0.532 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.453      ; 1.239      ;
; 0.537 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.806      ;
; 0.540 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.811      ;
; 0.546 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.785      ;
; 0.564 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.803      ;
; 0.565 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.393      ; 1.212      ;
; 0.574 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.464      ; 1.292      ;
; 0.580 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.820      ;
; 0.588 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.828      ;
; 0.589 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.828      ;
; 0.597 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.837      ;
; 0.611 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.018     ; 0.805      ;
; 0.623 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.215      ; 1.050      ;
; 0.635 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.215      ; 1.062      ;
; 0.649 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.215      ; 1.076      ;
; 0.651 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.920      ;
; 0.651 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.921      ;
; 0.687 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.926      ;
; 0.688 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.958      ;
; 0.698 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[6]                                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.107      ; 1.017      ;
; 0.700 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.940      ;
; 0.701 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.970      ;
; 0.701 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.940      ;
; 0.711 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.981      ;
; 0.726 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.071      ; 1.009      ;
; 0.730 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.071      ; 1.013      ;
; 0.743 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.012      ;
; 0.752 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.022      ;
; 0.752 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.401      ; 1.407      ;
; 0.756 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.456      ; 1.466      ;
; 0.761 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.000      ;
; 0.762 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.032      ;
; 0.775 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.014      ;
; 0.775 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.014      ;
; 0.779 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 1.019      ;
; 0.787 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.498      ; 1.539      ;
; 0.788 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.483      ; 1.525      ;
; 0.795 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.034      ;
; 0.803 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.072      ;
; 0.805 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 1.076      ;
; 0.805 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 1.076      ;
; 0.806 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.075      ;
; 0.806 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.075      ;
; 0.809 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.106      ; 1.127      ;
; 0.810 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.079      ;
; 0.816 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.085      ;
; 0.817 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.393      ; 1.464      ;
; 0.818 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.057      ;
; 0.822 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.498      ; 1.574      ;
; 0.823 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.464      ; 1.541      ;
; 0.825 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.425      ; 1.504      ;
; 0.826 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 1.066      ;
; 0.829 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.068      ;
; 0.830 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.440      ; 1.524      ;
; 0.830 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.451      ; 1.535      ;
; 0.832 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 1.072      ;
; 0.837 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.456      ; 1.547      ;
; 0.840 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.079      ;
; 0.840 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.483      ; 1.577      ;
; 0.840 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.974      ; 2.068      ;
; 0.847 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.455      ; 1.556      ;
; 0.855 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.451      ; 1.560      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.493 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.656 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.948      ;
; 0.745 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.758 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.759 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.759 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.051      ;
; 0.759 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.764 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.772 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.777 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.501      ;
; 0.785 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.510      ;
; 0.798 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.522      ;
; 0.800 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.528      ;
; 0.802 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.530      ;
; 0.804 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.532      ;
; 0.817 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.544      ;
; 0.819 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.111      ;
; 0.820 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.547      ;
; 0.821 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.546      ;
; 0.832 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.556      ;
; 0.834 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.558      ;
; 0.836 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.128      ;
; 0.844 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.571      ;
; 0.847 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.574      ;
; 0.852 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.577      ;
; 0.863 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.587      ;
; 0.877 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.601      ;
; 0.879 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.171      ;
; 0.940 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 0.947 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.239      ;
; 0.959 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.984 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.276      ;
; 1.002 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.294      ;
; 1.006 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.298      ;
; 1.046 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.774      ;
; 1.056 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.781      ;
; 1.099 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.106 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.398      ;
; 1.107 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.107 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.401      ;
; 1.111 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.838      ;
; 1.112 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.402      ;
; 1.113 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.403      ;
; 1.115 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.407      ;
; 1.116 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.494 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.786      ;
; 0.511 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.803      ;
; 0.653 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.945      ;
; 0.707 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.998      ;
; 0.738 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.029      ;
; 0.746 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.038      ;
; 0.763 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.769 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.066      ;
; 0.775 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.775 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.783 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.074      ;
; 0.785 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.076      ;
; 0.796 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.089      ;
; 0.848 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.140      ;
; 0.954 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.247      ;
; 0.963 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.255      ;
; 1.007 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.299      ;
; 1.030 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.322      ;
; 1.035 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.327      ;
; 1.117 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.123 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.416      ;
; 1.124 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.131 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.424      ;
; 1.132 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.425      ;
; 1.132 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.423      ;
; 1.133 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.428      ;
; 1.140 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.433      ;
; 1.141 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.417      ;
; 1.142 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.434      ;
; 1.143 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.436      ;
; 1.150 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.426      ;
; 1.178 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.470      ;
; 1.211 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.502      ;
; 1.217 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.509      ;
; 1.248 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.541      ;
; 1.255 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.550      ;
; 1.264 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.271 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.547      ;
; 1.272 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.565      ;
; 1.274 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.566      ;
; 1.280 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.556      ;
; 1.281 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.574      ;
; 1.281 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.557      ;
; 1.282 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.574      ;
; 1.283 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.576      ;
; 1.283 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.576      ;
; 1.288 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.564      ;
; 1.290 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.566      ;
; 1.296 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.588      ;
; 1.297 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.573      ;
; 1.309 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.602      ;
; 1.333 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.625      ;
; 1.338 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.630      ;
; 1.388 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.680      ;
; 1.389 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.681      ;
; 1.396 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.689      ;
; 1.396 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.689      ;
; 1.397 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.689      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.758      ;
; 0.501 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.792      ;
; 0.502 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.795      ;
; 0.506 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.798      ;
; 0.511 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.802      ;
; 0.512 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.803      ;
; 0.642 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.934      ;
; 0.691 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.982      ;
; 0.736 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.027      ;
; 0.736 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.027      ;
; 0.737 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.738 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.740 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.741 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.034      ;
; 0.744 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.763 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.059      ;
; 0.782 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.074      ;
; 0.818 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.109      ;
; 0.824 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.115      ;
; 0.836 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.127      ;
; 0.837 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.128      ;
; 0.848 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.140      ;
; 0.877 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 1.180      ;
; 0.878 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 1.181      ;
; 0.879 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 1.182      ;
; 0.883 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 1.186      ;
; 0.901 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 1.204      ;
; 0.952 ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.243      ;
; 0.955 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.247      ;
; 0.974 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.266      ;
; 1.042 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.092      ; 1.346      ;
; 1.062 ; counter[23]~_Duplicate_1                           ; counter[23]~_Duplicate_1                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.353      ;
; 1.089 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 1.382      ;
; 1.091 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.382      ;
; 1.091 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.382      ;
; 1.092 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.093 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.098 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.390      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.473 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.801      ;
; 0.474 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.802      ;
; 0.474 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.802      ;
; 0.475 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.803      ;
; 0.477 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.805      ;
; 0.486 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.802      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.803      ;
; 0.488 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.802      ;
; 0.488 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.802      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.804      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.821      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.089      ; 0.801      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.089      ; 0.803      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_sck      ; spi_sck     ; 0.000        ; 0.089      ; 0.803      ;
; 0.509 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.778      ;
; 0.511 ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_slave:spi_slave_rx_inst|treg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.777      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.063      ; 0.801      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.063      ; 0.802      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.063      ; 0.803      ;
; 0.530 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.063      ; 0.805      ;
; 0.531 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.063      ; 0.806      ;
; 0.532 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.803      ;
; 0.532 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.803      ;
; 0.532 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.803      ;
; 0.533 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.804      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.802      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.805      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.800      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.801      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.804      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.804      ;
; 0.549 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.819      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.820      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.820      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.820      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.820      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.820      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.822      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.823      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.821      ;
; 0.620 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.185      ; 1.017      ;
; 0.640 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.163      ; 1.015      ;
; 0.663 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.934      ;
; 0.663 ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_slave:spi_slave_rx_inst|treg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.935      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.935      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_slave:spi_slave_rx_inst|treg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.936      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.934      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.936      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.935      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.935      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.936      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.936      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.936      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.936      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.936      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.936      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.936      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.937      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.935      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.935      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.935      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.937      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.937      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_slave:spi_slave_rx_inst|treg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.936      ;
; 0.670 ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.938      ;
; 0.670 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.937      ;
; 0.671 ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.937      ;
; 0.671 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.937      ;
; 0.672 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.938      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.476 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.488 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.125      ; 0.825      ;
; 0.531 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.801      ;
; 0.582 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 0.804      ;
; 0.586 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.709      ; 1.549      ;
; 0.586 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.710      ; 1.550      ;
; 0.609 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.709      ; 1.572      ;
; 0.609 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.710      ; 1.573      ;
; 0.638 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.134      ; 0.984      ;
; 0.639 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.709      ; 1.602      ;
; 0.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.919      ;
; 0.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.125      ; 1.017      ;
; 0.700 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.970      ;
; 0.742 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.086      ; 1.040      ;
; 0.751 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.019      ;
; 0.763 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.125      ; 1.100      ;
; 0.774 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.041      ;
; 0.832 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.100      ;
; 0.833 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.101      ;
; 0.841 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.109      ;
; 0.849 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.202     ; 0.859      ;
; 0.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.421      ; 1.540      ;
; 0.878 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.554      ;
; 0.881 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.421      ; 1.556      ;
; 0.897 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.030      ; 1.139      ;
; 0.910 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.586      ;
; 0.918 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.511      ;
; 0.918 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.511      ;
; 0.921 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.125      ; 1.258      ;
; 0.923 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.202     ; 0.933      ;
; 0.930 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 1.152      ;
; 0.946 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.134      ; 1.292      ;
; 0.947 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.710      ; 1.911      ;
; 0.953 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.421      ; 1.628      ;
; 0.953 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.629      ;
; 0.957 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 1.179      ;
; 0.964 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.125      ; 1.301      ;
; 0.968 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.182      ; 2.404      ;
; 0.985 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.202     ; 0.995      ;
; 0.991 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.189      ; 2.434      ;
; 0.997 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.200      ; 2.451      ;
; 0.997 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 1.219      ;
; 0.998 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.202     ; 1.008      ;
; 1.002 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.270      ;
; 1.014 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.174      ; 2.442      ;
; 1.014 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.182      ; 2.450      ;
; 1.021 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.894      ; 2.169      ;
; 1.022 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.202     ; 1.032      ;
; 1.030 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.202     ; 1.040      ;
; 1.031 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.298      ;
; 1.031 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.200      ; 2.485      ;
; 1.071 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.202     ; 1.081      ;
; 1.082 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.675      ;
; 1.084 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.351      ;
; 1.089 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.202     ; 1.099      ;
; 1.096 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.364      ;
; 1.099 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.692      ;
; 1.099 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.692      ;
; 1.157 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.912      ; 2.323      ;
; 1.174 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.202     ; 1.184      ;
; 1.176 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.886      ; 2.316      ;
; 1.184 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.777      ;
; 1.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.182      ; 2.641      ;
; 1.217 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.485      ;
; 1.221 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.894      ; 2.369      ;
; 1.228 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.200      ; 2.682      ;
; 1.231 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.710      ; 2.195      ;
; 1.234 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.502      ;
; 1.235 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.503      ;
; 1.235 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.901      ; 2.390      ;
; 1.235 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.325      ; 1.772      ;
; 1.249 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.202     ; 1.259      ;
; 1.249 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.325      ; 1.786      ;
; 1.249 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.325      ; 1.786      ;
; 1.251 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.519      ;
; 1.253 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.929      ;
; 1.259 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.202     ; 1.269      ;
; 1.259 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.182      ; 2.695      ;
; 1.260 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.230     ; 1.242      ;
; 1.267 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.894      ; 2.415      ;
; 1.274 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.867      ;
; 1.287 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.886      ; 2.427      ;
; 1.295 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.189      ; 2.738      ;
; 1.297 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.890      ;
; 1.304 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 1.526      ;
; 1.304 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.174      ; 2.732      ;
; 1.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.579      ;
; 1.312 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.421      ; 1.987      ;
; 1.312 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.905      ;
; 1.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.189      ; 2.757      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.838 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.548      ; 5.647      ;
; 0.893 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.509      ; 5.663      ;
; 1.083 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.548      ; 5.892      ;
; 1.156 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.548      ; 5.965      ;
; 1.343 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.507      ; 6.111      ;
; 1.415 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.508      ; 6.184      ;
; 1.562 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.702      ; 6.525      ;
; 1.891 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.567      ; 6.719      ;
; 1.918 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.569      ; 6.748      ;
; 2.029 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.517      ; 6.807      ;
; 2.038 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.514      ; 6.813      ;
; 2.051 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.527      ; 6.839      ;
; 2.090 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.517      ; 6.868      ;
; 5.973 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.567      ; 5.821      ;
; 6.026 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.567      ; 5.874      ;
; 6.082 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.528      ; 5.891      ;
; 6.141 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.567      ; 5.989      ;
; 6.151 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.526      ; 5.958      ;
; 6.333 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.702      ; 6.316      ;
; 6.444 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.527      ; 6.252      ;
; 6.542 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.567      ; 6.390      ;
; 6.569 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.569      ; 6.419      ;
; 6.626 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.527      ; 6.434      ;
; 6.654 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.514      ; 6.449      ;
; 6.655 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.517      ; 6.453      ;
; 6.666 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.517      ; 6.464      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.084 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.772      ; 1.665      ;
; 1.090 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.772      ; 1.671      ;
; 1.096 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.772      ; 1.677      ;
; 1.147 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.760      ; 1.716      ;
; 1.171 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.790      ; 1.770      ;
; 1.187 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.760      ; 1.756      ;
; 1.198 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.802      ; 1.809      ;
; 1.216 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.891      ; 1.916      ;
; 1.227 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.785      ; 1.821      ;
; 1.227 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.785      ; 1.821      ;
; 1.231 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.901      ; 2.374      ;
; 1.233 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.760      ; 1.802      ;
; 1.235 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.802      ; 1.846      ;
; 1.244 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.785      ; 1.838      ;
; 1.250 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.802      ; 1.861      ;
; 1.251 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.665      ; 2.158      ;
; 1.251 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.665      ; 2.158      ;
; 1.258 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.903      ; 1.970      ;
; 1.262 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.904      ; 1.975      ;
; 1.270 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.888      ; 2.400      ;
; 1.275 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.817      ; 1.901      ;
; 1.277 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.901      ; 2.420      ;
; 1.277 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.772      ; 1.858      ;
; 1.284 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.785      ; 1.878      ;
; 1.286 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.760      ; 1.855      ;
; 1.287 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.918      ; 2.447      ;
; 1.287 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 2.207      ;
; 1.288 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.903      ; 2.000      ;
; 1.290 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.888      ; 2.420      ;
; 1.291 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.770      ; 1.870      ;
; 1.293 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.770      ; 1.872      ;
; 1.293 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.802      ; 1.904      ;
; 1.296 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.992      ; 3.530      ;
; 1.301 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.770      ; 1.880      ;
; 1.303 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.802      ; 1.914      ;
; 1.303 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.772      ; 1.884      ;
; 1.305 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.901      ; 2.448      ;
; 1.307 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.785      ; 1.901      ;
; 1.307 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.770      ; 1.886      ;
; 1.307 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 2.227      ;
; 1.307 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.891      ; 2.007      ;
; 1.309 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.817      ; 1.935      ;
; 1.310 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.785      ; 1.904      ;
; 1.311 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.770      ; 1.890      ;
; 1.311 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.665      ; 2.218      ;
; 1.317 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.770      ; 1.896      ;
; 1.320 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.772      ; 1.901      ;
; 1.322 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.678      ; 2.242      ;
; 1.328 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.876      ; 3.013      ;
; 1.329 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.770      ; 1.908      ;
; 1.331 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.889      ; 2.029      ;
; 1.348 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.817      ; 1.974      ;
; 1.349 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.802      ; 1.960      ;
; 1.351 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.918      ; 2.511      ;
; 1.352 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.901      ; 2.495      ;
; 1.358 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.770      ; 1.937      ;
; 1.367 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.817      ; 1.993      ;
; 1.372 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.901      ; 2.515      ;
; 1.376 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.785      ; 1.970      ;
; 1.380 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.864      ; 3.053      ;
; 1.393 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.832      ; 2.034      ;
; 1.404 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.891      ; 2.104      ;
; 1.405 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.019      ; 2.666      ;
; 1.417 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.832      ; 2.058      ;
; 1.420 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.888      ; 2.550      ;
; 1.424 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.020      ; 2.686      ;
; 1.425 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.760      ; 1.994      ;
; 1.434 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.019      ; 2.695      ;
; 1.440 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.790      ; 2.039      ;
; 1.448 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.899      ; 2.589      ;
; 1.457 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.918      ; 2.617      ;
; 1.459 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.904      ; 2.172      ;
; 1.462 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.888      ; 2.592      ;
; 1.468 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.772      ; 2.049      ;
; 1.469 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.785      ; 2.063      ;
; 1.482 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.901      ; 2.625      ;
; 1.483 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.918      ; 2.643      ;
; 1.496 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.019      ; 2.757      ;
; 1.500 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.948      ; 2.690      ;
; 1.507 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.903      ; 2.219      ;
; 1.514 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.946      ; 2.702      ;
; 1.527 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.665      ; 2.434      ;
; 1.530 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.931      ; 2.703      ;
; 1.565 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.020      ; 2.827      ;
; 1.573 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.901      ; 2.716      ;
; 1.588 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.790      ; 2.187      ;
; 1.600 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.948      ; 2.790      ;
; 1.604 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.790      ; 2.203      ;
; 1.604 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.918      ; 2.764      ;
; 1.610 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.790      ; 2.209      ;
; 1.612 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.790      ; 2.211      ;
; 1.613 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.888      ; 2.743      ;
; 1.618 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.760      ; 2.187      ;
; 1.638 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.832      ; 2.279      ;
; 1.673 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.832      ; 2.314      ;
; 1.688 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.760      ; 2.257      ;
; 1.700 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.888      ; 2.830      ;
; 1.743 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.903      ; 2.455      ;
; 1.771 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.901      ; 2.914      ;
; 1.808 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.019      ; 3.069      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.459 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.685     ; 1.016      ;
; 1.877 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.747     ; 1.372      ;
; 1.924 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.683     ; 1.483      ;
; 1.936 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.640     ; 1.538      ;
; 1.945 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.640     ; 1.547      ;
; 2.051 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 0.997      ;
; 2.055 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.001      ;
; 2.078 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.024      ;
; 2.079 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.025      ;
; 2.080 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.026      ;
; 2.083 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.617     ; 1.708      ;
; 2.085 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.031      ;
; 2.088 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.034      ;
; 2.089 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.035      ;
; 2.095 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.041      ;
; 2.098 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.044      ;
; 2.104 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.050      ;
; 2.110 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.617     ; 1.735      ;
; 2.143 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.617     ; 1.768      ;
; 2.181 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.617     ; 1.806      ;
; 2.181 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.617     ; 1.806      ;
; 2.232 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.779     ; 1.262      ;
; 2.287 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.233      ;
; 2.308 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.643     ; 1.907      ;
; 2.311 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.257      ;
; 2.311 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.861     ; 1.259      ;
; 2.317 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.782     ; 1.344      ;
; 2.334 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.861     ; 1.282      ;
; 2.339 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.861     ; 1.287      ;
; 2.342 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.863     ; 1.288      ;
; 2.347 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.861     ; 1.295      ;
; 2.352 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.782     ; 1.379      ;
; 2.357 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.807     ; 1.359      ;
; 2.362 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.806     ; 1.365      ;
; 2.364 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.861     ; 1.312      ;
; 2.368 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.890     ; 1.287      ;
; 2.388 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.861     ; 1.336      ;
; 2.392 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.802     ; 1.399      ;
; 2.401 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.861     ; 1.349      ;
; 2.401 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.862     ; 1.348      ;
; 2.406 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.778     ; 1.437      ;
; 2.413 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.364      ;
; 2.415 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.366      ;
; 2.416 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.367      ;
; 2.454 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.856     ; 1.407      ;
; 2.455 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.406      ;
; 2.456 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.779     ; 1.486      ;
; 2.457 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.856     ; 1.410      ;
; 2.458 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.895     ; 1.372      ;
; 2.458 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.409      ;
; 2.463 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.862     ; 1.410      ;
; 2.474 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.891     ; 1.392      ;
; 2.476 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.888     ; 1.397      ;
; 2.495 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.856     ; 1.448      ;
; 2.496 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.779     ; 1.526      ;
; 2.561 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.779     ; 1.591      ;
; 2.571 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.807     ; 1.573      ;
; 2.573 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.802     ; 1.580      ;
; 2.580 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.782     ; 1.607      ;
; 2.591 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.804     ; 1.596      ;
; 2.591 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.811     ; 1.589      ;
; 2.599 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.807     ; 1.601      ;
; 2.605 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.807     ; 1.607      ;
; 2.606 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.807     ; 1.608      ;
; 2.611 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.810     ; 1.610      ;
; 2.615 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.810     ; 1.614      ;
; 2.620 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.807     ; 1.622      ;
; 2.620 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.810     ; 1.619      ;
; 2.621 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.802     ; 1.628      ;
; 2.622 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.810     ; 1.621      ;
; 2.623 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.802     ; 1.630      ;
; 2.624 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.802     ; 1.631      ;
; 2.625 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.576      ;
; 2.626 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.782     ; 1.653      ;
; 2.634 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.802     ; 1.641      ;
; 2.637 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.588      ;
; 2.637 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.774     ; 1.672      ;
; 2.645 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.890     ; 1.564      ;
; 2.648 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.599      ;
; 2.648 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.856     ; 1.601      ;
; 2.649 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.600      ;
; 2.649 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.800     ; 1.658      ;
; 2.649 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.886     ; 1.572      ;
; 2.650 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.810     ; 1.649      ;
; 2.652 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.859     ; 1.602      ;
; 2.656 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.773     ; 1.692      ;
; 2.657 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.859     ; 1.607      ;
; 2.660 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.856     ; 1.613      ;
; 2.660 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.810     ; 1.659      ;
; 2.664 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.856     ; 1.617      ;
; 2.664 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.856     ; 1.617      ;
; 2.664 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.856     ; 1.617      ;
; 2.670 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.621      ;
; 2.670 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.800     ; 1.679      ;
; 2.675 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.772     ; 1.712      ;
; 2.676 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.627      ;
; 2.678 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.629      ;
; 2.681 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.888     ; 1.602      ;
; 2.684 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.801     ; 1.692      ;
; 2.685 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.858     ; 1.636      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 11.942 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.551     ; 3.201      ;
; 11.954 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.368     ; 3.396      ;
; 12.024 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.438     ; 3.396      ;
; 12.024 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.438     ; 3.396      ;
; 12.099 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.513     ; 3.396      ;
; 12.100 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.514     ; 3.396      ;
; 12.100 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.514     ; 3.396      ;
; 12.127 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.541     ; 3.396      ;
; 12.137 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.551     ; 3.396      ;
; 12.153 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.567     ; 3.396      ;
; 14.425 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.241     ; 5.994      ;
; 14.487 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.303     ; 5.994      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                                 ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 5.000        ; -0.507     ; 3.911      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.475 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.006     ; 3.510      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.714 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.236      ; 3.513      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.345      ; 3.522      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.404      ; 3.519      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.896 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.518      ;
; 0.922 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.528      ;
; 0.922 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.528      ;
; 0.922 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.528      ;
; 0.922 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.528      ;
; 0.922 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.528      ;
; 0.922 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.528      ;
; 0.922 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.459      ; 3.528      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
; 0.952 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.461      ; 3.500      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_10mhz'                                                                                                                                ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 95.816 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.111     ; 3.941      ;
; 95.817 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 3.941      ;
; 96.370 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.102     ; 3.529      ;
; 96.370 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.102     ; 3.529      ;
; 96.370 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.102     ; 3.529      ;
; 96.381 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.227      ; 3.714      ;
; 96.384 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 3.530      ;
; 96.384 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.087     ; 3.530      ;
; 96.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.530      ;
; 96.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.530      ;
; 96.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.530      ;
; 96.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.530      ;
; 96.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.530      ;
; 96.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.530      ;
; 96.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.530      ;
; 96.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.530      ;
; 96.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.530      ;
; 96.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.530      ;
; 96.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.530      ;
; 96.396 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.530      ;
; 96.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 3.518      ;
; 96.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 3.518      ;
; 96.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 3.518      ;
; 96.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 3.518      ;
; 96.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 3.518      ;
; 96.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 3.518      ;
; 96.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.198      ; 3.528      ;
; 96.741 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.269      ; 3.529      ;
; 96.741 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.269      ; 3.529      ;
; 96.741 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.269      ; 3.529      ;
; 96.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.391      ; 3.530      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.276      ;
; 1.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.276      ;
; 1.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.276      ;
; 1.876 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.276      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.886 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.291      ;
; 1.887 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.155      ; 3.284      ;
; 1.887 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.155      ; 3.284      ;
; 1.887 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.155      ; 3.284      ;
; 1.887 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.155      ; 3.284      ;
; 1.887 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.155      ; 3.284      ;
; 1.887 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.155      ; 3.284      ;
; 1.887 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.155      ; 3.284      ;
; 1.887 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.155      ; 3.284      ;
; 1.887 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.155      ; 3.284      ;
; 1.902 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.140      ; 3.284      ;
; 1.902 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.140      ; 3.284      ;
; 1.911 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.273      ;
; 1.911 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.273      ;
; 1.911 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.273      ;
; 1.911 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.273      ;
; 1.911 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.273      ;
; 1.911 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.273      ;
; 1.911 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.273      ;
; 1.911 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.273      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.925 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.292      ;
; 1.937 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 3.290      ;
; 1.937 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 3.290      ;
; 1.937 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 3.290      ;
; 1.937 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 3.290      ;
; 1.937 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 3.290      ;
; 1.937 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 3.290      ;
; 1.938 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.105      ; 3.285      ;
; 1.938 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.105      ; 3.285      ;
; 1.938 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.105      ; 3.285      ;
; 1.938 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.105      ; 3.285      ;
; 1.938 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.105      ; 3.285      ;
; 1.938 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.105      ; 3.285      ;
; 1.941 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.101      ; 3.284      ;
; 1.941 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.101      ; 3.284      ;
; 1.941 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.101      ; 3.284      ;
; 1.941 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.101      ; 3.284      ;
; 1.941 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.101      ; 3.284      ;
; 1.941 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.101      ; 3.284      ;
; 1.941 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.101      ; 3.284      ;
; 1.941 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.101      ; 3.284      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.273      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.273      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 3.284      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.273      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 3.284      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 3.284      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 3.284      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 3.284      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 3.284      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.273      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.273      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.273      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.273      ;
; 1.962 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.273      ;
; 1.964 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.279      ;
; 1.964 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.279      ;
; 1.964 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.279      ;
; 1.964 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.279      ;
; 1.964 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.279      ;
; 1.964 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.279      ;
; 1.964 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.279      ;
; 1.964 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.073      ; 3.279      ;
; 1.970 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.276      ;
; 1.970 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.276      ;
; 1.974 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.078      ; 3.294      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_10mhz'                                                                                                                                ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.512 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.570      ; 3.294      ;
; 2.582 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.498      ; 3.292      ;
; 2.582 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.498      ; 3.292      ;
; 2.582 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.498      ; 3.292      ;
; 2.655 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.424      ; 3.291      ;
; 2.882 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.431      ; 3.434      ;
; 2.984 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.096      ; 3.292      ;
; 2.984 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.096      ; 3.292      ;
; 2.984 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.096      ; 3.292      ;
; 2.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.294      ;
; 2.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.294      ;
; 2.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.294      ;
; 2.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.294      ;
; 2.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.294      ;
; 2.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.294      ;
; 2.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.294      ;
; 2.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.294      ;
; 2.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.294      ;
; 2.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.294      ;
; 2.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.294      ;
; 2.997 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 3.294      ;
; 2.998 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.283      ;
; 2.998 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.283      ;
; 2.998 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.283      ;
; 2.998 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.283      ;
; 2.998 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.283      ;
; 2.998 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.283      ;
; 3.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.294      ;
; 3.009 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 3.294      ;
; 3.582 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.766      ;
; 3.582 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.064      ; 3.767      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
Worst Case Available Settling Time: 18.773 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 46.42 MHz  ; 46.42 MHz       ; spi_sck                                                     ;                                                   ;
; 90.56 MHz  ; 90.56 MHz       ; ad9866_clk                                                  ;                                                   ;
; 95.76 MHz  ; 95.76 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 112.66 MHz ; 112.66 MHz      ; clk_10mhz                                                   ;                                                   ;
; 139.33 MHz ; 139.33 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 156.25 MHz ; 156.25 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 217.01 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 300.3 MHz  ; 63.75 MHz       ; spi_ce1                                                     ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_ce0                                                     ; -0.011    ; -0.011        ;
; spi_sck                                                     ; 0.390     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.396     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.958     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.800     ; 0.000         ;
; ad9866_clk                                                  ; 1.978     ; 0.000         ;
; virt_ad9866_txclk                                           ; 8.117     ; 0.000         ;
; clk_10mhz                                                   ; 91.124    ; 0.000         ;
; spi_ce1                                                     ; 2496.670  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2598.945  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33326.156 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ad9866_clk                                                  ; 0.221  ; 0.000         ;
; spi_ce0                                                     ; 0.341  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402  ; 0.000         ;
; clk_10mhz                                                   ; 0.402  ; 0.000         ;
; spi_ce1                                                     ; 0.426  ; 0.000         ;
; spi_sck                                                     ; 0.438  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.765  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.061  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.509  ; 0.000         ;
; virt_ad9866_txclk                                           ; 11.253 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 0.779  ; 0.000            ;
; clk_10mhz ; 96.141 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 1.499 ; 0.000            ;
; clk_10mhz ; 2.226 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.445     ; 0.000         ;
; ad9866_clk                                                  ; 5.764     ; 0.000         ;
; spi_sck                                                     ; 31.490    ; 0.000         ;
; clk_10mhz                                                   ; 49.468    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.286  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.381  ; 0.000         ;
; spi_ce1                                                     ; 1249.425  ; 0.000         ;
; spi_ce0                                                     ; 1249.474  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.421  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.920 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.011   ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.163     ; 1.877      ;
; 0.026    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.480     ; 1.523      ;
; 0.027    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.163     ; 1.839      ;
; 0.033    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.804      ; 2.800      ;
; 0.056    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.480     ; 1.493      ;
; 0.074    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.480     ; 1.475      ;
; 0.085    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.480     ; 1.464      ;
; 0.125    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.339     ; 1.565      ;
; 0.170    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.339     ; 1.520      ;
; 0.170    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.248     ; 1.611      ;
; 0.182    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.248     ; 1.599      ;
; 0.206    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.248     ; 1.575      ;
; 0.208    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.339     ; 1.482      ;
; 0.211    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.339     ; 1.479      ;
; 0.221    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.248     ; 1.560      ;
; 0.271    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.254     ; 1.504      ;
; 0.272    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.301     ; 1.456      ;
; 0.277    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.301     ; 1.451      ;
; 0.280    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.301     ; 1.448      ;
; 0.301    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.254     ; 1.474      ;
; 0.535    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.282     ; 1.212      ;
; 0.538    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.282     ; 1.209      ;
; 0.554    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.282     ; 1.193      ;
; 0.599    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.282     ; 1.148      ;
; 0.600    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.311     ; 1.118      ;
; 0.619    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.311     ; 1.099      ;
; 0.626    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.311     ; 1.092      ;
; 0.638    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; -0.311     ; 1.080      ;
; 0.738    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.140     ; 1.151      ;
; 0.765    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.140     ; 1.124      ;
; 0.807    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.140     ; 1.082      ;
; 0.810    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.140     ; 1.079      ;
; 2495.392 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.046     ; 4.584      ;
; 2495.393 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.046     ; 4.583      ;
; 2495.502 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.046     ; 4.474      ;
; 2495.503 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.046     ; 4.473      ;
; 2495.593 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 4.274      ;
; 2495.594 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 4.273      ;
; 2495.693 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 4.174      ;
; 2495.694 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 4.173      ;
; 2495.988 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.448     ; 3.586      ;
; 2495.989 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.448     ; 3.585      ;
; 2496.467 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.448     ; 3.107      ;
; 2496.468 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.448     ; 3.106      ;
; 2496.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.015     ; 3.480      ;
; 2496.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.015     ; 3.480      ;
; 2496.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.015     ; 3.480      ;
; 2496.575 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.291      ; 3.738      ;
; 2496.640 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.452      ; 3.871      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.653 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.134     ; 3.157      ;
; 2496.656 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.157      ;
; 2496.656 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.157      ;
; 2496.656 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.157      ;
; 2496.656 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.157      ;
; 2496.656 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.157      ;
; 2496.656 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.157      ;
; 2496.656 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.157      ;
; 2496.656 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.157      ;
; 2496.656 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.131     ; 3.157      ;
; 2496.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 3.157      ;
; 2496.666 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.450      ; 3.843      ;
; 2496.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 3.157      ;
; 2496.745 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.543      ; 3.857      ;
; 2496.760 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.020      ; 3.282      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.390 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 2.000        ; 2.243      ; 3.710      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.492 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.026      ; 5.526      ;
; 0.563 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.507      ; 4.936      ;
; 0.565 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.497      ; 4.924      ;
; 0.565 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.497      ; 4.924      ;
; 0.565 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.497      ; 4.924      ;
; 0.565 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.497      ; 4.924      ;
; 0.565 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.497      ; 4.924      ;
; 0.565 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.497      ; 4.924      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.567 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.248      ;
; 0.609 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.161      ; 4.544      ;
; 0.609 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.161      ; 4.544      ;
; 0.609 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.161      ; 4.544      ;
; 0.609 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.161      ; 4.544      ;
; 0.609 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.161      ; 4.544      ;
; 0.609 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.161      ; 4.544      ;
; 0.625 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.152      ; 4.519      ;
; 0.625 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.152      ; 4.519      ;
; 0.625 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.152      ; 4.519      ;
; 0.625 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.152      ; 4.519      ;
; 0.625 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.152      ; 4.519      ;
; 0.625 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.152      ; 4.519      ;
; 0.625 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.152      ; 4.519      ;
; 0.631 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.517      ; 4.878      ;
; 0.631 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.517      ; 4.878      ;
; 0.631 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.517      ; 4.878      ;
; 0.631 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.517      ; 4.878      ;
; 0.631 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.517      ; 4.878      ;
; 0.631 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.517      ; 4.878      ;
; 0.631 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.517      ; 4.878      ;
; 0.631 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 3.517      ; 4.878      ;
; 0.642 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.543      ; 4.893      ;
; 0.642 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.543      ; 4.893      ;
; 0.642 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.543      ; 4.893      ;
; 0.642 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.543      ; 4.893      ;
; 0.642 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.543      ; 4.893      ;
; 0.642 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.543      ; 4.893      ;
; 0.642 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.543      ; 4.893      ;
; 0.642 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.543      ; 4.893      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.702 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.606      ; 4.896      ;
; 0.734 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.222      ; 4.480      ;
; 0.734 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.222      ; 4.480      ;
; 0.734 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.222      ; 4.480      ;
; 0.734 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 3.460      ; 4.718      ;
; 0.734 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.222      ; 4.480      ;
; 0.734 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.222      ; 4.480      ;
; 0.735 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.080      ;
; 0.735 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.080      ;
; 0.735 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.080      ;
; 0.735 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.080      ;
; 0.735 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.080      ;
; 0.735 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.080      ;
; 0.735 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.080      ;
; 0.735 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.080      ;
; 0.735 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.823      ; 5.080      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.396 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 2.093      ;
; 0.411 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 2.078      ;
; 0.430 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 2.059      ;
; 0.452 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 2.037      ;
; 0.469 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 2.020      ;
; 0.470 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 2.019      ;
; 0.471 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 2.018      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 2.076      ;
; 0.504 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.211     ; 2.044      ;
; 0.548 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.211     ; 2.000      ;
; 0.549 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.187     ; 2.023      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.308     ; 1.899      ;
; 0.573 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 2.003      ;
; 0.573 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.186     ; 2.000      ;
; 0.577 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.186     ; 1.996      ;
; 0.596 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.193     ; 1.970      ;
; 0.640 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 1.936      ;
; 0.696 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.300     ; 1.763      ;
; 0.697 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 1.792      ;
; 0.712 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.774      ;
; 0.715 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.301     ; 1.743      ;
; 0.716 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.269     ; 1.774      ;
; 0.722 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 1.767      ;
; 0.735 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 1.754      ;
; 0.742 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 1.747      ;
; 0.751 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.311     ; 1.697      ;
; 0.751 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.272     ; 1.736      ;
; 0.755 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.300     ; 1.704      ;
; 0.758 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.728      ;
; 0.762 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.311     ; 1.686      ;
; 0.764 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.722      ;
; 0.765 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.721      ;
; 0.768 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 1.721      ;
; 0.771 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.211     ; 1.777      ;
; 0.772 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.714      ;
; 0.773 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.269     ; 1.717      ;
; 0.776 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 1.713      ;
; 0.780 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.275     ; 1.704      ;
; 0.784 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.270     ; 1.705      ;
; 0.785 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.301     ; 1.673      ;
; 0.785 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.304     ; 1.670      ;
; 0.788 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.272     ; 1.699      ;
; 0.791 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.695      ;
; 0.794 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.303     ; 1.662      ;
; 0.801 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.310     ; 1.648      ;
; 0.806 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.275     ; 1.678      ;
; 0.808 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.211     ; 1.740      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.668      ;
; 0.821 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.275     ; 1.663      ;
; 0.823 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.186     ; 1.750      ;
; 0.824 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.275     ; 1.660      ;
; 0.827 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.659      ;
; 0.831 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.655      ;
; 0.833 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.275     ; 1.651      ;
; 0.835 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.222     ; 1.702      ;
; 0.838 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.222     ; 1.699      ;
; 0.842 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.211     ; 1.706      ;
; 0.843 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.277     ; 1.639      ;
; 0.843 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.306     ; 1.610      ;
; 0.844 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.642      ;
; 0.844 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.277     ; 1.638      ;
; 0.846 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.275     ; 1.638      ;
; 0.847 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.639      ;
; 0.849 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.212     ; 1.698      ;
; 0.850 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.194     ; 1.715      ;
; 0.853 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.303     ; 1.603      ;
; 0.854 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.214     ; 1.691      ;
; 0.858 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.275     ; 1.626      ;
; 0.863 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.183     ; 1.713      ;
; 0.864 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.275     ; 1.620      ;
; 0.864 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.214     ; 1.681      ;
; 0.872 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.275     ; 1.612      ;
; 0.873 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.222     ; 1.664      ;
; 0.874 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.211     ; 1.674      ;
; 0.876 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.219     ; 1.664      ;
; 0.876 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.184     ; 1.699      ;
; 0.877 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.222     ; 1.660      ;
; 0.882 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.214     ; 1.663      ;
; 0.883 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.222     ; 1.654      ;
; 0.884 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.214     ; 1.661      ;
; 0.885 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.222     ; 1.652      ;
; 0.887 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.215     ; 1.657      ;
; 0.890 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.219     ; 1.650      ;
; 0.891 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.186     ; 1.682      ;
; 0.895 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.219     ; 1.645      ;
; 0.908 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.194     ; 1.657      ;
; 0.911 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.219     ; 1.629      ;
; 0.916 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.214     ; 1.629      ;
; 0.918 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.219     ; 1.622      ;
; 0.918 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.221     ; 1.620      ;
; 0.936 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.191     ; 1.632      ;
; 0.990 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.191     ; 1.578      ;
; 1.026 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.191     ; 1.542      ;
; 1.049 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.437      ;
; 1.052 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.023     ; 1.917      ;
; 1.072 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.304     ; 1.383      ;
; 1.074 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.280     ; 1.405      ;
; 1.074 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.308     ; 1.377      ;
; 1.089 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.275     ; 1.395      ;
; 1.090 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.273     ; 1.396      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.958 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.423      ; 3.457      ;
; 1.089 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.460      ; 3.363      ;
; 1.151 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.385      ; 2.993      ;
; 1.180 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.200      ; 3.012      ;
; 1.182 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.200      ; 3.010      ;
; 1.195 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.476      ; 3.273      ;
; 1.239 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.212      ; 2.965      ;
; 1.242 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.212      ; 2.962      ;
; 1.249 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.212      ; 2.955      ;
; 1.280 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.551      ; 3.263      ;
; 1.358 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.423      ; 3.057      ;
; 1.409 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.432      ; 3.015      ;
; 1.431 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.383      ; 2.711      ;
; 1.462 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.423      ; 2.953      ;
; 1.492 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.552      ; 3.052      ;
; 1.538 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.432      ; 2.886      ;
; 1.546 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.489      ; 2.935      ;
; 1.547 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.460      ; 2.905      ;
; 1.555 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 2.896      ;
; 1.565 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.392      ; 2.586      ;
; 1.610 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.551      ; 2.933      ;
; 1.617 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.476      ; 2.851      ;
; 1.636 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.330      ; 2.453      ;
; 1.649 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.258      ; 2.368      ;
; 1.656 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.551      ; 2.887      ;
; 1.665 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.431      ; 2.758      ;
; 1.666 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.423      ; 2.749      ;
; 1.666 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 2.785      ;
; 1.698 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.330      ; 2.391      ;
; 1.706 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.551      ; 2.837      ;
; 1.721 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.423      ; 2.694      ;
; 1.726 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.551      ; 2.817      ;
; 1.734 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.294      ; 2.319      ;
; 1.737 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.258      ; 2.280      ;
; 1.740 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.489      ; 2.741      ;
; 1.742 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.200      ; 2.450      ;
; 1.745 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.294      ; 2.308      ;
; 1.746 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.294      ; 2.307      ;
; 1.748 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.294      ; 2.305      ;
; 1.776 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.432      ; 2.648      ;
; 1.780 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.423      ; 2.635      ;
; 1.785 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.491      ; 2.698      ;
; 1.797 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.459      ; 2.654      ;
; 1.814 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.432      ; 2.610      ;
; 1.820 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.434      ; 2.606      ;
; 1.827 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.460      ; 2.625      ;
; 1.829 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.392      ; 2.322      ;
; 1.829 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.393      ; 2.323      ;
; 1.831 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.528      ; 3.689      ;
; 1.837 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.265      ; 2.187      ;
; 1.848 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.258      ; 2.169      ;
; 1.851 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.294      ; 2.202      ;
; 1.856 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.431      ; 2.567      ;
; 1.886 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 2.146      ;
; 1.896 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.423      ; 2.519      ;
; 1.903 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.212      ; 2.301      ;
; 1.910 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.212      ; 2.294      ;
; 1.920 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.363      ; 3.202      ;
; 1.921 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.432      ; 2.503      ;
; 1.921 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.200      ; 2.271      ;
; 1.924 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.385      ; 2.220      ;
; 1.926 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.212      ; 2.278      ;
; 1.951 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.432      ; 2.473      ;
; 1.958 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 2.074      ;
; 1.967 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.330      ; 2.122      ;
; 1.976 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.200      ; 2.216      ;
; 1.983 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.200      ; 2.209      ;
; 1.988 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.263      ; 2.034      ;
; 1.990 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.370      ; 3.139      ;
; 1.990 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.330      ; 2.099      ;
; 2.022 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.301      ; 2.038      ;
; 2.031 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.263      ; 1.991      ;
; 2.036 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.320      ; 2.043      ;
; 2.037 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 1.995      ;
; 2.042 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.265      ; 1.982      ;
; 2.044 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.265      ; 1.980      ;
; 2.048 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 1.984      ;
; 2.049 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.263      ; 1.973      ;
; 2.050 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.263      ; 1.972      ;
; 2.052 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.320      ; 2.027      ;
; 2.052 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.263      ; 1.970      ;
; 2.055 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.263      ; 1.967      ;
; 2.056 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.385      ; 2.088      ;
; 2.058 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.301      ; 2.002      ;
; 2.060 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.383      ; 2.082      ;
; 2.062 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.301      ; 1.998      ;
; 2.062 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.320      ; 2.017      ;
; 2.070 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.258      ; 1.947      ;
; 2.071 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.392      ; 2.080      ;
; 2.073 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.263      ; 1.949      ;
; 2.078 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.263      ; 1.944      ;
; 2.081 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 1.951      ;
; 2.082 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.265      ; 1.942      ;
; 2.105 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.392      ; 2.046      ;
; 2.106 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.320      ; 1.973      ;
; 2.117 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.258      ; 1.900      ;
; 2.119 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.393      ; 2.033      ;
; 2.124 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 1.908      ;
; 2.125 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 1.907      ;
; 2.134 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.273      ; 1.898      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.800 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.859      ; 6.382      ;
; 1.811 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.867      ; 6.384      ;
; 1.850 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.860      ; 6.339      ;
; 1.857 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.856      ; 6.326      ;
; 1.963 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.867      ; 6.397      ;
; 2.043 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.906      ; 6.349      ;
; 2.091 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.904      ; 6.299      ;
; 2.236 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.904      ; 6.161      ;
; 2.375 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.027      ; 6.143      ;
; 2.475 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.868      ; 5.888      ;
; 2.521 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.904      ; 5.870      ;
; 2.582 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.866      ; 5.777      ;
; 2.760 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 3.904      ; 5.629      ;
; 6.120 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.856      ; 7.063      ;
; 6.120 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.859      ; 7.062      ;
; 6.128 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.860      ; 7.061      ;
; 6.283 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.867      ; 7.077      ;
; 6.386 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.906      ; 7.006      ;
; 6.430 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.904      ; 6.960      ;
; 6.976 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.027      ; 6.542      ;
; 7.027 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.885      ; 6.186      ;
; 7.466 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.884      ; 5.911      ;
; 7.535 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.922      ; 5.880      ;
; 7.678 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.922      ; 5.729      ;
; 8.066 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.886      ; 5.315      ;
; 8.105 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 3.922      ; 5.304      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                           ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 1.978 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 11.883     ;
; 2.026 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 11.835     ;
; 2.167 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 11.694     ;
; 2.205 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 11.656     ;
; 2.215 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 11.646     ;
; 2.284 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 11.577     ;
; 2.305 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 11.556     ;
; 2.351 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.815      ; 11.506     ;
; 2.495 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.815      ; 11.362     ;
; 2.521 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[45]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.815      ; 11.336     ;
; 2.524 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.815      ; 11.333     ;
; 2.700 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 11.197     ;
; 2.703 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 11.158     ;
; 2.704 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[46]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.815      ; 11.153     ;
; 2.748 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 11.149     ;
; 2.818 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2] ; transmitter:transmitter_inst|out_data[2]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; -0.239     ; 3.349      ;
; 2.889 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 11.008     ;
; 2.892 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.848      ; 10.998     ;
; 2.894 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 11.003     ;
; 2.906 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.955     ;
; 2.919 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.933     ;
; 2.927 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 10.970     ;
; 2.937 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 10.960     ;
; 2.940 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.848      ; 10.950     ;
; 2.942 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 10.955     ;
; 2.954 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.907     ;
; 2.967 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.885     ;
; 3.006 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 10.891     ;
; 3.011 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.850     ;
; 3.027 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 10.870     ;
; 3.053 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.808     ;
; 3.059 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.802     ;
; 3.073 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.851      ; 10.820     ;
; 3.081 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.848      ; 10.809     ;
; 3.083 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 10.814     ;
; 3.095 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.766     ;
; 3.101 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.760     ;
; 3.108 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.744     ;
; 3.111 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.741     ;
; 3.119 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.848      ; 10.771     ;
; 3.121 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 10.776     ;
; 3.129 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.848      ; 10.761     ;
; 3.131 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 10.766     ;
; 3.133 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.728     ;
; 3.143 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.718     ;
; 3.146 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.706     ;
; 3.155 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.706     ;
; 3.156 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.696     ;
; 3.159 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.693     ;
; 3.166 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[47]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.815      ; 10.691     ;
; 3.198 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.848      ; 10.692     ;
; 3.200 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.661     ;
; 3.200 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 10.697     ;
; 3.200 ; ad9866_adio[7]                                                   ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.679      ; 3.501      ;
; 3.203 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.658     ;
; 3.212 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.649     ;
; 3.217 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.851      ; 10.676     ;
; 3.219 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.848      ; 10.671     ;
; 3.221 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 10.676     ;
; 3.225 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.627     ;
; 3.233 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.628     ;
; 3.238 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.623     ;
; 3.242 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.619     ;
; 3.243 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[45]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.851      ; 10.650     ;
; 3.246 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.606     ;
; 3.246 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.851      ; 10.647     ;
; 3.248 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.613     ;
; 3.265 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.844      ; 10.621     ;
; 3.267 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.851      ; 10.626     ;
; 3.279 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.815      ; 10.578     ;
; 3.280 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.581     ;
; 3.290 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.571     ;
; 3.292 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.806      ; 10.556     ;
; 3.300 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.552     ;
; 3.303 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.671      ; 10.410     ;
; 3.310 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6] ; transmitter:transmitter_inst|out_data[6]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.014      ; 3.110      ;
; 3.317 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.544     ;
; 3.319 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.671      ; 10.394     ;
; 3.338 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.514     ;
; 3.338 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.523     ;
; 3.344 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.517     ;
; 3.348 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.504     ;
; 3.365 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.671      ; 10.348     ;
; 3.371 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4] ; transmitter:transmitter_inst|out_data[4]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.014      ; 3.049      ;
; 3.380 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.481     ;
; 3.382 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.479     ;
; 3.384 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.815      ; 10.473     ;
; 3.392 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.819      ; 10.469     ;
; 3.402 ; ad9866_adio[8]                                                   ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.679      ; 3.299      ;
; 3.409 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.844      ; 10.477     ;
; 3.411 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.851      ; 10.482     ;
; 3.417 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.671      ; 10.296     ;
; 3.417 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[39]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.671      ; 10.296     ;
; 3.417 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.810      ; 10.435     ;
; 3.423 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.815      ; 10.434     ;
; 3.425 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.855      ; 10.472     ;
; 3.426 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[46]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.851      ; 10.467     ;
; 3.435 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[45]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.844      ; 10.451     ;
; 3.436 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.806      ; 10.412     ;
; 3.437 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[45]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.851      ; 10.456     ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 8.117  ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.127     ; 5.336      ;
; 8.183  ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.061     ; 5.336      ;
; 10.187 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.370     ; 3.023      ;
; 10.200 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.357     ; 3.023      ;
; 10.215 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.342     ; 3.023      ;
; 10.232 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.325     ; 3.023      ;
; 10.232 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.325     ; 3.023      ;
; 10.233 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.324     ; 3.023      ;
; 10.299 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.258     ; 3.023      ;
; 10.299 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.258     ; 3.023      ;
; 10.365 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.357     ; 2.858      ;
; 10.380 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.177     ; 3.023      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 91.124 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.502     ; 8.249      ;
; 91.301 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.502     ; 8.072      ;
; 91.531 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.165     ; 8.179      ;
; 91.708 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.165     ; 8.002      ;
; 91.825 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.502     ; 7.548      ;
; 92.232 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.165     ; 7.478      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.492     ; 7.074      ;
; 92.436 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.492     ; 7.074      ;
; 92.613 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.492     ; 6.897      ;
; 92.613 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.492     ; 6.897      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.752      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.752      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.752      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.752      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.752      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.752      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.752      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.752      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.752      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.752      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.752      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.752      ;
; 92.812 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.423     ; 6.640      ;
; 92.833 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 6.939      ;
; 92.922 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 7.036      ;
; 92.943 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.575      ;
; 92.943 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.575      ;
; 92.943 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.575      ;
; 92.943 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.575      ;
; 92.943 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.575      ;
; 92.943 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.575      ;
; 92.943 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.575      ;
; 92.943 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.575      ;
; 92.943 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.575      ;
; 92.943 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.575      ;
; 92.943 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.575      ;
; 92.943 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.575      ;
; 93.099 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 6.859      ;
; 93.119 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 6.653      ;
; 93.137 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.492     ; 6.373      ;
; 93.137 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.492     ; 6.373      ;
; 93.219 ; counter[22]                                        ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 6.570      ;
; 93.231 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.225      ; 6.869      ;
; 93.436 ; counter[22]                                        ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.425     ; 6.014      ;
; 93.467 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.051      ;
; 93.467 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.051      ;
; 93.467 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.051      ;
; 93.467 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.051      ;
; 93.467 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.051      ;
; 93.467 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.051      ;
; 93.467 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.051      ;
; 93.467 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.051      ;
; 93.467 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.051      ;
; 93.467 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.051      ;
; 93.467 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.051      ;
; 93.467 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.484     ; 6.051      ;
; 93.517 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.225      ; 6.583      ;
; 93.623 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 6.335      ;
; 93.692 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.184     ; 6.126      ;
; 93.754 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_state.1        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.495     ; 5.753      ;
; 93.802 ; counter[0]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.993      ;
; 93.869 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|sen_n~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.184     ; 5.949      ;
; 93.926 ; counter[1]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.869      ;
; 93.931 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_state.1        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.495     ; 5.576      ;
; 93.932 ; counter[2]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.863      ;
; 94.048 ; counter[3]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.747      ;
; 94.053 ; counter[4]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.742      ;
; 94.124 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.413     ; 5.465      ;
; 94.124 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.413     ; 5.465      ;
; 94.145 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 5.764      ;
; 94.145 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 5.764      ;
; 94.168 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 5.618      ;
; 94.174 ; counter[5]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.621      ;
; 94.179 ; counter[6]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.616      ;
; 94.304 ; counter[7]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.491      ;
; 94.306 ; counter[8]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.489      ;
; 94.388 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 5.398      ;
; 94.393 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.184     ; 5.425      ;
; 94.431 ; counter[9]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.364      ;
; 94.431 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 5.478      ;
; 94.431 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 5.478      ;
; 94.432 ; counter[10]                                        ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.363      ;
; 94.454 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.405     ; 5.143      ;
; 94.454 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.405     ; 5.143      ;
; 94.454 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.405     ; 5.143      ;
; 94.454 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.405     ; 5.143      ;
; 94.454 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.405     ; 5.143      ;
; 94.454 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.405     ; 5.143      ;
; 94.454 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.405     ; 5.143      ;
; 94.454 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.405     ; 5.143      ;
; 94.454 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.405     ; 5.143      ;
; 94.454 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.405     ; 5.143      ;
; 94.454 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.405     ; 5.143      ;
; 94.454 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.405     ; 5.143      ;
; 94.455 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_state.1        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.495     ; 5.052      ;
; 94.464 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 5.318      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 5.442      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 5.442      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 5.442      ;
; 94.475 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 5.442      ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.117     ; 3.157      ;
; 2496.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.116     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2496.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.099     ; 3.157      ;
; 2497.102 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.190      ; 3.110      ;
; 2497.133 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.605      ; 3.531      ;
; 2497.134 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.605      ; 3.530      ;
; 2497.145 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.814      ; 3.728      ;
; 2497.174 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.605      ; 3.490      ;
; 2497.243 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.139      ; 2.918      ;
; 2497.278 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.413      ; 3.194      ;
; 2497.431 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.865      ; 3.493      ;
; 2497.436 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.190      ; 2.776      ;
; 2497.445 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.190      ; 2.767      ;
; 2497.507 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.822      ; 3.374      ;
; 2497.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.835      ; 3.370      ;
; 2497.528 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.825      ; 3.356      ;
; 2497.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.139      ; 2.628      ;
; 2497.544 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.876      ; 3.391      ;
; 2497.577 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.139      ; 2.584      ;
; 2497.586 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.139      ; 2.575      ;
; 2497.592 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.190      ; 2.620      ;
; 2497.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.413      ; 2.810      ;
; 2497.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.594      ; 2.977      ;
; 2497.711 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.602      ; 2.950      ;
; 2497.712 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.602      ; 2.949      ;
; 2497.716 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.594      ; 2.937      ;
; 2497.726 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.190      ; 2.486      ;
; 2497.750 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.615      ; 2.924      ;
; 2497.752 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.602      ; 2.909      ;
; 2497.790 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.615      ; 2.884      ;
; 2497.803 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.594      ; 2.850      ;
; 2497.813 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.594      ; 2.840      ;
; 2497.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.605      ; 2.847      ;
; 2497.830 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.615      ; 2.844      ;
; 2497.836 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.190      ; 2.376      ;
; 2497.837 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.615      ; 2.837      ;
; 2497.839 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.190      ; 2.373      ;
; 2497.839 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.190      ; 2.373      ;
; 2497.847 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.615      ; 2.827      ;
; 2497.850 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.605      ; 2.814      ;
; 2497.854 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.464      ; 2.669      ;
; 2497.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.047     ; 2.113      ;
; 2497.867 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.139      ; 2.294      ;
; 2497.876 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.139      ; 2.285      ;
; 2497.888 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.190      ; 2.324      ;
; 2497.889 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.886      ; 3.056      ;
; 2497.926 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.190      ; 2.286      ;
; 2497.935 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.190      ; 2.277      ;
; 2497.968 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.865      ; 2.956      ;
; 2497.977 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.139      ; 2.184      ;
; 2497.980 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.139      ; 2.181      ;
; 2497.980 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.139      ; 2.181      ;
; 2497.989 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.876      ; 2.946      ;
; 2498.009 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.098     ; 1.915      ;
; 2498.033 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.865      ; 2.891      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2598.945 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 5.015      ;
; 2598.945 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 5.015      ;
; 2598.945 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 5.015      ;
; 2598.945 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 5.015      ;
; 2598.945 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 5.015      ;
; 2598.945 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 5.015      ;
; 2598.945 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 5.015      ;
; 2598.945 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 5.015      ;
; 2598.945 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 5.015      ;
; 2599.481 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 4.478      ;
; 2599.481 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 4.478      ;
; 2599.481 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 4.478      ;
; 2599.481 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 4.478      ;
; 2599.481 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 4.478      ;
; 2599.481 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 4.478      ;
; 2599.481 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 4.478      ;
; 2599.481 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 4.478      ;
; 2599.481 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 4.478      ;
; 2601.626 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 2.334      ;
; 2601.655 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 2.305      ;
; 2601.935 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 2.025      ;
; 5202.231 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.033      ;
; 5202.231 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.033      ;
; 5202.231 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.033      ;
; 5202.231 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.033      ;
; 5202.231 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.033      ;
; 5202.231 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.033      ;
; 5202.232 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.032      ;
; 5202.232 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.032      ;
; 5202.232 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.032      ;
; 5202.232 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.032      ;
; 5202.533 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.730      ;
; 5202.533 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.730      ;
; 5202.533 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.730      ;
; 5202.533 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.730      ;
; 5202.533 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.730      ;
; 5202.533 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.730      ;
; 5202.534 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.729      ;
; 5202.534 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.729      ;
; 5202.534 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.729      ;
; 5202.534 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.729      ;
; 5202.699 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 5.567      ;
; 5202.718 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.545      ;
; 5202.718 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.545      ;
; 5202.718 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.545      ;
; 5202.718 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.545      ;
; 5202.718 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.545      ;
; 5202.718 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.545      ;
; 5202.719 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.544      ;
; 5202.719 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.544      ;
; 5202.719 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.544      ;
; 5202.719 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.544      ;
; 5203.001 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.264      ;
; 5203.094 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.169      ;
; 5203.094 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.169      ;
; 5203.094 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.169      ;
; 5203.094 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.169      ;
; 5203.094 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.169      ;
; 5203.094 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.169      ;
; 5203.095 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.168      ;
; 5203.095 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.168      ;
; 5203.095 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.168      ;
; 5203.095 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.168      ;
; 5203.175 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.088      ;
; 5203.175 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.088      ;
; 5203.175 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.088      ;
; 5203.175 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.088      ;
; 5203.175 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.088      ;
; 5203.175 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.088      ;
; 5203.176 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.087      ;
; 5203.176 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.087      ;
; 5203.176 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.087      ;
; 5203.176 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.087      ;
; 5203.186 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.079      ;
; 5203.209 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.055      ;
; 5203.209 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.055      ;
; 5203.209 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.055      ;
; 5203.209 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.055      ;
; 5203.209 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.055      ;
; 5203.209 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.055      ;
; 5203.210 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.054      ;
; 5203.210 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.054      ;
; 5203.210 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.054      ;
; 5203.210 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.054      ;
; 5203.250 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.015      ;
; 5203.313 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.953      ;
; 5203.319 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.945      ;
; 5203.319 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.945      ;
; 5203.319 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.945      ;
; 5203.319 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.945      ;
; 5203.319 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.945      ;
; 5203.319 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.945      ;
; 5203.320 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.944      ;
; 5203.320 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.944      ;
; 5203.320 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.944      ;
; 5203.320 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.944      ;
; 5203.339 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.069     ; 4.927      ;
; 5203.341 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.922      ;
; 5203.341 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.922      ;
; 5203.341 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.922      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33326.156 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.119      ;
; 33326.156 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.119      ;
; 33326.156 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.119      ;
; 33326.156 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.119      ;
; 33326.156 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.119      ;
; 33326.156 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.119      ;
; 33326.156 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.119      ;
; 33326.156 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.119      ;
; 33326.156 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.119      ;
; 33326.168 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.094      ;
; 33326.168 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.094      ;
; 33326.168 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.094      ;
; 33326.168 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.094      ;
; 33326.168 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.094      ;
; 33326.168 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.094      ;
; 33326.168 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.094      ;
; 33326.168 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.094      ;
; 33326.168 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.094      ;
; 33326.244 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.018      ;
; 33326.244 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.018      ;
; 33326.244 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.018      ;
; 33326.244 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.018      ;
; 33326.244 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.018      ;
; 33326.244 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.018      ;
; 33326.244 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.018      ;
; 33326.244 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.018      ;
; 33326.244 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 7.018      ;
; 33326.257 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.018      ;
; 33326.257 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.018      ;
; 33326.257 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.018      ;
; 33326.257 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.018      ;
; 33326.257 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.018      ;
; 33326.257 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.018      ;
; 33326.257 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.018      ;
; 33326.257 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.018      ;
; 33326.257 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.018      ;
; 33326.266 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.009      ;
; 33326.266 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.009      ;
; 33326.266 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.009      ;
; 33326.266 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.009      ;
; 33326.266 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.009      ;
; 33326.266 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.009      ;
; 33326.266 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.009      ;
; 33326.266 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.009      ;
; 33326.266 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 7.009      ;
; 33326.333 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.942      ;
; 33326.333 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.942      ;
; 33326.333 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.942      ;
; 33326.333 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.942      ;
; 33326.333 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.942      ;
; 33326.333 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.942      ;
; 33326.333 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.942      ;
; 33326.333 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.942      ;
; 33326.333 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.942      ;
; 33326.446 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.816      ;
; 33326.446 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.816      ;
; 33326.446 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.816      ;
; 33326.446 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.816      ;
; 33326.446 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.816      ;
; 33326.446 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.816      ;
; 33326.446 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.816      ;
; 33326.446 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.816      ;
; 33326.446 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.073     ; 6.816      ;
; 33326.469 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.794      ;
; 33326.469 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.794      ;
; 33326.469 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.794      ;
; 33326.469 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.794      ;
; 33326.469 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.794      ;
; 33326.469 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.794      ;
; 33326.469 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.794      ;
; 33326.469 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.794      ;
; 33326.469 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.794      ;
; 33326.477 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.798      ;
; 33326.477 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.798      ;
; 33326.477 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.798      ;
; 33326.477 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.798      ;
; 33326.477 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.798      ;
; 33326.477 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.798      ;
; 33326.477 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.798      ;
; 33326.477 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.798      ;
; 33326.477 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.060     ; 6.798      ;
; 33326.481 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.769      ;
; 33326.481 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.769      ;
; 33326.481 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.769      ;
; 33326.481 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.769      ;
; 33326.481 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.769      ;
; 33326.481 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.769      ;
; 33326.481 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.769      ;
; 33326.481 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.769      ;
; 33326.481 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.769      ;
; 33326.557 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.693      ;
; 33326.557 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.693      ;
; 33326.557 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.693      ;
; 33326.557 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.693      ;
; 33326.557 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.693      ;
; 33326.557 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.693      ;
; 33326.557 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.693      ;
; 33326.557 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.693      ;
; 33326.557 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.085     ; 6.693      ;
; 33326.570 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.693      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.221 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.635      ; 1.086      ;
; 0.236 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.635      ; 1.101      ;
; 0.285 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.635      ; 1.150      ;
; 0.300 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.635      ; 1.165      ;
; 0.368 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[30]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.335      ; 0.898      ;
; 0.383 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[2]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.160      ; 0.738      ;
; 0.390 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.335      ; 0.920      ;
; 0.390 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.335      ; 0.920      ;
; 0.405 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[41]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[41]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.335      ; 0.935      ;
; 0.413 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[5]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.641      ; 1.284      ;
; 0.414 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[0]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.137      ; 0.746      ;
; 0.415 ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[22]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.310      ; 0.920      ;
; 0.421 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.137      ; 0.753      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.423 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.429 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.114      ; 0.738      ;
; 0.436 ; transmitter:transmitter_inst|counter[0]                                                                                            ; transmitter:transmitter_inst|counter[0]                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.684      ;
; 0.441 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[5]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.146      ; 0.782      ;
; 0.443 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[42]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[42]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.435      ; 1.073      ;
; 0.456 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.114      ; 0.765      ;
; 0.469 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][0]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[14][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.716      ;
; 0.470 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.716      ;
; 0.471 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][1]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[14][2]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.717      ;
; 0.472 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|parity7                        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.077      ; 0.744      ;
; 0.477 ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[42]                                 ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[42]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.242      ; 0.914      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.089      ; 0.769      ;
; 0.488 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[37]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[37]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.479      ; 1.162      ;
; 0.489 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[39]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[39]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.479      ; 1.163      ;
; 0.489 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][0]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.738      ;
; 0.489 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[4]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.737      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[0]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[0]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.739      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[5]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[5]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[5]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[5]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[4]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[4]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.491 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[0]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[1]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[5]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[4]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[7]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.193      ; 0.729      ;
; 0.366 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.193      ; 0.754      ;
; 0.366 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.193      ; 0.754      ;
; 0.411 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.427      ; 1.068      ;
; 0.419 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.417      ; 1.066      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.428 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.669      ;
; 0.433 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.427      ; 1.090      ;
; 0.444 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.417      ; 1.091      ;
; 0.447 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.417      ; 1.094      ;
; 0.451 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[10]                                         ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.092      ; 0.738      ;
; 0.455 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.091      ; 0.741      ;
; 0.465 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.427      ; 1.122      ;
; 0.470 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[7]                                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 0.758      ;
; 0.471 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[8]                                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 0.759      ;
; 0.475 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.417      ; 1.122      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.417      ; 1.128      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.736      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.740      ;
; 0.502 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.747      ;
; 0.505 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.023      ; 0.723      ;
; 0.514 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.359      ; 1.103      ;
; 0.519 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.425      ; 1.174      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.023      ; 0.746      ;
; 0.540 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.759      ;
; 0.555 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.774      ;
; 0.557 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.023      ; 0.775      ;
; 0.564 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.783      ;
; 0.564 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.020     ; 0.739      ;
; 0.582 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.193      ; 0.970      ;
; 0.594 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.193      ; 0.982      ;
; 0.605 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.848      ;
; 0.605 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.849      ;
; 0.608 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.193      ; 0.996      ;
; 0.636 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.023      ; 0.854      ;
; 0.638 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.882      ;
; 0.643 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.887      ;
; 0.646 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[6]                                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 0.934      ;
; 0.650 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.869      ;
; 0.651 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.906      ;
; 0.651 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.906      ;
; 0.653 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.896      ;
; 0.653 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.023      ; 0.871      ;
; 0.667 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.910      ;
; 0.674 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.369      ; 1.273      ;
; 0.683 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.928      ;
; 0.692 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.407      ; 1.329      ;
; 0.704 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.023      ; 0.922      ;
; 0.710 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.023      ; 0.928      ;
; 0.711 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.955      ;
; 0.715 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.440      ; 1.385      ;
; 0.719 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.023      ; 0.937      ;
; 0.720 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.450      ; 1.400      ;
; 0.721 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.023      ; 0.939      ;
; 0.722 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.941      ;
; 0.736 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.359      ; 1.325      ;
; 0.742 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.394      ; 1.366      ;
; 0.744 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.425      ; 1.399      ;
; 0.745 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.450      ; 1.425      ;
; 0.746 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.417      ; 1.393      ;
; 0.751 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.996      ;
; 0.752 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.997      ;
; 0.752 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.404      ; 1.386      ;
; 0.753 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.998      ;
; 0.755 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 1.000      ;
; 0.756 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.091      ; 1.042      ;
; 0.761 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.004      ;
; 0.761 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.440      ; 1.431      ;
; 0.763 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.023      ; 0.981      ;
; 0.765 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.008      ;
; 0.768 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.407      ; 1.405      ;
; 0.769 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 1.014      ;
; 0.769 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.415      ; 1.414      ;
; 0.770 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.872      ; 1.872      ;
; 0.771 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.990      ;
; 0.772 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.417      ; 1.419      ;
; 0.774 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.023      ; 0.992      ;
; 0.774 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.417      ; 1.421      ;
; 0.777 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.996      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.458 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.722      ;
; 0.606 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.694 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.960      ;
; 0.696 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.960      ;
; 0.696 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.960      ;
; 0.696 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.960      ;
; 0.696 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.698 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.963      ;
; 0.699 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.963      ;
; 0.699 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.963      ;
; 0.700 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.964      ;
; 0.708 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.708 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.711 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.711 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.712 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.718 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.364      ;
; 0.723 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.369      ;
; 0.723 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.989      ;
; 0.725 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.989      ;
; 0.735 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.384      ;
; 0.738 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.384      ;
; 0.738 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.387      ;
; 0.742 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.391      ;
; 0.753 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.402      ;
; 0.754 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.403      ;
; 0.759 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.405      ;
; 0.768 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.035      ;
; 0.768 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.414      ;
; 0.769 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.415      ;
; 0.778 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.427      ;
; 0.780 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.047      ;
; 0.780 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.429      ;
; 0.788 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.434      ;
; 0.795 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.441      ;
; 0.805 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.451      ;
; 0.825 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.092      ;
; 0.857 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.123      ;
; 0.865 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.867 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.133      ;
; 0.882 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.149      ;
; 0.901 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.168      ;
; 0.920 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.187      ;
; 0.959 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.608      ;
; 0.969 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.615      ;
; 0.988 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.252      ;
; 0.989 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.253      ;
; 0.990 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.254      ;
; 1.000 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.264      ;
; 1.013 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.279      ;
; 1.013 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.662      ;
; 1.014 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.279      ;
; 1.016 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.280      ;
; 1.017 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.018 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.282      ;
; 1.018 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.282      ;
; 1.018 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.282      ;
; 1.018 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.283      ;
; 1.019 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.020 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.284      ;
; 1.020 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.284      ;
; 1.020 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.284      ;
; 1.021 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.287      ;
; 1.021 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.285      ;
; 1.021 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.286      ;
; 1.023 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.287      ;
; 1.028 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.457 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.724      ;
; 0.478 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.745      ;
; 0.609 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.876      ;
; 0.630 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.896      ;
; 0.656 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.922      ;
; 0.659 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.927      ;
; 0.696 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.698 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.706 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.708 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.716 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.987      ;
; 0.721 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.988      ;
; 0.743 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.011      ;
; 0.790 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.057      ;
; 0.861 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.128      ;
; 0.874 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.142      ;
; 0.894 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.162      ;
; 0.921 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.188      ;
; 0.941 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.209      ;
; 1.028 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.296      ;
; 1.032 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.300      ;
; 1.037 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.305      ;
; 1.038 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.306      ;
; 1.038 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.306      ;
; 1.038 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.293      ;
; 1.038 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.306      ;
; 1.038 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.306      ;
; 1.038 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.305      ;
; 1.040 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.308      ;
; 1.045 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.312      ;
; 1.047 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.315      ;
; 1.048 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.316      ;
; 1.048 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.315      ;
; 1.053 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.308      ;
; 1.053 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.321      ;
; 1.053 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.321      ;
; 1.086 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.353      ;
; 1.113 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.380      ;
; 1.126 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.394      ;
; 1.131 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.398      ;
; 1.135 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.403      ;
; 1.135 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.402      ;
; 1.136 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.404      ;
; 1.138 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.405      ;
; 1.147 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.402      ;
; 1.151 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.418      ;
; 1.154 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.421      ;
; 1.155 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.422      ;
; 1.155 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.423      ;
; 1.155 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.422      ;
; 1.157 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.424      ;
; 1.158 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.424      ;
; 1.160 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.428      ;
; 1.160 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.428      ;
; 1.160 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.415      ;
; 1.160 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.428      ;
; 1.160 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.428      ;
; 1.163 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.430      ;
; 1.167 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.434      ;
; 1.167 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.422      ;
; 1.170 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.438      ;
; 1.170 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.437      ;
; 1.172 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.427      ;
; 1.175 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.430      ;
; 1.175 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.443      ;
; 1.175 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.443      ;
; 1.182 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.437      ;
; 1.183 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.451      ;
; 1.226 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.494      ;
; 1.248 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.515      ;
; 1.248 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.515      ;
; 1.249 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.517      ;
; 1.256 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.524      ;
; 1.258 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.526      ;
; 1.260 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.527      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.467 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.733      ;
; 0.471 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.741      ;
; 0.475 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.741      ;
; 0.479 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.745      ;
; 0.598 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.865      ;
; 0.644 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.910      ;
; 0.683 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.949      ;
; 0.684 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.686 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.965      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.709 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.717 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.984      ;
; 0.727 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.994      ;
; 0.762 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.028      ;
; 0.773 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.039      ;
; 0.778 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.045      ;
; 0.782 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.048      ;
; 0.784 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.050      ;
; 0.825 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 1.103      ;
; 0.825 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 1.103      ;
; 0.826 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 1.104      ;
; 0.831 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 1.109      ;
; 0.849 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.083      ; 1.127      ;
; 0.853 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.119      ;
; 0.887 ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.153      ;
; 0.897 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.164      ;
; 0.927 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.202      ;
; 0.972 ; counter[23]~_Duplicate_1                           ; counter[23]~_Duplicate_1                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.238      ;
; 0.973 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.487      ; 1.655      ;
; 0.984 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.251      ;
; 0.989 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.541      ; 1.725      ;
; 1.003 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 1.271      ;
; 1.004 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.487      ; 1.686      ;
; 1.005 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.271      ;
; 1.005 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.271      ;
; 1.006 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.108      ; 0.758      ;
; 0.493 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.736      ;
; 0.535 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.641      ; 1.406      ;
; 0.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.007      ; 0.738      ;
; 0.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.641      ; 1.407      ;
; 0.560 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.641      ; 1.431      ;
; 0.561 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.641      ; 1.432      ;
; 0.579 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.115      ; 0.889      ;
; 0.581 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.641      ; 1.452      ;
; 0.605 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.848      ;
; 0.631 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.108      ; 0.934      ;
; 0.653 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.896      ;
; 0.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.076      ; 0.934      ;
; 0.695 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.937      ;
; 0.709 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.951      ;
; 0.717 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.108      ; 1.020      ;
; 0.778 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.020      ;
; 0.780 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.022      ;
; 0.786 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.397      ;
; 0.789 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.031      ;
; 0.789 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.184     ; 0.800      ;
; 0.800 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.411      ;
; 0.802 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.413      ;
; 0.827 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 1.048      ;
; 0.829 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.440      ;
; 0.831 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.341      ; 1.367      ;
; 0.832 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.341      ; 1.368      ;
; 0.849 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.115      ; 1.159      ;
; 0.850 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.184     ; 0.861      ;
; 0.852 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.641      ; 1.723      ;
; 0.859 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.108      ; 1.162      ;
; 0.871 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.007      ; 1.073      ;
; 0.871 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.482      ;
; 0.871 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.482      ;
; 0.874 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.007      ; 1.076      ;
; 0.874 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.067      ; 2.171      ;
; 0.891 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.071      ; 2.192      ;
; 0.894 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.108      ; 1.197      ;
; 0.895 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.184     ; 0.906      ;
; 0.905 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.081      ; 2.216      ;
; 0.907 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.007      ; 1.109      ;
; 0.915 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.060      ; 2.205      ;
; 0.917 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.067      ; 2.214      ;
; 0.918 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.184     ; 0.929      ;
; 0.921 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.184     ; 0.932      ;
; 0.928 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.807      ; 1.965      ;
; 0.933 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.175      ;
; 0.935 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.081      ; 2.246      ;
; 0.948 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.184     ; 0.959      ;
; 0.953 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.195      ;
; 0.990 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.184     ; 1.001      ;
; 0.992 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.341      ; 1.528      ;
; 1.005 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.341      ; 1.541      ;
; 1.006 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.341      ; 1.542      ;
; 1.008 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.184     ; 1.019      ;
; 1.009 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.251      ;
; 1.029 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.271      ;
; 1.048 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.821      ; 2.099      ;
; 1.049 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.341      ; 1.585      ;
; 1.060 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.800      ; 2.090      ;
; 1.069 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.184     ; 1.080      ;
; 1.083 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.067      ; 2.380      ;
; 1.105 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.807      ; 2.142      ;
; 1.108 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.081      ; 2.419      ;
; 1.109 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.641      ; 1.980      ;
; 1.109 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.291      ; 1.595      ;
; 1.111 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.811      ; 2.152      ;
; 1.123 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.291      ; 1.609      ;
; 1.124 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.291      ; 1.610      ;
; 1.127 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.369      ;
; 1.133 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.067      ; 2.430      ;
; 1.135 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.746      ;
; 1.139 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.381      ;
; 1.145 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.387      ;
; 1.146 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.184     ; 1.157      ;
; 1.154 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.184     ; 1.165      ;
; 1.155 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.807      ; 2.192      ;
; 1.156 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.398      ;
; 1.157 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.800      ; 2.187      ;
; 1.160 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.209     ; 1.146      ;
; 1.171 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.071      ; 2.472      ;
; 1.172 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.341      ; 1.708      ;
; 1.176 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.060      ; 2.466      ;
; 1.184 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.341      ; 1.720      ;
; 1.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.071      ; 2.486      ;
; 1.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.381      ; 1.797      ;
; 1.189 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.341      ; 1.725      ;
; 1.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.441      ;
; 1.202 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.444      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.438 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.111      ; 0.744      ;
; 0.439 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.111      ; 0.745      ;
; 0.439 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_sck      ; spi_sck     ; 0.000        ; 0.111      ; 0.745      ;
; 0.439 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; 0.111      ; 0.745      ;
; 0.442 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.111      ; 0.748      ;
; 0.451 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.098      ; 0.744      ;
; 0.452 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.744      ;
; 0.452 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.744      ;
; 0.453 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.098      ; 0.746      ;
; 0.454 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.095      ; 0.744      ;
; 0.455 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.747      ;
; 0.455 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.111      ; 0.761      ;
; 0.455 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.095      ; 0.745      ;
; 0.456 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_sck      ; spi_sck     ; 0.000        ; 0.095      ; 0.746      ;
; 0.472 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.717      ;
; 0.473 ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_slave:spi_slave_rx_inst|treg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.716      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.739      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.745      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.745      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.745      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.743      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.743      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.746      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.747      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.744      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.746      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.744      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.744      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.744      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.744      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.744      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.745      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.746      ;
; 0.505 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.746      ;
; 0.506 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.747      ;
; 0.507 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.748      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.758      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.517 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.761      ;
; 0.517 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.762      ;
; 0.518 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.763      ;
; 0.533 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.186      ; 0.914      ;
; 0.544 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.410      ; 4.179      ;
; 0.544 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.410      ; 4.179      ;
; 0.544 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.410      ; 4.179      ;
; 0.544 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.410      ; 4.179      ;
; 0.544 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.410      ; 4.179      ;
; 0.544 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.410      ; 4.179      ;
; 0.544 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.410      ; 4.179      ;
; 0.544 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[26]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.410      ; 4.179      ;
; 0.544 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.410      ; 4.179      ;
; 0.556 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.417      ; 4.198      ;
; 0.556 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.417      ; 4.198      ;
; 0.556 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.417      ; 4.198      ;
; 0.556 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.417      ; 4.198      ;
; 0.556 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.417      ; 4.198      ;
; 0.556 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.417      ; 4.198      ;
; 0.556 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.417      ; 4.198      ;
; 0.566 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.381      ; 4.172      ;
; 0.566 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.381      ; 4.172      ;
; 0.566 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.381      ; 4.172      ;
; 0.566 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.381      ; 4.172      ;
; 0.566 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.381      ; 4.172      ;
; 0.566 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.152      ; 0.913      ;
; 0.566 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.381      ; 4.172      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
; 0.596 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.694      ; 4.515      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.765 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.068      ; 5.073      ;
; 0.814 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.030      ; 5.084      ;
; 1.055 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.068      ; 5.363      ;
; 1.177 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.067      ; 5.484      ;
; 1.283 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.029      ; 5.552      ;
; 1.390 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.028      ; 5.658      ;
; 1.705 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.213      ; 6.158      ;
; 2.003 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.085      ; 6.328      ;
; 2.022 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.087      ; 6.349      ;
; 2.167 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.040      ; 6.447      ;
; 2.169 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.035      ; 6.444      ;
; 2.171 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.047      ; 6.458      ;
; 2.222 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.039      ; 6.501      ;
; 6.041 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.085      ; 5.386      ;
; 6.223 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.046      ; 5.529      ;
; 6.224 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.086      ; 5.570      ;
; 6.272 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.086      ; 5.618      ;
; 6.294 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.213      ; 5.767      ;
; 6.326 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.048      ; 5.634      ;
; 6.369 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.085      ; 5.714      ;
; 6.390 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.087      ; 5.737      ;
; 6.431 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.047      ; 5.738      ;
; 6.469 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.035      ; 5.764      ;
; 6.475 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.040      ; 5.775      ;
; 6.482 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.039      ; 5.781      ;
; 6.492 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.047      ; 5.799      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.061 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.608      ; 1.498      ;
; 1.063 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.608      ; 1.500      ;
; 1.071 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.608      ; 1.508      ;
; 1.108 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.538      ;
; 1.123 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.635      ; 1.587      ;
; 1.143 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.573      ;
; 1.151 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.642      ; 1.622      ;
; 1.170 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.722      ; 1.721      ;
; 1.177 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.768      ; 3.170      ;
; 1.182 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.737      ; 2.144      ;
; 1.183 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.642      ; 1.654      ;
; 1.186 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.616      ;
; 1.190 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.615      ; 1.634      ;
; 1.192 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.615      ; 1.636      ;
; 1.197 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.642      ; 1.668      ;
; 1.199 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.763      ; 2.187      ;
; 1.204 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.615      ; 1.648      ;
; 1.206 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.729      ; 2.160      ;
; 1.211 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.513      ; 1.949      ;
; 1.214 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.729      ; 2.168      ;
; 1.214 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.513      ; 1.952      ;
; 1.215 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.729      ; 1.773      ;
; 1.219 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.730      ; 1.778      ;
; 1.219 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.659      ; 1.707      ;
; 1.220 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.737      ; 2.182      ;
; 1.222 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.647      ; 2.698      ;
; 1.230 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.608      ; 1.667      ;
; 1.233 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.526      ; 1.984      ;
; 1.236 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.666      ;
; 1.238 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.642      ; 1.709      ;
; 1.242 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.729      ; 1.800      ;
; 1.243 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.736      ; 2.204      ;
; 1.243 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.615      ; 1.687      ;
; 1.245 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.679      ;
; 1.246 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.680      ;
; 1.248 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.642      ; 1.719      ;
; 1.252 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.686      ;
; 1.254 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.722      ; 1.805      ;
; 1.255 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.608      ; 1.692      ;
; 1.255 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.659      ; 1.743      ;
; 1.260 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.694      ;
; 1.262 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.696      ;
; 1.262 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.640      ; 2.731      ;
; 1.263 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.615      ; 1.707      ;
; 1.263 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.615      ; 1.707      ;
; 1.264 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.526      ; 2.015      ;
; 1.268 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.702      ;
; 1.268 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.513      ; 2.006      ;
; 1.269 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.763      ; 2.257      ;
; 1.269 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.608      ; 1.706      ;
; 1.276 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.526      ; 2.027      ;
; 1.277 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.720      ; 1.826      ;
; 1.278 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.712      ;
; 1.287 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.737      ; 2.249      ;
; 1.288 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.642      ; 1.759      ;
; 1.290 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.659      ; 1.778      ;
; 1.306 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.737      ; 2.268      ;
; 1.308 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.742      ;
; 1.312 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.659      ; 1.800      ;
; 1.317 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.850      ; 2.392      ;
; 1.324 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.615      ; 1.768      ;
; 1.329 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.851      ; 2.405      ;
; 1.336 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.763      ; 2.324      ;
; 1.337 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.722      ; 1.888      ;
; 1.342 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.729      ; 2.296      ;
; 1.342 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.669      ; 1.840      ;
; 1.355 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.669      ; 1.853      ;
; 1.356 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.850      ; 2.431      ;
; 1.356 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.786      ;
; 1.365 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.635      ; 1.829      ;
; 1.370 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.738      ; 2.333      ;
; 1.381 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.729      ; 2.335      ;
; 1.388 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.763      ; 2.376      ;
; 1.393 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.736      ; 2.354      ;
; 1.395 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.730      ; 1.954      ;
; 1.396 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.608      ; 1.833      ;
; 1.404 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.850      ; 2.479      ;
; 1.415 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.615      ; 1.859      ;
; 1.419 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.791      ; 2.435      ;
; 1.421 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.777      ; 2.423      ;
; 1.426 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.792      ; 2.443      ;
; 1.437 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.729      ; 1.995      ;
; 1.470 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.852      ; 2.547      ;
; 1.479 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.737      ; 2.441      ;
; 1.491 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.513      ; 2.229      ;
; 1.496 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.635      ; 1.960      ;
; 1.498 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.791      ; 2.514      ;
; 1.507 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.763      ; 2.495      ;
; 1.509 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.729      ; 2.463      ;
; 1.512 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.635      ; 1.976      ;
; 1.513 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.635      ; 1.977      ;
; 1.524 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.635      ; 1.988      ;
; 1.530 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 1.960      ;
; 1.551 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.669      ; 2.049      ;
; 1.577 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.729      ; 2.531      ;
; 1.591 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.669      ; 2.089      ;
; 1.595 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.601      ; 2.025      ;
; 1.644 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.729      ; 2.202      ;
; 1.663 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.737      ; 2.625      ;
; 1.680 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.850      ; 2.755      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.509 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.801     ; 0.933      ;
; 1.866 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.857     ; 1.234      ;
; 1.913 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.761     ; 1.377      ;
; 1.916 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.797     ; 1.344      ;
; 1.920 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.761     ; 1.384      ;
; 2.055 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.737     ; 1.543      ;
; 2.075 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 0.925      ;
; 2.079 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 0.929      ;
; 2.079 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.737     ; 1.567      ;
; 2.091 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 0.941      ;
; 2.091 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 0.941      ;
; 2.098 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 0.948      ;
; 2.100 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 0.950      ;
; 2.104 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 0.954      ;
; 2.108 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 0.958      ;
; 2.109 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 0.959      ;
; 2.115 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 0.965      ;
; 2.116 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.737     ; 1.604      ;
; 2.118 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 0.968      ;
; 2.140 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.737     ; 1.628      ;
; 2.142 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.737     ; 1.630      ;
; 2.199 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.893     ; 1.135      ;
; 2.250 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.765     ; 1.710      ;
; 2.260 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 1.110      ;
; 2.281 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.135      ;
; 2.282 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 1.132      ;
; 2.285 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.896     ; 1.218      ;
; 2.302 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.156      ;
; 2.305 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.159      ;
; 2.308 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 1.158      ;
; 2.314 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.168      ;
; 2.314 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.896     ; 1.247      ;
; 2.322 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.920     ; 1.231      ;
; 2.326 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.180      ;
; 2.329 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.919     ; 1.239      ;
; 2.333 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -1.004     ; 1.158      ;
; 2.348 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.202      ;
; 2.356 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.915     ; 1.270      ;
; 2.359 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.892     ; 1.296      ;
; 2.362 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.216      ;
; 2.370 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 1.220      ;
; 2.383 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.237      ;
; 2.383 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.237      ;
; 2.385 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.239      ;
; 2.400 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.893     ; 1.336      ;
; 2.418 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.973     ; 1.274      ;
; 2.419 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.973     ; 1.275      ;
; 2.419 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -1.008     ; 1.240      ;
; 2.419 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.273      ;
; 2.420 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.274      ;
; 2.424 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.979     ; 1.274      ;
; 2.435 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -1.005     ; 1.259      ;
; 2.435 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -1.002     ; 1.262      ;
; 2.436 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.893     ; 1.372      ;
; 2.454 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.973     ; 1.310      ;
; 2.498 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.893     ; 1.434      ;
; 2.504 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.920     ; 1.413      ;
; 2.508 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.915     ; 1.422      ;
; 2.516 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.896     ; 1.449      ;
; 2.522 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.923     ; 1.428      ;
; 2.527 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.917     ; 1.439      ;
; 2.531 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.920     ; 1.440      ;
; 2.538 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.920     ; 1.447      ;
; 2.540 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.923     ; 1.446      ;
; 2.540 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.920     ; 1.449      ;
; 2.548 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.923     ; 1.454      ;
; 2.552 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.915     ; 1.466      ;
; 2.553 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.920     ; 1.462      ;
; 2.553 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.896     ; 1.486      ;
; 2.555 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.915     ; 1.469      ;
; 2.555 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.923     ; 1.461      ;
; 2.556 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.923     ; 1.462      ;
; 2.560 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.915     ; 1.474      ;
; 2.563 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.417      ;
; 2.567 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.915     ; 1.481      ;
; 2.570 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.888     ; 1.511      ;
; 2.575 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.429      ;
; 2.579 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -1.004     ; 1.404      ;
; 2.580 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.923     ; 1.486      ;
; 2.581 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.913     ; 1.497      ;
; 2.584 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.438      ;
; 2.586 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.887     ; 1.528      ;
; 2.586 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -1.000     ; 1.415      ;
; 2.588 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.973     ; 1.444      ;
; 2.589 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.443      ;
; 2.590 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.923     ; 1.496      ;
; 2.590 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.976     ; 1.443      ;
; 2.591 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.976     ; 1.444      ;
; 2.594 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.973     ; 1.450      ;
; 2.600 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.913     ; 1.516      ;
; 2.601 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.973     ; 1.457      ;
; 2.601 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.973     ; 1.457      ;
; 2.602 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.973     ; 1.458      ;
; 2.605 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.459      ;
; 2.606 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.886     ; 1.549      ;
; 2.609 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.463      ;
; 2.610 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.464      ;
; 2.614 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.914     ; 1.529      ;
; 2.619 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.975     ; 1.473      ;
; 2.619 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -1.002     ; 1.446      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 11.253 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.250     ; 2.813      ;
; 11.256 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.077     ; 2.989      ;
; 11.334 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.155     ; 2.989      ;
; 11.334 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.155     ; 2.989      ;
; 11.398 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.219     ; 2.989      ;
; 11.398 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.219     ; 2.989      ;
; 11.398 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.219     ; 2.989      ;
; 11.415 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.236     ; 2.989      ;
; 11.429 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.250     ; 2.989      ;
; 11.442 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.263     ; 2.989      ;
; 13.323 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.966     ; 5.167      ;
; 13.386 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.029     ; 5.167      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                                  ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.779 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.002     ; 3.211      ;
; 0.891 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 5.000        ; -0.365     ; 3.601      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 0.992 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.215      ; 3.215      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.311      ; 3.224      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.133 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.362      ; 3.221      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.158 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.385      ; 3.219      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.211 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.418      ; 3.199      ;
; 1.313 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.544      ; 3.223      ;
; 1.313 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.544      ; 3.223      ;
; 1.313 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.544      ; 3.223      ;
; 1.313 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.544      ; 3.223      ;
; 1.313 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.544      ; 3.223      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                                 ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.141 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.627      ;
; 96.142 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.627      ;
; 96.680 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.222      ; 3.417      ;
; 96.686 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.225      ;
; 96.686 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.225      ;
; 96.686 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.225      ;
; 96.696 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 3.226      ;
; 96.696 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 3.226      ;
; 96.704 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.226      ;
; 96.704 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.226      ;
; 96.704 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.226      ;
; 96.704 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.226      ;
; 96.704 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.226      ;
; 96.704 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.226      ;
; 96.704 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.226      ;
; 96.704 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.226      ;
; 96.704 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.226      ;
; 96.704 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.226      ;
; 96.704 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.226      ;
; 96.704 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 3.226      ;
; 96.705 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.214      ;
; 96.705 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.214      ;
; 96.705 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.214      ;
; 96.705 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.214      ;
; 96.705 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.214      ;
; 96.705 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.214      ;
; 96.982 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.203      ; 3.223      ;
; 97.055 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.278      ; 3.225      ;
; 97.055 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.278      ; 3.225      ;
; 97.055 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.278      ; 3.225      ;
; 97.144 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.368      ; 3.226      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                    ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.499 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.212      ; 2.936      ;
; 1.499 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.212      ; 2.936      ;
; 1.499 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.212      ; 2.936      ;
; 1.499 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.212      ; 2.936      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.503 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.219      ; 2.947      ;
; 1.505 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 2.941      ;
; 1.505 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 2.941      ;
; 1.505 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 2.941      ;
; 1.505 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 2.941      ;
; 1.505 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 2.941      ;
; 1.505 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 2.941      ;
; 1.505 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 2.941      ;
; 1.505 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 2.941      ;
; 1.505 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.211      ; 2.941      ;
; 1.529 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.175      ; 2.929      ;
; 1.529 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.175      ; 2.929      ;
; 1.529 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.175      ; 2.929      ;
; 1.529 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.175      ; 2.929      ;
; 1.529 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.175      ; 2.929      ;
; 1.529 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.175      ; 2.929      ;
; 1.529 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.175      ; 2.929      ;
; 1.529 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.175      ; 2.929      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.542 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 2.948      ;
; 1.554 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 2.945      ;
; 1.554 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 2.945      ;
; 1.554 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 2.945      ;
; 1.554 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 2.945      ;
; 1.554 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 2.945      ;
; 1.554 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.166      ; 2.945      ;
; 1.565 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.152      ; 2.942      ;
; 1.565 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.152      ; 2.942      ;
; 1.565 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.152      ; 2.942      ;
; 1.565 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.152      ; 2.942      ;
; 1.565 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.152      ; 2.942      ;
; 1.565 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.152      ; 2.942      ;
; 1.569 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 2.942      ;
; 1.569 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 2.942      ;
; 1.569 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 2.942      ;
; 1.569 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 2.942      ;
; 1.569 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 2.942      ;
; 1.569 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 2.942      ;
; 1.569 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 2.942      ;
; 1.569 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 2.942      ;
; 1.581 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.929      ;
; 1.581 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.929      ;
; 1.581 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.929      ;
; 1.581 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.929      ;
; 1.581 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.929      ;
; 1.581 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.929      ;
; 1.581 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.929      ;
; 1.581 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.929      ;
; 1.587 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 2.933      ;
; 1.587 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 2.933      ;
; 1.589 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 2.941      ;
; 1.589 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 2.941      ;
; 1.589 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 2.941      ;
; 1.589 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 2.941      ;
; 1.589 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 2.941      ;
; 1.589 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 2.941      ;
; 1.590 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.938      ;
; 1.590 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.938      ;
; 1.590 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.938      ;
; 1.590 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.938      ;
; 1.590 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.938      ;
; 1.590 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.938      ;
; 1.590 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.938      ;
; 1.590 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.123      ; 2.938      ;
; 1.591 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.138      ; 2.954      ;
; 1.594 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.133      ; 2.952      ;
; 1.594 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.133      ; 2.952      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                                 ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.226 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.530      ; 2.951      ;
; 2.269 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.484      ; 2.948      ;
; 2.269 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.484      ; 2.948      ;
; 2.269 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.484      ; 2.948      ;
; 2.347 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.405      ; 2.947      ;
; 2.566 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.404      ; 3.078      ;
; 2.668 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 2.948      ;
; 2.668 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 2.948      ;
; 2.668 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.085      ; 2.948      ;
; 2.684 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 2.951      ;
; 2.684 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 2.951      ;
; 2.684 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 2.951      ;
; 2.684 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 2.951      ;
; 2.684 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 2.951      ;
; 2.684 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 2.951      ;
; 2.684 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 2.951      ;
; 2.684 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 2.951      ;
; 2.684 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 2.951      ;
; 2.684 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 2.951      ;
; 2.684 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 2.951      ;
; 2.684 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 2.951      ;
; 2.685 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 2.940      ;
; 2.685 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 2.940      ;
; 2.685 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 2.940      ;
; 2.685 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 2.940      ;
; 2.685 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 2.940      ;
; 2.685 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 2.940      ;
; 2.692 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.064      ; 2.951      ;
; 2.692 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.064      ; 2.951      ;
; 3.239 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.047      ; 3.394      ;
; 3.239 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.048      ; 3.395      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
Worst Case Available Settling Time: 19.272 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.473     ; 0.000         ;
; spi_ce0                                                     ; 1.669     ; 0.000         ;
; ad9866_clk                                                  ; 2.463     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 2.502     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 2.709     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 3.411     ; 0.000         ;
; virt_ad9866_txclk                                           ; 10.714    ; 0.000         ;
; clk_10mhz                                                   ; 95.577    ; 0.000         ;
; spi_ce1                                                     ; 2498.636  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2601.734  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33330.045 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; ad9866_clk                                                  ; 0.050 ; 0.000         ;
; spi_ce0                                                     ; 0.123 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.184 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; clk_10mhz                                                   ; 0.186 ; 0.000         ;
; spi_sck                                                     ; 0.186 ; 0.000         ;
; spi_ce1                                                     ; 0.191 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.347 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.371 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.448 ; 0.000         ;
; virt_ad9866_txclk                                           ; 9.002 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 2.492  ; 0.000            ;
; clk_10mhz ; 98.091 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 0.250 ; 0.000            ;
; clk_10mhz ; 1.074 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; 2.563     ; 0.000         ;
; ad9866_txclk                                                ; 2.563     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.827     ; 0.000         ;
; ad9866_clk                                                  ; 5.454     ; 0.000         ;
; spi_sck                                                     ; 30.994    ; 0.000         ;
; clk_10mhz                                                   ; 49.186    ; 0.000         ;
; spi_ce0                                                     ; 1249.012  ; 0.000         ;
; spi_ce1                                                     ; 1249.050  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.593  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.687  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.669  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.202 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.473 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.523      ; 3.027      ;
; 0.473 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.523      ; 3.027      ;
; 0.473 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.523      ; 3.027      ;
; 0.473 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.523      ; 3.027      ;
; 0.473 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.523      ; 3.027      ;
; 0.473 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 1.523      ; 3.027      ;
; 0.473 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.523      ; 3.027      ;
; 0.473 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.523      ; 3.027      ;
; 0.528 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.825      ;
; 0.528 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.825      ;
; 0.528 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.825      ;
; 0.528 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.825      ;
; 0.528 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.825      ;
; 0.528 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.825      ;
; 0.528 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.376      ; 2.825      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.485      ; 2.926      ;
; 0.664 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.887      ; 2.150      ;
; 0.725 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.517      ; 2.769      ;
; 0.779 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.547      ; 2.745      ;
; 0.779 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.547      ; 2.745      ;
; 0.779 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.547      ; 2.745      ;
; 0.779 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.547      ; 2.745      ;
; 0.779 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.547      ; 2.745      ;
; 0.779 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.547      ; 2.745      ;
; 0.779 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.547      ; 2.745      ;
; 0.779 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.547      ; 2.745      ;
; 0.801 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.658      ;
; 0.801 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.658      ;
; 0.801 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.658      ;
; 0.801 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.658      ;
; 0.801 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.658      ;
; 0.801 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.658      ;
; 0.801 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.658      ;
; 0.807 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.514      ; 2.684      ;
; 0.807 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.514      ; 2.684      ;
; 0.807 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.514      ; 2.684      ;
; 0.807 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.514      ; 2.684      ;
; 0.807 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.514      ; 2.684      ;
; 0.816 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.533      ; 2.694      ;
; 0.816 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.533      ; 2.694      ;
; 0.816 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.533      ; 2.694      ;
; 0.816 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.533      ; 2.694      ;
; 0.816 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.533      ; 2.694      ;
; 0.816 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.533      ; 2.694      ;
; 0.816 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.533      ; 2.694      ;
; 0.822 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.559      ; 2.714      ;
; 0.822 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.559      ; 2.714      ;
; 0.822 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.559      ; 2.714      ;
; 0.822 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.559      ; 2.714      ;
; 0.843 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.515      ; 2.649      ;
; 0.843 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.515      ; 2.649      ;
; 0.843 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.515      ; 2.649      ;
; 0.843 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.515      ; 2.649      ;
; 0.843 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.515      ; 2.649      ;
; 0.843 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.515      ; 2.649      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.850 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.545      ; 2.672      ;
; 0.873 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.370      ; 2.474      ;
; 0.873 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.370      ; 2.474      ;
; 0.873 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.370      ; 2.474      ;
; 0.873 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.370      ; 2.474      ;
; 0.873 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.370      ; 2.474      ;
; 0.873 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.370      ; 2.474      ;
; 0.925 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.412      ; 2.464      ;
; 0.925 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.412      ; 2.464      ;
; 0.925 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.412      ; 2.464      ;
; 0.925 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.412      ; 2.464      ;
; 0.925 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.412      ; 2.464      ;
; 0.947 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.425      ; 2.455      ;
; 0.947 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.425      ; 2.455      ;
; 0.947 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.425      ; 2.455      ;
; 0.947 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.425      ; 2.455      ;
; 0.947 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.425      ; 2.455      ;
; 0.947 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.425      ; 2.455      ;
; 0.947 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.425      ; 2.455      ;
; 0.947 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.425      ; 2.455      ;
; 0.947 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.425      ; 2.455      ;
; 0.955 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.445      ; 2.467      ;
; 0.955 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.445      ; 2.467      ;
; 0.955 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.445      ; 2.467      ;
; 0.955 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.445      ; 2.467      ;
; 0.955 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.445      ; 2.467      ;
; 0.955 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.445      ; 2.467      ;
; 0.955 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.445      ; 2.467      ;
; 0.962 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.448      ;
; 0.962 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.433      ; 2.448      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.669    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 1.099      ; 1.429      ;
; 1.678    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.596      ; 0.917      ;
; 1.691    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.413      ; 0.721      ;
; 1.695    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.413      ; 0.717      ;
; 1.704    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.596      ; 0.891      ;
; 1.707    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.413      ; 0.705      ;
; 1.710    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.413      ; 0.702      ;
; 1.752    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.535      ; 0.782      ;
; 1.754    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.504      ; 0.749      ;
; 1.770    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.504      ; 0.733      ;
; 1.772    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.535      ; 0.762      ;
; 1.776    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.535      ; 0.758      ;
; 1.778    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.535      ; 0.756      ;
; 1.786    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.504      ; 0.717      ;
; 1.800    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.504      ; 0.703      ;
; 1.820    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.508      ; 0.687      ;
; 1.822    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.530      ; 0.707      ;
; 1.824    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.508      ; 0.683      ;
; 1.828    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.508      ; 0.679      ;
; 1.839    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.530      ; 0.690      ;
; 1.964    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.543      ; 0.578      ;
; 1.964    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.543      ; 0.578      ;
; 1.967    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.543      ; 0.575      ;
; 1.991    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.543      ; 0.551      ;
; 1.995    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.509      ; 0.513      ;
; 1.996    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.509      ; 0.512      ;
; 1.998    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.509      ; 0.510      ;
; 2.005    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.509      ; 0.503      ;
; 2.060    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.615      ; 0.554      ;
; 2.099    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.615      ; 0.515      ;
; 2.112    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.615      ; 0.502      ;
; 2.113    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.615      ; 0.501      ;
; 2497.759 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 2.222      ;
; 2497.760 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 2.221      ;
; 2497.924 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.093     ; 1.990      ;
; 2497.924 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.093     ; 1.990      ;
; 2497.972 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 2.009      ;
; 2497.972 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 2.009      ;
; 2498.042 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.093     ; 1.872      ;
; 2498.042 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.093     ; 1.872      ;
; 2498.107 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.264     ; 1.636      ;
; 2498.107 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.264     ; 1.636      ;
; 2498.356 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.264     ; 1.387      ;
; 2498.356 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.264     ; 1.387      ;
; 2498.390 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.174      ; 1.791      ;
; 2498.458 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.005      ; 1.554      ;
; 2498.458 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.005      ; 1.554      ;
; 2498.458 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.005      ; 1.554      ;
; 2498.460 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.174      ; 1.721      ;
; 2498.477 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 1.777      ;
; 2498.485 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.264     ; 1.258      ;
; 2498.486 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.264     ; 1.257      ;
; 2498.487 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.224      ; 1.766      ;
; 2498.502 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.174      ; 1.679      ;
; 2498.504 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.026      ; 1.529      ;
; 2498.504 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.026      ; 1.529      ;
; 2498.504 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.026      ; 1.529      ;
; 2498.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.099     ; 1.401      ;
; 2498.530 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.054      ; 1.553      ;
; 2498.536 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.053      ; 1.546      ;
; 2498.546 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.280      ; 1.763      ;
; 2498.574 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.347      ; 1.802      ;
; 2498.575 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.228     ; 1.204      ;
; 2498.576 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.264     ; 1.167      ;
; 2498.577 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.264     ; 1.166      ;
; 2498.598 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.107      ; 1.516      ;
; 2498.627 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.026      ; 1.406      ;
; 2498.627 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.026      ; 1.406      ;
; 2498.627 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.026      ; 1.406      ;
; 2498.627 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.174      ; 1.554      ;
; 2498.630 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 1.402      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 1.248      ;
; 2498.644 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.021      ; 1.406      ;
; 2498.646 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.174      ; 1.535      ;
; 2498.646 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.248      ;
; 2498.646 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.248      ;
; 2498.646 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.248      ;
; 2498.646 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.248      ;
; 2498.646 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.248      ;
; 2498.646 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.248      ;
; 2498.646 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.248      ;
; 2498.646 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.248      ;
; 2498.646 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.248      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.463 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.622      ; 2.166      ;
; 2.538 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.622      ; 2.091      ;
; 2.628 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.759      ; 2.138      ;
; 2.662 ; ad9866_adio[9]                                                    ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.678      ; 2.023      ;
; 2.682 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.678      ; 2.003      ;
; 2.722 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.622      ; 1.907      ;
; 2.745 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.622      ; 1.884      ;
; 2.799 ; ad9866_adio[9]                                                    ; adcpipe[1][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.296      ; 1.455      ;
; 2.846 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.690      ; 1.851      ;
; 2.849 ; ad9866_adio[6]                                                    ; adcpipe[1][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.346      ; 1.455      ;
; 2.849 ; ad9866_adio[5]                                                    ; adcpipe[1][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.346      ; 1.455      ;
; 2.867 ; ad9866_adio[4]                                                    ; adcpipe[1][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.364      ; 1.455      ;
; 2.867 ; ad9866_adio[3]                                                    ; adcpipe[1][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.364      ; 1.455      ;
; 2.869 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.678      ; 1.816      ;
; 2.869 ; ad9866_adio[2]                                                    ; adcpipe[1][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.366      ; 1.455      ;
; 2.871 ; ad9866_adio[11]                                                   ; adcpipe[1][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.368      ; 1.455      ;
; 2.875 ; ad9866_adio[10]                                                   ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.661      ; 1.793      ;
; 2.881 ; ad9866_adio[8]                                                    ; adcpipe[1][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.378      ; 1.455      ;
; 2.881 ; ad9866_adio[7]                                                    ; adcpipe[1][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.378      ; 1.455      ;
; 2.920 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.793      ; 1.880      ;
; 2.937 ; ad9866_adio[1]                                                    ; adcpipe[1][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.434      ; 1.455      ;
; 2.944 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.255      ; 1.269      ;
; 2.948 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.660      ; 1.719      ;
; 2.958 ; ad9866_adio[10]                                                   ; adcpipe[1][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.269      ; 1.269      ;
; 5.478 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]  ; transmitter:transmitter_inst|out_data[2]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.548      ; 1.540      ;
; 5.713 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]  ; transmitter:transmitter_inst|out_data[6]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.701      ; 1.458      ;
; 5.735 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]  ; transmitter:transmitter_inst|out_data[4]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.701      ; 1.436      ;
; 5.805 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]  ; transmitter:transmitter_inst|out_data[5]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.701      ; 1.366      ;
; 5.855 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]  ; transmitter:transmitter_inst|out_data[3]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.734      ; 1.349      ;
; 5.935 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13] ; transmitter:transmitter_inst|out_data[13]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.707      ; 1.242      ;
; 5.980 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]  ; transmitter:transmitter_inst|out_data[7]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.684      ; 1.174      ;
; 6.023 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[11]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.611      ; 1.058      ;
; 6.037 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]  ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.716      ; 1.149      ;
; 6.072 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[8]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.684      ; 1.082      ;
; 6.102 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[10]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.716      ; 1.084      ;
; 6.185 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12] ; transmitter:transmitter_inst|out_data[12]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.610      ; 0.895      ;
; 8.069 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.417      ;
; 8.073 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.413      ;
; 8.088 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.398      ;
; 8.100 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.386      ;
; 8.122 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.364      ;
; 8.140 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.346      ;
; 8.152 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.334      ;
; 8.156 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.330      ;
; 8.171 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.315      ;
; 8.179 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.429      ; 5.277      ;
; 8.183 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.303      ;
; 8.205 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.281      ;
; 8.223 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.263      ;
; 8.223 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.263      ;
; 8.262 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.429      ; 5.194      ;
; 8.277 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.209      ;
; 8.281 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.205      ;
; 8.287 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.199      ;
; 8.296 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.190      ;
; 8.298 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.188      ;
; 8.302 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.184      ;
; 8.306 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.180      ;
; 8.308 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.178      ;
; 8.317 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.169      ;
; 8.329 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.157      ;
; 8.330 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.156      ;
; 8.334 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.429      ; 5.122      ;
; 8.336 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.450      ; 5.141      ;
; 8.340 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.450      ; 5.137      ;
; 8.348 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.138      ;
; 8.351 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.135      ;
; 8.354 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.453      ; 5.126      ;
; 8.355 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.450      ; 5.122      ;
; 8.358 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.453      ; 5.122      ;
; 8.359 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.453      ; 5.121      ;
; 8.363 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.453      ; 5.117      ;
; 8.367 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.450      ; 5.110      ;
; 8.369 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.117      ;
; 8.370 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.116      ;
; 8.373 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.453      ; 5.107      ;
; 8.378 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.453      ; 5.102      ;
; 8.385 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.453      ; 5.095      ;
; 8.387 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.429      ; 5.069      ;
; 8.389 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.450      ; 5.088      ;
; 8.390 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.453      ; 5.090      ;
; 8.402 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.429      ; 5.054      ;
; 8.407 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.453      ; 5.073      ;
; 8.407 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.450      ; 5.070      ;
; 8.408 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.429      ; 5.048      ;
; 8.412 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.453      ; 5.068      ;
; 8.417 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.429      ; 5.039      ;
; 8.425 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.453      ; 5.055      ;
; 8.426 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.425      ; 5.026      ;
; 8.429 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.425      ; 5.023      ;
; 8.430 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.425      ; 5.022      ;
; 8.430 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.453      ; 5.050      ;
; 8.431 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.055      ;
; 8.433 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.425      ; 5.019      ;
; 8.445 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.425      ; 5.007      ;
; 8.446 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.420      ; 5.001      ;
; 8.448 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.425      ; 5.004      ;
; 8.452 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.459      ; 5.034      ;
; 8.454 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.450      ; 5.023      ;
; 8.457 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.425      ; 4.995      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.502 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.986      ;
; 2.518 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.970      ;
; 2.520 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.968      ;
; 2.525 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.963      ;
; 2.529 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.959      ;
; 2.533 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.360     ; 0.969      ;
; 2.534 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.954      ;
; 2.536 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.952      ;
; 2.543 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.340     ; 0.979      ;
; 2.554 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.345     ; 0.963      ;
; 2.560 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.360     ; 0.942      ;
; 2.569 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.343     ; 0.950      ;
; 2.574 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.340     ; 0.948      ;
; 2.575 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.343     ; 0.944      ;
; 2.591 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.395     ; 0.876      ;
; 2.607 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.350     ; 0.905      ;
; 2.613 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.875      ;
; 2.624 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.387     ; 0.851      ;
; 2.632 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.373     ; 0.857      ;
; 2.633 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.851      ;
; 2.635 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.853      ;
; 2.637 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.340     ; 0.885      ;
; 2.637 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.360     ; 0.865      ;
; 2.639 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.849      ;
; 2.639 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.849      ;
; 2.647 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.395     ; 0.820      ;
; 2.650 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.373     ; 0.839      ;
; 2.651 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.837      ;
; 2.651 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.376     ; 0.835      ;
; 2.652 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.832      ;
; 2.654 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.360     ; 0.848      ;
; 2.656 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.832      ;
; 2.656 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.828      ;
; 2.658 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.395     ; 0.809      ;
; 2.661 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.374     ; 0.827      ;
; 2.662 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.388     ; 0.812      ;
; 2.666 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.376     ; 0.820      ;
; 2.669 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.387     ; 0.806      ;
; 2.670 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.343     ; 0.849      ;
; 2.676 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.380     ; 0.806      ;
; 2.680 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.361     ; 0.821      ;
; 2.682 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.802      ;
; 2.682 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.360     ; 0.820      ;
; 2.684 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.800      ;
; 2.685 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.799      ;
; 2.685 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.340     ; 0.837      ;
; 2.693 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.341     ; 0.828      ;
; 2.696 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.368     ; 0.798      ;
; 2.696 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.397     ; 0.769      ;
; 2.697 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.360     ; 0.805      ;
; 2.697 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.390     ; 0.775      ;
; 2.699 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.380     ; 0.783      ;
; 2.700 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.388     ; 0.774      ;
; 2.701 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.380     ; 0.781      ;
; 2.702 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.380     ; 0.780      ;
; 2.703 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.392     ; 0.767      ;
; 2.703 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.781      ;
; 2.706 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.380     ; 0.776      ;
; 2.706 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.343     ; 0.813      ;
; 2.708 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.776      ;
; 2.709 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.775      ;
; 2.710 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.774      ;
; 2.710 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.368     ; 0.784      ;
; 2.711 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.363     ; 0.788      ;
; 2.712 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.363     ; 0.787      ;
; 2.713 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.380     ; 0.769      ;
; 2.713 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.380     ; 0.769      ;
; 2.714 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.770      ;
; 2.715 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.380     ; 0.767      ;
; 2.715 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.363     ; 0.784      ;
; 2.716 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.368     ; 0.778      ;
; 2.718 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.368     ; 0.776      ;
; 2.719 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.348     ; 0.795      ;
; 2.719 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.381     ; 0.762      ;
; 2.719 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.363     ; 0.780      ;
; 2.720 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.390     ; 0.752      ;
; 2.721 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.368     ; 0.773      ;
; 2.724 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.368     ; 0.770      ;
; 2.729 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.380     ; 0.753      ;
; 2.729 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.368     ; 0.765      ;
; 2.729 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.381     ; 0.752      ;
; 2.731 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.368     ; 0.763      ;
; 2.732 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.368     ; 0.762      ;
; 2.733 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.394     ; 0.735      ;
; 2.735 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.368     ; 0.759      ;
; 2.735 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.365     ; 0.762      ;
; 2.740 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.370     ; 0.752      ;
; 2.741 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.363     ; 0.758      ;
; 2.748 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.348     ; 0.766      ;
; 2.751 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.368     ; 0.743      ;
; 2.769 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.348     ; 0.745      ;
; 2.780 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.265     ; 0.932      ;
; 2.792 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.692      ;
; 2.801 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.348     ; 0.713      ;
; 2.806 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.395     ; 0.661      ;
; 2.809 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.380     ; 0.673      ;
; 2.810 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.674      ;
; 2.812 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.380     ; 0.670      ;
; 2.813 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.378     ; 0.671      ;
; 2.814 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.381     ; 0.667      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.709 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.333      ; 1.601      ;
; 2.735 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.321      ; 1.563      ;
; 2.765 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.349      ; 1.561      ;
; 2.802 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.340      ; 1.400      ;
; 2.848 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.246      ; 1.375      ;
; 2.850 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.246      ; 1.373      ;
; 2.851 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.321      ; 1.447      ;
; 2.857 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 1.372      ;
; 2.868 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 1.361      ;
; 2.877 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 1.499      ;
; 2.879 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 1.441      ;
; 2.879 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 1.350      ;
; 2.932 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.349      ; 1.394      ;
; 2.945 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.338      ; 1.255      ;
; 2.955 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.333      ; 1.355      ;
; 2.971 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.333      ; 1.339      ;
; 2.972 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 1.361      ;
; 2.981 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 1.395      ;
; 2.986 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.321      ; 1.312      ;
; 2.987 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.346      ; 1.221      ;
; 2.992 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.355      ; 1.340      ;
; 2.998 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 1.322      ;
; 2.999 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 1.334      ;
; 3.008 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.303      ; 1.157      ;
; 3.009 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 1.115      ;
; 3.012 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.400      ; 1.365      ;
; 3.026 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.303      ; 1.139      ;
; 3.044 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 1.332      ;
; 3.045 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.333      ; 1.265      ;
; 3.046 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.274      ; 1.090      ;
; 3.048 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.274      ; 1.088      ;
; 3.049 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 1.075      ;
; 3.053 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.321      ; 1.245      ;
; 3.058 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 1.318      ;
; 3.059 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.274      ; 1.077      ;
; 3.059 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.321      ; 1.239      ;
; 3.062 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.274      ; 1.074      ;
; 3.063 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.342      ; 1.256      ;
; 3.066 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.321      ; 1.232      ;
; 3.073 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.342      ; 1.246      ;
; 3.079 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.333      ; 1.231      ;
; 3.096 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 1.280      ;
; 3.104 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 1.216      ;
; 3.108 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.346      ; 1.100      ;
; 3.113 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.333      ; 1.197      ;
; 3.118 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.246      ; 1.105      ;
; 3.120 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 1.200      ;
; 3.122 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.290      ; 1.030      ;
; 3.123 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.912      ; 1.766      ;
; 3.129 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 1.100      ;
; 3.142 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.274      ; 0.994      ;
; 3.142 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.342      ; 1.177      ;
; 3.142 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 0.988      ;
; 3.144 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.347      ; 1.065      ;
; 3.148 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 1.172      ;
; 3.149 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.321      ; 1.149      ;
; 3.149 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.303      ; 1.016      ;
; 3.149 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.303      ; 1.016      ;
; 3.152 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 1.077      ;
; 3.156 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.968      ;
; 3.164 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 1.065      ;
; 3.166 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.340      ; 1.036      ;
; 3.167 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.853      ; 1.548      ;
; 3.167 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.246      ; 1.056      ;
; 3.172 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.294      ; 0.984      ;
; 3.177 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.294      ; 0.979      ;
; 3.180 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 1.140      ;
; 3.186 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.280      ; 0.956      ;
; 3.189 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.290      ; 0.963      ;
; 3.191 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.859      ; 1.530      ;
; 3.195 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.246      ; 1.028      ;
; 3.195 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.281      ; 0.948      ;
; 3.196 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.338      ; 1.004      ;
; 3.197 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.246      ; 1.026      ;
; 3.205 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 0.925      ;
; 3.207 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.280      ; 0.935      ;
; 3.209 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.294      ; 0.947      ;
; 3.211 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.340      ; 0.991      ;
; 3.214 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.281      ; 0.929      ;
; 3.216 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 0.914      ;
; 3.217 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.346      ; 0.991      ;
; 3.219 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.280      ; 0.923      ;
; 3.219 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.281      ; 0.924      ;
; 3.221 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.281      ; 0.922      ;
; 3.225 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.281      ; 0.918      ;
; 3.228 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.294      ; 0.928      ;
; 3.228 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.281      ; 0.915      ;
; 3.229 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.290      ; 0.923      ;
; 3.229 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.290      ; 0.923      ;
; 3.230 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.894      ;
; 3.230 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 0.900      ;
; 3.230 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.281      ; 0.913      ;
; 3.234 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.281      ; 0.909      ;
; 3.234 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.347      ; 0.975      ;
; 3.235 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.346      ; 0.973      ;
; 3.240 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.290      ; 0.912      ;
; 3.243 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.280      ; 0.899      ;
; 3.247 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.280      ; 0.895      ;
; 3.257 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.867      ;
; 3.262 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.290      ; 0.890      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 3.411 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.014      ; 3.271      ;
; 3.414 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.014      ; 3.268      ;
; 3.427 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.011      ; 3.252      ;
; 3.516 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.018      ; 3.264      ;
; 3.548 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.038      ; 3.248      ;
; 3.555 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.036      ; 3.239      ;
; 3.721 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.018      ; 2.964      ;
; 3.822 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.084      ; 3.027      ;
; 3.941 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.017      ; 2.839      ;
; 3.945 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.037      ; 2.854      ;
; 4.047 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.036      ; 2.748      ;
; 4.204 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.019      ; 2.577      ;
; 4.233 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.037      ; 2.563      ;
; 8.555 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.025      ; 3.137      ;
; 8.688 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.014      ; 2.994      ;
; 8.711 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.014      ; 2.971      ;
; 8.711 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.011      ; 2.968      ;
; 8.761 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.044      ; 3.045      ;
; 8.792 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.018      ; 2.988      ;
; 8.799 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.038      ; 2.997      ;
; 8.807 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.036      ; 2.987      ;
; 8.914 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.024      ; 2.873      ;
; 8.915 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.026      ; 2.873      ;
; 8.946 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.044      ; 2.857      ;
; 8.965 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.084      ; 2.884      ;
; 9.090 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.043      ; 2.712      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 10.714 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.057     ; 3.809      ;
; 10.779 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -1.992     ; 3.809      ;
; 12.506 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.186     ; 1.888      ;
; 12.524 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.168     ; 1.888      ;
; 12.534 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.158     ; 1.888      ;
; 12.540 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.152     ; 1.888      ;
; 12.540 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.152     ; 1.888      ;
; 12.540 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.152     ; 1.888      ;
; 12.558 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.134     ; 1.888      ;
; 12.558 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.134     ; 1.888      ;
; 12.634 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.058     ; 1.888      ;
; 12.678 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.168     ; 1.734      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 95.577 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.336     ; 4.026      ;
; 95.615 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.336     ; 3.988      ;
; 95.916 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.336     ; 3.687      ;
; 95.958 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.127     ; 3.854      ;
; 95.996 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.127     ; 3.816      ;
; 96.297 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.127     ; 3.515      ;
; 96.316 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.333     ; 3.338      ;
; 96.316 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.333     ; 3.338      ;
; 96.354 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.333     ; 3.300      ;
; 96.354 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.333     ; 3.300      ;
; 96.412 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.273     ; 3.254      ;
; 96.468 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.192      ;
; 96.468 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.192      ;
; 96.468 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.192      ;
; 96.468 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.192      ;
; 96.468 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.192      ;
; 96.468 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.192      ;
; 96.468 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.192      ;
; 96.468 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.192      ;
; 96.468 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.192      ;
; 96.468 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.192      ;
; 96.468 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.192      ;
; 96.468 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.192      ;
; 96.505 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.054     ; 3.380      ;
; 96.506 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.154      ;
; 96.506 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.154      ;
; 96.506 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.154      ;
; 96.506 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.154      ;
; 96.506 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.154      ;
; 96.506 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.154      ;
; 96.506 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.154      ;
; 96.506 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.154      ;
; 96.506 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.154      ;
; 96.506 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.154      ;
; 96.506 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.154      ;
; 96.506 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 3.154      ;
; 96.529 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.141     ; 3.317      ;
; 96.567 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.141     ; 3.279      ;
; 96.615 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.054     ; 3.270      ;
; 96.655 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.333     ; 2.999      ;
; 96.655 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.333     ; 2.999      ;
; 96.776 ; counter[22]                                        ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.275     ; 2.888      ;
; 96.793 ; counter[22]                                        ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.064     ; 3.082      ;
; 96.807 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 2.853      ;
; 96.807 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 2.853      ;
; 96.807 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 2.853      ;
; 96.807 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 2.853      ;
; 96.807 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 2.853      ;
; 96.807 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 2.853      ;
; 96.807 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 2.853      ;
; 96.807 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 2.853      ;
; 96.807 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 2.853      ;
; 96.807 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 2.853      ;
; 96.807 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 2.853      ;
; 96.807 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.327     ; 2.853      ;
; 96.868 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.141     ; 2.978      ;
; 96.881 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.150      ; 3.208      ;
; 96.902 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_state.1        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.332     ; 2.753      ;
; 96.940 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_state.1        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.332     ; 2.715      ;
; 96.991 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.150      ; 3.098      ;
; 96.993 ; counter[1]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.908      ;
; 97.002 ; counter[0]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.899      ;
; 97.006 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.121     ; 2.860      ;
; 97.044 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|sen_n~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.121     ; 2.822      ;
; 97.056 ; counter[3]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.845      ;
; 97.070 ; counter[2]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.831      ;
; 97.125 ; counter[5]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.776      ;
; 97.138 ; counter[4]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.763      ;
; 97.151 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.270     ; 2.566      ;
; 97.151 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.270     ; 2.566      ;
; 97.197 ; counter[7]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.704      ;
; 97.206 ; counter[6]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.695      ;
; 97.232 ; ad9866:ad9866_inst|sen_n~_Duplicate_1              ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.273     ; 2.434      ;
; 97.241 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_state.1        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.332     ; 2.414      ;
; 97.244 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.692      ;
; 97.244 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.692      ;
; 97.264 ; counter[9]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.637      ;
; 97.274 ; counter[8]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.627      ;
; 97.303 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.264     ; 2.420      ;
; 97.303 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.264     ; 2.420      ;
; 97.303 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.264     ; 2.420      ;
; 97.303 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.264     ; 2.420      ;
; 97.303 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.264     ; 2.420      ;
; 97.303 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.264     ; 2.420      ;
; 97.303 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.264     ; 2.420      ;
; 97.303 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.264     ; 2.420      ;
; 97.303 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.264     ; 2.420      ;
; 97.303 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.264     ; 2.420      ;
; 97.303 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.264     ; 2.420      ;
; 97.303 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.264     ; 2.420      ;
; 97.328 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.560      ;
; 97.333 ; counter[11]                                        ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.568      ;
; 97.343 ; counter[10]                                        ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.558      ;
; 97.345 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.121     ; 2.521      ;
; 97.354 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.582      ;
; 97.354 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.582      ;
; 97.364 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 2.545      ;
; 97.394 ; counter[13]                                        ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 2.504      ;
; 97.396 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.546      ;
; 97.396 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 2.546      ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2498.636 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.311      ; 1.704      ;
; 2498.639 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.311      ; 1.701      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.311      ; 1.690      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.654 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.073     ; 1.248      ;
; 2498.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.064     ; 1.248      ;
; 2498.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.064     ; 1.248      ;
; 2498.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.064     ; 1.248      ;
; 2498.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.064     ; 1.248      ;
; 2498.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.064     ; 1.248      ;
; 2498.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.064     ; 1.248      ;
; 2498.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.064     ; 1.248      ;
; 2498.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.064     ; 1.248      ;
; 2498.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.064     ; 1.248      ;
; 2498.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.063     ; 1.248      ;
; 2498.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.063     ; 1.248      ;
; 2498.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.063     ; 1.248      ;
; 2498.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.063     ; 1.248      ;
; 2498.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.063     ; 1.248      ;
; 2498.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.063     ; 1.248      ;
; 2498.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.063     ; 1.248      ;
; 2498.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.063     ; 1.248      ;
; 2498.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.063     ; 1.248      ;
; 2498.715 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.397      ;
; 2498.716 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.077      ; 1.368      ;
; 2498.730 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.203      ; 1.502      ;
; 2498.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.432      ; 1.725      ;
; 2498.761 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.460      ; 1.728      ;
; 2498.807 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.462      ; 1.684      ;
; 2498.881 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.231      ;
; 2498.883 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.077      ; 1.201      ;
; 2498.885 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.309      ; 1.453      ;
; 2498.886 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.226      ;
; 2498.888 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.309      ; 1.450      ;
; 2498.890 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.077      ; 1.194      ;
; 2498.901 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.309      ; 1.437      ;
; 2498.902 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.317      ; 1.444      ;
; 2498.905 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.317      ; 1.441      ;
; 2498.911 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.317      ; 1.435      ;
; 2498.915 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.440      ; 1.554      ;
; 2498.916 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.311      ; 1.424      ;
; 2498.916 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.204      ; 1.317      ;
; 2498.918 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.450      ; 1.561      ;
; 2498.924 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.327      ; 1.432      ;
; 2498.927 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.077      ; 1.157      ;
; 2498.927 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.327      ; 1.429      ;
; 2498.927 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.434      ; 1.536      ;
; 2498.933 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.327      ; 1.423      ;
; 2498.937 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.175      ;
; 2498.946 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.311      ; 1.394      ;
; 2498.951 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.309      ; 1.387      ;
; 2498.968 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.327      ; 1.388      ;
; 2498.974 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.231      ; 1.286      ;
; 2498.982 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.327      ; 1.374      ;
; 2498.989 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.478      ; 1.518      ;
; 2499.000 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.028     ; 0.979      ;
; 2499.012 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.100      ;
; 2499.021 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.061     ; 0.925      ;
; 2499.044 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.068      ;
; 2499.045 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.067      ;
; 2499.051 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.061      ;
; 2499.056 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.081      ; 1.054      ;
; 2499.056 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 1.053      ;
; 2499.059 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.081      ; 1.051      ;
; 2499.059 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 1.050      ;
; 2499.061 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.077      ; 1.023      ;
; 2499.061 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.077      ; 1.023      ;
; 2499.068 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.077      ; 1.016      ;
; 2499.074 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.462      ; 1.417      ;
; 2499.079 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.460      ; 1.410      ;
; 2499.081 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.460      ; 1.408      ;
; 2499.089 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.023      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2601.734 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.355      ;
; 2601.734 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.355      ;
; 2601.734 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.355      ;
; 2601.734 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.355      ;
; 2601.734 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.355      ;
; 2601.734 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.355      ;
; 2601.734 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.355      ;
; 2601.734 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.355      ;
; 2601.734 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.355      ;
; 2601.947 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.142      ;
; 2601.947 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.142      ;
; 2601.947 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.142      ;
; 2601.947 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.142      ;
; 2601.947 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.142      ;
; 2601.947 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.142      ;
; 2601.947 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.142      ;
; 2601.947 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.142      ;
; 2601.947 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 2.142      ;
; 2602.956 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 1.133      ;
; 2602.958 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 1.131      ;
; 2603.123 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.064     ; 0.966      ;
; 5205.545 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.739      ;
; 5205.545 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.739      ;
; 5205.545 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.739      ;
; 5205.545 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.739      ;
; 5205.548 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.736      ;
; 5205.548 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.736      ;
; 5205.548 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.736      ;
; 5205.548 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.736      ;
; 5205.548 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.736      ;
; 5205.548 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.736      ;
; 5205.651 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.632      ;
; 5205.651 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.632      ;
; 5205.651 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.632      ;
; 5205.651 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.632      ;
; 5205.653 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.633      ;
; 5205.654 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.629      ;
; 5205.654 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.629      ;
; 5205.654 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.629      ;
; 5205.654 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.629      ;
; 5205.654 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.629      ;
; 5205.654 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.629      ;
; 5205.759 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.526      ;
; 5205.761 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.522      ;
; 5205.761 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.522      ;
; 5205.761 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.522      ;
; 5205.761 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.522      ;
; 5205.764 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.519      ;
; 5205.764 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.519      ;
; 5205.764 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.519      ;
; 5205.764 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.519      ;
; 5205.764 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.519      ;
; 5205.764 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.519      ;
; 5205.869 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.416      ;
; 5205.937 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.348      ;
; 5205.964 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.319      ;
; 5205.964 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.319      ;
; 5205.964 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.319      ;
; 5205.964 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.319      ;
; 5205.967 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.316      ;
; 5205.967 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.316      ;
; 5205.967 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.316      ;
; 5205.967 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.316      ;
; 5205.967 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.316      ;
; 5205.967 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.316      ;
; 5205.998 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.285      ;
; 5205.998 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.285      ;
; 5205.998 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.285      ;
; 5205.998 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.285      ;
; 5206.001 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.282      ;
; 5206.001 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.282      ;
; 5206.001 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.282      ;
; 5206.001 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.282      ;
; 5206.001 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.282      ;
; 5206.001 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.037     ; 2.282      ;
; 5206.007 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.279      ;
; 5206.020 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.264      ;
; 5206.020 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.264      ;
; 5206.020 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.264      ;
; 5206.020 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.264      ;
; 5206.023 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.261      ;
; 5206.023 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.261      ;
; 5206.023 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.261      ;
; 5206.023 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.261      ;
; 5206.023 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.261      ;
; 5206.023 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.261      ;
; 5206.024 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.262      ;
; 5206.028 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.258      ;
; 5206.033 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.253      ;
; 5206.037 ; profile:profile_CW|timer[5]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.249      ;
; 5206.067 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.217      ;
; 5206.067 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.217      ;
; 5206.067 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.217      ;
; 5206.067 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.217      ;
; 5206.070 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.214      ;
; 5206.070 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.214      ;
; 5206.070 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.214      ;
; 5206.070 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.214      ;
; 5206.070 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.214      ;
; 5206.070 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.214      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33330.045 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.246      ;
; 33330.045 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.246      ;
; 33330.045 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.246      ;
; 33330.045 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.246      ;
; 33330.045 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.246      ;
; 33330.045 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.246      ;
; 33330.045 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.246      ;
; 33330.045 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.246      ;
; 33330.045 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.246      ;
; 33330.100 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.183      ;
; 33330.100 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.183      ;
; 33330.100 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.183      ;
; 33330.100 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.183      ;
; 33330.100 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.183      ;
; 33330.100 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.183      ;
; 33330.100 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.183      ;
; 33330.100 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.183      ;
; 33330.100 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.183      ;
; 33330.115 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.176      ;
; 33330.115 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.176      ;
; 33330.115 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.176      ;
; 33330.115 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.176      ;
; 33330.115 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.176      ;
; 33330.115 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.176      ;
; 33330.115 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.176      ;
; 33330.115 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.176      ;
; 33330.115 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.176      ;
; 33330.120 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.171      ;
; 33330.120 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.171      ;
; 33330.120 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.171      ;
; 33330.120 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.171      ;
; 33330.120 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.171      ;
; 33330.120 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.171      ;
; 33330.120 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.171      ;
; 33330.120 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.171      ;
; 33330.120 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.171      ;
; 33330.136 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.155      ;
; 33330.136 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.155      ;
; 33330.136 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.155      ;
; 33330.136 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.155      ;
; 33330.136 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.155      ;
; 33330.136 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.155      ;
; 33330.136 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.155      ;
; 33330.136 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.155      ;
; 33330.136 ; iambic:iambic_inst|delay[9]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.155      ;
; 33330.163 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.120      ;
; 33330.163 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.120      ;
; 33330.163 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.120      ;
; 33330.163 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.120      ;
; 33330.163 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.120      ;
; 33330.163 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.120      ;
; 33330.163 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.120      ;
; 33330.163 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.120      ;
; 33330.163 ; iambic:iambic_inst|delay[0]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.120      ;
; 33330.205 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.078      ;
; 33330.205 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.078      ;
; 33330.205 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.078      ;
; 33330.205 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.078      ;
; 33330.205 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.078      ;
; 33330.205 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.078      ;
; 33330.205 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.078      ;
; 33330.205 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.078      ;
; 33330.205 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.078      ;
; 33330.214 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.077      ;
; 33330.214 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.077      ;
; 33330.214 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.077      ;
; 33330.214 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.077      ;
; 33330.214 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.077      ;
; 33330.214 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.077      ;
; 33330.214 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.077      ;
; 33330.214 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.077      ;
; 33330.214 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.029     ; 3.077      ;
; 33330.255 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.028      ;
; 33330.255 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.028      ;
; 33330.255 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.028      ;
; 33330.255 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.028      ;
; 33330.255 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.028      ;
; 33330.255 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.028      ;
; 33330.255 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.028      ;
; 33330.255 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.028      ;
; 33330.255 ; iambic:iambic_inst|delay[1]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.028      ;
; 33330.260 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.045     ; 3.015      ;
; 33330.260 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.045     ; 3.015      ;
; 33330.260 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.045     ; 3.015      ;
; 33330.260 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.045     ; 3.015      ;
; 33330.260 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.045     ; 3.015      ;
; 33330.260 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.045     ; 3.015      ;
; 33330.260 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.045     ; 3.015      ;
; 33330.260 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.045     ; 3.015      ;
; 33330.260 ; iambic:iambic_inst|delay[8]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.045     ; 3.015      ;
; 33330.275 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.008      ;
; 33330.275 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.008      ;
; 33330.275 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.008      ;
; 33330.275 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.008      ;
; 33330.275 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.008      ;
; 33330.275 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.008      ;
; 33330.275 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.008      ;
; 33330.275 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.008      ;
; 33330.275 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.008      ;
; 33330.280 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.003      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.336      ; 0.490      ;
; 0.054 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.336      ; 0.494      ;
; 0.070 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[4]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.336      ; 0.510      ;
; 0.079 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.336      ; 0.519      ;
; 0.145 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[5]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.336      ; 0.585      ;
; 0.155 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[7]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.374      ; 0.633      ;
; 0.162 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[3]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.374      ; 0.640      ;
; 0.170 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[2]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.073      ; 0.327      ;
; 0.174 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[6]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.360      ; 0.638      ;
; 0.179 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[5]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.074      ; 0.337      ;
; 0.180 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][1]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][1]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.129      ; 0.393      ;
; 0.181 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[0]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.065      ; 0.330      ;
; 0.181 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.129      ; 0.394      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.065      ; 0.334      ;
; 0.191 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[30]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.112      ; 0.387      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.326      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.329      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.198 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.199 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.112      ; 0.396      ;
; 0.200 ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.112      ; 0.396      ;
; 0.200 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|CicInterpM5:in2|x3[2]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dx3[2]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.102      ; 0.387      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; transmitter:transmitter_inst|tx_IQ_data[3]                                                                                         ; transmitter:transmitter_inst|fir_q[3]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; transmitter:transmitter_inst|tx_IQ_data[25]                                                                                        ; transmitter:transmitter_inst|fir_i[9]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.028      ; 0.314      ;
; 0.203 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.020      ; 0.307      ;
; 0.203 ; transmitter:transmitter_inst|CicInterpM5:in2|x3[8]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dx3[8]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.102      ; 0.389      ;
; 0.203 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.020      ; 0.307      ;
; 0.203 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][0]                                                                               ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][0]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; transmitter:transmitter_inst|tx_IQ_data[20]                                                                                        ; transmitter:transmitter_inst|fir_i[4]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.028      ; 0.315      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[7]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[7]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[7]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[10] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[7]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[7]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; transmitter:transmitter_inst|tx_IQ_data[27]                                                                                        ; transmitter:transmitter_inst|fir_i[11]                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.205 ; transmitter:transmitter_inst|counter[0]                                                                                            ; transmitter:transmitter_inst|counter[0]                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.099      ; 0.388      ;
; 0.205 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][2]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][2]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[1]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[5]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[5]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[5]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[5]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[7]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[7]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.123 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.114      ; 0.321      ;
; 0.125 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.114      ; 0.323      ;
; 0.126 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.114      ; 0.324      ;
; 0.155 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.220      ; 0.479      ;
; 0.158 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.223      ; 0.485      ;
; 0.163 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.223      ; 0.490      ;
; 0.168 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.220      ; 0.492      ;
; 0.168 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.220      ; 0.492      ;
; 0.176 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.223      ; 0.503      ;
; 0.177 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[10]                                         ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.314      ;
; 0.180 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.220      ; 0.504      ;
; 0.184 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.220      ; 0.508      ;
; 0.189 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[7]                                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.052      ; 0.325      ;
; 0.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[8]                                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.052      ; 0.326      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.052      ; 0.330      ;
; 0.195 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.200 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.223      ; 0.527      ;
; 0.215 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.326      ;
; 0.218 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.329      ;
; 0.219 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.331      ;
; 0.221 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 0.317      ;
; 0.223 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 0.319      ;
; 0.225 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.114      ; 0.423      ;
; 0.225 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.166      ; 0.495      ;
; 0.230 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.114      ; 0.428      ;
; 0.231 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.325      ;
; 0.240 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.114      ; 0.438      ;
; 0.240 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.334      ;
; 0.241 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.335      ;
; 0.246 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.340      ;
; 0.262 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[6]                                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.052      ; 0.398      ;
; 0.262 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.017     ; 0.329      ;
; 0.263 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.374      ;
; 0.264 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.375      ;
; 0.271 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.382      ;
; 0.280 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.391      ;
; 0.281 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 0.377      ;
; 0.283 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.395      ;
; 0.284 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.396      ;
; 0.284 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.395      ;
; 0.290 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.401      ;
; 0.291 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.402      ;
; 0.291 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.385      ;
; 0.292 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.386      ;
; 0.296 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 0.392      ;
; 0.299 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.183      ; 0.586      ;
; 0.302 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.236      ; 0.642      ;
; 0.303 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.414      ;
; 0.304 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 0.400      ;
; 0.304 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.206      ; 0.614      ;
; 0.304 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.239      ; 0.647      ;
; 0.306 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.400      ;
; 0.308 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.402      ;
; 0.311 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.405      ;
; 0.312 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.239      ; 0.655      ;
; 0.315 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.485      ; 0.904      ;
; 0.322 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.236      ; 0.662      ;
; 0.324 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.052      ; 0.460      ;
; 0.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.437      ;
; 0.325 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.437      ;
; 0.325 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.206      ; 0.635      ;
; 0.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.223      ; 0.652      ;
; 0.326 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.438      ;
; 0.326 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.438      ;
; 0.327 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.437      ;
; 0.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.208      ; 0.643      ;
; 0.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.442      ;
; 0.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.209      ; 0.645      ;
; 0.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.215      ; 0.651      ;
; 0.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.218      ; 0.654      ;
; 0.333 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.443      ;
; 0.335 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 0.431      ;
; 0.335 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.236      ; 0.675      ;
; 0.339 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.209      ; 0.652      ;
; 0.341 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.435      ;
; 0.343 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.437      ;
; 0.344 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.010      ; 0.438      ;
; 0.345 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.215      ; 0.664      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.184 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.195 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.318      ;
; 0.265 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.295 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.423      ;
; 0.302 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.627      ;
; 0.302 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.626      ;
; 0.305 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.308 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.431      ;
; 0.311 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.634      ;
; 0.313 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.638      ;
; 0.317 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.642      ;
; 0.320 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.642      ;
; 0.320 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.645      ;
; 0.321 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.646      ;
; 0.329 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.651      ;
; 0.331 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.452      ;
; 0.332 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.657      ;
; 0.335 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.657      ;
; 0.335 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.660      ;
; 0.336 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.457      ;
; 0.336 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.658      ;
; 0.341 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.663      ;
; 0.347 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.669      ;
; 0.347 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.669      ;
; 0.362 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.483      ;
; 0.365 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.485      ;
; 0.366 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.486      ;
; 0.374 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.494      ;
; 0.377 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.498      ;
; 0.392 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.513      ;
; 0.394 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.515      ;
; 0.422 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.747      ;
; 0.434 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.756      ;
; 0.442 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.767      ;
; 0.444 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.567      ;
; 0.445 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.563      ;
; 0.446 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.569      ;
; 0.446 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.564      ;
; 0.447 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[0]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.565      ;
; 0.447 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[5]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.565      ;
; 0.448 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.448 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.452 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.575      ;
; 0.453 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.576      ;
; 0.454 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.577      ;
; 0.454 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.577      ;
; 0.455 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.578      ;
; 0.456 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.579      ;
; 0.456 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.580      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.197 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.202 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.323      ;
; 0.257 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.266 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.277 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.397      ;
; 0.283 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.405      ;
; 0.301 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.308 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.321 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.442      ;
; 0.347 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.468      ;
; 0.369 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.490      ;
; 0.372 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.493      ;
; 0.391 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.513      ;
; 0.405 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.527      ;
; 0.405 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.526      ;
; 0.437 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.557      ;
; 0.453 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.457 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.463 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.591      ;
; 0.470 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.591      ;
; 0.470 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 0.583      ;
; 0.471 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.473 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 0.586      ;
; 0.482 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.603      ;
; 0.482 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.603      ;
; 0.516 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.643      ;
; 0.524 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.647      ;
; 0.528 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 0.641      ;
; 0.529 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 0.644      ;
; 0.532 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.536 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.657      ;
; 0.536 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.657      ;
; 0.536 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 0.649      ;
; 0.537 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.537 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.539 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 0.652      ;
; 0.540 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 0.653      ;
; 0.543 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 0.656      ;
; 0.552 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.674      ;
; 0.552 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.672      ;
; 0.563 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.685      ;
; 0.568 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.689      ;
; 0.573 ; iambic:iambic_inst|keyer_out           ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.694      ;
; 0.581 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.702      ;
; 0.582 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.703      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.315      ;
; 0.196 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.317      ;
; 0.198 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.318      ;
; 0.203 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.323      ;
; 0.209 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.329      ;
; 0.251 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.372      ;
; 0.286 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.406      ;
; 0.291 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.421      ;
; 0.304 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.315 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.435      ;
; 0.322 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.443      ;
; 0.333 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.453      ;
; 0.334 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.328      ; 0.746      ;
; 0.337 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.328      ; 0.749      ;
; 0.339 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.459      ;
; 0.344 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.464      ;
; 0.346 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.466      ;
; 0.360 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.042      ; 0.486      ;
; 0.361 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.042      ; 0.487      ;
; 0.362 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.042      ; 0.488      ;
; 0.367 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.042      ; 0.493      ;
; 0.367 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.488      ;
; 0.368 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.042      ; 0.494      ;
; 0.380 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.500      ;
; 0.381 ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.501      ;
; 0.415 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 0.542      ;
; 0.416 ; counter[23]~_Duplicate_1                           ; counter[23]~_Duplicate_1                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.536      ;
; 0.425 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.546      ;
; 0.437 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.039      ; 0.560      ;
; 0.441 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.445 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.568      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.317      ;
; 0.187 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.318      ;
; 0.190 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.321      ;
; 0.192 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.040      ; 0.317      ;
; 0.196 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.040      ; 0.320      ;
; 0.196 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.327      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.206 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.317      ;
; 0.206 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.318      ;
; 0.207 ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_slave:spi_slave_rx_inst|treg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.318      ;
; 0.207 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.318      ;
; 0.207 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.318      ;
; 0.208 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.315      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.320      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.316      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.321      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.320      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.317      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.317      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.317      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.318      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.318      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.021      ; 0.317      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.318      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.318      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.320      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.319      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.320      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.319      ;
; 0.214 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.021      ; 0.319      ;
; 0.214 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_sck      ; spi_sck     ; 0.000        ; 0.021      ; 0.319      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.328      ;
; 0.220 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.328      ;
; 0.221 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.329      ;
; 0.227 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.086      ; 0.397      ;
; 0.252 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.395      ;
; 0.257 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.388      ;
; 0.259 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.373      ;
; 0.259 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.373      ;
; 0.259 ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_slave:spi_slave_rx_inst|treg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.374      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.374      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_slave:spi_slave_rx_inst|treg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.030      ; 0.374      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.372      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.393      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.373      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.393      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_slave:spi_slave_rx_inst|treg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.374      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.394      ;
; 0.263 ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.374      ;
; 0.263 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.374      ;
; 0.263 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.374      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.263 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.375      ;
; 0.264 ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.375      ;
; 0.264 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.375      ;
; 0.264 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.375      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.191 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.336      ;
; 0.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.196 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.210 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.343      ; 0.657      ;
; 0.210 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.343      ; 0.657      ;
; 0.212 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.325      ;
; 0.223 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.343      ; 0.670      ;
; 0.224 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.343      ; 0.671      ;
; 0.230 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.343      ; 0.677      ;
; 0.233 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.066      ; 0.383      ;
; 0.237 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.327      ;
; 0.254 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.399      ;
; 0.261 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.374      ;
; 0.281 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.042      ; 0.407      ;
; 0.288 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.401      ;
; 0.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.405      ;
; 0.302 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.414      ;
; 0.304 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.449      ;
; 0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.450      ;
; 0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.450      ;
; 0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.451      ;
; 0.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.487      ;
; 0.346 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.648      ;
; 0.351 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.066      ; 0.501      ;
; 0.352 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.015      ; 0.451      ;
; 0.353 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.655      ;
; 0.355 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.343      ; 0.802      ;
; 0.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 1.050      ;
; 0.362 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.664      ;
; 0.367 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.103     ; 0.348      ;
; 0.369 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 0.644      ;
; 0.369 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 0.644      ;
; 0.373 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.675      ;
; 0.374 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.583      ; 1.061      ;
; 0.375 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.520      ;
; 0.382 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.472      ;
; 0.383 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.581      ; 1.068      ;
; 0.383 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 1.076      ;
; 0.385 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.599      ; 1.088      ;
; 0.385 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.599      ; 1.088      ;
; 0.389 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.691      ;
; 0.390 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.692      ;
; 0.391 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.502      ;
; 0.398 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.444      ; 0.946      ;
; 0.400 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.103     ; 0.381      ;
; 0.404 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.494      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.517      ;
; 0.413 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.103     ; 0.394      ;
; 0.416 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.103     ; 0.397      ;
; 0.419 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 0.694      ;
; 0.420 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.103     ; 0.401      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.536      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.514      ;
; 0.431 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.103     ; 0.412      ;
; 0.435 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 0.710      ;
; 0.436 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 0.994      ;
; 0.441 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.552      ;
; 0.443 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 0.718      ;
; 0.443 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 0.718      ;
; 0.447 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.436      ; 0.987      ;
; 0.458 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 1.151      ;
; 0.460 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.103     ; 0.441      ;
; 0.462 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.589      ; 1.155      ;
; 0.467 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.444      ; 1.015      ;
; 0.468 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.103     ; 0.449      ;
; 0.469 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.438      ; 1.011      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.599      ; 1.183      ;
; 0.488 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.103     ; 0.469      ;
; 0.488 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.343      ; 0.935      ;
; 0.497 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.444      ; 1.045      ;
; 0.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 0.776      ;
; 0.503 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.103     ; 0.484      ;
; 0.505 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.616      ;
; 0.509 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.117     ; 0.476      ;
; 0.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 0.787      ;
; 0.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 0.787      ;
; 0.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.623      ;
; 0.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.625      ;
; 0.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.626      ;
; 0.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.164      ; 0.763      ;
; 0.519 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.103     ; 0.500      ;
; 0.521 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.632      ;
; 0.521 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.164      ; 0.769      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.164      ; 0.770      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.436      ; 1.062      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.581      ; 1.207      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 0.798      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.581      ; 1.209      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.583      ; 1.212      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.583      ; 1.212      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.828      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.347 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.435      ; 0.689      ;
; 0.348 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.435      ; 0.690      ;
; 0.351 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.435      ; 0.693      ;
; 0.372 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.397      ; 0.883      ;
; 0.376 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.490      ; 0.980      ;
; 0.377 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.397      ; 0.888      ;
; 0.384 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 0.720      ;
; 0.387 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 0.905      ;
; 0.392 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.441      ; 0.740      ;
; 0.392 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.397      ; 0.903      ;
; 0.397 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.490      ; 1.001      ;
; 0.398 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.504      ; 0.809      ;
; 0.400 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 0.918      ;
; 0.402 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 0.920      ;
; 0.403 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 0.766      ;
; 0.404 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 0.740      ;
; 0.406 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.760      ;
; 0.408 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.489      ; 1.011      ;
; 0.411 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 0.774      ;
; 0.411 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 0.774      ;
; 0.412 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 0.994      ;
; 0.414 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 0.750      ;
; 0.416 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.510      ; 0.833      ;
; 0.419 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.773      ;
; 0.420 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.511      ; 0.838      ;
; 0.422 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 0.785      ;
; 0.423 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 1.005      ;
; 0.426 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.780      ;
; 0.427 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.460      ; 0.794      ;
; 0.429 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.026      ; 1.569      ;
; 0.431 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.510      ; 0.848      ;
; 0.432 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 0.795      ;
; 0.432 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.786      ;
; 0.433 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 0.796      ;
; 0.434 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.504      ; 0.845      ;
; 0.435 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.789      ;
; 0.435 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.435      ; 0.777      ;
; 0.439 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.793      ;
; 0.439 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.460      ; 0.806      ;
; 0.441 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.795      ;
; 0.441 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.795      ;
; 0.441 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.795      ;
; 0.442 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.490      ; 1.046      ;
; 0.444 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 0.780      ;
; 0.444 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.798      ;
; 0.445 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.490      ; 1.049      ;
; 0.447 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.435      ; 0.789      ;
; 0.449 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.543      ; 1.106      ;
; 0.449 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.480      ; 1.043      ;
; 0.450 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.804      ;
; 0.450 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.502      ; 0.859      ;
; 0.452 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.435      ; 0.794      ;
; 0.453 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.480      ; 1.047      ;
; 0.456 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.488      ; 1.058      ;
; 0.457 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.811      ;
; 0.460 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.814      ;
; 0.462 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.816      ;
; 0.462 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 0.825      ;
; 0.468 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.993      ; 1.368      ;
; 0.469 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.397      ; 0.980      ;
; 0.475 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.460      ; 0.842      ;
; 0.476 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.460      ; 0.843      ;
; 0.480 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.489      ; 1.083      ;
; 0.485 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.543      ; 1.142      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.504      ; 0.898      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.987      ; 1.381      ;
; 0.488 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.544      ; 1.146      ;
; 0.489 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.469      ; 0.865      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.469      ; 0.866      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 1.072      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.543      ; 1.148      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.511      ; 0.914      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.480      ; 1.093      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 0.836      ;
; 0.505 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.480      ; 1.099      ;
; 0.506 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 1.088      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.503      ; 1.131      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 0.879      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.441      ; 0.864      ;
; 0.522 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.545      ; 1.181      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.501      ; 1.138      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.435      ; 0.865      ;
; 0.529 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.490      ; 1.133      ;
; 0.530 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.510      ; 0.947      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.503      ; 1.170      ;
; 0.561 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.495      ; 1.170      ;
; 0.570 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 1.152      ;
; 0.571 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.480      ; 1.165      ;
; 0.578 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.441      ; 0.926      ;
; 0.578 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.441      ; 0.926      ;
; 0.587 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.441      ; 0.935      ;
; 0.589 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.441      ; 0.937      ;
; 0.591 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 0.927      ;
; 0.605 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.469      ; 0.981      ;
; 0.616 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.469      ; 0.992      ;
; 0.618 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.429      ; 0.954      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.490      ; 1.226      ;
; 0.625 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.543      ; 1.282      ;
; 0.637 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.510      ; 1.054      ;
; 0.642 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.468      ; 1.224      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.371 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.126      ; 2.602      ;
; 0.422 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.183      ; 2.710      ;
; 0.502 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.126      ; 2.733      ;
; 0.503 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.114      ; 2.722      ;
; 0.505 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.133      ; 2.743      ;
; 0.509 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.135      ; 2.749      ;
; 0.527 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.106      ; 2.738      ;
; 0.529 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.110      ; 2.744      ;
; 0.529 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.110      ; 2.744      ;
; 0.536 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.108      ; 2.749      ;
; 0.545 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.106      ; 2.756      ;
; 0.551 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.126      ; 2.782      ;
; 0.667 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.107      ; 2.879      ;
; 5.200 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.133      ; 2.458      ;
; 5.231 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.115      ; 2.471      ;
; 5.365 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.133      ; 2.623      ;
; 5.371 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.133      ; 2.629      ;
; 5.453 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.114      ; 2.692      ;
; 5.472 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.113      ; 2.710      ;
; 5.542 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.183      ; 2.850      ;
; 5.704 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.133      ; 2.962      ;
; 5.708 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.135      ; 2.968      ;
; 5.758 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.114      ; 2.997      ;
; 5.759 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.106      ; 2.990      ;
; 5.764 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.110      ; 2.999      ;
; 5.785 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.110      ; 3.020      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.448 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.164     ; 0.398      ;
; 0.627 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.160     ; 0.581      ;
; 0.633 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.203     ; 0.544      ;
; 0.662 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.138     ; 0.638      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.138     ; 0.640      ;
; 0.697 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.125     ; 0.686      ;
; 0.702 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.125     ; 0.691      ;
; 0.715 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.125     ; 0.704      ;
; 0.727 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.400      ;
; 0.728 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.401      ;
; 0.728 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.125     ; 0.717      ;
; 0.734 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.125     ; 0.723      ;
; 0.736 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.409      ;
; 0.737 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.410      ;
; 0.738 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.411      ;
; 0.739 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.412      ;
; 0.740 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.413      ;
; 0.740 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.413      ;
; 0.743 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.416      ;
; 0.744 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.417      ;
; 0.748 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.421      ;
; 0.802 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.201     ; 0.508      ;
; 0.810 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.139     ; 0.785      ;
; 0.829 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.502      ;
; 0.833 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.506      ;
; 0.842 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.201     ; 0.548      ;
; 0.843 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 0.516      ;
; 0.843 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.238     ; 0.512      ;
; 0.852 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.238     ; 0.521      ;
; 0.854 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.238     ; 0.523      ;
; 0.855 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.201     ; 0.561      ;
; 0.857 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.245     ; 0.519      ;
; 0.857 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.238     ; 0.526      ;
; 0.863 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.238     ; 0.532      ;
; 0.867 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 0.554      ;
; 0.870 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.219     ; 0.558      ;
; 0.870 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.238     ; 0.539      ;
; 0.877 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.200     ; 0.584      ;
; 0.877 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.232     ; 0.552      ;
; 0.879 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.238     ; 0.548      ;
; 0.881 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.215     ; 0.573      ;
; 0.884 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.560      ;
; 0.885 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.561      ;
; 0.887 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.563      ;
; 0.896 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.228     ; 0.575      ;
; 0.899 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.575      ;
; 0.902 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.228     ; 0.581      ;
; 0.903 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.248     ; 0.562      ;
; 0.903 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.232     ; 0.578      ;
; 0.904 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.580      ;
; 0.905 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.242     ; 0.570      ;
; 0.906 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.201     ; 0.612      ;
; 0.909 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.246     ; 0.570      ;
; 0.912 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.201     ; 0.618      ;
; 0.913 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.228     ; 0.592      ;
; 0.945 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.201     ; 0.651      ;
; 0.959 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.201     ; 0.665      ;
; 0.960 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 0.647      ;
; 0.965 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.222     ; 0.650      ;
; 0.971 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 0.658      ;
; 0.972 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.215     ; 0.664      ;
; 0.975 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 0.662      ;
; 0.977 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.216     ; 0.668      ;
; 0.977 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 0.664      ;
; 0.977 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 0.664      ;
; 0.980 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.232     ; 0.655      ;
; 0.981 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.657      ;
; 0.981 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 0.668      ;
; 0.981 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 0.668      ;
; 0.982 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.215     ; 0.674      ;
; 0.983 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.215     ; 0.675      ;
; 0.983 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.215     ; 0.675      ;
; 0.985 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 0.672      ;
; 0.985 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 0.672      ;
; 0.985 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.241     ; 0.651      ;
; 0.986 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.662      ;
; 0.987 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.663      ;
; 0.987 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.201     ; 0.693      ;
; 0.987 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.245     ; 0.649      ;
; 0.988 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.232     ; 0.663      ;
; 0.989 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.215     ; 0.681      ;
; 0.989 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.228     ; 0.668      ;
; 0.991 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.196     ; 0.702      ;
; 0.991 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.228     ; 0.670      ;
; 0.993 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.228     ; 0.672      ;
; 0.995 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.228     ; 0.674      ;
; 0.995 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 0.682      ;
; 0.996 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.672      ;
; 0.997 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.673      ;
; 0.999 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.675      ;
; 0.999 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.675      ;
; 0.999 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.228     ; 0.678      ;
; 0.999 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.194     ; 0.712      ;
; 1.002 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.220     ; 0.689      ;
; 1.003 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.212     ; 0.698      ;
; 1.005 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.241     ; 0.671      ;
; 1.006 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.231     ; 0.682      ;
; 1.008 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.239     ; 0.676      ;
; 1.008 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.193     ; 0.722      ;
; 1.009 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.242     ; 0.674      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 9.002  ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.003     ; 1.809      ;
; 9.021  ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.108     ; 1.723      ;
; 9.075  ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.076     ; 1.809      ;
; 9.075  ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.076     ; 1.809      ;
; 9.092  ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.093     ; 1.809      ;
; 9.092  ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.093     ; 1.809      ;
; 9.092  ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.093     ; 1.809      ;
; 9.098  ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.099     ; 1.809      ;
; 9.107  ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.108     ; 1.809      ;
; 9.125  ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.126     ; 1.809      ;
; 10.628 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.940     ; 3.498      ;
; 10.690 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.002     ; 3.498      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.492 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.618      ;
; 2.492 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.618      ;
; 2.492 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.618      ;
; 2.492 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.618      ;
; 2.492 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.618      ;
; 2.492 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.618      ;
; 2.492 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.133      ; 1.618      ;
; 2.547 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.177      ; 1.607      ;
; 2.547 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.177      ; 1.607      ;
; 2.547 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.177      ; 1.607      ;
; 2.547 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.177      ; 1.607      ;
; 2.547 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.177      ; 1.607      ;
; 2.547 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.177      ; 1.607      ;
; 2.559 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.188      ; 1.606      ;
; 2.559 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.188      ; 1.606      ;
; 2.559 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.188      ; 1.606      ;
; 2.559 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.188      ; 1.606      ;
; 2.559 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.188      ; 1.606      ;
; 2.559 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.188      ; 1.606      ;
; 2.559 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.188      ; 1.606      ;
; 2.593 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.242      ; 1.626      ;
; 2.605 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.611      ;
; 2.605 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.611      ;
; 2.605 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.611      ;
; 2.605 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.611      ;
; 2.605 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.611      ;
; 2.605 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.611      ;
; 2.605 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.611      ;
; 2.620 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.259      ; 1.616      ;
; 2.620 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.259      ; 1.616      ;
; 2.620 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.259      ; 1.616      ;
; 2.620 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.259      ; 1.616      ;
; 2.620 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.259      ; 1.616      ;
; 2.620 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.259      ; 1.616      ;
; 2.620 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.259      ; 1.616      ;
; 2.623 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.256      ; 1.610      ;
; 2.623 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.256      ; 1.610      ;
; 2.623 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.256      ; 1.610      ;
; 2.623 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[14]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.256      ; 1.610      ;
; 2.623 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[15]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.256      ; 1.610      ;
; 2.623 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.256      ; 1.610      ;
; 2.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.271      ; 1.619      ;
; 2.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.271      ; 1.619      ;
; 2.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.271      ; 1.619      ;
; 2.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.271      ; 1.619      ;
; 2.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.271      ; 1.619      ;
; 2.631 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.274      ; 1.620      ;
; 2.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.616      ;
; 2.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.616      ;
; 2.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.616      ;
; 2.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.616      ;
; 2.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.616      ;
; 2.641 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.616      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.615      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.615      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.615      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.615      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.619      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.619      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.615      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.615      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.615      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.280      ; 1.615      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.619      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.619      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.619      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.619      ;
; 2.642 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.619      ;
; 2.650 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.611      ;
; 2.650 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.611      ;
; 2.650 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.611      ;
; 2.650 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.611      ;
; 2.650 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.611      ;
; 2.650 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.611      ;
; 2.650 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.611      ;
; 2.650 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.284      ; 1.611      ;
; 2.650 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.281      ; 1.608      ;
; 2.650 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.281      ; 1.608      ;
; 2.654 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.290      ; 1.613      ;
; 2.654 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.290      ; 1.613      ;
; 2.654 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.290      ; 1.613      ;
; 2.654 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.290      ; 1.613      ;
; 2.654 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.290      ; 1.613      ;
; 2.654 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.290      ; 1.613      ;
; 2.654 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.290      ; 1.613      ;
; 2.659 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.286      ; 1.604      ;
; 2.659 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.286      ; 1.604      ;
; 2.659 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.286      ; 1.604      ;
; 2.659 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.286      ; 1.604      ;
; 2.659 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.286      ; 1.604      ;
; 2.659 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.286      ; 1.604      ;
; 2.659 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.286      ; 1.604      ;
; 2.659 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.286      ; 1.604      ;
; 2.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.302      ; 1.617      ;
; 2.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.302      ; 1.617      ;
; 2.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.302      ; 1.617      ;
; 2.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.302      ; 1.617      ;
; 2.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.302      ; 1.617      ;
; 2.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.302      ; 1.617      ;
; 2.662 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.302      ; 1.617      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                                 ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.091 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.063     ; 1.785      ;
; 98.091 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.063     ; 1.785      ;
; 98.313 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.619      ;
; 98.313 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.619      ;
; 98.313 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.619      ;
; 98.317 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 1.620      ;
; 98.317 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 1.620      ;
; 98.323 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.620      ;
; 98.323 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.620      ;
; 98.323 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.620      ;
; 98.323 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.620      ;
; 98.323 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.620      ;
; 98.323 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.620      ;
; 98.323 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.620      ;
; 98.323 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.620      ;
; 98.323 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.620      ;
; 98.323 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.620      ;
; 98.323 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.620      ;
; 98.323 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.620      ;
; 98.324 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.614      ;
; 98.324 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.614      ;
; 98.324 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.614      ;
; 98.324 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.614      ;
; 98.324 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.614      ;
; 98.324 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.614      ;
; 98.408 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.141      ; 1.672      ;
; 98.509 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.142      ; 1.620      ;
; 98.516 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.147      ; 1.618      ;
; 98.575 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.207      ; 1.619      ;
; 98.575 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.207      ; 1.619      ;
; 98.575 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.207      ; 1.619      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                    ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.250 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 1.475      ;
; 0.250 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 1.475      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.472 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 1.466      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[6]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[8]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[5]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[7]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[4]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.495 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 1.475      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.510 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.853      ; 1.477      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.545 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.480      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.602 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 1.474      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.632      ; 1.471      ;
; 0.920 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.437      ; 1.471      ;
; 0.920 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.437      ; 1.471      ;
; 0.920 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.437      ; 1.471      ;
; 0.920 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.437      ; 1.471      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                                 ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.074 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.320      ; 1.478      ;
; 1.074 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.320      ; 1.478      ;
; 1.074 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.320      ; 1.478      ;
; 1.137 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.257      ; 1.478      ;
; 1.173 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.223      ; 1.480      ;
; 1.247 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.240      ; 1.543      ;
; 1.356 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.478      ;
; 1.356 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.478      ;
; 1.356 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 1.478      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.024      ; 1.474      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.480      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.480      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.480      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.024      ; 1.474      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.024      ; 1.474      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.480      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.480      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.480      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.024      ; 1.474      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.480      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.480      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.024      ; 1.474      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.480      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.024      ; 1.474      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.480      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.480      ;
; 1.366 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.480      ;
; 1.372 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.024      ; 1.480      ;
; 1.372 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.024      ; 1.480      ;
; 1.582 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.020      ; 1.658      ;
; 1.583 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.658      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
Worst Case Available Settling Time: 22.931 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; -0.011    ; 0.050 ; 0.433    ; 0.250   ; -2.666              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2598.677  ; 0.184 ; N/A      ; N/A     ; 2603.355            ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33325.793 ; 0.186 ; N/A      ; N/A     ; 16665.853           ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 1.593     ; 0.371 ; N/A      ; N/A     ; 4.445               ;
;  ad9866_clk                                                  ; 1.319     ; 0.050 ; N/A      ; N/A     ; 5.454               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 90.745    ; 0.186 ; 95.816   ; 1.074   ; 49.186              ;
;  spi_ce0                                                     ; -0.011    ; 0.123 ; N/A      ; N/A     ; 1249.012            ;
;  spi_ce1                                                     ; 2496.322  ; 0.191 ; N/A      ; N/A     ; 1249.050            ;
;  spi_sck                                                     ; 0.241     ; 0.186 ; 0.433    ; 0.250   ; 30.994              ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.367     ; 0.448 ; N/A      ; N/A     ; 1249.338            ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.949     ; 0.347 ; N/A      ; N/A     ; 1249.286            ;
;  virt_ad9866_txclk                                           ; 6.950     ; 9.002 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                              ; -0.011    ; 0.0   ; 0.0      ; 0.0     ; -5.332              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_clk                                                  ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_ce0                                                     ; -0.011    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                     ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_txclk                                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pistrobe        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 13         ; 13         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 463222     ; 0          ; 12         ; 0          ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 24         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1657       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 439        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 215        ;
; spi_ce0                                                     ; spi_sck                                                     ; 91         ; 91         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2842       ; 2          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 146        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 110        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 13         ; 13         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 463222     ; 0          ; 12         ; 0          ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 24         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1657       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 439        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 215        ;
; spi_ce0                                                     ; spi_sck                                                     ; 91         ; 91         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2842       ; 2          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 146        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 110        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 31         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 192        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 31         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 192        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
;                                                             ; virt_ad9866_clk                                             ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_rxclk                                           ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_txclk                                           ; Virtual   ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; Constrained ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; Base      ; Constrained ;
; ad9866_rxclk                                                ; ad9866_rxclk                                                ; Base      ; Constrained ;
; ad9866_txclk                                                ; ad9866_txclk                                                ; Base      ; Constrained ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; Base      ; Constrained ;
; spi_ce[0]                                                   ; spi_ce0                                                     ; Base      ; Constrained ;
; spi_ce[1]                                                   ; spi_ce1                                                     ; Base      ; Constrained ;
; spi_sck                                                     ; spi_sck                                                     ; Base      ; Constrained ;
; spi_slave:spi_slave_rx2_inst|done                           ; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; Constrained ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_slave:spi_slave_rx_inst|done                            ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Sat May 26 20:33:41 2018
Info: Command: quartus_sta radioberry -c radioberry
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_ngk1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_nkk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a* 
Info (332104): Reading SDC File: 'rtl/radioberry.sdc'
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 12 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.031               0.000 spi_ce0 
    Info (332119):     0.241               0.000 spi_sck 
    Info (332119):     0.367               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.949               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.319               0.000 ad9866_clk 
    Info (332119):     1.593               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     6.950               0.000 virt_ad9866_txclk 
    Info (332119):    90.745               0.000 clk_10mhz 
    Info (332119):  2496.322               0.000 spi_ce1 
    Info (332119):  2598.677               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33325.793               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.236               0.000 ad9866_clk 
    Info (332119):     0.364               0.000 spi_ce0 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.473               0.000 spi_sck 
    Info (332119):     0.476               0.000 spi_ce1 
    Info (332119):     0.838               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.084               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.459               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    11.942               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 spi_sck 
    Info (332119):    95.816               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 1.876
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.876               0.000 spi_sck 
    Info (332119):     2.512               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.563               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.727               0.000 ad9866_clk 
    Info (332119):    31.556               0.000 spi_sck 
    Info (332119):    49.549               0.000 clk_10mhz 
    Info (332119):  1249.338               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.338               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.487               0.000 spi_ce0 
    Info (332119):  1249.518               0.000 spi_ce1 
    Info (332119):  2603.355               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.853               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
    Info (332114): Worst Case Available Settling Time: 18.773 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.011              -0.011 spi_ce0 
    Info (332119):     0.390               0.000 spi_sck 
    Info (332119):     0.396               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.958               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.800               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.978               0.000 ad9866_clk 
    Info (332119):     8.117               0.000 virt_ad9866_txclk 
    Info (332119):    91.124               0.000 clk_10mhz 
    Info (332119):  2496.670               0.000 spi_ce1 
    Info (332119):  2598.945               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33326.156               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.221
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.221               0.000 ad9866_clk 
    Info (332119):     0.341               0.000 spi_ce0 
    Info (332119):     0.402               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 clk_10mhz 
    Info (332119):     0.426               0.000 spi_ce1 
    Info (332119):     0.438               0.000 spi_sck 
    Info (332119):     0.765               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.061               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.509               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    11.253               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.779               0.000 spi_sck 
    Info (332119):    96.141               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 1.499
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.499               0.000 spi_sck 
    Info (332119):     2.226               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.445               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.764               0.000 ad9866_clk 
    Info (332119):    31.490               0.000 spi_sck 
    Info (332119):    49.468               0.000 clk_10mhz 
    Info (332119):  1249.286               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.381               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.425               0.000 spi_ce1 
    Info (332119):  1249.474               0.000 spi_ce0 
    Info (332119):  2603.421               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.920               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
    Info (332114): Worst Case Available Settling Time: 19.272 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.473               0.000 spi_sck 
    Info (332119):     1.669               0.000 spi_ce0 
    Info (332119):     2.463               0.000 ad9866_clk 
    Info (332119):     2.502               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.709               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     3.411               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):    10.714               0.000 virt_ad9866_txclk 
    Info (332119):    95.577               0.000 clk_10mhz 
    Info (332119):  2498.636               0.000 spi_ce1 
    Info (332119):  2601.734               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33330.045               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.050               0.000 ad9866_clk 
    Info (332119):     0.123               0.000 spi_ce0 
    Info (332119):     0.184               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 clk_10mhz 
    Info (332119):     0.186               0.000 spi_sck 
    Info (332119):     0.191               0.000 spi_ce1 
    Info (332119):     0.347               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.371               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.448               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     9.002               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 2.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.492               0.000 spi_sck 
    Info (332119):    98.091               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 0.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.250               0.000 spi_sck 
    Info (332119):     1.074               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is 2.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.563               0.000 ad9866_rxclk 
    Info (332119):     2.563               0.000 ad9866_txclk 
    Info (332119):     4.827               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.454               0.000 ad9866_clk 
    Info (332119):    30.994               0.000 spi_sck 
    Info (332119):    49.186               0.000 clk_10mhz 
    Info (332119):  1249.012               0.000 spi_ce0 
    Info (332119):  1249.050               0.000 spi_ce1 
    Info (332119):  1249.593               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.687               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  2603.669               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.202               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
    Info (332114): Worst Case Available Settling Time: 22.931 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4964 megabytes
    Info: Processing ended: Sat May 26 20:33:57 2018
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:18


