
*** Running vivado
    with args -log design_1_microblaze_mcs_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_mcs_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_mcs_0_0.tcl -notrace
Command: synth_design -top design_1_microblaze_mcs_0_0 -part xc7a50tcsg325-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg325-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5663 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1685.320 ; gain = 152.684 ; free physical = 58394 ; free virtual = 63003
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_mcs_0_0' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/synth/design_1_microblaze_mcs_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'bd_e547' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/synth/bd_e547.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_e547_dlmb_0' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_3/synth/bd_e547_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_3/synth/bd_e547_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/home/peter/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787' bound to instance 'POR_FF_I' of component 'FDS' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/home/peter/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (1#1) [/home/peter/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (2#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_e547_dlmb_0' (3#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_3/synth/bd_e547_dlmb_0.vhd:89]
WARNING: [Synth 8-7023] instance 'dlmb' of module 'bd_e547_dlmb_0' has 25 connections declared, but only 24 given [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/synth/bd_e547.v:91]
INFO: [Synth 8-638] synthesizing module 'bd_e547_dlmb_cntlr_0' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_4/synth/bd_e547_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_4/synth/bd_e547_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask' (4#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (5#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (6#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'bd_e547_dlmb_cntlr_0' (7#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_4/synth/bd_e547_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_e547_ilmb_0' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_2/synth/bd_e547_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_2/synth/bd_e547_ilmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/home/peter/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787' bound to instance 'POR_FF_I' of component 'FDS' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (7#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_e547_ilmb_0' (8#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_2/synth/bd_e547_ilmb_0.vhd:89]
WARNING: [Synth 8-7023] instance 'ilmb' of module 'bd_e547_ilmb_0' has 25 connections declared, but only 24 given [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/synth/bd_e547.v:139]
INFO: [Synth 8-638] synthesizing module 'bd_e547_ilmb_cntlr_0' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_5/synth/bd_e547_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_5/synth/bd_e547_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask__parameterized0' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask__parameterized0' (8#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (8#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (8#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'bd_e547_ilmb_cntlr_0' (9#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_5/synth/bd_e547_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_e547_iomodule_0_0' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_7/synth/bd_e547_iomodule_0_0.vhd:79]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8386' bound to instance 'U0' of component 'iomodule' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_7/synth/bd_e547_iomodule_0_0.vhd:277]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8589]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8877]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8892]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8219' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8920]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_pselect_mask' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_pselect_mask' (10#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6763' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:9095]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6968]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 22 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Transmit' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5717' bound to instance 'UART_TX_I1' of component 'UART_Transmit' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7352]
INFO: [Synth 8-638] synthesizing module 'UART_Transmit' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5752]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 22 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5867]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5868]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:666' bound to instance 'DIV16_SRL16E' of component 'XIL_SRL16E' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5886]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:695]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E' (11#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5902]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1035]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1064]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_FDRE' (12#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1035]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:821' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5956]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_MUXCY' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:836]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'MUXCY_L' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:846]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_MUXCY' (13#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:836]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:863' bound to instance 'XORCY_I' of component 'MB_XORCY' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5966]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_XORCY' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:877]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'XORCY' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:887]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_XORCY' (14#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:877]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:821' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5956]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:863' bound to instance 'XORCY_I' of component 'MB_XORCY' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5966]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:863' bound to instance 'XORCY_I' of component 'MB_XORCY' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5966]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXF5' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1251' bound to instance 'MUX_F5_1' of component 'MB_MUXF5' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6046]
INFO: [Synth 8-638] synthesizing module 'MB_MUXF5' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1266]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'MUXF5' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1276]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXF5' (15#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1266]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXF5' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1251' bound to instance 'MUX_F5_2' of component 'MB_MUXF5' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6055]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXF6' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1293' bound to instance 'MUXF6_I' of component 'MB_MUXF6' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6064]
INFO: [Synth 8-638] synthesizing module 'MB_MUXF6' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1308]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'MUXF6' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1318]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXF6' (16#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1308]
INFO: [Synth 8-256] done synthesizing module 'UART_Transmit' (17#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5752]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Receive' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4776' bound to instance 'UART_RX_I1' of component 'UART_Receive' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7390]
INFO: [Synth 8-638] synthesizing module 'UART_Receive' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4877]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4878]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4881]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4882]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:666' bound to instance 'Mid_Start_Bit_SRL16' of component 'XIL_SRL16E' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4977]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E__parameterized1' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:695]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E__parameterized1' (17#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:666' bound to instance 'Delay_16' of component 'XIL_SRL16E' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4998]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDSE' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1085' bound to instance 'First_Bit_I' of component 'MB_FDSE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5100]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_FDSE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1102]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDSE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1131]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_FDSE' (18#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1102]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'Others_I' of component 'MB_FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:5114]
INFO: [Synth 8-256] done synthesizing module 'UART_Receive' (19#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 1 - type: integer 
	Parameter C_NO_CLOCKS bound to: 54 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'UART_FIT_I' of component 'FIT_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7436]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 1 - type: integer 
	Parameter C_NO_CLOCKS bound to: 54 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 9 - type: integer 
	Parameter First bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1802' bound to instance 'Divide_I' of component 'Divide_Part' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2403]
INFO: [Synth 8-638] synthesizing module 'Divide_part' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 9 - type: integer 
	Parameter First bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:666' bound to instance 'SRL16E_I' of component 'XIL_SRL16E' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1882]
WARNING: [Synth 8-6014] Unused sequential element Rst_d1_reg was removed.  [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2017]
INFO: [Synth 8-256] done synthesizing module 'Divide_part' (20#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 6 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1802' bound to instance 'Divide_I' of component 'Divide_Part' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2403]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized0' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 6 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:666' bound to instance 'SRL16E_I' of component 'XIL_SRL16E' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1882]
WARNING: [Synth 8-6014] Unused sequential element Rst_d1_reg was removed.  [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2017]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized0' (20#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:1822]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (21#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 4 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Uart_Control_Status' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4469' bound to instance 'Uart_Control_Status_I1' of component 'Uart_Control_Status' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7558]
INFO: [Synth 8-638] synthesizing module 'Uart_Control_Status' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4507]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 4 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element TMR_No.parity_error_reg was removed.  [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4566]
INFO: [Synth 8-256] done synthesizing module 'Uart_Control_Status' (22#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:4507]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
INFO: [Synth 8-638] synthesizing module 'FIT_Module__parameterized1' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module__parameterized1' (22#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7653]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7676]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I1' of component 'PIT_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7714]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3946]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (23#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3946]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I2' of component 'PIT_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7752]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I3' of component 'PIT_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7790]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I4' of component 'PIT_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7828]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I1' of component 'GPO_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7855]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (24#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I2' of component 'GPO_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7874]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I3' of component 'GPO_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7893]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I4' of component 'GPO_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7912]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I1' of component 'GPI_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7934]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (25#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I2' of component 'GPI_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7949]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I3' of component 'GPI_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7964]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I4' of component 'GPI_Module' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7979]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3026' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8020]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3072]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_FDR' (26#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (27#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3072]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (28#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6968]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (29#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8589]
INFO: [Synth 8-256] done synthesizing module 'bd_e547_iomodule_0_0' (30#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_7/synth/bd_e547_iomodule_0_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'bd_e547_lmb_bram_I_0' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_6/synth/bd_e547_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_e547_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_6/synth/bd_e547_lmb_bram_I_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'bd_e547_lmb_bram_I_0' (41#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_6/synth/bd_e547_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7023] instance 'lmb_bram_I' of module 'bd_e547_lmb_bram_I_0' has 16 connections declared, but only 14 given [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/synth/bd_e547.v:201]
INFO: [Synth 8-638] synthesizing module 'bd_e547_microblaze_I_0' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_0/synth/bd_e547_microblaze_I_0.vhd:88]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_e547_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/f8c3/hdl/microblaze_v11_0_vh_rfs.vhd:162743' bound to instance 'U0' of component 'MicroBlaze' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_0/synth/bd_e547_microblaze_I_0.vhd:749]
INFO: [Synth 8-256] done synthesizing module 'bd_e547_microblaze_I_0' (89#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_0/synth/bd_e547_microblaze_I_0.vhd:88]
WARNING: [Synth 8-7023] instance 'microblaze_I' of module 'bd_e547_microblaze_I_0' has 24 connections declared, but only 23 given [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/synth/bd_e547.v:218]
INFO: [Synth 8-638] synthesizing module 'bd_e547_rst_0_0' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_1/synth/bd_e547_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_1/synth/bd_e547_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/peter/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/peter/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (90#1) [/home/peter/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (91#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (92#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (93#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (94#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (95#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_e547_rst_0_0' (96#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_1/synth/bd_e547_rst_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'bd_e547_rst_0_0' has 10 connections declared, but only 8 given [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/synth/bd_e547.v:242]
INFO: [Synth 8-6155] done synthesizing module 'bd_e547' (97#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/synth/bd_e547.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_mcs_0_0' (98#1) [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/synth/design_1_microblaze_mcs_0_0.v:60]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design instr_mux has unconnected port ILMB_data_strobe
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[0]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[1]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[2]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[3]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[4]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[5]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[6]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[7]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[8]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[9]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[10]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[11]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[12]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[13]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[14]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[15]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[16]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[17]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[18]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[19]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[20]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[21]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[22]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[23]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[24]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[25]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[26]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[27]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[28]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[29]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[30]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[31]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data_strobe
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[0]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[1]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[2]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[3]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[4]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[5]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[6]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[7]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[8]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[9]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[10]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[11]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[12]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[13]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[14]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[15]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[16]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[17]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[18]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[19]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[20]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[21]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[22]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[23]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[24]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[25]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[26]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[27]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[28]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[29]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[30]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[31]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[0]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[1]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[2]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[3]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[4]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[5]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[6]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[7]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[8]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[9]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[10]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[11]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[12]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[13]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[14]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[15]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[16]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[17]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[18]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[19]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[20]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[21]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[22]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[23]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[24]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[25]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[26]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[27]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1981.570 ; gain = 448.934 ; free physical = 58291 ; free virtual = 62934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 1981.570 ; gain = 448.934 ; free physical = 58307 ; free virtual = 62950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 1981.570 ; gain = 448.934 ; free physical = 58307 ; free virtual = 62950
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 480 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/design_1_microblaze_mcs_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/design_1_microblaze_mcs_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/design_1_microblaze_mcs_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/design_1_microblaze_mcs_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_e547_microblaze_I_0.xdc] for cell 'inst/microblaze_I/U0'
Finished Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_e547_microblaze_I_0.xdc] for cell 'inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_e547_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_microblaze_mcs_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_microblaze_mcs_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_e547_rst_0_0_board.xdc] for cell 'inst/rst_0/U0'
Finished Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_e547_rst_0_0_board.xdc] for cell 'inst/rst_0/U0'
Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_e547_rst_0_0.xdc] for cell 'inst/rst_0/U0'
Finished Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_e547_rst_0_0.xdc] for cell 'inst/rst_0/U0'
Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_2/bd_e547_ilmb_0.xdc] for cell 'inst/ilmb/U0'
Finished Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_2/bd_e547_ilmb_0.xdc] for cell 'inst/ilmb/U0'
Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_3/bd_e547_dlmb_0.xdc] for cell 'inst/dlmb/U0'
Finished Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_3/bd_e547_dlmb_0.xdc] for cell 'inst/dlmb/U0'
Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_e547_iomodule_0_0_board.xdc] for cell 'inst/iomodule_0/U0'
Finished Parsing XDC File [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_e547_iomodule_0_0_board.xdc] for cell 'inst/iomodule_0/U0'
Parsing XDC File [/home/peter/PicoEVB/20191/project_1.runs/design_1_microblaze_mcs_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/peter/PicoEVB/20191/project_1.runs/design_1_microblaze_mcs_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/peter/PicoEVB/20191/project_1.runs/design_1_microblaze_mcs_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_microblaze_mcs_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_microblaze_mcs_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.383 ; gain = 0.000 ; free physical = 58170 ; free virtual = 62828
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 363 instances were transformed.
  FD => FDRE: 32 instances
  FDE => FDRE: 47 instances
  FDR => FDRE: 45 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 77 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2087.383 ; gain = 0.000 ; free physical = 58170 ; free virtual = 62828
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58291 ; free virtual = 62949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg325-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58291 ; free virtual = 62949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/microblaze_I/U0. (constraint file  /home/peter/PicoEVB/20191/project_1.runs/design_1_microblaze_mcs_0_0_synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for inst/rst_0/U0. (constraint file  /home/peter/PicoEVB/20191/project_1.runs/design_1_microblaze_mcs_0_0_synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for inst/ilmb/U0. (constraint file  /home/peter/PicoEVB/20191/project_1.runs/design_1_microblaze_mcs_0_0_synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for inst/dlmb/U0. (constraint file  /home/peter/PicoEVB/20191/project_1.runs/design_1_microblaze_mcs_0_0_synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for inst/iomodule_0/U0. (constraint file  /home/peter/PicoEVB/20191/project_1.runs/design_1_microblaze_mcs_0_0_synth_1/dont_touch.xdc, line 54).
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/iomodule_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58291 ; free virtual = 62949
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/peter/PicoEVB/20191/project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58267 ; free virtual = 62927
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module__parameterized1) to 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I2'
INFO: [Synth 8-223] decloning instance 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module__parameterized1) to 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I3'
INFO: [Synth 8-223] decloning instance 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module__parameterized1) to 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I4'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 68    
+---Registers : 
	             4096 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 67    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 392   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 209   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module intr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module UART_Transmit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module UART_Receive 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module Uart_Control_Status 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Divide_part__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIT_Module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iomodule 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module microblaze_v11_0_1_mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 88    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 50    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[0]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[1]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[2]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[2]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[3]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[4]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[4]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[5]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[6]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[7]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[8]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[9]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[10]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[11]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[12]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[13]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[14]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[15]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[16]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[17]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[18]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[19]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[20]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[21]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[22]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[23]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[24]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[25]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[26]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[27]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[28]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[29]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[30]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_FPU_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_2nd_cycle_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/mul_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/pvr_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/mul_second_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/bs_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/wdc_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/fpu_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/div_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/wic_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_ALU_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Reg_Test_Long_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:23 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58245 ; free virtual = 62919
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/microblaze_I/U0/Reset' to pin 'inst/rst_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:27 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58130 ; free virtual = 62811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58123 ; free virtual = 62805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:28 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58122 ; free virtual = 62803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_I  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_I  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58122 ; free virtual = 62803
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58122 ; free virtual = 62803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58122 ; free virtual = 62803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58122 ; free virtual = 62803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58122 ; free virtual = 62803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58122 ; free virtual = 62803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_3 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    16|
|2     |LUT2     |    71|
|3     |LUT3     |    76|
|4     |LUT4     |   221|
|5     |LUT5     |    87|
|6     |LUT6     |    97|
|7     |LUT6_2   |    81|
|8     |MULT_AND |     2|
|9     |MUXCY_L  |    75|
|10    |MUXF5    |     2|
|11    |MUXF6    |     1|
|12    |MUXF7    |    32|
|13    |RAM32X1D |    64|
|14    |RAMB36E1 |    32|
|15    |SRL16    |     1|
|16    |SRL16E   |    54|
|17    |XORCY    |    53|
|18    |FD       |    32|
|19    |FDE      |    47|
|20    |FDR      |     9|
|21    |FDRE     |   721|
|22    |FDS      |     5|
|23    |FDSE     |    28|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                                                                               |Module                                         |Cells |
+------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                                                                    |                                               |  1807|
|2     |  inst                                                                                                 |bd_e547                                        |  1807|
|3     |    dlmb                                                                                               |bd_e547_dlmb_0                                 |    37|
|4     |      U0                                                                                               |lmb_v10                                        |    37|
|5     |    dlmb_cntlr                                                                                         |bd_e547_dlmb_cntlr_0                           |     8|
|6     |      U0                                                                                               |lmb_bram_if_cntlr                              |     8|
|7     |    ilmb                                                                                               |bd_e547_ilmb_0                                 |     1|
|8     |      U0                                                                                               |lmb_v10__parameterized1                        |     1|
|9     |    ilmb_cntlr                                                                                         |bd_e547_ilmb_cntlr_0                           |     8|
|10    |      U0                                                                                               |lmb_bram_if_cntlr__parameterized1              |     8|
|11    |    iomodule_0                                                                                         |bd_e547_iomodule_0_0                           |   161|
|12    |      U0                                                                                               |iomodule                                       |   161|
|13    |        IOModule_Core_I1                                                                               |Iomodule_core                                  |   115|
|14    |          \Using_UART.No_Dynamic_BaudRate.UART_FIT_I                                                   |FIT_Module                                     |     4|
|15    |            \Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I                                             |Divide_part                                    |     1|
|16    |              \One_SRL16.SRL16E_I                                                                      |XIL_SRL16E_794                                 |     1|
|17    |            \Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I                                             |Divide_part__parameterized0                    |     3|
|18    |              \One_SRL16.SRL16E_I                                                                      |XIL_SRL16E_793                                 |     1|
|19    |          \Using_UART.Uart_Control_Status_I1                                                           |Uart_Control_Status                            |    11|
|20    |          \Using_UART_RX.UART_RX_I1                                                                    |UART_Receive                                   |    55|
|21    |            \TMR_No.Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I                                |iomodule_v3_1_4_MB_FDSE                        |     1|
|22    |            \TMR_No.Convert_Serial_To_Parallel[2].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_785                    |     1|
|23    |            \TMR_No.Convert_Serial_To_Parallel[3].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_786                    |     1|
|24    |            \TMR_No.Convert_Serial_To_Parallel[4].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_787                    |     1|
|25    |            \TMR_No.Convert_Serial_To_Parallel[5].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_788                    |     1|
|26    |            \TMR_No.Convert_Serial_To_Parallel[6].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_789                    |     1|
|27    |            \TMR_No.Convert_Serial_To_Parallel[7].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_790                    |     1|
|28    |            \TMR_No.Convert_Serial_To_Parallel[8].Rest_Bits.Others_I                                   |iomodule_v3_1_4_MB_FDRE_791                    |     1|
|29    |            \TMR_No.Delay_16                                                                           |XIL_SRL16E__parameterized1                     |    12|
|30    |            \TMR_No.Mid_Start_Bit_SRL16                                                                |XIL_SRL16E__parameterized1_792                 |     1|
|31    |          \Using_UART_TX.UART_TX_I1                                                                    |UART_Transmit                                  |    41|
|32    |            \TMR_No.Counter[0].XORCY_I                                                                 |iomodule_v3_1_4_MB_XORCY                       |     2|
|33    |            \TMR_No.Counter[1].Used_MuxCY.MUXCY_L_I                                                    |iomodule_v3_1_4_MB_MUXCY                       |     1|
|34    |            \TMR_No.Counter[1].XORCY_I                                                                 |iomodule_v3_1_4_MB_XORCY_781                   |     2|
|35    |            \TMR_No.Counter[2].Used_MuxCY.MUXCY_L_I                                                    |iomodule_v3_1_4_MB_MUXCY_782                   |     3|
|36    |            \TMR_No.Counter[2].XORCY_I                                                                 |iomodule_v3_1_4_MB_XORCY_783                   |     1|
|37    |            \TMR_No.DIV16_SRL16E                                                                       |XIL_SRL16E                                     |     1|
|38    |            \TMR_No.FDRE_I                                                                             |iomodule_v3_1_4_MB_FDRE                        |     4|
|39    |            \TMR_No.MUXF6_I                                                                            |MB_MUXF6                                       |     1|
|40    |            \TMR_No.MUX_F5_1                                                                           |MB_MUXF5                                       |     3|
|41    |            \TMR_No.MUX_F5_2                                                                           |MB_MUXF5_784                                   |     3|
|42    |    lmb_bram_I                                                                                         |bd_e547_lmb_bram_I_0                           |    60|
|43    |      U0                                                                                               |blk_mem_gen_v8_4_3                             |    60|
|44    |        inst_blk_mem_gen                                                                               |blk_mem_gen_v8_4_3_synth                       |    60|
|45    |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                       |blk_mem_gen_top                                |    60|
|46    |            \valid.cstr                                                                                |blk_mem_gen_generic_cstr                       |    60|
|47    |              \ramloop[0].ram.r                                                                        |blk_mem_gen_prim_width                         |     1|
|48    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper                       |     1|
|49    |              \ramloop[10].ram.r                                                                       |blk_mem_gen_prim_width__parameterized9         |     1|
|50    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized9       |     1|
|51    |              \ramloop[11].ram.r                                                                       |blk_mem_gen_prim_width__parameterized10        |     1|
|52    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized10      |     1|
|53    |              \ramloop[12].ram.r                                                                       |blk_mem_gen_prim_width__parameterized11        |     1|
|54    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized11      |     1|
|55    |              \ramloop[13].ram.r                                                                       |blk_mem_gen_prim_width__parameterized12        |     1|
|56    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized12      |     1|
|57    |              \ramloop[14].ram.r                                                                       |blk_mem_gen_prim_width__parameterized13        |     1|
|58    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized13      |     1|
|59    |              \ramloop[15].ram.r                                                                       |blk_mem_gen_prim_width__parameterized14        |     1|
|60    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized14      |     1|
|61    |              \ramloop[16].ram.r                                                                       |blk_mem_gen_prim_width__parameterized15        |     1|
|62    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized15      |     1|
|63    |              \ramloop[17].ram.r                                                                       |blk_mem_gen_prim_width__parameterized16        |     1|
|64    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized16      |     1|
|65    |              \ramloop[18].ram.r                                                                       |blk_mem_gen_prim_width__parameterized17        |     1|
|66    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized17      |     1|
|67    |              \ramloop[19].ram.r                                                                       |blk_mem_gen_prim_width__parameterized18        |     1|
|68    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized18      |     1|
|69    |              \ramloop[1].ram.r                                                                        |blk_mem_gen_prim_width__parameterized0         |     1|
|70    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized0       |     1|
|71    |              \ramloop[20].ram.r                                                                       |blk_mem_gen_prim_width__parameterized19        |     1|
|72    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized19      |     1|
|73    |              \ramloop[21].ram.r                                                                       |blk_mem_gen_prim_width__parameterized20        |     1|
|74    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized20      |     1|
|75    |              \ramloop[22].ram.r                                                                       |blk_mem_gen_prim_width__parameterized21        |     1|
|76    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized21      |     1|
|77    |              \ramloop[23].ram.r                                                                       |blk_mem_gen_prim_width__parameterized22        |     1|
|78    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized22      |     1|
|79    |              \ramloop[24].ram.r                                                                       |blk_mem_gen_prim_width__parameterized23        |     1|
|80    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized23      |     1|
|81    |              \ramloop[25].ram.r                                                                       |blk_mem_gen_prim_width__parameterized24        |     1|
|82    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized24      |     1|
|83    |              \ramloop[26].ram.r                                                                       |blk_mem_gen_prim_width__parameterized25        |     1|
|84    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized25      |     1|
|85    |              \ramloop[27].ram.r                                                                       |blk_mem_gen_prim_width__parameterized26        |     1|
|86    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized26      |     1|
|87    |              \ramloop[28].ram.r                                                                       |blk_mem_gen_prim_width__parameterized27        |     1|
|88    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized27      |     1|
|89    |              \ramloop[29].ram.r                                                                       |blk_mem_gen_prim_width__parameterized28        |     1|
|90    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized28      |     1|
|91    |              \ramloop[2].ram.r                                                                        |blk_mem_gen_prim_width__parameterized1         |     1|
|92    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized1       |     1|
|93    |              \ramloop[30].ram.r                                                                       |blk_mem_gen_prim_width__parameterized29        |     1|
|94    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized29      |     1|
|95    |              \ramloop[31].ram.r                                                                       |blk_mem_gen_prim_width__parameterized30        |    29|
|96    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized30      |    11|
|97    |              \ramloop[3].ram.r                                                                        |blk_mem_gen_prim_width__parameterized2         |     1|
|98    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized2       |     1|
|99    |              \ramloop[4].ram.r                                                                        |blk_mem_gen_prim_width__parameterized3         |     1|
|100   |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized3       |     1|
|101   |              \ramloop[5].ram.r                                                                        |blk_mem_gen_prim_width__parameterized4         |     1|
|102   |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized4       |     1|
|103   |              \ramloop[6].ram.r                                                                        |blk_mem_gen_prim_width__parameterized5         |     1|
|104   |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized5       |     1|
|105   |              \ramloop[7].ram.r                                                                        |blk_mem_gen_prim_width__parameterized6         |     1|
|106   |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized6       |     1|
|107   |              \ramloop[8].ram.r                                                                        |blk_mem_gen_prim_width__parameterized7         |     1|
|108   |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized7       |     1|
|109   |              \ramloop[9].ram.r                                                                        |blk_mem_gen_prim_width__parameterized8         |     1|
|110   |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized8       |     1|
|111   |    microblaze_I                                                                                       |bd_e547_microblaze_I_0                         |  1466|
|112   |      U0                                                                                               |MicroBlaze                                     |  1466|
|113   |        MicroBlaze_Core_I                                                                              |MicroBlaze_Core                                |  1213|
|114   |          \Area.Core                                                                                   |MicroBlaze_Area                                |  1201|
|115   |            Byte_Doublet_Handle_I                                                                      |Byte_Doublet_Handle                            |    20|
|116   |              \Not_Using_Long.BYTE_0_1_I                                                               |MB_LUT6_2__parameterized8                      |     1|
|117   |              \Not_Using_Long.BYTE_2_3_I                                                               |MB_LUT6_2__parameterized10                     |     1|
|118   |              \Not_Using_Long.LOW_ADDR_OUT_LUT6                                                        |MB_LUT6_2__parameterized12                     |     1|
|119   |              \Not_Using_Long.byte_selects_i_INST                                                      |MB_LUT6_2__parameterized6                      |     1|
|120   |              \Not_Using_Long.low_addr_i_INST                                                          |MB_LUT6_2__parameterized4                      |     1|
|121   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.EXT_DATA_WRITE_MUX_MSB_I     |mux4_8                                         |     8|
|122   |                \GEN4_LOOP[0].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_773                 |     1|
|123   |                \GEN4_LOOP[1].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_774                 |     1|
|124   |                \GEN4_LOOP[2].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_775                 |     1|
|125   |                \GEN4_LOOP[3].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_776                 |     1|
|126   |                \GEN4_LOOP[4].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_777                 |     1|
|127   |                \GEN4_LOOP[5].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_778                 |     1|
|128   |                \GEN4_LOOP[6].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_779                 |     1|
|129   |                \GEN4_LOOP[7].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_780                 |     1|
|130   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[0].BYTESTEER_LUT6  |MB_LUT6_2__parameterized16                     |     1|
|131   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[1].BYTESTEER_LUT6  |MB_LUT6_2__parameterized16_770                 |     1|
|132   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[2].BYTESTEER_LUT6  |MB_LUT6_2__parameterized16_771                 |     1|
|133   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[3].BYTESTEER_LUT6  |MB_LUT6_2__parameterized16_772                 |     1|
|134   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I              |microblaze_v11_0_1_MB_LUT3__parameterized4     |     1|
|135   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_RIGHT_I             |MB_LUT2                                        |     1|
|136   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.WRITE_MSB_SEL_I              |MB_LUT6_2__parameterized14                     |     1|
|137   |            Data_Flow_I                                                                                |Data_Flow                                      |   666|
|138   |              ALU_I                                                                                    |ALU                                            |   101|
|139   |                \No_Carry_Decoding.CarryIn_MUXCY                                                       |microblaze_v11_0_1_MB_MUXCY_675                |     1|
|140   |                \No_Carry_Decoding.alu_carry_select_LUT                                                |microblaze_v11_0_1_MB_LUT3__parameterized3     |     1|
|141   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                     |ALU_Bit__parameterized2                        |     6|
|142   |                  \Last_Bit.I_ALU_LUT_2                                                                |MB_LUT4__parameterized13                       |     1|
|143   |                  \Last_Bit.I_ALU_LUT_V5                                                               |microblaze_v11_0_1_MB_LUT6                     |     1|
|144   |                  \Last_Bit.MULT_AND_I                                                                 |microblaze_v11_0_1_MB_MULT_AND_767             |     1|
|145   |                  \Last_Bit.MUXCY_XOR_I                                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_768          |     2|
|146   |                  \Last_Bit.Pre_MUXCY_I                                                                |microblaze_v11_0_1_MB_MUXCY_769                |     1|
|147   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                    |ALU_Bit                                        |     3|
|148   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_765                  |     1|
|149   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_766          |     2|
|150   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                    |ALU_Bit_676                                    |     3|
|151   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_763                  |     1|
|152   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_764          |     2|
|153   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                    |ALU_Bit_677                                    |     3|
|154   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_761                  |     1|
|155   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_762          |     2|
|156   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                    |ALU_Bit_678                                    |     3|
|157   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_759                  |     1|
|158   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_760          |     2|
|159   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                    |ALU_Bit_679                                    |     3|
|160   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_757                  |     1|
|161   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_758          |     2|
|162   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                    |ALU_Bit_680                                    |     3|
|163   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_755                  |     1|
|164   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_756          |     2|
|165   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                    |ALU_Bit_681                                    |     3|
|166   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_753                  |     1|
|167   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_754          |     2|
|168   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                    |ALU_Bit_682                                    |     3|
|169   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_751                  |     1|
|170   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_752          |     2|
|171   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                    |ALU_Bit_683                                    |     3|
|172   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_749                  |     1|
|173   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_750          |     2|
|174   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                    |ALU_Bit_684                                    |     3|
|175   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_747                  |     1|
|176   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_748          |     2|
|177   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                     |ALU_Bit_685                                    |     3|
|178   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_745                  |     1|
|179   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_746          |     2|
|180   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                    |ALU_Bit_686                                    |     3|
|181   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_743                  |     1|
|182   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_744          |     2|
|183   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                    |ALU_Bit_687                                    |     3|
|184   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_741                  |     1|
|185   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_742          |     2|
|186   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                    |ALU_Bit_688                                    |     3|
|187   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_739                  |     1|
|188   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_740          |     2|
|189   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                    |ALU_Bit_689                                    |     3|
|190   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_737                  |     1|
|191   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_738          |     2|
|192   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                    |ALU_Bit_690                                    |     3|
|193   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_735                  |     1|
|194   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_736          |     2|
|195   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                    |ALU_Bit_691                                    |     3|
|196   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_733                  |     1|
|197   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_734          |     2|
|198   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                    |ALU_Bit_692                                    |     3|
|199   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_731                  |     1|
|200   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_732          |     2|
|201   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                    |ALU_Bit_693                                    |     3|
|202   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_729                  |     1|
|203   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_730          |     2|
|204   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                    |ALU_Bit_694                                    |     3|
|205   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_727                  |     1|
|206   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_728          |     2|
|207   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                    |ALU_Bit_695                                    |     3|
|208   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_725                  |     1|
|209   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_726          |     2|
|210   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                     |ALU_Bit_696                                    |     3|
|211   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_723                  |     1|
|212   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_724          |     2|
|213   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                    |ALU_Bit_697                                    |     3|
|214   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_721                  |     1|
|215   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_722          |     2|
|216   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                    |ALU_Bit_698                                    |     3|
|217   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_719                  |     1|
|218   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_720          |     2|
|219   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                     |ALU_Bit_699                                    |     3|
|220   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_717                  |     1|
|221   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_718          |     2|
|222   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                     |ALU_Bit_700                                    |     3|
|223   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_715                  |     1|
|224   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_716          |     2|
|225   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                     |ALU_Bit_701                                    |     3|
|226   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_713                  |     1|
|227   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_714          |     2|
|228   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                     |ALU_Bit_702                                    |     3|
|229   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_711                  |     1|
|230   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_712          |     2|
|231   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                     |ALU_Bit_703                                    |     3|
|232   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_709                  |     1|
|233   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_710          |     2|
|234   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                     |ALU_Bit_704                                    |     3|
|235   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_707                  |     1|
|236   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_708          |     2|
|237   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                     |ALU_Bit_705                                    |     3|
|238   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2                      |     1|
|239   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_706          |     2|
|240   |              MSR_Reg_I                                                                                |MSR_Reg                                        |     7|
|241   |                \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit                                    |     2|
|242   |                  MSR_I                                                                                |MB_FDRSE_674                                   |     2|
|243   |                \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit_670                                |     3|
|244   |                  MSR_I                                                                                |MB_FDRSE_673                                   |     3|
|245   |                \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit_671                                |     2|
|246   |                  MSR_I                                                                                |MB_FDRSE_672                                   |     2|
|247   |              Operand_Select_I                                                                         |Operand_Select                                 |   148|
|248   |                \OpSelect_Bits[0].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized12            |     6|
|249   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_666                                  |     1|
|250   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_667                 |     3|
|251   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_668                 |     1|
|252   |                  Op2_DFF                                                                              |MB_FDE_669                                     |     1|
|253   |                \OpSelect_Bits[10].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10            |     4|
|254   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_662                                  |     1|
|255   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_663                 |     1|
|256   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_664                 |     1|
|257   |                  Op2_DFF                                                                              |MB_FDE_665                                     |     1|
|258   |                \OpSelect_Bits[11].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_518        |     4|
|259   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_658                                  |     1|
|260   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_659                 |     1|
|261   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_660                 |     1|
|262   |                  Op2_DFF                                                                              |MB_FDE_661                                     |     1|
|263   |                \OpSelect_Bits[12].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_519        |     4|
|264   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_654                                  |     1|
|265   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_655                 |     1|
|266   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_656                 |     1|
|267   |                  Op2_DFF                                                                              |MB_FDE_657                                     |     1|
|268   |                \OpSelect_Bits[13].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_520        |     4|
|269   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_650                                  |     1|
|270   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_651                 |     1|
|271   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_652                 |     1|
|272   |                  Op2_DFF                                                                              |MB_FDE_653                                     |     1|
|273   |                \OpSelect_Bits[14].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_521        |     4|
|274   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_646                                  |     1|
|275   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_647                 |     1|
|276   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_648                 |     1|
|277   |                  Op2_DFF                                                                              |MB_FDE_649                                     |     1|
|278   |                \OpSelect_Bits[15].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_522        |     4|
|279   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_642                                  |     1|
|280   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_643                 |     1|
|281   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_644                 |     1|
|282   |                  Op2_DFF                                                                              |MB_FDE_645                                     |     1|
|283   |                \OpSelect_Bits[16].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8             |     5|
|284   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_638                                  |     1|
|285   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_639                 |     2|
|286   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_640                 |     1|
|287   |                  Op2_DFF                                                                              |MB_FDE_641                                     |     1|
|288   |                \OpSelect_Bits[17].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_523         |     4|
|289   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_634                                  |     1|
|290   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_635                 |     1|
|291   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_636                 |     1|
|292   |                  Op2_DFF                                                                              |MB_FDE_637                                     |     1|
|293   |                \OpSelect_Bits[18].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_524         |     4|
|294   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_630                                  |     1|
|295   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_631                 |     1|
|296   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_632                 |     1|
|297   |                  Op2_DFF                                                                              |MB_FDE_633                                     |     1|
|298   |                \OpSelect_Bits[19].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_525         |     4|
|299   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_626                                  |     1|
|300   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_627                 |     1|
|301   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_628                 |     1|
|302   |                  Op2_DFF                                                                              |MB_FDE_629                                     |     1|
|303   |                \OpSelect_Bits[1].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_526        |     4|
|304   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_622                                  |     1|
|305   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_623                 |     1|
|306   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_624                 |     1|
|307   |                  Op2_DFF                                                                              |MB_FDE_625                                     |     1|
|308   |                \OpSelect_Bits[20].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_527         |     4|
|309   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_618                                  |     1|
|310   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_619                 |     1|
|311   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_620                 |     1|
|312   |                  Op2_DFF                                                                              |MB_FDE_621                                     |     1|
|313   |                \OpSelect_Bits[21].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_528         |     4|
|314   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_614                                  |     1|
|315   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_615                 |     1|
|316   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_616                 |     1|
|317   |                  Op2_DFF                                                                              |MB_FDE_617                                     |     1|
|318   |                \OpSelect_Bits[22].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_529         |     4|
|319   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_610                                  |     1|
|320   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_611                 |     1|
|321   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_612                 |     1|
|322   |                  Op2_DFF                                                                              |MB_FDE_613                                     |     1|
|323   |                \OpSelect_Bits[23].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_530         |     4|
|324   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_606                                  |     1|
|325   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_607                 |     1|
|326   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_608                 |     1|
|327   |                  Op2_DFF                                                                              |MB_FDE_609                                     |     1|
|328   |                \OpSelect_Bits[24].Operand_Select_Bit_I                                                |Operand_Select_Bit                             |     4|
|329   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_602                                  |     1|
|330   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_603                 |     1|
|331   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_604                 |     1|
|332   |                  Op2_DFF                                                                              |MB_FDE_605                                     |     1|
|333   |                \OpSelect_Bits[25].Operand_Select_Bit_I                                                |Operand_Select_Bit_531                         |     4|
|334   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_598                                  |     1|
|335   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_599                 |     1|
|336   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_600                 |     1|
|337   |                  Op2_DFF                                                                              |MB_FDE_601                                     |     1|
|338   |                \OpSelect_Bits[26].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized6             |     4|
|339   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_594                                  |     1|
|340   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_595                 |     1|
|341   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_596                 |     1|
|342   |                  Op2_DFF                                                                              |MB_FDE_597                                     |     1|
|343   |                \OpSelect_Bits[27].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized4             |     4|
|344   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_590                                  |     1|
|345   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_591                 |     1|
|346   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_592                 |     1|
|347   |                  Op2_DFF                                                                              |MB_FDE_593                                     |     1|
|348   |                \OpSelect_Bits[28].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized2             |     4|
|349   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_586                                  |     1|
|350   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_587                 |     1|
|351   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_588                 |     1|
|352   |                  Op2_DFF                                                                              |MB_FDE_589                                     |     1|
|353   |                \OpSelect_Bits[29].Operand_Select_Bit_I                                                |Operand_Select_Bit_532                         |     4|
|354   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_582                                  |     1|
|355   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_583                 |     1|
|356   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_584                 |     1|
|357   |                  Op2_DFF                                                                              |MB_FDE_585                                     |     1|
|358   |                \OpSelect_Bits[2].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_533        |     4|
|359   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_578                                  |     1|
|360   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_579                 |     1|
|361   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_580                 |     1|
|362   |                  Op2_DFF                                                                              |MB_FDE_581                                     |     1|
|363   |                \OpSelect_Bits[30].Operand_Select_Bit_I                                                |Operand_Select_Bit_534                         |     5|
|364   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_574                                  |     1|
|365   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_575                 |     1|
|366   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_576                 |     2|
|367   |                  Op2_DFF                                                                              |MB_FDE_577                                     |     1|
|368   |                \OpSelect_Bits[31].Operand_Select_Bit_I                                                |Operand_Select_Bit_535                         |     4|
|369   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_570                                  |     1|
|370   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_571                 |     1|
|371   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_572                 |     1|
|372   |                  Op2_DFF                                                                              |MB_FDE_573                                     |     1|
|373   |                \OpSelect_Bits[3].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_536        |     4|
|374   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_566                                  |     1|
|375   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_567                 |     1|
|376   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_568                 |     1|
|377   |                  Op2_DFF                                                                              |MB_FDE_569                                     |     1|
|378   |                \OpSelect_Bits[4].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_537        |     4|
|379   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_562                                  |     1|
|380   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_563                 |     1|
|381   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_564                 |     1|
|382   |                  Op2_DFF                                                                              |MB_FDE_565                                     |     1|
|383   |                \OpSelect_Bits[5].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_538        |     4|
|384   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_558                                  |     1|
|385   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_559                 |     1|
|386   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_560                 |     1|
|387   |                  Op2_DFF                                                                              |MB_FDE_561                                     |     1|
|388   |                \OpSelect_Bits[6].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_539        |     4|
|389   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_554                                  |     1|
|390   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_555                 |     1|
|391   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_556                 |     1|
|392   |                  Op2_DFF                                                                              |MB_FDE_557                                     |     1|
|393   |                \OpSelect_Bits[7].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_540        |     4|
|394   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_550                                  |     1|
|395   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_551                 |     1|
|396   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_552                 |     1|
|397   |                  Op2_DFF                                                                              |MB_FDE_553                                     |     1|
|398   |                \OpSelect_Bits[8].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_541        |     4|
|399   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_546                                  |     1|
|400   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_547                 |     1|
|401   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_548                 |     1|
|402   |                  Op2_DFF                                                                              |MB_FDE_549                                     |     1|
|403   |                \OpSelect_Bits[9].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_542        |     4|
|404   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2                                      |     1|
|405   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_543                 |     1|
|406   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_544                 |     1|
|407   |                  Op2_DFF                                                                              |MB_FDE_545                                     |     1|
|408   |              PC_Module_I                                                                              |PC_Module                                      |   108|
|409   |                \Not_All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                           |PC_Bit                                         |     6|
|410   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_512          |     1|
|411   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_513                   |     1|
|412   |                  PC_EX_DFF                                                                            |MB_FDE_514                                     |     1|
|413   |                  PC_OF_Buffer                                                                         |MB_SRL16E_515                                  |     1|
|414   |                  SUM_I                                                                                |MB_LUT4__parameterized21_516                   |     1|
|415   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_517                 |     1|
|416   |                \Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                           |PC_Bit_417                                     |     7|
|417   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_506          |     2|
|418   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_507                   |     1|
|419   |                  PC_EX_DFF                                                                            |MB_FDE_508                                     |     1|
|420   |                  PC_OF_Buffer                                                                         |MB_SRL16E_509                                  |     1|
|421   |                  SUM_I                                                                                |MB_LUT4__parameterized21_510                   |     1|
|422   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_511                 |     1|
|423   |                \Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                           |PC_Bit_418                                     |     7|
|424   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_500          |     2|
|425   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_501                   |     1|
|426   |                  PC_EX_DFF                                                                            |MB_FDE_502                                     |     1|
|427   |                  PC_OF_Buffer                                                                         |MB_SRL16E_503                                  |     1|
|428   |                  SUM_I                                                                                |MB_LUT4__parameterized21_504                   |     1|
|429   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_505                 |     1|
|430   |                \Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                           |PC_Bit_419                                     |     7|
|431   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_494          |     2|
|432   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_495                   |     1|
|433   |                  PC_EX_DFF                                                                            |MB_FDE_496                                     |     1|
|434   |                  PC_OF_Buffer                                                                         |MB_SRL16E_497                                  |     1|
|435   |                  SUM_I                                                                                |MB_LUT4__parameterized21_498                   |     1|
|436   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_499                 |     1|
|437   |                \Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                           |PC_Bit_420                                     |     7|
|438   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_488          |     2|
|439   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_489                   |     1|
|440   |                  PC_EX_DFF                                                                            |MB_FDE_490                                     |     1|
|441   |                  PC_OF_Buffer                                                                         |MB_SRL16E_491                                  |     1|
|442   |                  SUM_I                                                                                |MB_LUT4__parameterized21_492                   |     1|
|443   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_493                 |     1|
|444   |                \Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                           |PC_Bit_421                                     |     7|
|445   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_482          |     2|
|446   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_483                   |     1|
|447   |                  PC_EX_DFF                                                                            |MB_FDE_484                                     |     1|
|448   |                  PC_OF_Buffer                                                                         |MB_SRL16E_485                                  |     1|
|449   |                  SUM_I                                                                                |MB_LUT4__parameterized21_486                   |     1|
|450   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_487                 |     1|
|451   |                \Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                           |PC_Bit_422                                     |     7|
|452   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_476          |     2|
|453   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_477                   |     1|
|454   |                  PC_EX_DFF                                                                            |MB_FDE_478                                     |     1|
|455   |                  PC_OF_Buffer                                                                         |MB_SRL16E_479                                  |     1|
|456   |                  SUM_I                                                                                |MB_LUT4__parameterized21_480                   |     1|
|457   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_481                 |     1|
|458   |                \Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                           |PC_Bit_423                                     |     7|
|459   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_470          |     2|
|460   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_471                   |     1|
|461   |                  PC_EX_DFF                                                                            |MB_FDE_472                                     |     1|
|462   |                  PC_OF_Buffer                                                                         |MB_SRL16E_473                                  |     1|
|463   |                  SUM_I                                                                                |MB_LUT4__parameterized21_474                   |     1|
|464   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_475                 |     1|
|465   |                \Not_All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                           |PC_Bit_424                                     |     7|
|466   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_464          |     2|
|467   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_465                   |     1|
|468   |                  PC_EX_DFF                                                                            |MB_FDE_466                                     |     1|
|469   |                  PC_OF_Buffer                                                                         |MB_SRL16E_467                                  |     1|
|470   |                  SUM_I                                                                                |MB_LUT4__parameterized21_468                   |     1|
|471   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_469                 |     1|
|472   |                \Not_All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                           |PC_Bit_425                                     |     8|
|473   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_458          |     2|
|474   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_459                   |     1|
|475   |                  PC_EX_DFF                                                                            |MB_FDE_460                                     |     1|
|476   |                  PC_OF_Buffer                                                                         |MB_SRL16E_461                                  |     2|
|477   |                  SUM_I                                                                                |MB_LUT4__parameterized21_462                   |     1|
|478   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_463                 |     1|
|479   |                \Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                           |PC_Bit_426                                     |     8|
|480   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_452          |     2|
|481   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_453                   |     1|
|482   |                  PC_EX_DFF                                                                            |MB_FDE_454                                     |     1|
|483   |                  PC_OF_Buffer                                                                         |MB_SRL16E_455                                  |     2|
|484   |                  SUM_I                                                                                |MB_LUT4__parameterized21_456                   |     1|
|485   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_457                 |     1|
|486   |                \Not_All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                           |PC_Bit_427                                     |     8|
|487   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_446          |     2|
|488   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_447                   |     1|
|489   |                  PC_EX_DFF                                                                            |MB_FDE_448                                     |     1|
|490   |                  PC_OF_Buffer                                                                         |MB_SRL16E_449                                  |     2|
|491   |                  SUM_I                                                                                |MB_LUT4__parameterized21_450                   |     1|
|492   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_451                 |     1|
|493   |                \Not_All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                           |PC_Bit_428                                     |     8|
|494   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_440          |     2|
|495   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_441                   |     1|
|496   |                  PC_EX_DFF                                                                            |MB_FDE_442                                     |     1|
|497   |                  PC_OF_Buffer                                                                         |MB_SRL16E_443                                  |     2|
|498   |                  SUM_I                                                                                |MB_LUT4__parameterized21_444                   |     1|
|499   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_445                 |     1|
|500   |                \Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                           |PC_Bit_429                                     |     7|
|501   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_434          |     2|
|502   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_435                   |     1|
|503   |                  PC_EX_DFF                                                                            |MB_FDE_436                                     |     1|
|504   |                  PC_OF_Buffer                                                                         |MB_SRL16E_437                                  |     1|
|505   |                  SUM_I                                                                                |MB_LUT4__parameterized21_438                   |     1|
|506   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_439                 |     1|
|507   |                \Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                           |PC_Bit_430                                     |     7|
|508   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_431          |     2|
|509   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23                       |     1|
|510   |                  PC_EX_DFF                                                                            |MB_FDE                                         |     1|
|511   |                  PC_OF_Buffer                                                                         |MB_SRL16E_432                                  |     1|
|512   |                  SUM_I                                                                                |MB_LUT4__parameterized21                       |     1|
|513   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_433                 |     1|
|514   |              Register_File_I                                                                          |Register_File                                  |    64|
|515   |                \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                         |Register_File_Bit                              |     2|
|516   |                  RegFile_X1                                                                           |MB_RAM32X1D_415                                |     1|
|517   |                  RegFile_X2                                                                           |MB_RAM32X1D_416                                |     1|
|518   |                \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                        |Register_File_Bit_323                          |     2|
|519   |                  RegFile_X1                                                                           |MB_RAM32X1D_413                                |     1|
|520   |                  RegFile_X2                                                                           |MB_RAM32X1D_414                                |     1|
|521   |                \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                        |Register_File_Bit_324                          |     2|
|522   |                  RegFile_X1                                                                           |MB_RAM32X1D_411                                |     1|
|523   |                  RegFile_X2                                                                           |MB_RAM32X1D_412                                |     1|
|524   |                \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                        |Register_File_Bit_325                          |     2|
|525   |                  RegFile_X1                                                                           |MB_RAM32X1D_409                                |     1|
|526   |                  RegFile_X2                                                                           |MB_RAM32X1D_410                                |     1|
|527   |                \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                        |Register_File_Bit_326                          |     2|
|528   |                  RegFile_X1                                                                           |MB_RAM32X1D_407                                |     1|
|529   |                  RegFile_X2                                                                           |MB_RAM32X1D_408                                |     1|
|530   |                \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                        |Register_File_Bit_327                          |     2|
|531   |                  RegFile_X1                                                                           |MB_RAM32X1D_405                                |     1|
|532   |                  RegFile_X2                                                                           |MB_RAM32X1D_406                                |     1|
|533   |                \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                        |Register_File_Bit_328                          |     2|
|534   |                  RegFile_X1                                                                           |MB_RAM32X1D_403                                |     1|
|535   |                  RegFile_X2                                                                           |MB_RAM32X1D_404                                |     1|
|536   |                \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                        |Register_File_Bit_329                          |     2|
|537   |                  RegFile_X1                                                                           |MB_RAM32X1D_401                                |     1|
|538   |                  RegFile_X2                                                                           |MB_RAM32X1D_402                                |     1|
|539   |                \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                        |Register_File_Bit_330                          |     2|
|540   |                  RegFile_X1                                                                           |MB_RAM32X1D_399                                |     1|
|541   |                  RegFile_X2                                                                           |MB_RAM32X1D_400                                |     1|
|542   |                \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                        |Register_File_Bit_331                          |     2|
|543   |                  RegFile_X1                                                                           |MB_RAM32X1D_397                                |     1|
|544   |                  RegFile_X2                                                                           |MB_RAM32X1D_398                                |     1|
|545   |                \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                        |Register_File_Bit_332                          |     2|
|546   |                  RegFile_X1                                                                           |MB_RAM32X1D_395                                |     1|
|547   |                  RegFile_X2                                                                           |MB_RAM32X1D_396                                |     1|
|548   |                \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                         |Register_File_Bit_333                          |     2|
|549   |                  RegFile_X1                                                                           |MB_RAM32X1D_393                                |     1|
|550   |                  RegFile_X2                                                                           |MB_RAM32X1D_394                                |     1|
|551   |                \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                        |Register_File_Bit_334                          |     2|
|552   |                  RegFile_X1                                                                           |MB_RAM32X1D_391                                |     1|
|553   |                  RegFile_X2                                                                           |MB_RAM32X1D_392                                |     1|
|554   |                \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                        |Register_File_Bit_335                          |     2|
|555   |                  RegFile_X1                                                                           |MB_RAM32X1D_389                                |     1|
|556   |                  RegFile_X2                                                                           |MB_RAM32X1D_390                                |     1|
|557   |                \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                        |Register_File_Bit_336                          |     2|
|558   |                  RegFile_X1                                                                           |MB_RAM32X1D_387                                |     1|
|559   |                  RegFile_X2                                                                           |MB_RAM32X1D_388                                |     1|
|560   |                \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                        |Register_File_Bit_337                          |     2|
|561   |                  RegFile_X1                                                                           |MB_RAM32X1D_385                                |     1|
|562   |                  RegFile_X2                                                                           |MB_RAM32X1D_386                                |     1|
|563   |                \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                        |Register_File_Bit_338                          |     2|
|564   |                  RegFile_X1                                                                           |MB_RAM32X1D_383                                |     1|
|565   |                  RegFile_X2                                                                           |MB_RAM32X1D_384                                |     1|
|566   |                \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                        |Register_File_Bit_339                          |     2|
|567   |                  RegFile_X1                                                                           |MB_RAM32X1D_381                                |     1|
|568   |                  RegFile_X2                                                                           |MB_RAM32X1D_382                                |     1|
|569   |                \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                        |Register_File_Bit_340                          |     2|
|570   |                  RegFile_X1                                                                           |MB_RAM32X1D_379                                |     1|
|571   |                  RegFile_X2                                                                           |MB_RAM32X1D_380                                |     1|
|572   |                \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                        |Register_File_Bit_341                          |     2|
|573   |                  RegFile_X1                                                                           |MB_RAM32X1D_377                                |     1|
|574   |                  RegFile_X2                                                                           |MB_RAM32X1D_378                                |     1|
|575   |                \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                        |Register_File_Bit_342                          |     2|
|576   |                  RegFile_X1                                                                           |MB_RAM32X1D_375                                |     1|
|577   |                  RegFile_X2                                                                           |MB_RAM32X1D_376                                |     1|
|578   |                \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                        |Register_File_Bit_343                          |     2|
|579   |                  RegFile_X1                                                                           |MB_RAM32X1D_373                                |     1|
|580   |                  RegFile_X2                                                                           |MB_RAM32X1D_374                                |     1|
|581   |                \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                         |Register_File_Bit_344                          |     2|
|582   |                  RegFile_X1                                                                           |MB_RAM32X1D_371                                |     1|
|583   |                  RegFile_X2                                                                           |MB_RAM32X1D_372                                |     1|
|584   |                \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                        |Register_File_Bit_345                          |     2|
|585   |                  RegFile_X1                                                                           |MB_RAM32X1D_369                                |     1|
|586   |                  RegFile_X2                                                                           |MB_RAM32X1D_370                                |     1|
|587   |                \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                        |Register_File_Bit_346                          |     2|
|588   |                  RegFile_X1                                                                           |MB_RAM32X1D_367                                |     1|
|589   |                  RegFile_X2                                                                           |MB_RAM32X1D_368                                |     1|
|590   |                \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                         |Register_File_Bit_347                          |     2|
|591   |                  RegFile_X1                                                                           |MB_RAM32X1D_365                                |     1|
|592   |                  RegFile_X2                                                                           |MB_RAM32X1D_366                                |     1|
|593   |                \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                         |Register_File_Bit_348                          |     2|
|594   |                  RegFile_X1                                                                           |MB_RAM32X1D_363                                |     1|
|595   |                  RegFile_X2                                                                           |MB_RAM32X1D_364                                |     1|
|596   |                \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                         |Register_File_Bit_349                          |     2|
|597   |                  RegFile_X1                                                                           |MB_RAM32X1D_361                                |     1|
|598   |                  RegFile_X2                                                                           |MB_RAM32X1D_362                                |     1|
|599   |                \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                         |Register_File_Bit_350                          |     2|
|600   |                  RegFile_X1                                                                           |MB_RAM32X1D_359                                |     1|
|601   |                  RegFile_X2                                                                           |MB_RAM32X1D_360                                |     1|
|602   |                \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                         |Register_File_Bit_351                          |     2|
|603   |                  RegFile_X1                                                                           |MB_RAM32X1D_357                                |     1|
|604   |                  RegFile_X2                                                                           |MB_RAM32X1D_358                                |     1|
|605   |                \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                         |Register_File_Bit_352                          |     2|
|606   |                  RegFile_X1                                                                           |MB_RAM32X1D_355                                |     1|
|607   |                  RegFile_X2                                                                           |MB_RAM32X1D_356                                |     1|
|608   |                \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                         |Register_File_Bit_353                          |     2|
|609   |                  RegFile_X1                                                                           |MB_RAM32X1D                                    |     1|
|610   |                  RegFile_X2                                                                           |MB_RAM32X1D_354                                |     1|
|611   |              Result_Mux_I                                                                             |Result_Mux                                     |   130|
|612   |                \Result_Mux_Bits[0].Result_Mux_Bit_I                                                   |Result_Mux_Bit                                 |     4|
|613   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_320 |     2|
|614   |                  EX_Result_DFF                                                                        |MB_FD_321                                      |     1|
|615   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_322                   |     1|
|616   |                \Result_Mux_Bits[10].Result_Mux_Bit_I                                                  |Result_Mux_Bit_199                             |     4|
|617   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_317 |     2|
|618   |                  EX_Result_DFF                                                                        |MB_FD_318                                      |     1|
|619   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_319                   |     1|
|620   |                \Result_Mux_Bits[11].Result_Mux_Bit_I                                                  |Result_Mux_Bit_200                             |     4|
|621   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_314 |     2|
|622   |                  EX_Result_DFF                                                                        |MB_FD_315                                      |     1|
|623   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_316                   |     1|
|624   |                \Result_Mux_Bits[12].Result_Mux_Bit_I                                                  |Result_Mux_Bit_201                             |     4|
|625   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_311 |     2|
|626   |                  EX_Result_DFF                                                                        |MB_FD_312                                      |     1|
|627   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_313                   |     1|
|628   |                \Result_Mux_Bits[13].Result_Mux_Bit_I                                                  |Result_Mux_Bit_202                             |     4|
|629   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_308 |     2|
|630   |                  EX_Result_DFF                                                                        |MB_FD_309                                      |     1|
|631   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_310                   |     1|
|632   |                \Result_Mux_Bits[14].Result_Mux_Bit_I                                                  |Result_Mux_Bit_203                             |     4|
|633   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_305 |     2|
|634   |                  EX_Result_DFF                                                                        |MB_FD_306                                      |     1|
|635   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_307                   |     1|
|636   |                \Result_Mux_Bits[15].Result_Mux_Bit_I                                                  |Result_Mux_Bit_204                             |     4|
|637   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_302 |     2|
|638   |                  EX_Result_DFF                                                                        |MB_FD_303                                      |     1|
|639   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_304                   |     1|
|640   |                \Result_Mux_Bits[16].Result_Mux_Bit_I                                                  |Result_Mux_Bit_205                             |     4|
|641   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_299 |     2|
|642   |                  EX_Result_DFF                                                                        |MB_FD_300                                      |     1|
|643   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_301                   |     1|
|644   |                \Result_Mux_Bits[17].Result_Mux_Bit_I                                                  |Result_Mux_Bit_206                             |     4|
|645   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_296 |     2|
|646   |                  EX_Result_DFF                                                                        |MB_FD_297                                      |     1|
|647   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_298                   |     1|
|648   |                \Result_Mux_Bits[18].Result_Mux_Bit_I                                                  |Result_Mux_Bit_207                             |     4|
|649   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_293 |     2|
|650   |                  EX_Result_DFF                                                                        |MB_FD_294                                      |     1|
|651   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_295                   |     1|
|652   |                \Result_Mux_Bits[19].Result_Mux_Bit_I                                                  |Result_Mux_Bit_208                             |     4|
|653   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_290 |     2|
|654   |                  EX_Result_DFF                                                                        |MB_FD_291                                      |     1|
|655   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_292                   |     1|
|656   |                \Result_Mux_Bits[1].Result_Mux_Bit_I                                                   |Result_Mux_Bit_209                             |     4|
|657   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_287 |     2|
|658   |                  EX_Result_DFF                                                                        |MB_FD_288                                      |     1|
|659   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_289                   |     1|
|660   |                \Result_Mux_Bits[20].Result_Mux_Bit_I                                                  |Result_Mux_Bit_210                             |     4|
|661   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_284 |     2|
|662   |                  EX_Result_DFF                                                                        |MB_FD_285                                      |     1|
|663   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_286                   |     1|
|664   |                \Result_Mux_Bits[21].Result_Mux_Bit_I                                                  |Result_Mux_Bit_211                             |     4|
|665   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_281 |     2|
|666   |                  EX_Result_DFF                                                                        |MB_FD_282                                      |     1|
|667   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_283                   |     1|
|668   |                \Result_Mux_Bits[22].Result_Mux_Bit_I                                                  |Result_Mux_Bit_212                             |     4|
|669   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_278 |     2|
|670   |                  EX_Result_DFF                                                                        |MB_FD_279                                      |     1|
|671   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_280                   |     1|
|672   |                \Result_Mux_Bits[23].Result_Mux_Bit_I                                                  |Result_Mux_Bit_213                             |     4|
|673   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_275 |     2|
|674   |                  EX_Result_DFF                                                                        |MB_FD_276                                      |     1|
|675   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_277                   |     1|
|676   |                \Result_Mux_Bits[24].Result_Mux_Bit_I                                                  |Result_Mux_Bit_214                             |     4|
|677   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_272 |     2|
|678   |                  EX_Result_DFF                                                                        |MB_FD_273                                      |     1|
|679   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_274                   |     1|
|680   |                \Result_Mux_Bits[25].Result_Mux_Bit_I                                                  |Result_Mux_Bit_215                             |     4|
|681   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_269 |     2|
|682   |                  EX_Result_DFF                                                                        |MB_FD_270                                      |     1|
|683   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_271                   |     1|
|684   |                \Result_Mux_Bits[26].Result_Mux_Bit_I                                                  |Result_Mux_Bit_216                             |     4|
|685   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_266 |     2|
|686   |                  EX_Result_DFF                                                                        |MB_FD_267                                      |     1|
|687   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_268                   |     1|
|688   |                \Result_Mux_Bits[27].Result_Mux_Bit_I                                                  |Result_Mux_Bit_217                             |     4|
|689   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_263 |     2|
|690   |                  EX_Result_DFF                                                                        |MB_FD_264                                      |     1|
|691   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_265                   |     1|
|692   |                \Result_Mux_Bits[28].Result_Mux_Bit_I                                                  |Result_Mux_Bit_218                             |     4|
|693   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_260 |     2|
|694   |                  EX_Result_DFF                                                                        |MB_FD_261                                      |     1|
|695   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_262                   |     1|
|696   |                \Result_Mux_Bits[29].Result_Mux_Bit_I                                                  |Result_Mux_Bit_219                             |     4|
|697   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_257 |     2|
|698   |                  EX_Result_DFF                                                                        |MB_FD_258                                      |     1|
|699   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_259                   |     1|
|700   |                \Result_Mux_Bits[2].Result_Mux_Bit_I                                                   |Result_Mux_Bit_220                             |     4|
|701   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_254 |     2|
|702   |                  EX_Result_DFF                                                                        |MB_FD_255                                      |     1|
|703   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_256                   |     1|
|704   |                \Result_Mux_Bits[30].Result_Mux_Bit_I                                                  |Result_Mux_Bit_221                             |     4|
|705   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_251 |     2|
|706   |                  EX_Result_DFF                                                                        |MB_FD_252                                      |     1|
|707   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_253                   |     1|
|708   |                \Result_Mux_Bits[31].Result_Mux_Bit_I                                                  |Result_Mux_Bit_222                             |     4|
|709   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_248 |     2|
|710   |                  EX_Result_DFF                                                                        |MB_FD_249                                      |     1|
|711   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_250                   |     1|
|712   |                \Result_Mux_Bits[3].Result_Mux_Bit_I                                                   |Result_Mux_Bit_223                             |     4|
|713   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_245 |     2|
|714   |                  EX_Result_DFF                                                                        |MB_FD_246                                      |     1|
|715   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_247                   |     1|
|716   |                \Result_Mux_Bits[4].Result_Mux_Bit_I                                                   |Result_Mux_Bit_224                             |     4|
|717   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_242 |     2|
|718   |                  EX_Result_DFF                                                                        |MB_FD_243                                      |     1|
|719   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_244                   |     1|
|720   |                \Result_Mux_Bits[5].Result_Mux_Bit_I                                                   |Result_Mux_Bit_225                             |     4|
|721   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_239 |     2|
|722   |                  EX_Result_DFF                                                                        |MB_FD_240                                      |     1|
|723   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_241                   |     1|
|724   |                \Result_Mux_Bits[6].Result_Mux_Bit_I                                                   |Result_Mux_Bit_226                             |     4|
|725   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_236 |     2|
|726   |                  EX_Result_DFF                                                                        |MB_FD_237                                      |     1|
|727   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_238                   |     1|
|728   |                \Result_Mux_Bits[7].Result_Mux_Bit_I                                                   |Result_Mux_Bit_227                             |     4|
|729   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_233 |     2|
|730   |                  EX_Result_DFF                                                                        |MB_FD_234                                      |     1|
|731   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_235                   |     1|
|732   |                \Result_Mux_Bits[8].Result_Mux_Bit_I                                                   |Result_Mux_Bit_228                             |     4|
|733   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_230 |     2|
|734   |                  EX_Result_DFF                                                                        |MB_FD_231                                      |     1|
|735   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_232                   |     1|
|736   |                \Result_Mux_Bits[9].Result_Mux_Bit_I                                                   |Result_Mux_Bit_229                             |     4|
|737   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0     |     2|
|738   |                  EX_Result_DFF                                                                        |MB_FD                                          |     1|
|739   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19                       |     1|
|740   |              Shift_Logic_Module_I                                                                     |Shift_Logic_Module                             |    96|
|741   |                \Shift_Logic_Bits[0].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit                                |     3|
|742   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_196                   |     1|
|743   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_197                   |     1|
|744   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_198                |     1|
|745   |                \Shift_Logic_Bits[10].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_75                             |     3|
|746   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_193                   |     1|
|747   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_194                   |     1|
|748   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_195                |     1|
|749   |                \Shift_Logic_Bits[11].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_76                             |     3|
|750   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_190                   |     1|
|751   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_191                   |     1|
|752   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_192                |     1|
|753   |                \Shift_Logic_Bits[12].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_77                             |     3|
|754   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_187                   |     1|
|755   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_188                   |     1|
|756   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_189                |     1|
|757   |                \Shift_Logic_Bits[13].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_78                             |     3|
|758   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_184                   |     1|
|759   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_185                   |     1|
|760   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_186                |     1|
|761   |                \Shift_Logic_Bits[14].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_79                             |     3|
|762   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_181                   |     1|
|763   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_182                   |     1|
|764   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_183                |     1|
|765   |                \Shift_Logic_Bits[15].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_80                             |     3|
|766   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_178                   |     1|
|767   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_179                   |     1|
|768   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_180                |     1|
|769   |                \Shift_Logic_Bits[16].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_81                             |     3|
|770   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_175                   |     1|
|771   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_176                   |     1|
|772   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_177                |     1|
|773   |                \Shift_Logic_Bits[17].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_82                             |     3|
|774   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_172                   |     1|
|775   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_173                   |     1|
|776   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_174                |     1|
|777   |                \Shift_Logic_Bits[18].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_83                             |     3|
|778   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_169                   |     1|
|779   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_170                   |     1|
|780   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_171                |     1|
|781   |                \Shift_Logic_Bits[19].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_84                             |     3|
|782   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_166                   |     1|
|783   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_167                   |     1|
|784   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_168                |     1|
|785   |                \Shift_Logic_Bits[1].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_85                             |     3|
|786   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_163                   |     1|
|787   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_164                   |     1|
|788   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_165                |     1|
|789   |                \Shift_Logic_Bits[20].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_86                             |     3|
|790   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_160                   |     1|
|791   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_161                   |     1|
|792   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_162                |     1|
|793   |                \Shift_Logic_Bits[21].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_87                             |     3|
|794   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_157                   |     1|
|795   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_158                   |     1|
|796   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_159                |     1|
|797   |                \Shift_Logic_Bits[22].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_88                             |     3|
|798   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_154                   |     1|
|799   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_155                   |     1|
|800   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_156                |     1|
|801   |                \Shift_Logic_Bits[23].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_89                             |     3|
|802   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_151                   |     1|
|803   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_152                   |     1|
|804   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_153                |     1|
|805   |                \Shift_Logic_Bits[24].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_90                             |     3|
|806   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_148                   |     1|
|807   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_149                   |     1|
|808   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_150                |     1|
|809   |                \Shift_Logic_Bits[25].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_91                             |     3|
|810   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_145                   |     1|
|811   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_146                   |     1|
|812   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_147                |     1|
|813   |                \Shift_Logic_Bits[26].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_92                             |     3|
|814   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_142                   |     1|
|815   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_143                   |     1|
|816   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_144                |     1|
|817   |                \Shift_Logic_Bits[27].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_93                             |     3|
|818   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_139                   |     1|
|819   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_140                   |     1|
|820   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_141                |     1|
|821   |                \Shift_Logic_Bits[28].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_94                             |     3|
|822   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_136                   |     1|
|823   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_137                   |     1|
|824   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_138                |     1|
|825   |                \Shift_Logic_Bits[29].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_95                             |     3|
|826   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_133                   |     1|
|827   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_134                   |     1|
|828   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_135                |     1|
|829   |                \Shift_Logic_Bits[2].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_96                             |     3|
|830   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_130                   |     1|
|831   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_131                   |     1|
|832   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_132                |     1|
|833   |                \Shift_Logic_Bits[30].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_97                             |     3|
|834   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_127                   |     1|
|835   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_128                   |     1|
|836   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_129                |     1|
|837   |                \Shift_Logic_Bits[31].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_98                             |     3|
|838   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_124                   |     1|
|839   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_125                   |     1|
|840   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_126                |     1|
|841   |                \Shift_Logic_Bits[3].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_99                             |     3|
|842   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_121                   |     1|
|843   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_122                   |     1|
|844   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_123                |     1|
|845   |                \Shift_Logic_Bits[4].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_100                            |     3|
|846   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_118                   |     1|
|847   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_119                   |     1|
|848   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_120                |     1|
|849   |                \Shift_Logic_Bits[5].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_101                            |     3|
|850   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_115                   |     1|
|851   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_116                   |     1|
|852   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_117                |     1|
|853   |                \Shift_Logic_Bits[6].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_102                            |     3|
|854   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_112                   |     1|
|855   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_113                   |     1|
|856   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_114                |     1|
|857   |                \Shift_Logic_Bits[7].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_103                            |     3|
|858   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_109                   |     1|
|859   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_110                   |     1|
|860   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_111                |     1|
|861   |                \Shift_Logic_Bits[8].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_104                            |     3|
|862   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_106                   |     1|
|863   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_107                   |     1|
|864   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_108                |     1|
|865   |                \Shift_Logic_Bits[9].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_105                            |     3|
|866   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15                       |     1|
|867   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17                       |     1|
|868   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7                    |     1|
|869   |              Zero_Detect_I                                                                            |Zero_Detect                                    |    12|
|870   |                Part_Of_Zero_Carry_Start                                                               |microblaze_v11_0_1_MB_MUXCY_68                 |     1|
|871   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_69                 |     1|
|872   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_70                 |     1|
|873   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_71                 |     1|
|874   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_72                 |     1|
|875   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_73                 |     1|
|876   |                \Zero_Detecting[6].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_74                 |     1|
|877   |            Decode_I                                                                                   |Decode                                         |   368|
|878   |              PreFetch_Buffer_I                                                                        |PreFetch_Buffer                                |   144|
|879   |                \Buffer_DFFs[1].FDS_I                                                                  |MB_FDS                                         |     4|
|880   |                \Buffer_DFFs[1].MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY              |     1|
|881   |                \Buffer_DFFs[2].FDS_I                                                                  |MB_FDS_33                                      |     2|
|882   |                \Buffer_DFFs[2].MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_34           |     2|
|883   |                \Buffer_DFFs[3].FDS_I                                                                  |MB_FDS_35                                      |     1|
|884   |                \Buffer_DFFs[3].MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_36           |     2|
|885   |                \PreFetch_Buffers[0].SRL16E_I                                                          |MB_SRL16E                                      |    12|
|886   |                \PreFetch_Buffers[10].SRL16E_I                                                         |MB_SRL16E_37                                   |     4|
|887   |                \PreFetch_Buffers[11].SRL16E_I                                                         |MB_SRL16E_38                                   |     3|
|888   |                \PreFetch_Buffers[12].SRL16E_I                                                         |MB_SRL16E_39                                   |     3|
|889   |                \PreFetch_Buffers[13].SRL16E_I                                                         |MB_SRL16E_40                                   |     1|
|890   |                \PreFetch_Buffers[14].SRL16E_I                                                         |MB_SRL16E_41                                   |     3|
|891   |                \PreFetch_Buffers[15].SRL16E_I                                                         |MB_SRL16E_42                                   |     1|
|892   |                \PreFetch_Buffers[16].SRL16E_I                                                         |MB_SRL16E_43                                   |    18|
|893   |                \PreFetch_Buffers[17].SRL16E_I                                                         |MB_SRL16E_44                                   |     3|
|894   |                \PreFetch_Buffers[18].SRL16E_I                                                         |MB_SRL16E_45                                   |     2|
|895   |                \PreFetch_Buffers[19].SRL16E_I                                                         |MB_SRL16E_46                                   |     2|
|896   |                \PreFetch_Buffers[1].SRL16E_I                                                          |MB_SRL16E_47                                   |     2|
|897   |                \PreFetch_Buffers[20].SRL16E_I                                                         |MB_SRL16E_48                                   |     2|
|898   |                \PreFetch_Buffers[21].SRL16E_I                                                         |MB_SRL16E_49                                   |     2|
|899   |                \PreFetch_Buffers[22].SRL16E_I                                                         |MB_SRL16E_50                                   |     2|
|900   |                \PreFetch_Buffers[23].SRL16E_I                                                         |MB_SRL16E_51                                   |     2|
|901   |                \PreFetch_Buffers[24].SRL16E_I                                                         |MB_SRL16E_52                                   |     2|
|902   |                \PreFetch_Buffers[25].SRL16E_I                                                         |MB_SRL16E_53                                   |     2|
|903   |                \PreFetch_Buffers[26].SRL16E_I                                                         |MB_SRL16E_54                                   |     3|
|904   |                \PreFetch_Buffers[27].SRL16E_I                                                         |MB_SRL16E_55                                   |     2|
|905   |                \PreFetch_Buffers[28].SRL16E_I                                                         |MB_SRL16E_56                                   |     2|
|906   |                \PreFetch_Buffers[29].SRL16E_I                                                         |MB_SRL16E_57                                   |     2|
|907   |                \PreFetch_Buffers[2].SRL16E_I                                                          |MB_SRL16E_58                                   |     6|
|908   |                \PreFetch_Buffers[30].SRL16E_I                                                         |MB_SRL16E_59                                   |     2|
|909   |                \PreFetch_Buffers[31].SRL16E_I                                                         |MB_SRL16E_60                                   |     4|
|910   |                \PreFetch_Buffers[3].SRL16E_I                                                          |MB_SRL16E_61                                   |     6|
|911   |                \PreFetch_Buffers[4].SRL16E_I                                                          |MB_SRL16E_62                                   |    11|
|912   |                \PreFetch_Buffers[5].SRL16E_I                                                          |MB_SRL16E_63                                   |    10|
|913   |                \PreFetch_Buffers[6].SRL16E_I                                                          |MB_SRL16E_64                                   |     3|
|914   |                \PreFetch_Buffers[7].SRL16E_I                                                          |MB_SRL16E_65                                   |     2|
|915   |                \PreFetch_Buffers[8].SRL16E_I                                                          |MB_SRL16E_66                                   |     2|
|916   |                \PreFetch_Buffers[9].SRL16E_I                                                          |MB_SRL16E_67                                   |     3|
|917   |                of_valid_FDR_I                                                                         |microblaze_v11_0_1_MB_FDR                      |     7|
|918   |              \Using_FPGA.ALU_Carry_FDRE                                                               |microblaze_v11_0_1_MB_FDRE                     |     1|
|919   |              \Using_FPGA.ALU_Carry_MUXCY                                                              |microblaze_v11_0_1_MB_MUXCY                    |     1|
|920   |              \Using_FPGA.ALU_OP0_FDRE                                                                 |microblaze_v11_0_1_MB_FDRE_3                   |     1|
|921   |              \Using_FPGA.ALU_OP1_FDRE                                                                 |microblaze_v11_0_1_MB_FDRE_4                   |     1|
|922   |              \Using_FPGA.Correct_Carry_MUXCY                                                          |microblaze_v11_0_1_MB_MUXCY_5                  |     3|
|923   |              \Using_FPGA.Force1_FDRE                                                                  |microblaze_v11_0_1_MB_FDRE_6                   |     1|
|924   |              \Using_FPGA.Force2_FDRE                                                                  |microblaze_v11_0_1_MB_FDRE_7                   |     1|
|925   |              \Using_FPGA.Force_Val1_FDRE                                                              |microblaze_v11_0_1_MB_FDRE_8                   |     1|
|926   |              \Using_FPGA.Force_Val2_FDRSE                                                             |MB_FDRSE                                       |     1|
|927   |              \Using_FPGA.I_correct_Carry_Select                                                       |MB_LUT4__parameterized9                        |     1|
|928   |              \Using_FPGA.Intr_Carry_MUXCY                                                             |microblaze_v11_0_1_MB_MUXCY_9                  |     1|
|929   |              \Using_FPGA.MULT_AND_I                                                                   |microblaze_v11_0_1_MB_MULT_AND                 |     1|
|930   |              \Using_FPGA.MUXCY_JUMP_CARRY                                                             |microblaze_v11_0_1_MB_MUXCY_10                 |     1|
|931   |              \Using_FPGA.MUXCY_JUMP_CARRY2                                                            |microblaze_v11_0_1_MB_MUXCY_11                 |     1|
|932   |              \Using_FPGA.MUXCY_JUMP_CARRY3                                                            |microblaze_v11_0_1_MB_MUXCY_12                 |     8|
|933   |              \Using_FPGA.New_Carry_MUXCY                                                              |microblaze_v11_0_1_MB_MUXCY_13                 |     2|
|934   |              \Using_FPGA.OpSel1_SPR_Select_LUT_1                                                      |MB_LUT4__parameterized1                        |     1|
|935   |              \Using_FPGA.OpSel1_SPR_Select_LUT_2                                                      |MB_LUT4__parameterized3                        |     1|
|936   |              \Using_FPGA.OpSel1_SPR_Select_LUT_3                                                      |microblaze_v11_0_1_MB_LUT3                     |     1|
|937   |              \Using_FPGA.OpSel1_SPR_Select_LUT_4                                                      |microblaze_v11_0_1_MB_LUT3__parameterized0     |     1|
|938   |              \Using_FPGA.Reg_Test_Equal_FDSE                                                          |microblaze_v11_0_1_MB_FDSE                     |     1|
|939   |              \Using_FPGA.Reg_Test_Equal_N_FDRE                                                        |microblaze_v11_0_1_MB_FDRE_14                  |     1|
|940   |              \Using_FPGA.Res_Forward1_LUT1                                                            |MB_LUT4__parameterized5                        |     1|
|941   |              \Using_FPGA.Res_Forward1_LUT2                                                            |MB_LUT4__parameterized5_15                     |     1|
|942   |              \Using_FPGA.Res_Forward1_LUT3                                                            |microblaze_v11_0_1_MB_LUT3__parameterized1     |     1|
|943   |              \Using_FPGA.Res_Forward1_LUT4                                                            |MB_LUT4__parameterized7                        |     1|
|944   |              \Using_FPGA.Res_Forward2_LUT1                                                            |MB_LUT4__parameterized5_16                     |     1|
|945   |              \Using_FPGA.Res_Forward2_LUT2                                                            |MB_LUT4__parameterized5_17                     |     1|
|946   |              \Using_FPGA.Res_Forward2_LUT3                                                            |microblaze_v11_0_1_MB_LUT3__parameterized1_18  |     1|
|947   |              \Using_FPGA.Res_Forward2_LUT4                                                            |MB_LUT4__parameterized7_19                     |     1|
|948   |              \Using_FPGA.Use_Reg_Neg_DI_FDRE                                                          |microblaze_v11_0_1_MB_FDRE_20                  |     1|
|949   |              \Using_FPGA.Use_Reg_Neg_S_FDRE                                                           |microblaze_v11_0_1_MB_FDRE_21                  |     1|
|950   |              \Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1                                      |microblaze_v11_0_1_MB_MUXCY_22                 |     1|
|951   |              \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1                                       |microblaze_v11_0_1_MB_MUXCY_23                 |     2|
|952   |              \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2                                       |microblaze_v11_0_1_MB_MUXCY_24                 |     2|
|953   |              \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3                                       |microblaze_v11_0_1_MB_MUXCY_25                 |     7|
|954   |              \Using_FPGA.clean_iReady_MuxCY                                                           |microblaze_v11_0_1_MB_MUXCY_26                 |     1|
|955   |              \Using_FPGA.force_di1_LUT3                                                               |microblaze_v11_0_1_MB_LUT3__parameterized2     |     1|
|956   |              \Using_FPGA.force_di2_LUT4                                                               |MB_LUT4__parameterized11                       |     1|
|957   |              \Using_FPGA.force_jump1_LUT3                                                             |microblaze_v11_0_1_MB_LUT3__parameterized2_27  |     1|
|958   |              \Using_FPGA.force_jump2_LUT4                                                             |MB_LUT4__parameterized3_28                     |     1|
|959   |              \Using_FPGA.iFetch_MuxCY_1                                                               |microblaze_v11_0_1_MB_MUXCY_29                 |     1|
|960   |              \Using_FPGA.iFetch_MuxCY_2                                                               |microblaze_v11_0_1_MB_MUXCY_30                 |     6|
|961   |              \Using_FPGA.iFetch_MuxCY_3                                                               |microblaze_v11_0_1_MB_MUXCY_31                 |     2|
|962   |              \Using_FPGA.of_PipeRun_MuxCY_1                                                           |microblaze_v11_0_1_MB_MUXCY_32                 |    15|
|963   |              \Using_FPGA.of_PipeRun_Select_LUT5                                                       |MB_LUT5                                        |     1|
|964   |              \Using_FPGA.of_PipeRun_without_dready_LUT5                                               |MB_LUT5__parameterized1                        |     1|
|965   |              write_Reg_I_LUT                                                                          |MB_LUT4                                        |     2|
|966   |          Reset_DFF                                                                                    |microblaze_v11_0_1_mb_sync_bit                 |     3|
|967   |          \Using_Async_Wakeup_0.Wakeup_DFF                                                             |microblaze_v11_0_1_mb_sync_bit_1               |     3|
|968   |          \Using_Async_Wakeup_1.Wakeup_DFF                                                             |microblaze_v11_0_1_mb_sync_bit_2               |     2|
|969   |    rst_0                                                                                              |bd_e547_rst_0_0                                |    66|
|970   |      U0                                                                                               |proc_sys_reset                                 |    66|
|971   |        EXT_LPF                                                                                        |lpf                                            |    23|
|972   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |cdc_sync                                       |     6|
|973   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |cdc_sync_0                                     |     6|
|974   |        SEQ                                                                                            |sequence_psr                                   |    38|
|975   |          SEQ_COUNTER                                                                                  |upcnt_n                                        |    13|
+------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58121 ; free virtual = 62803
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11810 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:26 . Memory (MB): peak = 2087.383 ; gain = 448.934 ; free physical = 58171 ; free virtual = 62853
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 2087.383 ; gain = 554.746 ; free physical = 58171 ; free virtual = 62853
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_microblaze_mcs_0_0'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.387 ; gain = 0.000 ; free physical = 58115 ; free virtual = 62798
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 268 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 24 instances
  FD => FDRE: 32 instances
  FDE => FDRE: 47 instances
  FDR => FDRE: 9 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  MULT_AND => LUT2: 2 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
448 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:32 . Memory (MB): peak = 2095.387 ; gain = 655.191 ; free physical = 58220 ; free virtual = 62903
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.387 ; gain = 0.000 ; free physical = 58220 ; free virtual = 62903
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/peter/PicoEVB/20191/project_1.runs/design_1_microblaze_mcs_0_0_synth_1/design_1_microblaze_mcs_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_microblaze_mcs_0_0, cache-ID = f9c0a5b8ebd57b9d
INFO: [Coretcl 2-1174] Renamed 974 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2111.395 ; gain = 0.000 ; free physical = 58212 ; free virtual = 62903
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/peter/PicoEVB/20191/project_1.runs/design_1_microblaze_mcs_0_0_synth_1/design_1_microblaze_mcs_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_microblaze_mcs_0_0_utilization_synth.rpt -pb design_1_microblaze_mcs_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 20 20:28:33 2021...
