{"name":"BitSelector","timePeriod":500,"clockEnabled":true,"projectId":"z1NsP0SrJdE6PirFYK28","focussedCircuit":41395166708,"orderedTabs":["41395166708"],"scopes":[{"layout":{"width":100,"height":60,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":-20,"y":0,"type":0,"bitWidth":4,"label":"Input","connections":[3]},{"x":20,"y":0,"type":1,"bitWidth":1,"label":"Output","connections":[4]},{"x":0,"y":20,"type":0,"bitWidth":2,"label":"Bit Selector","connections":[6]},{"x":40,"y":0,"type":1,"bitWidth":4,"label":"","connections":[0]},{"x":10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[1]},{"x":20,"y":0,"type":1,"bitWidth":2,"label":"","connections":[6]},{"x":740,"y":360,"type":2,"bitWidth":2,"label":"","connections":[5,2]}],"id":41395166708,"name":"BitSelector","Input":[{"x":670,"y":320,"objectType":"Input","label":"Input","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":3},"values":{"state":13},"constructorParamaters":["RIGHT",4,{"x":0,"y":20,"id":"8AcFxdWyjmss9jBgj4mJ"}]}},{"x":690,"y":360,"objectType":"Input","label":"Selector","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":5},"values":{"state":1},"constructorParamaters":["RIGHT",2,{"x":0,"y":40,"id":"NzARbdgbC4wwaKSC3EMD"}]}}],"Output":[{"x":780,"y":320,"objectType":"Output","label":"Output","direction":"LEFT","labelDirection":"RIGHT","propagationDelay":0,"customData":{"nodes":{"inp1":4},"constructorParamaters":["LEFT",1,{"x":100,"y":20,"id":"vIvdDwzsCyiGVboLcmcw"}]}}],"BitSelector":[{"x":740,"y":320,"objectType":"BitSelector","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"nodes":{"inp1":0,"output1":1,"bitSelectorInp":2},"constructorParamaters":["RIGHT",4,2]}}],"restrictedCircuitElementsUsed":[],"nodes":[6]}]}