LSInfo_version: 1.06

iff_filename: "ave8_E.IFF"
rtl_filename: "ave8_E.v"

timestamp_0: 20231016230017_08960_86503
timestamp_5: 20231016232832_13905_34102
timestamp_9: 20231016232833_13905_08229
timestamp_C: 20231016232833_13905_37528
timestamp_E: 20231016232833_13905_44161
timestamp_V: 20231016232834_14288_14141

lang: verilog

gated_clock_register: NONE

stall_register: NONE

module_name: ave8

syn_tool: QTS
start_fpga_info:
	fpga_family: cycloneV
end_fpga_info:
