# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../5_Cronometro_new.srcs/sources_1/imports/Display7Seg - Vivado/clock_filter.vhd" \
"../../../../5_Cronometro_new.srcs/sources_1/new/counter.vhd" \
"../../../../5_Cronometro_new.srcs/sources_1/new/cronometro.vhd" \
"../../../../5_Cronometro_new.srcs/sim_1/new/cronometro_tb.vhd" \

# Do not sort compile order
nosort
