Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VGA_LOGIC.v" in library work
Compiling verilog file "rom_Car.v" in library work
Module <VGA_LOGIC> compiled
Compiling verilog file "rom_Bars.v" in library work
Module <rom_Car> compiled
Compiling verilog file "CLK_Divider.v" in library work
Module <rom_Bars> compiled
Compiling verilog file "Main.v" in library work
Module <CLK_Divider> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <CLK_Divider> in library <work> with parameters.
	counter_limit = "0000000001001100010010110100000"

Analyzing hierarchy for module <rom_Car> in library <work>.

Analyzing hierarchy for module <rom_Bars> in library <work>.

Analyzing hierarchy for module <VGA_LOGIC> in library <work>.

WARNING:Xst:2591 - "Main.v" line 39: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Main.v" line 39: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
Module <Main> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
Analyzing module <CLK_Divider> in library <work>.
	counter_limit = 31'b0000000001001100010010110100000
Module <CLK_Divider> is correct for synthesis.
 
Analyzing module <rom_Car> in library <work>.
INFO:Xst:2546 - "rom_Car.v" line 13: reading initialization file "CarBlue.mif".
WARNING:Xst:905 - "rom_Car.v" line 10: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rom_content>
Module <rom_Car> is correct for synthesis.
 
Analyzing module <rom_Bars> in library <work>.
INFO:Xst:2546 - "rom_Bars.v" line 12: reading initialization file "lineas.mif".
WARNING:Xst:905 - "rom_Bars.v" line 9: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rom_content>
Module <rom_Bars> is correct for synthesis.
 
Analyzing module <VGA_LOGIC> in library <work>.
Module <VGA_LOGIC> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CLK_Divider>.
    Related source file is "CLK_Divider.v".
    Found 1-bit register for signal <clk1hz_buff>.
    Found 31-bit up counter for signal <counter>.
    Found 31-bit adder for signal <old_counter_1$add0000> created at line 18.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_Divider> synthesized.


Synthesizing Unit <rom_Car>.
    Related source file is "rom_Car.v".
WARNING:Xst:1781 - Signal <rom_content> is used but never assigned. Tied to default value.
    Found 16384x3-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <rom_Car> synthesized.


Synthesizing Unit <rom_Bars>.
    Related source file is "rom_Bars.v".
WARNING:Xst:1781 - Signal <rom_content> is used but never assigned. Tied to default value.
    Found 16384x3-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <rom_Bars> synthesized.


Synthesizing Unit <VGA_LOGIC>.
    Related source file is "VGA_LOGIC.v".
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <blue_out>.
    Found 1-bit register for signal <red_out>.
    Found 1-bit register for signal <green_out>.
    Found 1-bit register for signal <hsync>.
    Found 3-bit register for signal <color>.
    Found 10-bit register for signal <hcount>.
    Found 10-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 39.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 39.
    Found 10-bit adder for signal <old_hcount_3$addsub0000> created at line 30.
    Found 10-bit adder for signal <old_vcount_2$addsub0000> created at line 27.
    Found 10-bit comparator less for signal <red_out$cmp_lt0000> created at line 45.
    Found 10-bit comparator less for signal <red_out$cmp_lt0001> created at line 45.
    Found 10-bit register for signal <vcount>.
    Found 10-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 33.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 33.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <VGA_LOGIC> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 104.
    Found 14-bit up counter for signal <address>.
    Found 11-bit comparator greatequal for signal <address$cmp_ge0000> created at line 104.
    Found 10-bit comparator less for signal <address$cmp_lt0000> created at line 79.
    Found 10-bit comparator less for signal <address$cmp_lt0001> created at line 104.
    Found 14-bit up counter for signal <address_bars_left>.
    Found 10-bit comparator less for signal <address_bars_left$cmp_lt0000> created at line 77.
    Found 10-bit comparator less for signal <address_bars_left$cmp_lt0001> created at line 84.
    Found 14-bit up counter for signal <address_bars_right>.
    Found 10-bit comparator greatequal for signal <address_bars_right$cmp_ge0000> created at line 91.
    Found 3-bit register for signal <data>.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0000> created at line 79.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0001> created at line 77.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0002> created at line 102.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0003> created at line 98.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0004> created at line 84.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0005> created at line 91.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0006> created at line 104.
    Found 10-bit comparator less for signal <data_2$cmp_lt0000> created at line 102.
    Found 10-bit comparator less for signal <data_2$cmp_lt0001> created at line 98.
    Found 10-bit comparator less for signal <data_2$cmp_lt0002> created at line 84.
    Found 10-bit comparator less for signal <data_2$cmp_lt0003> created at line 91.
    Found 11-bit comparator less for signal <data_2$cmp_lt0004> created at line 104.
    Found 10-bit register for signal <offset_car_x>.
    Summary:
	inferred   3 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16384x3-bit ROM                                       : 3
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 10-bit adder carry out                                : 1
 31-bit adder                                          : 1
# Counters                                             : 4
 14-bit up counter                                     : 3
 31-bit up counter                                     : 1
# Registers                                            : 13
 1-bit register                                        : 9
 10-bit register                                       : 3
 3-bit register                                        : 1
# Comparators                                          : 24
 10-bit comparator greatequal                          : 10
 10-bit comparator less                                : 12
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <offset_car_x_9> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16384x3-bit ROM                                       : 3
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 10-bit adder carry out                                : 1
 31-bit adder                                          : 1
# Counters                                             : 4
 14-bit up counter                                     : 3
 31-bit up counter                                     : 1
# Registers                                            : 42
 Flip-Flops                                            : 42
# Comparators                                          : 24
 10-bit comparator greatequal                          : 10
 10-bit comparator less                                : 12
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <offset_car_x_9> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance vga_clock_dcm in unit Main of type DCM has been replaced by DCM_SP

Optimizing unit <Main> ...
WARNING:Xst:1710 - FF/Latch <offset_car_x_0> (without init value) has a constant value of 1 in block <Main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <VGA_LOGIC> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 113
 Flip-Flops                                            : 113

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 1235
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 119
#      LUT2                        : 37
#      LUT2_D                      : 12
#      LUT2_L                      : 4
#      LUT3                        : 171
#      LUT3_D                      : 16
#      LUT3_L                      : 14
#      LUT4                        : 345
#      LUT4_D                      : 33
#      LUT4_L                      : 20
#      MUXCY                       : 145
#      MUXF5                       : 147
#      MUXF6                       : 30
#      MUXF7                       : 5
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 124
# FlipFlops/Latches                : 113
#      FD                          : 10
#      FDE                         : 15
#      FDR                         : 46
#      FDRE                        : 42
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 9
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 5
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                      420  out of   4656     9%  
 Number of Slice Flip Flops:            113  out of   9312     1%  
 Number of 4 input LUTs:                781  out of   9312     8%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    190     4%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk/clk1hz_buff                    | NONE(offset_car_x_1)   | 8     |
clk50mhz                           | vga_clock_dcm:CLKFX    | 73    |
clk50mhz                           | IBUFG+BUFG             | 32    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.730ns (Maximum Frequency: 129.369MHz)
   Minimum input arrival time before clock: 5.054ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk/clk1hz_buff'
  Clock period: 6.248ns (frequency: 160.051MHz)
  Total number of paths / destination ports: 292 / 8
-------------------------------------------------------------------------
Delay:               6.248ns (Levels of Logic = 5)
  Source:            offset_car_x_5 (FF)
  Destination:       offset_car_x_4 (FF)
  Source Clock:      clk/clk1hz_buff rising
  Destination Clock: clk/clk1hz_buff rising

  Data Path: offset_car_x_5 to offset_car_x_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.514   0.823  offset_car_x_5 (offset_car_x_5)
     LUT3_D:I2->O          5   0.612   0.541  offset_car_x_cmp_eq000311 (offset_car_x_and0032)
     LUT4_L:I3->LO         1   0.612   0.130  offset_car_x_mux0000<1>1_SW1 (N48)
     LUT4:I2->O            4   0.612   0.502  offset_car_x_mux0000<1>1 (N10)
     LUT4_D:I3->O          2   0.612   0.410  offset_car_x_mux0000<7>11 (N11)
     LUT3:I2->O            1   0.612   0.000  offset_car_x_mux0000<5>1 (offset_car_x_mux0000<5>)
     FDE:D                     0.268          offset_car_x_4
    ----------------------------------------
    Total                      6.248ns (3.842ns logic, 2.406ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50mhz'
  Clock period: 7.730ns (frequency: 129.369MHz)
  Total number of paths / destination ports: 24368 / 240
-------------------------------------------------------------------------
Delay:               7.730ns (Levels of Logic = 31)
  Source:            clk/counter_1 (FF)
  Destination:       clk/counter_0 (FF)
  Source Clock:      clk50mhz rising
  Destination Clock: clk50mhz rising

  Data Path: clk/counter_1 to clk/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  clk/counter_1 (clk/counter_1)
     LUT1:I0->O            1   0.612   0.000  clk/Madd_old_counter_1_add0000_cy<1>_rt (clk/Madd_old_counter_1_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  clk/Madd_old_counter_1_add0000_cy<1> (clk/Madd_old_counter_1_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<2> (clk/Madd_old_counter_1_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<3> (clk/Madd_old_counter_1_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<4> (clk/Madd_old_counter_1_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<5> (clk/Madd_old_counter_1_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<6> (clk/Madd_old_counter_1_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<7> (clk/Madd_old_counter_1_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<8> (clk/Madd_old_counter_1_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<9> (clk/Madd_old_counter_1_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<10> (clk/Madd_old_counter_1_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<11> (clk/Madd_old_counter_1_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<12> (clk/Madd_old_counter_1_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<13> (clk/Madd_old_counter_1_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<14> (clk/Madd_old_counter_1_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<15> (clk/Madd_old_counter_1_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<16> (clk/Madd_old_counter_1_add0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<17> (clk/Madd_old_counter_1_add0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<18> (clk/Madd_old_counter_1_add0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<19> (clk/Madd_old_counter_1_add0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  clk/Madd_old_counter_1_add0000_cy<20> (clk/Madd_old_counter_1_add0000_cy<20>)
     XORCY:CI->O           1   0.699   0.509  clk/Madd_old_counter_1_add0000_xor<21> (clk/old_counter_1_add0000<21>)
     LUT3:I0->O            1   0.612   0.000  clk/clk1hz_buff_cmp_eq00001_wg_lut<0> (clk/clk1hz_buff_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  clk/clk1hz_buff_cmp_eq00001_wg_cy<0> (clk/clk1hz_buff_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  clk/clk1hz_buff_cmp_eq00001_wg_cy<1> (clk/clk1hz_buff_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  clk/clk1hz_buff_cmp_eq00001_wg_cy<2> (clk/clk1hz_buff_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  clk/clk1hz_buff_cmp_eq00001_wg_cy<3> (clk/clk1hz_buff_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  clk/clk1hz_buff_cmp_eq00001_wg_cy<4> (clk/clk1hz_buff_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  clk/clk1hz_buff_cmp_eq00001_wg_cy<5> (clk/clk1hz_buff_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  clk/clk1hz_buff_cmp_eq00001_wg_cy<6> (clk/clk1hz_buff_cmp_eq00001_wg_cy<6>)
     MUXCY:CI->O          32   0.289   1.073  clk/clk1hz_buff_cmp_eq00001_wg_cy<7> (clk/clk1hz_buff_cmp_eq0000)
     FDR:R                     0.795          clk/counter_0
    ----------------------------------------
    Total                      7.730ns (5.616ns logic, 2.114ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk/clk1hz_buff'
  Total number of paths / destination ports: 53 / 16
-------------------------------------------------------------------------
Offset:              5.054ns (Levels of Logic = 5)
  Source:            left (PAD)
  Destination:       offset_car_x_6 (FF)
  Destination Clock: clk/clk1hz_buff rising

  Data Path: left to offset_car_x_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.106   0.796  left_IBUF (left_IBUF)
     LUT4:I3->O            1   0.612   0.387  offset_car_x_mux0000<3>37 (offset_car_x_mux0000<3>37)
     LUT3:I2->O            2   0.612   0.383  offset_car_x_mux0000<3>40 (offset_car_x_mux0000<3>40)
     LUT4:I3->O            1   0.612   0.000  offset_car_x_mux0000<3>47_F (N142)
     MUXF5:I0->O           1   0.278   0.000  offset_car_x_mux0000<3>47 (offset_car_x_mux0000<3>)
     FDE:D                     0.268          offset_car_x_6
    ----------------------------------------
    Total                      5.054ns (3.488ns logic, 1.566ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50mhz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            vga/vsync (FF)
  Destination:       vsync (PAD)
  Source Clock:      clk50mhz rising 0.5X

  Data Path: vga/vsync to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  vga/vsync (vga/vsync)
     OBUF:I->O                 3.169          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 104.00 secs
Total CPU time to Xst completion: 103.97 secs
 
--> 

Total memory usage is 324400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    4 (   0 filtered)

