-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                nn1114@EEWS104A-019                                 
-- Generated date:              Tue Mar 24 14:59:35 +0000 2015                      

Solution Settings: black_white.v1
  Current state: extract
  Project: black_white
  
  Design Input Files Specified
    $PROJECT_HOME/black_white.cpp
      $PROJECT_HOME/black_white.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/black_white.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /black_white/core                       1       2          1            0  1          
    Design Total:                           1       2          1            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                 Area Score Delay Post Alloc Post Assign 
    ------------------------------ ---------- ----- ---------- -----------
    [Lib: mgc_ioport]                                                      
    mgc_out_stdreg(4,30)                0.000 0.000          1           1 
                                                                           
    TOTAL AREA (After Assignment):      0.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:      0.0           0.0             0.0        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:              0.0           0.0             0.0        
      MUX:                 0.0           0.0             0.0        
      FUNC:                0.0           0.0             0.0        
      LOGIC:               0.0           0.0             0.0        
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register Size(bits) Gated Register CG Opt Done Variables                                             
    -------- ---------- -------------- ----------- -----------------------------------------------------
                                                                                                         
    Total:            0              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  
      Slack:      
      
      Path Startpoint Endpoint Delay Slack 
      ---- ---------- -------- ----- -----
      
    Register Input and Register-to-Output Slack
      
      Instance Port Slack (Delay) Messages 
      -------- ---- ----- ------- --------
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    write_port                   
    -                   30     1 
    
  End of Report
