Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 23 20:41:43 2024
| Host         : LAPTOP-MF20BKH7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             176 |           91 |
| No           | No                    | Yes                    |             196 |           76 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          356 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------------------+------------------+------------------+----------------+--------------+
|            Clock Signal            |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+--------------------------------+------------------+------------------+----------------+--------------+
|  iftoid/SwitchCtrl_reg_i_8_0       |                                |                  |                1 |              1 |         1.00 |
|  iftoid/E[0]                       |                                |                  |                5 |             15 |         3.00 |
|  memorio/instructionToID_reg[5][0] |                                |                  |                6 |             16 |         2.67 |
|  id/stall/E[0]                     |                                |                  |                6 |             16 |         2.67 |
|  clk1/inst/clk_out1                |                                |                  |               12 |             21 |         1.75 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[3]_2[0]     | rst_IBUF         |                7 |             32 |         4.57 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[0]_3[0]     | rst_IBUF         |               19 |             32 |         1.68 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[0]_4[0]     | rst_IBUF         |               15 |             32 |         2.13 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[0]_0[0]     | rst_IBUF         |               13 |             32 |         2.46 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[2]_0[0]     | rst_IBUF         |               12 |             32 |         2.67 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[4]_4[0]     | rst_IBUF         |               10 |             32 |         3.20 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_3[0]  | rst_IBUF         |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_16[0] | rst_IBUF         |               12 |             32 |         2.67 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_4[0]  | rst_IBUF         |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_5[0]  | rst_IBUF         |               17 |             32 |         1.88 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_2[0]  | rst_IBUF         |               11 |             32 |         2.91 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[4]_2[0]     | rst_IBUF         |               11 |             32 |         2.91 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[0]_2[0]     | rst_IBUF         |               12 |             32 |         2.67 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[4]_3[0]     | rst_IBUF         |               13 |             32 |         2.46 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_1[0]  | rst_IBUF         |                7 |             32 |         4.57 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[0]_1[0]     | rst_IBUF         |               14 |             32 |         2.29 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[4]_0[0]     | rst_IBUF         |               10 |             32 |         3.20 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[4]_1[0]     | rst_IBUF         |               12 |             32 |         2.67 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_10[0] | rst_IBUF         |               11 |             32 |         2.91 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_11[0] | rst_IBUF         |                8 |             32 |         4.00 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_12[0] | rst_IBUF         |               12 |             32 |         2.67 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[3]_0[0]     | rst_IBUF         |               11 |             32 |         2.91 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_0[0]  | rst_IBUF         |               10 |             32 |         3.20 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_13[0] | rst_IBUF         |               12 |             32 |         2.67 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_14[0] | rst_IBUF         |               10 |             32 |         3.20 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_15[0] | rst_IBUF         |               10 |             32 |         3.20 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_8[0]  | rst_IBUF         |                9 |             32 |         3.56 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_7[0]  | rst_IBUF         |               16 |             32 |         2.00 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_9[0]  | rst_IBUF         |               10 |             32 |         3.20 |
|  clk1/inst/clk_out1                | memtowb/newRegWrite2_reg_6[0]  | rst_IBUF         |                7 |             32 |         4.57 |
|  clk1/inst/clk_out1                | memtowb/newRd2_reg[2]_1[0]     | rst_IBUF         |               19 |             32 |         1.68 |
|  n_2_97_BUFG                       |                                |                  |               21 |             33 |         1.57 |
|  n_0_700_BUFG                      |                                |                  |               22 |             37 |         1.68 |
|  n_1_1854_BUFG                     |                                |                  |               18 |             37 |         2.06 |
|  clk1/inst/clk_out1                |                                | rst_IBUF         |               76 |            196 |         2.58 |
+------------------------------------+--------------------------------+------------------+------------------+----------------+--------------+


