#*****************************************************************************************
# Vivado (TM) v2021.2 (64-bit)
#
# qdma_2_ex.tcl: Tcl script for re-creating project 'qdma_2_ex'
#
# Generated by Vivado on Sun Nov 23 16:49:30 CST 2025
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (qdma_2_ex.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/packages.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/axi_st_module.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/dsc_byp_c2h.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/dsc_byp_h2c.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/qdma_stm_defines.svh"
#    "/home/yu/VivadoProject/qdma_2/imports/qdma_app.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/qdma_ecc_enc.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/qdma_fifo_lut.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/qdma_lpbk.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/qdma_qsts.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/qdma_stm_c2h_stub.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/qdma_stm_h2c_stub.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/qdma_stm_lpbk.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/st_h2c.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/user_control.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/xilinx_qdma_pcie_ep.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/st_c2h.sv"
#    "/home/yu/VivadoProject/qdma_2/imports/MTA18ASF2G72PZ-2G3ET.csv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.gen/sources_1/common/nsln/nocattrs.dat"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/rto.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/tcp_fsm.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/hdr_ring_buf.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/rx_datapath.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/tcb.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/tcp_ctrl.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/bram_wrapper.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/tx_datapath.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/tx_arbiter.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/writeback.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/top_level_simple.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/cache.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/top_level.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/imports/new/toeplitz_hash.sv"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/sources_1/ip/axi_bram_ctrl_3/axi_bram_ctrl_3.xci"
#    "/home/yu/VivadoProject/qdma_2/imports/xilinx_pcie_xdma_ref_board.xdc"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/constrs_1/imports/xilinx_qdma_pcie_ep_debug.xdc"
#    "/home/yu/VivadoProject/qdma_2/imports/sys_clk_gen.v"
#    "/home/yu/VivadoProject/qdma_2/imports/sys_clk_gen_ds.v"
#    "/home/yu/VivadoProject/qdma_2/imports/board_common.vh"
#    "/home/yu/VivadoProject/qdma_2/imports/usp_pci_exp_usrapp_cfg.v"
#    "/home/yu/VivadoProject/qdma_2/imports/pci_exp_expect_tasks.vh"
#    "/home/yu/VivadoProject/qdma_2/imports/usp_pci_exp_usrapp_com.v"
#    "/home/yu/VivadoProject/qdma_2/imports/usp_pci_exp_usrapp_rx.v"
#    "/home/yu/VivadoProject/qdma_2/imports/sample_tests.vh"
#    "/home/yu/VivadoProject/qdma_2/imports/tests.vh"
#    "/home/yu/VivadoProject/qdma_2/imports/usp_pci_exp_usrapp_tx.v"
#    "/home/yu/VivadoProject/qdma_2/imports/xilinx_pcie_versal_rp.v"
#    "/home/yu/VivadoProject/qdma_2/imports/board.v"
#    "/home/yu/VivadoProject/qdma_2/imports/sample_tests_sriov.vh"
#    "/home/yu/VivadoProject/qdma_2/imports/usp_pci_exp_usrapp_tx_sriov.sv"
#    "/home/yu/VivadoProject/qdma_2/flow_tb_func_impl.wcfg"
#    "/home/yu/VivadoProject/qdma_2/qdma_2_ex.srcs/utils_1/imports/synth_1/xilinx_qdma_pcie_ep.dcp"
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/yu/Documents/LearningFiles/learning/qdma_temp/HW/hdl/traffic_gen.sv"
#    "/home/yu/Documents/LearningFiles/learning/qdma_temp/HW/hvl/traffic_gen_tb.sv"
#    "/home/yu/VivadoProject/qdma_2_ex/qdma_2_ex.srcs/utils_1/imports/synth_1/xilinx_qdma_pcie_ep.dcp"
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/packages.sv"]"\
 "[file normalize "$origin_dir/HW/imports/axi_st_module.sv"]"\
 "[file normalize "$origin_dir/HW/imports/dsc_byp_c2h.sv"]"\
 "[file normalize "$origin_dir/HW/imports/dsc_byp_h2c.sv"]"\
 "[file normalize "$origin_dir/HW/imports/qdma_stm_defines.svh"]"\
 "[file normalize "$origin_dir/HW/imports/qdma_app.sv"]"\
 "[file normalize "$origin_dir/HW/imports/qdma_ecc_enc.sv"]"\
 "[file normalize "$origin_dir/HW/imports/qdma_fifo_lut.sv"]"\
 "[file normalize "$origin_dir/HW/imports/qdma_lpbk.sv"]"\
 "[file normalize "$origin_dir/HW/imports/qdma_qsts.sv"]"\
 "[file normalize "$origin_dir/HW/imports/qdma_stm_c2h_stub.sv"]"\
 "[file normalize "$origin_dir/HW/imports/qdma_stm_h2c_stub.sv"]"\
 "[file normalize "$origin_dir/HW/imports/qdma_stm_lpbk.sv"]"\
 "[file normalize "$origin_dir/HW/imports/st_h2c.sv"]"\
 "[file normalize "$origin_dir/HW/imports/user_control.sv"]"\
 "[file normalize "$origin_dir/HW/imports/xilinx_qdma_pcie_ep.sv"]"\
 "[file normalize "$origin_dir/HW/imports/st_c2h.sv"]"\
 "[file normalize "$origin_dir/HW/imports/MTA18ASF2G72PZ-2G3ET.csv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.gen/sources_1/common/nsln/nocattrs.dat"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/rto.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/tcp_fsm.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/hdr_ring_buf.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/rx_datapath.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/tcb.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/tcp_ctrl.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/bram_wrapper.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/tx_datapath.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/tx_arbiter.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/writeback.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/top_level_simple.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/cache.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/top_level.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/imports/new/toeplitz_hash.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/sources_1/ip/axi_bram_ctrl_3/axi_bram_ctrl_3.xci"]"\
 "[file normalize "$origin_dir/HW/imports/xilinx_pcie_xdma_ref_board.xdc"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/constrs_1/imports/xilinx_qdma_pcie_ep_debug.xdc"]"\
 "[file normalize "$origin_dir/HW/imports/sys_clk_gen.v"]"\
 "[file normalize "$origin_dir/HW/imports/sys_clk_gen_ds.v"]"\
 "[file normalize "$origin_dir/HW/imports/board_common.vh"]"\
 "[file normalize "$origin_dir/HW/imports/usp_pci_exp_usrapp_cfg.v"]"\
 "[file normalize "$origin_dir/HW/imports/pci_exp_expect_tasks.vh"]"\
 "[file normalize "$origin_dir/HW/imports/usp_pci_exp_usrapp_com.v"]"\
 "[file normalize "$origin_dir/HW/imports/usp_pci_exp_usrapp_rx.v"]"\
 "[file normalize "$origin_dir/HW/imports/sample_tests.vh"]"\
 "[file normalize "$origin_dir/HW/imports/tests.vh"]"\
 "[file normalize "$origin_dir/HW/imports/usp_pci_exp_usrapp_tx.v"]"\
 "[file normalize "$origin_dir/HW/imports/xilinx_pcie_versal_rp.v"]"\
 "[file normalize "$origin_dir/HW/imports/board.v"]"\
 "[file normalize "$origin_dir/HW/imports/sample_tests_sriov.vh"]"\
 "[file normalize "$origin_dir/HW/imports/usp_pci_exp_usrapp_tx_sriov.sv"]"\
 "[file normalize "$origin_dir/HW/flow_tb_func_impl.wcfg"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/utils_1/imports/synth_1/xilinx_qdma_pcie_ep.dcp"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set files [list \
 "[file normalize "$origin_dir/HW/hdl/traffic_gen.sv"]"\
 "[file normalize "$origin_dir/HW/hvl/traffic_gen_tb.sv"]"\
 "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/utils_1/imports/synth_1/xilinx_qdma_pcie_ep.dcp"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find remote file $ifile "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "qdma_2_ex"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "qdma_2_ex.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xcvc1902-vsva2197-2MP-e-S

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part_repo_paths" -value "[file normalize "$origin_dir/../../.Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store"]" -objects $obj
set_property -name "board_part" -value "xilinx.com:vck190:part0:2.3" -objects $obj
set_property -name "classic_soc_boot" -value "0" -objects $obj
set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
set_property -name "compxlib.funcsim" -value "1" -objects $obj
set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/modelsim" -objects $obj
set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/questa" -objects $obj
set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
set_property -name "compxlib.timesim" -value "1" -objects $obj
set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/vcs" -objects $obj
set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
set_property -name "corecontainer.enable" -value "0" -objects $obj
set_property -name "customized_default_ip_location" -value "" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_interface_inference_priority" -value "" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "legacy_ip_repo_paths" -value "" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "vck190" -objects $obj
set_property -name "platform.default_output_type" -value "undefined" -objects $obj
set_property -name "platform.design_intent.datacenter" -value "undefined" -objects $obj
set_property -name "platform.design_intent.embedded" -value "undefined" -objects $obj
set_property -name "platform.design_intent.external_host" -value "undefined" -objects $obj
set_property -name "platform.design_intent.server_managed" -value "undefined" -objects $obj
set_property -name "platform.rom.debug_type" -value "0" -objects $obj
set_property -name "platform.rom.prom_type" -value "0" -objects $obj
set_property -name "platform.slrconstraintmode" -value "0" -objects $obj
set_property -name "preferred_sim_model" -value "rtl" -objects $obj
set_property -name "project_type" -value "Default" -objects $obj
set_property -name "pr_flow" -value "0" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
set_property -name "simulator.activehdl_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.activehdl_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_install_dir" -value "" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "source_mgmt_mode" -value "DisplayOnly" -objects $obj
set_property -name "target_language" -value "Verilog" -objects $obj
set_property -name "target_simulator" -value "XSim" -objects $obj
set_property -name "tool_flow" -value "Vivado" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "4" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "4" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "4" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "4" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "4" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "4" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "441" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
set_property -name "xsim.radix" -value "hex" -objects $obj
set_property -name "xsim.time_unit" -value "ns" -objects $obj
set_property -name "xsim.trace_limit" -value "65536" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/HW/hdl/traffic_gen.sv"] \
]
add_files -norecurse -fileset $obj $files

# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/packages.sv" ]\
 [file normalize "${origin_dir}/HW/imports/axi_st_module.sv" ]\
 [file normalize "${origin_dir}/HW/imports/dsc_byp_c2h.sv" ]\
 [file normalize "${origin_dir}/HW/imports/dsc_byp_h2c.sv" ]\
 [file normalize "${origin_dir}/HW/imports/qdma_stm_defines.svh" ]\
 [file normalize "${origin_dir}/HW/imports/qdma_app.sv" ]\
 [file normalize "${origin_dir}/HW/imports/qdma_ecc_enc.sv" ]\
 [file normalize "${origin_dir}/HW/imports/qdma_fifo_lut.sv" ]\
 [file normalize "${origin_dir}/HW/imports/qdma_lpbk.sv" ]\
 [file normalize "${origin_dir}/HW/imports/qdma_qsts.sv" ]\
 [file normalize "${origin_dir}/HW/imports/qdma_stm_c2h_stub.sv" ]\
 [file normalize "${origin_dir}/HW/imports/qdma_stm_h2c_stub.sv" ]\
 [file normalize "${origin_dir}/HW/imports/qdma_stm_lpbk.sv" ]\
 [file normalize "${origin_dir}/HW/imports/st_h2c.sv" ]\
 [file normalize "${origin_dir}/HW/imports/user_control.sv" ]\
 [file normalize "${origin_dir}/HW/imports/xilinx_qdma_pcie_ep.sv" ]\
 [file normalize "${origin_dir}/HW/imports/st_c2h.sv" ]\
 [file normalize "${origin_dir}/HW/imports/MTA18ASF2G72PZ-2G3ET.csv" ]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.gen/sources_1/common/nsln/nocattrs.dat" ]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/rto.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/tcp_fsm.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/hdr_ring_buf.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/rx_datapath.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/tcb.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/tcp_ctrl.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/bram_wrapper.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/tx_datapath.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/tx_arbiter.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/writeback.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/top_level_simple.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/cache.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/top_level.sv"]\
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/imports/new/toeplitz_hash.sv"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/HW/hdl/traffic_gen.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset file properties for local files
set file "new/packages.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/axi_st_module.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/dsc_byp_c2h.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/dsc_byp_h2c.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/qdma_stm_defines.svh"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/qdma_app.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/qdma_ecc_enc.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/qdma_fifo_lut.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/qdma_lpbk.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/qdma_qsts.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/qdma_stm_c2h_stub.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/qdma_stm_h2c_stub.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/qdma_stm_lpbk.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/st_h2c.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/user_control.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/xilinx_qdma_pcie_ep.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/st_c2h.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "imports/MTA18ASF2G72PZ-2G3ET.csv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "nsln/nocattrs.dat"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Data Files" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/rto.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/tcp_fsm.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/hdr_ring_buf.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/rx_datapath.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/tcb.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/tcp_ctrl.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/bram_wrapper.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/tx_datapath.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/tx_arbiter.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/writeback.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/top_level_simple.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/cache.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/top_level.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/toeplitz_hash.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "design_mode" -value "RTL" -objects $obj
set_property -name "edif_extra_search_paths" -value "" -objects $obj
set_property -name "elab_link_dcps" -value "1" -objects $obj
set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "lib_map_file" -value "" -objects $obj
set_property -name "loop_count" -value "1000" -objects $obj
set_property -name "name" -value "sources_1" -objects $obj
set_property -name "top" -value "xilinx_qdma_pcie_ep" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "verilog_version" -value "verilog_2001" -objects $obj
set_property -name "vhdl_version" -value "vhdl_2k" -objects $obj

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/sources_1/ip/axi_bram_ctrl_3/axi_bram_ctrl_3.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "axi_bram_ctrl_3/axi_bram_ctrl_3.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/HW/imports/xilinx_pcie_xdma_ref_board.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "imports/xilinx_pcie_xdma_ref_board.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/HW/qdma_2_ex.srcs/constrs_1/imports/xilinx_qdma_pcie_ep_debug.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "imports/xilinx_qdma_pcie_ep_debug.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "EARLY" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "constrs_type" -value "XDC" -objects $obj
set_property -name "name" -value "constrs_1" -objects $obj
set_property -name "target_constrs_file" -value "[get_files *imports/xilinx_pcie_xdma_ref_board.xdc]" -objects $obj
set_property -name "target_ucf" -value "[get_files *imports/xilinx_pcie_xdma_ref_board.xdc]" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/HW/imports/sys_clk_gen.v" ]\
 [file normalize "${origin_dir}/HW/imports/sys_clk_gen_ds.v" ]\
 [file normalize "${origin_dir}/HW/imports/board_common.vh" ]\
 [file normalize "${origin_dir}/HW/imports/usp_pci_exp_usrapp_cfg.v" ]\
 [file normalize "${origin_dir}/HW/imports/pci_exp_expect_tasks.vh" ]\
 [file normalize "${origin_dir}/HW/imports/usp_pci_exp_usrapp_com.v" ]\
 [file normalize "${origin_dir}/HW/imports/usp_pci_exp_usrapp_rx.v" ]\
 [file normalize "${origin_dir}/HW/imports/sample_tests.vh" ]\
 [file normalize "${origin_dir}/HW/imports/tests.vh" ]\
 [file normalize "${origin_dir}/HW/imports/usp_pci_exp_usrapp_tx.v" ]\
 [file normalize "${origin_dir}/HW/imports/xilinx_pcie_versal_rp.v" ]\
 [file normalize "${origin_dir}/HW/imports/board.v" ]\
 [file normalize "${origin_dir}/HW/imports/sample_tests_sriov.vh" ]\
 [file normalize "${origin_dir}/HW/imports/usp_pci_exp_usrapp_tx_sriov.sv" ]\
]
set imported_files [import_files -fileset sim_1 $files]

# Set 'sim_1' fileset file properties for remote files
# None

# Set 'sim_1' fileset file properties for local files
set file "imports/sys_clk_gen.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/sys_clk_gen_ds.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/board_common.vh"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/usp_pci_exp_usrapp_cfg.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/pci_exp_expect_tasks.vh"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/usp_pci_exp_usrapp_com.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/usp_pci_exp_usrapp_rx.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/sample_tests.vh"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/tests.vh"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/usp_pci_exp_usrapp_tx.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/xilinx_pcie_versal_rp.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "0" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/board.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/sample_tests_sriov.vh"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "imports/usp_pci_exp_usrapp_tx_sriov.sv"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj


# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "force_compile_glbl" -value "0" -objects $obj
set_property -name "force_no_compile_glbl" -value "0" -objects $obj
set_property -name "generate_scripts_only" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "hw_emu.debug_mode" -value "wdb" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "sim_1" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "simmodel_value_check" -value "1" -objects $obj
set_property -name "simulator_launch_mode" -value "off" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "systemc_include_dirs" -value "" -objects $obj
set_property -name "top" -value "board" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "unifast" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "xelab.dll" -value "0" -objects $obj
set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
set_property -name "xsim.compile.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.coverage.celldefine" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.dir" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.library" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.name" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.type" -value "" -objects $obj
set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
set_property -name "xsim.elaborate.link.c" -value "" -objects $obj
set_property -name "xsim.elaborate.link.sysc" -value "" -objects $obj
set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
set_property -name "xsim.elaborate.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.simulate.add_positional" -value "0" -objects $obj
set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.no_quit" -value "0" -objects $obj
set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
set_property -name "xsim.simulate.saif" -value "" -objects $obj
set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
set_property -name "xsim.simulate.wdb" -value "" -objects $obj
set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj

# Create 'flow_sim' fileset (if not found)
if {[string equal [get_filesets -quiet flow_sim] ""]} {
  create_fileset -simset flow_sim
}

# Set 'flow_sim' fileset object
set obj [get_filesets flow_sim]
set files [list \
 [file normalize "${origin_dir}/HW/hvl/traffic_gen_tb.sv"] \
]
add_files -norecurse -fileset $obj $files

# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/HW/flow_tb_func_impl.wcfg" ]\
]
set imported_files [import_files -fileset flow_sim $files]

# Set 'flow_sim' fileset file properties for remote files
set file "$origin_dir/HW/hvl/traffic_gen_tb.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets flow_sim] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'flow_sim' fileset file properties for local files
set file "qdma_2_ex/qdma_2_ex.srcs/flow_sim/imports/HW/flow_tb_func_impl.wcfg"
set file_obj [get_files -of_objects [get_filesets flow_sim] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj


# Set 'flow_sim' fileset properties
set obj [get_filesets flow_sim]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "force_compile_glbl" -value "0" -objects $obj
set_property -name "force_no_compile_glbl" -value "0" -objects $obj
set_property -name "generate_scripts_only" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "hw_emu.debug_mode" -value "wdb" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "flow_sim" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.mode" -value "funcsim" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "simmodel_value_check" -value "1" -objects $obj
set_property -name "simulator_launch_mode" -value "off" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "systemc_include_dirs" -value "" -objects $obj
set_property -name "top" -value "traffic_gen_tb" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "unifast" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "xelab.dll" -value "0" -objects $obj
set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
set_property -name "xsim.compile.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.coverage.celldefine" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.dir" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.library" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.name" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.type" -value "" -objects $obj
set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
set_property -name "xsim.elaborate.link.c" -value "" -objects $obj
set_property -name "xsim.elaborate.link.sysc" -value "" -objects $obj
set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
set_property -name "xsim.elaborate.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.simulate.add_positional" -value "0" -objects $obj
set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.no_quit" -value "0" -objects $obj
set_property -name "xsim.simulate.runtime" -value "100ms" -objects $obj
set_property -name "xsim.simulate.saif" -value "" -objects $obj
set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
set_property -name "xsim.simulate.wdb" -value "" -objects $obj
set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj

# Create 'utils_1' fileset (if not found)
if {[string equal [get_filesets -quiet utils_1] ""]} {
  create_fileset -simset utils_1
}
# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
set files [list \
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/utils_1/imports/synth_1/xilinx_qdma_pcie_ep.dcp"] \
]
add_files -norecurse -fileset $obj $files

# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/HW/qdma_2_ex.srcs/utils_1/imports/synth_1/xilinx_qdma_pcie_ep.dcp" ]\
]
set imported_files [import_files -fileset utils_1 $files]

# # Set 'utils_1' fileset file properties for remote files
# set file "$origin_dir/HW/qdma_2_ex.srcs/utils_1/imports/synth_1/xilinx_qdma_pcie_ep.dcp"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "netlist_only" -value "0" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "scoped_to_cells" -value "" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'utils_1' fileset file properties for local files
set file "qdma_2_ex/qdma_2_ex.srcs/utils_1/imports/synth_1/xilinx_qdma_pcie_ep.dcp"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "netlist_only" -value "0" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]
set_property -name "name" -value "utils_1" -objects $obj


# Adding sources referenced in BDs, if not already added


# Proc to create BD qdma_ep
proc cr_bd_qdma_ep { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name qdma_ep

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:axi_bram_ctrl:4.1\
  xilinx.com:ip:emb_mem_gen:1.0\
  xilinx.com:ip:qdma:4.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:axi_noc:1.0\
  xilinx.com:ip:util_ds_buf:2.2\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:gt_quad_base:1.1\
  xilinx.com:ip:pcie_versal:1.0\
  xilinx.com:ip:pcie_phy_versal:1.0\
  xilinx.com:ip:versal_cips:3.1\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: qdma_2_support
proc create_hier_cell_qdma_2_support { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_qdma_2_support() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 ddr4_dimm1_0

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ddr4_dimm1_sma_clk_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis_cq

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis_rc

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:pcie4_cfg_control_rtl:1.0 pcie_cfg_control

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:pcie4_cfg_msix_rtl:1.0 pcie_cfg_external_msix_without_msi

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:pcie_cfg_fc_rtl:1.1 pcie_cfg_fc

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:pcie3_cfg_interrupt_rtl:1.0 pcie_cfg_interrupt

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:pcie3_cfg_msg_received_rtl:1.0 pcie_cfg_mesg_rcvd

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:pcie3_cfg_mesg_tx_rtl:1.0 pcie_cfg_mesg_tx

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:pcie4_cfg_mgmt_rtl:1.0 pcie_cfg_mgmt

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:pcie4_cfg_status_rtl:1.0 pcie_cfg_status

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:gt_rtl:1.0 pcie_mgt

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 pcie_refclk

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:pcie3_transmit_fc_rtl:1.0 pcie_transmit_fc

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis_cc

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis_rq


  # Create pins
  create_bd_pin -dir O phy_rdy_out
  create_bd_pin -dir O -type clk pl0_ref_clk
  create_bd_pin -dir O -type rst pl0_resetn
  create_bd_pin -dir O -type rst sys_reset
  create_bd_pin -dir O -type clk user_clk
  create_bd_pin -dir O user_lnk_up
  create_bd_pin -dir O -type rst user_reset

  # Create instance: axi_noc_0, and set properties
  set axi_noc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:1.0 axi_noc_0 ]
  set_property -dict [ list \
   CONFIG.CH0_DDR4_0_BOARD_INTERFACE {ddr4_dimm1} \
   CONFIG.CONTROLLERTYPE {DDR4_SDRAM} \
   CONFIG.MC_CHAN_REGION1 {NONE} \
   CONFIG.MC_COMPONENT_WIDTH {x8} \
   CONFIG.MC_DATAWIDTH {64} \
   CONFIG.MC_INPUTCLK0_PERIOD {5000} \
   CONFIG.MC_INTERLEAVE_SIZE {128} \
   CONFIG.MC_MEMORY_DEVICETYPE {UDIMMs} \
   CONFIG.MC_MEMORY_SPEEDGRADE {DDR4-3200AA(22-22-22)} \
   CONFIG.MC_NO_CHANNELS {Single} \
   CONFIG.MC_RANK {1} \
   CONFIG.MC_ROWADDRESSWIDTH {16} \
   CONFIG.MC_STACKHEIGHT {1} \
   CONFIG.MC_SYSTEM_CLOCK {Differential} \
   CONFIG.NUM_CLKS {7} \
   CONFIG.NUM_MC {1} \
   CONFIG.NUM_MCP {1} \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {6} \
   CONFIG.sys_clk0_BOARD_INTERFACE {ddr4_dimm1_sma_clk} \
 ] $axi_noc_0

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.APERTURES {{0x201_0000_0000 1G}} \
   CONFIG.CATEGORY {pl} \
 ] [get_bd_intf_pins /qdma_2_support/axi_noc_0/M00_AXI]

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.REGION {0} \
   CONFIG.CONNECTIONS {MC_0 { read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} } \
   CONFIG.DEST_IDS {M00_AXI:0x0} \
   CONFIG.CATEGORY {ps_cci} \
 ] [get_bd_intf_pins /qdma_2_support/axi_noc_0/S00_AXI]

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.REGION {0} \
   CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} } \
   CONFIG.DEST_IDS {M00_AXI:0x0} \
   CONFIG.CATEGORY {ps_cci} \
 ] [get_bd_intf_pins /qdma_2_support/axi_noc_0/S01_AXI]

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.REGION {0} \
   CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} } \
   CONFIG.DEST_IDS {M00_AXI:0x0} \
   CONFIG.CATEGORY {ps_cci} \
 ] [get_bd_intf_pins /qdma_2_support/axi_noc_0/S02_AXI]

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.REGION {0} \
   CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} } \
   CONFIG.DEST_IDS {M00_AXI:0x0} \
   CONFIG.CATEGORY {ps_cci} \
 ] [get_bd_intf_pins /qdma_2_support/axi_noc_0/S03_AXI]

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.REGION {0} \
   CONFIG.CONNECTIONS {MC_0 { read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} } \
   CONFIG.DEST_IDS {M00_AXI:0x0} \
   CONFIG.CATEGORY {ps_rpu} \
 ] [get_bd_intf_pins /qdma_2_support/axi_noc_0/S04_AXI]

  set_property -dict [ list \
   CONFIG.DATA_WIDTH {128} \
   CONFIG.REGION {0} \
   CONFIG.CONNECTIONS {MC_0 { read_bw {100} write_bw {100} read_avg_burst {4} write_avg_burst {4}} M00_AXI { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} } \
   CONFIG.DEST_IDS {M00_AXI:0x0} \
   CONFIG.CATEGORY {ps_pmc} \
 ] [get_bd_intf_pins /qdma_2_support/axi_noc_0/S05_AXI]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S00_AXI} \
 ] [get_bd_pins /qdma_2_support/axi_noc_0/aclk0]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S01_AXI} \
 ] [get_bd_pins /qdma_2_support/axi_noc_0/aclk1]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S02_AXI} \
 ] [get_bd_pins /qdma_2_support/axi_noc_0/aclk2]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S03_AXI} \
 ] [get_bd_pins /qdma_2_support/axi_noc_0/aclk3]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S04_AXI} \
 ] [get_bd_pins /qdma_2_support/axi_noc_0/aclk4]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {S05_AXI} \
 ] [get_bd_pins /qdma_2_support/axi_noc_0/aclk5]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {M00_AXI} \
 ] [get_bd_pins /qdma_2_support/axi_noc_0/aclk6]

  # Create instance: bufg_gt_sysclk, and set properties
  set bufg_gt_sysclk [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 bufg_gt_sysclk ]
  set_property -dict [ list \
   CONFIG.C_BUFG_GT_SYNC {true} \
   CONFIG.C_BUF_TYPE {BUFG_GT} \
 ] $bufg_gt_sysclk

  # Create instance: const_1b1, and set properties
  set const_1b1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 const_1b1 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {1} \
   CONFIG.CONST_WIDTH {1} \
 ] $const_1b1

  # Create instance: gt_quad_0, and set properties
  set gt_quad_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:gt_quad_base:1.1 gt_quad_0 ]
  set_property -dict [ list \
   CONFIG.PORTS_INFO_DICT {\
     LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}}\
     GT_TYPE {GTY}\
     REG_CONF_INTF {APB3_INTF}\
     BOARD_PARAMETER {}\
   } \
   CONFIG.REFCLK_STRING {\
HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_100_MHz_unique1 HSCLK0_RPLLGTREFCLK0\
refclk_PROT0_R0_100_MHz_unique1 HSCLK1_LCPLLGTREFCLK0\
refclk_PROT0_R0_100_MHz_unique1 HSCLK1_RPLLGTREFCLK0\
refclk_PROT0_R0_100_MHz_unique1} \
 ] $gt_quad_0

  # Create instance: gt_quad_1, and set properties
  set gt_quad_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:gt_quad_base:1.1 gt_quad_1 ]
  set_property -dict [ list \
   CONFIG.PORTS_INFO_DICT {\
     LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}}\
     GT_TYPE {GTY}\
     REG_CONF_INTF {APB3_INTF}\
     BOARD_PARAMETER {}\
   } \
   CONFIG.REFCLK_STRING {\
HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_100_MHz_unique1 HSCLK0_RPLLGTREFCLK0\
refclk_PROT0_R0_100_MHz_unique1 HSCLK1_LCPLLGTREFCLK0\
refclk_PROT0_R0_100_MHz_unique1 HSCLK1_RPLLGTREFCLK0\
refclk_PROT0_R0_100_MHz_unique1} \
 ] $gt_quad_1

  # Create instance: pcie, and set properties
  set pcie [ create_bd_cell -type ip -vlnv xilinx.com:ip:pcie_versal:1.0 pcie ]
  set_property -dict [ list \
   CONFIG.AXISTEN_IF_CQ_ALIGNMENT_MODE {Address_Aligned} \
   CONFIG.AXISTEN_IF_RQ_ALIGNMENT_MODE {DWORD_Aligned} \
   CONFIG.MSI_X_OPTIONS {MSI-X_External} \
   CONFIG.PF0_DEVICE_ID {B048} \
   CONFIG.PF0_INTERRUPT_PIN {INTA} \
   CONFIG.PF0_LINK_STATUS_SLOT_CLOCK_CONFIG {true} \
   CONFIG.PF0_MSIX_CAP_PBA_BIR {BAR_1:0} \
   CONFIG.PF0_MSIX_CAP_PBA_OFFSET {34000} \
   CONFIG.PF0_MSIX_CAP_TABLE_BIR {BAR_1:0} \
   CONFIG.PF0_MSIX_CAP_TABLE_OFFSET {30000} \
   CONFIG.PF0_MSIX_CAP_TABLE_SIZE {007} \
   CONFIG.PF0_MSI_CAP_MULTIMSGCAP {1_vector} \
   CONFIG.PF0_REVISION_ID {00} \
   CONFIG.PF0_SRIOV_VF_DEVICE_ID {C048} \
   CONFIG.PF0_SUBSYSTEM_ID {0007} \
   CONFIG.PF0_SUBSYSTEM_VENDOR_ID {10EE} \
   CONFIG.PF0_Use_Class_Code_Lookup_Assistant {false} \
   CONFIG.PF1_DEVICE_ID {913F} \
   CONFIG.PF1_INTERRUPT_PIN {NONE} \
   CONFIG.PF1_MSIX_CAP_PBA_BIR {BAR_1:0} \
   CONFIG.PF1_MSIX_CAP_PBA_OFFSET {00000000} \
   CONFIG.PF1_MSIX_CAP_TABLE_BIR {BAR_1:0} \
   CONFIG.PF1_MSIX_CAP_TABLE_OFFSET {00000000} \
   CONFIG.PF1_MSIX_CAP_TABLE_SIZE {000} \
   CONFIG.PF1_MSI_CAP_MULTIMSGCAP {1_vector} \
   CONFIG.PF1_REVISION_ID {00} \
   CONFIG.PF1_SRIOV_VF_DEVICE_ID {C148} \
   CONFIG.PF1_SUBSYSTEM_ID {0007} \
   CONFIG.PF1_SUBSYSTEM_VENDOR_ID {10EE} \
   CONFIG.PF1_Use_Class_Code_Lookup_Assistant {false} \
   CONFIG.PF2_DEVICE_ID {B248} \
   CONFIG.PF2_INTERRUPT_PIN {NONE} \
   CONFIG.PF2_MSIX_CAP_PBA_BIR {BAR_1:0} \
   CONFIG.PF2_MSIX_CAP_PBA_OFFSET {00000000} \
   CONFIG.PF2_MSIX_CAP_TABLE_BIR {BAR_1:0} \
   CONFIG.PF2_MSIX_CAP_TABLE_OFFSET {00000000} \
   CONFIG.PF2_MSIX_CAP_TABLE_SIZE {000} \
   CONFIG.PF2_MSI_CAP_MULTIMSGCAP {1_vector} \
   CONFIG.PF2_REVISION_ID {00} \
   CONFIG.PF2_SRIOV_VF_DEVICE_ID {C248} \
   CONFIG.PF2_SUBSYSTEM_ID {0007} \
   CONFIG.PF2_SUBSYSTEM_VENDOR_ID {10EE} \
   CONFIG.PF2_Use_Class_Code_Lookup_Assistant {false} \
   CONFIG.PF3_DEVICE_ID {B348} \
   CONFIG.PF3_INTERRUPT_PIN {NONE} \
   CONFIG.PF3_MSIX_CAP_PBA_BIR {BAR_1:0} \
   CONFIG.PF3_MSIX_CAP_PBA_OFFSET {00000000} \
   CONFIG.PF3_MSIX_CAP_TABLE_BIR {BAR_1:0} \
   CONFIG.PF3_MSIX_CAP_TABLE_OFFSET {00000000} \
   CONFIG.PF3_MSIX_CAP_TABLE_SIZE {000} \
   CONFIG.PF3_MSI_CAP_MULTIMSGCAP {1_vector} \
   CONFIG.PF3_REVISION_ID {00} \
   CONFIG.PF3_SRIOV_VF_DEVICE_ID {C348} \
   CONFIG.PF3_SUBSYSTEM_ID {0007} \
   CONFIG.PF3_SUBSYSTEM_VENDOR_ID {10EE} \
   CONFIG.PF3_Use_Class_Code_Lookup_Assistant {false} \
   CONFIG.PL_LINK_CAP_MAX_LINK_SPEED {16.0_GT/s} \
   CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH {X8} \
   CONFIG.REF_CLK_FREQ {100_MHz} \
   CONFIG.TL_PF_ENABLE_REG {1} \
   CONFIG.acs_ext_cap_enable {false} \
   CONFIG.axisten_freq {250} \
   CONFIG.axisten_if_enable_client_tag {true} \
   CONFIG.axisten_if_enable_msg_route_override {TRUE} \
   CONFIG.axisten_if_width {512_bit} \
   CONFIG.cfg_ext_if {false} \
   CONFIG.cfg_mgmt_if {true} \
   CONFIG.copy_pf0 {true} \
   CONFIG.coreclk_freq {500} \
   CONFIG.dedicate_perst {false} \
   CONFIG.device_port_type {PCI_Express_Endpoint_device} \
   CONFIG.en_dbg_descramble {false} \
   CONFIG.en_ext_clk {FALSE} \
   CONFIG.en_l23_entry {false} \
   CONFIG.en_parity {false} \
   CONFIG.en_transceiver_status_ports {false} \
   CONFIG.enable_auto_rxeq {False} \
   CONFIG.enable_ccix {FALSE} \
   CONFIG.enable_code {0000} \
   CONFIG.enable_dvsec {FALSE} \
   CONFIG.enable_gen4 {true} \
   CONFIG.enable_ibert {false} \
   CONFIG.enable_jtag_dbg {false} \
   CONFIG.enable_more_clk {false} \
   CONFIG.ext_pcie_cfg_space_enabled {false} \
   CONFIG.ext_xvc_vsec_enable {false} \
   CONFIG.extended_tag_field {true} \
   CONFIG.insert_cips {true} \
   CONFIG.lane_order {Bottom} \
   CONFIG.legacy_ext_pcie_cfg_space_enabled {false} \
   CONFIG.mcap_enablement {None} \
   CONFIG.mode_selection {Advanced} \
   CONFIG.pcie_blk_locn {X0Y1} \
   CONFIG.pcie_link_debug {false} \
   CONFIG.pcie_link_debug_axi4_st {false} \
   CONFIG.pf0_ari_enabled {true} \
   CONFIG.pf0_bar0_64bit {true} \
   CONFIG.pf0_bar0_enabled {true} \
   CONFIG.pf0_bar0_prefetchable {true} \
   CONFIG.pf0_bar0_scale {Kilobytes} \
   CONFIG.pf0_bar0_size {256} \
   CONFIG.pf0_bar1_64bit {false} \
   CONFIG.pf0_bar1_enabled {false} \
   CONFIG.pf0_bar1_prefetchable {false} \
   CONFIG.pf0_bar1_scale {Kilobytes} \
   CONFIG.pf0_bar1_size {128} \
   CONFIG.pf0_bar2_64bit {true} \
   CONFIG.pf0_bar2_enabled {true} \
   CONFIG.pf0_bar2_prefetchable {true} \
   CONFIG.pf0_bar2_scale {Kilobytes} \
   CONFIG.pf0_bar2_size {4} \
   CONFIG.pf0_bar3_64bit {false} \
   CONFIG.pf0_bar3_enabled {false} \
   CONFIG.pf0_bar3_prefetchable {false} \
   CONFIG.pf0_bar3_scale {Kilobytes} \
   CONFIG.pf0_bar3_size {128} \
   CONFIG.pf0_bar4_64bit {false} \
   CONFIG.pf0_bar4_enabled {false} \
   CONFIG.pf0_bar4_prefetchable {false} \
   CONFIG.pf0_bar4_scale {Kilobytes} \
   CONFIG.pf0_bar4_size {128} \
   CONFIG.pf0_bar5_enabled {false} \
   CONFIG.pf0_bar5_prefetchable {false} \
   CONFIG.pf0_bar5_scale {Kilobytes} \
   CONFIG.pf0_bar5_size {128} \
   CONFIG.pf0_base_class_menu {Memory_controller} \
   CONFIG.pf0_class_code_base {05} \
   CONFIG.pf0_class_code_interface {00} \
   CONFIG.pf0_class_code_sub {80} \
   CONFIG.pf0_expansion_rom_enabled {false} \
   CONFIG.pf0_msi_enabled {false} \
   CONFIG.pf0_msix_enabled {true} \
   CONFIG.pf0_sub_class_interface_menu {Other_memory_controller} \
   CONFIG.pf1_bar0_64bit {true} \
   CONFIG.pf1_bar0_enabled {true} \
   CONFIG.pf1_bar0_prefetchable {true} \
   CONFIG.pf1_bar0_scale {Kilobytes} \
   CONFIG.pf1_bar0_size {256} \
   CONFIG.pf1_bar1_64bit {false} \
   CONFIG.pf1_bar1_enabled {false} \
   CONFIG.pf1_bar1_prefetchable {false} \
   CONFIG.pf1_bar1_scale {Kilobytes} \
   CONFIG.pf1_bar1_size {128} \
   CONFIG.pf1_bar2_64bit {true} \
   CONFIG.pf1_bar2_enabled {true} \
   CONFIG.pf1_bar2_prefetchable {true} \
   CONFIG.pf1_bar2_scale {Kilobytes} \
   CONFIG.pf1_bar2_size {4} \
   CONFIG.pf1_bar3_64bit {false} \
   CONFIG.pf1_bar3_enabled {false} \
   CONFIG.pf1_bar3_prefetchable {false} \
   CONFIG.pf1_bar3_scale {Kilobytes} \
   CONFIG.pf1_bar3_size {128} \
   CONFIG.pf1_bar4_64bit {false} \
   CONFIG.pf1_bar4_enabled {false} \
   CONFIG.pf1_bar4_prefetchable {false} \
   CONFIG.pf1_bar4_scale {Kilobytes} \
   CONFIG.pf1_bar4_size {128} \
   CONFIG.pf1_bar5_enabled {false} \
   CONFIG.pf1_bar5_prefetchable {false} \
   CONFIG.pf1_bar5_scale {Kilobytes} \
   CONFIG.pf1_bar5_size {128} \
   CONFIG.pf1_base_class_menu {Memory_controller} \
   CONFIG.pf1_class_code_base {05} \
   CONFIG.pf1_class_code_interface {00} \
   CONFIG.pf1_class_code_sub {80} \
   CONFIG.pf1_expansion_rom_enabled {false} \
   CONFIG.pf1_msi_enabled {false} \
   CONFIG.pf1_msix_enabled {true} \
   CONFIG.pf1_sub_class_interface_menu {Other_memory_controller} \
   CONFIG.pf1_vendor_id {10EE} \
   CONFIG.pf2_bar0_64bit {true} \
   CONFIG.pf2_bar0_enabled {true} \
   CONFIG.pf2_bar0_prefetchable {true} \
   CONFIG.pf2_bar0_scale {Kilobytes} \
   CONFIG.pf2_bar0_size {256} \
   CONFIG.pf2_bar1_64bit {false} \
   CONFIG.pf2_bar1_enabled {false} \
   CONFIG.pf2_bar1_prefetchable {false} \
   CONFIG.pf2_bar1_scale {Kilobytes} \
   CONFIG.pf2_bar1_size {128} \
   CONFIG.pf2_bar2_64bit {true} \
   CONFIG.pf2_bar2_enabled {true} \
   CONFIG.pf2_bar2_prefetchable {true} \
   CONFIG.pf2_bar2_scale {Kilobytes} \
   CONFIG.pf2_bar2_size {4} \
   CONFIG.pf2_bar3_64bit {false} \
   CONFIG.pf2_bar3_enabled {false} \
   CONFIG.pf2_bar3_prefetchable {false} \
   CONFIG.pf2_bar3_scale {Kilobytes} \
   CONFIG.pf2_bar3_size {128} \
   CONFIG.pf2_bar4_64bit {false} \
   CONFIG.pf2_bar4_enabled {false} \
   CONFIG.pf2_bar4_prefetchable {false} \
   CONFIG.pf2_bar4_scale {Kilobytes} \
   CONFIG.pf2_bar4_size {128} \
   CONFIG.pf2_bar5_enabled {false} \
   CONFIG.pf2_bar5_prefetchable {false} \
   CONFIG.pf2_bar5_scale {Kilobytes} \
   CONFIG.pf2_bar5_size {128} \
   CONFIG.pf2_base_class_menu {Memory_controller} \
   CONFIG.pf2_class_code_base {05} \
   CONFIG.pf2_class_code_interface {00} \
   CONFIG.pf2_class_code_sub {80} \
   CONFIG.pf2_expansion_rom_enabled {false} \
   CONFIG.pf2_msi_enabled {false} \
   CONFIG.pf2_msix_enabled {true} \
   CONFIG.pf2_sub_class_interface_menu {Other_memory_controller} \
   CONFIG.pf2_vendor_id {10EE} \
   CONFIG.pf3_bar0_64bit {true} \
   CONFIG.pf3_bar0_enabled {true} \
   CONFIG.pf3_bar0_prefetchable {true} \
   CONFIG.pf3_bar0_scale {Kilobytes} \
   CONFIG.pf3_bar0_size {256} \
   CONFIG.pf3_bar1_64bit {false} \
   CONFIG.pf3_bar1_enabled {false} \
   CONFIG.pf3_bar1_prefetchable {false} \
   CONFIG.pf3_bar1_scale {Kilobytes} \
   CONFIG.pf3_bar1_size {128} \
   CONFIG.pf3_bar2_64bit {true} \
   CONFIG.pf3_bar2_enabled {true} \
   CONFIG.pf3_bar2_prefetchable {true} \
   CONFIG.pf3_bar2_scale {Kilobytes} \
   CONFIG.pf3_bar2_size {4} \
   CONFIG.pf3_bar3_64bit {false} \
   CONFIG.pf3_bar3_enabled {false} \
   CONFIG.pf3_bar3_prefetchable {false} \
   CONFIG.pf3_bar3_scale {Kilobytes} \
   CONFIG.pf3_bar3_size {128} \
   CONFIG.pf3_bar4_64bit {false} \
   CONFIG.pf3_bar4_enabled {false} \
   CONFIG.pf3_bar4_prefetchable {false} \
   CONFIG.pf3_bar4_scale {Kilobytes} \
   CONFIG.pf3_bar4_size {128} \
   CONFIG.pf3_bar5_enabled {false} \
   CONFIG.pf3_bar5_prefetchable {false} \
   CONFIG.pf3_bar5_scale {Kilobytes} \
   CONFIG.pf3_bar5_size {128} \
   CONFIG.pf3_base_class_menu {Memory_controller} \
   CONFIG.pf3_class_code_base {05} \
   CONFIG.pf3_class_code_interface {00} \
   CONFIG.pf3_class_code_sub {80} \
   CONFIG.pf3_expansion_rom_enabled {false} \
   CONFIG.pf3_msi_enabled {false} \
   CONFIG.pf3_msix_enabled {true} \
   CONFIG.pf3_sub_class_interface_menu {Other_memory_controller} \
   CONFIG.pf3_vendor_id {10EE} \
   CONFIG.pipe_sim {false} \
   CONFIG.sys_reset_polarity {ACTIVE_LOW} \
   CONFIG.vendor_id {10EE} \
   CONFIG.xlnx_ref_board {VCK190} \
 ] $pcie

  # Create instance: pcie_phy, and set properties
  set pcie_phy [ create_bd_cell -type ip -vlnv xilinx.com:ip:pcie_phy_versal:1.0 pcie_phy ]
  set_property -dict [ list \
   CONFIG.PL_LINK_CAP_MAX_LINK_SPEED {16.0_GT/s} \
   CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH {X8} \
   CONFIG.aspm {No_ASPM} \
   CONFIG.async_mode {SRNS} \
   CONFIG.disable_double_pipe {YES} \
   CONFIG.en_gt_pclk {false} \
   CONFIG.ins_loss_profile {Add-in_Card} \
   CONFIG.lane_order {Bottom} \
   CONFIG.lane_reversal {false} \
   CONFIG.phy_async_en {true} \
   CONFIG.phy_coreclk_freq {500_MHz} \
   CONFIG.phy_refclk_freq {100_MHz} \
   CONFIG.phy_userclk_freq {250_MHz} \
   CONFIG.pipeline_stages {1} \
   CONFIG.sim_model {NO} \
   CONFIG.tx_preset {4} \
 ] $pcie_phy

  # Create instance: refclk_ibuf, and set properties
  set refclk_ibuf [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 refclk_ibuf ]
  set_property -dict [ list \
   CONFIG.C_BUF_TYPE {IBUFDSGTE} \
 ] $refclk_ibuf

  # Create instance: versal_cips_0, and set properties
  set versal_cips_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.1 versal_cips_0 ]
  set_property -dict [ list \
   CONFIG.DDR_MEMORY_MODE {Custom} \
   CONFIG.DEBUG_MODE {JTAG} \
   CONFIG.DESIGN_MODE {1} \
   CONFIG.PS_BOARD_INTERFACE {ps_pmc_fixed_io} \
   CONFIG.PS_PMC_CONFIG {\
     DDR_MEMORY_MODE {Connectivity to DDR via NOC}\
     DEBUG_MODE {JTAG}\
     DESIGN_MODE {1}\
     PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}}\
     PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}}\
     PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high}\
{PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}\
     PMC_MIO_EN_FOR_PL_PCIE {1}\
     PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}}\
     PMC_QSPI_COHERENCY {0}\
     PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}}\
     PMC_QSPI_PERIPHERAL_DATA_MODE {x4}\
     PMC_QSPI_PERIPHERAL_ENABLE {1}\
     PMC_QSPI_PERIPHERAL_MODE {Dual Parallel}\
     PMC_REF_CLK_FREQMHZ {33.3333}\
     PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}}\
{RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO\
1}}}\
     PMC_SD1_COHERENCY {0}\
     PMC_SD1_DATA_TRANSFER_MODE {8Bit}\
     PMC_SD1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 36}}}\
     PMC_SD1_SLOT_TYPE {SD 3.0}\
     PMC_USE_PMC_NOC_AXI0 {1}\
     PS_BOARD_INTERFACE {ps_pmc_fixed_io}\
     PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}}\
     PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}}\
     PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}}\
     PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}}\
     PS_GEN_IPI0_ENABLE {1}\
     PS_GEN_IPI0_MASTER {A72}\
     PS_GEN_IPI1_ENABLE {1}\
     PS_GEN_IPI2_ENABLE {1}\
     PS_GEN_IPI3_ENABLE {1}\
     PS_GEN_IPI4_ENABLE {1}\
     PS_GEN_IPI5_ENABLE {1}\
     PS_GEN_IPI6_ENABLE {1}\
     PS_HSDP_EGRESS_TRAFFIC {JTAG}\
     PS_HSDP_INGRESS_TRAFFIC {JTAG}\
     PS_HSDP_MODE {None}\
     PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}}\
     PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}}\
     PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default}\
{PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}\
     PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default}\
{PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}\
     PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default}\
{PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}\
     PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default}\
{PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}\
     PS_NUM_FABRIC_RESETS {1}\
     PS_PCIE_EP_RESET1_IO {PMC_MIO 38}\
     PS_PCIE_EP_RESET2_IO {PMC_MIO 39}\
     PS_PCIE_RESET {{ENABLE 1}}\
     PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}}\
     PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}}\
     PS_USE_FPD_CCI_NOC {1}\
     PS_USE_FPD_CCI_NOC0 {1}\
     PS_USE_NOC_LPD_AXI0 {1}\
     PS_USE_PMCPL_CLK0 {1}\
     SMON_ALARMS {Set_Alarms_On}\
     SMON_ENABLE_TEMP_AVERAGING {0}\
     SMON_TEMP_AVERAGING_SAMPLES {0}\
   } \
   CONFIG.PS_PMC_CONFIG_APPLIED {1} \
 ] $versal_cips_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins pcie_refclk] [get_bd_intf_pins refclk_ibuf/CLK_IN_D]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins pcie_mgt] [get_bd_intf_pins pcie_phy/pcie_mgt]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins m_axis_cq] [get_bd_intf_pins pcie/m_axis_cq]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins m_axis_rc] [get_bd_intf_pins pcie/m_axis_rc]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins pcie_cfg_fc] [get_bd_intf_pins pcie/pcie_cfg_fc]
  connect_bd_intf_net -intf_net Conn6 [get_bd_intf_pins pcie_cfg_interrupt] [get_bd_intf_pins pcie/pcie_cfg_interrupt]
  connect_bd_intf_net -intf_net Conn7 [get_bd_intf_pins pcie_cfg_mesg_rcvd] [get_bd_intf_pins pcie/pcie_cfg_mesg_rcvd]
  connect_bd_intf_net -intf_net Conn8 [get_bd_intf_pins pcie_cfg_mesg_tx] [get_bd_intf_pins pcie/pcie_cfg_mesg_tx]
  connect_bd_intf_net -intf_net Conn9 [get_bd_intf_pins s_axis_cc] [get_bd_intf_pins pcie/s_axis_cc]
  connect_bd_intf_net -intf_net Conn10 [get_bd_intf_pins s_axis_rq] [get_bd_intf_pins pcie/s_axis_rq]
  connect_bd_intf_net -intf_net Conn11 [get_bd_intf_pins pcie_cfg_control] [get_bd_intf_pins pcie/pcie_cfg_control]
  connect_bd_intf_net -intf_net Conn12 [get_bd_intf_pins pcie_cfg_external_msix_without_msi] [get_bd_intf_pins pcie/pcie_cfg_external_msix_without_msi]
  connect_bd_intf_net -intf_net Conn13 [get_bd_intf_pins pcie_cfg_mgmt] [get_bd_intf_pins pcie/pcie_cfg_mgmt]
  connect_bd_intf_net -intf_net Conn14 [get_bd_intf_pins pcie_cfg_status] [get_bd_intf_pins pcie/pcie_cfg_status]
  connect_bd_intf_net -intf_net Conn15 [get_bd_intf_pins pcie_transmit_fc] [get_bd_intf_pins pcie/pcie_transmit_fc]
  connect_bd_intf_net -intf_net Conn16 [get_bd_intf_pins ddr4_dimm1_0] [get_bd_intf_pins axi_noc_0/CH0_DDR4_0]
  connect_bd_intf_net -intf_net Conn17 [get_bd_intf_pins ddr4_dimm1_sma_clk_0] [get_bd_intf_pins axi_noc_0/sys_clk0]
  connect_bd_intf_net -intf_net axi_noc_0_M00_AXI [get_bd_intf_pins M00_AXI] [get_bd_intf_pins axi_noc_0/M00_AXI]
  connect_bd_intf_net -intf_net gt_quad_0_GT0_BUFGT [get_bd_intf_pins gt_quad_0/GT0_BUFGT] [get_bd_intf_pins pcie_phy/GT_BUFGT]
  connect_bd_intf_net -intf_net gt_quad_0_GT_Serial [get_bd_intf_pins gt_quad_0/GT_Serial] [get_bd_intf_pins pcie_phy/GT0_Serial]
  connect_bd_intf_net -intf_net gt_quad_1_GT_NORTHIN_SOUTHOUT [get_bd_intf_pins gt_quad_0/GT_NORTHOUT_SOUTHIN] [get_bd_intf_pins gt_quad_1/GT_NORTHIN_SOUTHOUT]
  connect_bd_intf_net -intf_net gt_quad_1_GT_Serial [get_bd_intf_pins gt_quad_1/GT_Serial] [get_bd_intf_pins pcie_phy/GT1_Serial]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX0 [get_bd_intf_pins gt_quad_0/RX0_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX0]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX1 [get_bd_intf_pins gt_quad_0/RX1_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX1]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX2 [get_bd_intf_pins gt_quad_0/RX2_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX2]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX3 [get_bd_intf_pins gt_quad_0/RX3_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX3]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX4 [get_bd_intf_pins gt_quad_1/RX0_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX4]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX5 [get_bd_intf_pins gt_quad_1/RX1_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX5]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX6 [get_bd_intf_pins gt_quad_1/RX2_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX6]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX7 [get_bd_intf_pins gt_quad_1/RX3_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX7]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX0 [get_bd_intf_pins gt_quad_0/TX0_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX0]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX1 [get_bd_intf_pins gt_quad_0/TX1_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX1]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX2 [get_bd_intf_pins gt_quad_0/TX2_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX2]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX3 [get_bd_intf_pins gt_quad_0/TX3_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX3]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX4 [get_bd_intf_pins gt_quad_1/TX0_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX4]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX5 [get_bd_intf_pins gt_quad_1/TX1_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX5]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX6 [get_bd_intf_pins gt_quad_1/TX2_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX6]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX7 [get_bd_intf_pins gt_quad_1/TX3_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX7]
  connect_bd_intf_net -intf_net pcie_phy_gt_rxmargin_q0 [get_bd_intf_pins gt_quad_0/gt_rxmargin_intf] [get_bd_intf_pins pcie_phy/gt_rxmargin_q0]
  connect_bd_intf_net -intf_net pcie_phy_gt_rxmargin_q1 [get_bd_intf_pins gt_quad_1/gt_rxmargin_intf] [get_bd_intf_pins pcie_phy/gt_rxmargin_q1]
  connect_bd_intf_net -intf_net pcie_phy_mac_rx [get_bd_intf_pins pcie/phy_mac_rx] [get_bd_intf_pins pcie_phy/phy_mac_rx]
  connect_bd_intf_net -intf_net pcie_phy_mac_tx [get_bd_intf_pins pcie/phy_mac_tx] [get_bd_intf_pins pcie_phy/phy_mac_tx]
  connect_bd_intf_net -intf_net pcie_phy_phy_mac_command [get_bd_intf_pins pcie/phy_mac_command] [get_bd_intf_pins pcie_phy/phy_mac_command]
  connect_bd_intf_net -intf_net pcie_phy_phy_mac_rx_margining [get_bd_intf_pins pcie/phy_mac_rx_margining] [get_bd_intf_pins pcie_phy/phy_mac_rx_margining]
  connect_bd_intf_net -intf_net pcie_phy_phy_mac_status [get_bd_intf_pins pcie/phy_mac_status] [get_bd_intf_pins pcie_phy/phy_mac_status]
  connect_bd_intf_net -intf_net pcie_phy_phy_mac_tx_drive [get_bd_intf_pins pcie/phy_mac_tx_drive] [get_bd_intf_pins pcie_phy/phy_mac_tx_drive]
  connect_bd_intf_net -intf_net pcie_phy_phy_mac_tx_eq [get_bd_intf_pins pcie/phy_mac_tx_eq] [get_bd_intf_pins pcie_phy/phy_mac_tx_eq]
  connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_0 [get_bd_intf_pins axi_noc_0/S00_AXI] [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_0]
  connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_1 [get_bd_intf_pins axi_noc_0/S01_AXI] [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_1]
  connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_2 [get_bd_intf_pins axi_noc_0/S02_AXI] [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_2]
  connect_bd_intf_net -intf_net versal_cips_0_FPD_CCI_NOC_3 [get_bd_intf_pins axi_noc_0/S03_AXI] [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_3]
  connect_bd_intf_net -intf_net versal_cips_0_LPD_AXI_NOC_0 [get_bd_intf_pins axi_noc_0/S04_AXI] [get_bd_intf_pins versal_cips_0/LPD_AXI_NOC_0]
  connect_bd_intf_net -intf_net versal_cips_0_PMC_NOC_AXI_0 [get_bd_intf_pins axi_noc_0/S05_AXI] [get_bd_intf_pins versal_cips_0/PMC_NOC_AXI_0]

  # Create port connections
  connect_bd_net -net bufg_gt_sysclk_BUFG_GT_O [get_bd_pins bufg_gt_sysclk/BUFG_GT_O] [get_bd_pins gt_quad_0/apb3clk] [get_bd_pins gt_quad_1/apb3clk] [get_bd_pins pcie/sys_clk] [get_bd_pins pcie_phy/phy_refclk]
  connect_bd_net -net cips_reset_gen_pl_pcie0_resetn [get_bd_pins sys_reset] [get_bd_pins pcie/sys_reset] [get_bd_pins pcie_phy/phy_rst_n] [get_bd_pins versal_cips_0/pl_pcie0_resetn]
  connect_bd_net -net const_1b1_dout [get_bd_pins bufg_gt_sysclk/BUFG_GT_CE] [get_bd_pins const_1b1/dout]
  connect_bd_net -net gt_quad_0_ch0_phyready [get_bd_pins gt_quad_0/ch0_phyready] [get_bd_pins pcie_phy/ch0_phyready]
  connect_bd_net -net gt_quad_0_ch0_phystatus [get_bd_pins gt_quad_0/ch0_phystatus] [get_bd_pins pcie_phy/ch0_phystatus]
  connect_bd_net -net gt_quad_0_ch0_rxoutclk [get_bd_pins gt_quad_0/ch0_rxoutclk] [get_bd_pins pcie_phy/gt_rxoutclk]
  connect_bd_net -net gt_quad_0_ch0_txoutclk [get_bd_pins gt_quad_0/ch0_txoutclk] [get_bd_pins pcie_phy/gt_txoutclk]
  connect_bd_net -net gt_quad_0_ch1_phyready [get_bd_pins gt_quad_0/ch1_phyready] [get_bd_pins pcie_phy/ch1_phyready]
  connect_bd_net -net gt_quad_0_ch1_phystatus [get_bd_pins gt_quad_0/ch1_phystatus] [get_bd_pins pcie_phy/ch1_phystatus]
  connect_bd_net -net gt_quad_0_ch2_phyready [get_bd_pins gt_quad_0/ch2_phyready] [get_bd_pins pcie_phy/ch2_phyready]
  connect_bd_net -net gt_quad_0_ch2_phystatus [get_bd_pins gt_quad_0/ch2_phystatus] [get_bd_pins pcie_phy/ch2_phystatus]
  connect_bd_net -net gt_quad_0_ch3_phyready [get_bd_pins gt_quad_0/ch3_phyready] [get_bd_pins pcie_phy/ch3_phyready]
  connect_bd_net -net gt_quad_0_ch3_phystatus [get_bd_pins gt_quad_0/ch3_phystatus] [get_bd_pins pcie_phy/ch3_phystatus]
  connect_bd_net -net gt_quad_1_ch0_phyready [get_bd_pins gt_quad_1/ch0_phyready] [get_bd_pins pcie_phy/ch4_phyready]
  connect_bd_net -net gt_quad_1_ch0_phystatus [get_bd_pins gt_quad_1/ch0_phystatus] [get_bd_pins pcie_phy/ch4_phystatus]
  connect_bd_net -net gt_quad_1_ch1_phyready [get_bd_pins gt_quad_1/ch1_phyready] [get_bd_pins pcie_phy/ch5_phyready]
  connect_bd_net -net gt_quad_1_ch1_phystatus [get_bd_pins gt_quad_1/ch1_phystatus] [get_bd_pins pcie_phy/ch5_phystatus]
  connect_bd_net -net gt_quad_1_ch2_phyready [get_bd_pins gt_quad_1/ch2_phyready] [get_bd_pins pcie_phy/ch6_phyready]
  connect_bd_net -net gt_quad_1_ch2_phystatus [get_bd_pins gt_quad_1/ch2_phystatus] [get_bd_pins pcie_phy/ch6_phystatus]
  connect_bd_net -net gt_quad_1_ch3_phyready [get_bd_pins gt_quad_1/ch3_phyready] [get_bd_pins pcie_phy/ch7_phyready]
  connect_bd_net -net gt_quad_1_ch3_phystatus [get_bd_pins gt_quad_1/ch3_phystatus] [get_bd_pins pcie_phy/ch7_phystatus]
  connect_bd_net -net pcie_pcie_ltssm_state [get_bd_pins pcie/pcie_ltssm_state] [get_bd_pins pcie_phy/pcie_ltssm_state]
  connect_bd_net -net pcie_phy_gt_pcieltssm [get_bd_pins gt_quad_0/pcieltssm] [get_bd_pins gt_quad_1/pcieltssm] [get_bd_pins pcie_phy/gt_pcieltssm]
  connect_bd_net -net pcie_phy_gtrefclk [get_bd_pins gt_quad_0/GT_REFCLK0] [get_bd_pins gt_quad_1/GT_REFCLK0] [get_bd_pins pcie_phy/gtrefclk]
  connect_bd_net -net pcie_phy_pcierstb [get_bd_pins gt_quad_0/ch0_pcierstb] [get_bd_pins gt_quad_0/ch1_pcierstb] [get_bd_pins gt_quad_0/ch2_pcierstb] [get_bd_pins gt_quad_0/ch3_pcierstb] [get_bd_pins gt_quad_1/ch0_pcierstb] [get_bd_pins gt_quad_1/ch1_pcierstb] [get_bd_pins gt_quad_1/ch2_pcierstb] [get_bd_pins gt_quad_1/ch3_pcierstb] [get_bd_pins pcie_phy/pcierstb]
  connect_bd_net -net pcie_phy_phy_coreclk [get_bd_pins pcie/phy_coreclk] [get_bd_pins pcie_phy/phy_coreclk]
  connect_bd_net -net pcie_phy_phy_mcapclk [get_bd_pins pcie/phy_mcapclk] [get_bd_pins pcie_phy/phy_mcapclk]
  connect_bd_net -net pcie_phy_phy_pclk [get_bd_pins gt_quad_0/ch0_rxusrclk] [get_bd_pins gt_quad_0/ch0_txusrclk] [get_bd_pins gt_quad_0/ch1_rxusrclk] [get_bd_pins gt_quad_0/ch1_txusrclk] [get_bd_pins gt_quad_0/ch2_rxusrclk] [get_bd_pins gt_quad_0/ch2_txusrclk] [get_bd_pins gt_quad_0/ch3_rxusrclk] [get_bd_pins gt_quad_0/ch3_txusrclk] [get_bd_pins gt_quad_1/ch0_rxusrclk] [get_bd_pins gt_quad_1/ch0_txusrclk] [get_bd_pins gt_quad_1/ch1_rxusrclk] [get_bd_pins gt_quad_1/ch1_txusrclk] [get_bd_pins gt_quad_1/ch2_rxusrclk] [get_bd_pins gt_quad_1/ch2_txusrclk] [get_bd_pins gt_quad_1/ch3_rxusrclk] [get_bd_pins gt_quad_1/ch3_txusrclk] [get_bd_pins pcie/phy_pclk] [get_bd_pins pcie_phy/phy_pclk]
  connect_bd_net -net pcie_phy_phy_userclk [get_bd_pins pcie/phy_userclk] [get_bd_pins pcie_phy/phy_userclk]
  connect_bd_net -net pcie_phy_phy_userclk2 [get_bd_pins pcie/phy_userclk2] [get_bd_pins pcie_phy/phy_userclk2]
  connect_bd_net -net pcie_phy_rdy_out [get_bd_pins phy_rdy_out] [get_bd_pins pcie/phy_rdy_out]
  connect_bd_net -net pcie_user_clk [get_bd_pins user_clk] [get_bd_pins pcie/user_clk]
  connect_bd_net -net pcie_user_lnk_up [get_bd_pins user_lnk_up] [get_bd_pins pcie/user_lnk_up]
  connect_bd_net -net pcie_user_reset [get_bd_pins user_reset] [get_bd_pins pcie/user_reset]
  connect_bd_net -net refclk_ibuf_IBUF_DS_ODIV2 [get_bd_pins bufg_gt_sysclk/BUFG_GT_I] [get_bd_pins refclk_ibuf/IBUF_DS_ODIV2]
  connect_bd_net -net refclk_ibuf_IBUF_OUT [get_bd_pins pcie/sys_clk_gt] [get_bd_pins pcie_phy/phy_gtrefclk] [get_bd_pins refclk_ibuf/IBUF_OUT]
  connect_bd_net -net versal_cips_0_fpd_cci_noc_axi0_clk [get_bd_pins axi_noc_0/aclk0] [get_bd_pins versal_cips_0/fpd_cci_noc_axi0_clk]
  connect_bd_net -net versal_cips_0_fpd_cci_noc_axi1_clk [get_bd_pins axi_noc_0/aclk1] [get_bd_pins versal_cips_0/fpd_cci_noc_axi1_clk]
  connect_bd_net -net versal_cips_0_fpd_cci_noc_axi2_clk [get_bd_pins axi_noc_0/aclk2] [get_bd_pins versal_cips_0/fpd_cci_noc_axi2_clk]
  connect_bd_net -net versal_cips_0_fpd_cci_noc_axi3_clk [get_bd_pins axi_noc_0/aclk3] [get_bd_pins versal_cips_0/fpd_cci_noc_axi3_clk]
  connect_bd_net -net versal_cips_0_lpd_axi_noc_clk [get_bd_pins axi_noc_0/aclk4] [get_bd_pins versal_cips_0/lpd_axi_noc_clk]
  connect_bd_net -net versal_cips_0_pl0_ref_clk [get_bd_pins pl0_ref_clk] [get_bd_pins axi_noc_0/aclk6] [get_bd_pins versal_cips_0/pl0_ref_clk]
  connect_bd_net -net versal_cips_0_pl0_resetn [get_bd_pins pl0_resetn] [get_bd_pins versal_cips_0/pl0_resetn]
  connect_bd_net -net versal_cips_0_pmc_axi_noc_axi0_clk [get_bd_pins axi_noc_0/aclk5] [get_bd_pins versal_cips_0/pmc_axi_noc_axi0_clk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set BRAM_PORTB [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTB ]
  set_property -dict [ list \
   CONFIG.MASTER_TYPE {BRAM_CTRL} \
   CONFIG.READ_WRITE_MODE {READ_WRITE} \
   ] $BRAM_PORTB

  set M_AXI_LITE [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_LITE ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.FREQ_HZ {250000000} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M_AXI_LITE

  set axis_c2h_drop [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_eqdma:axis_c2h_drop_rtl:1.0 axis_c2h_drop ]

  set ddr4_dimm1_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 ddr4_dimm1_0 ]

  set ddr4_dimm1_sma_clk_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ddr4_dimm1_sma_clk_0 ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
   ] $ddr4_dimm1_sma_clk_0

  set dsc_crdt_in [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_eqdma:dsc_crdt_in_rtl:1.0 dsc_crdt_in ]

  set m_axis_cq_monitor [ create_bd_intf_port -mode Monitor -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis_cq_monitor ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {250000000} \
   ] $m_axis_cq_monitor

  set m_axis_h2c [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_eqdma:m_axis_h2c_rtl:1.0 m_axis_h2c ]

  set pcie_mgt [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gt_rtl:1.0 pcie_mgt ]

  set pcie_refclk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 pcie_refclk ]

  set qsts_out [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_eqdma:qsts_out_rtl:1.0 qsts_out ]

  set s_axis_c2h [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_eqdma:s_axis_c2h_rtl:1.0 s_axis_c2h ]

  set s_axis_c2h_cmpt [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_eqdma:s_axis_c2h_cmpt_rtl:1.0 s_axis_c2h_cmpt ]

  set tm_dsc_sts [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_eqdma:tm_dsc_sts_rtl:1.0 tm_dsc_sts ]

  set usr_flr [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_eqdma:usr_flr_rtl:1.0 usr_flr ]

  set usr_irq [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_eqdma:usr_irq_rtl:1.0 usr_irq ]


  # Create ports
  set axi_aclk [ create_bd_port -dir O -type clk axi_aclk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {M_AXI_LITE} \
   CONFIG.FREQ_HZ {250000000} \
 ] $axi_aclk
  set_property CONFIG.ASSOCIATED_BUSIF.VALUE_SRC DEFAULT $axi_aclk

  set axi_aresetn [ create_bd_port -dir O -type rst axi_aresetn ]
  set axis_c2h_dmawr_cmp [ create_bd_port -dir O axis_c2h_dmawr_cmp ]
  set phy_rdy_out [ create_bd_port -dir O phy_rdy_out ]
  set soft_reset_n [ create_bd_port -dir I -type rst soft_reset_n ]
  set sys_reset [ create_bd_port -dir O -type rst sys_reset ]
  set user_clk [ create_bd_port -dir O user_clk ]
  set user_lnk_up [ create_bd_port -dir O user_lnk_up ]
  set user_reset [ create_bd_port -dir O user_reset ]

  # Create instance: axi_bram_ctrl_0, and set properties
  set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 ]
  set_property -dict [ list \
   CONFIG.SINGLE_PORT_BRAM {1} \
 ] $axi_bram_ctrl_0

  # Create instance: axi_bram_ctrl_0_bram, and set properties
  set axi_bram_ctrl_0_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:emb_mem_gen:1.0 axi_bram_ctrl_0_bram ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH_A {13} \
   CONFIG.ADDR_WIDTH_B {13} \
   CONFIG.CLOCKING_MODE {Independent_Clock} \
   CONFIG.MEMORY_TYPE {True_Dual_Port_RAM} \
 ] $axi_bram_ctrl_0_bram

  # Create instance: qdma_2, and set properties
  set qdma_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:qdma:4.0 qdma_2 ]
  set_property -dict [ list \
   CONFIG.BASEADDR {0x00001000} \
   CONFIG.HIGHADDR {0x00001FFF} \
   CONFIG.INS_LOSS_NYQ {15} \
   CONFIG.MAILBOX_ENABLE {true} \
   CONFIG.MSI_X_OPTIONS {MSI-X_External} \
   CONFIG.PCIE_BOARD_INTERFACE {Custom} \
   CONFIG.PF0_MSIX_CAP_PBA_BIR_qdma {BAR_1:0} \
   CONFIG.PF0_MSIX_CAP_PBA_OFFSET_qdma {34000} \
   CONFIG.PF0_MSIX_CAP_TABLE_BIR_qdma {BAR_1:0} \
   CONFIG.PF0_MSIX_CAP_TABLE_OFFSET_qdma {30000} \
   CONFIG.PF0_MSIX_CAP_TABLE_SIZE_qdma {007} \
   CONFIG.PF0_SRIOV_CAP_INITIAL_VF {4} \
   CONFIG.PF0_SRIOV_FIRST_VF_OFFSET {4} \
   CONFIG.PF0_SRIOV_FUNC_DEP_LINK {0000} \
   CONFIG.PF0_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
   CONFIG.PF0_SRIOV_VF_DEVICE_ID {C048} \
   CONFIG.PF1_INTERRUPT_PIN {INTA} \
   CONFIG.PF1_MSIX_CAP_PBA_BIR_qdma {BAR_1:0} \
   CONFIG.PF1_MSIX_CAP_PBA_OFFSET_qdma {34000} \
   CONFIG.PF1_MSIX_CAP_TABLE_BIR_qdma {BAR_1:0} \
   CONFIG.PF1_MSIX_CAP_TABLE_OFFSET_qdma {30000} \
   CONFIG.PF1_MSIX_CAP_TABLE_SIZE_qdma {007} \
   CONFIG.PF1_MSI_CAP_MULTIMSGCAP {1_vector} \
   CONFIG.PF1_SRIOV_CAP_INITIAL_VF {4} \
   CONFIG.PF1_SRIOV_CAP_VER {1} \
   CONFIG.PF1_SRIOV_FIRST_VF_OFFSET {7} \
   CONFIG.PF1_SRIOV_FUNC_DEP_LINK {0001} \
   CONFIG.PF1_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
   CONFIG.PF1_SRIOV_VF_DEVICE_ID {C148} \
   CONFIG.PF2_INTERRUPT_PIN {INTA} \
   CONFIG.PF2_MSIX_CAP_PBA_BIR_qdma {BAR_1:0} \
   CONFIG.PF2_MSIX_CAP_PBA_OFFSET_qdma {34000} \
   CONFIG.PF2_MSIX_CAP_TABLE_BIR_qdma {BAR_1:0} \
   CONFIG.PF2_MSIX_CAP_TABLE_OFFSET_qdma {30000} \
   CONFIG.PF2_MSIX_CAP_TABLE_SIZE_qdma {007} \
   CONFIG.PF2_MSI_CAP_MULTIMSGCAP {1_vector} \
   CONFIG.PF2_SRIOV_CAP_INITIAL_VF {4} \
   CONFIG.PF2_SRIOV_CAP_VER {1} \
   CONFIG.PF2_SRIOV_FIRST_VF_OFFSET {10} \
   CONFIG.PF2_SRIOV_FUNC_DEP_LINK {0002} \
   CONFIG.PF2_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
   CONFIG.PF2_SRIOV_VF_DEVICE_ID {C248} \
   CONFIG.PF3_INTERRUPT_PIN {INTA} \
   CONFIG.PF3_MSIX_CAP_PBA_BIR_qdma {BAR_1:0} \
   CONFIG.PF3_MSIX_CAP_PBA_OFFSET_qdma {34000} \
   CONFIG.PF3_MSIX_CAP_TABLE_BIR_qdma {BAR_1:0} \
   CONFIG.PF3_MSIX_CAP_TABLE_OFFSET_qdma {30000} \
   CONFIG.PF3_MSIX_CAP_TABLE_SIZE_qdma {007} \
   CONFIG.PF3_MSI_CAP_MULTIMSGCAP {1_vector} \
   CONFIG.PF3_SRIOV_CAP_INITIAL_VF {4} \
   CONFIG.PF3_SRIOV_CAP_VER {1} \
   CONFIG.PF3_SRIOV_FIRST_VF_OFFSET {13} \
   CONFIG.PF3_SRIOV_FUNC_DEP_LINK {0003} \
   CONFIG.PF3_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
   CONFIG.PF3_SRIOV_VF_DEVICE_ID {C348} \
   CONFIG.PHY_LP_TXPRESET {4} \
   CONFIG.RX_PPM_OFFSET {0} \
   CONFIG.RX_SSC_PPM {0} \
   CONFIG.SRIOV_CAP_ENABLE {true} \
   CONFIG.SRIOV_FIRST_VF_OFFSET {4} \
   CONFIG.SYS_RST_N_BOARD_INTERFACE {Custom} \
   CONFIG.Shared_Logic {1} \
   CONFIG.Shared_Logic_Both {false} \
   CONFIG.Shared_Logic_Clk {false} \
   CONFIG.Shared_Logic_Gtc {false} \
   CONFIG.acs_ext_cap_enable {false} \
   CONFIG.adv_int_usr {false} \
   CONFIG.alf_cap_enable {false} \
   CONFIG.async_clk_enable {false} \
   CONFIG.axi_aclk_loopback {false} \
   CONFIG.axi_addr_width {64} \
   CONFIG.axi_bypass_64bit_en {false} \
   CONFIG.axi_bypass_prefetchable {false} \
   CONFIG.axi_data_width {512_bit} \
   CONFIG.axi_id_width {4} \
   CONFIG.axi_vip_in_exdes {false} \
   CONFIG.axibar2pciebar_0 {0x0000000000000000} \
   CONFIG.axibar2pciebar_1 {0x0000000000000000} \
   CONFIG.axibar2pciebar_2 {0x0000000000000000} \
   CONFIG.axibar2pciebar_3 {0x0000000000000000} \
   CONFIG.axibar2pciebar_4 {0x0000000000000000} \
   CONFIG.axibar2pciebar_5 {0x0000000000000000} \
   CONFIG.axibar_0 {0x0000000000000000} \
   CONFIG.axibar_1 {0x0000000000000000} \
   CONFIG.axibar_2 {0x0000000000000000} \
   CONFIG.axibar_3 {0x0000000000000000} \
   CONFIG.axibar_4 {0x0000000000000000} \
   CONFIG.axibar_5 {0x0000000000000000} \
   CONFIG.axibar_highaddr_0 {0x0000000000000000} \
   CONFIG.axibar_highaddr_1 {0x0000000000000000} \
   CONFIG.axibar_highaddr_2 {0x0000000000000000} \
   CONFIG.axibar_highaddr_3 {0x0000000000000000} \
   CONFIG.axibar_highaddr_4 {0x0000000000000000} \
   CONFIG.axibar_highaddr_5 {0x0000000000000000} \
   CONFIG.axibar_notranslate {false} \
   CONFIG.axibar_num {1} \
   CONFIG.axil_master_64bit_en {false} \
   CONFIG.axil_master_prefetchable {false} \
   CONFIG.axilite_master_en {true} \
   CONFIG.axilite_master_scale {Megabytes} \
   CONFIG.axilite_master_size {1} \
   CONFIG.axist_bypass_en {false} \
   CONFIG.axist_bypass_scale {Megabytes} \
   CONFIG.axist_bypass_size {1} \
   CONFIG.axisten_freq {250} \
   CONFIG.axisten_if_enable_msg_route {1EFFF} \
   CONFIG.bar0_indicator {1} \
   CONFIG.bar1_indicator {0} \
   CONFIG.bar2_indicator {0} \
   CONFIG.bar3_indicator {0} \
   CONFIG.bar4_indicator {0} \
   CONFIG.bar5_indicator {0} \
   CONFIG.bar_indicator {BAR_0} \
   CONFIG.barlite2 {7} \
   CONFIG.barlite_mb_pf0 {1} \
   CONFIG.barlite_mb_pf1 {0} \
   CONFIG.barlite_mb_pf2 {0} \
   CONFIG.barlite_mb_pf3 {0} \
   CONFIG.bridge_burst {FALSE} \
   CONFIG.bridge_register_access {false} \
   CONFIG.bridge_registers_offset_enable {false} \
   CONFIG.broadcom_sbr_wa {false} \
   CONFIG.c2h_stream_cpl_col_bit_pos0 {1} \
   CONFIG.c2h_stream_cpl_col_bit_pos1 {0} \
   CONFIG.c2h_stream_cpl_col_bit_pos2 {0} \
   CONFIG.c2h_stream_cpl_col_bit_pos3 {0} \
   CONFIG.c2h_stream_cpl_col_bit_pos4 {0} \
   CONFIG.c2h_stream_cpl_col_bit_pos5 {0} \
   CONFIG.c2h_stream_cpl_col_bit_pos6 {0} \
   CONFIG.c2h_stream_cpl_col_bit_pos7 {0} \
   CONFIG.c2h_stream_cpl_data_size {8_Bytes} \
   CONFIG.c2h_stream_cpl_err_bit_pos0 {2} \
   CONFIG.c2h_stream_cpl_err_bit_pos1 {0} \
   CONFIG.c2h_stream_cpl_err_bit_pos2 {0} \
   CONFIG.c2h_stream_cpl_err_bit_pos3 {0} \
   CONFIG.c2h_stream_cpl_err_bit_pos4 {0} \
   CONFIG.c2h_stream_cpl_err_bit_pos5 {0} \
   CONFIG.c2h_stream_cpl_err_bit_pos6 {0} \
   CONFIG.c2h_stream_cpl_err_bit_pos7 {0} \
   CONFIG.c_ats_enable {false} \
   CONFIG.c_m_axi_num_read {8} \
   CONFIG.c_m_axi_num_write {32} \
   CONFIG.c_pri_enable {false} \
   CONFIG.c_s_axi_num_read {8} \
   CONFIG.c_s_axi_num_write {8} \
   CONFIG.c_s_axi_supports_narrow_burst {false} \
   CONFIG.cfg_ext_if {false} \
   CONFIG.cfg_mgmt_if {true} \
   CONFIG.cfg_space_enable {false} \
   CONFIG.comp_timeout {50ms} \
   CONFIG.copy_pf0 {true} \
   CONFIG.copy_sriov_pf0 {true} \
   CONFIG.coreclk_freq {500} \
   CONFIG.csr_axilite_slave {false} \
   CONFIG.csr_module {1} \
   CONFIG.data_mover {false} \
   CONFIG.debug_mode {DEBUG_NONE} \
   CONFIG.dedicate_perst {false} \
   CONFIG.descriptor_bypass_exdes {false} \
   CONFIG.device_port_type {PCI_Express_Endpoint_device} \
   CONFIG.disable_bram_pipeline {false} \
   CONFIG.disable_eq_synchronizer {false} \
   CONFIG.disable_gt_loc {false} \
   CONFIG.disable_user_clock_root {true} \
   CONFIG.dma_2rp {false} \
   CONFIG.dma_intf_sel_qdma {AXI_Stream_with_Completion} \
   CONFIG.dma_mode_en {false} \
   CONFIG.dma_reset_source_sel {PCIe_User_Reset} \
   CONFIG.double_quad {false} \
   CONFIG.drp_clk_sel {Internal} \
   CONFIG.dsc_byp_mode {None} \
   CONFIG.dsc_bypass_rd_out {false} \
   CONFIG.dsc_bypass_wr_out {false} \
   CONFIG.en_axi_master_if {false} \
   CONFIG.en_axi_mm_qdma {false} \
   CONFIG.en_axi_slave_if {true} \
   CONFIG.en_axi_st_qdma {true} \
   CONFIG.en_bridge {true} \
   CONFIG.en_bridge_slv {false} \
   CONFIG.en_coreclk_es1 {false} \
   CONFIG.en_dbg_descramble {false} \
   CONFIG.en_debug_ports {false} \
   CONFIG.en_dma_and_bridge {false} \
   CONFIG.en_dma_completion {false} \
   CONFIG.en_ext_ch_gt_drp {false} \
   CONFIG.en_gt_selection {false} \
   CONFIG.en_l23_entry {false} \
   CONFIG.en_pcie_drp {false} \
   CONFIG.en_qdma {true} \
   CONFIG.en_transceiver_status_ports {false} \
   CONFIG.enable_at_ports {false} \
   CONFIG.enable_ats_switch {FALSE} \
   CONFIG.enable_auto_rxeq {False} \
   CONFIG.enable_ccix {FALSE} \
   CONFIG.enable_clock_delay_grp {true} \
   CONFIG.enable_code {0000} \
   CONFIG.enable_dvsec {FALSE} \
   CONFIG.enable_error_injection {false} \
   CONFIG.enable_gen4 {true} \
   CONFIG.enable_ibert {false} \
   CONFIG.enable_jtag_dbg {false} \
   CONFIG.enable_mark_debug {false} \
   CONFIG.enable_more_clk {false} \
   CONFIG.enable_multi_pcie {false} \
   CONFIG.enable_pcie_debug {False} \
   CONFIG.enable_pcie_debug_axi4_st {False} \
   CONFIG.enable_resource_reduction {false} \
   CONFIG.enable_x16 {false} \
   CONFIG.example_design_type {RTL} \
   CONFIG.ext_startup_primitive {false} \
   CONFIG.ext_sys_clk_bufg {false} \
   CONFIG.ext_xvc_vsec_enable {false} \
   CONFIG.flr_enable {true} \
   CONFIG.free_run_freq {100_MHz} \
   CONFIG.functional_mode {QDMA} \
   CONFIG.gen4_eieos_0s7 {true} \
   CONFIG.gt_loc_num {X99Y99} \
   CONFIG.gtcom_in_core_usp {2} \
   CONFIG.gtwiz_in_core_us {1} \
   CONFIG.gtwiz_in_core_usp {1} \
   CONFIG.iep_enable {false} \
   CONFIG.include_baroffset_reg {true} \
   CONFIG.ins_loss_profile {Add-in_Card} \
   CONFIG.insert_cips {true} \
   CONFIG.lane_order {Bottom} \
   CONFIG.lane_reversal {false} \
   CONFIG.last_core_cap_addr {0x100} \
   CONFIG.legacy_cfg_ext_if {false} \
   CONFIG.local_test {false} \
   CONFIG.master_cal_only {true} \
   CONFIG.mcap_enablement {None} \
   CONFIG.mhost_en {false} \
   CONFIG.mode_selection {Advanced} \
   CONFIG.msix_pcie_internal {false} \
   CONFIG.msix_preset {0} \
   CONFIG.msix_type {HARD} \
   CONFIG.mult_pf_des {false} \
   CONFIG.num_queues {512} \
   CONFIG.old_bridge_timeout {false} \
   CONFIG.parity_settings {None} \
   CONFIG.pcie_blk_locn {X0Y1} \
   CONFIG.pcie_extended_tag {true} \
   CONFIG.pcie_id_if {true} \
   CONFIG.pciebar2axibar_axil_master {0x0000000000000000} \
   CONFIG.pciebar2axibar_axist_bypass {0x0000000000000000} \
   CONFIG.pciebar2axibar_xdma {0x0000000000000000} \
   CONFIG.performance {false} \
   CONFIG.performance_exdes {false} \
   CONFIG.pf0_Use_Class_Code_Lookup_Assistant_qdma {false} \
   CONFIG.pf0_ari_enabled {true} \
   CONFIG.pf0_ats_enabled {false} \
   CONFIG.pf0_bar0_64bit_qdma {true} \
   CONFIG.pf0_bar0_enabled_qdma {true} \
   CONFIG.pf0_bar0_index {0} \
   CONFIG.pf0_bar0_prefetchable_qdma {true} \
   CONFIG.pf0_bar0_scale_qdma {Kilobytes} \
   CONFIG.pf0_bar0_size_qdma {256} \
   CONFIG.pf0_bar0_type_qdma {DMA} \
   CONFIG.pf0_bar1_64bit_qdma {false} \
   CONFIG.pf0_bar1_enabled_qdma {false} \
   CONFIG.pf0_bar1_index {7} \
   CONFIG.pf0_bar1_prefetchable_qdma {false} \
   CONFIG.pf0_bar1_scale_qdma {Megabytes} \
   CONFIG.pf0_bar1_size_qdma {128} \
   CONFIG.pf0_bar1_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf0_bar2_64bit_qdma {true} \
   CONFIG.pf0_bar2_enabled_qdma {true} \
   CONFIG.pf0_bar2_index {7} \
   CONFIG.pf0_bar2_prefetchable_qdma {true} \
   CONFIG.pf0_bar2_scale_qdma {Kilobytes} \
   CONFIG.pf0_bar2_size_qdma {8} \
   CONFIG.pf0_bar2_type_qdma {AXI_Lite_Master} \
   CONFIG.pf0_bar3_64bit_qdma {false} \
   CONFIG.pf0_bar3_enabled_qdma {false} \
   CONFIG.pf0_bar3_index {7} \
   CONFIG.pf0_bar3_prefetchable_qdma {false} \
   CONFIG.pf0_bar3_scale_qdma {Kilobytes} \
   CONFIG.pf0_bar3_size_qdma {128} \
   CONFIG.pf0_bar3_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf0_bar4_64bit_qdma {false} \
   CONFIG.pf0_bar4_enabled_qdma {false} \
   CONFIG.pf0_bar4_index {7} \
   CONFIG.pf0_bar4_prefetchable_qdma {false} \
   CONFIG.pf0_bar4_scale_qdma {Kilobytes} \
   CONFIG.pf0_bar4_size_qdma {128} \
   CONFIG.pf0_bar4_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf0_bar5_enabled_qdma {false} \
   CONFIG.pf0_bar5_index {7} \
   CONFIG.pf0_bar5_prefetchable_qdma {false} \
   CONFIG.pf0_bar5_scale_qdma {Kilobytes} \
   CONFIG.pf0_bar5_size_qdma {128} \
   CONFIG.pf0_bar5_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf0_base_class_menu_qdma {Memory_controller} \
   CONFIG.pf0_class_code_base_qdma {05} \
   CONFIG.pf0_class_code_interface_qdma {00} \
   CONFIG.pf0_class_code_qdma {058000} \
   CONFIG.pf0_class_code_sub_qdma {80} \
   CONFIG.pf0_device_id {B048} \
   CONFIG.pf0_expansion_rom_enabled_qdma {false} \
   CONFIG.pf0_expansion_rom_scale_qdma {Kilobytes} \
   CONFIG.pf0_expansion_rom_size_qdma {4} \
   CONFIG.pf0_expansion_rom_type_qdma {Expansion_ROM} \
   CONFIG.pf0_interrupt_pin {INTA} \
   CONFIG.pf0_link_status_slot_clock_config {true} \
   CONFIG.pf0_msi_cap_multimsgcap {1_vector} \
   CONFIG.pf0_msi_enabled {false} \
   CONFIG.pf0_msix_cap_pba_bir {BAR_0} \
   CONFIG.pf0_msix_cap_pba_offset {00008FE0} \
   CONFIG.pf0_msix_cap_table_bir {BAR_0} \
   CONFIG.pf0_msix_cap_table_offset {00008000} \
   CONFIG.pf0_msix_cap_table_size {020} \
   CONFIG.pf0_msix_enabled {true} \
   CONFIG.pf0_msix_enabled_qdma {true} \
   CONFIG.pf0_msix_impl_locn {External} \
   CONFIG.pf0_pciebar2axibar_0 {0x0000000000000000} \
   CONFIG.pf0_pciebar2axibar_1 {0x0000000000000000} \
   CONFIG.pf0_pciebar2axibar_2 {0x0000000000000000} \
   CONFIG.pf0_pciebar2axibar_3 {0x0000000000000000} \
   CONFIG.pf0_pciebar2axibar_4 {0x0000000000000000} \
   CONFIG.pf0_pciebar2axibar_5 {0x0000000000000000} \
   CONFIG.pf0_pciebar2axibar_6 {0x0000000000000000} \
   CONFIG.pf0_pri_enabled {false} \
   CONFIG.pf0_rbar_cap_bar0 {0x00000000fff0} \
   CONFIG.pf0_rbar_cap_bar1 {0x000000000000} \
   CONFIG.pf0_rbar_cap_bar2 {0x000000000000} \
   CONFIG.pf0_rbar_cap_bar3 {0x000000000000} \
   CONFIG.pf0_rbar_cap_bar4 {0x000000000000} \
   CONFIG.pf0_rbar_cap_bar5 {0x000000000000} \
   CONFIG.pf0_rbar_num {1} \
   CONFIG.pf0_revision_id {00} \
   CONFIG.pf0_sriov_bar0_64bit {true} \
   CONFIG.pf0_sriov_bar0_enabled {true} \
   CONFIG.pf0_sriov_bar0_prefetchable {true} \
   CONFIG.pf0_sriov_bar0_scale {Kilobytes} \
   CONFIG.pf0_sriov_bar0_size {32} \
   CONFIG.pf0_sriov_bar0_type {DMA} \
   CONFIG.pf0_sriov_bar1_64bit {false} \
   CONFIG.pf0_sriov_bar1_enabled {false} \
   CONFIG.pf0_sriov_bar1_prefetchable {false} \
   CONFIG.pf0_sriov_bar1_scale {Kilobytes} \
   CONFIG.pf0_sriov_bar1_size {4} \
   CONFIG.pf0_sriov_bar1_type {AXI_Bridge_Master} \
   CONFIG.pf0_sriov_bar2_64bit {true} \
   CONFIG.pf0_sriov_bar2_enabled {true} \
   CONFIG.pf0_sriov_bar2_prefetchable {true} \
   CONFIG.pf0_sriov_bar2_scale {Kilobytes} \
   CONFIG.pf0_sriov_bar2_size {4} \
   CONFIG.pf0_sriov_bar2_type {AXI_Lite_Master} \
   CONFIG.pf0_sriov_bar3_64bit {false} \
   CONFIG.pf0_sriov_bar3_enabled {false} \
   CONFIG.pf0_sriov_bar3_prefetchable {false} \
   CONFIG.pf0_sriov_bar3_scale {Kilobytes} \
   CONFIG.pf0_sriov_bar3_size {4} \
   CONFIG.pf0_sriov_bar3_type {AXI_Bridge_Master} \
   CONFIG.pf0_sriov_bar4_64bit {false} \
   CONFIG.pf0_sriov_bar4_enabled {false} \
   CONFIG.pf0_sriov_bar4_prefetchable {false} \
   CONFIG.pf0_sriov_bar4_scale {Kilobytes} \
   CONFIG.pf0_sriov_bar4_size {4} \
   CONFIG.pf0_sriov_bar4_type {AXI_Bridge_Master} \
   CONFIG.pf0_sriov_bar5_64bit {false} \
   CONFIG.pf0_sriov_bar5_enabled {false} \
   CONFIG.pf0_sriov_bar5_prefetchable {false} \
   CONFIG.pf0_sriov_bar5_scale {Kilobytes} \
   CONFIG.pf0_sriov_bar5_size {4} \
   CONFIG.pf0_sriov_bar5_type {AXI_Bridge_Master} \
   CONFIG.pf0_sriov_cap_ver {1} \
   CONFIG.pf0_sub_class_interface_menu_qdma {Other_memory_controller} \
   CONFIG.pf0_subsystem_id {0007} \
   CONFIG.pf0_subsystem_vendor_id {10EE} \
   CONFIG.pf0_vc_cap_enabled {true} \
   CONFIG.pf0_vf_pciebar2axibar_0 {0x0000000000000000} \
   CONFIG.pf0_vf_pciebar2axibar_1 {0x0000000040000000} \
   CONFIG.pf0_vf_pciebar2axibar_2 {0x0000000040000000} \
   CONFIG.pf0_vf_pciebar2axibar_3 {0x0000000000000000} \
   CONFIG.pf0_vf_pciebar2axibar_4 {0x0000000000000000} \
   CONFIG.pf0_vf_pciebar2axibar_5 {0x0000000000000000} \
   CONFIG.pf1_Use_Class_Code_Lookup_Assistant_qdma {false} \
   CONFIG.pf1_bar0_64bit_qdma {true} \
   CONFIG.pf1_bar0_enabled_qdma {true} \
   CONFIG.pf1_bar0_index {0} \
   CONFIG.pf1_bar0_prefetchable_qdma {true} \
   CONFIG.pf1_bar0_scale_qdma {Kilobytes} \
   CONFIG.pf1_bar0_size_qdma {256} \
   CONFIG.pf1_bar0_type_qdma {DMA} \
   CONFIG.pf1_bar1_64bit_qdma {false} \
   CONFIG.pf1_bar1_enabled_qdma {false} \
   CONFIG.pf1_bar1_index {7} \
   CONFIG.pf1_bar1_prefetchable_qdma {false} \
   CONFIG.pf1_bar1_scale_qdma {Megabytes} \
   CONFIG.pf1_bar1_size_qdma {128} \
   CONFIG.pf1_bar1_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf1_bar2_64bit_qdma {true} \
   CONFIG.pf1_bar2_enabled_qdma {true} \
   CONFIG.pf1_bar2_index {7} \
   CONFIG.pf1_bar2_prefetchable_qdma {true} \
   CONFIG.pf1_bar2_scale_qdma {Kilobytes} \
   CONFIG.pf1_bar2_size_qdma {8} \
   CONFIG.pf1_bar2_type_qdma {AXI_Lite_Master} \
   CONFIG.pf1_bar3_64bit_qdma {false} \
   CONFIG.pf1_bar3_enabled_qdma {false} \
   CONFIG.pf1_bar3_index {7} \
   CONFIG.pf1_bar3_prefetchable_qdma {false} \
   CONFIG.pf1_bar3_scale_qdma {Kilobytes} \
   CONFIG.pf1_bar3_size_qdma {128} \
   CONFIG.pf1_bar3_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf1_bar4_64bit_qdma {false} \
   CONFIG.pf1_bar4_enabled_qdma {false} \
   CONFIG.pf1_bar4_index {7} \
   CONFIG.pf1_bar4_prefetchable_qdma {false} \
   CONFIG.pf1_bar4_scale_qdma {Kilobytes} \
   CONFIG.pf1_bar4_size_qdma {128} \
   CONFIG.pf1_bar4_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf1_bar5_enabled_qdma {false} \
   CONFIG.pf1_bar5_index {7} \
   CONFIG.pf1_bar5_prefetchable_qdma {false} \
   CONFIG.pf1_bar5_scale_qdma {Kilobytes} \
   CONFIG.pf1_bar5_size_qdma {128} \
   CONFIG.pf1_bar5_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf1_base_class_menu_qdma {Memory_controller} \
   CONFIG.pf1_class_code_base_qdma {05} \
   CONFIG.pf1_class_code_interface_qdma {00} \
   CONFIG.pf1_class_code_qdma {058000} \
   CONFIG.pf1_class_code_sub_qdma {80} \
   CONFIG.pf1_device_id {913F} \
   CONFIG.pf1_expansion_rom_enabled_qdma {false} \
   CONFIG.pf1_expansion_rom_scale_qdma {Kilobytes} \
   CONFIG.pf1_expansion_rom_size_qdma {4} \
   CONFIG.pf1_expansion_rom_type_qdma {Expansion_ROM} \
   CONFIG.pf1_msi_enabled {false} \
   CONFIG.pf1_msix_cap_pba_bir {BAR_0} \
   CONFIG.pf1_msix_cap_pba_offset {00010050} \
   CONFIG.pf1_msix_cap_table_bir {BAR_0} \
   CONFIG.pf1_msix_cap_table_offset {00010040} \
   CONFIG.pf1_msix_cap_table_size {020} \
   CONFIG.pf1_msix_enabled {true} \
   CONFIG.pf1_msix_enabled_qdma {true} \
   CONFIG.pf1_pciebar2axibar_0 {0x0000000000000000} \
   CONFIG.pf1_pciebar2axibar_1 {0x0000000010000000} \
   CONFIG.pf1_pciebar2axibar_2 {0x0000000010000000} \
   CONFIG.pf1_pciebar2axibar_3 {0x0000000000000000} \
   CONFIG.pf1_pciebar2axibar_4 {0x0000000000000000} \
   CONFIG.pf1_pciebar2axibar_5 {0x0000000000000000} \
   CONFIG.pf1_pciebar2axibar_6 {0x0000000000000000} \
   CONFIG.pf1_rbar_cap_bar0 {0x00000000fff0} \
   CONFIG.pf1_rbar_cap_bar1 {0x000000000000} \
   CONFIG.pf1_rbar_cap_bar2 {0x000000000000} \
   CONFIG.pf1_rbar_cap_bar3 {0x000000000000} \
   CONFIG.pf1_rbar_cap_bar4 {0x000000000000} \
   CONFIG.pf1_rbar_cap_bar5 {0x000000000000} \
   CONFIG.pf1_rbar_num {1} \
   CONFIG.pf1_revision_id {00} \
   CONFIG.pf1_sriov_bar0_64bit {true} \
   CONFIG.pf1_sriov_bar0_enabled {true} \
   CONFIG.pf1_sriov_bar0_prefetchable {true} \
   CONFIG.pf1_sriov_bar0_scale {Kilobytes} \
   CONFIG.pf1_sriov_bar0_size {32} \
   CONFIG.pf1_sriov_bar0_type {DMA} \
   CONFIG.pf1_sriov_bar1_64bit {false} \
   CONFIG.pf1_sriov_bar1_enabled {false} \
   CONFIG.pf1_sriov_bar1_prefetchable {false} \
   CONFIG.pf1_sriov_bar1_scale {Kilobytes} \
   CONFIG.pf1_sriov_bar1_size {4} \
   CONFIG.pf1_sriov_bar1_type {AXI_Bridge_Master} \
   CONFIG.pf1_sriov_bar2_64bit {true} \
   CONFIG.pf1_sriov_bar2_enabled {true} \
   CONFIG.pf1_sriov_bar2_prefetchable {true} \
   CONFIG.pf1_sriov_bar2_scale {Kilobytes} \
   CONFIG.pf1_sriov_bar2_size {4} \
   CONFIG.pf1_sriov_bar2_type {AXI_Lite_Master} \
   CONFIG.pf1_sriov_bar3_64bit {false} \
   CONFIG.pf1_sriov_bar3_enabled {false} \
   CONFIG.pf1_sriov_bar3_prefetchable {false} \
   CONFIG.pf1_sriov_bar3_scale {Kilobytes} \
   CONFIG.pf1_sriov_bar3_size {4} \
   CONFIG.pf1_sriov_bar3_type {AXI_Bridge_Master} \
   CONFIG.pf1_sriov_bar4_64bit {false} \
   CONFIG.pf1_sriov_bar4_enabled {false} \
   CONFIG.pf1_sriov_bar4_prefetchable {false} \
   CONFIG.pf1_sriov_bar4_scale {Kilobytes} \
   CONFIG.pf1_sriov_bar4_size {4} \
   CONFIG.pf1_sriov_bar4_type {AXI_Bridge_Master} \
   CONFIG.pf1_sriov_bar5_64bit {false} \
   CONFIG.pf1_sriov_bar5_enabled {false} \
   CONFIG.pf1_sriov_bar5_prefetchable {false} \
   CONFIG.pf1_sriov_bar5_scale {Kilobytes} \
   CONFIG.pf1_sriov_bar5_size {4} \
   CONFIG.pf1_sriov_bar5_type {AXI_Bridge_Master} \
   CONFIG.pf1_sub_class_interface_menu_qdma {Other_memory_controller} \
   CONFIG.pf1_subsystem_id {0007} \
   CONFIG.pf1_subsystem_vendor_id {10EE} \
   CONFIG.pf1_vendor_id {10EE} \
   CONFIG.pf1_vf_pciebar2axibar_0 {0x0000000000000000} \
   CONFIG.pf1_vf_pciebar2axibar_1 {0x0000000050000000} \
   CONFIG.pf1_vf_pciebar2axibar_2 {0x0000000050000000} \
   CONFIG.pf1_vf_pciebar2axibar_3 {0x0000000000000000} \
   CONFIG.pf1_vf_pciebar2axibar_4 {0x0000000000000000} \
   CONFIG.pf1_vf_pciebar2axibar_5 {0x0000000000000000} \
   CONFIG.pf2_Use_Class_Code_Lookup_Assistant_qdma {false} \
   CONFIG.pf2_bar0_64bit_qdma {true} \
   CONFIG.pf2_bar0_enabled_qdma {true} \
   CONFIG.pf2_bar0_index {0} \
   CONFIG.pf2_bar0_prefetchable_qdma {true} \
   CONFIG.pf2_bar0_scale_qdma {Kilobytes} \
   CONFIG.pf2_bar0_size_qdma {256} \
   CONFIG.pf2_bar0_type_qdma {DMA} \
   CONFIG.pf2_bar1_64bit_qdma {false} \
   CONFIG.pf2_bar1_enabled_qdma {false} \
   CONFIG.pf2_bar1_index {7} \
   CONFIG.pf2_bar1_prefetchable_qdma {false} \
   CONFIG.pf2_bar1_scale_qdma {Megabytes} \
   CONFIG.pf2_bar1_size_qdma {128} \
   CONFIG.pf2_bar1_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf2_bar2_64bit_qdma {true} \
   CONFIG.pf2_bar2_enabled_qdma {true} \
   CONFIG.pf2_bar2_index {7} \
   CONFIG.pf2_bar2_prefetchable_qdma {true} \
   CONFIG.pf2_bar2_scale_qdma {Kilobytes} \
   CONFIG.pf2_bar2_size_qdma {8} \
   CONFIG.pf2_bar2_type_qdma {AXI_Lite_Master} \
   CONFIG.pf2_bar3_64bit_qdma {false} \
   CONFIG.pf2_bar3_enabled_qdma {false} \
   CONFIG.pf2_bar3_index {7} \
   CONFIG.pf2_bar3_prefetchable_qdma {false} \
   CONFIG.pf2_bar3_scale_qdma {Kilobytes} \
   CONFIG.pf2_bar3_size_qdma {128} \
   CONFIG.pf2_bar3_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf2_bar4_64bit_qdma {false} \
   CONFIG.pf2_bar4_enabled_qdma {false} \
   CONFIG.pf2_bar4_index {7} \
   CONFIG.pf2_bar4_prefetchable_qdma {false} \
   CONFIG.pf2_bar4_scale_qdma {Kilobytes} \
   CONFIG.pf2_bar4_size_qdma {128} \
   CONFIG.pf2_bar4_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf2_bar5_enabled_qdma {false} \
   CONFIG.pf2_bar5_index {7} \
   CONFIG.pf2_bar5_prefetchable_qdma {false} \
   CONFIG.pf2_bar5_scale_qdma {Kilobytes} \
   CONFIG.pf2_bar5_size_qdma {128} \
   CONFIG.pf2_bar5_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf2_base_class_menu_qdma {Memory_controller} \
   CONFIG.pf2_class_code_base_qdma {05} \
   CONFIG.pf2_class_code_interface_qdma {00} \
   CONFIG.pf2_class_code_qdma {058000} \
   CONFIG.pf2_class_code_sub_qdma {80} \
   CONFIG.pf2_device_id {B248} \
   CONFIG.pf2_expansion_rom_enabled_qdma {false} \
   CONFIG.pf2_expansion_rom_scale_qdma {Kilobytes} \
   CONFIG.pf2_expansion_rom_size_qdma {4} \
   CONFIG.pf2_expansion_rom_type_qdma {Expansion_ROM} \
   CONFIG.pf2_msi_enabled {false} \
   CONFIG.pf2_msix_enabled_qdma {true} \
   CONFIG.pf2_pciebar2axibar_0 {0x0000000000000000} \
   CONFIG.pf2_pciebar2axibar_1 {0x0000000020000000} \
   CONFIG.pf2_pciebar2axibar_2 {0x0000000020000000} \
   CONFIG.pf2_pciebar2axibar_3 {0x0000000000000000} \
   CONFIG.pf2_pciebar2axibar_4 {0x0000000000000000} \
   CONFIG.pf2_pciebar2axibar_5 {0x0000000000000000} \
   CONFIG.pf2_pciebar2axibar_6 {0x0000000000000000} \
   CONFIG.pf2_rbar_cap_bar0 {0x00000000fff0} \
   CONFIG.pf2_rbar_cap_bar1 {0x000000000000} \
   CONFIG.pf2_rbar_cap_bar2 {0x000000000000} \
   CONFIG.pf2_rbar_cap_bar3 {0x000000000000} \
   CONFIG.pf2_rbar_cap_bar4 {0x000000000000} \
   CONFIG.pf2_rbar_cap_bar5 {0x000000000000} \
   CONFIG.pf2_rbar_num {1} \
   CONFIG.pf2_revision_id {00} \
   CONFIG.pf2_sriov_bar0_64bit {true} \
   CONFIG.pf2_sriov_bar0_enabled {true} \
   CONFIG.pf2_sriov_bar0_prefetchable {true} \
   CONFIG.pf2_sriov_bar0_scale {Kilobytes} \
   CONFIG.pf2_sriov_bar0_size {32} \
   CONFIG.pf2_sriov_bar0_type {DMA} \
   CONFIG.pf2_sriov_bar1_64bit {false} \
   CONFIG.pf2_sriov_bar1_enabled {false} \
   CONFIG.pf2_sriov_bar1_prefetchable {false} \
   CONFIG.pf2_sriov_bar1_scale {Kilobytes} \
   CONFIG.pf2_sriov_bar1_size {4} \
   CONFIG.pf2_sriov_bar1_type {AXI_Bridge_Master} \
   CONFIG.pf2_sriov_bar2_64bit {true} \
   CONFIG.pf2_sriov_bar2_enabled {true} \
   CONFIG.pf2_sriov_bar2_prefetchable {true} \
   CONFIG.pf2_sriov_bar2_scale {Kilobytes} \
   CONFIG.pf2_sriov_bar2_size {4} \
   CONFIG.pf2_sriov_bar2_type {AXI_Lite_Master} \
   CONFIG.pf2_sriov_bar3_64bit {false} \
   CONFIG.pf2_sriov_bar3_enabled {false} \
   CONFIG.pf2_sriov_bar3_prefetchable {false} \
   CONFIG.pf2_sriov_bar3_scale {Kilobytes} \
   CONFIG.pf2_sriov_bar3_size {4} \
   CONFIG.pf2_sriov_bar3_type {AXI_Bridge_Master} \
   CONFIG.pf2_sriov_bar4_64bit {false} \
   CONFIG.pf2_sriov_bar4_enabled {false} \
   CONFIG.pf2_sriov_bar4_prefetchable {false} \
   CONFIG.pf2_sriov_bar4_scale {Kilobytes} \
   CONFIG.pf2_sriov_bar4_size {4} \
   CONFIG.pf2_sriov_bar4_type {AXI_Bridge_Master} \
   CONFIG.pf2_sriov_bar5_64bit {false} \
   CONFIG.pf2_sriov_bar5_enabled {false} \
   CONFIG.pf2_sriov_bar5_prefetchable {false} \
   CONFIG.pf2_sriov_bar5_scale {Kilobytes} \
   CONFIG.pf2_sriov_bar5_size {4} \
   CONFIG.pf2_sriov_bar5_type {AXI_Bridge_Master} \
   CONFIG.pf2_sub_class_interface_menu_qdma {Other_memory_controller} \
   CONFIG.pf2_subsystem_id {0007} \
   CONFIG.pf2_subsystem_vendor_id {10EE} \
   CONFIG.pf2_vendor_id {10EE} \
   CONFIG.pf2_vf_pciebar2axibar_0 {0x0000000000000000} \
   CONFIG.pf2_vf_pciebar2axibar_1 {0x0000000060000000} \
   CONFIG.pf2_vf_pciebar2axibar_2 {0x0000000060000000} \
   CONFIG.pf2_vf_pciebar2axibar_3 {0x0000000000000000} \
   CONFIG.pf2_vf_pciebar2axibar_4 {0x0000000000000000} \
   CONFIG.pf2_vf_pciebar2axibar_5 {0x0000000000000000} \
   CONFIG.pf3_Use_Class_Code_Lookup_Assistant_qdma {false} \
   CONFIG.pf3_bar0_64bit_qdma {true} \
   CONFIG.pf3_bar0_enabled_qdma {true} \
   CONFIG.pf3_bar0_index {0} \
   CONFIG.pf3_bar0_prefetchable_qdma {true} \
   CONFIG.pf3_bar0_scale_qdma {Kilobytes} \
   CONFIG.pf3_bar0_size_qdma {256} \
   CONFIG.pf3_bar0_type_qdma {DMA} \
   CONFIG.pf3_bar1_64bit_qdma {false} \
   CONFIG.pf3_bar1_enabled_qdma {false} \
   CONFIG.pf3_bar1_index {7} \
   CONFIG.pf3_bar1_prefetchable_qdma {false} \
   CONFIG.pf3_bar1_scale_qdma {Megabytes} \
   CONFIG.pf3_bar1_size_qdma {128} \
   CONFIG.pf3_bar1_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf3_bar2_64bit_qdma {true} \
   CONFIG.pf3_bar2_enabled_qdma {true} \
   CONFIG.pf3_bar2_index {7} \
   CONFIG.pf3_bar2_prefetchable_qdma {true} \
   CONFIG.pf3_bar2_scale_qdma {Kilobytes} \
   CONFIG.pf3_bar2_size_qdma {8} \
   CONFIG.pf3_bar2_type_qdma {AXI_Lite_Master} \
   CONFIG.pf3_bar3_64bit_qdma {false} \
   CONFIG.pf3_bar3_enabled_qdma {false} \
   CONFIG.pf3_bar3_index {7} \
   CONFIG.pf3_bar3_prefetchable_qdma {false} \
   CONFIG.pf3_bar3_scale_qdma {Kilobytes} \
   CONFIG.pf3_bar3_size_qdma {128} \
   CONFIG.pf3_bar3_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf3_bar4_64bit_qdma {false} \
   CONFIG.pf3_bar4_enabled_qdma {false} \
   CONFIG.pf3_bar4_index {7} \
   CONFIG.pf3_bar4_prefetchable_qdma {false} \
   CONFIG.pf3_bar4_scale_qdma {Kilobytes} \
   CONFIG.pf3_bar4_size_qdma {128} \
   CONFIG.pf3_bar4_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf3_bar5_enabled_qdma {false} \
   CONFIG.pf3_bar5_index {7} \
   CONFIG.pf3_bar5_prefetchable_qdma {false} \
   CONFIG.pf3_bar5_scale_qdma {Kilobytes} \
   CONFIG.pf3_bar5_size_qdma {128} \
   CONFIG.pf3_bar5_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf3_base_class_menu_qdma {Memory_controller} \
   CONFIG.pf3_class_code_base_qdma {05} \
   CONFIG.pf3_class_code_interface_qdma {00} \
   CONFIG.pf3_class_code_qdma {058000} \
   CONFIG.pf3_class_code_sub_qdma {80} \
   CONFIG.pf3_device_id {B348} \
   CONFIG.pf3_expansion_rom_enabled_qdma {false} \
   CONFIG.pf3_expansion_rom_scale_qdma {Kilobytes} \
   CONFIG.pf3_expansion_rom_size_qdma {4} \
   CONFIG.pf3_expansion_rom_type_qdma {Expansion_ROM} \
   CONFIG.pf3_msi_enabled {false} \
   CONFIG.pf3_msix_enabled_qdma {true} \
   CONFIG.pf3_pciebar2axibar_0 {0x0000000000000000} \
   CONFIG.pf3_pciebar2axibar_1 {0x0000000030000000} \
   CONFIG.pf3_pciebar2axibar_2 {0x0000000030000000} \
   CONFIG.pf3_pciebar2axibar_3 {0x0000000000000000} \
   CONFIG.pf3_pciebar2axibar_4 {0x0000000000000000} \
   CONFIG.pf3_pciebar2axibar_5 {0x0000000000000000} \
   CONFIG.pf3_pciebar2axibar_6 {0x0000000000000000} \
   CONFIG.pf3_rbar_cap_bar0 {0x00000000fff0} \
   CONFIG.pf3_rbar_cap_bar1 {0x000000000000} \
   CONFIG.pf3_rbar_cap_bar2 {0x000000000000} \
   CONFIG.pf3_rbar_cap_bar3 {0x000000000000} \
   CONFIG.pf3_rbar_cap_bar4 {0x000000000000} \
   CONFIG.pf3_rbar_cap_bar5 {0x000000000000} \
   CONFIG.pf3_rbar_num {1} \
   CONFIG.pf3_revision_id {00} \
   CONFIG.pf3_sriov_bar0_64bit {true} \
   CONFIG.pf3_sriov_bar0_enabled {true} \
   CONFIG.pf3_sriov_bar0_prefetchable {true} \
   CONFIG.pf3_sriov_bar0_scale {Kilobytes} \
   CONFIG.pf3_sriov_bar0_size {32} \
   CONFIG.pf3_sriov_bar0_type {DMA} \
   CONFIG.pf3_sriov_bar1_64bit {false} \
   CONFIG.pf3_sriov_bar1_enabled {false} \
   CONFIG.pf3_sriov_bar1_prefetchable {false} \
   CONFIG.pf3_sriov_bar1_scale {Kilobytes} \
   CONFIG.pf3_sriov_bar1_size {4} \
   CONFIG.pf3_sriov_bar1_type {AXI_Bridge_Master} \
   CONFIG.pf3_sriov_bar2_64bit {true} \
   CONFIG.pf3_sriov_bar2_enabled {true} \
   CONFIG.pf3_sriov_bar2_prefetchable {true} \
   CONFIG.pf3_sriov_bar2_scale {Kilobytes} \
   CONFIG.pf3_sriov_bar2_size {4} \
   CONFIG.pf3_sriov_bar2_type {AXI_Lite_Master} \
   CONFIG.pf3_sriov_bar3_64bit {false} \
   CONFIG.pf3_sriov_bar3_enabled {false} \
   CONFIG.pf3_sriov_bar3_prefetchable {false} \
   CONFIG.pf3_sriov_bar3_scale {Kilobytes} \
   CONFIG.pf3_sriov_bar3_size {4} \
   CONFIG.pf3_sriov_bar3_type {AXI_Bridge_Master} \
   CONFIG.pf3_sriov_bar4_64bit {false} \
   CONFIG.pf3_sriov_bar4_enabled {false} \
   CONFIG.pf3_sriov_bar4_prefetchable {false} \
   CONFIG.pf3_sriov_bar4_scale {Kilobytes} \
   CONFIG.pf3_sriov_bar4_size {4} \
   CONFIG.pf3_sriov_bar4_type {AXI_Bridge_Master} \
   CONFIG.pf3_sriov_bar5_64bit {false} \
   CONFIG.pf3_sriov_bar5_enabled {false} \
   CONFIG.pf3_sriov_bar5_prefetchable {false} \
   CONFIG.pf3_sriov_bar5_scale {Kilobytes} \
   CONFIG.pf3_sriov_bar5_size {4} \
   CONFIG.pf3_sriov_bar5_type {AXI_Bridge_Master} \
   CONFIG.pf3_sub_class_interface_menu_qdma {Other_memory_controller} \
   CONFIG.pf3_subsystem_id {0007} \
   CONFIG.pf3_subsystem_vendor_id {10EE} \
   CONFIG.pf3_vendor_id {10EE} \
   CONFIG.pf3_vf_pciebar2axibar_0 {0x0000000000000000} \
   CONFIG.pf3_vf_pciebar2axibar_1 {0x0000000070000000} \
   CONFIG.pf3_vf_pciebar2axibar_2 {0x0000000070000000} \
   CONFIG.pf3_vf_pciebar2axibar_3 {0x0000000000000000} \
   CONFIG.pf3_vf_pciebar2axibar_4 {0x0000000000000000} \
   CONFIG.pf3_vf_pciebar2axibar_5 {0x0000000000000000} \
   CONFIG.pfch_cache_depth {16} \
   CONFIG.pipe_line_stage {2} \
   CONFIG.pipe_sim {false} \
   CONFIG.pl_link_cap_max_link_speed {16.0_GT/s} \
   CONFIG.pl_link_cap_max_link_width {X8} \
   CONFIG.plltype {QPLL0} \
   CONFIG.rbar_enable {false} \
   CONFIG.ref_clk_freq {100_MHz} \
   CONFIG.rq_rcfg_en {TRUE} \
   CONFIG.rx_detect {Default} \
   CONFIG.select_quad {GTH_Quad_128} \
   CONFIG.set_finite_credit {false} \
   CONFIG.shell_bridge {false} \
   CONFIG.silicon_rev {Pre-Production} \
   CONFIG.sim_model {NO} \
   CONFIG.soft_nic {false} \
   CONFIG.soft_nic_bridge {false} \
   CONFIG.split_dma {true} \
   CONFIG.sys_reset_polarity {ACTIVE_LOW} \
   CONFIG.tandem_enable_rfsoc {false} \
   CONFIG.testname {st} \
   CONFIG.timeout0_sel {14} \
   CONFIG.timeout1_sel {15} \
   CONFIG.timeout_mult {3} \
   CONFIG.tl_credits_cd {15} \
   CONFIG.tl_credits_ch {15} \
   CONFIG.tl_pf_enable_reg {1} \
   CONFIG.tl_tx_mux_strict_priority {false} \
   CONFIG.type1_membase_memlimit_enable {Disabled} \
   CONFIG.type1_prefetchable_membase_memlimit {Disabled} \
   CONFIG.use_standard_interfaces {true} \
   CONFIG.usplus_es1_seqnum_bypass {false} \
   CONFIG.usr_irq_exdes {false} \
   CONFIG.usr_irq_xdma_type_interface {false} \
   CONFIG.vcu118_board {false} \
   CONFIG.vcu118_ddr_ex {false} \
   CONFIG.vdm_en {false} \
   CONFIG.vdpa_exdes {false} \
   CONFIG.vendor_id {10EE} \
   CONFIG.virtio_en {false} \
   CONFIG.virtio_exdes {false} \
   CONFIG.virtio_perf_exdes {false} \
   CONFIG.vsec_cap_addr {0xE00} \
   CONFIG.vu9p_board {false} \
   CONFIG.vu9p_tul_ex {false} \
   CONFIG.wrb_coal_loop_fix_disable {false} \
   CONFIG.wrb_coal_max_buf {16} \
   CONFIG.xdma_axi_intf_mm {AXI_Memory_Mapped} \
   CONFIG.xdma_axilite_slave {false} \
   CONFIG.xdma_dsc_bypass {false} \
   CONFIG.xdma_en {true} \
   CONFIG.xdma_non_incremental_exdes {false} \
   CONFIG.xdma_num_usr_irq {16} \
   CONFIG.xdma_pcie_64bit_en {false} \
   CONFIG.xdma_pcie_prefetchable {false} \
   CONFIG.xdma_rnum_chnl {4} \
   CONFIG.xdma_rnum_rids {32} \
   CONFIG.xdma_scale {Megabytes} \
   CONFIG.xdma_size {1} \
   CONFIG.xdma_st_infinite_desc_exdes {false} \
   CONFIG.xdma_sts_ports {false} \
   CONFIG.xdma_wnum_chnl {4} \
   CONFIG.xdma_wnum_rids {32} \
   CONFIG.xlnx_ddr_ex {false} \
   CONFIG.xlnx_ref_board {VCK190} \
 ] $qdma_2

  # Create instance: qdma_2_support
  create_hier_cell_qdma_2_support [current_bd_instance .] qdma_2_support

  # Create instance: rst_cips_reset_gen_333M, and set properties
  set rst_cips_reset_gen_333M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_cips_reset_gen_333M ]

  # Create interface connections
  connect_bd_intf_net -intf_net BRAM_PORTB_1 [get_bd_intf_ports BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTB]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTA]
  connect_bd_intf_net -intf_net ddr4_dimm1_sma_clk_0_1 [get_bd_intf_ports ddr4_dimm1_sma_clk_0] [get_bd_intf_pins qdma_2_support/ddr4_dimm1_sma_clk_0]
  connect_bd_intf_net -intf_net dsc_crdt_in_1 [get_bd_intf_ports dsc_crdt_in] [get_bd_intf_pins qdma_2/dsc_crdt_in]
  connect_bd_intf_net -intf_net pcie_refclk_1 [get_bd_intf_ports pcie_refclk] [get_bd_intf_pins qdma_2_support/pcie_refclk]
  connect_bd_intf_net -intf_net qdma_2_M_AXI_LITE [get_bd_intf_ports M_AXI_LITE] [get_bd_intf_pins qdma_2/M_AXI_LITE]
  connect_bd_intf_net -intf_net qdma_2_axis_c2h_drop [get_bd_intf_ports axis_c2h_drop] [get_bd_intf_pins qdma_2/axis_c2h_drop]
  connect_bd_intf_net -intf_net qdma_2_m_axis_h2c [get_bd_intf_ports m_axis_h2c] [get_bd_intf_pins qdma_2/m_axis_h2c]
  connect_bd_intf_net -intf_net qdma_2_pcie_cfg_control_if [get_bd_intf_pins qdma_2/pcie_cfg_control_if] [get_bd_intf_pins qdma_2_support/pcie_cfg_control]
  connect_bd_intf_net -intf_net qdma_2_pcie_cfg_external_msix_without_msi_if [get_bd_intf_pins qdma_2/pcie_cfg_external_msix_without_msi_if] [get_bd_intf_pins qdma_2_support/pcie_cfg_external_msix_without_msi]
  connect_bd_intf_net -intf_net qdma_2_pcie_cfg_interrupt [get_bd_intf_pins qdma_2/pcie_cfg_interrupt] [get_bd_intf_pins qdma_2_support/pcie_cfg_interrupt]
  connect_bd_intf_net -intf_net qdma_2_pcie_cfg_mgmt_if [get_bd_intf_pins qdma_2/pcie_cfg_mgmt_if] [get_bd_intf_pins qdma_2_support/pcie_cfg_mgmt]
  connect_bd_intf_net -intf_net qdma_2_qsts_out [get_bd_intf_ports qsts_out] [get_bd_intf_pins qdma_2/qsts_out]
  connect_bd_intf_net -intf_net qdma_2_s_axis_cc [get_bd_intf_pins qdma_2/s_axis_cc] [get_bd_intf_pins qdma_2_support/s_axis_cc]
  connect_bd_intf_net -intf_net qdma_2_s_axis_rq [get_bd_intf_pins qdma_2/s_axis_rq] [get_bd_intf_pins qdma_2_support/s_axis_rq]
  connect_bd_intf_net -intf_net qdma_2_support_M00_AXI [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] [get_bd_intf_pins qdma_2_support/M00_AXI]
  connect_bd_intf_net -intf_net qdma_2_support_ddr4_dimm1_0 [get_bd_intf_ports ddr4_dimm1_0] [get_bd_intf_pins qdma_2_support/ddr4_dimm1_0]
  connect_bd_intf_net -intf_net qdma_2_support_m_axis_cq [get_bd_intf_pins qdma_2/m_axis_cq] [get_bd_intf_pins qdma_2_support/m_axis_cq]
connect_bd_intf_net -intf_net [get_bd_intf_nets qdma_2_support_m_axis_cq] [get_bd_intf_ports m_axis_cq_monitor] [get_bd_intf_pins qdma_2/m_axis_cq]
  connect_bd_intf_net -intf_net qdma_2_support_m_axis_rc [get_bd_intf_pins qdma_2/m_axis_rc] [get_bd_intf_pins qdma_2_support/m_axis_rc]
  connect_bd_intf_net -intf_net qdma_2_support_pcie_cfg_fc [get_bd_intf_pins qdma_2/pcie_cfg_fc] [get_bd_intf_pins qdma_2_support/pcie_cfg_fc]
  connect_bd_intf_net -intf_net qdma_2_support_pcie_cfg_mesg_rcvd [get_bd_intf_pins qdma_2/pcie_cfg_mesg_rcvd] [get_bd_intf_pins qdma_2_support/pcie_cfg_mesg_rcvd]
  connect_bd_intf_net -intf_net qdma_2_support_pcie_cfg_mesg_tx [get_bd_intf_pins qdma_2/pcie_cfg_mesg_tx] [get_bd_intf_pins qdma_2_support/pcie_cfg_mesg_tx]
  connect_bd_intf_net -intf_net qdma_2_support_pcie_cfg_status [get_bd_intf_pins qdma_2/pcie_cfg_status_if] [get_bd_intf_pins qdma_2_support/pcie_cfg_status]
  connect_bd_intf_net -intf_net qdma_2_support_pcie_mgt [get_bd_intf_ports pcie_mgt] [get_bd_intf_pins qdma_2_support/pcie_mgt]
  connect_bd_intf_net -intf_net qdma_2_support_pcie_transmit_fc [get_bd_intf_pins qdma_2/pcie_transmit_fc_if] [get_bd_intf_pins qdma_2_support/pcie_transmit_fc]
  connect_bd_intf_net -intf_net qdma_2_tm_dsc_sts [get_bd_intf_ports tm_dsc_sts] [get_bd_intf_pins qdma_2/tm_dsc_sts]
  connect_bd_intf_net -intf_net s_axis_c2h_1 [get_bd_intf_ports s_axis_c2h] [get_bd_intf_pins qdma_2/s_axis_c2h]
  connect_bd_intf_net -intf_net s_axis_c2h_cmpt_1 [get_bd_intf_ports s_axis_c2h_cmpt] [get_bd_intf_pins qdma_2/s_axis_c2h_cmpt]
  connect_bd_intf_net -intf_net usr_flr_1 [get_bd_intf_ports usr_flr] [get_bd_intf_pins qdma_2/usr_flr]
  connect_bd_intf_net -intf_net usr_irq_1 [get_bd_intf_ports usr_irq] [get_bd_intf_pins qdma_2/usr_irq]

  # Create port connections
  connect_bd_net -net qdma_2_axi_aclk [get_bd_ports axi_aclk] [get_bd_pins qdma_2/axi_aclk]
  connect_bd_net -net qdma_2_axi_aresetn [get_bd_ports axi_aresetn] [get_bd_pins qdma_2/axi_aresetn]
  connect_bd_net -net qdma_2_axis_c2h_dmawr_cmp [get_bd_ports axis_c2h_dmawr_cmp] [get_bd_pins qdma_2/axis_c2h_dmawr_cmp]
  connect_bd_net -net qdma_2_support_phy_rdy_out [get_bd_ports phy_rdy_out] [get_bd_pins qdma_2/phy_rdy_out_sd] [get_bd_pins qdma_2_support/phy_rdy_out]
  connect_bd_net -net qdma_2_support_pl0_ref_clk [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins qdma_2_support/pl0_ref_clk] [get_bd_pins rst_cips_reset_gen_333M/slowest_sync_clk]
  connect_bd_net -net qdma_2_support_pl0_resetn [get_bd_pins qdma_2_support/pl0_resetn] [get_bd_pins rst_cips_reset_gen_333M/ext_reset_in]
  connect_bd_net -net qdma_2_support_sys_reset [get_bd_ports sys_reset] [get_bd_pins qdma_2_support/sys_reset]
  connect_bd_net -net qdma_2_support_user_clk [get_bd_ports user_clk] [get_bd_pins qdma_2/user_clk_sd] [get_bd_pins qdma_2_support/user_clk]
  connect_bd_net -net qdma_2_support_user_lnk_up [get_bd_ports user_lnk_up] [get_bd_pins qdma_2/user_lnk_up_sd] [get_bd_pins qdma_2_support/user_lnk_up]
  connect_bd_net -net qdma_2_support_user_reset [get_bd_ports user_reset] [get_bd_pins qdma_2/user_reset_sd] [get_bd_pins qdma_2_support/user_reset]
  connect_bd_net -net rst_cips_reset_gen_333M_peripheral_aresetn [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_cips_reset_gen_333M/peripheral_aresetn]
  connect_bd_net -net soft_reset_n_1 [get_bd_ports soft_reset_n] [get_bd_pins qdma_2/soft_reset_n]

  # Create address segments
  assign_bd_address -offset 0x44A00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces qdma_2/M_AXI_LITE] [get_bd_addr_segs M_AXI_LITE/Reg] -force
  assign_bd_address -offset 0x020100000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces qdma_2_support/versal_cips_0/FPD_CCI_NOC_0] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0x020100000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces qdma_2_support/versal_cips_0/FPD_CCI_NOC_1] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0x020100000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces qdma_2_support/versal_cips_0/FPD_CCI_NOC_2] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0x020100000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces qdma_2_support/versal_cips_0/FPD_CCI_NOC_3] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0x020100000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces qdma_2_support/versal_cips_0/LPD_AXI_NOC_0] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0x020100000000 -range 0x00002000 -target_address_space [get_bd_addr_spaces qdma_2_support/versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces qdma_2_support/versal_cips_0/FPD_CCI_NOC_0] [get_bd_addr_segs qdma_2_support/axi_noc_0/S00_AXI/C0_DDR_LOW0] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces qdma_2_support/versal_cips_0/FPD_CCI_NOC_1] [get_bd_addr_segs qdma_2_support/axi_noc_0/S01_AXI/C0_DDR_LOW0] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces qdma_2_support/versal_cips_0/FPD_CCI_NOC_2] [get_bd_addr_segs qdma_2_support/axi_noc_0/S02_AXI/C0_DDR_LOW0] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces qdma_2_support/versal_cips_0/FPD_CCI_NOC_3] [get_bd_addr_segs qdma_2_support/axi_noc_0/S03_AXI/C0_DDR_LOW0] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces qdma_2_support/versal_cips_0/LPD_AXI_NOC_0] [get_bd_addr_segs qdma_2_support/axi_noc_0/S04_AXI/C0_DDR_LOW0] -force
  assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces qdma_2_support/versal_cips_0/PMC_NOC_AXI_0] [get_bd_addr_segs qdma_2_support/axi_noc_0/S05_AXI/C0_DDR_LOW0] -force


  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_qdma_ep()
cr_bd_qdma_ep ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files qdma_ep.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "1" [get_files qdma_ep.bd ] 
set_property IS_ENABLED "1" [get_files qdma_ep.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files qdma_ep.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files qdma_ep.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files qdma_ep.bd ] 
set_property PFM_NAME "" [get_files qdma_ep.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files qdma_ep.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files qdma_ep.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files qdma_ep.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files qdma_ep.bd ] 
set_property USED_IN_SIMULATION "1" [get_files qdma_ep.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files qdma_ep.bd ] 



# Proc to create BD design_rp
proc cr_bd_design_rp { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name design_rp

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:util_ds_buf:2.2\
  xilinx.com:ip:versal_cips:3.1\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:gt_quad_base:1.1\
  xilinx.com:ip:pcie_phy_versal:1.0\
  xilinx.com:ip:pcie_versal:1.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set m_axis_cq [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis_cq ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {250000000} \
   ] $m_axis_cq

  set m_axis_rc [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis_rc ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {250000000} \
   ] $m_axis_rc

  set pcie_cfg_control [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:pcie4_cfg_control_rtl:1.0 pcie_cfg_control ]

  set pcie_cfg_fc [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:pcie_cfg_fc_rtl:1.1 pcie_cfg_fc ]

  set pcie_cfg_interrupt [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:pcie3_cfg_interrupt_rtl:1.0 pcie_cfg_interrupt ]

  set pcie_cfg_mesg_rcvd [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:pcie3_cfg_msg_received_rtl:1.0 pcie_cfg_mesg_rcvd ]

  set pcie_cfg_mesg_tx [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:pcie3_cfg_mesg_tx_rtl:1.0 pcie_cfg_mesg_tx ]

  set pcie_cfg_mgmt [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:pcie4_cfg_mgmt_rtl:1.0 pcie_cfg_mgmt ]

  set pcie_cfg_status [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:pcie4_cfg_status_rtl:1.0 pcie_cfg_status ]

  set pcie_mgt [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gt_rtl:1.0 pcie_mgt ]

  set pcie_refclk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 pcie_refclk ]

  set pcie_transmit_fc [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:pcie3_transmit_fc_rtl:1.0 pcie_transmit_fc ]

  set s_axis_cc [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis_cc ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {250000000} \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.HAS_TSTRB {0} \
   CONFIG.LAYERED_METADATA {undef} \
   CONFIG.TDATA_NUM_BYTES {64} \
   CONFIG.TDEST_WIDTH {0} \
   CONFIG.TID_WIDTH {0} \
   CONFIG.TUSER_WIDTH {81} \
   ] $s_axis_cc

  set s_axis_rq [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis_rq ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {250000000} \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.HAS_TSTRB {0} \
   CONFIG.LAYERED_METADATA {undef} \
   CONFIG.TDATA_NUM_BYTES {64} \
   CONFIG.TDEST_WIDTH {0} \
   CONFIG.TID_WIDTH {0} \
   CONFIG.TUSER_WIDTH {183} \
   ] $s_axis_rq


  # Create ports
  set core_clk [ create_bd_port -dir O -type clk core_clk ]
  set phy_rdy_out [ create_bd_port -dir O phy_rdy_out ]
  set sys_reset [ create_bd_port -dir O -type rst sys_reset ]
  set user_clk [ create_bd_port -dir O -type clk user_clk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {m_axis_cq:m_axis_rc:s_axis_cc:s_axis_rq} \
   CONFIG.FREQ_HZ {250000000} \
 ] $user_clk
  set_property CONFIG.ASSOCIATED_BUSIF.VALUE_SRC DEFAULT $user_clk

  set user_lnk_up [ create_bd_port -dir O user_lnk_up ]
  set user_reset [ create_bd_port -dir O -type rst user_reset ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $user_reset

  # Create instance: bufg_gt_sysclk, and set properties
  set bufg_gt_sysclk [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 bufg_gt_sysclk ]
  set_property -dict [ list \
   CONFIG.C_BUFG_GT_SYNC {true} \
   CONFIG.C_BUF_TYPE {BUFG_GT} \
 ] $bufg_gt_sysclk

  # Create instance: cips_reset_gen, and set properties
  set cips_reset_gen [ create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.1 cips_reset_gen ]
  set_property -dict [ list \
   CONFIG.DESIGN_MODE {1} \
   CONFIG.PS_PMC_CONFIG {\
     PS_PCIE_RESET {{ENABLE 1}}\
     PMC_MIO_EN_FOR_PL_PCIE {1}\
     PS_PCIE_EP_RESET1_IO {PMC_MIO 38}\
     SMON_ALARMS {Set_Alarms_On}\
     SMON_ENABLE_TEMP_AVERAGING {0}\
     SMON_TEMP_AVERAGING_SAMPLES {0}\
   } \
 ] $cips_reset_gen

  # Create instance: const_1b1, and set properties
  set const_1b1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 const_1b1 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {1} \
   CONFIG.CONST_WIDTH {1} \
 ] $const_1b1

  # Create instance: gt_quad_0, and set properties
  set gt_quad_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:gt_quad_base:1.1 gt_quad_0 ]
  set_property -dict [ list \
   CONFIG.PORTS_INFO_DICT {\
     LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}}\
     GT_TYPE {GTY}\
     REG_CONF_INTF {APB3_INTF}\
     BOARD_PARAMETER {}\
   } \
   CONFIG.REFCLK_STRING {\
HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_100_MHz_unique1 HSCLK0_RPLLGTREFCLK0\
refclk_PROT0_R0_100_MHz_unique1 HSCLK1_LCPLLGTREFCLK0\
refclk_PROT0_R0_100_MHz_unique1 HSCLK1_RPLLGTREFCLK0\
refclk_PROT0_R0_100_MHz_unique1} \
 ] $gt_quad_0

  # Create instance: gt_quad_1, and set properties
  set gt_quad_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:gt_quad_base:1.1 gt_quad_1 ]
  set_property -dict [ list \
   CONFIG.PORTS_INFO_DICT {\
     LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}}\
     GT_TYPE {GTY}\
     REG_CONF_INTF {APB3_INTF}\
     BOARD_PARAMETER {}\
   } \
   CONFIG.REFCLK_STRING {\
HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_100_MHz_unique1 HSCLK0_RPLLGTREFCLK0\
refclk_PROT0_R0_100_MHz_unique1 HSCLK1_LCPLLGTREFCLK0\
refclk_PROT0_R0_100_MHz_unique1 HSCLK1_RPLLGTREFCLK0\
refclk_PROT0_R0_100_MHz_unique1} \
 ] $gt_quad_1

  # Create instance: pcie_phy, and set properties
  set pcie_phy [ create_bd_cell -type ip -vlnv xilinx.com:ip:pcie_phy_versal:1.0 pcie_phy ]
  set_property -dict [ list \
   CONFIG.PL_LINK_CAP_MAX_LINK_SPEED {16.0_GT/s} \
   CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH {X8} \
   CONFIG.aspm {No_ASPM} \
   CONFIG.async_mode {SRNS} \
   CONFIG.disable_double_pipe {YES} \
   CONFIG.en_gt_pclk {false} \
   CONFIG.ins_loss_profile {Add-in_Card} \
   CONFIG.lane_order {Bottom} \
   CONFIG.lane_reversal {false} \
   CONFIG.phy_async_en {true} \
   CONFIG.phy_coreclk_freq {500_MHz} \
   CONFIG.phy_refclk_freq {100_MHz} \
   CONFIG.phy_userclk_freq {250_MHz} \
   CONFIG.pipeline_stages {1} \
   CONFIG.sim_model {YES} \
   CONFIG.tx_preset {4} \
 ] $pcie_phy

  # Create instance: pcie_versal_0, and set properties
  set pcie_versal_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:pcie_versal:1.0 pcie_versal_0 ]
  set_property -dict [ list \
   CONFIG.AXISTEN_IF_EXT_512_RQ_STRADDLE {false} \
   CONFIG.MSI_X_OPTIONS {None} \
   CONFIG.PF0_DEVICE_ID {B0C8} \
   CONFIG.PF0_INTERRUPT_PIN {INTA} \
   CONFIG.PF0_LINK_STATUS_SLOT_CLOCK_CONFIG {true} \
   CONFIG.PF0_MSIX_CAP_PBA_BIR {BAR_0} \
   CONFIG.PF0_MSIX_CAP_PBA_OFFSET {00000000} \
   CONFIG.PF0_MSIX_CAP_TABLE_BIR {BAR_0} \
   CONFIG.PF0_MSIX_CAP_TABLE_OFFSET {00000000} \
   CONFIG.PF0_MSIX_CAP_TABLE_SIZE {000} \
   CONFIG.PF0_MSI_CAP_MULTIMSGCAP {1_vector} \
   CONFIG.PF0_REVISION_ID {00} \
   CONFIG.PF0_SRIOV_VF_DEVICE_ID {C048} \
   CONFIG.PF0_SUBSYSTEM_ID {0007} \
   CONFIG.PF0_SUBSYSTEM_VENDOR_ID {10EE} \
   CONFIG.PF0_Use_Class_Code_Lookup_Assistant {false} \
   CONFIG.PF1_DEVICE_ID {9011} \
   CONFIG.PF1_INTERRUPT_PIN {NONE} \
   CONFIG.PF1_MSIX_CAP_PBA_BIR {BAR_0} \
   CONFIG.PF1_MSIX_CAP_PBA_OFFSET {00000000} \
   CONFIG.PF1_MSIX_CAP_TABLE_BIR {BAR_0} \
   CONFIG.PF1_MSIX_CAP_TABLE_OFFSET {00000000} \
   CONFIG.PF1_MSIX_CAP_TABLE_SIZE {000} \
   CONFIG.PF1_MSI_CAP_MULTIMSGCAP {1_vector} \
   CONFIG.PF1_REVISION_ID {00} \
   CONFIG.PF1_SRIOV_VF_DEVICE_ID {C148} \
   CONFIG.PF1_SUBSYSTEM_ID {0007} \
   CONFIG.PF1_SUBSYSTEM_VENDOR_ID {10EE} \
   CONFIG.PF1_Use_Class_Code_Lookup_Assistant {false} \
   CONFIG.PF2_DEVICE_ID {B2C8} \
   CONFIG.PF2_INTERRUPT_PIN {NONE} \
   CONFIG.PF2_MSIX_CAP_PBA_BIR {BAR_0} \
   CONFIG.PF2_MSIX_CAP_PBA_OFFSET {00000000} \
   CONFIG.PF2_MSIX_CAP_TABLE_BIR {BAR_0} \
   CONFIG.PF2_MSIX_CAP_TABLE_OFFSET {00000000} \
   CONFIG.PF2_MSIX_CAP_TABLE_SIZE {000} \
   CONFIG.PF2_MSI_CAP_MULTIMSGCAP {1_vector} \
   CONFIG.PF2_REVISION_ID {00} \
   CONFIG.PF2_SRIOV_VF_DEVICE_ID {C248} \
   CONFIG.PF2_SUBSYSTEM_ID {0007} \
   CONFIG.PF2_SUBSYSTEM_VENDOR_ID {10EE} \
   CONFIG.PF2_Use_Class_Code_Lookup_Assistant {false} \
   CONFIG.PF3_DEVICE_ID {B3C8} \
   CONFIG.PF3_INTERRUPT_PIN {NONE} \
   CONFIG.PF3_MSIX_CAP_PBA_BIR {BAR_0} \
   CONFIG.PF3_MSIX_CAP_PBA_OFFSET {00000000} \
   CONFIG.PF3_MSIX_CAP_TABLE_BIR {BAR_0} \
   CONFIG.PF3_MSIX_CAP_TABLE_OFFSET {00000000} \
   CONFIG.PF3_MSIX_CAP_TABLE_SIZE {000} \
   CONFIG.PF3_MSI_CAP_MULTIMSGCAP {1_vector} \
   CONFIG.PF3_REVISION_ID {00} \
   CONFIG.PF3_SRIOV_VF_DEVICE_ID {C348} \
   CONFIG.PF3_SUBSYSTEM_ID {0007} \
   CONFIG.PF3_SUBSYSTEM_VENDOR_ID {10EE} \
   CONFIG.PF3_Use_Class_Code_Lookup_Assistant {false} \
   CONFIG.PL_LINK_CAP_MAX_LINK_SPEED {16.0_GT/s} \
   CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH {X8} \
   CONFIG.REF_CLK_FREQ {100_MHz} \
   CONFIG.TL_PF_ENABLE_REG {1} \
   CONFIG.acs_ext_cap_enable {false} \
   CONFIG.axisten_freq {250} \
   CONFIG.axisten_if_width {512_bit} \
   CONFIG.cfg_ext_if {false} \
   CONFIG.cfg_mgmt_if {true} \
   CONFIG.copy_pf0 {true} \
   CONFIG.coreclk_freq {500} \
   CONFIG.dedicate_perst {false} \
   CONFIG.device_port_type {Root_Port_of_PCI_Express_Root_Complex} \
   CONFIG.en_dbg_descramble {false} \
   CONFIG.en_l23_entry {false} \
   CONFIG.en_transceiver_status_ports {false} \
   CONFIG.enable_auto_rxeq {False} \
   CONFIG.enable_ccix {FALSE} \
   CONFIG.enable_code {0000} \
   CONFIG.enable_dvsec {FALSE} \
   CONFIG.enable_gen4 {true} \
   CONFIG.enable_ibert {false} \
   CONFIG.enable_jtag_dbg {false} \
   CONFIG.enable_more_clk {false} \
   CONFIG.ext_xvc_vsec_enable {false} \
   CONFIG.extended_tag_field {true} \
   CONFIG.insert_cips {true} \
   CONFIG.lane_order {Bottom} \
   CONFIG.mcap_enablement {None} \
   CONFIG.mode_selection {Advanced} \
   CONFIG.pcie_blk_locn {X0Y1} \
   CONFIG.pcie_link_debug {false} \
   CONFIG.pcie_link_debug_axi4_st {false} \
   CONFIG.pf0_ari_enabled {true} \
   CONFIG.pf0_bar0_64bit {false} \
   CONFIG.pf0_bar0_enabled {true} \
   CONFIG.pf0_bar0_prefetchable {false} \
   CONFIG.pf0_bar0_scale {Kilobytes} \
   CONFIG.pf0_bar0_size {256} \
   CONFIG.pf0_bar1_64bit {false} \
   CONFIG.pf0_bar1_enabled {false} \
   CONFIG.pf0_bar1_prefetchable {false} \
   CONFIG.pf0_bar1_scale {Kilobytes} \
   CONFIG.pf0_bar1_size {128} \
   CONFIG.pf0_bar2_64bit {false} \
   CONFIG.pf0_bar2_enabled {true} \
   CONFIG.pf0_bar2_prefetchable {false} \
   CONFIG.pf0_bar2_scale {Kilobytes} \
   CONFIG.pf0_bar2_size {4} \
   CONFIG.pf0_bar3_64bit {false} \
   CONFIG.pf0_bar3_enabled {false} \
   CONFIG.pf0_bar3_prefetchable {false} \
   CONFIG.pf0_bar3_scale {Kilobytes} \
   CONFIG.pf0_bar3_size {128} \
   CONFIG.pf0_bar4_64bit {false} \
   CONFIG.pf0_bar4_enabled {false} \
   CONFIG.pf0_bar4_prefetchable {false} \
   CONFIG.pf0_bar4_scale {Kilobytes} \
   CONFIG.pf0_bar4_size {128} \
   CONFIG.pf0_bar5_enabled {false} \
   CONFIG.pf0_bar5_prefetchable {false} \
   CONFIG.pf0_bar5_scale {Kilobytes} \
   CONFIG.pf0_bar5_size {128} \
   CONFIG.pf0_base_class_menu {Bridge_device} \
   CONFIG.pf0_class_code_base {06} \
   CONFIG.pf0_class_code_interface {00} \
   CONFIG.pf0_class_code_sub {0A} \
   CONFIG.pf0_expansion_rom_enabled {false} \
   CONFIG.pf0_msi_enabled {false} \
   CONFIG.pf0_msix_enabled {false} \
   CONFIG.pf0_sub_class_interface_menu {InfiniBand_to_PCI_host_bridge} \
   CONFIG.pf1_bar0_64bit {false} \
   CONFIG.pf1_bar0_enabled {true} \
   CONFIG.pf1_bar0_prefetchable {false} \
   CONFIG.pf1_bar0_scale {Kilobytes} \
   CONFIG.pf1_bar0_size {256} \
   CONFIG.pf1_bar1_64bit {false} \
   CONFIG.pf1_bar1_enabled {false} \
   CONFIG.pf1_bar1_prefetchable {false} \
   CONFIG.pf1_bar1_scale {Kilobytes} \
   CONFIG.pf1_bar1_size {128} \
   CONFIG.pf1_bar2_64bit {false} \
   CONFIG.pf1_bar2_enabled {true} \
   CONFIG.pf1_bar2_prefetchable {false} \
   CONFIG.pf1_bar2_scale {Kilobytes} \
   CONFIG.pf1_bar2_size {4} \
   CONFIG.pf1_bar3_64bit {false} \
   CONFIG.pf1_bar3_enabled {false} \
   CONFIG.pf1_bar3_prefetchable {false} \
   CONFIG.pf1_bar3_scale {Kilobytes} \
   CONFIG.pf1_bar3_size {128} \
   CONFIG.pf1_bar4_64bit {false} \
   CONFIG.pf1_bar4_enabled {false} \
   CONFIG.pf1_bar4_prefetchable {false} \
   CONFIG.pf1_bar4_scale {Kilobytes} \
   CONFIG.pf1_bar4_size {128} \
   CONFIG.pf1_bar5_enabled {false} \
   CONFIG.pf1_bar5_prefetchable {false} \
   CONFIG.pf1_bar5_scale {Kilobytes} \
   CONFIG.pf1_bar5_size {128} \
   CONFIG.pf1_base_class_menu {Bridge_device} \
   CONFIG.pf1_class_code_base {06} \
   CONFIG.pf1_class_code_interface {00} \
   CONFIG.pf1_class_code_sub {0A} \
   CONFIG.pf1_expansion_rom_enabled {false} \
   CONFIG.pf1_msi_enabled {false} \
   CONFIG.pf1_msix_enabled {false} \
   CONFIG.pf1_sub_class_interface_menu {InfiniBand_to_PCI_host_bridge} \
   CONFIG.pf1_vendor_id {10EE} \
   CONFIG.pf2_bar0_64bit {false} \
   CONFIG.pf2_bar0_enabled {true} \
   CONFIG.pf2_bar0_prefetchable {false} \
   CONFIG.pf2_bar0_scale {Kilobytes} \
   CONFIG.pf2_bar0_size {256} \
   CONFIG.pf2_bar1_64bit {false} \
   CONFIG.pf2_bar1_enabled {false} \
   CONFIG.pf2_bar1_prefetchable {false} \
   CONFIG.pf2_bar1_scale {Kilobytes} \
   CONFIG.pf2_bar1_size {128} \
   CONFIG.pf2_bar2_64bit {false} \
   CONFIG.pf2_bar2_enabled {true} \
   CONFIG.pf2_bar2_prefetchable {false} \
   CONFIG.pf2_bar2_scale {Kilobytes} \
   CONFIG.pf2_bar2_size {4} \
   CONFIG.pf2_bar3_64bit {false} \
   CONFIG.pf2_bar3_enabled {false} \
   CONFIG.pf2_bar3_prefetchable {false} \
   CONFIG.pf2_bar3_scale {Kilobytes} \
   CONFIG.pf2_bar3_size {128} \
   CONFIG.pf2_bar4_64bit {false} \
   CONFIG.pf2_bar4_enabled {false} \
   CONFIG.pf2_bar4_prefetchable {false} \
   CONFIG.pf2_bar4_scale {Kilobytes} \
   CONFIG.pf2_bar4_size {128} \
   CONFIG.pf2_bar5_enabled {false} \
   CONFIG.pf2_bar5_prefetchable {false} \
   CONFIG.pf2_bar5_scale {Kilobytes} \
   CONFIG.pf2_bar5_size {128} \
   CONFIG.pf2_base_class_menu {Bridge_device} \
   CONFIG.pf2_class_code_base {06} \
   CONFIG.pf2_class_code_interface {00} \
   CONFIG.pf2_class_code_sub {0A} \
   CONFIG.pf2_expansion_rom_enabled {false} \
   CONFIG.pf2_msi_enabled {false} \
   CONFIG.pf2_msix_enabled {false} \
   CONFIG.pf2_sub_class_interface_menu {InfiniBand_to_PCI_host_bridge} \
   CONFIG.pf2_vendor_id {10EE} \
   CONFIG.pf3_bar0_64bit {false} \
   CONFIG.pf3_bar0_enabled {true} \
   CONFIG.pf3_bar0_prefetchable {false} \
   CONFIG.pf3_bar0_scale {Kilobytes} \
   CONFIG.pf3_bar0_size {256} \
   CONFIG.pf3_bar1_64bit {false} \
   CONFIG.pf3_bar1_enabled {false} \
   CONFIG.pf3_bar1_prefetchable {false} \
   CONFIG.pf3_bar1_scale {Kilobytes} \
   CONFIG.pf3_bar1_size {128} \
   CONFIG.pf3_bar2_64bit {false} \
   CONFIG.pf3_bar2_enabled {true} \
   CONFIG.pf3_bar2_prefetchable {false} \
   CONFIG.pf3_bar2_scale {Kilobytes} \
   CONFIG.pf3_bar2_size {4} \
   CONFIG.pf3_bar3_64bit {false} \
   CONFIG.pf3_bar3_enabled {false} \
   CONFIG.pf3_bar3_prefetchable {false} \
   CONFIG.pf3_bar3_scale {Kilobytes} \
   CONFIG.pf3_bar3_size {128} \
   CONFIG.pf3_bar4_64bit {false} \
   CONFIG.pf3_bar4_enabled {false} \
   CONFIG.pf3_bar4_prefetchable {false} \
   CONFIG.pf3_bar4_scale {Kilobytes} \
   CONFIG.pf3_bar4_size {128} \
   CONFIG.pf3_bar5_enabled {false} \
   CONFIG.pf3_bar5_prefetchable {false} \
   CONFIG.pf3_bar5_scale {Kilobytes} \
   CONFIG.pf3_bar5_size {128} \
   CONFIG.pf3_base_class_menu {Bridge_device} \
   CONFIG.pf3_class_code_base {06} \
   CONFIG.pf3_class_code_interface {00} \
   CONFIG.pf3_class_code_sub {0A} \
   CONFIG.pf3_expansion_rom_enabled {false} \
   CONFIG.pf3_msi_enabled {false} \
   CONFIG.pf3_msix_enabled {false} \
   CONFIG.pf3_sub_class_interface_menu {InfiniBand_to_PCI_host_bridge} \
   CONFIG.pf3_vendor_id {10EE} \
   CONFIG.pipe_sim {false} \
   CONFIG.sim_model {YES} \
   CONFIG.sys_reset_polarity {ACTIVE_LOW} \
   CONFIG.vendor_id {10EE} \
   CONFIG.xlnx_ref_board {VCK190} \
 ] $pcie_versal_0

  # Create instance: refclk_ibuf, and set properties
  set refclk_ibuf [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 refclk_ibuf ]
  set_property -dict [ list \
   CONFIG.C_BUF_TYPE {IBUFDSGTE} \
 ] $refclk_ibuf

  # Create interface connections
  connect_bd_intf_net -intf_net gt_quad_0_GT0_BUFGT [get_bd_intf_pins gt_quad_0/GT0_BUFGT] [get_bd_intf_pins pcie_phy/GT_BUFGT]
  connect_bd_intf_net -intf_net gt_quad_0_GT_Serial [get_bd_intf_pins gt_quad_0/GT_Serial] [get_bd_intf_pins pcie_phy/GT0_Serial]
  connect_bd_intf_net -intf_net gt_quad_1_GT_NORTHIN_SOUTHOUT [get_bd_intf_pins gt_quad_0/GT_NORTHOUT_SOUTHIN] [get_bd_intf_pins gt_quad_1/GT_NORTHIN_SOUTHOUT]
  connect_bd_intf_net -intf_net gt_quad_1_GT_Serial [get_bd_intf_pins gt_quad_1/GT_Serial] [get_bd_intf_pins pcie_phy/GT1_Serial]
  connect_bd_intf_net -intf_net pcie_cfg_control_1 [get_bd_intf_ports pcie_cfg_control] [get_bd_intf_pins pcie_versal_0/pcie_cfg_control]
  connect_bd_intf_net -intf_net pcie_cfg_interrupt_1 [get_bd_intf_ports pcie_cfg_interrupt] [get_bd_intf_pins pcie_versal_0/pcie_cfg_interrupt]
  connect_bd_intf_net -intf_net pcie_cfg_mgmt_1 [get_bd_intf_ports pcie_cfg_mgmt] [get_bd_intf_pins pcie_versal_0/pcie_cfg_mgmt]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX0 [get_bd_intf_pins gt_quad_0/RX0_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX0]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX1 [get_bd_intf_pins gt_quad_0/RX1_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX1]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX2 [get_bd_intf_pins gt_quad_0/RX2_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX2]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX3 [get_bd_intf_pins gt_quad_0/RX3_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX3]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX4 [get_bd_intf_pins gt_quad_1/RX0_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX4]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX5 [get_bd_intf_pins gt_quad_1/RX1_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX5]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX6 [get_bd_intf_pins gt_quad_1/RX2_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX6]
  connect_bd_intf_net -intf_net pcie_phy_GT_RX7 [get_bd_intf_pins gt_quad_1/RX3_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_RX7]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX0 [get_bd_intf_pins gt_quad_0/TX0_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX0]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX1 [get_bd_intf_pins gt_quad_0/TX1_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX1]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX2 [get_bd_intf_pins gt_quad_0/TX2_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX2]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX3 [get_bd_intf_pins gt_quad_0/TX3_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX3]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX4 [get_bd_intf_pins gt_quad_1/TX0_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX4]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX5 [get_bd_intf_pins gt_quad_1/TX1_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX5]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX6 [get_bd_intf_pins gt_quad_1/TX2_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX6]
  connect_bd_intf_net -intf_net pcie_phy_GT_TX7 [get_bd_intf_pins gt_quad_1/TX3_GT_IP_Interface] [get_bd_intf_pins pcie_phy/GT_TX7]
  connect_bd_intf_net -intf_net pcie_phy_gt_rxmargin_q0 [get_bd_intf_pins gt_quad_0/gt_rxmargin_intf] [get_bd_intf_pins pcie_phy/gt_rxmargin_q0]
  connect_bd_intf_net -intf_net pcie_phy_gt_rxmargin_q1 [get_bd_intf_pins gt_quad_1/gt_rxmargin_intf] [get_bd_intf_pins pcie_phy/gt_rxmargin_q1]
  connect_bd_intf_net -intf_net pcie_phy_pcie_mgt [get_bd_intf_ports pcie_mgt] [get_bd_intf_pins pcie_phy/pcie_mgt]
  connect_bd_intf_net -intf_net pcie_phy_phy_mac_command [get_bd_intf_pins pcie_phy/phy_mac_command] [get_bd_intf_pins pcie_versal_0/phy_mac_command]
  connect_bd_intf_net -intf_net pcie_phy_phy_mac_rx_margining [get_bd_intf_pins pcie_phy/phy_mac_rx_margining] [get_bd_intf_pins pcie_versal_0/phy_mac_rx_margining]
  connect_bd_intf_net -intf_net pcie_phy_phy_mac_status [get_bd_intf_pins pcie_phy/phy_mac_status] [get_bd_intf_pins pcie_versal_0/phy_mac_status]
  connect_bd_intf_net -intf_net pcie_phy_phy_mac_tx_drive [get_bd_intf_pins pcie_phy/phy_mac_tx_drive] [get_bd_intf_pins pcie_versal_0/phy_mac_tx_drive]
  connect_bd_intf_net -intf_net pcie_phy_phy_mac_tx_eq [get_bd_intf_pins pcie_phy/phy_mac_tx_eq] [get_bd_intf_pins pcie_versal_0/phy_mac_tx_eq]
  connect_bd_intf_net -intf_net pcie_refclk_1 [get_bd_intf_ports pcie_refclk] [get_bd_intf_pins refclk_ibuf/CLK_IN_D]
  connect_bd_intf_net -intf_net pcie_versal_0_m_axis_cq [get_bd_intf_ports m_axis_cq] [get_bd_intf_pins pcie_versal_0/m_axis_cq]
  connect_bd_intf_net -intf_net pcie_versal_0_m_axis_rc [get_bd_intf_ports m_axis_rc] [get_bd_intf_pins pcie_versal_0/m_axis_rc]
  connect_bd_intf_net -intf_net pcie_versal_0_pcie_cfg_fc [get_bd_intf_ports pcie_cfg_fc] [get_bd_intf_pins pcie_versal_0/pcie_cfg_fc]
  connect_bd_intf_net -intf_net pcie_versal_0_pcie_cfg_mesg_rcvd [get_bd_intf_ports pcie_cfg_mesg_rcvd] [get_bd_intf_pins pcie_versal_0/pcie_cfg_mesg_rcvd]
  connect_bd_intf_net -intf_net pcie_versal_0_pcie_cfg_mesg_tx [get_bd_intf_ports pcie_cfg_mesg_tx] [get_bd_intf_pins pcie_versal_0/pcie_cfg_mesg_tx]
  connect_bd_intf_net -intf_net pcie_versal_0_pcie_cfg_status [get_bd_intf_ports pcie_cfg_status] [get_bd_intf_pins pcie_versal_0/pcie_cfg_status]
  connect_bd_intf_net -intf_net pcie_versal_0_pcie_transmit_fc [get_bd_intf_ports pcie_transmit_fc] [get_bd_intf_pins pcie_versal_0/pcie_transmit_fc]
  connect_bd_intf_net -intf_net pcie_versal_0_phy_mac_rx [get_bd_intf_pins pcie_phy/phy_mac_rx] [get_bd_intf_pins pcie_versal_0/phy_mac_rx]
  connect_bd_intf_net -intf_net pcie_versal_0_phy_mac_tx [get_bd_intf_pins pcie_phy/phy_mac_tx] [get_bd_intf_pins pcie_versal_0/phy_mac_tx]
  connect_bd_intf_net -intf_net s_axis_cc_1 [get_bd_intf_ports s_axis_cc] [get_bd_intf_pins pcie_versal_0/s_axis_cc]
  connect_bd_intf_net -intf_net s_axis_rq_1 [get_bd_intf_ports s_axis_rq] [get_bd_intf_pins pcie_versal_0/s_axis_rq]

  # Create port connections
  connect_bd_net -net bufg_gt_sysclk_BUFG_GT_O [get_bd_pins bufg_gt_sysclk/BUFG_GT_O] [get_bd_pins gt_quad_0/apb3clk] [get_bd_pins gt_quad_1/apb3clk] [get_bd_pins pcie_phy/phy_refclk] [get_bd_pins pcie_versal_0/sys_clk]
  connect_bd_net -net cips_reset_gen_pl_pcie0_resetn [get_bd_ports sys_reset] [get_bd_pins cips_reset_gen/pl_pcie0_resetn] [get_bd_pins pcie_phy/phy_rst_n] [get_bd_pins pcie_versal_0/sys_reset]
  connect_bd_net -net const_1b1_dout [get_bd_pins bufg_gt_sysclk/BUFG_GT_CE] [get_bd_pins const_1b1/dout]
  connect_bd_net -net gt_quad_0_ch0_phyready [get_bd_pins gt_quad_0/ch0_phyready] [get_bd_pins pcie_phy/ch0_phyready]
  connect_bd_net -net gt_quad_0_ch0_phystatus [get_bd_pins gt_quad_0/ch0_phystatus] [get_bd_pins pcie_phy/ch0_phystatus]
  connect_bd_net -net gt_quad_0_ch0_rxoutclk [get_bd_pins gt_quad_0/ch0_rxoutclk] [get_bd_pins pcie_phy/gt_rxoutclk]
  connect_bd_net -net gt_quad_0_ch0_txoutclk [get_bd_pins gt_quad_0/ch0_txoutclk] [get_bd_pins pcie_phy/gt_txoutclk]
  connect_bd_net -net gt_quad_0_ch1_phyready [get_bd_pins gt_quad_0/ch1_phyready] [get_bd_pins pcie_phy/ch1_phyready]
  connect_bd_net -net gt_quad_0_ch1_phystatus [get_bd_pins gt_quad_0/ch1_phystatus] [get_bd_pins pcie_phy/ch1_phystatus]
  connect_bd_net -net gt_quad_0_ch2_phyready [get_bd_pins gt_quad_0/ch2_phyready] [get_bd_pins pcie_phy/ch2_phyready]
  connect_bd_net -net gt_quad_0_ch2_phystatus [get_bd_pins gt_quad_0/ch2_phystatus] [get_bd_pins pcie_phy/ch2_phystatus]
  connect_bd_net -net gt_quad_0_ch3_phyready [get_bd_pins gt_quad_0/ch3_phyready] [get_bd_pins pcie_phy/ch3_phyready]
  connect_bd_net -net gt_quad_0_ch3_phystatus [get_bd_pins gt_quad_0/ch3_phystatus] [get_bd_pins pcie_phy/ch3_phystatus]
  connect_bd_net -net gt_quad_1_ch0_phyready [get_bd_pins gt_quad_1/ch0_phyready] [get_bd_pins pcie_phy/ch4_phyready]
  connect_bd_net -net gt_quad_1_ch0_phystatus [get_bd_pins gt_quad_1/ch0_phystatus] [get_bd_pins pcie_phy/ch4_phystatus]
  connect_bd_net -net gt_quad_1_ch1_phyready [get_bd_pins gt_quad_1/ch1_phyready] [get_bd_pins pcie_phy/ch5_phyready]
  connect_bd_net -net gt_quad_1_ch1_phystatus [get_bd_pins gt_quad_1/ch1_phystatus] [get_bd_pins pcie_phy/ch5_phystatus]
  connect_bd_net -net gt_quad_1_ch2_phyready [get_bd_pins gt_quad_1/ch2_phyready] [get_bd_pins pcie_phy/ch6_phyready]
  connect_bd_net -net gt_quad_1_ch2_phystatus [get_bd_pins gt_quad_1/ch2_phystatus] [get_bd_pins pcie_phy/ch6_phystatus]
  connect_bd_net -net gt_quad_1_ch3_phyready [get_bd_pins gt_quad_1/ch3_phyready] [get_bd_pins pcie_phy/ch7_phyready]
  connect_bd_net -net gt_quad_1_ch3_phystatus [get_bd_pins gt_quad_1/ch3_phystatus] [get_bd_pins pcie_phy/ch7_phystatus]
  connect_bd_net -net pcie_phy_gt_pcieltssm [get_bd_pins gt_quad_0/pcieltssm] [get_bd_pins gt_quad_1/pcieltssm] [get_bd_pins pcie_phy/gt_pcieltssm]
  connect_bd_net -net pcie_phy_gtrefclk [get_bd_pins gt_quad_0/GT_REFCLK0] [get_bd_pins gt_quad_1/GT_REFCLK0] [get_bd_pins pcie_phy/gtrefclk]
  connect_bd_net -net pcie_phy_pcierstb [get_bd_pins gt_quad_0/ch0_pcierstb] [get_bd_pins gt_quad_0/ch1_pcierstb] [get_bd_pins gt_quad_0/ch2_pcierstb] [get_bd_pins gt_quad_0/ch3_pcierstb] [get_bd_pins gt_quad_1/ch0_pcierstb] [get_bd_pins gt_quad_1/ch1_pcierstb] [get_bd_pins gt_quad_1/ch2_pcierstb] [get_bd_pins gt_quad_1/ch3_pcierstb] [get_bd_pins pcie_phy/pcierstb]
  connect_bd_net -net pcie_phy_phy_coreclk [get_bd_pins pcie_phy/phy_coreclk] [get_bd_pins pcie_versal_0/phy_coreclk]
  connect_bd_net -net pcie_phy_phy_mcapclk [get_bd_pins pcie_phy/phy_mcapclk] [get_bd_pins pcie_versal_0/phy_mcapclk]
  connect_bd_net -net pcie_phy_phy_pclk [get_bd_pins gt_quad_0/ch0_rxusrclk] [get_bd_pins gt_quad_0/ch0_txusrclk] [get_bd_pins gt_quad_0/ch1_rxusrclk] [get_bd_pins gt_quad_0/ch1_txusrclk] [get_bd_pins gt_quad_0/ch2_rxusrclk] [get_bd_pins gt_quad_0/ch2_txusrclk] [get_bd_pins gt_quad_0/ch3_rxusrclk] [get_bd_pins gt_quad_0/ch3_txusrclk] [get_bd_pins gt_quad_1/ch0_rxusrclk] [get_bd_pins gt_quad_1/ch0_txusrclk] [get_bd_pins gt_quad_1/ch1_rxusrclk] [get_bd_pins gt_quad_1/ch1_txusrclk] [get_bd_pins gt_quad_1/ch2_rxusrclk] [get_bd_pins gt_quad_1/ch2_txusrclk] [get_bd_pins gt_quad_1/ch3_rxusrclk] [get_bd_pins gt_quad_1/ch3_txusrclk] [get_bd_pins pcie_phy/phy_pclk] [get_bd_pins pcie_versal_0/phy_pclk]
  connect_bd_net -net pcie_phy_phy_userclk [get_bd_pins pcie_phy/phy_userclk] [get_bd_pins pcie_versal_0/phy_userclk]
  connect_bd_net -net pcie_phy_phy_userclk2 [get_bd_pins pcie_phy/phy_userclk2] [get_bd_pins pcie_versal_0/phy_userclk2]
  connect_bd_net -net pcie_versal_0_core_clk [get_bd_ports core_clk] [get_bd_pins pcie_versal_0/core_clk]
  connect_bd_net -net pcie_versal_0_pcie_ltssm_state [get_bd_pins pcie_phy/pcie_ltssm_state] [get_bd_pins pcie_versal_0/pcie_ltssm_state]
  connect_bd_net -net pcie_versal_0_phy_rdy_out [get_bd_ports phy_rdy_out] [get_bd_pins pcie_versal_0/phy_rdy_out]
  connect_bd_net -net pcie_versal_0_user_clk [get_bd_ports user_clk] [get_bd_pins pcie_versal_0/user_clk]
  connect_bd_net -net pcie_versal_0_user_lnk_up [get_bd_ports user_lnk_up] [get_bd_pins pcie_versal_0/user_lnk_up]
  connect_bd_net -net pcie_versal_0_user_reset [get_bd_ports user_reset] [get_bd_pins pcie_versal_0/user_reset]
  connect_bd_net -net refclk_ibuf_IBUF_DS_ODIV2 [get_bd_pins bufg_gt_sysclk/BUFG_GT_I] [get_bd_pins refclk_ibuf/IBUF_DS_ODIV2]
  connect_bd_net -net refclk_ibuf_IBUF_OUT [get_bd_pins pcie_phy/phy_gtrefclk] [get_bd_pins pcie_versal_0/sys_clk_gt] [get_bd_pins refclk_ibuf/IBUF_OUT]

  # Create address segments


  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_design_rp()
cr_bd_design_rp ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files design_rp.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "0" [get_files design_rp.bd ] 
set_property IS_ENABLED "1" [get_files design_rp.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files design_rp.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files design_rp.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files design_rp.bd ] 
set_property PFM_NAME "" [get_files design_rp.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files design_rp.bd ] 
set_property SYNTH_CHECKPOINT_MODE "None" [get_files design_rp.bd ] 
set_property USED_IN "simulation" [get_files design_rp.bd ] 
set_property USED_IN_IMPLEMENTATION "0" [get_files design_rp.bd ] 
set_property USED_IN_SIMULATION "1" [get_files design_rp.bd ] 
set_property USED_IN_SYNTHESIS "0" [get_files design_rp.bd ] 

set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xcvc1902-vsva2197-2MP-e-S -flow {Vivado Synthesis 2021} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2021" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Synth Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs synth_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "flow" -value "Vivado Synthesis 2021" -objects $obj
set_property -name "name" -value "synth_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "$proj_dir/qdma_2_ex.srcs/utils_1/imports/synth_1/xilinx_qdma_pcie_ep.dcp" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "write_incremental_synth_checkpoint" -value "0" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/qdma_2_ex.srcs/utils_1/imports/synth_1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
set_property -name "steps.synth_design.args.incremental_mode" -value "default" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "" -objects $obj

# Create 'synth_1_copy_1' run (if not found)
if {[string equal [get_runs -quiet synth_1_copy_1] ""]} {
    create_run -name synth_1_copy_1 -part xcvc1902-vsva2197-2MP-e-S -flow {Vivado Synthesis 2021} -strategy "Flow_PerfOptimized_high" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1_copy_1]
  set_property flow "Vivado Synthesis 2021" [get_runs synth_1_copy_1]
}
set obj [get_runs synth_1_copy_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_copy_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1_copy_1] synth_1_copy_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_copy_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1_copy_1
}
set obj [get_report_configs -of_objects [get_runs synth_1_copy_1] synth_1_copy_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Synth Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs synth_1_copy_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" -objects $obj
set_property -name "flow" -value "Vivado Synthesis 2021" -objects $obj
set_property -name "name" -value "synth_1_copy_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "write_incremental_synth_checkpoint" -value "0" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/qdma_2_ex.srcs/utils_1/imports/synth_1/synth_1_copy_1" -objects $obj
set_property -name "strategy" -value "Flow_PerfOptimized_high" -objects $obj
set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
set_property -name "steps.synth_design.args.directive" -value "PerformanceOptimized" -objects $obj
set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.fsm_extraction" -value "one_hot" -objects $obj
set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "1" -objects $obj
set_property -name "steps.synth_design.args.resource_sharing" -value "off" -objects $obj
set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.no_lc" -value "1" -objects $obj
set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
set_property -name "steps.synth_design.args.shreg_min_size" -value "5" -objects $obj
set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
set_property -name "steps.synth_design.args.incremental_mode" -value "default" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xcvc1902-vsva2197-2MP-e-S -flow {Vivado Implementation 2021} -strategy "Performance_ExtraTimingOpt" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Performance_ExtraTimingOpt" [get_runs impl_1]
  set_property flow "Vivado Implementation 2021" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Design Initialization" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Opt Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "IO - Place Design" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Place Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Control Sets - Place Design" -objects $obj
set_property -name "options.verbose" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Place Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Route Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Methodology - Route Design" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Power - Route Design" -objects $obj
set_property -name "options.advisory" -value "0" -objects $obj
set_property -name "options.xpe" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Route Status - Route Design" -objects $obj
set_property -name "options.of_objects" -value "" -objects $obj
set_property -name "options.route_type" -value "" -objects $obj
set_property -name "options.list_all_nets" -value "0" -objects $obj
set_property -name "options.show_all" -value "0" -objects $obj
set_property -name "options.has_routing" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Route Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Route Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Clock Utilization - Route Design" -objects $obj
set_property -name "options.write_xdc" -value "0" -objects $obj
set_property -name "options.clock_roots_only" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Route Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Includes alternate algorithms for timing-driven optimization" -objects $obj
set_property -name "flow" -value "Vivado Implementation 2021" -objects $obj
set_property -name "name" -value "impl_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "pr_configuration" -value "" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "incremental_checkpoint.directive" -value "" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/qdma_2_ex.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "strategy" -value "Performance_ExtraTimingOpt" -objects $obj
set_property -name "steps.init_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.init_design.tcl.post" -value "" -objects $obj
set_property -name "steps.init_design.args.more options" -value "" -objects $obj
set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
set_property -name "steps.place_design.args.directive" -value "ExtraTimingOpt" -objects $obj
set_property -name "steps.place_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
set_property -name "steps.route_design.args.directive" -value "NoTimingRelaxation" -objects $obj
set_property -name "steps.route_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.write_device_image.tcl.pre" -value "" -objects $obj
set_property -name "steps.write_device_image.tcl.post" -value "" -objects $obj
set_property -name "steps.write_device_image.args.raw_partitions" -value "0" -objects $obj
set_property -name "steps.write_device_image.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_device_image.args.logic_location_file" -value "0" -objects $obj
set_property -name "steps.write_device_image.args.mask_file" -value "0" -objects $obj
set_property -name "steps.write_device_image.args.verbose" -value "0" -objects $obj
set_property -name "steps.write_device_image.args.more options" -value "" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.clocks" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.gth" -value "1" -objects $obj
set_property -name "statistics.gtp" -value "1" -objects $obj
set_property -name "statistics.gtx" -value "1" -objects $obj
set_property -name "statistics.gtz" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.logic" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.phaser" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.pl_static" -value "1" -objects $obj
set_property -name "statistics.ps7" -value "1" -objects $obj
set_property -name "statistics.ps" -value "1" -objects $obj
set_property -name "statistics.ps_static" -value "1" -objects $obj
set_property -name "statistics.signals" -value "1" -objects $obj
set_property -name "statistics.total_power" -value "1" -objects $obj
set_property -name "statistics.transceiver" -value "1" -objects $obj
set_property -name "statistics.xadc" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.ths" -value "1" -objects $obj
set_property -name "statistics.tns" -value "1" -objects $obj
set_property -name "statistics.tpws" -value "1" -objects $obj
set_property -name "statistics.wbss" -value "1" -objects $obj
set_property -name "statistics.whs" -value "1" -objects $obj
set_property -name "statistics.wns" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Table" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
set_property -name "run.step" -value "place_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
