
GPIO_Q8_Keypad_HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002760  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08002924  08002924  00012924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a98  08002a98  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002a98  08002a98  00012a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002aa0  08002aa0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002aa0  08002aa0  00012aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002aa4  08002aa4  00012aa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002aa8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  20000070  08002b18  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000a4  08002b18  000200a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000051fb  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000135a  00000000  00000000  0002529b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000548  00000000  00000000  000265f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000490  00000000  00000000  00026b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021462  00000000  00000000  00026fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006a09  00000000  00000000  00048432  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c70a9  00000000  00000000  0004ee3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00115ee4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000019e8  00000000  00000000  00115f34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000070 	.word	0x20000070
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800290c 	.word	0x0800290c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000074 	.word	0x20000074
 8000200:	0800290c 	.word	0x0800290c

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000214:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000218:	f000 b974 	b.w	8000504 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	468e      	mov	lr, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14d      	bne.n	80002de <__udivmoddi4+0xaa>
 8000242:	428a      	cmp	r2, r1
 8000244:	4694      	mov	ip, r2
 8000246:	d969      	bls.n	800031c <__udivmoddi4+0xe8>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b152      	cbz	r2, 8000264 <__udivmoddi4+0x30>
 800024e:	fa01 f302 	lsl.w	r3, r1, r2
 8000252:	f1c2 0120 	rsb	r1, r2, #32
 8000256:	fa20 f101 	lsr.w	r1, r0, r1
 800025a:	fa0c fc02 	lsl.w	ip, ip, r2
 800025e:	ea41 0e03 	orr.w	lr, r1, r3
 8000262:	4094      	lsls	r4, r2
 8000264:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000268:	0c21      	lsrs	r1, r4, #16
 800026a:	fbbe f6f8 	udiv	r6, lr, r8
 800026e:	fa1f f78c 	uxth.w	r7, ip
 8000272:	fb08 e316 	mls	r3, r8, r6, lr
 8000276:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800027a:	fb06 f107 	mul.w	r1, r6, r7
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800028a:	f080 811f 	bcs.w	80004cc <__udivmoddi4+0x298>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 811c 	bls.w	80004cc <__udivmoddi4+0x298>
 8000294:	3e02      	subs	r6, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a5b      	subs	r3, r3, r1
 800029a:	b2a4      	uxth	r4, r4
 800029c:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a0:	fb08 3310 	mls	r3, r8, r0, r3
 80002a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a8:	fb00 f707 	mul.w	r7, r0, r7
 80002ac:	42a7      	cmp	r7, r4
 80002ae:	d90a      	bls.n	80002c6 <__udivmoddi4+0x92>
 80002b0:	eb1c 0404 	adds.w	r4, ip, r4
 80002b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002b8:	f080 810a 	bcs.w	80004d0 <__udivmoddi4+0x29c>
 80002bc:	42a7      	cmp	r7, r4
 80002be:	f240 8107 	bls.w	80004d0 <__udivmoddi4+0x29c>
 80002c2:	4464      	add	r4, ip
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ca:	1be4      	subs	r4, r4, r7
 80002cc:	2600      	movs	r6, #0
 80002ce:	b11d      	cbz	r5, 80002d8 <__udivmoddi4+0xa4>
 80002d0:	40d4      	lsrs	r4, r2
 80002d2:	2300      	movs	r3, #0
 80002d4:	e9c5 4300 	strd	r4, r3, [r5]
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0xc2>
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	f000 80ef 	beq.w	80004c6 <__udivmoddi4+0x292>
 80002e8:	2600      	movs	r6, #0
 80002ea:	e9c5 0100 	strd	r0, r1, [r5]
 80002ee:	4630      	mov	r0, r6
 80002f0:	4631      	mov	r1, r6
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	fab3 f683 	clz	r6, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d14a      	bne.n	8000394 <__udivmoddi4+0x160>
 80002fe:	428b      	cmp	r3, r1
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xd4>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 80f9 	bhi.w	80004fa <__udivmoddi4+0x2c6>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb61 0303 	sbc.w	r3, r1, r3
 800030e:	2001      	movs	r0, #1
 8000310:	469e      	mov	lr, r3
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e0      	beq.n	80002d8 <__udivmoddi4+0xa4>
 8000316:	e9c5 4e00 	strd	r4, lr, [r5]
 800031a:	e7dd      	b.n	80002d8 <__udivmoddi4+0xa4>
 800031c:	b902      	cbnz	r2, 8000320 <__udivmoddi4+0xec>
 800031e:	deff      	udf	#255	; 0xff
 8000320:	fab2 f282 	clz	r2, r2
 8000324:	2a00      	cmp	r2, #0
 8000326:	f040 8092 	bne.w	800044e <__udivmoddi4+0x21a>
 800032a:	eba1 010c 	sub.w	r1, r1, ip
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f fe8c 	uxth.w	lr, ip
 8000336:	2601      	movs	r6, #1
 8000338:	0c20      	lsrs	r0, r4, #16
 800033a:	fbb1 f3f7 	udiv	r3, r1, r7
 800033e:	fb07 1113 	mls	r1, r7, r3, r1
 8000342:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000346:	fb0e f003 	mul.w	r0, lr, r3
 800034a:	4288      	cmp	r0, r1
 800034c:	d908      	bls.n	8000360 <__udivmoddi4+0x12c>
 800034e:	eb1c 0101 	adds.w	r1, ip, r1
 8000352:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x12a>
 8000358:	4288      	cmp	r0, r1
 800035a:	f200 80cb 	bhi.w	80004f4 <__udivmoddi4+0x2c0>
 800035e:	4643      	mov	r3, r8
 8000360:	1a09      	subs	r1, r1, r0
 8000362:	b2a4      	uxth	r4, r4
 8000364:	fbb1 f0f7 	udiv	r0, r1, r7
 8000368:	fb07 1110 	mls	r1, r7, r0, r1
 800036c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000370:	fb0e fe00 	mul.w	lr, lr, r0
 8000374:	45a6      	cmp	lr, r4
 8000376:	d908      	bls.n	800038a <__udivmoddi4+0x156>
 8000378:	eb1c 0404 	adds.w	r4, ip, r4
 800037c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000380:	d202      	bcs.n	8000388 <__udivmoddi4+0x154>
 8000382:	45a6      	cmp	lr, r4
 8000384:	f200 80bb 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 8000388:	4608      	mov	r0, r1
 800038a:	eba4 040e 	sub.w	r4, r4, lr
 800038e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000392:	e79c      	b.n	80002ce <__udivmoddi4+0x9a>
 8000394:	f1c6 0720 	rsb	r7, r6, #32
 8000398:	40b3      	lsls	r3, r6
 800039a:	fa22 fc07 	lsr.w	ip, r2, r7
 800039e:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a2:	fa20 f407 	lsr.w	r4, r0, r7
 80003a6:	fa01 f306 	lsl.w	r3, r1, r6
 80003aa:	431c      	orrs	r4, r3
 80003ac:	40f9      	lsrs	r1, r7
 80003ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b2:	fa00 f306 	lsl.w	r3, r0, r6
 80003b6:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ba:	0c20      	lsrs	r0, r4, #16
 80003bc:	fa1f fe8c 	uxth.w	lr, ip
 80003c0:	fb09 1118 	mls	r1, r9, r8, r1
 80003c4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c8:	fb08 f00e 	mul.w	r0, r8, lr
 80003cc:	4288      	cmp	r0, r1
 80003ce:	fa02 f206 	lsl.w	r2, r2, r6
 80003d2:	d90b      	bls.n	80003ec <__udivmoddi4+0x1b8>
 80003d4:	eb1c 0101 	adds.w	r1, ip, r1
 80003d8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003dc:	f080 8088 	bcs.w	80004f0 <__udivmoddi4+0x2bc>
 80003e0:	4288      	cmp	r0, r1
 80003e2:	f240 8085 	bls.w	80004f0 <__udivmoddi4+0x2bc>
 80003e6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ea:	4461      	add	r1, ip
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f9 	udiv	r0, r1, r9
 80003f4:	fb09 1110 	mls	r1, r9, r0, r1
 80003f8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003fc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000400:	458e      	cmp	lr, r1
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1e2>
 8000404:	eb1c 0101 	adds.w	r1, ip, r1
 8000408:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 800040c:	d26c      	bcs.n	80004e8 <__udivmoddi4+0x2b4>
 800040e:	458e      	cmp	lr, r1
 8000410:	d96a      	bls.n	80004e8 <__udivmoddi4+0x2b4>
 8000412:	3802      	subs	r0, #2
 8000414:	4461      	add	r1, ip
 8000416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800041a:	fba0 9402 	umull	r9, r4, r0, r2
 800041e:	eba1 010e 	sub.w	r1, r1, lr
 8000422:	42a1      	cmp	r1, r4
 8000424:	46c8      	mov	r8, r9
 8000426:	46a6      	mov	lr, r4
 8000428:	d356      	bcc.n	80004d8 <__udivmoddi4+0x2a4>
 800042a:	d053      	beq.n	80004d4 <__udivmoddi4+0x2a0>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x212>
 800042e:	ebb3 0208 	subs.w	r2, r3, r8
 8000432:	eb61 010e 	sbc.w	r1, r1, lr
 8000436:	fa01 f707 	lsl.w	r7, r1, r7
 800043a:	fa22 f306 	lsr.w	r3, r2, r6
 800043e:	40f1      	lsrs	r1, r6
 8000440:	431f      	orrs	r7, r3
 8000442:	e9c5 7100 	strd	r7, r1, [r5]
 8000446:	2600      	movs	r6, #0
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1c2 0320 	rsb	r3, r2, #32
 8000452:	40d8      	lsrs	r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa21 f303 	lsr.w	r3, r1, r3
 800045c:	4091      	lsls	r1, r2
 800045e:	4301      	orrs	r1, r0
 8000460:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000464:	fa1f fe8c 	uxth.w	lr, ip
 8000468:	fbb3 f0f7 	udiv	r0, r3, r7
 800046c:	fb07 3610 	mls	r6, r7, r0, r3
 8000470:	0c0b      	lsrs	r3, r1, #16
 8000472:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000476:	fb00 f60e 	mul.w	r6, r0, lr
 800047a:	429e      	cmp	r6, r3
 800047c:	fa04 f402 	lsl.w	r4, r4, r2
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x260>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800048a:	d22f      	bcs.n	80004ec <__udivmoddi4+0x2b8>
 800048c:	429e      	cmp	r6, r3
 800048e:	d92d      	bls.n	80004ec <__udivmoddi4+0x2b8>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1b9b      	subs	r3, r3, r6
 8000496:	b289      	uxth	r1, r1
 8000498:	fbb3 f6f7 	udiv	r6, r3, r7
 800049c:	fb07 3316 	mls	r3, r7, r6, r3
 80004a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a4:	fb06 f30e 	mul.w	r3, r6, lr
 80004a8:	428b      	cmp	r3, r1
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x28a>
 80004ac:	eb1c 0101 	adds.w	r1, ip, r1
 80004b0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004b4:	d216      	bcs.n	80004e4 <__udivmoddi4+0x2b0>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d914      	bls.n	80004e4 <__udivmoddi4+0x2b0>
 80004ba:	3e02      	subs	r6, #2
 80004bc:	4461      	add	r1, ip
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004c4:	e738      	b.n	8000338 <__udivmoddi4+0x104>
 80004c6:	462e      	mov	r6, r5
 80004c8:	4628      	mov	r0, r5
 80004ca:	e705      	b.n	80002d8 <__udivmoddi4+0xa4>
 80004cc:	4606      	mov	r6, r0
 80004ce:	e6e3      	b.n	8000298 <__udivmoddi4+0x64>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6f8      	b.n	80002c6 <__udivmoddi4+0x92>
 80004d4:	454b      	cmp	r3, r9
 80004d6:	d2a9      	bcs.n	800042c <__udivmoddi4+0x1f8>
 80004d8:	ebb9 0802 	subs.w	r8, r9, r2
 80004dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004e0:	3801      	subs	r0, #1
 80004e2:	e7a3      	b.n	800042c <__udivmoddi4+0x1f8>
 80004e4:	4646      	mov	r6, r8
 80004e6:	e7ea      	b.n	80004be <__udivmoddi4+0x28a>
 80004e8:	4620      	mov	r0, r4
 80004ea:	e794      	b.n	8000416 <__udivmoddi4+0x1e2>
 80004ec:	4640      	mov	r0, r8
 80004ee:	e7d1      	b.n	8000494 <__udivmoddi4+0x260>
 80004f0:	46d0      	mov	r8, sl
 80004f2:	e77b      	b.n	80003ec <__udivmoddi4+0x1b8>
 80004f4:	3b02      	subs	r3, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	e732      	b.n	8000360 <__udivmoddi4+0x12c>
 80004fa:	4630      	mov	r0, r6
 80004fc:	e709      	b.n	8000312 <__udivmoddi4+0xde>
 80004fe:	4464      	add	r4, ip
 8000500:	3802      	subs	r0, #2
 8000502:	e742      	b.n	800038a <__udivmoddi4+0x156>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000510:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000514:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000518:	f003 0301 	and.w	r3, r3, #1
 800051c:	2b00      	cmp	r3, #0
 800051e:	d013      	beq.n	8000548 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000520:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000524:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000528:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800052c:	2b00      	cmp	r3, #0
 800052e:	d00b      	beq.n	8000548 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000530:	e000      	b.n	8000534 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000532:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000534:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	2b00      	cmp	r3, #0
 800053c:	d0f9      	beq.n	8000532 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800053e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	b2d2      	uxtb	r2, r2
 8000546:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000548:	687b      	ldr	r3, [r7, #4]
}
 800054a:	4618      	mov	r0, r3
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
	...

08000558 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800055c:	f000 fbb0 	bl	8000cc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000560:	f000 f986 	bl	8000870 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000564:	f000 f9f2 	bl	800094c <MX_GPIO_Init>
  /* USER CODE BEGIN WHILE */
  //uint32_t *portcODR =(uint32_t *)0x40020814;

  while (1)
  {
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,1);
 8000568:	2201      	movs	r2, #1
 800056a:	2101      	movs	r1, #1
 800056c:	48a1      	ldr	r0, [pc, #644]	; (80007f4 <main+0x29c>)
 800056e:	f000 fecf 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,1);
 8000572:	2201      	movs	r2, #1
 8000574:	2102      	movs	r1, #2
 8000576:	489f      	ldr	r0, [pc, #636]	; (80007f4 <main+0x29c>)
 8000578:	f000 feca 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,1);
 800057c:	2201      	movs	r2, #1
 800057e:	2104      	movs	r1, #4
 8000580:	489c      	ldr	r0, [pc, #624]	; (80007f4 <main+0x29c>)
 8000582:	f000 fec5 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,1);
 8000586:	2201      	movs	r2, #1
 8000588:	2108      	movs	r1, #8
 800058a:	489a      	ldr	r0, [pc, #616]	; (80007f4 <main+0x29c>)
 800058c:	f000 fec0 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,0);
 8000590:	2200      	movs	r2, #0
 8000592:	2101      	movs	r1, #1
 8000594:	4897      	ldr	r0, [pc, #604]	; (80007f4 <main+0x29c>)
 8000596:	f000 febb 	bl	8001310 <HAL_GPIO_WritePin>
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_4)))
 800059a:	2110      	movs	r1, #16
 800059c:	4895      	ldr	r0, [pc, #596]	; (80007f4 <main+0x29c>)
 800059e:	f000 fe9f 	bl	80012e0 <HAL_GPIO_ReadPin>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d106      	bne.n	80005b6 <main+0x5e>
	  {
		  HAL_Delay(300);
 80005a8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80005ac:	f000 fbfa 	bl	8000da4 <HAL_Delay>
		  printf("1 is pressed\n");
 80005b0:	4891      	ldr	r0, [pc, #580]	; (80007f8 <main+0x2a0>)
 80005b2:	f001 fd1b 	bl	8001fec <puts>
	  }
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_5)))
 80005b6:	2120      	movs	r1, #32
 80005b8:	488e      	ldr	r0, [pc, #568]	; (80007f4 <main+0x29c>)
 80005ba:	f000 fe91 	bl	80012e0 <HAL_GPIO_ReadPin>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d106      	bne.n	80005d2 <main+0x7a>
	  {
		  HAL_Delay(300);
 80005c4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80005c8:	f000 fbec 	bl	8000da4 <HAL_Delay>
		  printf("2 is pressed\n");
 80005cc:	488b      	ldr	r0, [pc, #556]	; (80007fc <main+0x2a4>)
 80005ce:	f001 fd0d 	bl	8001fec <puts>
	  }
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_6)))
 80005d2:	2140      	movs	r1, #64	; 0x40
 80005d4:	4887      	ldr	r0, [pc, #540]	; (80007f4 <main+0x29c>)
 80005d6:	f000 fe83 	bl	80012e0 <HAL_GPIO_ReadPin>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d106      	bne.n	80005ee <main+0x96>
	  {
		  HAL_Delay(300);
 80005e0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80005e4:	f000 fbde 	bl	8000da4 <HAL_Delay>
		  printf("3 is pressed\n");
 80005e8:	4885      	ldr	r0, [pc, #532]	; (8000800 <main+0x2a8>)
 80005ea:	f001 fcff 	bl	8001fec <puts>
	  }
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_7)))
 80005ee:	2180      	movs	r1, #128	; 0x80
 80005f0:	4880      	ldr	r0, [pc, #512]	; (80007f4 <main+0x29c>)
 80005f2:	f000 fe75 	bl	80012e0 <HAL_GPIO_ReadPin>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d106      	bne.n	800060a <main+0xb2>
	  {
		  HAL_Delay(300);
 80005fc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000600:	f000 fbd0 	bl	8000da4 <HAL_Delay>
		  printf("A is pressed\n");
 8000604:	487f      	ldr	r0, [pc, #508]	; (8000804 <main+0x2ac>)
 8000606:	f001 fcf1 	bl	8001fec <puts>
	  }

	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,1);
 800060a:	2201      	movs	r2, #1
 800060c:	2101      	movs	r1, #1
 800060e:	4879      	ldr	r0, [pc, #484]	; (80007f4 <main+0x29c>)
 8000610:	f000 fe7e 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,1);
 8000614:	2201      	movs	r2, #1
 8000616:	2102      	movs	r1, #2
 8000618:	4876      	ldr	r0, [pc, #472]	; (80007f4 <main+0x29c>)
 800061a:	f000 fe79 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,1);
 800061e:	2201      	movs	r2, #1
 8000620:	2104      	movs	r1, #4
 8000622:	4874      	ldr	r0, [pc, #464]	; (80007f4 <main+0x29c>)
 8000624:	f000 fe74 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,1);
 8000628:	2201      	movs	r2, #1
 800062a:	2108      	movs	r1, #8
 800062c:	4871      	ldr	r0, [pc, #452]	; (80007f4 <main+0x29c>)
 800062e:	f000 fe6f 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,0);
 8000632:	2200      	movs	r2, #0
 8000634:	2102      	movs	r1, #2
 8000636:	486f      	ldr	r0, [pc, #444]	; (80007f4 <main+0x29c>)
 8000638:	f000 fe6a 	bl	8001310 <HAL_GPIO_WritePin>
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_4)))
 800063c:	2110      	movs	r1, #16
 800063e:	486d      	ldr	r0, [pc, #436]	; (80007f4 <main+0x29c>)
 8000640:	f000 fe4e 	bl	80012e0 <HAL_GPIO_ReadPin>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d106      	bne.n	8000658 <main+0x100>
	  {
		  HAL_Delay(300);
 800064a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800064e:	f000 fba9 	bl	8000da4 <HAL_Delay>
		  printf("4 is pressed\n");
 8000652:	486d      	ldr	r0, [pc, #436]	; (8000808 <main+0x2b0>)
 8000654:	f001 fcca 	bl	8001fec <puts>
	  }
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_5)))
 8000658:	2120      	movs	r1, #32
 800065a:	4866      	ldr	r0, [pc, #408]	; (80007f4 <main+0x29c>)
 800065c:	f000 fe40 	bl	80012e0 <HAL_GPIO_ReadPin>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d106      	bne.n	8000674 <main+0x11c>
	  {
		  HAL_Delay(300);
 8000666:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800066a:	f000 fb9b 	bl	8000da4 <HAL_Delay>
		  printf("5 is pressed\n");
 800066e:	4867      	ldr	r0, [pc, #412]	; (800080c <main+0x2b4>)
 8000670:	f001 fcbc 	bl	8001fec <puts>
	  }
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_6)))
 8000674:	2140      	movs	r1, #64	; 0x40
 8000676:	485f      	ldr	r0, [pc, #380]	; (80007f4 <main+0x29c>)
 8000678:	f000 fe32 	bl	80012e0 <HAL_GPIO_ReadPin>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d106      	bne.n	8000690 <main+0x138>
	  {
		  HAL_Delay(300);
 8000682:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000686:	f000 fb8d 	bl	8000da4 <HAL_Delay>
		  printf("6 is pressed\n");
 800068a:	4861      	ldr	r0, [pc, #388]	; (8000810 <main+0x2b8>)
 800068c:	f001 fcae 	bl	8001fec <puts>
	  }
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_7)))
 8000690:	2180      	movs	r1, #128	; 0x80
 8000692:	4858      	ldr	r0, [pc, #352]	; (80007f4 <main+0x29c>)
 8000694:	f000 fe24 	bl	80012e0 <HAL_GPIO_ReadPin>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d106      	bne.n	80006ac <main+0x154>
	  {
		  HAL_Delay(300);
 800069e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80006a2:	f000 fb7f 	bl	8000da4 <HAL_Delay>
		  printf("B is pressed\n");
 80006a6:	485b      	ldr	r0, [pc, #364]	; (8000814 <main+0x2bc>)
 80006a8:	f001 fca0 	bl	8001fec <puts>
	  }

	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,1);
 80006ac:	2201      	movs	r2, #1
 80006ae:	2101      	movs	r1, #1
 80006b0:	4850      	ldr	r0, [pc, #320]	; (80007f4 <main+0x29c>)
 80006b2:	f000 fe2d 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,1);
 80006b6:	2201      	movs	r2, #1
 80006b8:	2102      	movs	r1, #2
 80006ba:	484e      	ldr	r0, [pc, #312]	; (80007f4 <main+0x29c>)
 80006bc:	f000 fe28 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,1);
 80006c0:	2201      	movs	r2, #1
 80006c2:	2104      	movs	r1, #4
 80006c4:	484b      	ldr	r0, [pc, #300]	; (80007f4 <main+0x29c>)
 80006c6:	f000 fe23 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,1);
 80006ca:	2201      	movs	r2, #1
 80006cc:	2108      	movs	r1, #8
 80006ce:	4849      	ldr	r0, [pc, #292]	; (80007f4 <main+0x29c>)
 80006d0:	f000 fe1e 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,0);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2104      	movs	r1, #4
 80006d8:	4846      	ldr	r0, [pc, #280]	; (80007f4 <main+0x29c>)
 80006da:	f000 fe19 	bl	8001310 <HAL_GPIO_WritePin>
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_4)))
 80006de:	2110      	movs	r1, #16
 80006e0:	4844      	ldr	r0, [pc, #272]	; (80007f4 <main+0x29c>)
 80006e2:	f000 fdfd 	bl	80012e0 <HAL_GPIO_ReadPin>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d106      	bne.n	80006fa <main+0x1a2>
	  {
		  HAL_Delay(300);
 80006ec:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80006f0:	f000 fb58 	bl	8000da4 <HAL_Delay>
		  printf("7 is pressed\n");
 80006f4:	4848      	ldr	r0, [pc, #288]	; (8000818 <main+0x2c0>)
 80006f6:	f001 fc79 	bl	8001fec <puts>
	  }
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_5)))
 80006fa:	2120      	movs	r1, #32
 80006fc:	483d      	ldr	r0, [pc, #244]	; (80007f4 <main+0x29c>)
 80006fe:	f000 fdef 	bl	80012e0 <HAL_GPIO_ReadPin>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d106      	bne.n	8000716 <main+0x1be>
	  {
		  HAL_Delay(300);
 8000708:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800070c:	f000 fb4a 	bl	8000da4 <HAL_Delay>
		  printf("8 is pressed\n");
 8000710:	4842      	ldr	r0, [pc, #264]	; (800081c <main+0x2c4>)
 8000712:	f001 fc6b 	bl	8001fec <puts>
	  }
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_6)))
 8000716:	2140      	movs	r1, #64	; 0x40
 8000718:	4836      	ldr	r0, [pc, #216]	; (80007f4 <main+0x29c>)
 800071a:	f000 fde1 	bl	80012e0 <HAL_GPIO_ReadPin>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d106      	bne.n	8000732 <main+0x1da>
	  {
		  HAL_Delay(300);
 8000724:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000728:	f000 fb3c 	bl	8000da4 <HAL_Delay>
		  printf("9 is pressed\n");
 800072c:	483c      	ldr	r0, [pc, #240]	; (8000820 <main+0x2c8>)
 800072e:	f001 fc5d 	bl	8001fec <puts>
	  }
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_7)))
 8000732:	2180      	movs	r1, #128	; 0x80
 8000734:	482f      	ldr	r0, [pc, #188]	; (80007f4 <main+0x29c>)
 8000736:	f000 fdd3 	bl	80012e0 <HAL_GPIO_ReadPin>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d106      	bne.n	800074e <main+0x1f6>
	  {
		  HAL_Delay(300);
 8000740:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000744:	f000 fb2e 	bl	8000da4 <HAL_Delay>
		  printf("C is pressed\n");
 8000748:	4836      	ldr	r0, [pc, #216]	; (8000824 <main+0x2cc>)
 800074a:	f001 fc4f 	bl	8001fec <puts>
	  }

	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,1);
 800074e:	2201      	movs	r2, #1
 8000750:	2101      	movs	r1, #1
 8000752:	4828      	ldr	r0, [pc, #160]	; (80007f4 <main+0x29c>)
 8000754:	f000 fddc 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,1);
 8000758:	2201      	movs	r2, #1
 800075a:	2102      	movs	r1, #2
 800075c:	4825      	ldr	r0, [pc, #148]	; (80007f4 <main+0x29c>)
 800075e:	f000 fdd7 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,1);
 8000762:	2201      	movs	r2, #1
 8000764:	2104      	movs	r1, #4
 8000766:	4823      	ldr	r0, [pc, #140]	; (80007f4 <main+0x29c>)
 8000768:	f000 fdd2 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,1);
 800076c:	2201      	movs	r2, #1
 800076e:	2108      	movs	r1, #8
 8000770:	4820      	ldr	r0, [pc, #128]	; (80007f4 <main+0x29c>)
 8000772:	f000 fdcd 	bl	8001310 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,0);
 8000776:	2200      	movs	r2, #0
 8000778:	2108      	movs	r1, #8
 800077a:	481e      	ldr	r0, [pc, #120]	; (80007f4 <main+0x29c>)
 800077c:	f000 fdc8 	bl	8001310 <HAL_GPIO_WritePin>
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_4)))
 8000780:	2110      	movs	r1, #16
 8000782:	481c      	ldr	r0, [pc, #112]	; (80007f4 <main+0x29c>)
 8000784:	f000 fdac 	bl	80012e0 <HAL_GPIO_ReadPin>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d106      	bne.n	800079c <main+0x244>
	  {
		  HAL_Delay(300);
 800078e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000792:	f000 fb07 	bl	8000da4 <HAL_Delay>
		  printf("* is pressed\n");
 8000796:	4824      	ldr	r0, [pc, #144]	; (8000828 <main+0x2d0>)
 8000798:	f001 fc28 	bl	8001fec <puts>
	  }
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_5)))
 800079c:	2120      	movs	r1, #32
 800079e:	4815      	ldr	r0, [pc, #84]	; (80007f4 <main+0x29c>)
 80007a0:	f000 fd9e 	bl	80012e0 <HAL_GPIO_ReadPin>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d106      	bne.n	80007b8 <main+0x260>
	  {
		  HAL_Delay(300);
 80007aa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80007ae:	f000 faf9 	bl	8000da4 <HAL_Delay>
		  printf("0 is pressed\n");
 80007b2:	481e      	ldr	r0, [pc, #120]	; (800082c <main+0x2d4>)
 80007b4:	f001 fc1a 	bl	8001fec <puts>
	  }
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_6)))
 80007b8:	2140      	movs	r1, #64	; 0x40
 80007ba:	480e      	ldr	r0, [pc, #56]	; (80007f4 <main+0x29c>)
 80007bc:	f000 fd90 	bl	80012e0 <HAL_GPIO_ReadPin>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d106      	bne.n	80007d4 <main+0x27c>
	  {
		  HAL_Delay(300);
 80007c6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80007ca:	f000 faeb 	bl	8000da4 <HAL_Delay>
		  printf("# is pressed\n");
 80007ce:	4818      	ldr	r0, [pc, #96]	; (8000830 <main+0x2d8>)
 80007d0:	f001 fc0c 	bl	8001fec <puts>
	  }
	  if(!(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_7)))
 80007d4:	2180      	movs	r1, #128	; 0x80
 80007d6:	4807      	ldr	r0, [pc, #28]	; (80007f4 <main+0x29c>)
 80007d8:	f000 fd82 	bl	80012e0 <HAL_GPIO_ReadPin>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	f47f aec2 	bne.w	8000568 <main+0x10>
	  {
		  HAL_Delay(300);
 80007e4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80007e8:	f000 fadc 	bl	8000da4 <HAL_Delay>
		  printf("D is pressed\n");
 80007ec:	4811      	ldr	r0, [pc, #68]	; (8000834 <main+0x2dc>)
 80007ee:	f001 fbfd 	bl	8001fec <puts>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,1);
 80007f2:	e6b9      	b.n	8000568 <main+0x10>
 80007f4:	40020800 	.word	0x40020800
 80007f8:	08002924 	.word	0x08002924
 80007fc:	08002934 	.word	0x08002934
 8000800:	08002944 	.word	0x08002944
 8000804:	08002954 	.word	0x08002954
 8000808:	08002964 	.word	0x08002964
 800080c:	08002974 	.word	0x08002974
 8000810:	08002984 	.word	0x08002984
 8000814:	08002994 	.word	0x08002994
 8000818:	080029a4 	.word	0x080029a4
 800081c:	080029b4 	.word	0x080029b4
 8000820:	080029c4 	.word	0x080029c4
 8000824:	080029d4 	.word	0x080029d4
 8000828:	080029e4 	.word	0x080029e4
 800082c:	080029f4 	.word	0x080029f4
 8000830:	08002a04 	.word	0x08002a04
 8000834:	08002a14 	.word	0x08002a14

08000838 <_write>:
  * @brief System Clock Configuration
  * @retval None
  */

 int _write(int file, char *ptr, int len)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b086      	sub	sp, #24
 800083c:	af00      	add	r7, sp, #0
 800083e:	60f8      	str	r0, [r7, #12]
 8000840:	60b9      	str	r1, [r7, #8]
 8000842:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]
 8000848:	e009      	b.n	800085e <_write+0x26>
  {
	  ITM_SendChar(*ptr++);
 800084a:	68bb      	ldr	r3, [r7, #8]
 800084c:	1c5a      	adds	r2, r3, #1
 800084e:	60ba      	str	r2, [r7, #8]
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff fe58 	bl	8000508 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	3301      	adds	r3, #1
 800085c:	617b      	str	r3, [r7, #20]
 800085e:	697a      	ldr	r2, [r7, #20]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	429a      	cmp	r2, r3
 8000864:	dbf1      	blt.n	800084a <_write+0x12>
  }
  return len;
 8000866:	687b      	ldr	r3, [r7, #4]
}
 8000868:	4618      	mov	r0, r3
 800086a:	3718      	adds	r7, #24
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <SystemClock_Config>:
void SystemClock_Config(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b094      	sub	sp, #80	; 0x50
 8000874:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000876:	f107 031c 	add.w	r3, r7, #28
 800087a:	2234      	movs	r2, #52	; 0x34
 800087c:	2100      	movs	r1, #0
 800087e:	4618      	mov	r0, r3
 8000880:	f001 fb3e 	bl	8001f00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000884:	f107 0308 	add.w	r3, r7, #8
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	605a      	str	r2, [r3, #4]
 800088e:	609a      	str	r2, [r3, #8]
 8000890:	60da      	str	r2, [r3, #12]
 8000892:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000894:	2300      	movs	r3, #0
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	4b2a      	ldr	r3, [pc, #168]	; (8000944 <SystemClock_Config+0xd4>)
 800089a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089c:	4a29      	ldr	r2, [pc, #164]	; (8000944 <SystemClock_Config+0xd4>)
 800089e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008a2:	6413      	str	r3, [r2, #64]	; 0x40
 80008a4:	4b27      	ldr	r3, [pc, #156]	; (8000944 <SystemClock_Config+0xd4>)
 80008a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008b0:	2300      	movs	r3, #0
 80008b2:	603b      	str	r3, [r7, #0]
 80008b4:	4b24      	ldr	r3, [pc, #144]	; (8000948 <SystemClock_Config+0xd8>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80008bc:	4a22      	ldr	r2, [pc, #136]	; (8000948 <SystemClock_Config+0xd8>)
 80008be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008c2:	6013      	str	r3, [r2, #0]
 80008c4:	4b20      	ldr	r3, [pc, #128]	; (8000948 <SystemClock_Config+0xd8>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008cc:	603b      	str	r3, [r7, #0]
 80008ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008d0:	2302      	movs	r3, #2
 80008d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d4:	2301      	movs	r3, #1
 80008d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008d8:	2310      	movs	r3, #16
 80008da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008dc:	2302      	movs	r3, #2
 80008de:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008e0:	2300      	movs	r3, #0
 80008e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80008e4:	2310      	movs	r3, #16
 80008e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008e8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80008ec:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80008ee:	2304      	movs	r3, #4
 80008f0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80008f2:	2302      	movs	r3, #2
 80008f4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008f6:	2302      	movs	r3, #2
 80008f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008fa:	f107 031c 	add.w	r3, r7, #28
 80008fe:	4618      	mov	r0, r3
 8000900:	f001 f836 	bl	8001970 <HAL_RCC_OscConfig>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800090a:	f000 f8bd 	bl	8000a88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800090e:	230f      	movs	r3, #15
 8000910:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000912:	2302      	movs	r3, #2
 8000914:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000916:	2300      	movs	r3, #0
 8000918:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800091a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800091e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000920:	2300      	movs	r3, #0
 8000922:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000924:	f107 0308 	add.w	r3, r7, #8
 8000928:	2102      	movs	r1, #2
 800092a:	4618      	mov	r0, r3
 800092c:	f000 fd0a 	bl	8001344 <HAL_RCC_ClockConfig>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000936:	f000 f8a7 	bl	8000a88 <Error_Handler>
  }
}
 800093a:	bf00      	nop
 800093c:	3750      	adds	r7, #80	; 0x50
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40023800 	.word	0x40023800
 8000948:	40007000 	.word	0x40007000

0800094c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08a      	sub	sp, #40	; 0x28
 8000950:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000952:	f107 0314 	add.w	r3, r7, #20
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]
 800095c:	609a      	str	r2, [r3, #8]
 800095e:	60da      	str	r2, [r3, #12]
 8000960:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	613b      	str	r3, [r7, #16]
 8000966:	4b45      	ldr	r3, [pc, #276]	; (8000a7c <MX_GPIO_Init+0x130>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	4a44      	ldr	r2, [pc, #272]	; (8000a7c <MX_GPIO_Init+0x130>)
 800096c:	f043 0304 	orr.w	r3, r3, #4
 8000970:	6313      	str	r3, [r2, #48]	; 0x30
 8000972:	4b42      	ldr	r3, [pc, #264]	; (8000a7c <MX_GPIO_Init+0x130>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	f003 0304 	and.w	r3, r3, #4
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	4b3e      	ldr	r3, [pc, #248]	; (8000a7c <MX_GPIO_Init+0x130>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	4a3d      	ldr	r2, [pc, #244]	; (8000a7c <MX_GPIO_Init+0x130>)
 8000988:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800098c:	6313      	str	r3, [r2, #48]	; 0x30
 800098e:	4b3b      	ldr	r3, [pc, #236]	; (8000a7c <MX_GPIO_Init+0x130>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	4b37      	ldr	r3, [pc, #220]	; (8000a7c <MX_GPIO_Init+0x130>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	4a36      	ldr	r2, [pc, #216]	; (8000a7c <MX_GPIO_Init+0x130>)
 80009a4:	f043 0301 	orr.w	r3, r3, #1
 80009a8:	6313      	str	r3, [r2, #48]	; 0x30
 80009aa:	4b34      	ldr	r3, [pc, #208]	; (8000a7c <MX_GPIO_Init+0x130>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	4b30      	ldr	r3, [pc, #192]	; (8000a7c <MX_GPIO_Init+0x130>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	4a2f      	ldr	r2, [pc, #188]	; (8000a7c <MX_GPIO_Init+0x130>)
 80009c0:	f043 0302 	orr.w	r3, r3, #2
 80009c4:	6313      	str	r3, [r2, #48]	; 0x30
 80009c6:	4b2d      	ldr	r3, [pc, #180]	; (8000a7c <MX_GPIO_Init+0x130>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	f003 0302 	and.w	r3, r3, #2
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	210f      	movs	r1, #15
 80009d6:	482a      	ldr	r0, [pc, #168]	; (8000a80 <MX_GPIO_Init+0x134>)
 80009d8:	f000 fc9a 	bl	8001310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009dc:	2200      	movs	r2, #0
 80009de:	2120      	movs	r1, #32
 80009e0:	4828      	ldr	r0, [pc, #160]	; (8000a84 <MX_GPIO_Init+0x138>)
 80009e2:	f000 fc95 	bl	8001310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009ec:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80009f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009f6:	f107 0314 	add.w	r3, r7, #20
 80009fa:	4619      	mov	r1, r3
 80009fc:	4820      	ldr	r0, [pc, #128]	; (8000a80 <MX_GPIO_Init+0x134>)
 80009fe:	f000 fadb 	bl	8000fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000a02:	230f      	movs	r3, #15
 8000a04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a06:	2301      	movs	r3, #1
 8000a08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a12:	f107 0314 	add.w	r3, r7, #20
 8000a16:	4619      	mov	r1, r3
 8000a18:	4819      	ldr	r0, [pc, #100]	; (8000a80 <MX_GPIO_Init+0x134>)
 8000a1a:	f000 facd 	bl	8000fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a1e:	230c      	movs	r3, #12
 8000a20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a22:	2302      	movs	r3, #2
 8000a24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	2300      	movs	r3, #0
 8000a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a2a:	2303      	movs	r3, #3
 8000a2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a2e:	2307      	movs	r3, #7
 8000a30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4619      	mov	r1, r3
 8000a38:	4812      	ldr	r0, [pc, #72]	; (8000a84 <MX_GPIO_Init+0x138>)
 8000a3a:	f000 fabd 	bl	8000fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a3e:	2320      	movs	r3, #32
 8000a40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a42:	2301      	movs	r3, #1
 8000a44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a4e:	f107 0314 	add.w	r3, r7, #20
 8000a52:	4619      	mov	r1, r3
 8000a54:	480b      	ldr	r0, [pc, #44]	; (8000a84 <MX_GPIO_Init+0x138>)
 8000a56:	f000 faaf 	bl	8000fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a5a:	23f0      	movs	r3, #240	; 0xf0
 8000a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a62:	2301      	movs	r3, #1
 8000a64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a66:	f107 0314 	add.w	r3, r7, #20
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4804      	ldr	r0, [pc, #16]	; (8000a80 <MX_GPIO_Init+0x134>)
 8000a6e:	f000 faa3 	bl	8000fb8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a72:	bf00      	nop
 8000a74:	3728      	adds	r7, #40	; 0x28
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	40020800 	.word	0x40020800
 8000a84:	40020000 	.word	0x40020000

08000a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a8c:	b672      	cpsid	i
}
 8000a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a90:	e7fe      	b.n	8000a90 <Error_Handler+0x8>
	...

08000a94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	607b      	str	r3, [r7, #4]
 8000a9e:	4b10      	ldr	r3, [pc, #64]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aa2:	4a0f      	ldr	r2, [pc, #60]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000aa4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aa8:	6453      	str	r3, [r2, #68]	; 0x44
 8000aaa:	4b0d      	ldr	r3, [pc, #52]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	603b      	str	r3, [r7, #0]
 8000aba:	4b09      	ldr	r3, [pc, #36]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000abe:	4a08      	ldr	r2, [pc, #32]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000ac0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ac6:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ace:	603b      	str	r3, [r7, #0]
 8000ad0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ad2:	2007      	movs	r0, #7
 8000ad4:	f000 fa3c 	bl	8000f50 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad8:	bf00      	nop
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40023800 	.word	0x40023800

08000ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ae8:	e7fe      	b.n	8000ae8 <NMI_Handler+0x4>

08000aea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aea:	b480      	push	{r7}
 8000aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aee:	e7fe      	b.n	8000aee <HardFault_Handler+0x4>

08000af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000af4:	e7fe      	b.n	8000af4 <MemManage_Handler+0x4>

08000af6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000af6:	b480      	push	{r7}
 8000af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000afa:	e7fe      	b.n	8000afa <BusFault_Handler+0x4>

08000afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b00:	e7fe      	b.n	8000b00 <UsageFault_Handler+0x4>

08000b02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b02:	b480      	push	{r7}
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b06:	bf00      	nop
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr

08000b10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr

08000b1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b22:	bf00      	nop
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr

08000b2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b30:	f000 f918 	bl	8000d64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b34:	bf00      	nop
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	60b9      	str	r1, [r7, #8]
 8000b42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b44:	2300      	movs	r3, #0
 8000b46:	617b      	str	r3, [r7, #20]
 8000b48:	e00a      	b.n	8000b60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b4a:	f3af 8000 	nop.w
 8000b4e:	4601      	mov	r1, r0
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	1c5a      	adds	r2, r3, #1
 8000b54:	60ba      	str	r2, [r7, #8]
 8000b56:	b2ca      	uxtb	r2, r1
 8000b58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	617b      	str	r3, [r7, #20]
 8000b60:	697a      	ldr	r2, [r7, #20]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	429a      	cmp	r2, r3
 8000b66:	dbf0      	blt.n	8000b4a <_read+0x12>
  }

  return len;
 8000b68:	687b      	ldr	r3, [r7, #4]
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3718      	adds	r7, #24
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000b72:	b480      	push	{r7}
 8000b74:	b083      	sub	sp, #12
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	b083      	sub	sp, #12
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
 8000b92:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b9a:	605a      	str	r2, [r3, #4]
  return 0;
 8000b9c:	2300      	movs	r3, #0
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <_isatty>:

int _isatty(int file)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bb2:	2301      	movs	r3, #1
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bcc:	2300      	movs	r3, #0
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3714      	adds	r7, #20
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
	...

08000bdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000be4:	4a14      	ldr	r2, [pc, #80]	; (8000c38 <_sbrk+0x5c>)
 8000be6:	4b15      	ldr	r3, [pc, #84]	; (8000c3c <_sbrk+0x60>)
 8000be8:	1ad3      	subs	r3, r2, r3
 8000bea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bf0:	4b13      	ldr	r3, [pc, #76]	; (8000c40 <_sbrk+0x64>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d102      	bne.n	8000bfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <_sbrk+0x64>)
 8000bfa:	4a12      	ldr	r2, [pc, #72]	; (8000c44 <_sbrk+0x68>)
 8000bfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bfe:	4b10      	ldr	r3, [pc, #64]	; (8000c40 <_sbrk+0x64>)
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4413      	add	r3, r2
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d207      	bcs.n	8000c1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c0c:	f001 f94e 	bl	8001eac <__errno>
 8000c10:	4603      	mov	r3, r0
 8000c12:	220c      	movs	r2, #12
 8000c14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c1a:	e009      	b.n	8000c30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c1c:	4b08      	ldr	r3, [pc, #32]	; (8000c40 <_sbrk+0x64>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c22:	4b07      	ldr	r3, [pc, #28]	; (8000c40 <_sbrk+0x64>)
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4413      	add	r3, r2
 8000c2a:	4a05      	ldr	r2, [pc, #20]	; (8000c40 <_sbrk+0x64>)
 8000c2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c2e:	68fb      	ldr	r3, [r7, #12]
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	3718      	adds	r7, #24
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20020000 	.word	0x20020000
 8000c3c:	00000400 	.word	0x00000400
 8000c40:	2000008c 	.word	0x2000008c
 8000c44:	200000a8 	.word	0x200000a8

08000c48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c4c:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <SystemInit+0x20>)
 8000c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c52:	4a05      	ldr	r2, [pc, #20]	; (8000c68 <SystemInit+0x20>)
 8000c54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c5c:	bf00      	nop
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ca4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c70:	480d      	ldr	r0, [pc, #52]	; (8000ca8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c72:	490e      	ldr	r1, [pc, #56]	; (8000cac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c74:	4a0e      	ldr	r2, [pc, #56]	; (8000cb0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c78:	e002      	b.n	8000c80 <LoopCopyDataInit>

08000c7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c7e:	3304      	adds	r3, #4

08000c80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c84:	d3f9      	bcc.n	8000c7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c86:	4a0b      	ldr	r2, [pc, #44]	; (8000cb4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c88:	4c0b      	ldr	r4, [pc, #44]	; (8000cb8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c8c:	e001      	b.n	8000c92 <LoopFillZerobss>

08000c8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c90:	3204      	adds	r2, #4

08000c92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c94:	d3fb      	bcc.n	8000c8e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c96:	f7ff ffd7 	bl	8000c48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c9a:	f001 f90d 	bl	8001eb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c9e:	f7ff fc5b 	bl	8000558 <main>
  bx  lr    
 8000ca2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ca4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ca8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cac:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000cb0:	08002aa8 	.word	0x08002aa8
  ldr r2, =_sbss
 8000cb4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000cb8:	200000a4 	.word	0x200000a4

08000cbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cbc:	e7fe      	b.n	8000cbc <ADC_IRQHandler>
	...

08000cc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cc4:	4b0e      	ldr	r3, [pc, #56]	; (8000d00 <HAL_Init+0x40>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a0d      	ldr	r2, [pc, #52]	; (8000d00 <HAL_Init+0x40>)
 8000cca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cd0:	4b0b      	ldr	r3, [pc, #44]	; (8000d00 <HAL_Init+0x40>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a0a      	ldr	r2, [pc, #40]	; (8000d00 <HAL_Init+0x40>)
 8000cd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cdc:	4b08      	ldr	r3, [pc, #32]	; (8000d00 <HAL_Init+0x40>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a07      	ldr	r2, [pc, #28]	; (8000d00 <HAL_Init+0x40>)
 8000ce2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ce6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce8:	2003      	movs	r0, #3
 8000cea:	f000 f931 	bl	8000f50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cee:	2000      	movs	r0, #0
 8000cf0:	f000 f808 	bl	8000d04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf4:	f7ff fece 	bl	8000a94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40023c00 	.word	0x40023c00

08000d04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d0c:	4b12      	ldr	r3, [pc, #72]	; (8000d58 <HAL_InitTick+0x54>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	4b12      	ldr	r3, [pc, #72]	; (8000d5c <HAL_InitTick+0x58>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	4619      	mov	r1, r3
 8000d16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 f93b 	bl	8000f9e <HAL_SYSTICK_Config>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e00e      	b.n	8000d50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2b0f      	cmp	r3, #15
 8000d36:	d80a      	bhi.n	8000d4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	6879      	ldr	r1, [r7, #4]
 8000d3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d40:	f000 f911 	bl	8000f66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d44:	4a06      	ldr	r2, [pc, #24]	; (8000d60 <HAL_InitTick+0x5c>)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	e000      	b.n	8000d50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d4e:	2301      	movs	r3, #1
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3708      	adds	r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20000000 	.word	0x20000000
 8000d5c:	20000008 	.word	0x20000008
 8000d60:	20000004 	.word	0x20000004

08000d64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d68:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <HAL_IncTick+0x20>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <HAL_IncTick+0x24>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4413      	add	r3, r2
 8000d74:	4a04      	ldr	r2, [pc, #16]	; (8000d88 <HAL_IncTick+0x24>)
 8000d76:	6013      	str	r3, [r2, #0]
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	20000008 	.word	0x20000008
 8000d88:	20000090 	.word	0x20000090

08000d8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d90:	4b03      	ldr	r3, [pc, #12]	; (8000da0 <HAL_GetTick+0x14>)
 8000d92:	681b      	ldr	r3, [r3, #0]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	20000090 	.word	0x20000090

08000da4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dac:	f7ff ffee 	bl	8000d8c <HAL_GetTick>
 8000db0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000dbc:	d005      	beq.n	8000dca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dbe:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <HAL_Delay+0x44>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dca:	bf00      	nop
 8000dcc:	f7ff ffde 	bl	8000d8c <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	68bb      	ldr	r3, [r7, #8]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	68fa      	ldr	r2, [r7, #12]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d8f7      	bhi.n	8000dcc <HAL_Delay+0x28>
  {
  }
}
 8000ddc:	bf00      	nop
 8000dde:	bf00      	nop
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	20000008 	.word	0x20000008

08000dec <__NVIC_SetPriorityGrouping>:
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	f003 0307 	and.w	r3, r3, #7
 8000dfa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dfc:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <__NVIC_SetPriorityGrouping+0x44>)
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e02:	68ba      	ldr	r2, [r7, #8]
 8000e04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e08:	4013      	ands	r3, r2
 8000e0a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e1e:	4a04      	ldr	r2, [pc, #16]	; (8000e30 <__NVIC_SetPriorityGrouping+0x44>)
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	60d3      	str	r3, [r2, #12]
}
 8000e24:	bf00      	nop
 8000e26:	3714      	adds	r7, #20
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <__NVIC_GetPriorityGrouping>:
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e38:	4b04      	ldr	r3, [pc, #16]	; (8000e4c <__NVIC_GetPriorityGrouping+0x18>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	0a1b      	lsrs	r3, r3, #8
 8000e3e:	f003 0307 	and.w	r3, r3, #7
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <__NVIC_SetPriority>:
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	6039      	str	r1, [r7, #0]
 8000e5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	db0a      	blt.n	8000e7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	b2da      	uxtb	r2, r3
 8000e68:	490c      	ldr	r1, [pc, #48]	; (8000e9c <__NVIC_SetPriority+0x4c>)
 8000e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6e:	0112      	lsls	r2, r2, #4
 8000e70:	b2d2      	uxtb	r2, r2
 8000e72:	440b      	add	r3, r1
 8000e74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e78:	e00a      	b.n	8000e90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	b2da      	uxtb	r2, r3
 8000e7e:	4908      	ldr	r1, [pc, #32]	; (8000ea0 <__NVIC_SetPriority+0x50>)
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	f003 030f 	and.w	r3, r3, #15
 8000e86:	3b04      	subs	r3, #4
 8000e88:	0112      	lsls	r2, r2, #4
 8000e8a:	b2d2      	uxtb	r2, r2
 8000e8c:	440b      	add	r3, r1
 8000e8e:	761a      	strb	r2, [r3, #24]
}
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr
 8000e9c:	e000e100 	.word	0xe000e100
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <NVIC_EncodePriority>:
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b089      	sub	sp, #36	; 0x24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	60b9      	str	r1, [r7, #8]
 8000eae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	f003 0307 	and.w	r3, r3, #7
 8000eb6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eb8:	69fb      	ldr	r3, [r7, #28]
 8000eba:	f1c3 0307 	rsb	r3, r3, #7
 8000ebe:	2b04      	cmp	r3, #4
 8000ec0:	bf28      	it	cs
 8000ec2:	2304      	movcs	r3, #4
 8000ec4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	3304      	adds	r3, #4
 8000eca:	2b06      	cmp	r3, #6
 8000ecc:	d902      	bls.n	8000ed4 <NVIC_EncodePriority+0x30>
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3b03      	subs	r3, #3
 8000ed2:	e000      	b.n	8000ed6 <NVIC_EncodePriority+0x32>
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000edc:	69bb      	ldr	r3, [r7, #24]
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	43da      	mvns	r2, r3
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	401a      	ands	r2, r3
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef6:	43d9      	mvns	r1, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000efc:	4313      	orrs	r3, r2
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3724      	adds	r7, #36	; 0x24
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
	...

08000f0c <SysTick_Config>:
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	3b01      	subs	r3, #1
 8000f18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f1c:	d301      	bcc.n	8000f22 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e00f      	b.n	8000f42 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f22:	4a0a      	ldr	r2, [pc, #40]	; (8000f4c <SysTick_Config+0x40>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	3b01      	subs	r3, #1
 8000f28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f2a:	210f      	movs	r1, #15
 8000f2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f30:	f7ff ff8e 	bl	8000e50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f34:	4b05      	ldr	r3, [pc, #20]	; (8000f4c <SysTick_Config+0x40>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f3a:	4b04      	ldr	r3, [pc, #16]	; (8000f4c <SysTick_Config+0x40>)
 8000f3c:	2207      	movs	r2, #7
 8000f3e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	e000e010 	.word	0xe000e010

08000f50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	f7ff ff47 	bl	8000dec <__NVIC_SetPriorityGrouping>
}
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b086      	sub	sp, #24
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	60b9      	str	r1, [r7, #8]
 8000f70:	607a      	str	r2, [r7, #4]
 8000f72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f78:	f7ff ff5c 	bl	8000e34 <__NVIC_GetPriorityGrouping>
 8000f7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	68b9      	ldr	r1, [r7, #8]
 8000f82:	6978      	ldr	r0, [r7, #20]
 8000f84:	f7ff ff8e 	bl	8000ea4 <NVIC_EncodePriority>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f8e:	4611      	mov	r1, r2
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff ff5d 	bl	8000e50 <__NVIC_SetPriority>
}
 8000f96:	bf00      	nop
 8000f98:	3718      	adds	r7, #24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b082      	sub	sp, #8
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f7ff ffb0 	bl	8000f0c <SysTick_Config>
 8000fac:	4603      	mov	r3, r0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
	...

08000fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b089      	sub	sp, #36	; 0x24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61fb      	str	r3, [r7, #28]
 8000fd2:	e165      	b.n	80012a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	697a      	ldr	r2, [r7, #20]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	f040 8154 	bne.w	800129a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f003 0303 	and.w	r3, r3, #3
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d005      	beq.n	800100a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001006:	2b02      	cmp	r3, #2
 8001008:	d130      	bne.n	800106c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	2203      	movs	r2, #3
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	43db      	mvns	r3, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4013      	ands	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	68da      	ldr	r2, [r3, #12]
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	69ba      	ldr	r2, [r7, #24]
 8001030:	4313      	orrs	r3, r2
 8001032:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001040:	2201      	movs	r2, #1
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	43db      	mvns	r3, r3
 800104a:	69ba      	ldr	r2, [r7, #24]
 800104c:	4013      	ands	r3, r2
 800104e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	091b      	lsrs	r3, r3, #4
 8001056:	f003 0201 	and.w	r2, r3, #1
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4313      	orrs	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f003 0303 	and.w	r3, r3, #3
 8001074:	2b03      	cmp	r3, #3
 8001076:	d017      	beq.n	80010a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	2203      	movs	r2, #3
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	43db      	mvns	r3, r3
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	4013      	ands	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	689a      	ldr	r2, [r3, #8]
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	005b      	lsls	r3, r3, #1
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4313      	orrs	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f003 0303 	and.w	r3, r3, #3
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	d123      	bne.n	80010fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010b4:	69fb      	ldr	r3, [r7, #28]
 80010b6:	08da      	lsrs	r2, r3, #3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	3208      	adds	r2, #8
 80010bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	f003 0307 	and.w	r3, r3, #7
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	220f      	movs	r2, #15
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	43db      	mvns	r3, r3
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	4013      	ands	r3, r2
 80010d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	691a      	ldr	r2, [r3, #16]
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	f003 0307 	and.w	r3, r3, #7
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	08da      	lsrs	r2, r3, #3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	3208      	adds	r2, #8
 80010f6:	69b9      	ldr	r1, [r7, #24]
 80010f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	2203      	movs	r2, #3
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	43db      	mvns	r3, r3
 800110e:	69ba      	ldr	r2, [r7, #24]
 8001110:	4013      	ands	r3, r2
 8001112:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f003 0203 	and.w	r2, r3, #3
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4313      	orrs	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001138:	2b00      	cmp	r3, #0
 800113a:	f000 80ae 	beq.w	800129a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	4b5d      	ldr	r3, [pc, #372]	; (80012b8 <HAL_GPIO_Init+0x300>)
 8001144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001146:	4a5c      	ldr	r2, [pc, #368]	; (80012b8 <HAL_GPIO_Init+0x300>)
 8001148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800114c:	6453      	str	r3, [r2, #68]	; 0x44
 800114e:	4b5a      	ldr	r3, [pc, #360]	; (80012b8 <HAL_GPIO_Init+0x300>)
 8001150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800115a:	4a58      	ldr	r2, [pc, #352]	; (80012bc <HAL_GPIO_Init+0x304>)
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	089b      	lsrs	r3, r3, #2
 8001160:	3302      	adds	r3, #2
 8001162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001166:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	f003 0303 	and.w	r3, r3, #3
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	220f      	movs	r2, #15
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	43db      	mvns	r3, r3
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	4013      	ands	r3, r2
 800117c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a4f      	ldr	r2, [pc, #316]	; (80012c0 <HAL_GPIO_Init+0x308>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d025      	beq.n	80011d2 <HAL_GPIO_Init+0x21a>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4a4e      	ldr	r2, [pc, #312]	; (80012c4 <HAL_GPIO_Init+0x30c>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d01f      	beq.n	80011ce <HAL_GPIO_Init+0x216>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a4d      	ldr	r2, [pc, #308]	; (80012c8 <HAL_GPIO_Init+0x310>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d019      	beq.n	80011ca <HAL_GPIO_Init+0x212>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a4c      	ldr	r2, [pc, #304]	; (80012cc <HAL_GPIO_Init+0x314>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d013      	beq.n	80011c6 <HAL_GPIO_Init+0x20e>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a4b      	ldr	r2, [pc, #300]	; (80012d0 <HAL_GPIO_Init+0x318>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d00d      	beq.n	80011c2 <HAL_GPIO_Init+0x20a>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4a4a      	ldr	r2, [pc, #296]	; (80012d4 <HAL_GPIO_Init+0x31c>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d007      	beq.n	80011be <HAL_GPIO_Init+0x206>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a49      	ldr	r2, [pc, #292]	; (80012d8 <HAL_GPIO_Init+0x320>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d101      	bne.n	80011ba <HAL_GPIO_Init+0x202>
 80011b6:	2306      	movs	r3, #6
 80011b8:	e00c      	b.n	80011d4 <HAL_GPIO_Init+0x21c>
 80011ba:	2307      	movs	r3, #7
 80011bc:	e00a      	b.n	80011d4 <HAL_GPIO_Init+0x21c>
 80011be:	2305      	movs	r3, #5
 80011c0:	e008      	b.n	80011d4 <HAL_GPIO_Init+0x21c>
 80011c2:	2304      	movs	r3, #4
 80011c4:	e006      	b.n	80011d4 <HAL_GPIO_Init+0x21c>
 80011c6:	2303      	movs	r3, #3
 80011c8:	e004      	b.n	80011d4 <HAL_GPIO_Init+0x21c>
 80011ca:	2302      	movs	r3, #2
 80011cc:	e002      	b.n	80011d4 <HAL_GPIO_Init+0x21c>
 80011ce:	2301      	movs	r3, #1
 80011d0:	e000      	b.n	80011d4 <HAL_GPIO_Init+0x21c>
 80011d2:	2300      	movs	r3, #0
 80011d4:	69fa      	ldr	r2, [r7, #28]
 80011d6:	f002 0203 	and.w	r2, r2, #3
 80011da:	0092      	lsls	r2, r2, #2
 80011dc:	4093      	lsls	r3, r2
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011e4:	4935      	ldr	r1, [pc, #212]	; (80012bc <HAL_GPIO_Init+0x304>)
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	089b      	lsrs	r3, r3, #2
 80011ea:	3302      	adds	r3, #2
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011f2:	4b3a      	ldr	r3, [pc, #232]	; (80012dc <HAL_GPIO_Init+0x324>)
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	43db      	mvns	r3, r3
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	4013      	ands	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	4313      	orrs	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001216:	4a31      	ldr	r2, [pc, #196]	; (80012dc <HAL_GPIO_Init+0x324>)
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800121c:	4b2f      	ldr	r3, [pc, #188]	; (80012dc <HAL_GPIO_Init+0x324>)
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	43db      	mvns	r3, r3
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	4013      	ands	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d003      	beq.n	8001240 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	4313      	orrs	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001240:	4a26      	ldr	r2, [pc, #152]	; (80012dc <HAL_GPIO_Init+0x324>)
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001246:	4b25      	ldr	r3, [pc, #148]	; (80012dc <HAL_GPIO_Init+0x324>)
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	43db      	mvns	r3, r3
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	4013      	ands	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d003      	beq.n	800126a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	4313      	orrs	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800126a:	4a1c      	ldr	r2, [pc, #112]	; (80012dc <HAL_GPIO_Init+0x324>)
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001270:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <HAL_GPIO_Init+0x324>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	43db      	mvns	r3, r3
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	4013      	ands	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001288:	2b00      	cmp	r3, #0
 800128a:	d003      	beq.n	8001294 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	4313      	orrs	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001294:	4a11      	ldr	r2, [pc, #68]	; (80012dc <HAL_GPIO_Init+0x324>)
 8001296:	69bb      	ldr	r3, [r7, #24]
 8001298:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	3301      	adds	r3, #1
 800129e:	61fb      	str	r3, [r7, #28]
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	2b0f      	cmp	r3, #15
 80012a4:	f67f ae96 	bls.w	8000fd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012a8:	bf00      	nop
 80012aa:	bf00      	nop
 80012ac:	3724      	adds	r7, #36	; 0x24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	40023800 	.word	0x40023800
 80012bc:	40013800 	.word	0x40013800
 80012c0:	40020000 	.word	0x40020000
 80012c4:	40020400 	.word	0x40020400
 80012c8:	40020800 	.word	0x40020800
 80012cc:	40020c00 	.word	0x40020c00
 80012d0:	40021000 	.word	0x40021000
 80012d4:	40021400 	.word	0x40021400
 80012d8:	40021800 	.word	0x40021800
 80012dc:	40013c00 	.word	0x40013c00

080012e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	460b      	mov	r3, r1
 80012ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	691a      	ldr	r2, [r3, #16]
 80012f0:	887b      	ldrh	r3, [r7, #2]
 80012f2:	4013      	ands	r3, r2
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d002      	beq.n	80012fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80012f8:	2301      	movs	r3, #1
 80012fa:	73fb      	strb	r3, [r7, #15]
 80012fc:	e001      	b.n	8001302 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80012fe:	2300      	movs	r3, #0
 8001300:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001302:	7bfb      	ldrb	r3, [r7, #15]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3714      	adds	r7, #20
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	460b      	mov	r3, r1
 800131a:	807b      	strh	r3, [r7, #2]
 800131c:	4613      	mov	r3, r2
 800131e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001320:	787b      	ldrb	r3, [r7, #1]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d003      	beq.n	800132e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001326:	887a      	ldrh	r2, [r7, #2]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800132c:	e003      	b.n	8001336 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800132e:	887b      	ldrh	r3, [r7, #2]
 8001330:	041a      	lsls	r2, r3, #16
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	619a      	str	r2, [r3, #24]
}
 8001336:	bf00      	nop
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
	...

08001344 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d101      	bne.n	8001358 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	e0cc      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001358:	4b68      	ldr	r3, [pc, #416]	; (80014fc <HAL_RCC_ClockConfig+0x1b8>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f003 030f 	and.w	r3, r3, #15
 8001360:	683a      	ldr	r2, [r7, #0]
 8001362:	429a      	cmp	r2, r3
 8001364:	d90c      	bls.n	8001380 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001366:	4b65      	ldr	r3, [pc, #404]	; (80014fc <HAL_RCC_ClockConfig+0x1b8>)
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	b2d2      	uxtb	r2, r2
 800136c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800136e:	4b63      	ldr	r3, [pc, #396]	; (80014fc <HAL_RCC_ClockConfig+0x1b8>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 030f 	and.w	r3, r3, #15
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	429a      	cmp	r2, r3
 800137a:	d001      	beq.n	8001380 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e0b8      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 0302 	and.w	r3, r3, #2
 8001388:	2b00      	cmp	r3, #0
 800138a:	d020      	beq.n	80013ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 0304 	and.w	r3, r3, #4
 8001394:	2b00      	cmp	r3, #0
 8001396:	d005      	beq.n	80013a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001398:	4b59      	ldr	r3, [pc, #356]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	4a58      	ldr	r2, [pc, #352]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 800139e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80013a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 0308 	and.w	r3, r3, #8
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d005      	beq.n	80013bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013b0:	4b53      	ldr	r3, [pc, #332]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	4a52      	ldr	r2, [pc, #328]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 80013b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80013ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013bc:	4b50      	ldr	r3, [pc, #320]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	494d      	ldr	r1, [pc, #308]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 80013ca:	4313      	orrs	r3, r2
 80013cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d044      	beq.n	8001464 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d107      	bne.n	80013f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013e2:	4b47      	ldr	r3, [pc, #284]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d119      	bne.n	8001422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e07f      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d003      	beq.n	8001402 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013fe:	2b03      	cmp	r3, #3
 8001400:	d107      	bne.n	8001412 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001402:	4b3f      	ldr	r3, [pc, #252]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d109      	bne.n	8001422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e06f      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001412:	4b3b      	ldr	r3, [pc, #236]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f003 0302 	and.w	r3, r3, #2
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	e067      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001422:	4b37      	ldr	r3, [pc, #220]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	f023 0203 	bic.w	r2, r3, #3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	4934      	ldr	r1, [pc, #208]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 8001430:	4313      	orrs	r3, r2
 8001432:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001434:	f7ff fcaa 	bl	8000d8c <HAL_GetTick>
 8001438:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800143a:	e00a      	b.n	8001452 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800143c:	f7ff fca6 	bl	8000d8c <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	f241 3288 	movw	r2, #5000	; 0x1388
 800144a:	4293      	cmp	r3, r2
 800144c:	d901      	bls.n	8001452 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e04f      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001452:	4b2b      	ldr	r3, [pc, #172]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	f003 020c 	and.w	r2, r3, #12
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	429a      	cmp	r2, r3
 8001462:	d1eb      	bne.n	800143c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001464:	4b25      	ldr	r3, [pc, #148]	; (80014fc <HAL_RCC_ClockConfig+0x1b8>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 030f 	and.w	r3, r3, #15
 800146c:	683a      	ldr	r2, [r7, #0]
 800146e:	429a      	cmp	r2, r3
 8001470:	d20c      	bcs.n	800148c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001472:	4b22      	ldr	r3, [pc, #136]	; (80014fc <HAL_RCC_ClockConfig+0x1b8>)
 8001474:	683a      	ldr	r2, [r7, #0]
 8001476:	b2d2      	uxtb	r2, r2
 8001478:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800147a:	4b20      	ldr	r3, [pc, #128]	; (80014fc <HAL_RCC_ClockConfig+0x1b8>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 030f 	and.w	r3, r3, #15
 8001482:	683a      	ldr	r2, [r7, #0]
 8001484:	429a      	cmp	r2, r3
 8001486:	d001      	beq.n	800148c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e032      	b.n	80014f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0304 	and.w	r3, r3, #4
 8001494:	2b00      	cmp	r3, #0
 8001496:	d008      	beq.n	80014aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001498:	4b19      	ldr	r3, [pc, #100]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	4916      	ldr	r1, [pc, #88]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 80014a6:	4313      	orrs	r3, r2
 80014a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0308 	and.w	r3, r3, #8
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d009      	beq.n	80014ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80014b6:	4b12      	ldr	r3, [pc, #72]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	00db      	lsls	r3, r3, #3
 80014c4:	490e      	ldr	r1, [pc, #56]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 80014c6:	4313      	orrs	r3, r2
 80014c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80014ca:	f000 f821 	bl	8001510 <HAL_RCC_GetSysClockFreq>
 80014ce:	4602      	mov	r2, r0
 80014d0:	4b0b      	ldr	r3, [pc, #44]	; (8001500 <HAL_RCC_ClockConfig+0x1bc>)
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	091b      	lsrs	r3, r3, #4
 80014d6:	f003 030f 	and.w	r3, r3, #15
 80014da:	490a      	ldr	r1, [pc, #40]	; (8001504 <HAL_RCC_ClockConfig+0x1c0>)
 80014dc:	5ccb      	ldrb	r3, [r1, r3]
 80014de:	fa22 f303 	lsr.w	r3, r2, r3
 80014e2:	4a09      	ldr	r2, [pc, #36]	; (8001508 <HAL_RCC_ClockConfig+0x1c4>)
 80014e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80014e6:	4b09      	ldr	r3, [pc, #36]	; (800150c <HAL_RCC_ClockConfig+0x1c8>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff fc0a 	bl	8000d04 <HAL_InitTick>

  return HAL_OK;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3710      	adds	r7, #16
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40023c00 	.word	0x40023c00
 8001500:	40023800 	.word	0x40023800
 8001504:	08002a24 	.word	0x08002a24
 8001508:	20000000 	.word	0x20000000
 800150c:	20000004 	.word	0x20000004

08001510 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001510:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001514:	b0ae      	sub	sp, #184	; 0xb8
 8001516:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001518:	2300      	movs	r3, #0
 800151a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800151e:	2300      	movs	r3, #0
 8001520:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001524:	2300      	movs	r3, #0
 8001526:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800152a:	2300      	movs	r3, #0
 800152c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001530:	2300      	movs	r3, #0
 8001532:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001536:	4bcb      	ldr	r3, [pc, #812]	; (8001864 <HAL_RCC_GetSysClockFreq+0x354>)
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f003 030c 	and.w	r3, r3, #12
 800153e:	2b0c      	cmp	r3, #12
 8001540:	f200 8206 	bhi.w	8001950 <HAL_RCC_GetSysClockFreq+0x440>
 8001544:	a201      	add	r2, pc, #4	; (adr r2, 800154c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800154a:	bf00      	nop
 800154c:	08001581 	.word	0x08001581
 8001550:	08001951 	.word	0x08001951
 8001554:	08001951 	.word	0x08001951
 8001558:	08001951 	.word	0x08001951
 800155c:	08001589 	.word	0x08001589
 8001560:	08001951 	.word	0x08001951
 8001564:	08001951 	.word	0x08001951
 8001568:	08001951 	.word	0x08001951
 800156c:	08001591 	.word	0x08001591
 8001570:	08001951 	.word	0x08001951
 8001574:	08001951 	.word	0x08001951
 8001578:	08001951 	.word	0x08001951
 800157c:	08001781 	.word	0x08001781
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001580:	4bb9      	ldr	r3, [pc, #740]	; (8001868 <HAL_RCC_GetSysClockFreq+0x358>)
 8001582:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001586:	e1e7      	b.n	8001958 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001588:	4bb8      	ldr	r3, [pc, #736]	; (800186c <HAL_RCC_GetSysClockFreq+0x35c>)
 800158a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800158e:	e1e3      	b.n	8001958 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001590:	4bb4      	ldr	r3, [pc, #720]	; (8001864 <HAL_RCC_GetSysClockFreq+0x354>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001598:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800159c:	4bb1      	ldr	r3, [pc, #708]	; (8001864 <HAL_RCC_GetSysClockFreq+0x354>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d071      	beq.n	800168c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015a8:	4bae      	ldr	r3, [pc, #696]	; (8001864 <HAL_RCC_GetSysClockFreq+0x354>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	099b      	lsrs	r3, r3, #6
 80015ae:	2200      	movs	r2, #0
 80015b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80015b4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80015b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80015bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015c4:	2300      	movs	r3, #0
 80015c6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80015ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80015ce:	4622      	mov	r2, r4
 80015d0:	462b      	mov	r3, r5
 80015d2:	f04f 0000 	mov.w	r0, #0
 80015d6:	f04f 0100 	mov.w	r1, #0
 80015da:	0159      	lsls	r1, r3, #5
 80015dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015e0:	0150      	lsls	r0, r2, #5
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	4621      	mov	r1, r4
 80015e8:	1a51      	subs	r1, r2, r1
 80015ea:	6439      	str	r1, [r7, #64]	; 0x40
 80015ec:	4629      	mov	r1, r5
 80015ee:	eb63 0301 	sbc.w	r3, r3, r1
 80015f2:	647b      	str	r3, [r7, #68]	; 0x44
 80015f4:	f04f 0200 	mov.w	r2, #0
 80015f8:	f04f 0300 	mov.w	r3, #0
 80015fc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001600:	4649      	mov	r1, r9
 8001602:	018b      	lsls	r3, r1, #6
 8001604:	4641      	mov	r1, r8
 8001606:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800160a:	4641      	mov	r1, r8
 800160c:	018a      	lsls	r2, r1, #6
 800160e:	4641      	mov	r1, r8
 8001610:	1a51      	subs	r1, r2, r1
 8001612:	63b9      	str	r1, [r7, #56]	; 0x38
 8001614:	4649      	mov	r1, r9
 8001616:	eb63 0301 	sbc.w	r3, r3, r1
 800161a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800161c:	f04f 0200 	mov.w	r2, #0
 8001620:	f04f 0300 	mov.w	r3, #0
 8001624:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001628:	4649      	mov	r1, r9
 800162a:	00cb      	lsls	r3, r1, #3
 800162c:	4641      	mov	r1, r8
 800162e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001632:	4641      	mov	r1, r8
 8001634:	00ca      	lsls	r2, r1, #3
 8001636:	4610      	mov	r0, r2
 8001638:	4619      	mov	r1, r3
 800163a:	4603      	mov	r3, r0
 800163c:	4622      	mov	r2, r4
 800163e:	189b      	adds	r3, r3, r2
 8001640:	633b      	str	r3, [r7, #48]	; 0x30
 8001642:	462b      	mov	r3, r5
 8001644:	460a      	mov	r2, r1
 8001646:	eb42 0303 	adc.w	r3, r2, r3
 800164a:	637b      	str	r3, [r7, #52]	; 0x34
 800164c:	f04f 0200 	mov.w	r2, #0
 8001650:	f04f 0300 	mov.w	r3, #0
 8001654:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001658:	4629      	mov	r1, r5
 800165a:	024b      	lsls	r3, r1, #9
 800165c:	4621      	mov	r1, r4
 800165e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001662:	4621      	mov	r1, r4
 8001664:	024a      	lsls	r2, r1, #9
 8001666:	4610      	mov	r0, r2
 8001668:	4619      	mov	r1, r3
 800166a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800166e:	2200      	movs	r2, #0
 8001670:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001674:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001678:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800167c:	f7fe fdc2 	bl	8000204 <__aeabi_uldivmod>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	4613      	mov	r3, r2
 8001686:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800168a:	e067      	b.n	800175c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800168c:	4b75      	ldr	r3, [pc, #468]	; (8001864 <HAL_RCC_GetSysClockFreq+0x354>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	099b      	lsrs	r3, r3, #6
 8001692:	2200      	movs	r2, #0
 8001694:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001698:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800169c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80016a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016a4:	67bb      	str	r3, [r7, #120]	; 0x78
 80016a6:	2300      	movs	r3, #0
 80016a8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80016aa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80016ae:	4622      	mov	r2, r4
 80016b0:	462b      	mov	r3, r5
 80016b2:	f04f 0000 	mov.w	r0, #0
 80016b6:	f04f 0100 	mov.w	r1, #0
 80016ba:	0159      	lsls	r1, r3, #5
 80016bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016c0:	0150      	lsls	r0, r2, #5
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
 80016c6:	4621      	mov	r1, r4
 80016c8:	1a51      	subs	r1, r2, r1
 80016ca:	62b9      	str	r1, [r7, #40]	; 0x28
 80016cc:	4629      	mov	r1, r5
 80016ce:	eb63 0301 	sbc.w	r3, r3, r1
 80016d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016d4:	f04f 0200 	mov.w	r2, #0
 80016d8:	f04f 0300 	mov.w	r3, #0
 80016dc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80016e0:	4649      	mov	r1, r9
 80016e2:	018b      	lsls	r3, r1, #6
 80016e4:	4641      	mov	r1, r8
 80016e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016ea:	4641      	mov	r1, r8
 80016ec:	018a      	lsls	r2, r1, #6
 80016ee:	4641      	mov	r1, r8
 80016f0:	ebb2 0a01 	subs.w	sl, r2, r1
 80016f4:	4649      	mov	r1, r9
 80016f6:	eb63 0b01 	sbc.w	fp, r3, r1
 80016fa:	f04f 0200 	mov.w	r2, #0
 80016fe:	f04f 0300 	mov.w	r3, #0
 8001702:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001706:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800170a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800170e:	4692      	mov	sl, r2
 8001710:	469b      	mov	fp, r3
 8001712:	4623      	mov	r3, r4
 8001714:	eb1a 0303 	adds.w	r3, sl, r3
 8001718:	623b      	str	r3, [r7, #32]
 800171a:	462b      	mov	r3, r5
 800171c:	eb4b 0303 	adc.w	r3, fp, r3
 8001720:	627b      	str	r3, [r7, #36]	; 0x24
 8001722:	f04f 0200 	mov.w	r2, #0
 8001726:	f04f 0300 	mov.w	r3, #0
 800172a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800172e:	4629      	mov	r1, r5
 8001730:	028b      	lsls	r3, r1, #10
 8001732:	4621      	mov	r1, r4
 8001734:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001738:	4621      	mov	r1, r4
 800173a:	028a      	lsls	r2, r1, #10
 800173c:	4610      	mov	r0, r2
 800173e:	4619      	mov	r1, r3
 8001740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001744:	2200      	movs	r2, #0
 8001746:	673b      	str	r3, [r7, #112]	; 0x70
 8001748:	677a      	str	r2, [r7, #116]	; 0x74
 800174a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800174e:	f7fe fd59 	bl	8000204 <__aeabi_uldivmod>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4613      	mov	r3, r2
 8001758:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800175c:	4b41      	ldr	r3, [pc, #260]	; (8001864 <HAL_RCC_GetSysClockFreq+0x354>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	0c1b      	lsrs	r3, r3, #16
 8001762:	f003 0303 	and.w	r3, r3, #3
 8001766:	3301      	adds	r3, #1
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800176e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001772:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001776:	fbb2 f3f3 	udiv	r3, r2, r3
 800177a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800177e:	e0eb      	b.n	8001958 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001780:	4b38      	ldr	r3, [pc, #224]	; (8001864 <HAL_RCC_GetSysClockFreq+0x354>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001788:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800178c:	4b35      	ldr	r3, [pc, #212]	; (8001864 <HAL_RCC_GetSysClockFreq+0x354>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001794:	2b00      	cmp	r3, #0
 8001796:	d06b      	beq.n	8001870 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001798:	4b32      	ldr	r3, [pc, #200]	; (8001864 <HAL_RCC_GetSysClockFreq+0x354>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	099b      	lsrs	r3, r3, #6
 800179e:	2200      	movs	r2, #0
 80017a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80017a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80017a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80017a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017aa:	663b      	str	r3, [r7, #96]	; 0x60
 80017ac:	2300      	movs	r3, #0
 80017ae:	667b      	str	r3, [r7, #100]	; 0x64
 80017b0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80017b4:	4622      	mov	r2, r4
 80017b6:	462b      	mov	r3, r5
 80017b8:	f04f 0000 	mov.w	r0, #0
 80017bc:	f04f 0100 	mov.w	r1, #0
 80017c0:	0159      	lsls	r1, r3, #5
 80017c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017c6:	0150      	lsls	r0, r2, #5
 80017c8:	4602      	mov	r2, r0
 80017ca:	460b      	mov	r3, r1
 80017cc:	4621      	mov	r1, r4
 80017ce:	1a51      	subs	r1, r2, r1
 80017d0:	61b9      	str	r1, [r7, #24]
 80017d2:	4629      	mov	r1, r5
 80017d4:	eb63 0301 	sbc.w	r3, r3, r1
 80017d8:	61fb      	str	r3, [r7, #28]
 80017da:	f04f 0200 	mov.w	r2, #0
 80017de:	f04f 0300 	mov.w	r3, #0
 80017e2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80017e6:	4659      	mov	r1, fp
 80017e8:	018b      	lsls	r3, r1, #6
 80017ea:	4651      	mov	r1, sl
 80017ec:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017f0:	4651      	mov	r1, sl
 80017f2:	018a      	lsls	r2, r1, #6
 80017f4:	4651      	mov	r1, sl
 80017f6:	ebb2 0801 	subs.w	r8, r2, r1
 80017fa:	4659      	mov	r1, fp
 80017fc:	eb63 0901 	sbc.w	r9, r3, r1
 8001800:	f04f 0200 	mov.w	r2, #0
 8001804:	f04f 0300 	mov.w	r3, #0
 8001808:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800180c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001810:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001814:	4690      	mov	r8, r2
 8001816:	4699      	mov	r9, r3
 8001818:	4623      	mov	r3, r4
 800181a:	eb18 0303 	adds.w	r3, r8, r3
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	462b      	mov	r3, r5
 8001822:	eb49 0303 	adc.w	r3, r9, r3
 8001826:	617b      	str	r3, [r7, #20]
 8001828:	f04f 0200 	mov.w	r2, #0
 800182c:	f04f 0300 	mov.w	r3, #0
 8001830:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001834:	4629      	mov	r1, r5
 8001836:	024b      	lsls	r3, r1, #9
 8001838:	4621      	mov	r1, r4
 800183a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800183e:	4621      	mov	r1, r4
 8001840:	024a      	lsls	r2, r1, #9
 8001842:	4610      	mov	r0, r2
 8001844:	4619      	mov	r1, r3
 8001846:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800184a:	2200      	movs	r2, #0
 800184c:	65bb      	str	r3, [r7, #88]	; 0x58
 800184e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001850:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001854:	f7fe fcd6 	bl	8000204 <__aeabi_uldivmod>
 8001858:	4602      	mov	r2, r0
 800185a:	460b      	mov	r3, r1
 800185c:	4613      	mov	r3, r2
 800185e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001862:	e065      	b.n	8001930 <HAL_RCC_GetSysClockFreq+0x420>
 8001864:	40023800 	.word	0x40023800
 8001868:	00f42400 	.word	0x00f42400
 800186c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001870:	4b3d      	ldr	r3, [pc, #244]	; (8001968 <HAL_RCC_GetSysClockFreq+0x458>)
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	099b      	lsrs	r3, r3, #6
 8001876:	2200      	movs	r2, #0
 8001878:	4618      	mov	r0, r3
 800187a:	4611      	mov	r1, r2
 800187c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001880:	653b      	str	r3, [r7, #80]	; 0x50
 8001882:	2300      	movs	r3, #0
 8001884:	657b      	str	r3, [r7, #84]	; 0x54
 8001886:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800188a:	4642      	mov	r2, r8
 800188c:	464b      	mov	r3, r9
 800188e:	f04f 0000 	mov.w	r0, #0
 8001892:	f04f 0100 	mov.w	r1, #0
 8001896:	0159      	lsls	r1, r3, #5
 8001898:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800189c:	0150      	lsls	r0, r2, #5
 800189e:	4602      	mov	r2, r0
 80018a0:	460b      	mov	r3, r1
 80018a2:	4641      	mov	r1, r8
 80018a4:	1a51      	subs	r1, r2, r1
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	4649      	mov	r1, r9
 80018aa:	eb63 0301 	sbc.w	r3, r3, r1
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	f04f 0300 	mov.w	r3, #0
 80018b8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80018bc:	4659      	mov	r1, fp
 80018be:	018b      	lsls	r3, r1, #6
 80018c0:	4651      	mov	r1, sl
 80018c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018c6:	4651      	mov	r1, sl
 80018c8:	018a      	lsls	r2, r1, #6
 80018ca:	4651      	mov	r1, sl
 80018cc:	1a54      	subs	r4, r2, r1
 80018ce:	4659      	mov	r1, fp
 80018d0:	eb63 0501 	sbc.w	r5, r3, r1
 80018d4:	f04f 0200 	mov.w	r2, #0
 80018d8:	f04f 0300 	mov.w	r3, #0
 80018dc:	00eb      	lsls	r3, r5, #3
 80018de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80018e2:	00e2      	lsls	r2, r4, #3
 80018e4:	4614      	mov	r4, r2
 80018e6:	461d      	mov	r5, r3
 80018e8:	4643      	mov	r3, r8
 80018ea:	18e3      	adds	r3, r4, r3
 80018ec:	603b      	str	r3, [r7, #0]
 80018ee:	464b      	mov	r3, r9
 80018f0:	eb45 0303 	adc.w	r3, r5, r3
 80018f4:	607b      	str	r3, [r7, #4]
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	f04f 0300 	mov.w	r3, #0
 80018fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001902:	4629      	mov	r1, r5
 8001904:	028b      	lsls	r3, r1, #10
 8001906:	4621      	mov	r1, r4
 8001908:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800190c:	4621      	mov	r1, r4
 800190e:	028a      	lsls	r2, r1, #10
 8001910:	4610      	mov	r0, r2
 8001912:	4619      	mov	r1, r3
 8001914:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001918:	2200      	movs	r2, #0
 800191a:	64bb      	str	r3, [r7, #72]	; 0x48
 800191c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800191e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001922:	f7fe fc6f 	bl	8000204 <__aeabi_uldivmod>
 8001926:	4602      	mov	r2, r0
 8001928:	460b      	mov	r3, r1
 800192a:	4613      	mov	r3, r2
 800192c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001930:	4b0d      	ldr	r3, [pc, #52]	; (8001968 <HAL_RCC_GetSysClockFreq+0x458>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	0f1b      	lsrs	r3, r3, #28
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800193e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001942:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001946:	fbb2 f3f3 	udiv	r3, r2, r3
 800194a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800194e:	e003      	b.n	8001958 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001950:	4b06      	ldr	r3, [pc, #24]	; (800196c <HAL_RCC_GetSysClockFreq+0x45c>)
 8001952:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001956:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001958:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800195c:	4618      	mov	r0, r3
 800195e:	37b8      	adds	r7, #184	; 0xb8
 8001960:	46bd      	mov	sp, r7
 8001962:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001966:	bf00      	nop
 8001968:	40023800 	.word	0x40023800
 800196c:	00f42400 	.word	0x00f42400

08001970 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d101      	bne.n	8001982 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e28d      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	2b00      	cmp	r3, #0
 800198c:	f000 8083 	beq.w	8001a96 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001990:	4b94      	ldr	r3, [pc, #592]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f003 030c 	and.w	r3, r3, #12
 8001998:	2b04      	cmp	r3, #4
 800199a:	d019      	beq.n	80019d0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800199c:	4b91      	ldr	r3, [pc, #580]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80019a4:	2b08      	cmp	r3, #8
 80019a6:	d106      	bne.n	80019b6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80019a8:	4b8e      	ldr	r3, [pc, #568]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019b4:	d00c      	beq.n	80019d0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019b6:	4b8b      	ldr	r3, [pc, #556]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80019be:	2b0c      	cmp	r3, #12
 80019c0:	d112      	bne.n	80019e8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019c2:	4b88      	ldr	r3, [pc, #544]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019ce:	d10b      	bne.n	80019e8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019d0:	4b84      	ldr	r3, [pc, #528]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d05b      	beq.n	8001a94 <HAL_RCC_OscConfig+0x124>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d157      	bne.n	8001a94 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e25a      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019f0:	d106      	bne.n	8001a00 <HAL_RCC_OscConfig+0x90>
 80019f2:	4b7c      	ldr	r3, [pc, #496]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a7b      	ldr	r2, [pc, #492]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 80019f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019fc:	6013      	str	r3, [r2, #0]
 80019fe:	e01d      	b.n	8001a3c <HAL_RCC_OscConfig+0xcc>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a08:	d10c      	bne.n	8001a24 <HAL_RCC_OscConfig+0xb4>
 8001a0a:	4b76      	ldr	r3, [pc, #472]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a75      	ldr	r2, [pc, #468]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001a10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a14:	6013      	str	r3, [r2, #0]
 8001a16:	4b73      	ldr	r3, [pc, #460]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a72      	ldr	r2, [pc, #456]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001a1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a20:	6013      	str	r3, [r2, #0]
 8001a22:	e00b      	b.n	8001a3c <HAL_RCC_OscConfig+0xcc>
 8001a24:	4b6f      	ldr	r3, [pc, #444]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a6e      	ldr	r2, [pc, #440]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001a2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a2e:	6013      	str	r3, [r2, #0]
 8001a30:	4b6c      	ldr	r3, [pc, #432]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a6b      	ldr	r2, [pc, #428]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001a36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d013      	beq.n	8001a6c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a44:	f7ff f9a2 	bl	8000d8c <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a4a:	e008      	b.n	8001a5e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a4c:	f7ff f99e 	bl	8000d8c <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b64      	cmp	r3, #100	; 0x64
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e21f      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a5e:	4b61      	ldr	r3, [pc, #388]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d0f0      	beq.n	8001a4c <HAL_RCC_OscConfig+0xdc>
 8001a6a:	e014      	b.n	8001a96 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6c:	f7ff f98e 	bl	8000d8c <HAL_GetTick>
 8001a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a72:	e008      	b.n	8001a86 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a74:	f7ff f98a 	bl	8000d8c <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	2b64      	cmp	r3, #100	; 0x64
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e20b      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a86:	4b57      	ldr	r3, [pc, #348]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d1f0      	bne.n	8001a74 <HAL_RCC_OscConfig+0x104>
 8001a92:	e000      	b.n	8001a96 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d06f      	beq.n	8001b82 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001aa2:	4b50      	ldr	r3, [pc, #320]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f003 030c 	and.w	r3, r3, #12
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d017      	beq.n	8001ade <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001aae:	4b4d      	ldr	r3, [pc, #308]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001ab6:	2b08      	cmp	r3, #8
 8001ab8:	d105      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001aba:	4b4a      	ldr	r3, [pc, #296]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d00b      	beq.n	8001ade <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ac6:	4b47      	ldr	r3, [pc, #284]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ace:	2b0c      	cmp	r3, #12
 8001ad0:	d11c      	bne.n	8001b0c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ad2:	4b44      	ldr	r3, [pc, #272]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d116      	bne.n	8001b0c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ade:	4b41      	ldr	r3, [pc, #260]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d005      	beq.n	8001af6 <HAL_RCC_OscConfig+0x186>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d001      	beq.n	8001af6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e1d3      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001af6:	4b3b      	ldr	r3, [pc, #236]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	00db      	lsls	r3, r3, #3
 8001b04:	4937      	ldr	r1, [pc, #220]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b0a:	e03a      	b.n	8001b82 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d020      	beq.n	8001b56 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b14:	4b34      	ldr	r3, [pc, #208]	; (8001be8 <HAL_RCC_OscConfig+0x278>)
 8001b16:	2201      	movs	r2, #1
 8001b18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1a:	f7ff f937 	bl	8000d8c <HAL_GetTick>
 8001b1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b20:	e008      	b.n	8001b34 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b22:	f7ff f933 	bl	8000d8c <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d901      	bls.n	8001b34 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001b30:	2303      	movs	r3, #3
 8001b32:	e1b4      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b34:	4b2b      	ldr	r3, [pc, #172]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0302 	and.w	r3, r3, #2
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d0f0      	beq.n	8001b22 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b40:	4b28      	ldr	r3, [pc, #160]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	691b      	ldr	r3, [r3, #16]
 8001b4c:	00db      	lsls	r3, r3, #3
 8001b4e:	4925      	ldr	r1, [pc, #148]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001b50:	4313      	orrs	r3, r2
 8001b52:	600b      	str	r3, [r1, #0]
 8001b54:	e015      	b.n	8001b82 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b56:	4b24      	ldr	r3, [pc, #144]	; (8001be8 <HAL_RCC_OscConfig+0x278>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b5c:	f7ff f916 	bl	8000d8c <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b64:	f7ff f912 	bl	8000d8c <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e193      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b76:	4b1b      	ldr	r3, [pc, #108]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d1f0      	bne.n	8001b64 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0308 	and.w	r3, r3, #8
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d036      	beq.n	8001bfc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d016      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b96:	4b15      	ldr	r3, [pc, #84]	; (8001bec <HAL_RCC_OscConfig+0x27c>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b9c:	f7ff f8f6 	bl	8000d8c <HAL_GetTick>
 8001ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ba4:	f7ff f8f2 	bl	8000d8c <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e173      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bb6:	4b0b      	ldr	r3, [pc, #44]	; (8001be4 <HAL_RCC_OscConfig+0x274>)
 8001bb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d0f0      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x234>
 8001bc2:	e01b      	b.n	8001bfc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bc4:	4b09      	ldr	r3, [pc, #36]	; (8001bec <HAL_RCC_OscConfig+0x27c>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bca:	f7ff f8df 	bl	8000d8c <HAL_GetTick>
 8001bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bd0:	e00e      	b.n	8001bf0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bd2:	f7ff f8db 	bl	8000d8c <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d907      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e15c      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
 8001be4:	40023800 	.word	0x40023800
 8001be8:	42470000 	.word	0x42470000
 8001bec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bf0:	4b8a      	ldr	r3, [pc, #552]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001bf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d1ea      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0304 	and.w	r3, r3, #4
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f000 8097 	beq.w	8001d38 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c0e:	4b83      	ldr	r3, [pc, #524]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d10f      	bne.n	8001c3a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	4b7f      	ldr	r3, [pc, #508]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	4a7e      	ldr	r2, [pc, #504]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001c24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c28:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2a:	4b7c      	ldr	r3, [pc, #496]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c32:	60bb      	str	r3, [r7, #8]
 8001c34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c36:	2301      	movs	r3, #1
 8001c38:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c3a:	4b79      	ldr	r3, [pc, #484]	; (8001e20 <HAL_RCC_OscConfig+0x4b0>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d118      	bne.n	8001c78 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c46:	4b76      	ldr	r3, [pc, #472]	; (8001e20 <HAL_RCC_OscConfig+0x4b0>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a75      	ldr	r2, [pc, #468]	; (8001e20 <HAL_RCC_OscConfig+0x4b0>)
 8001c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c52:	f7ff f89b 	bl	8000d8c <HAL_GetTick>
 8001c56:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c58:	e008      	b.n	8001c6c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c5a:	f7ff f897 	bl	8000d8c <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d901      	bls.n	8001c6c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e118      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c6c:	4b6c      	ldr	r3, [pc, #432]	; (8001e20 <HAL_RCC_OscConfig+0x4b0>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d0f0      	beq.n	8001c5a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d106      	bne.n	8001c8e <HAL_RCC_OscConfig+0x31e>
 8001c80:	4b66      	ldr	r3, [pc, #408]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c84:	4a65      	ldr	r2, [pc, #404]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001c86:	f043 0301 	orr.w	r3, r3, #1
 8001c8a:	6713      	str	r3, [r2, #112]	; 0x70
 8001c8c:	e01c      	b.n	8001cc8 <HAL_RCC_OscConfig+0x358>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	2b05      	cmp	r3, #5
 8001c94:	d10c      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x340>
 8001c96:	4b61      	ldr	r3, [pc, #388]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c9a:	4a60      	ldr	r2, [pc, #384]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001c9c:	f043 0304 	orr.w	r3, r3, #4
 8001ca0:	6713      	str	r3, [r2, #112]	; 0x70
 8001ca2:	4b5e      	ldr	r3, [pc, #376]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ca6:	4a5d      	ldr	r2, [pc, #372]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6713      	str	r3, [r2, #112]	; 0x70
 8001cae:	e00b      	b.n	8001cc8 <HAL_RCC_OscConfig+0x358>
 8001cb0:	4b5a      	ldr	r3, [pc, #360]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cb4:	4a59      	ldr	r2, [pc, #356]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001cb6:	f023 0301 	bic.w	r3, r3, #1
 8001cba:	6713      	str	r3, [r2, #112]	; 0x70
 8001cbc:	4b57      	ldr	r3, [pc, #348]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cc0:	4a56      	ldr	r2, [pc, #344]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001cc2:	f023 0304 	bic.w	r3, r3, #4
 8001cc6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d015      	beq.n	8001cfc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cd0:	f7ff f85c 	bl	8000d8c <HAL_GetTick>
 8001cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd6:	e00a      	b.n	8001cee <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cd8:	f7ff f858 	bl	8000d8c <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e0d7      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cee:	4b4b      	ldr	r3, [pc, #300]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d0ee      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x368>
 8001cfa:	e014      	b.n	8001d26 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cfc:	f7ff f846 	bl	8000d8c <HAL_GetTick>
 8001d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d02:	e00a      	b.n	8001d1a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d04:	f7ff f842 	bl	8000d8c <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e0c1      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d1a:	4b40      	ldr	r3, [pc, #256]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1ee      	bne.n	8001d04 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d26:	7dfb      	ldrb	r3, [r7, #23]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d105      	bne.n	8001d38 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d2c:	4b3b      	ldr	r3, [pc, #236]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d30:	4a3a      	ldr	r2, [pc, #232]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001d32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d36:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f000 80ad 	beq.w	8001e9c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d42:	4b36      	ldr	r3, [pc, #216]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 030c 	and.w	r3, r3, #12
 8001d4a:	2b08      	cmp	r3, #8
 8001d4c:	d060      	beq.n	8001e10 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	699b      	ldr	r3, [r3, #24]
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d145      	bne.n	8001de2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d56:	4b33      	ldr	r3, [pc, #204]	; (8001e24 <HAL_RCC_OscConfig+0x4b4>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d5c:	f7ff f816 	bl	8000d8c <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d64:	f7ff f812 	bl	8000d8c <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e093      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d76:	4b29      	ldr	r3, [pc, #164]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d1f0      	bne.n	8001d64 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	69da      	ldr	r2, [r3, #28]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6a1b      	ldr	r3, [r3, #32]
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d90:	019b      	lsls	r3, r3, #6
 8001d92:	431a      	orrs	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d98:	085b      	lsrs	r3, r3, #1
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	041b      	lsls	r3, r3, #16
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da4:	061b      	lsls	r3, r3, #24
 8001da6:	431a      	orrs	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dac:	071b      	lsls	r3, r3, #28
 8001dae:	491b      	ldr	r1, [pc, #108]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001db0:	4313      	orrs	r3, r2
 8001db2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001db4:	4b1b      	ldr	r3, [pc, #108]	; (8001e24 <HAL_RCC_OscConfig+0x4b4>)
 8001db6:	2201      	movs	r2, #1
 8001db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dba:	f7fe ffe7 	bl	8000d8c <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dc2:	f7fe ffe3 	bl	8000d8c <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e064      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dd4:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0f0      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x452>
 8001de0:	e05c      	b.n	8001e9c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001de2:	4b10      	ldr	r3, [pc, #64]	; (8001e24 <HAL_RCC_OscConfig+0x4b4>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de8:	f7fe ffd0 	bl	8000d8c <HAL_GetTick>
 8001dec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001df0:	f7fe ffcc 	bl	8000d8c <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e04d      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e02:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <HAL_RCC_OscConfig+0x4ac>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d1f0      	bne.n	8001df0 <HAL_RCC_OscConfig+0x480>
 8001e0e:	e045      	b.n	8001e9c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d107      	bne.n	8001e28 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e040      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40007000 	.word	0x40007000
 8001e24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e28:	4b1f      	ldr	r3, [pc, #124]	; (8001ea8 <HAL_RCC_OscConfig+0x538>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d030      	beq.n	8001e98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d129      	bne.n	8001e98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d122      	bne.n	8001e98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001e58:	4013      	ands	r3, r2
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d119      	bne.n	8001e98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6e:	085b      	lsrs	r3, r3, #1
 8001e70:	3b01      	subs	r3, #1
 8001e72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d10f      	bne.n	8001e98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d107      	bne.n	8001e98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d001      	beq.n	8001e9c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e000      	b.n	8001e9e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3718      	adds	r7, #24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40023800 	.word	0x40023800

08001eac <__errno>:
 8001eac:	4b01      	ldr	r3, [pc, #4]	; (8001eb4 <__errno+0x8>)
 8001eae:	6818      	ldr	r0, [r3, #0]
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	2000000c 	.word	0x2000000c

08001eb8 <__libc_init_array>:
 8001eb8:	b570      	push	{r4, r5, r6, lr}
 8001eba:	4d0d      	ldr	r5, [pc, #52]	; (8001ef0 <__libc_init_array+0x38>)
 8001ebc:	4c0d      	ldr	r4, [pc, #52]	; (8001ef4 <__libc_init_array+0x3c>)
 8001ebe:	1b64      	subs	r4, r4, r5
 8001ec0:	10a4      	asrs	r4, r4, #2
 8001ec2:	2600      	movs	r6, #0
 8001ec4:	42a6      	cmp	r6, r4
 8001ec6:	d109      	bne.n	8001edc <__libc_init_array+0x24>
 8001ec8:	4d0b      	ldr	r5, [pc, #44]	; (8001ef8 <__libc_init_array+0x40>)
 8001eca:	4c0c      	ldr	r4, [pc, #48]	; (8001efc <__libc_init_array+0x44>)
 8001ecc:	f000 fd1e 	bl	800290c <_init>
 8001ed0:	1b64      	subs	r4, r4, r5
 8001ed2:	10a4      	asrs	r4, r4, #2
 8001ed4:	2600      	movs	r6, #0
 8001ed6:	42a6      	cmp	r6, r4
 8001ed8:	d105      	bne.n	8001ee6 <__libc_init_array+0x2e>
 8001eda:	bd70      	pop	{r4, r5, r6, pc}
 8001edc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ee0:	4798      	blx	r3
 8001ee2:	3601      	adds	r6, #1
 8001ee4:	e7ee      	b.n	8001ec4 <__libc_init_array+0xc>
 8001ee6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001eea:	4798      	blx	r3
 8001eec:	3601      	adds	r6, #1
 8001eee:	e7f2      	b.n	8001ed6 <__libc_init_array+0x1e>
 8001ef0:	08002aa0 	.word	0x08002aa0
 8001ef4:	08002aa0 	.word	0x08002aa0
 8001ef8:	08002aa0 	.word	0x08002aa0
 8001efc:	08002aa4 	.word	0x08002aa4

08001f00 <memset>:
 8001f00:	4402      	add	r2, r0
 8001f02:	4603      	mov	r3, r0
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d100      	bne.n	8001f0a <memset+0xa>
 8001f08:	4770      	bx	lr
 8001f0a:	f803 1b01 	strb.w	r1, [r3], #1
 8001f0e:	e7f9      	b.n	8001f04 <memset+0x4>

08001f10 <_puts_r>:
 8001f10:	b570      	push	{r4, r5, r6, lr}
 8001f12:	460e      	mov	r6, r1
 8001f14:	4605      	mov	r5, r0
 8001f16:	b118      	cbz	r0, 8001f20 <_puts_r+0x10>
 8001f18:	6983      	ldr	r3, [r0, #24]
 8001f1a:	b90b      	cbnz	r3, 8001f20 <_puts_r+0x10>
 8001f1c:	f000 fa48 	bl	80023b0 <__sinit>
 8001f20:	69ab      	ldr	r3, [r5, #24]
 8001f22:	68ac      	ldr	r4, [r5, #8]
 8001f24:	b913      	cbnz	r3, 8001f2c <_puts_r+0x1c>
 8001f26:	4628      	mov	r0, r5
 8001f28:	f000 fa42 	bl	80023b0 <__sinit>
 8001f2c:	4b2c      	ldr	r3, [pc, #176]	; (8001fe0 <_puts_r+0xd0>)
 8001f2e:	429c      	cmp	r4, r3
 8001f30:	d120      	bne.n	8001f74 <_puts_r+0x64>
 8001f32:	686c      	ldr	r4, [r5, #4]
 8001f34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001f36:	07db      	lsls	r3, r3, #31
 8001f38:	d405      	bmi.n	8001f46 <_puts_r+0x36>
 8001f3a:	89a3      	ldrh	r3, [r4, #12]
 8001f3c:	0598      	lsls	r0, r3, #22
 8001f3e:	d402      	bmi.n	8001f46 <_puts_r+0x36>
 8001f40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001f42:	f000 fad3 	bl	80024ec <__retarget_lock_acquire_recursive>
 8001f46:	89a3      	ldrh	r3, [r4, #12]
 8001f48:	0719      	lsls	r1, r3, #28
 8001f4a:	d51d      	bpl.n	8001f88 <_puts_r+0x78>
 8001f4c:	6923      	ldr	r3, [r4, #16]
 8001f4e:	b1db      	cbz	r3, 8001f88 <_puts_r+0x78>
 8001f50:	3e01      	subs	r6, #1
 8001f52:	68a3      	ldr	r3, [r4, #8]
 8001f54:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	60a3      	str	r3, [r4, #8]
 8001f5c:	bb39      	cbnz	r1, 8001fae <_puts_r+0x9e>
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	da38      	bge.n	8001fd4 <_puts_r+0xc4>
 8001f62:	4622      	mov	r2, r4
 8001f64:	210a      	movs	r1, #10
 8001f66:	4628      	mov	r0, r5
 8001f68:	f000 f848 	bl	8001ffc <__swbuf_r>
 8001f6c:	3001      	adds	r0, #1
 8001f6e:	d011      	beq.n	8001f94 <_puts_r+0x84>
 8001f70:	250a      	movs	r5, #10
 8001f72:	e011      	b.n	8001f98 <_puts_r+0x88>
 8001f74:	4b1b      	ldr	r3, [pc, #108]	; (8001fe4 <_puts_r+0xd4>)
 8001f76:	429c      	cmp	r4, r3
 8001f78:	d101      	bne.n	8001f7e <_puts_r+0x6e>
 8001f7a:	68ac      	ldr	r4, [r5, #8]
 8001f7c:	e7da      	b.n	8001f34 <_puts_r+0x24>
 8001f7e:	4b1a      	ldr	r3, [pc, #104]	; (8001fe8 <_puts_r+0xd8>)
 8001f80:	429c      	cmp	r4, r3
 8001f82:	bf08      	it	eq
 8001f84:	68ec      	ldreq	r4, [r5, #12]
 8001f86:	e7d5      	b.n	8001f34 <_puts_r+0x24>
 8001f88:	4621      	mov	r1, r4
 8001f8a:	4628      	mov	r0, r5
 8001f8c:	f000 f888 	bl	80020a0 <__swsetup_r>
 8001f90:	2800      	cmp	r0, #0
 8001f92:	d0dd      	beq.n	8001f50 <_puts_r+0x40>
 8001f94:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001f98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001f9a:	07da      	lsls	r2, r3, #31
 8001f9c:	d405      	bmi.n	8001faa <_puts_r+0x9a>
 8001f9e:	89a3      	ldrh	r3, [r4, #12]
 8001fa0:	059b      	lsls	r3, r3, #22
 8001fa2:	d402      	bmi.n	8001faa <_puts_r+0x9a>
 8001fa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001fa6:	f000 faa2 	bl	80024ee <__retarget_lock_release_recursive>
 8001faa:	4628      	mov	r0, r5
 8001fac:	bd70      	pop	{r4, r5, r6, pc}
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	da04      	bge.n	8001fbc <_puts_r+0xac>
 8001fb2:	69a2      	ldr	r2, [r4, #24]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	dc06      	bgt.n	8001fc6 <_puts_r+0xb6>
 8001fb8:	290a      	cmp	r1, #10
 8001fba:	d004      	beq.n	8001fc6 <_puts_r+0xb6>
 8001fbc:	6823      	ldr	r3, [r4, #0]
 8001fbe:	1c5a      	adds	r2, r3, #1
 8001fc0:	6022      	str	r2, [r4, #0]
 8001fc2:	7019      	strb	r1, [r3, #0]
 8001fc4:	e7c5      	b.n	8001f52 <_puts_r+0x42>
 8001fc6:	4622      	mov	r2, r4
 8001fc8:	4628      	mov	r0, r5
 8001fca:	f000 f817 	bl	8001ffc <__swbuf_r>
 8001fce:	3001      	adds	r0, #1
 8001fd0:	d1bf      	bne.n	8001f52 <_puts_r+0x42>
 8001fd2:	e7df      	b.n	8001f94 <_puts_r+0x84>
 8001fd4:	6823      	ldr	r3, [r4, #0]
 8001fd6:	250a      	movs	r5, #10
 8001fd8:	1c5a      	adds	r2, r3, #1
 8001fda:	6022      	str	r2, [r4, #0]
 8001fdc:	701d      	strb	r5, [r3, #0]
 8001fde:	e7db      	b.n	8001f98 <_puts_r+0x88>
 8001fe0:	08002a58 	.word	0x08002a58
 8001fe4:	08002a78 	.word	0x08002a78
 8001fe8:	08002a38 	.word	0x08002a38

08001fec <puts>:
 8001fec:	4b02      	ldr	r3, [pc, #8]	; (8001ff8 <puts+0xc>)
 8001fee:	4601      	mov	r1, r0
 8001ff0:	6818      	ldr	r0, [r3, #0]
 8001ff2:	f7ff bf8d 	b.w	8001f10 <_puts_r>
 8001ff6:	bf00      	nop
 8001ff8:	2000000c 	.word	0x2000000c

08001ffc <__swbuf_r>:
 8001ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ffe:	460e      	mov	r6, r1
 8002000:	4614      	mov	r4, r2
 8002002:	4605      	mov	r5, r0
 8002004:	b118      	cbz	r0, 800200e <__swbuf_r+0x12>
 8002006:	6983      	ldr	r3, [r0, #24]
 8002008:	b90b      	cbnz	r3, 800200e <__swbuf_r+0x12>
 800200a:	f000 f9d1 	bl	80023b0 <__sinit>
 800200e:	4b21      	ldr	r3, [pc, #132]	; (8002094 <__swbuf_r+0x98>)
 8002010:	429c      	cmp	r4, r3
 8002012:	d12b      	bne.n	800206c <__swbuf_r+0x70>
 8002014:	686c      	ldr	r4, [r5, #4]
 8002016:	69a3      	ldr	r3, [r4, #24]
 8002018:	60a3      	str	r3, [r4, #8]
 800201a:	89a3      	ldrh	r3, [r4, #12]
 800201c:	071a      	lsls	r2, r3, #28
 800201e:	d52f      	bpl.n	8002080 <__swbuf_r+0x84>
 8002020:	6923      	ldr	r3, [r4, #16]
 8002022:	b36b      	cbz	r3, 8002080 <__swbuf_r+0x84>
 8002024:	6923      	ldr	r3, [r4, #16]
 8002026:	6820      	ldr	r0, [r4, #0]
 8002028:	1ac0      	subs	r0, r0, r3
 800202a:	6963      	ldr	r3, [r4, #20]
 800202c:	b2f6      	uxtb	r6, r6
 800202e:	4283      	cmp	r3, r0
 8002030:	4637      	mov	r7, r6
 8002032:	dc04      	bgt.n	800203e <__swbuf_r+0x42>
 8002034:	4621      	mov	r1, r4
 8002036:	4628      	mov	r0, r5
 8002038:	f000 f926 	bl	8002288 <_fflush_r>
 800203c:	bb30      	cbnz	r0, 800208c <__swbuf_r+0x90>
 800203e:	68a3      	ldr	r3, [r4, #8]
 8002040:	3b01      	subs	r3, #1
 8002042:	60a3      	str	r3, [r4, #8]
 8002044:	6823      	ldr	r3, [r4, #0]
 8002046:	1c5a      	adds	r2, r3, #1
 8002048:	6022      	str	r2, [r4, #0]
 800204a:	701e      	strb	r6, [r3, #0]
 800204c:	6963      	ldr	r3, [r4, #20]
 800204e:	3001      	adds	r0, #1
 8002050:	4283      	cmp	r3, r0
 8002052:	d004      	beq.n	800205e <__swbuf_r+0x62>
 8002054:	89a3      	ldrh	r3, [r4, #12]
 8002056:	07db      	lsls	r3, r3, #31
 8002058:	d506      	bpl.n	8002068 <__swbuf_r+0x6c>
 800205a:	2e0a      	cmp	r6, #10
 800205c:	d104      	bne.n	8002068 <__swbuf_r+0x6c>
 800205e:	4621      	mov	r1, r4
 8002060:	4628      	mov	r0, r5
 8002062:	f000 f911 	bl	8002288 <_fflush_r>
 8002066:	b988      	cbnz	r0, 800208c <__swbuf_r+0x90>
 8002068:	4638      	mov	r0, r7
 800206a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800206c:	4b0a      	ldr	r3, [pc, #40]	; (8002098 <__swbuf_r+0x9c>)
 800206e:	429c      	cmp	r4, r3
 8002070:	d101      	bne.n	8002076 <__swbuf_r+0x7a>
 8002072:	68ac      	ldr	r4, [r5, #8]
 8002074:	e7cf      	b.n	8002016 <__swbuf_r+0x1a>
 8002076:	4b09      	ldr	r3, [pc, #36]	; (800209c <__swbuf_r+0xa0>)
 8002078:	429c      	cmp	r4, r3
 800207a:	bf08      	it	eq
 800207c:	68ec      	ldreq	r4, [r5, #12]
 800207e:	e7ca      	b.n	8002016 <__swbuf_r+0x1a>
 8002080:	4621      	mov	r1, r4
 8002082:	4628      	mov	r0, r5
 8002084:	f000 f80c 	bl	80020a0 <__swsetup_r>
 8002088:	2800      	cmp	r0, #0
 800208a:	d0cb      	beq.n	8002024 <__swbuf_r+0x28>
 800208c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002090:	e7ea      	b.n	8002068 <__swbuf_r+0x6c>
 8002092:	bf00      	nop
 8002094:	08002a58 	.word	0x08002a58
 8002098:	08002a78 	.word	0x08002a78
 800209c:	08002a38 	.word	0x08002a38

080020a0 <__swsetup_r>:
 80020a0:	4b32      	ldr	r3, [pc, #200]	; (800216c <__swsetup_r+0xcc>)
 80020a2:	b570      	push	{r4, r5, r6, lr}
 80020a4:	681d      	ldr	r5, [r3, #0]
 80020a6:	4606      	mov	r6, r0
 80020a8:	460c      	mov	r4, r1
 80020aa:	b125      	cbz	r5, 80020b6 <__swsetup_r+0x16>
 80020ac:	69ab      	ldr	r3, [r5, #24]
 80020ae:	b913      	cbnz	r3, 80020b6 <__swsetup_r+0x16>
 80020b0:	4628      	mov	r0, r5
 80020b2:	f000 f97d 	bl	80023b0 <__sinit>
 80020b6:	4b2e      	ldr	r3, [pc, #184]	; (8002170 <__swsetup_r+0xd0>)
 80020b8:	429c      	cmp	r4, r3
 80020ba:	d10f      	bne.n	80020dc <__swsetup_r+0x3c>
 80020bc:	686c      	ldr	r4, [r5, #4]
 80020be:	89a3      	ldrh	r3, [r4, #12]
 80020c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80020c4:	0719      	lsls	r1, r3, #28
 80020c6:	d42c      	bmi.n	8002122 <__swsetup_r+0x82>
 80020c8:	06dd      	lsls	r5, r3, #27
 80020ca:	d411      	bmi.n	80020f0 <__swsetup_r+0x50>
 80020cc:	2309      	movs	r3, #9
 80020ce:	6033      	str	r3, [r6, #0]
 80020d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80020d4:	81a3      	strh	r3, [r4, #12]
 80020d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80020da:	e03e      	b.n	800215a <__swsetup_r+0xba>
 80020dc:	4b25      	ldr	r3, [pc, #148]	; (8002174 <__swsetup_r+0xd4>)
 80020de:	429c      	cmp	r4, r3
 80020e0:	d101      	bne.n	80020e6 <__swsetup_r+0x46>
 80020e2:	68ac      	ldr	r4, [r5, #8]
 80020e4:	e7eb      	b.n	80020be <__swsetup_r+0x1e>
 80020e6:	4b24      	ldr	r3, [pc, #144]	; (8002178 <__swsetup_r+0xd8>)
 80020e8:	429c      	cmp	r4, r3
 80020ea:	bf08      	it	eq
 80020ec:	68ec      	ldreq	r4, [r5, #12]
 80020ee:	e7e6      	b.n	80020be <__swsetup_r+0x1e>
 80020f0:	0758      	lsls	r0, r3, #29
 80020f2:	d512      	bpl.n	800211a <__swsetup_r+0x7a>
 80020f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80020f6:	b141      	cbz	r1, 800210a <__swsetup_r+0x6a>
 80020f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80020fc:	4299      	cmp	r1, r3
 80020fe:	d002      	beq.n	8002106 <__swsetup_r+0x66>
 8002100:	4630      	mov	r0, r6
 8002102:	f000 fa5b 	bl	80025bc <_free_r>
 8002106:	2300      	movs	r3, #0
 8002108:	6363      	str	r3, [r4, #52]	; 0x34
 800210a:	89a3      	ldrh	r3, [r4, #12]
 800210c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002110:	81a3      	strh	r3, [r4, #12]
 8002112:	2300      	movs	r3, #0
 8002114:	6063      	str	r3, [r4, #4]
 8002116:	6923      	ldr	r3, [r4, #16]
 8002118:	6023      	str	r3, [r4, #0]
 800211a:	89a3      	ldrh	r3, [r4, #12]
 800211c:	f043 0308 	orr.w	r3, r3, #8
 8002120:	81a3      	strh	r3, [r4, #12]
 8002122:	6923      	ldr	r3, [r4, #16]
 8002124:	b94b      	cbnz	r3, 800213a <__swsetup_r+0x9a>
 8002126:	89a3      	ldrh	r3, [r4, #12]
 8002128:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800212c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002130:	d003      	beq.n	800213a <__swsetup_r+0x9a>
 8002132:	4621      	mov	r1, r4
 8002134:	4630      	mov	r0, r6
 8002136:	f000 fa01 	bl	800253c <__smakebuf_r>
 800213a:	89a0      	ldrh	r0, [r4, #12]
 800213c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002140:	f010 0301 	ands.w	r3, r0, #1
 8002144:	d00a      	beq.n	800215c <__swsetup_r+0xbc>
 8002146:	2300      	movs	r3, #0
 8002148:	60a3      	str	r3, [r4, #8]
 800214a:	6963      	ldr	r3, [r4, #20]
 800214c:	425b      	negs	r3, r3
 800214e:	61a3      	str	r3, [r4, #24]
 8002150:	6923      	ldr	r3, [r4, #16]
 8002152:	b943      	cbnz	r3, 8002166 <__swsetup_r+0xc6>
 8002154:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002158:	d1ba      	bne.n	80020d0 <__swsetup_r+0x30>
 800215a:	bd70      	pop	{r4, r5, r6, pc}
 800215c:	0781      	lsls	r1, r0, #30
 800215e:	bf58      	it	pl
 8002160:	6963      	ldrpl	r3, [r4, #20]
 8002162:	60a3      	str	r3, [r4, #8]
 8002164:	e7f4      	b.n	8002150 <__swsetup_r+0xb0>
 8002166:	2000      	movs	r0, #0
 8002168:	e7f7      	b.n	800215a <__swsetup_r+0xba>
 800216a:	bf00      	nop
 800216c:	2000000c 	.word	0x2000000c
 8002170:	08002a58 	.word	0x08002a58
 8002174:	08002a78 	.word	0x08002a78
 8002178:	08002a38 	.word	0x08002a38

0800217c <__sflush_r>:
 800217c:	898a      	ldrh	r2, [r1, #12]
 800217e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002182:	4605      	mov	r5, r0
 8002184:	0710      	lsls	r0, r2, #28
 8002186:	460c      	mov	r4, r1
 8002188:	d458      	bmi.n	800223c <__sflush_r+0xc0>
 800218a:	684b      	ldr	r3, [r1, #4]
 800218c:	2b00      	cmp	r3, #0
 800218e:	dc05      	bgt.n	800219c <__sflush_r+0x20>
 8002190:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002192:	2b00      	cmp	r3, #0
 8002194:	dc02      	bgt.n	800219c <__sflush_r+0x20>
 8002196:	2000      	movs	r0, #0
 8002198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800219c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800219e:	2e00      	cmp	r6, #0
 80021a0:	d0f9      	beq.n	8002196 <__sflush_r+0x1a>
 80021a2:	2300      	movs	r3, #0
 80021a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80021a8:	682f      	ldr	r7, [r5, #0]
 80021aa:	602b      	str	r3, [r5, #0]
 80021ac:	d032      	beq.n	8002214 <__sflush_r+0x98>
 80021ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80021b0:	89a3      	ldrh	r3, [r4, #12]
 80021b2:	075a      	lsls	r2, r3, #29
 80021b4:	d505      	bpl.n	80021c2 <__sflush_r+0x46>
 80021b6:	6863      	ldr	r3, [r4, #4]
 80021b8:	1ac0      	subs	r0, r0, r3
 80021ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80021bc:	b10b      	cbz	r3, 80021c2 <__sflush_r+0x46>
 80021be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021c0:	1ac0      	subs	r0, r0, r3
 80021c2:	2300      	movs	r3, #0
 80021c4:	4602      	mov	r2, r0
 80021c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80021c8:	6a21      	ldr	r1, [r4, #32]
 80021ca:	4628      	mov	r0, r5
 80021cc:	47b0      	blx	r6
 80021ce:	1c43      	adds	r3, r0, #1
 80021d0:	89a3      	ldrh	r3, [r4, #12]
 80021d2:	d106      	bne.n	80021e2 <__sflush_r+0x66>
 80021d4:	6829      	ldr	r1, [r5, #0]
 80021d6:	291d      	cmp	r1, #29
 80021d8:	d82c      	bhi.n	8002234 <__sflush_r+0xb8>
 80021da:	4a2a      	ldr	r2, [pc, #168]	; (8002284 <__sflush_r+0x108>)
 80021dc:	40ca      	lsrs	r2, r1
 80021de:	07d6      	lsls	r6, r2, #31
 80021e0:	d528      	bpl.n	8002234 <__sflush_r+0xb8>
 80021e2:	2200      	movs	r2, #0
 80021e4:	6062      	str	r2, [r4, #4]
 80021e6:	04d9      	lsls	r1, r3, #19
 80021e8:	6922      	ldr	r2, [r4, #16]
 80021ea:	6022      	str	r2, [r4, #0]
 80021ec:	d504      	bpl.n	80021f8 <__sflush_r+0x7c>
 80021ee:	1c42      	adds	r2, r0, #1
 80021f0:	d101      	bne.n	80021f6 <__sflush_r+0x7a>
 80021f2:	682b      	ldr	r3, [r5, #0]
 80021f4:	b903      	cbnz	r3, 80021f8 <__sflush_r+0x7c>
 80021f6:	6560      	str	r0, [r4, #84]	; 0x54
 80021f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80021fa:	602f      	str	r7, [r5, #0]
 80021fc:	2900      	cmp	r1, #0
 80021fe:	d0ca      	beq.n	8002196 <__sflush_r+0x1a>
 8002200:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002204:	4299      	cmp	r1, r3
 8002206:	d002      	beq.n	800220e <__sflush_r+0x92>
 8002208:	4628      	mov	r0, r5
 800220a:	f000 f9d7 	bl	80025bc <_free_r>
 800220e:	2000      	movs	r0, #0
 8002210:	6360      	str	r0, [r4, #52]	; 0x34
 8002212:	e7c1      	b.n	8002198 <__sflush_r+0x1c>
 8002214:	6a21      	ldr	r1, [r4, #32]
 8002216:	2301      	movs	r3, #1
 8002218:	4628      	mov	r0, r5
 800221a:	47b0      	blx	r6
 800221c:	1c41      	adds	r1, r0, #1
 800221e:	d1c7      	bne.n	80021b0 <__sflush_r+0x34>
 8002220:	682b      	ldr	r3, [r5, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d0c4      	beq.n	80021b0 <__sflush_r+0x34>
 8002226:	2b1d      	cmp	r3, #29
 8002228:	d001      	beq.n	800222e <__sflush_r+0xb2>
 800222a:	2b16      	cmp	r3, #22
 800222c:	d101      	bne.n	8002232 <__sflush_r+0xb6>
 800222e:	602f      	str	r7, [r5, #0]
 8002230:	e7b1      	b.n	8002196 <__sflush_r+0x1a>
 8002232:	89a3      	ldrh	r3, [r4, #12]
 8002234:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002238:	81a3      	strh	r3, [r4, #12]
 800223a:	e7ad      	b.n	8002198 <__sflush_r+0x1c>
 800223c:	690f      	ldr	r7, [r1, #16]
 800223e:	2f00      	cmp	r7, #0
 8002240:	d0a9      	beq.n	8002196 <__sflush_r+0x1a>
 8002242:	0793      	lsls	r3, r2, #30
 8002244:	680e      	ldr	r6, [r1, #0]
 8002246:	bf08      	it	eq
 8002248:	694b      	ldreq	r3, [r1, #20]
 800224a:	600f      	str	r7, [r1, #0]
 800224c:	bf18      	it	ne
 800224e:	2300      	movne	r3, #0
 8002250:	eba6 0807 	sub.w	r8, r6, r7
 8002254:	608b      	str	r3, [r1, #8]
 8002256:	f1b8 0f00 	cmp.w	r8, #0
 800225a:	dd9c      	ble.n	8002196 <__sflush_r+0x1a>
 800225c:	6a21      	ldr	r1, [r4, #32]
 800225e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002260:	4643      	mov	r3, r8
 8002262:	463a      	mov	r2, r7
 8002264:	4628      	mov	r0, r5
 8002266:	47b0      	blx	r6
 8002268:	2800      	cmp	r0, #0
 800226a:	dc06      	bgt.n	800227a <__sflush_r+0xfe>
 800226c:	89a3      	ldrh	r3, [r4, #12]
 800226e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002272:	81a3      	strh	r3, [r4, #12]
 8002274:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002278:	e78e      	b.n	8002198 <__sflush_r+0x1c>
 800227a:	4407      	add	r7, r0
 800227c:	eba8 0800 	sub.w	r8, r8, r0
 8002280:	e7e9      	b.n	8002256 <__sflush_r+0xda>
 8002282:	bf00      	nop
 8002284:	20400001 	.word	0x20400001

08002288 <_fflush_r>:
 8002288:	b538      	push	{r3, r4, r5, lr}
 800228a:	690b      	ldr	r3, [r1, #16]
 800228c:	4605      	mov	r5, r0
 800228e:	460c      	mov	r4, r1
 8002290:	b913      	cbnz	r3, 8002298 <_fflush_r+0x10>
 8002292:	2500      	movs	r5, #0
 8002294:	4628      	mov	r0, r5
 8002296:	bd38      	pop	{r3, r4, r5, pc}
 8002298:	b118      	cbz	r0, 80022a2 <_fflush_r+0x1a>
 800229a:	6983      	ldr	r3, [r0, #24]
 800229c:	b90b      	cbnz	r3, 80022a2 <_fflush_r+0x1a>
 800229e:	f000 f887 	bl	80023b0 <__sinit>
 80022a2:	4b14      	ldr	r3, [pc, #80]	; (80022f4 <_fflush_r+0x6c>)
 80022a4:	429c      	cmp	r4, r3
 80022a6:	d11b      	bne.n	80022e0 <_fflush_r+0x58>
 80022a8:	686c      	ldr	r4, [r5, #4]
 80022aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d0ef      	beq.n	8002292 <_fflush_r+0xa>
 80022b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80022b4:	07d0      	lsls	r0, r2, #31
 80022b6:	d404      	bmi.n	80022c2 <_fflush_r+0x3a>
 80022b8:	0599      	lsls	r1, r3, #22
 80022ba:	d402      	bmi.n	80022c2 <_fflush_r+0x3a>
 80022bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80022be:	f000 f915 	bl	80024ec <__retarget_lock_acquire_recursive>
 80022c2:	4628      	mov	r0, r5
 80022c4:	4621      	mov	r1, r4
 80022c6:	f7ff ff59 	bl	800217c <__sflush_r>
 80022ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80022cc:	07da      	lsls	r2, r3, #31
 80022ce:	4605      	mov	r5, r0
 80022d0:	d4e0      	bmi.n	8002294 <_fflush_r+0xc>
 80022d2:	89a3      	ldrh	r3, [r4, #12]
 80022d4:	059b      	lsls	r3, r3, #22
 80022d6:	d4dd      	bmi.n	8002294 <_fflush_r+0xc>
 80022d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80022da:	f000 f908 	bl	80024ee <__retarget_lock_release_recursive>
 80022de:	e7d9      	b.n	8002294 <_fflush_r+0xc>
 80022e0:	4b05      	ldr	r3, [pc, #20]	; (80022f8 <_fflush_r+0x70>)
 80022e2:	429c      	cmp	r4, r3
 80022e4:	d101      	bne.n	80022ea <_fflush_r+0x62>
 80022e6:	68ac      	ldr	r4, [r5, #8]
 80022e8:	e7df      	b.n	80022aa <_fflush_r+0x22>
 80022ea:	4b04      	ldr	r3, [pc, #16]	; (80022fc <_fflush_r+0x74>)
 80022ec:	429c      	cmp	r4, r3
 80022ee:	bf08      	it	eq
 80022f0:	68ec      	ldreq	r4, [r5, #12]
 80022f2:	e7da      	b.n	80022aa <_fflush_r+0x22>
 80022f4:	08002a58 	.word	0x08002a58
 80022f8:	08002a78 	.word	0x08002a78
 80022fc:	08002a38 	.word	0x08002a38

08002300 <std>:
 8002300:	2300      	movs	r3, #0
 8002302:	b510      	push	{r4, lr}
 8002304:	4604      	mov	r4, r0
 8002306:	e9c0 3300 	strd	r3, r3, [r0]
 800230a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800230e:	6083      	str	r3, [r0, #8]
 8002310:	8181      	strh	r1, [r0, #12]
 8002312:	6643      	str	r3, [r0, #100]	; 0x64
 8002314:	81c2      	strh	r2, [r0, #14]
 8002316:	6183      	str	r3, [r0, #24]
 8002318:	4619      	mov	r1, r3
 800231a:	2208      	movs	r2, #8
 800231c:	305c      	adds	r0, #92	; 0x5c
 800231e:	f7ff fdef 	bl	8001f00 <memset>
 8002322:	4b05      	ldr	r3, [pc, #20]	; (8002338 <std+0x38>)
 8002324:	6263      	str	r3, [r4, #36]	; 0x24
 8002326:	4b05      	ldr	r3, [pc, #20]	; (800233c <std+0x3c>)
 8002328:	62a3      	str	r3, [r4, #40]	; 0x28
 800232a:	4b05      	ldr	r3, [pc, #20]	; (8002340 <std+0x40>)
 800232c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800232e:	4b05      	ldr	r3, [pc, #20]	; (8002344 <std+0x44>)
 8002330:	6224      	str	r4, [r4, #32]
 8002332:	6323      	str	r3, [r4, #48]	; 0x30
 8002334:	bd10      	pop	{r4, pc}
 8002336:	bf00      	nop
 8002338:	0800279d 	.word	0x0800279d
 800233c:	080027bf 	.word	0x080027bf
 8002340:	080027f7 	.word	0x080027f7
 8002344:	0800281b 	.word	0x0800281b

08002348 <_cleanup_r>:
 8002348:	4901      	ldr	r1, [pc, #4]	; (8002350 <_cleanup_r+0x8>)
 800234a:	f000 b8af 	b.w	80024ac <_fwalk_reent>
 800234e:	bf00      	nop
 8002350:	08002289 	.word	0x08002289

08002354 <__sfmoreglue>:
 8002354:	b570      	push	{r4, r5, r6, lr}
 8002356:	2268      	movs	r2, #104	; 0x68
 8002358:	1e4d      	subs	r5, r1, #1
 800235a:	4355      	muls	r5, r2
 800235c:	460e      	mov	r6, r1
 800235e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002362:	f000 f997 	bl	8002694 <_malloc_r>
 8002366:	4604      	mov	r4, r0
 8002368:	b140      	cbz	r0, 800237c <__sfmoreglue+0x28>
 800236a:	2100      	movs	r1, #0
 800236c:	e9c0 1600 	strd	r1, r6, [r0]
 8002370:	300c      	adds	r0, #12
 8002372:	60a0      	str	r0, [r4, #8]
 8002374:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002378:	f7ff fdc2 	bl	8001f00 <memset>
 800237c:	4620      	mov	r0, r4
 800237e:	bd70      	pop	{r4, r5, r6, pc}

08002380 <__sfp_lock_acquire>:
 8002380:	4801      	ldr	r0, [pc, #4]	; (8002388 <__sfp_lock_acquire+0x8>)
 8002382:	f000 b8b3 	b.w	80024ec <__retarget_lock_acquire_recursive>
 8002386:	bf00      	nop
 8002388:	20000095 	.word	0x20000095

0800238c <__sfp_lock_release>:
 800238c:	4801      	ldr	r0, [pc, #4]	; (8002394 <__sfp_lock_release+0x8>)
 800238e:	f000 b8ae 	b.w	80024ee <__retarget_lock_release_recursive>
 8002392:	bf00      	nop
 8002394:	20000095 	.word	0x20000095

08002398 <__sinit_lock_acquire>:
 8002398:	4801      	ldr	r0, [pc, #4]	; (80023a0 <__sinit_lock_acquire+0x8>)
 800239a:	f000 b8a7 	b.w	80024ec <__retarget_lock_acquire_recursive>
 800239e:	bf00      	nop
 80023a0:	20000096 	.word	0x20000096

080023a4 <__sinit_lock_release>:
 80023a4:	4801      	ldr	r0, [pc, #4]	; (80023ac <__sinit_lock_release+0x8>)
 80023a6:	f000 b8a2 	b.w	80024ee <__retarget_lock_release_recursive>
 80023aa:	bf00      	nop
 80023ac:	20000096 	.word	0x20000096

080023b0 <__sinit>:
 80023b0:	b510      	push	{r4, lr}
 80023b2:	4604      	mov	r4, r0
 80023b4:	f7ff fff0 	bl	8002398 <__sinit_lock_acquire>
 80023b8:	69a3      	ldr	r3, [r4, #24]
 80023ba:	b11b      	cbz	r3, 80023c4 <__sinit+0x14>
 80023bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023c0:	f7ff bff0 	b.w	80023a4 <__sinit_lock_release>
 80023c4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80023c8:	6523      	str	r3, [r4, #80]	; 0x50
 80023ca:	4b13      	ldr	r3, [pc, #76]	; (8002418 <__sinit+0x68>)
 80023cc:	4a13      	ldr	r2, [pc, #76]	; (800241c <__sinit+0x6c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	62a2      	str	r2, [r4, #40]	; 0x28
 80023d2:	42a3      	cmp	r3, r4
 80023d4:	bf04      	itt	eq
 80023d6:	2301      	moveq	r3, #1
 80023d8:	61a3      	streq	r3, [r4, #24]
 80023da:	4620      	mov	r0, r4
 80023dc:	f000 f820 	bl	8002420 <__sfp>
 80023e0:	6060      	str	r0, [r4, #4]
 80023e2:	4620      	mov	r0, r4
 80023e4:	f000 f81c 	bl	8002420 <__sfp>
 80023e8:	60a0      	str	r0, [r4, #8]
 80023ea:	4620      	mov	r0, r4
 80023ec:	f000 f818 	bl	8002420 <__sfp>
 80023f0:	2200      	movs	r2, #0
 80023f2:	60e0      	str	r0, [r4, #12]
 80023f4:	2104      	movs	r1, #4
 80023f6:	6860      	ldr	r0, [r4, #4]
 80023f8:	f7ff ff82 	bl	8002300 <std>
 80023fc:	68a0      	ldr	r0, [r4, #8]
 80023fe:	2201      	movs	r2, #1
 8002400:	2109      	movs	r1, #9
 8002402:	f7ff ff7d 	bl	8002300 <std>
 8002406:	68e0      	ldr	r0, [r4, #12]
 8002408:	2202      	movs	r2, #2
 800240a:	2112      	movs	r1, #18
 800240c:	f7ff ff78 	bl	8002300 <std>
 8002410:	2301      	movs	r3, #1
 8002412:	61a3      	str	r3, [r4, #24]
 8002414:	e7d2      	b.n	80023bc <__sinit+0xc>
 8002416:	bf00      	nop
 8002418:	08002a34 	.word	0x08002a34
 800241c:	08002349 	.word	0x08002349

08002420 <__sfp>:
 8002420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002422:	4607      	mov	r7, r0
 8002424:	f7ff ffac 	bl	8002380 <__sfp_lock_acquire>
 8002428:	4b1e      	ldr	r3, [pc, #120]	; (80024a4 <__sfp+0x84>)
 800242a:	681e      	ldr	r6, [r3, #0]
 800242c:	69b3      	ldr	r3, [r6, #24]
 800242e:	b913      	cbnz	r3, 8002436 <__sfp+0x16>
 8002430:	4630      	mov	r0, r6
 8002432:	f7ff ffbd 	bl	80023b0 <__sinit>
 8002436:	3648      	adds	r6, #72	; 0x48
 8002438:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800243c:	3b01      	subs	r3, #1
 800243e:	d503      	bpl.n	8002448 <__sfp+0x28>
 8002440:	6833      	ldr	r3, [r6, #0]
 8002442:	b30b      	cbz	r3, 8002488 <__sfp+0x68>
 8002444:	6836      	ldr	r6, [r6, #0]
 8002446:	e7f7      	b.n	8002438 <__sfp+0x18>
 8002448:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800244c:	b9d5      	cbnz	r5, 8002484 <__sfp+0x64>
 800244e:	4b16      	ldr	r3, [pc, #88]	; (80024a8 <__sfp+0x88>)
 8002450:	60e3      	str	r3, [r4, #12]
 8002452:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002456:	6665      	str	r5, [r4, #100]	; 0x64
 8002458:	f000 f847 	bl	80024ea <__retarget_lock_init_recursive>
 800245c:	f7ff ff96 	bl	800238c <__sfp_lock_release>
 8002460:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002464:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002468:	6025      	str	r5, [r4, #0]
 800246a:	61a5      	str	r5, [r4, #24]
 800246c:	2208      	movs	r2, #8
 800246e:	4629      	mov	r1, r5
 8002470:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002474:	f7ff fd44 	bl	8001f00 <memset>
 8002478:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800247c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002480:	4620      	mov	r0, r4
 8002482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002484:	3468      	adds	r4, #104	; 0x68
 8002486:	e7d9      	b.n	800243c <__sfp+0x1c>
 8002488:	2104      	movs	r1, #4
 800248a:	4638      	mov	r0, r7
 800248c:	f7ff ff62 	bl	8002354 <__sfmoreglue>
 8002490:	4604      	mov	r4, r0
 8002492:	6030      	str	r0, [r6, #0]
 8002494:	2800      	cmp	r0, #0
 8002496:	d1d5      	bne.n	8002444 <__sfp+0x24>
 8002498:	f7ff ff78 	bl	800238c <__sfp_lock_release>
 800249c:	230c      	movs	r3, #12
 800249e:	603b      	str	r3, [r7, #0]
 80024a0:	e7ee      	b.n	8002480 <__sfp+0x60>
 80024a2:	bf00      	nop
 80024a4:	08002a34 	.word	0x08002a34
 80024a8:	ffff0001 	.word	0xffff0001

080024ac <_fwalk_reent>:
 80024ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80024b0:	4606      	mov	r6, r0
 80024b2:	4688      	mov	r8, r1
 80024b4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80024b8:	2700      	movs	r7, #0
 80024ba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80024be:	f1b9 0901 	subs.w	r9, r9, #1
 80024c2:	d505      	bpl.n	80024d0 <_fwalk_reent+0x24>
 80024c4:	6824      	ldr	r4, [r4, #0]
 80024c6:	2c00      	cmp	r4, #0
 80024c8:	d1f7      	bne.n	80024ba <_fwalk_reent+0xe>
 80024ca:	4638      	mov	r0, r7
 80024cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80024d0:	89ab      	ldrh	r3, [r5, #12]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d907      	bls.n	80024e6 <_fwalk_reent+0x3a>
 80024d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80024da:	3301      	adds	r3, #1
 80024dc:	d003      	beq.n	80024e6 <_fwalk_reent+0x3a>
 80024de:	4629      	mov	r1, r5
 80024e0:	4630      	mov	r0, r6
 80024e2:	47c0      	blx	r8
 80024e4:	4307      	orrs	r7, r0
 80024e6:	3568      	adds	r5, #104	; 0x68
 80024e8:	e7e9      	b.n	80024be <_fwalk_reent+0x12>

080024ea <__retarget_lock_init_recursive>:
 80024ea:	4770      	bx	lr

080024ec <__retarget_lock_acquire_recursive>:
 80024ec:	4770      	bx	lr

080024ee <__retarget_lock_release_recursive>:
 80024ee:	4770      	bx	lr

080024f0 <__swhatbuf_r>:
 80024f0:	b570      	push	{r4, r5, r6, lr}
 80024f2:	460e      	mov	r6, r1
 80024f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024f8:	2900      	cmp	r1, #0
 80024fa:	b096      	sub	sp, #88	; 0x58
 80024fc:	4614      	mov	r4, r2
 80024fe:	461d      	mov	r5, r3
 8002500:	da08      	bge.n	8002514 <__swhatbuf_r+0x24>
 8002502:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002506:	2200      	movs	r2, #0
 8002508:	602a      	str	r2, [r5, #0]
 800250a:	061a      	lsls	r2, r3, #24
 800250c:	d410      	bmi.n	8002530 <__swhatbuf_r+0x40>
 800250e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002512:	e00e      	b.n	8002532 <__swhatbuf_r+0x42>
 8002514:	466a      	mov	r2, sp
 8002516:	f000 f9a7 	bl	8002868 <_fstat_r>
 800251a:	2800      	cmp	r0, #0
 800251c:	dbf1      	blt.n	8002502 <__swhatbuf_r+0x12>
 800251e:	9a01      	ldr	r2, [sp, #4]
 8002520:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002524:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002528:	425a      	negs	r2, r3
 800252a:	415a      	adcs	r2, r3
 800252c:	602a      	str	r2, [r5, #0]
 800252e:	e7ee      	b.n	800250e <__swhatbuf_r+0x1e>
 8002530:	2340      	movs	r3, #64	; 0x40
 8002532:	2000      	movs	r0, #0
 8002534:	6023      	str	r3, [r4, #0]
 8002536:	b016      	add	sp, #88	; 0x58
 8002538:	bd70      	pop	{r4, r5, r6, pc}
	...

0800253c <__smakebuf_r>:
 800253c:	898b      	ldrh	r3, [r1, #12]
 800253e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002540:	079d      	lsls	r5, r3, #30
 8002542:	4606      	mov	r6, r0
 8002544:	460c      	mov	r4, r1
 8002546:	d507      	bpl.n	8002558 <__smakebuf_r+0x1c>
 8002548:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800254c:	6023      	str	r3, [r4, #0]
 800254e:	6123      	str	r3, [r4, #16]
 8002550:	2301      	movs	r3, #1
 8002552:	6163      	str	r3, [r4, #20]
 8002554:	b002      	add	sp, #8
 8002556:	bd70      	pop	{r4, r5, r6, pc}
 8002558:	ab01      	add	r3, sp, #4
 800255a:	466a      	mov	r2, sp
 800255c:	f7ff ffc8 	bl	80024f0 <__swhatbuf_r>
 8002560:	9900      	ldr	r1, [sp, #0]
 8002562:	4605      	mov	r5, r0
 8002564:	4630      	mov	r0, r6
 8002566:	f000 f895 	bl	8002694 <_malloc_r>
 800256a:	b948      	cbnz	r0, 8002580 <__smakebuf_r+0x44>
 800256c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002570:	059a      	lsls	r2, r3, #22
 8002572:	d4ef      	bmi.n	8002554 <__smakebuf_r+0x18>
 8002574:	f023 0303 	bic.w	r3, r3, #3
 8002578:	f043 0302 	orr.w	r3, r3, #2
 800257c:	81a3      	strh	r3, [r4, #12]
 800257e:	e7e3      	b.n	8002548 <__smakebuf_r+0xc>
 8002580:	4b0d      	ldr	r3, [pc, #52]	; (80025b8 <__smakebuf_r+0x7c>)
 8002582:	62b3      	str	r3, [r6, #40]	; 0x28
 8002584:	89a3      	ldrh	r3, [r4, #12]
 8002586:	6020      	str	r0, [r4, #0]
 8002588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800258c:	81a3      	strh	r3, [r4, #12]
 800258e:	9b00      	ldr	r3, [sp, #0]
 8002590:	6163      	str	r3, [r4, #20]
 8002592:	9b01      	ldr	r3, [sp, #4]
 8002594:	6120      	str	r0, [r4, #16]
 8002596:	b15b      	cbz	r3, 80025b0 <__smakebuf_r+0x74>
 8002598:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800259c:	4630      	mov	r0, r6
 800259e:	f000 f975 	bl	800288c <_isatty_r>
 80025a2:	b128      	cbz	r0, 80025b0 <__smakebuf_r+0x74>
 80025a4:	89a3      	ldrh	r3, [r4, #12]
 80025a6:	f023 0303 	bic.w	r3, r3, #3
 80025aa:	f043 0301 	orr.w	r3, r3, #1
 80025ae:	81a3      	strh	r3, [r4, #12]
 80025b0:	89a0      	ldrh	r0, [r4, #12]
 80025b2:	4305      	orrs	r5, r0
 80025b4:	81a5      	strh	r5, [r4, #12]
 80025b6:	e7cd      	b.n	8002554 <__smakebuf_r+0x18>
 80025b8:	08002349 	.word	0x08002349

080025bc <_free_r>:
 80025bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80025be:	2900      	cmp	r1, #0
 80025c0:	d044      	beq.n	800264c <_free_r+0x90>
 80025c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80025c6:	9001      	str	r0, [sp, #4]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f1a1 0404 	sub.w	r4, r1, #4
 80025ce:	bfb8      	it	lt
 80025d0:	18e4      	addlt	r4, r4, r3
 80025d2:	f000 f97d 	bl	80028d0 <__malloc_lock>
 80025d6:	4a1e      	ldr	r2, [pc, #120]	; (8002650 <_free_r+0x94>)
 80025d8:	9801      	ldr	r0, [sp, #4]
 80025da:	6813      	ldr	r3, [r2, #0]
 80025dc:	b933      	cbnz	r3, 80025ec <_free_r+0x30>
 80025de:	6063      	str	r3, [r4, #4]
 80025e0:	6014      	str	r4, [r2, #0]
 80025e2:	b003      	add	sp, #12
 80025e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80025e8:	f000 b978 	b.w	80028dc <__malloc_unlock>
 80025ec:	42a3      	cmp	r3, r4
 80025ee:	d908      	bls.n	8002602 <_free_r+0x46>
 80025f0:	6825      	ldr	r5, [r4, #0]
 80025f2:	1961      	adds	r1, r4, r5
 80025f4:	428b      	cmp	r3, r1
 80025f6:	bf01      	itttt	eq
 80025f8:	6819      	ldreq	r1, [r3, #0]
 80025fa:	685b      	ldreq	r3, [r3, #4]
 80025fc:	1949      	addeq	r1, r1, r5
 80025fe:	6021      	streq	r1, [r4, #0]
 8002600:	e7ed      	b.n	80025de <_free_r+0x22>
 8002602:	461a      	mov	r2, r3
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	b10b      	cbz	r3, 800260c <_free_r+0x50>
 8002608:	42a3      	cmp	r3, r4
 800260a:	d9fa      	bls.n	8002602 <_free_r+0x46>
 800260c:	6811      	ldr	r1, [r2, #0]
 800260e:	1855      	adds	r5, r2, r1
 8002610:	42a5      	cmp	r5, r4
 8002612:	d10b      	bne.n	800262c <_free_r+0x70>
 8002614:	6824      	ldr	r4, [r4, #0]
 8002616:	4421      	add	r1, r4
 8002618:	1854      	adds	r4, r2, r1
 800261a:	42a3      	cmp	r3, r4
 800261c:	6011      	str	r1, [r2, #0]
 800261e:	d1e0      	bne.n	80025e2 <_free_r+0x26>
 8002620:	681c      	ldr	r4, [r3, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	6053      	str	r3, [r2, #4]
 8002626:	4421      	add	r1, r4
 8002628:	6011      	str	r1, [r2, #0]
 800262a:	e7da      	b.n	80025e2 <_free_r+0x26>
 800262c:	d902      	bls.n	8002634 <_free_r+0x78>
 800262e:	230c      	movs	r3, #12
 8002630:	6003      	str	r3, [r0, #0]
 8002632:	e7d6      	b.n	80025e2 <_free_r+0x26>
 8002634:	6825      	ldr	r5, [r4, #0]
 8002636:	1961      	adds	r1, r4, r5
 8002638:	428b      	cmp	r3, r1
 800263a:	bf04      	itt	eq
 800263c:	6819      	ldreq	r1, [r3, #0]
 800263e:	685b      	ldreq	r3, [r3, #4]
 8002640:	6063      	str	r3, [r4, #4]
 8002642:	bf04      	itt	eq
 8002644:	1949      	addeq	r1, r1, r5
 8002646:	6021      	streq	r1, [r4, #0]
 8002648:	6054      	str	r4, [r2, #4]
 800264a:	e7ca      	b.n	80025e2 <_free_r+0x26>
 800264c:	b003      	add	sp, #12
 800264e:	bd30      	pop	{r4, r5, pc}
 8002650:	20000098 	.word	0x20000098

08002654 <sbrk_aligned>:
 8002654:	b570      	push	{r4, r5, r6, lr}
 8002656:	4e0e      	ldr	r6, [pc, #56]	; (8002690 <sbrk_aligned+0x3c>)
 8002658:	460c      	mov	r4, r1
 800265a:	6831      	ldr	r1, [r6, #0]
 800265c:	4605      	mov	r5, r0
 800265e:	b911      	cbnz	r1, 8002666 <sbrk_aligned+0x12>
 8002660:	f000 f88c 	bl	800277c <_sbrk_r>
 8002664:	6030      	str	r0, [r6, #0]
 8002666:	4621      	mov	r1, r4
 8002668:	4628      	mov	r0, r5
 800266a:	f000 f887 	bl	800277c <_sbrk_r>
 800266e:	1c43      	adds	r3, r0, #1
 8002670:	d00a      	beq.n	8002688 <sbrk_aligned+0x34>
 8002672:	1cc4      	adds	r4, r0, #3
 8002674:	f024 0403 	bic.w	r4, r4, #3
 8002678:	42a0      	cmp	r0, r4
 800267a:	d007      	beq.n	800268c <sbrk_aligned+0x38>
 800267c:	1a21      	subs	r1, r4, r0
 800267e:	4628      	mov	r0, r5
 8002680:	f000 f87c 	bl	800277c <_sbrk_r>
 8002684:	3001      	adds	r0, #1
 8002686:	d101      	bne.n	800268c <sbrk_aligned+0x38>
 8002688:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800268c:	4620      	mov	r0, r4
 800268e:	bd70      	pop	{r4, r5, r6, pc}
 8002690:	2000009c 	.word	0x2000009c

08002694 <_malloc_r>:
 8002694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002698:	1ccd      	adds	r5, r1, #3
 800269a:	f025 0503 	bic.w	r5, r5, #3
 800269e:	3508      	adds	r5, #8
 80026a0:	2d0c      	cmp	r5, #12
 80026a2:	bf38      	it	cc
 80026a4:	250c      	movcc	r5, #12
 80026a6:	2d00      	cmp	r5, #0
 80026a8:	4607      	mov	r7, r0
 80026aa:	db01      	blt.n	80026b0 <_malloc_r+0x1c>
 80026ac:	42a9      	cmp	r1, r5
 80026ae:	d905      	bls.n	80026bc <_malloc_r+0x28>
 80026b0:	230c      	movs	r3, #12
 80026b2:	603b      	str	r3, [r7, #0]
 80026b4:	2600      	movs	r6, #0
 80026b6:	4630      	mov	r0, r6
 80026b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026bc:	4e2e      	ldr	r6, [pc, #184]	; (8002778 <_malloc_r+0xe4>)
 80026be:	f000 f907 	bl	80028d0 <__malloc_lock>
 80026c2:	6833      	ldr	r3, [r6, #0]
 80026c4:	461c      	mov	r4, r3
 80026c6:	bb34      	cbnz	r4, 8002716 <_malloc_r+0x82>
 80026c8:	4629      	mov	r1, r5
 80026ca:	4638      	mov	r0, r7
 80026cc:	f7ff ffc2 	bl	8002654 <sbrk_aligned>
 80026d0:	1c43      	adds	r3, r0, #1
 80026d2:	4604      	mov	r4, r0
 80026d4:	d14d      	bne.n	8002772 <_malloc_r+0xde>
 80026d6:	6834      	ldr	r4, [r6, #0]
 80026d8:	4626      	mov	r6, r4
 80026da:	2e00      	cmp	r6, #0
 80026dc:	d140      	bne.n	8002760 <_malloc_r+0xcc>
 80026de:	6823      	ldr	r3, [r4, #0]
 80026e0:	4631      	mov	r1, r6
 80026e2:	4638      	mov	r0, r7
 80026e4:	eb04 0803 	add.w	r8, r4, r3
 80026e8:	f000 f848 	bl	800277c <_sbrk_r>
 80026ec:	4580      	cmp	r8, r0
 80026ee:	d13a      	bne.n	8002766 <_malloc_r+0xd2>
 80026f0:	6821      	ldr	r1, [r4, #0]
 80026f2:	3503      	adds	r5, #3
 80026f4:	1a6d      	subs	r5, r5, r1
 80026f6:	f025 0503 	bic.w	r5, r5, #3
 80026fa:	3508      	adds	r5, #8
 80026fc:	2d0c      	cmp	r5, #12
 80026fe:	bf38      	it	cc
 8002700:	250c      	movcc	r5, #12
 8002702:	4629      	mov	r1, r5
 8002704:	4638      	mov	r0, r7
 8002706:	f7ff ffa5 	bl	8002654 <sbrk_aligned>
 800270a:	3001      	adds	r0, #1
 800270c:	d02b      	beq.n	8002766 <_malloc_r+0xd2>
 800270e:	6823      	ldr	r3, [r4, #0]
 8002710:	442b      	add	r3, r5
 8002712:	6023      	str	r3, [r4, #0]
 8002714:	e00e      	b.n	8002734 <_malloc_r+0xa0>
 8002716:	6822      	ldr	r2, [r4, #0]
 8002718:	1b52      	subs	r2, r2, r5
 800271a:	d41e      	bmi.n	800275a <_malloc_r+0xc6>
 800271c:	2a0b      	cmp	r2, #11
 800271e:	d916      	bls.n	800274e <_malloc_r+0xba>
 8002720:	1961      	adds	r1, r4, r5
 8002722:	42a3      	cmp	r3, r4
 8002724:	6025      	str	r5, [r4, #0]
 8002726:	bf18      	it	ne
 8002728:	6059      	strne	r1, [r3, #4]
 800272a:	6863      	ldr	r3, [r4, #4]
 800272c:	bf08      	it	eq
 800272e:	6031      	streq	r1, [r6, #0]
 8002730:	5162      	str	r2, [r4, r5]
 8002732:	604b      	str	r3, [r1, #4]
 8002734:	4638      	mov	r0, r7
 8002736:	f104 060b 	add.w	r6, r4, #11
 800273a:	f000 f8cf 	bl	80028dc <__malloc_unlock>
 800273e:	f026 0607 	bic.w	r6, r6, #7
 8002742:	1d23      	adds	r3, r4, #4
 8002744:	1af2      	subs	r2, r6, r3
 8002746:	d0b6      	beq.n	80026b6 <_malloc_r+0x22>
 8002748:	1b9b      	subs	r3, r3, r6
 800274a:	50a3      	str	r3, [r4, r2]
 800274c:	e7b3      	b.n	80026b6 <_malloc_r+0x22>
 800274e:	6862      	ldr	r2, [r4, #4]
 8002750:	42a3      	cmp	r3, r4
 8002752:	bf0c      	ite	eq
 8002754:	6032      	streq	r2, [r6, #0]
 8002756:	605a      	strne	r2, [r3, #4]
 8002758:	e7ec      	b.n	8002734 <_malloc_r+0xa0>
 800275a:	4623      	mov	r3, r4
 800275c:	6864      	ldr	r4, [r4, #4]
 800275e:	e7b2      	b.n	80026c6 <_malloc_r+0x32>
 8002760:	4634      	mov	r4, r6
 8002762:	6876      	ldr	r6, [r6, #4]
 8002764:	e7b9      	b.n	80026da <_malloc_r+0x46>
 8002766:	230c      	movs	r3, #12
 8002768:	603b      	str	r3, [r7, #0]
 800276a:	4638      	mov	r0, r7
 800276c:	f000 f8b6 	bl	80028dc <__malloc_unlock>
 8002770:	e7a1      	b.n	80026b6 <_malloc_r+0x22>
 8002772:	6025      	str	r5, [r4, #0]
 8002774:	e7de      	b.n	8002734 <_malloc_r+0xa0>
 8002776:	bf00      	nop
 8002778:	20000098 	.word	0x20000098

0800277c <_sbrk_r>:
 800277c:	b538      	push	{r3, r4, r5, lr}
 800277e:	4d06      	ldr	r5, [pc, #24]	; (8002798 <_sbrk_r+0x1c>)
 8002780:	2300      	movs	r3, #0
 8002782:	4604      	mov	r4, r0
 8002784:	4608      	mov	r0, r1
 8002786:	602b      	str	r3, [r5, #0]
 8002788:	f7fe fa28 	bl	8000bdc <_sbrk>
 800278c:	1c43      	adds	r3, r0, #1
 800278e:	d102      	bne.n	8002796 <_sbrk_r+0x1a>
 8002790:	682b      	ldr	r3, [r5, #0]
 8002792:	b103      	cbz	r3, 8002796 <_sbrk_r+0x1a>
 8002794:	6023      	str	r3, [r4, #0]
 8002796:	bd38      	pop	{r3, r4, r5, pc}
 8002798:	200000a0 	.word	0x200000a0

0800279c <__sread>:
 800279c:	b510      	push	{r4, lr}
 800279e:	460c      	mov	r4, r1
 80027a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027a4:	f000 f8a0 	bl	80028e8 <_read_r>
 80027a8:	2800      	cmp	r0, #0
 80027aa:	bfab      	itete	ge
 80027ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80027ae:	89a3      	ldrhlt	r3, [r4, #12]
 80027b0:	181b      	addge	r3, r3, r0
 80027b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80027b6:	bfac      	ite	ge
 80027b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80027ba:	81a3      	strhlt	r3, [r4, #12]
 80027bc:	bd10      	pop	{r4, pc}

080027be <__swrite>:
 80027be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027c2:	461f      	mov	r7, r3
 80027c4:	898b      	ldrh	r3, [r1, #12]
 80027c6:	05db      	lsls	r3, r3, #23
 80027c8:	4605      	mov	r5, r0
 80027ca:	460c      	mov	r4, r1
 80027cc:	4616      	mov	r6, r2
 80027ce:	d505      	bpl.n	80027dc <__swrite+0x1e>
 80027d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027d4:	2302      	movs	r3, #2
 80027d6:	2200      	movs	r2, #0
 80027d8:	f000 f868 	bl	80028ac <_lseek_r>
 80027dc:	89a3      	ldrh	r3, [r4, #12]
 80027de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80027e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027e6:	81a3      	strh	r3, [r4, #12]
 80027e8:	4632      	mov	r2, r6
 80027ea:	463b      	mov	r3, r7
 80027ec:	4628      	mov	r0, r5
 80027ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80027f2:	f000 b817 	b.w	8002824 <_write_r>

080027f6 <__sseek>:
 80027f6:	b510      	push	{r4, lr}
 80027f8:	460c      	mov	r4, r1
 80027fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027fe:	f000 f855 	bl	80028ac <_lseek_r>
 8002802:	1c43      	adds	r3, r0, #1
 8002804:	89a3      	ldrh	r3, [r4, #12]
 8002806:	bf15      	itete	ne
 8002808:	6560      	strne	r0, [r4, #84]	; 0x54
 800280a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800280e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002812:	81a3      	strheq	r3, [r4, #12]
 8002814:	bf18      	it	ne
 8002816:	81a3      	strhne	r3, [r4, #12]
 8002818:	bd10      	pop	{r4, pc}

0800281a <__sclose>:
 800281a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800281e:	f000 b813 	b.w	8002848 <_close_r>
	...

08002824 <_write_r>:
 8002824:	b538      	push	{r3, r4, r5, lr}
 8002826:	4d07      	ldr	r5, [pc, #28]	; (8002844 <_write_r+0x20>)
 8002828:	4604      	mov	r4, r0
 800282a:	4608      	mov	r0, r1
 800282c:	4611      	mov	r1, r2
 800282e:	2200      	movs	r2, #0
 8002830:	602a      	str	r2, [r5, #0]
 8002832:	461a      	mov	r2, r3
 8002834:	f7fe f800 	bl	8000838 <_write>
 8002838:	1c43      	adds	r3, r0, #1
 800283a:	d102      	bne.n	8002842 <_write_r+0x1e>
 800283c:	682b      	ldr	r3, [r5, #0]
 800283e:	b103      	cbz	r3, 8002842 <_write_r+0x1e>
 8002840:	6023      	str	r3, [r4, #0]
 8002842:	bd38      	pop	{r3, r4, r5, pc}
 8002844:	200000a0 	.word	0x200000a0

08002848 <_close_r>:
 8002848:	b538      	push	{r3, r4, r5, lr}
 800284a:	4d06      	ldr	r5, [pc, #24]	; (8002864 <_close_r+0x1c>)
 800284c:	2300      	movs	r3, #0
 800284e:	4604      	mov	r4, r0
 8002850:	4608      	mov	r0, r1
 8002852:	602b      	str	r3, [r5, #0]
 8002854:	f7fe f98d 	bl	8000b72 <_close>
 8002858:	1c43      	adds	r3, r0, #1
 800285a:	d102      	bne.n	8002862 <_close_r+0x1a>
 800285c:	682b      	ldr	r3, [r5, #0]
 800285e:	b103      	cbz	r3, 8002862 <_close_r+0x1a>
 8002860:	6023      	str	r3, [r4, #0]
 8002862:	bd38      	pop	{r3, r4, r5, pc}
 8002864:	200000a0 	.word	0x200000a0

08002868 <_fstat_r>:
 8002868:	b538      	push	{r3, r4, r5, lr}
 800286a:	4d07      	ldr	r5, [pc, #28]	; (8002888 <_fstat_r+0x20>)
 800286c:	2300      	movs	r3, #0
 800286e:	4604      	mov	r4, r0
 8002870:	4608      	mov	r0, r1
 8002872:	4611      	mov	r1, r2
 8002874:	602b      	str	r3, [r5, #0]
 8002876:	f7fe f988 	bl	8000b8a <_fstat>
 800287a:	1c43      	adds	r3, r0, #1
 800287c:	d102      	bne.n	8002884 <_fstat_r+0x1c>
 800287e:	682b      	ldr	r3, [r5, #0]
 8002880:	b103      	cbz	r3, 8002884 <_fstat_r+0x1c>
 8002882:	6023      	str	r3, [r4, #0]
 8002884:	bd38      	pop	{r3, r4, r5, pc}
 8002886:	bf00      	nop
 8002888:	200000a0 	.word	0x200000a0

0800288c <_isatty_r>:
 800288c:	b538      	push	{r3, r4, r5, lr}
 800288e:	4d06      	ldr	r5, [pc, #24]	; (80028a8 <_isatty_r+0x1c>)
 8002890:	2300      	movs	r3, #0
 8002892:	4604      	mov	r4, r0
 8002894:	4608      	mov	r0, r1
 8002896:	602b      	str	r3, [r5, #0]
 8002898:	f7fe f987 	bl	8000baa <_isatty>
 800289c:	1c43      	adds	r3, r0, #1
 800289e:	d102      	bne.n	80028a6 <_isatty_r+0x1a>
 80028a0:	682b      	ldr	r3, [r5, #0]
 80028a2:	b103      	cbz	r3, 80028a6 <_isatty_r+0x1a>
 80028a4:	6023      	str	r3, [r4, #0]
 80028a6:	bd38      	pop	{r3, r4, r5, pc}
 80028a8:	200000a0 	.word	0x200000a0

080028ac <_lseek_r>:
 80028ac:	b538      	push	{r3, r4, r5, lr}
 80028ae:	4d07      	ldr	r5, [pc, #28]	; (80028cc <_lseek_r+0x20>)
 80028b0:	4604      	mov	r4, r0
 80028b2:	4608      	mov	r0, r1
 80028b4:	4611      	mov	r1, r2
 80028b6:	2200      	movs	r2, #0
 80028b8:	602a      	str	r2, [r5, #0]
 80028ba:	461a      	mov	r2, r3
 80028bc:	f7fe f980 	bl	8000bc0 <_lseek>
 80028c0:	1c43      	adds	r3, r0, #1
 80028c2:	d102      	bne.n	80028ca <_lseek_r+0x1e>
 80028c4:	682b      	ldr	r3, [r5, #0]
 80028c6:	b103      	cbz	r3, 80028ca <_lseek_r+0x1e>
 80028c8:	6023      	str	r3, [r4, #0]
 80028ca:	bd38      	pop	{r3, r4, r5, pc}
 80028cc:	200000a0 	.word	0x200000a0

080028d0 <__malloc_lock>:
 80028d0:	4801      	ldr	r0, [pc, #4]	; (80028d8 <__malloc_lock+0x8>)
 80028d2:	f7ff be0b 	b.w	80024ec <__retarget_lock_acquire_recursive>
 80028d6:	bf00      	nop
 80028d8:	20000094 	.word	0x20000094

080028dc <__malloc_unlock>:
 80028dc:	4801      	ldr	r0, [pc, #4]	; (80028e4 <__malloc_unlock+0x8>)
 80028de:	f7ff be06 	b.w	80024ee <__retarget_lock_release_recursive>
 80028e2:	bf00      	nop
 80028e4:	20000094 	.word	0x20000094

080028e8 <_read_r>:
 80028e8:	b538      	push	{r3, r4, r5, lr}
 80028ea:	4d07      	ldr	r5, [pc, #28]	; (8002908 <_read_r+0x20>)
 80028ec:	4604      	mov	r4, r0
 80028ee:	4608      	mov	r0, r1
 80028f0:	4611      	mov	r1, r2
 80028f2:	2200      	movs	r2, #0
 80028f4:	602a      	str	r2, [r5, #0]
 80028f6:	461a      	mov	r2, r3
 80028f8:	f7fe f91e 	bl	8000b38 <_read>
 80028fc:	1c43      	adds	r3, r0, #1
 80028fe:	d102      	bne.n	8002906 <_read_r+0x1e>
 8002900:	682b      	ldr	r3, [r5, #0]
 8002902:	b103      	cbz	r3, 8002906 <_read_r+0x1e>
 8002904:	6023      	str	r3, [r4, #0]
 8002906:	bd38      	pop	{r3, r4, r5, pc}
 8002908:	200000a0 	.word	0x200000a0

0800290c <_init>:
 800290c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800290e:	bf00      	nop
 8002910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002912:	bc08      	pop	{r3}
 8002914:	469e      	mov	lr, r3
 8002916:	4770      	bx	lr

08002918 <_fini>:
 8002918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800291a:	bf00      	nop
 800291c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800291e:	bc08      	pop	{r3}
 8002920:	469e      	mov	lr, r3
 8002922:	4770      	bx	lr
