###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 19 14:06:00 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.138
- Setup                         0.395
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.543
- Arrival Time                 18.173
= Slack Time                    2.369
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.549 |       |   0.289 |    2.658 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |    2.774 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |    2.824 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |    3.101 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |    3.220 | 
     | REF_SCAN_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |    3.429 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.673 | 0.832 |   1.892 |    4.262 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M    | 0.202 | 0.191 |   2.083 |    4.453 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M    | 0.101 | 0.256 |   2.340 |    4.709 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M    | 0.104 | 0.205 |   2.544 |    4.914 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M    | 0.155 | 0.307 |   2.851 |    5.221 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.135 | 0.258 |   3.110 |    5.479 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.483 |   3.593 |    5.962 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M    | 0.265 | 0.316 |   3.908 |    6.278 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.131 | 0.283 |   4.192 |    6.561 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   4.662 |    7.031 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |   4.979 |    7.349 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M    | 0.217 | 0.290 |   5.270 |    7.639 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.256 |   5.525 |    7.895 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.472 |   5.997 |    8.367 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.127 | 0.334 |   6.331 |    8.701 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   6.646 |    9.015 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M    | 0.257 | 0.315 |   6.961 |    9.330 | 
     | ALU/div_41/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.270 |   7.230 |    9.600 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.474 |   7.705 |   10.074 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.129 | 0.337 |   8.042 |   10.411 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   8.386 |   10.755 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   8.706 |   11.075 | 
     | ALU/div_41/U69                       | C v -> Y v   | AND3X1M    | 0.315 | 0.438 |   9.144 |   11.513 | 
     | ALU/div_41/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.144 | 0.291 |   9.434 |   11.804 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.476 |   9.910 |   12.280 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.133 | 0.344 |  10.254 |   12.623 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.128 | 0.336 |  10.590 |   12.959 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |  10.933 |   13.303 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.118 | 0.321 |  11.254 |   13.624 | 
     | ALU/div_41/U70                       | A v -> Y v   | AND2X1M    | 0.352 | 0.374 |  11.628 |   13.998 | 
     | ALU/div_41/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.289 |  11.917 |   14.287 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.474 |  12.391 |   14.761 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  12.736 |   15.106 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |  13.075 |   15.445 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.138 | 0.350 |  13.425 |   15.794 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |  13.768 |   16.137 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.122 | 0.326 |  14.094 |   16.463 | 
     | ALU/div_41/U72                       | A v -> Y v   | AND2X1M    | 0.421 | 0.417 |  14.511 |   16.880 | 
     | ALU/div_41/U62                       | S0 v -> Y v  | CLKMX2X2M  | 0.105 | 0.282 |  14.792 |   17.162 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.466 |  15.258 |   17.628 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |  15.598 |   17.968 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |  15.942 |   18.312 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.146 | 0.364 |  16.306 |   18.675 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.346 |  16.652 |   19.022 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.136 | 0.349 |  17.001 |   19.370 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.130 | 0.341 |  17.342 |   19.711 | 
     | ALU/U98                              | C0 v -> Y ^  | AOI222X1M  | 0.854 | 0.629 |  17.970 |   20.340 | 
     | ALU/U95                              | B ^ -> Y v   | NAND4X2M   | 0.228 | 0.203 |  18.173 |   20.542 | 
     | ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.228 | 0.000 |  18.173 |   20.543 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |   -2.081 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |   -1.965 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |   -1.915 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |   -1.638 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.850 |   -1.519 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |   -1.474 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |   -1.233 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.138 |   -1.232 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRQX2M   | 0.262 | 0.002 |   1.138 |   -1.232 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.139
- Setup                         0.395
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.544
- Arrival Time                 15.330
= Slack Time                    5.214
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.549 |       |   0.289 |    5.503 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |    5.619 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |    5.668 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |    5.945 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |    6.065 | 
     | REF_SCAN_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |    6.274 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.673 | 0.832 |   1.892 |    7.106 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M    | 0.202 | 0.191 |   2.083 |    7.297 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M    | 0.101 | 0.256 |   2.340 |    7.554 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M    | 0.104 | 0.205 |   2.544 |    7.759 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M    | 0.155 | 0.307 |   2.851 |    8.065 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.135 | 0.258 |   3.110 |    8.324 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.483 |   3.593 |    8.807 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M    | 0.265 | 0.316 |   3.908 |    9.123 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.131 | 0.283 |   4.192 |    9.406 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   4.662 |    9.876 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |   4.979 |   10.194 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M    | 0.217 | 0.290 |   5.270 |   10.484 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.256 |   5.526 |   10.740 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.472 |   5.997 |   11.211 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.127 | 0.334 |   6.331 |   11.545 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   6.646 |   11.860 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M    | 0.257 | 0.315 |   6.961 |   12.175 | 
     | ALU/div_41/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.270 |   7.231 |   12.445 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.474 |   7.705 |   12.919 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.129 | 0.337 |   8.042 |   13.256 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   8.386 |   13.600 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   8.706 |   13.920 | 
     | ALU/div_41/U69                       | C v -> Y v   | AND3X1M    | 0.315 | 0.438 |   9.144 |   14.358 | 
     | ALU/div_41/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.144 | 0.291 |   9.434 |   14.648 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.476 |   9.910 |   15.124 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.133 | 0.344 |  10.254 |   15.468 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.128 | 0.336 |  10.590 |   15.804 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |  10.933 |   16.148 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.118 | 0.321 |  11.255 |   16.469 | 
     | ALU/div_41/U70                       | A v -> Y v   | AND2X1M    | 0.352 | 0.374 |  11.628 |   16.843 | 
     | ALU/div_41/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.289 |  11.917 |   17.132 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.474 |  12.391 |   17.605 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  12.736 |   17.950 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |  13.075 |   18.289 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.138 | 0.350 |  13.425 |   18.639 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |  13.768 |   18.982 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.122 | 0.326 |  14.094 |   19.308 | 
     | ALU/div_41/U72                       | A v -> Y v   | AND2X1M    | 0.421 | 0.417 |  14.511 |   19.725 | 
     | ALU/U44                              | C0 v -> Y ^  | AOI222X1M  | 0.713 | 0.607 |  15.118 |   20.332 | 
     | ALU/U41                              | B ^ -> Y v   | NAND4X2M   | 0.228 | 0.212 |  15.329 |   20.543 | 
     | ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.228 | 0.000 |  15.330 |   20.544 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |   -4.925 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |   -4.810 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |   -4.760 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |   -4.483 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |   -4.364 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |   -4.318 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |   -4.078 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.139 |   -4.075 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX2M   | 0.262 | 0.003 |   1.139 |   -4.075 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.139
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.529
- Arrival Time                 12.363
= Slack Time                    8.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.549 |       |   0.289 |    8.455 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |    8.570 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |    8.620 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |    8.897 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |    9.016 | 
     | REF_SCAN_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |    9.226 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.673 | 0.832 |   1.892 |   10.058 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M    | 0.202 | 0.191 |   2.083 |   10.249 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M    | 0.101 | 0.256 |   2.340 |   10.506 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M    | 0.104 | 0.205 |   2.544 |   10.710 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M    | 0.155 | 0.307 |   2.851 |   11.017 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.135 | 0.258 |   3.110 |   11.276 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.483 |   3.593 |   11.759 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M    | 0.265 | 0.316 |   3.908 |   12.074 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.131 | 0.283 |   4.192 |   12.358 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   4.662 |   12.828 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |   4.979 |   13.145 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M    | 0.217 | 0.290 |   5.270 |   13.436 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.256 |   5.525 |   13.691 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.472 |   5.997 |   14.163 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.127 | 0.334 |   6.331 |   14.497 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   6.646 |   14.812 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M    | 0.257 | 0.315 |   6.961 |   15.127 | 
     | ALU/div_41/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.270 |   7.230 |   15.396 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.474 |   7.705 |   15.871 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.129 | 0.337 |   8.042 |   16.208 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   8.386 |   16.552 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   8.706 |   16.872 | 
     | ALU/div_41/U69                       | C v -> Y v   | AND3X1M    | 0.315 | 0.438 |   9.144 |   17.310 | 
     | ALU/div_41/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.144 | 0.291 |   9.434 |   17.600 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.476 |   9.910 |   18.076 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.133 | 0.344 |  10.254 |   18.420 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.128 | 0.336 |  10.590 |   18.756 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |  10.933 |   19.099 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.118 | 0.321 |  11.255 |   19.420 | 
     | ALU/div_41/U70                       | A v -> Y v   | AND2X1M    | 0.352 | 0.374 |  11.628 |   19.794 | 
     | ALU/U115                             | B0 v -> Y ^  | AOI222X1M  | 0.576 | 0.469 |  12.097 |   20.263 | 
     | ALU/U113                             | D ^ -> Y v   | NAND4BX1M  | 0.301 | 0.266 |  12.363 |   20.529 | 
     | ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M  | 0.301 | 0.000 |  12.363 |   20.529 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |   -7.877 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |   -7.762 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |   -7.712 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |   -7.435 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |   -7.315 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |   -7.270 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |   -7.030 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.139 |   -7.027 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX2M   | 0.262 | 0.003 |   1.139 |   -7.027 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.139
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.529
- Arrival Time                  9.862
= Slack Time                   10.668
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.549 |       |   0.289 |   10.957 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   11.072 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   11.122 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   11.399 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   11.518 | 
     | REF_SCAN_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   11.728 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.673 | 0.832 |   1.892 |   12.560 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M    | 0.202 | 0.191 |   2.083 |   12.751 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M    | 0.101 | 0.256 |   2.340 |   13.008 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M    | 0.104 | 0.205 |   2.544 |   13.212 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M    | 0.155 | 0.307 |   2.851 |   13.519 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.135 | 0.258 |   3.110 |   13.777 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.483 |   3.593 |   14.261 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M    | 0.265 | 0.316 |   3.908 |   14.576 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.131 | 0.283 |   4.192 |   14.860 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   4.662 |   15.330 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |   4.979 |   15.647 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M    | 0.217 | 0.290 |   5.270 |   15.938 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.256 |   5.525 |   16.193 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.472 |   5.997 |   16.665 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.127 | 0.334 |   6.331 |   16.999 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   6.646 |   17.313 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M    | 0.257 | 0.315 |   6.961 |   17.629 | 
     | ALU/div_41/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.137 | 0.270 |   7.230 |   17.898 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.474 |   7.705 |   18.373 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.129 | 0.337 |   8.042 |   18.710 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   8.386 |   19.054 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.118 | 0.320 |   8.706 |   19.374 | 
     | ALU/div_41/U69                       | C v -> Y v   | AND3X1M    | 0.315 | 0.438 |   9.144 |   19.812 | 
     | ALU/U119                             | B0 v -> Y ^  | AOI222X1M  | 0.562 | 0.454 |   9.597 |   20.265 | 
     | ALU/U117                             | D ^ -> Y v   | NAND4BX1M  | 0.298 | 0.264 |   9.861 |   20.529 | 
     | ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M  | 0.298 | 0.000 |   9.862 |   20.529 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -10.379 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -10.263 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -10.214 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |   -9.937 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |   -9.817 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |   -9.772 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |   -9.532 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.139 |   -9.529 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.262 | 0.003 |   1.139 |   -9.529 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.140
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.565
- Arrival Time                  8.578
= Slack Time                   11.986
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.549 |       |   0.289 |   12.275 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   12.391 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   12.441 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   12.717 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   12.837 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   13.046 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.822 | 0.883 |   1.943 |   13.929 | 
     | ALU/mult_36/U36              | A ^ -> Y v   | INVX2M     | 0.282 | 0.283 |   2.225 |   14.212 | 
     | ALU/mult_36/U107             | B v -> Y ^   | NOR2X1M    | 0.242 | 0.216 |   2.442 |   14.428 | 
     | ALU/mult_36/U4               | B ^ -> Y ^   | AND2X2M    | 0.088 | 0.172 |   2.614 |   14.601 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.554 |   3.168 |   15.155 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   3.732 |   15.718 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.565 |   4.297 |   16.283 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.860 |   16.846 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   5.421 |   17.407 | 
     | ALU/mult_36/S4_2             | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   6.017 |   18.003 | 
     | ALU/mult_36/U12              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.327 |   6.344 |   18.330 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   6.427 |   18.414 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v  | OA21X1M    | 0.143 | 0.394 |   6.821 |   18.807 | 
     | ALU/mult_36/FS_1/U20         | A0N v -> Y v | AOI2BB1X1M | 0.115 | 0.279 |   7.100 |   19.086 | 
     | ALU/mult_36/FS_1/U18         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.413 |   7.513 |   19.499 | 
     | ALU/mult_36/FS_1/U13         | A1 v -> Y ^  | OAI21BX1M  | 0.394 | 0.287 |   7.800 |   19.786 | 
     | ALU/mult_36/FS_1/U11         | A1 ^ -> Y v  | OAI21X1M   | 0.120 | 0.143 |   7.943 |   19.929 | 
     | ALU/mult_36/FS_1/U3          | B0N v -> Y v | AOI21BX2M  | 0.060 | 0.179 |   8.121 |   20.108 | 
     | ALU/mult_36/FS_1/U6          | B v -> Y v   | XNOR2X2M   | 0.141 | 0.187 |   8.308 |   20.295 | 
     | ALU/U112                     | A0 v -> Y ^  | AOI22X1M   | 0.277 | 0.189 |   8.497 |   20.484 | 
     | ALU/U111                     | A ^ -> Y v   | NAND2X2M   | 0.132 | 0.081 |   8.578 |   20.565 | 
     | ALU/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.132 | 0.000 |   8.578 |   20.565 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -11.698 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -11.582 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -11.532 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |  -11.255 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |  -11.136 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |  -11.091 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |  -10.850 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.140 |  -10.846 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.262 | 0.004 |   1.140 |  -10.846 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.141
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.564
- Arrival Time                  8.374
= Slack Time                   12.191
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.549 |       |   0.289 |   12.480 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   12.595 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   12.645 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   12.922 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   13.041 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   13.251 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.822 | 0.883 |   1.943 |   14.134 | 
     | ALU/mult_36/U36              | A ^ -> Y v   | INVX2M     | 0.282 | 0.283 |   2.225 |   14.416 | 
     | ALU/mult_36/U107             | B v -> Y ^   | NOR2X1M    | 0.242 | 0.216 |   2.442 |   14.633 | 
     | ALU/mult_36/U4               | B ^ -> Y ^   | AND2X2M    | 0.088 | 0.172 |   2.614 |   14.805 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.554 |   3.168 |   15.359 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   3.732 |   15.923 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.565 |   4.297 |   16.488 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.860 |   17.050 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   5.421 |   17.612 | 
     | ALU/mult_36/S4_2             | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   6.017 |   18.208 | 
     | ALU/mult_36/U12              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.327 |   6.344 |   18.535 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   6.427 |   18.618 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v  | OA21X1M    | 0.143 | 0.394 |   6.821 |   19.012 | 
     | ALU/mult_36/FS_1/U20         | A0N v -> Y v | AOI2BB1X1M | 0.115 | 0.279 |   7.100 |   19.291 | 
     | ALU/mult_36/FS_1/U18         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.413 |   7.513 |   19.704 | 
     | ALU/mult_36/FS_1/U13         | A1 v -> Y ^  | OAI21BX1M  | 0.394 | 0.287 |   7.800 |   19.991 | 
     | ALU/mult_36/FS_1/U12         | C ^ -> Y v   | XOR3XLM    | 0.204 | 0.306 |   8.106 |   20.297 | 
     | ALU/U110                     | A0 v -> Y ^  | AOI22X1M   | 0.248 | 0.187 |   8.293 |   20.484 | 
     | ALU/U109                     | A ^ -> Y v   | NAND2X2M   | 0.135 | 0.081 |   8.374 |   20.564 | 
     | ALU/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.135 | 0.000 |   8.374 |   20.564 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -11.902 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -11.786 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -11.737 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |  -11.460 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |  -11.340 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |  -11.295 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |  -11.055 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.141 |  -11.050 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.262 | 0.004 |   1.141 |  -11.050 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.141
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.564
- Arrival Time                  7.936
= Slack Time                   12.628
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.549 |       |   0.289 |   12.917 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   13.033 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   13.082 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   13.359 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   13.479 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   13.688 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.822 | 0.883 |   1.943 |   14.571 | 
     | ALU/mult_36/U36              | A ^ -> Y v   | INVX2M     | 0.282 | 0.283 |   2.225 |   14.853 | 
     | ALU/mult_36/U107             | B v -> Y ^   | NOR2X1M    | 0.242 | 0.216 |   2.442 |   15.070 | 
     | ALU/mult_36/U4               | B ^ -> Y ^   | AND2X2M    | 0.088 | 0.172 |   2.614 |   15.242 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.554 |   3.168 |   15.797 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   3.732 |   16.360 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.565 |   4.297 |   16.925 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.860 |   17.488 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   5.421 |   18.049 | 
     | ALU/mult_36/S4_2             | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   6.017 |   18.645 | 
     | ALU/mult_36/U12              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.327 |   6.344 |   18.972 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   6.427 |   19.055 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v  | OA21X1M    | 0.143 | 0.394 |   6.821 |   19.449 | 
     | ALU/mult_36/FS_1/U20         | A0N v -> Y v | AOI2BB1X1M | 0.115 | 0.279 |   7.100 |   19.728 | 
     | ALU/mult_36/FS_1/U18         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.413 |   7.513 |   20.141 | 
     | ALU/mult_36/FS_1/U14         | A v -> Y v   | XNOR2X1M   | 0.126 | 0.163 |   7.676 |   20.304 | 
     | ALU/U108                     | A0 v -> Y ^  | AOI22X1M   | 0.264 | 0.177 |   7.853 |   20.481 | 
     | ALU/U107                     | A ^ -> Y v   | NAND2X2M   | 0.135 | 0.083 |   7.936 |   20.564 | 
     | ALU/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.135 | 0.000 |   7.936 |   20.564 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -12.339 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -12.224 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -12.174 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |  -11.897 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |  -11.778 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |  -11.732 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |  -11.492 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.141 |  -11.488 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.262 | 0.004 |   1.141 |  -11.488 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.140
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.532
- Arrival Time                  7.657
= Slack Time                   12.874
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.549 |       |   0.289 |   13.163 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   13.279 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   13.328 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   13.605 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   13.725 | 
     | REF_SCAN_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   13.934 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.673 | 0.832 |   1.892 |   14.766 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M    | 0.202 | 0.191 |   2.083 |   14.957 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M    | 0.101 | 0.256 |   2.340 |   15.214 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M    | 0.104 | 0.205 |   2.544 |   15.419 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M    | 0.155 | 0.307 |   2.851 |   15.725 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.135 | 0.258 |   3.110 |   15.984 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.483 |   3.593 |   16.467 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M    | 0.265 | 0.316 |   3.908 |   16.783 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.131 | 0.283 |   4.192 |   17.066 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   4.662 |   17.536 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |   4.979 |   17.854 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M    | 0.217 | 0.290 |   5.270 |   18.144 | 
     | ALU/div_41/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.256 |   5.525 |   18.400 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.472 |   5.997 |   18.871 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.127 | 0.334 |   6.331 |   19.205 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   6.646 |   19.520 | 
     | ALU/div_41/U67                       | A v -> Y v   | AND2X1M    | 0.257 | 0.315 |   6.961 |   19.835 | 
     | ALU/U123                             | B0 v -> Y ^  | AOI222X1M  | 0.552 | 0.437 |   7.398 |   20.272 | 
     | ALU/U121                             | D ^ -> Y v   | NAND4BX1M  | 0.291 | 0.259 |   7.657 |   20.531 | 
     | ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M  | 0.291 | 0.000 |   7.657 |   20.532 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -12.585 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -12.470 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -12.420 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |  -12.143 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |  -12.024 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |  -11.979 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |  -11.738 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.140 |  -11.735 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.262 | 0.004 |   1.140 |  -11.735 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.141
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.565
- Arrival Time                  7.572
= Slack Time                   12.993
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.549 |       |   0.289 |   13.281 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   13.397 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   13.447 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   13.724 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   13.843 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   14.053 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.822 | 0.883 |   1.943 |   14.935 | 
     | ALU/mult_36/U36              | A ^ -> Y v   | INVX2M     | 0.282 | 0.283 |   2.225 |   15.218 | 
     | ALU/mult_36/U107             | B v -> Y ^   | NOR2X1M    | 0.242 | 0.216 |   2.442 |   15.434 | 
     | ALU/mult_36/U4               | B ^ -> Y ^   | AND2X2M    | 0.088 | 0.172 |   2.614 |   15.607 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.554 |   3.168 |   16.161 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   3.732 |   16.725 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.565 |   4.297 |   17.289 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.860 |   17.852 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   5.421 |   18.413 | 
     | ALU/mult_36/S4_2             | B ^ -> S v   | ADDFX2M    | 0.160 | 0.596 |   6.017 |   19.009 | 
     | ALU/mult_36/U12              | B v -> Y ^   | CLKXOR2X2M | 0.131 | 0.327 |   6.344 |   19.337 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   6.427 |   19.420 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v  | OA21X1M    | 0.143 | 0.394 |   6.821 |   19.814 | 
     | ALU/mult_36/FS_1/U20         | A0N v -> Y v | AOI2BB1X1M | 0.115 | 0.279 |   7.100 |   20.093 | 
     | ALU/mult_36/FS_1/U19         | B v -> Y v   | CLKXOR2X2M | 0.090 | 0.234 |   7.333 |   20.326 | 
     | ALU/U106                     | A0 v -> Y ^  | AOI22X1M   | 0.251 | 0.160 |   7.494 |   20.486 | 
     | ALU/U105                     | A ^ -> Y v   | NAND2X2M   | 0.132 | 0.079 |   7.572 |   20.565 | 
     | ALU/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.132 | 0.000 |   7.572 |   20.565 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -12.704 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -12.588 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -12.538 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |  -12.262 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |  -12.142 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |  -12.097 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |  -11.857 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.141 |  -11.852 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.262 | 0.004 |   1.141 |  -11.852 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.141
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.565
- Arrival Time                  7.283
= Slack Time                   13.282
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.549 |       |   0.289 |   13.570 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.120 | 0.116 |   0.404 |   13.686 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.041 | 0.050 |   0.454 |   13.736 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.269 | 0.277 |   0.731 |   14.013 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.098 | 0.119 |   0.851 |   14.132 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.338 | 0.209 |   1.060 |   14.342 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.822 | 0.883 |   1.943 |   15.224 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.282 | 0.283 |   2.225 |   15.507 | 
     | ALU/mult_36/U107             | B v -> Y ^  | NOR2X1M    | 0.242 | 0.216 |   2.442 |   15.723 | 
     | ALU/mult_36/U4               | B ^ -> Y ^  | AND2X2M    | 0.088 | 0.172 |   2.614 |   15.896 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.554 |   3.168 |   16.450 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   3.732 |   17.014 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   4.297 |   17.578 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   4.860 |   18.141 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   5.421 |   18.702 | 
     | ALU/mult_36/S4_2             | B ^ -> S v  | ADDFX2M    | 0.160 | 0.596 |   6.017 |   19.298 | 
     | ALU/mult_36/U12              | B v -> Y ^  | CLKXOR2X2M | 0.131 | 0.327 |   6.344 |   19.626 | 
     | ALU/mult_36/FS_1/U2          | A ^ -> Y v  | NAND2X2M   | 0.081 | 0.083 |   6.427 |   19.709 | 
     | ALU/mult_36/FS_1/U23         | A0 v -> Y v | OA21X1M    | 0.143 | 0.394 |   6.821 |   20.103 | 
     | ALU/mult_36/FS_1/U7          | A v -> Y v  | XNOR2X1M   | 0.160 | 0.183 |   7.004 |   20.285 | 
     | ALU/U104                     | A0 v -> Y ^ | AOI22X1M   | 0.284 | 0.198 |   7.201 |   20.483 | 
     | ALU/U103                     | A ^ -> Y v  | NAND2X2M   | 0.132 | 0.082 |   7.283 |   20.565 | 
     | ALU/\ALU_OUT_reg[11]         | D v         | SDFFRQX2M  | 0.132 | 0.000 |   7.283 |   20.565 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -12.993 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -12.877 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -12.827 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |  -12.550 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |  -12.431 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |  -12.386 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |  -12.146 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.141 |  -12.141 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.262 | 0.004 |   1.141 |  -12.141 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.140
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.565
- Arrival Time                  7.123
= Slack Time                   13.442
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.549 |       |   0.289 |   13.730 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.120 | 0.116 |   0.404 |   13.846 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.041 | 0.050 |   0.454 |   13.896 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.269 | 0.277 |   0.731 |   14.173 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.098 | 0.119 |   0.851 |   14.292 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.338 | 0.209 |   1.060 |   14.502 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.822 | 0.883 |   1.943 |   15.384 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.282 | 0.283 |   2.225 |   15.667 | 
     | ALU/mult_36/U106             | B v -> Y ^  | NOR2X1M    | 0.250 | 0.222 |   2.447 |   15.889 | 
     | ALU/mult_36/U5               | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.170 |   2.617 |   16.058 | 
     | ALU/mult_36/S2_2_3           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.551 |   3.168 |   16.609 | 
     | ALU/mult_36/S2_3_3           | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.565 |   3.733 |   17.175 | 
     | ALU/mult_36/S2_4_3           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.560 |   4.293 |   17.735 | 
     | ALU/mult_36/S2_5_3           | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.564 |   4.857 |   18.299 | 
     | ALU/mult_36/S2_6_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   5.422 |   18.863 | 
     | ALU/mult_36/S4_3             | B ^ -> S v  | ADDFX2M    | 0.160 | 0.598 |   6.019 |   19.461 | 
     | ALU/mult_36/U15              | B v -> Y v  | CLKXOR2X2M | 0.131 | 0.281 |   6.301 |   19.742 | 
     | ALU/mult_36/FS_1/U25         | B v -> Y ^  | NOR2X1M    | 0.186 | 0.158 |   6.459 |   19.900 | 
     | ALU/mult_36/FS_1/U10         | AN ^ -> Y ^ | NAND2BX1M  | 0.114 | 0.162 |   6.620 |   20.062 | 
     | ALU/mult_36/FS_1/U9          | A ^ -> Y v  | CLKXOR2X2M | 0.119 | 0.241 |   6.862 |   20.303 | 
     | ALU/U102                     | A0 v -> Y ^ | AOI22X1M   | 0.272 | 0.181 |   7.042 |   20.484 | 
     | ALU/U101                     | A ^ -> Y v  | NAND2X2M   | 0.132 | 0.081 |   7.123 |   20.565 | 
     | ALU/\ALU_OUT_reg[10]         | D v         | SDFFRQX2M  | 0.132 | 0.000 |   7.123 |   20.565 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -13.153 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -13.037 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -12.987 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |  -12.710 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |  -12.591 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |  -12.546 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |  -12.306 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.140 |  -12.301 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.262 | 0.004 |   1.140 |  -12.301 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.140
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.552
- Arrival Time                  6.881
= Slack Time                   13.672
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.549 |       |   0.289 |   13.960 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.120 | 0.116 |   0.404 |   14.076 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.041 | 0.050 |   0.454 |   14.126 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.269 | 0.277 |   0.731 |   14.403 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.098 | 0.119 |   0.851 |   14.522 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.338 | 0.209 |   1.060 |   14.731 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.822 | 0.883 |   1.943 |   15.614 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.282 | 0.283 |   2.225 |   15.897 | 
     | ALU/mult_36/U108             | B v -> Y ^  | NOR2X1M    | 0.275 | 0.236 |   2.461 |   16.132 | 
     | ALU/mult_36/U2               | B ^ -> Y ^  | AND2X2M    | 0.092 | 0.180 |   2.641 |   16.312 | 
     | ALU/mult_36/S2_2_1           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.557 |   3.197 |   16.869 | 
     | ALU/mult_36/S2_3_1           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   3.760 |   17.431 | 
     | ALU/mult_36/S2_4_1           | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.565 |   4.325 |   17.997 | 
     | ALU/mult_36/S2_5_1           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   4.888 |   18.559 | 
     | ALU/mult_36/S2_6_1           | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.568 |   5.455 |   19.127 | 
     | ALU/mult_36/S4_1             | B ^ -> S v  | ADDFX2M    | 0.162 | 0.602 |   6.057 |   19.729 | 
     | ALU/mult_36/U11              | A v -> Y ^  | INVX2M     | 0.079 | 0.086 |   6.143 |   19.815 | 
     | ALU/mult_36/U46              | B ^ -> Y v  | XNOR2X2M   | 0.126 | 0.110 |   6.253 |   19.925 | 
     | ALU/U134                     | A0 v -> Y ^ | AOI221XLM  | 0.667 | 0.455 |   6.708 |   20.380 | 
     | ALU/U133                     | C0 ^ -> Y v | OAI2B11X2M | 0.191 | 0.172 |   6.881 |   20.552 | 
     | ALU/\ALU_OUT_reg[8]          | D v         | SDFFRQX1M  | 0.191 | 0.000 |   6.881 |   20.552 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -13.383 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -13.267 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -13.217 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |  -12.940 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |  -12.821 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |  -12.776 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |  -12.535 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.140 |  -12.532 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX1M   | 0.262 | 0.004 |   1.140 |  -12.532 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.140
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.564
- Arrival Time                  6.719
= Slack Time                   13.846
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.549 |       |   0.289 |   14.134 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.120 | 0.116 |   0.404 |   14.250 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.041 | 0.050 |   0.454 |   14.300 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.269 | 0.277 |   0.731 |   14.577 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.098 | 0.119 |   0.850 |   14.696 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.338 | 0.209 |   1.060 |   14.906 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.822 | 0.883 |   1.943 |   15.788 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.282 | 0.283 |   2.225 |   16.071 | 
     | ALU/mult_36/U107             | B v -> Y ^  | NOR2X1M    | 0.242 | 0.216 |   2.442 |   16.287 | 
     | ALU/mult_36/U4               | B ^ -> Y ^  | AND2X2M    | 0.088 | 0.172 |   2.614 |   16.460 | 
     | ALU/mult_36/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.554 |   3.168 |   17.014 | 
     | ALU/mult_36/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   3.732 |   17.578 | 
     | ALU/mult_36/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   4.297 |   18.142 | 
     | ALU/mult_36/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   4.859 |   18.705 | 
     | ALU/mult_36/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   5.421 |   19.266 | 
     | ALU/mult_36/S4_2             | B ^ -> S v  | ADDFX2M    | 0.160 | 0.596 |   6.017 |   19.862 | 
     | ALU/mult_36/U12              | B v -> Y v  | CLKXOR2X2M | 0.146 | 0.293 |   6.310 |   20.155 | 
     | ALU/mult_36/FS_1/U4          | A v -> Y v  | XNOR2X2M   | 0.126 | 0.157 |   6.467 |   20.313 | 
     | ALU/U100                     | A0 v -> Y ^ | AOI22X1M   | 0.256 | 0.172 |   6.639 |   20.485 | 
     | ALU/U99                      | A ^ -> Y v  | NAND2X2M   | 0.133 | 0.080 |   6.719 |   20.564 | 
     | ALU/\ALU_OUT_reg[9]          | D v         | SDFFRQX2M  | 0.133 | 0.000 |   6.719 |   20.564 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -13.557 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -13.441 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -13.391 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |  -13.115 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |  -12.995 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |  -12.950 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |  -12.710 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.140 |  -12.706 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.262 | 0.004 |   1.140 |  -12.706 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.140
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.542
- Arrival Time                  6.695
= Slack Time                   13.847
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.549 |       |   0.289 |   14.136 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.120 | 0.116 |   0.404 |   14.251 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.041 | 0.050 |   0.454 |   14.301 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.269 | 0.277 |   0.731 |   14.578 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.098 | 0.119 |   0.850 |   14.697 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.338 | 0.209 |   1.060 |   14.907 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.822 | 0.883 |   1.943 |   15.790 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.282 | 0.283 |   2.225 |   16.072 | 
     | ALU/mult_36/U109             | B v -> Y ^  | NOR2X1M    | 0.277 | 0.237 |   2.462 |   16.309 | 
     | ALU/mult_36/U8               | B ^ -> Y ^  | AND2X2M    | 0.076 | 0.169 |   2.631 |   16.478 | 
     | ALU/mult_36/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.546 |   3.177 |   17.024 | 
     | ALU/mult_36/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.558 |   3.735 |   17.582 | 
     | ALU/mult_36/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.293 |   18.140 | 
     | ALU/mult_36/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.564 |   4.856 |   18.703 | 
     | ALU/mult_36/S1_6_0           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   5.419 |   19.266 | 
     | ALU/mult_36/S4_0             | B ^ -> S v  | ADDFX2M    | 0.141 | 0.571 |   5.990 |   19.836 | 
     | ALU/U131                     | C0 v -> Y ^ | AOI222X1M  | 0.589 | 0.482 |   6.472 |   20.319 | 
     | ALU/U129                     | D ^ -> Y v  | NAND4BX1M  | 0.240 | 0.223 |   6.695 |   20.542 | 
     | ALU/\ALU_OUT_reg[7]          | D v         | SDFFRQX2M  | 0.240 | 0.000 |   6.695 |   20.542 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -13.558 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -13.443 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -13.393 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |  -13.116 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |  -12.996 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |  -12.951 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |  -12.711 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.140 |  -12.707 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.262 | 0.004 |   1.140 |  -12.707 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.140
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.542
- Arrival Time                  6.154
= Slack Time                   14.388
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.549 |       |   0.289 |   14.676 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.120 | 0.116 |   0.404 |   14.792 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.041 | 0.050 |   0.454 |   14.842 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.269 | 0.277 |   0.731 |   15.119 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.098 | 0.119 |   0.851 |   15.238 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.338 | 0.209 |   1.060 |   15.447 | 
     | RegFile/\registers_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.822 | 0.883 |   1.943 |   16.330 | 
     | ALU/mult_36/U36              | A ^ -> Y v  | INVX2M     | 0.282 | 0.283 |   2.225 |   16.613 | 
     | ALU/mult_36/U109             | B v -> Y ^  | NOR2X1M    | 0.277 | 0.237 |   2.462 |   16.849 | 
     | ALU/mult_36/U8               | B ^ -> Y ^  | AND2X2M    | 0.076 | 0.169 |   2.631 |   17.018 | 
     | ALU/mult_36/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.546 |   3.177 |   17.565 | 
     | ALU/mult_36/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.558 |   3.735 |   18.123 | 
     | ALU/mult_36/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.293 |   18.680 | 
     | ALU/mult_36/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.564 |   4.856 |   19.244 | 
     | ALU/mult_36/S1_6_0           | B ^ -> S v  | ADDFX2M    | 0.150 | 0.584 |   5.440 |   19.828 | 
     | ALU/U47                      | C0 v -> Y ^ | AOI222X1M  | 0.597 | 0.488 |   5.929 |   20.316 | 
     | ALU/U45                      | D ^ -> Y v  | NAND4BX1M  | 0.243 | 0.225 |   6.154 |   20.542 | 
     | ALU/\ALU_OUT_reg[6]          | D v         | SDFFRQX2M  | 0.243 | 0.000 |   6.154 |   20.542 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -14.099 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -13.983 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -13.933 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |  -13.656 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |  -13.537 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |  -13.492 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |  -13.251 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.140 |  -13.248 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.262 | 0.004 |   1.140 |  -13.248 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: RegFile/\registers_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.140
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.539
- Arrival Time                  5.947
= Slack Time                   14.592
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.549 |       |   0.289 |   14.881 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   14.997 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   15.046 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   15.323 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   15.443 | 
     | REF_SCAN_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   15.652 | 
     | RegFile/\registers_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.673 | 0.832 |   1.892 |   16.484 | 
     | ALU/div_41/U71                       | B ^ -> Y v   | NOR2X1M    | 0.202 | 0.191 |   2.083 |   16.675 | 
     | ALU/div_41/U68                       | A v -> Y v   | AND3X1M    | 0.101 | 0.256 |   2.340 |   16.932 | 
     | ALU/div_41/U66                       | A v -> Y v   | AND2X1M    | 0.104 | 0.205 |   2.544 |   17.137 | 
     | ALU/div_41/U63                       | B v -> Y v   | AND4X1M    | 0.155 | 0.307 |   2.851 |   17.443 | 
     | ALU/div_41/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.135 | 0.258 |   3.110 |   17.702 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.483 |   3.593 |   18.185 | 
     | ALU/div_41/U64                       | C ^ -> Y ^   | AND3X1M    | 0.265 | 0.316 |   3.909 |   18.501 | 
     | ALU/div_41/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.131 | 0.283 |   4.192 |   18.784 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   4.662 |   19.254 | 
     | ALU/div_41/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.117 | 0.318 |   4.979 |   19.571 | 
     | ALU/div_41/U65                       | A v -> Y v   | AND2X1M    | 0.217 | 0.290 |   5.270 |   19.862 | 
     | ALU/U127                             | B0 v -> Y ^  | AOI222X1M  | 0.575 | 0.442 |   5.712 |   20.304 | 
     | ALU/U125                             | D ^ -> Y v   | NAND4BX1M  | 0.256 | 0.235 |   5.947 |   20.539 | 
     | ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M  | 0.256 | 0.000 |   5.947 |   20.539 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                         |               |             |       |       |  Time   |   Time   | 
     |-------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |             | 0.549 |       |   0.289 |  -14.303 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M  | 0.120 | 0.116 |   0.404 |  -14.188 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.041 | 0.050 |   0.454 |  -14.138 | 
     | U0_mux2X1/U1            | A ^ -> Y ^    | MX2X6M      | 0.269 | 0.277 |   0.731 |  -13.861 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v    | CLKINVX40M  | 0.098 | 0.119 |   0.851 |  -13.742 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^    | CLKINVX40M  | 0.037 | 0.045 |   0.896 |  -13.696 | 
     | CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.262 | 0.240 |   1.136 |  -13.456 | 
     | CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   1.140 |  -13.452 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.262 | 0.004 |   1.140 |  -13.452 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin FIFO_TOP/wptr_full/wfull_reg/CK 
Endpoint:   FIFO_TOP/wptr_full/wfull_reg/D    (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.078
- Setup                         0.256
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.622
- Arrival Time                  4.702
= Slack Time                   15.920
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.209 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.325 | 
     | REF_CLK__L2_I0                 | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.374 | 
     | U0_mux2X1/U1                   | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.651 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   16.771 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   16.980 | 
     | SYS_CTRL/\current_state_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.667 | 
     | SYS_CTRL/U48                   | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   17.833 | 
     | SYS_CTRL/U5                    | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.461 | 
     | SYS_CTRL/U20                   | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.622 | 
     | SYS_CTRL/U52                   | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   18.835 | 
     | SYS_CTRL/U51                   | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   18.999 | 
     | FIFO_TOP/wptr_full/U23         | AN ^ -> Y ^  | NOR2BX2M   | 0.225 | 0.225 |   3.304 |   19.224 | 
     | FIFO_TOP/wptr_full/U24         | B ^ -> Y ^   | AND2X2M    | 0.153 | 0.211 |   3.515 |   19.435 | 
     | FIFO_TOP/wptr_full/U25         | A ^ -> Y v   | CLKXOR2X2M | 0.165 | 0.288 |   3.803 |   19.724 | 
     | FIFO_TOP/wptr_full/U13         | B v -> Y ^   | CLKXOR2X2M | 0.103 | 0.306 |   4.110 |   20.030 | 
     | FIFO_TOP/wptr_full/U26         | B ^ -> Y v   | CLKXOR2X2M | 0.110 | 0.317 |   4.427 |   20.347 | 
     | FIFO_TOP/wptr_full/U19         | D v -> Y ^   | NOR4X1M    | 0.293 | 0.275 |   4.702 |   20.622 | 
     | FIFO_TOP/wptr_full/wfull_reg   | D ^          | SDFFRQX2M  | 0.293 | 0.000 |   4.702 |   20.622 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.631 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.516 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.466 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.189 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.070 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -14.860 | 
     | FIFO_TOP/wptr_full/wfull_reg | CK ^       | SDFFRQX2M  | 0.349 | 0.018 |   1.078 |  -14.842 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin DATA_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   DATA_SYNC/\sync_reg_reg[0] /D   (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RegFile/\registers_reg[2][2] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.091
- Setup                         0.284
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.607
- Arrival Time                  4.522
= Slack Time                   16.085
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |             | 0.549 |       |   0.289 |   16.374 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M  | 0.120 | 0.116 |   0.404 |   16.490 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M  | 0.041 | 0.050 |   0.454 |   16.539 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M      | 0.269 | 0.277 |   0.731 |   16.816 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M  | 0.098 | 0.119 |   0.851 |   16.936 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M  | 0.338 | 0.209 |   1.060 |   17.145 | 
     | RegFile/\registers_reg[2][2] | CK ^ -> Q v | SDFFRQX2M   | 0.187 | 0.665 |   1.725 |   17.810 | 
     | UART_RX_TOP/F1/U8            | A v -> Y ^  | INVX2M      | 0.181 | 0.160 |   1.885 |   17.970 | 
     | UART_RX_TOP/F1/U11           | B ^ -> Y v  | NAND2BX1M   | 0.159 | 0.135 |   2.021 |   18.106 | 
     | UART_RX_TOP/F1/U13           | A v -> Y v  | OR2X1M      | 0.120 | 0.276 |   2.297 |   18.382 | 
     | UART_RX_TOP/F1/U15           | A v -> Y v  | OR2X1M      | 0.122 | 0.267 |   2.565 |   18.650 | 
     | UART_RX_TOP/F1/U17           | A v -> Y v  | OR2X1M      | 0.124 | 0.270 |   2.835 |   18.920 | 
     | UART_RX_TOP/F1/U20           | A0 v -> Y v | AO21XLM     | 0.116 | 0.304 |   3.139 |   19.224 | 
     | UART_RX_TOP/F1/U25           | BN v -> Y v | NAND4BBX1M  | 0.254 | 0.319 |   3.458 |   19.543 | 
     | UART_RX_TOP/F1/U29           | A v -> Y ^  | NOR4X1M     | 0.468 | 0.299 |   3.757 |   19.843 | 
     | UART_RX_TOP/F1/U70           | A ^ -> Y v  | CLKNAND2X2M | 0.351 | 0.318 |   4.076 |   20.161 | 
     | UART_RX_TOP/F1/U64           | D v -> Y ^  | NOR4X1M     | 0.529 | 0.446 |   4.522 |   20.607 | 
     | DATA_SYNC/\sync_reg_reg[0]   | D ^         | SDFFRQX2M   | 0.529 | 0.000 |   4.522 |   20.607 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.796 | 
     | REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.681 | 
     | REF_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.631 | 
     | U0_mux2X1/U1               | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.354 | 
     | REF_SCAN_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.235 | 
     | REF_SCAN_CLK__L2_I0        | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.025 | 
     | DATA_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.365 | 0.031 |   1.091 |  -14.994 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][0] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.078
- Setup                         0.296
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.582
- Arrival Time                  4.435
= Slack Time                   16.146
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.435 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.551 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.601 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.878 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   16.997 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.206 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.894 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.059 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.687 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.849 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.062 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.225 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.424 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.575 |   19.721 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.638 | 0.461 |   4.035 |   20.182 | 
     | FIFO_TOP/fifomem/U133           | A1N v -> Y v | OAI2BB2X1M | 0.169 | 0.400 |   4.435 |   20.582 | 
     | FIFO_TOP/fifomem/\mem_reg[2][0] | D v          | SDFFQX2M   | 0.169 | 0.000 |   4.435 |   20.582 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.858 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.742 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.692 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.415 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.850 |  -15.296 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.087 | 
     | FIFO_TOP/fifomem/\mem_reg[2][0] | CK ^       | SDFFQX2M   | 0.348 | 0.018 |   1.078 |  -15.069 | 
     +------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][1] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.084
- Setup                         0.296
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.588
- Arrival Time                  4.439
= Slack Time                   16.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.438 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.554 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.603 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.880 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   17.000 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.209 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.897 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.062 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.690 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.851 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.064 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.228 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.427 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.724 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.638 | 0.461 |   4.035 |   20.185 | 
     | FIFO_TOP/fifomem/U134           | A1N v -> Y v | OAI2BB2X1M | 0.170 | 0.403 |   4.439 |   20.588 | 
     | FIFO_TOP/fifomem/\mem_reg[2][1] | D v          | SDFFQX2M   | 0.170 | 0.000 |   4.439 |   20.588 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.860 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.745 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.695 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.418 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.299 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.089 | 
     | FIFO_TOP/fifomem/\mem_reg[2][1] | CK ^       | SDFFQX2M   | 0.350 | 0.024 |   1.084 |  -15.066 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][2] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.084
- Setup                         0.295
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.589
- Arrival Time                  4.437
= Slack Time                   16.152
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.441 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.556 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.606 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.883 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   17.002 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.212 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.899 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.912 |   18.064 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.540 |   18.692 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.854 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.067 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.230 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.429 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.726 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.638 | 0.461 |   4.035 |   20.187 | 
     | FIFO_TOP/fifomem/U135           | A1N v -> Y v | OAI2BB2X1M | 0.168 | 0.402 |   4.437 |   20.589 | 
     | FIFO_TOP/fifomem/\mem_reg[2][2] | D v          | SDFFQX2M   | 0.168 | 0.000 |   4.437 |   20.589 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.863 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.747 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.698 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.421 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.301 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.092 | 
     | FIFO_TOP/fifomem/\mem_reg[2][2] | CK ^       | SDFFQX2M   | 0.350 | 0.024 |   1.084 |  -15.067 | 
     +------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][5] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.084
- Setup                         0.295
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.589
- Arrival Time                  4.435
= Slack Time                   16.155
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.444 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.559 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.609 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.886 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   17.005 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.215 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.902 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.912 |   18.067 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.540 |   18.695 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.857 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.070 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.233 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.432 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.729 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.638 | 0.461 |   4.035 |   20.190 | 
     | FIFO_TOP/fifomem/U138           | A1N v -> Y v | OAI2BB2X1M | 0.167 | 0.399 |   4.434 |   20.589 | 
     | FIFO_TOP/fifomem/\mem_reg[2][5] | D v          | SDFFQX2M   | 0.167 | 0.000 |   4.435 |   20.589 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.866 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.750 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.701 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.424 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.304 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.095 | 
     | FIFO_TOP/fifomem/\mem_reg[2][5] | CK ^       | SDFFQX2M   | 0.350 | 0.024 |   1.084 |  -15.071 | 
     +------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][6] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.082
- Setup                         0.295
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.587
- Arrival Time                  4.429
= Slack Time                   16.158
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.446 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.562 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.612 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.889 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.008 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.218 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.905 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.070 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.698 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.860 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.073 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.236 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.435 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.732 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.633 | 0.457 |   4.032 |   20.190 | 
     | FIFO_TOP/fifomem/U147           | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.397 |   4.429 |   20.587 | 
     | FIFO_TOP/fifomem/\mem_reg[1][6] | D v          | SDFFQX2M   | 0.166 | 0.000 |   4.429 |   20.587 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.869 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.753 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.704 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.427 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.850 |  -15.307 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.098 | 
     | FIFO_TOP/fifomem/\mem_reg[1][6] | CK ^       | SDFFQX2M   | 0.349 | 0.022 |   1.082 |  -15.076 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][7] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.075
- Setup                         0.293
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.582
- Arrival Time                  4.423
= Slack Time                   16.159
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.448 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.563 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.613 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.890 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.009 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.219 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.906 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.071 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.699 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.861 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.074 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.237 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.436 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.733 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.638 | 0.461 |   4.035 |   20.194 | 
     | FIFO_TOP/fifomem/U140           | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.388 |   4.423 |   20.582 | 
     | FIFO_TOP/fifomem/\mem_reg[2][7] | D v          | SDFFQX2M   | 0.152 | 0.000 |   4.423 |   20.582 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.870 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.755 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.705 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.428 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.850 |  -15.308 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.099 | 
     | FIFO_TOP/fifomem/\mem_reg[2][7] | CK ^       | SDFFQX2M   | 0.346 | 0.015 |   1.075 |  -15.084 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][2] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.085
- Setup                         0.295
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.590
- Arrival Time                  4.431
= Slack Time                   16.159
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.448 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.564 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.614 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.891 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.010 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.219 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.907 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.072 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.700 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.862 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.075 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.238 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.437 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.575 |   19.734 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.633 | 0.457 |   4.032 |   20.191 | 
     | FIFO_TOP/fifomem/U143           | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.399 |   4.431 |   20.590 | 
     | FIFO_TOP/fifomem/\mem_reg[1][2] | D v          | SDFFQX2M   | 0.166 | 0.000 |   4.431 |   20.590 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.871 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.755 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.705 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.428 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.309 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.099 | 
     | FIFO_TOP/fifomem/\mem_reg[1][2] | CK ^       | SDFFQX2M   | 0.350 | 0.025 |   1.085 |  -15.074 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.085
- Setup                         0.294
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.591
- Arrival Time                  4.429
= Slack Time                   16.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.451 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.567 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.617 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.893 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.013 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.222 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.910 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.075 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.703 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.864 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.077 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.241 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.440 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.575 |   19.737 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.633 | 0.457 |   4.032 |   20.194 | 
     | FIFO_TOP/fifomem/U144           | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.397 |   4.429 |   20.591 | 
     | FIFO_TOP/fifomem/\mem_reg[1][3] | D v          | SDFFQX2M   | 0.163 | 0.000 |   4.429 |   20.591 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.873 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.758 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.708 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.431 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.312 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.102 | 
     | FIFO_TOP/fifomem/\mem_reg[1][3] | CK ^       | SDFFQX2M   | 0.350 | 0.025 |   1.085 |  -15.077 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][4] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.086
- Setup                         0.293
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.592
- Arrival Time                  4.429
= Slack Time                   16.163
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.452 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.568 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.617 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.894 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.014 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.223 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.910 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.076 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.704 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.865 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.078 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.242 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.441 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.575 |   19.738 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.638 | 0.461 |   4.035 |   20.198 | 
     | FIFO_TOP/fifomem/U137           | A1N v -> Y v | OAI2BB2X1M | 0.158 | 0.394 |   4.429 |   20.592 | 
     | FIFO_TOP/fifomem/\mem_reg[2][4] | D v          | SDFFQX2M   | 0.158 | 0.000 |   4.429 |   20.592 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.874 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.759 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.709 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.432 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.313 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.103 | 
     | FIFO_TOP/fifomem/\mem_reg[2][4] | CK ^       | SDFFQX2M   | 0.350 | 0.026 |   1.086 |  -15.077 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][5] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.084
- Setup                         0.294
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.590
- Arrival Time                  4.425
= Slack Time                   16.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.454 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.569 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.619 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.896 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.015 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.225 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.912 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.077 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.705 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.867 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.080 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.243 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.442 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.575 |   19.739 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.633 | 0.457 |   4.032 |   20.197 | 
     | FIFO_TOP/fifomem/U146           | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.393 |   4.425 |   20.590 | 
     | FIFO_TOP/fifomem/\mem_reg[1][5] | D v          | SDFFQX2M   | 0.159 | 0.000 |   4.425 |   20.590 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.876 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.760 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.711 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.434 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.314 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.105 | 
     | FIFO_TOP/fifomem/\mem_reg[1][5] | CK ^       | SDFFQX2M   | 0.350 | 0.024 |   1.084 |  -15.081 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][6] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.081
- Setup                         0.292
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.589
- Arrival Time                  4.424
= Slack Time                   16.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.454 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.569 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.619 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.896 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.016 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.225 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.912 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.078 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.706 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.867 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.080 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.244 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.443 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.740 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.638 | 0.461 |   4.035 |   20.200 | 
     | FIFO_TOP/fifomem/U139           | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.388 |   4.424 |   20.589 | 
     | FIFO_TOP/fifomem/\mem_reg[2][6] | D v          | SDFFQX2M   | 0.152 | 0.000 |   4.424 |   20.589 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.876 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.761 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.711 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.434 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.315 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.105 | 
     | FIFO_TOP/fifomem/\mem_reg[2][6] | CK ^       | SDFFQX2M   | 0.350 | 0.021 |   1.081 |  -15.084 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][1] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.082
- Setup                         0.298
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.584
- Arrival Time                  4.418
= Slack Time                   16.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.455 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.570 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.620 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.897 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.017 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.226 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.913 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.079 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.707 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.868 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.081 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.244 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.443 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.740 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.600 | 0.439 |   4.013 |   20.179 | 
     | FIFO_TOP/fifomem/U126           | A1N v -> Y v | OAI2BB2X1M | 0.180 | 0.405 |   4.418 |   20.584 | 
     | FIFO_TOP/fifomem/\mem_reg[3][1] | D v          | SDFFQX2M   | 0.180 | 0.000 |   4.418 |   20.584 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.877 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.762 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.712 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.435 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.316 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.106 | 
     | FIFO_TOP/fifomem/\mem_reg[3][1] | CK ^       | SDFFQX2M   | 0.349 | 0.022 |   1.082 |  -15.084 | 
     +------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][1] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.083
- Setup                         0.293
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.590
- Arrival Time                  4.423
= Slack Time                   16.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.456 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.571 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.621 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.898 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.017 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.227 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.914 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.079 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.707 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.869 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.082 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.245 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.444 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.741 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.633 | 0.457 |   4.032 |   20.199 | 
     | FIFO_TOP/fifomem/U142           | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.391 |   4.423 |   20.590 | 
     | FIFO_TOP/fifomem/\mem_reg[1][1] | D v          | SDFFQX2M   | 0.156 | 0.000 |   4.423 |   20.590 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.878 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.763 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.713 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.436 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.316 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.107 | 
     | FIFO_TOP/fifomem/\mem_reg[1][1] | CK ^       | SDFFQX2M   | 0.350 | 0.023 |   1.083 |  -15.084 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[2][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[2][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.085
- Setup                         0.292
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.593
- Arrival Time                  4.426
= Slack Time                   16.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.456 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.571 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.621 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.898 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.018 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.227 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.914 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.080 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.708 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.869 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.082 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.246 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.444 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.575 |   19.742 | 
     | FIFO_TOP/fifomem/U152           | C ^ -> Y v   | NAND3X2M   | 0.638 | 0.461 |   4.035 |   20.202 | 
     | FIFO_TOP/fifomem/U136           | A1N v -> Y v | OAI2BB2X1M | 0.153 | 0.391 |   4.426 |   20.593 | 
     | FIFO_TOP/fifomem/\mem_reg[2][3] | D v          | SDFFQX2M   | 0.153 | 0.000 |   4.426 |   20.593 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.878 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.763 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.713 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.436 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.317 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.107 | 
     | FIFO_TOP/fifomem/\mem_reg[2][3] | CK ^       | SDFFQX2M   | 0.350 | 0.025 |   1.085 |  -15.082 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][7] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.080
- Setup                         0.292
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.587
- Arrival Time                  4.420
= Slack Time                   16.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.456 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.572 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.622 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.898 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.018 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.227 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.915 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.080 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.708 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.869 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.082 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.246 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.445 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.575 |   19.742 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.633 | 0.457 |   4.032 |   20.199 | 
     | FIFO_TOP/fifomem/U148           | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.388 |   4.420 |   20.587 | 
     | FIFO_TOP/fifomem/\mem_reg[1][7] | D v          | SDFFQX2M   | 0.155 | 0.000 |   4.420 |   20.587 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.879 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.763 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.713 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.436 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.317 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.107 | 
     | FIFO_TOP/fifomem/\mem_reg[1][7] | CK ^       | SDFFQX2M   | 0.350 | 0.020 |   1.080 |  -15.087 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][0] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.081
- Setup                         0.292
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.589
- Arrival Time                  4.421
= Slack Time                   16.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.457 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.572 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.622 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.899 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.018 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.228 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.915 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.080 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.708 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.870 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.083 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.246 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.445 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.742 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.633 | 0.457 |   4.032 |   20.200 | 
     | FIFO_TOP/fifomem/U141           | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.389 |   4.421 |   20.589 | 
     | FIFO_TOP/fifomem/\mem_reg[1][0] | D v          | SDFFQX2M   | 0.154 | 0.000 |   4.421 |   20.589 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.879 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.763 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.714 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.437 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.850 |  -15.317 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.108 | 
     | FIFO_TOP/fifomem/\mem_reg[1][0] | CK ^       | SDFFQX2M   | 0.349 | 0.021 |   1.081 |  -15.087 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[1][4] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[1][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.086
- Setup                         0.292
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.593
- Arrival Time                  4.422
= Slack Time                   16.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.460 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.576 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.626 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.903 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.022 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.232 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.919 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.084 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.712 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.874 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.087 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.250 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.449 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.575 |   19.746 | 
     | FIFO_TOP/fifomem/U153           | C ^ -> Y v   | NAND3X2M   | 0.633 | 0.457 |   4.032 |   20.204 | 
     | FIFO_TOP/fifomem/U145           | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.390 |   4.422 |   20.593 | 
     | FIFO_TOP/fifomem/\mem_reg[1][4] | D v          | SDFFQX2M   | 0.154 | 0.000 |   4.422 |   20.593 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.883 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.767 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.717 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.441 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.321 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.112 | 
     | FIFO_TOP/fifomem/\mem_reg[1][4] | CK ^       | SDFFQX2M   | 0.350 | 0.026 |   1.086 |  -15.086 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][0] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.078
- Setup                         0.295
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.582
- Arrival Time                  4.408
= Slack Time                   16.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.463 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.578 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.628 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.905 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   17.024 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.234 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.921 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.912 |   18.086 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.540 |   18.714 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.876 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.089 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.252 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.451 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.748 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.600 | 0.439 |   4.013 |   20.187 | 
     | FIFO_TOP/fifomem/U125           | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.395 |   4.408 |   20.582 | 
     | FIFO_TOP/fifomem/\mem_reg[3][0] | D v          | SDFFQX2M   | 0.166 | 0.000 |   4.408 |   20.582 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.885 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.770 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.720 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.443 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.850 |  -15.323 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.114 | 
     | FIFO_TOP/fifomem/\mem_reg[3][0] | CK ^       | SDFFQX2M   | 0.348 | 0.018 |   1.078 |  -15.096 | 
     +------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.085
- Setup                         0.295
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.590
- Arrival Time                  4.409
= Slack Time                   16.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.470 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.585 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.635 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.912 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   17.031 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.241 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.928 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.093 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.721 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.883 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.096 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.259 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.458 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.755 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.600 | 0.439 |   4.013 |   20.194 | 
     | FIFO_TOP/fifomem/U128           | A1N v -> Y v | OAI2BB2X1M | 0.169 | 0.396 |   4.409 |   20.590 | 
     | FIFO_TOP/fifomem/\mem_reg[3][3] | D v          | SDFFQX2M   | 0.169 | 0.000 |   4.409 |   20.590 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.892 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.776 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.727 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.450 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.850 |  -15.330 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.121 | 
     | FIFO_TOP/fifomem/\mem_reg[3][3] | CK ^       | SDFFQX2M   | 0.350 | 0.025 |   1.085 |  -15.095 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][5] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.085
- Setup                         0.295
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.590
- Arrival Time                  4.408
= Slack Time                   16.182
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.471 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.586 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.636 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.913 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.032 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.242 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.929 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.094 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.722 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.884 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.097 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.260 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.459 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.756 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.600 | 0.439 |   4.013 |   20.195 | 
     | FIFO_TOP/fifomem/U130           | A1N v -> Y v | OAI2BB2X1M | 0.169 | 0.395 |   4.408 |   20.590 | 
     | FIFO_TOP/fifomem/\mem_reg[3][5] | D v          | SDFFQX2M   | 0.169 | 0.000 |   4.408 |   20.590 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.893 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.778 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.728 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.451 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.331 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.122 | 
     | FIFO_TOP/fifomem/\mem_reg[3][5] | CK ^       | SDFFQX2M   | 0.350 | 0.025 |   1.085 |  -15.097 | 
     +------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][6] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.081
- Setup                         0.294
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.587
- Arrival Time                  4.401
= Slack Time                   16.186
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.475 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.590 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.640 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.917 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   17.037 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.246 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.933 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.912 |   18.099 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.540 |   18.727 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.888 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.101 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.264 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.463 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.761 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.600 | 0.439 |   4.013 |   20.199 | 
     | FIFO_TOP/fifomem/U131           | A1N v -> Y v | OAI2BB2X1M | 0.161 | 0.388 |   4.401 |   20.587 | 
     | FIFO_TOP/fifomem/\mem_reg[3][6] | D v          | SDFFQX2M   | 0.161 | 0.000 |   4.401 |   20.587 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.897 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.782 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.732 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.455 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.336 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.126 | 
     | FIFO_TOP/fifomem/\mem_reg[3][6] | CK ^       | SDFFQX2M   | 0.350 | 0.021 |   1.081 |  -15.105 | 
     +------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][6] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][6] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.082
- Setup                         0.294
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.588
- Arrival Time                  4.396
= Slack Time                   16.191
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.480 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.596 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.645 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.922 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   17.042 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.251 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.938 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.104 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.732 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.893 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.106 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.270 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.469 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.766 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.592 | 0.434 |   4.008 |   20.200 | 
     | FIFO_TOP/fifomem/U98            | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.388 |   4.396 |   20.588 | 
     | FIFO_TOP/fifomem/\mem_reg[0][6] | D v          | SDFFQX2M   | 0.163 | 0.000 |   4.396 |   20.588 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.902 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.787 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.737 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.460 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.850 |  -15.341 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.131 | 
     | FIFO_TOP/fifomem/\mem_reg[0][6] | CK ^       | SDFFQX2M   | 0.349 | 0.022 |   1.082 |  -15.109 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][7] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.081
- Setup                         0.292
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.588
- Arrival Time                  4.396
= Slack Time                   16.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.481 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.597 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.647 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.924 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.043 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.253 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.940 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.105 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.733 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.895 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.108 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.271 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.470 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.767 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.600 | 0.439 |   4.013 |   20.206 | 
     | FIFO_TOP/fifomem/U132           | A1N v -> Y v | OAI2BB2X1M | 0.154 | 0.383 |   4.396 |   20.588 | 
     | FIFO_TOP/fifomem/\mem_reg[3][7] | D v          | SDFFQX2M   | 0.154 | 0.000 |   4.396 |   20.588 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.904 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.788 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.738 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.462 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.342 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.133 | 
     | FIFO_TOP/fifomem/\mem_reg[3][7] | CK ^       | SDFFQX2M   | 0.350 | 0.021 |   1.081 |  -15.112 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][0] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][0] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.078
- Setup                         0.293
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.584
- Arrival Time                  4.391
= Slack Time                   16.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.482 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.597 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.647 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.924 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.043 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.253 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.940 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.105 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.733 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.895 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.108 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.271 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.470 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.767 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.592 | 0.434 |   4.008 |   20.201 | 
     | FIFO_TOP/fifomem/U92            | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.383 |   4.391 |   20.584 | 
     | FIFO_TOP/fifomem/\mem_reg[0][0] | D v          | SDFFQX2M   | 0.155 | 0.000 |   4.391 |   20.584 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.904 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.789 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.739 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.462 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.850 |  -15.342 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.133 | 
     | FIFO_TOP/fifomem/\mem_reg[0][0] | CK ^       | SDFFQX2M   | 0.348 | 0.018 |   1.078 |  -15.115 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][4] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.086
- Setup                         0.293
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.593
- Arrival Time                  4.400
= Slack Time                   16.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.482 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.598 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.647 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.924 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   17.044 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.253 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.940 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.912 |   18.106 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.540 |   18.734 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.895 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.108 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.272 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.471 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.768 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.600 | 0.439 |   4.013 |   20.206 | 
     | FIFO_TOP/fifomem/U129           | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.386 |   4.399 |   20.593 | 
     | FIFO_TOP/fifomem/\mem_reg[3][4] | D v          | SDFFQX2M   | 0.156 | 0.000 |   4.400 |   20.593 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.904 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.789 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.739 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.462 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.343 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.133 | 
     | FIFO_TOP/fifomem/\mem_reg[3][4] | CK ^       | SDFFQX2M   | 0.350 | 0.026 |   1.086 |  -15.108 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][4] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][4] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.085
- Setup                         0.294
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.591
- Arrival Time                  4.398
= Slack Time                   16.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.482 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.598 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.647 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.924 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   17.044 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.253 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.941 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.106 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.734 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.895 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.108 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.272 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.471 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.768 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.592 | 0.434 |   4.008 |   20.202 | 
     | FIFO_TOP/fifomem/U96            | A1N v -> Y v | OAI2BB2X1M | 0.164 | 0.389 |   4.398 |   20.591 | 
     | FIFO_TOP/fifomem/\mem_reg[0][4] | D v          | SDFFQX2M   | 0.164 | 0.000 |   4.398 |   20.591 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.905 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.789 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.739 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.462 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.343 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.133 | 
     | FIFO_TOP/fifomem/\mem_reg[0][4] | CK ^       | SDFFQX2M   | 0.350 | 0.026 |   1.085 |  -15.108 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][5] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][5] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.083
- Setup                         0.294
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.589
- Arrival Time                  4.395
= Slack Time                   16.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.482 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.598 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.648 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.924 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   17.044 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.253 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.941 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.912 |   18.106 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.540 |   18.734 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.896 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.108 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.272 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.471 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.768 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.592 | 0.434 |   4.008 |   20.202 | 
     | FIFO_TOP/fifomem/U97            | A1N v -> Y v | OAI2BB2X1M | 0.161 | 0.387 |   4.395 |   20.589 | 
     | FIFO_TOP/fifomem/\mem_reg[0][5] | D v          | SDFFQX2M   | 0.161 | 0.000 |   4.395 |   20.589 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.905 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.789 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.739 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.462 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.343 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.134 | 
     | FIFO_TOP/fifomem/\mem_reg[0][5] | CK ^       | SDFFQX2M   | 0.349 | 0.023 |   1.083 |  -15.111 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][3] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.085
- Setup                         0.294
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.591
- Arrival Time                  4.397
= Slack Time                   16.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.483 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.598 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.648 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.925 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.045 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.254 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.941 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.107 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.735 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.896 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.109 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.272 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.471 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.768 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.592 | 0.434 |   4.008 |   20.202 | 
     | FIFO_TOP/fifomem/U95            | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.389 |   4.397 |   20.591 | 
     | FIFO_TOP/fifomem/\mem_reg[0][3] | D v          | SDFFQX2M   | 0.162 | 0.000 |   4.397 |   20.591 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.905 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.790 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.740 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.463 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.344 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.134 | 
     | FIFO_TOP/fifomem/\mem_reg[0][3] | CK ^       | SDFFQX2M   | 0.350 | 0.025 |   1.085 |  -15.109 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[3][2] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[3][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.084
- Setup                         0.292
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.593
- Arrival Time                  4.396
= Slack Time                   16.196
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.485 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.601 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.650 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.927 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.850 |   17.047 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.256 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.943 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.109 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.737 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.898 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.111 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.275 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.474 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.771 | 
     | FIFO_TOP/fifomem/U151           | C ^ -> Y v   | NAND3X2M   | 0.600 | 0.439 |   4.013 |   20.209 | 
     | FIFO_TOP/fifomem/U127           | A1N v -> Y v | OAI2BB2X1M | 0.151 | 0.384 |   4.396 |   20.593 | 
     | FIFO_TOP/fifomem/\mem_reg[3][2] | D v          | SDFFQX2M   | 0.151 | 0.000 |   4.396 |   20.593 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.907 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.792 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.742 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.465 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.346 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.136 | 
     | FIFO_TOP/fifomem/\mem_reg[3][2] | CK ^       | SDFFQX2M   | 0.350 | 0.024 |   1.084 |  -15.112 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][7] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][7] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.076
- Setup                         0.292
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.584
- Arrival Time                  4.387
= Slack Time                   16.196
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.485 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.601 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.651 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.927 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.047 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.256 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.944 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.109 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.737 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.898 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.111 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.275 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.474 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.771 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.592 | 0.434 |   4.008 |   20.205 | 
     | FIFO_TOP/fifomem/U99            | A1N v -> Y v | OAI2BB2X1M | 0.150 | 0.379 |   4.387 |   20.584 | 
     | FIFO_TOP/fifomem/\mem_reg[0][7] | D v          | SDFFQX2M   | 0.150 | 0.000 |   4.387 |   20.584 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.908 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.792 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.742 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.465 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.346 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.136 | 
     | FIFO_TOP/fifomem/\mem_reg[0][7] | CK ^       | SDFFQX2M   | 0.347 | 0.016 |   1.076 |  -15.120 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][2] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][2] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.085
- Setup                         0.293
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.592
- Arrival Time                  4.392
= Slack Time                   16.199
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.488 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.604 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.654 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.931 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.050 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.259 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.947 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.112 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.740 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.902 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.115 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.278 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.477 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.575 |   19.774 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.592 | 0.434 |   4.009 |   20.208 | 
     | FIFO_TOP/fifomem/U94            | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.384 |   4.392 |   20.592 | 
     | FIFO_TOP/fifomem/\mem_reg[0][2] | D v          | SDFFQX2M   | 0.155 | 0.000 |   4.392 |   20.592 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.911 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.795 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.745 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.468 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.349 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.140 | 
     | FIFO_TOP/fifomem/\mem_reg[0][2] | CK ^       | SDFFQX2M   | 0.350 | 0.025 |   1.085 |  -15.115 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[0][1] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[0][1] /D (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[3] /Q  (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.082
- Setup                         0.292
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.590
- Arrival Time                  4.388
= Slack Time                   16.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.549 |       |   0.289 |   16.491 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.120 | 0.116 |   0.404 |   16.606 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.041 | 0.050 |   0.454 |   16.656 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.269 | 0.277 |   0.731 |   16.933 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.098 | 0.119 |   0.851 |   17.053 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^   | CLKINVX40M | 0.338 | 0.209 |   1.060 |   17.262 | 
     | SYS_CTRL/\current_state_reg[3]  | CK ^ -> Q ^  | SDFFRQX2M  | 0.498 | 0.687 |   1.747 |   17.949 | 
     | SYS_CTRL/U48                    | A ^ -> Y v   | INVX2M     | 0.168 | 0.165 |   1.913 |   18.115 | 
     | SYS_CTRL/U5                     | C v -> Y ^   | NOR4X2M    | 0.912 | 0.628 |   2.541 |   18.743 | 
     | SYS_CTRL/U20                    | B ^ -> Y v   | NOR2X2M    | 0.200 | 0.162 |   2.702 |   18.904 | 
     | SYS_CTRL/U52                    | B0N v -> Y v | AOI21BX2M  | 0.070 | 0.213 |   2.915 |   19.117 | 
     | SYS_CTRL/U51                    | B v -> Y ^   | NOR2X2M    | 0.222 | 0.163 |   3.078 |   19.281 | 
     | FIFO_TOP/fifomem/U116           | AN ^ -> Y ^  | NOR2BX2M   | 0.180 | 0.199 |   3.277 |   19.479 | 
     | FIFO_TOP/fifomem/U75            | AN ^ -> Y ^  | NOR2BX2M   | 0.359 | 0.297 |   3.574 |   19.777 | 
     | FIFO_TOP/fifomem/U72            | C ^ -> Y v   | NAND3X2M   | 0.592 | 0.434 |   4.008 |   20.211 | 
     | FIFO_TOP/fifomem/U93            | A1N v -> Y v | OAI2BB2X1M | 0.151 | 0.380 |   4.388 |   20.590 | 
     | FIFO_TOP/fifomem/\mem_reg[0][1] | D v          | SDFFQX2M   | 0.151 | 0.000 |   4.388 |   20.590 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.549 |       |   0.289 |  -15.913 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -15.798 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -15.748 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -15.471 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -15.352 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -15.142 | 
     | FIFO_TOP/fifomem/\mem_reg[0][1] | CK ^       | SDFFQX2M   | 0.349 | 0.022 |   1.082 |  -15.120 | 
     +------------------------------------------------------------------------------------------------+ 

