
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034872                       # Number of seconds simulated
sim_ticks                                 34871601500                       # Number of ticks simulated
final_tick                                34871601500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 225998                       # Simulator instruction rate (inst/s)
host_op_rate                                   373231                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               89700267                       # Simulator tick rate (ticks/s)
host_mem_usage                                 719828                       # Number of bytes of host memory used
host_seconds                                   388.76                       # Real time elapsed on the host
sim_insts                                    87858229                       # Number of instructions simulated
sim_ops                                     145096125                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         132032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5137664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5269696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       132032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        132032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2673856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2673856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           80276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               82339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41779                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41779                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3786233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         147330888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             151117120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3786233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3786233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       76677178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76677178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       76677178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3786233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        147330888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            227794298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019247844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              208407                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39366                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       82339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41779                       # Number of write requests accepted
system.mem_ctrls.readBursts                     82339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41779                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5269568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2672576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5269696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2673856                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2634                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   34871582500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 82339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41779                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   80245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    529.041370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   353.465171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.868566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2504     16.68%     16.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2416     16.09%     32.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1543     10.28%     43.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1190      7.93%     50.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          958      6.38%     57.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          922      6.14%     63.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          984      6.56%     70.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          567      3.78%     73.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3927     26.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15011                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.185812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.014497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    615.541678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2478     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.831520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.800569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.031671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1472     59.33%     59.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      1.73%     61.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              881     35.51%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               83      3.35%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2481                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       132032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5137536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2672576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3786232.760201735888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 147327216.961916685104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76640472.047147020698                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        80276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41779                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     90758250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2797494250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 540538711000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43993.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34848.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12938048.09                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1344433750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2888252500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  411685000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16328.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35078.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       151.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    151.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.55                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    71677                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37399                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     280955.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 60190200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 31972875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               296067240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              109870560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1332539520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            980852010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             60854880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5853797400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       680418240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4382152920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            13789119615                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            395.425476                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          32561069500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     58867750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     563680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  17952043750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1771931250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1687928500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12837150250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 47052600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 24993870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               291818940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              108111420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1139542560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            912809970                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             50337120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5185034640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       368257920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4951738080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            13080502830                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            375.104735                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          32737126500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     49467500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     482040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  20407257250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    958973750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1602919250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11370943750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                18397793                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18397793                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            540512                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12170097                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1486964                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2486                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        12170097                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           12110773                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            59324                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        11250                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    37616567                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    12169720                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         72799                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          8601                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    15622090                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           853                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         69743204                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16109344                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      119250609                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    18397793                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13597737                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      52863884                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1249036                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  931                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3794                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          905                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  15621388                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                139845                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           69603383                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.772997                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.354427                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 36674273     52.69%     52.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1270958      1.83%     54.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3374709      4.85%     59.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2385767      3.43%     62.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4184326      6.01%     68.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1760849      2.53%     71.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2086492      3.00%     74.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3156308      4.53%     78.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 14709701     21.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             69603383                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.263793                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.709853                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11835892                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              28066780                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  25599695                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3476498                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 624518                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              184534443                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 624518                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 13487067                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10952719                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2428                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  27253622                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              17283029                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              181681992                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1578                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5532379                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                6132644                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6307158                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           211936850                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             468521827                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        301923857                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              8402                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             168395231                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 43541619                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 81                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             76                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  18400384                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             40856605                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13335509                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          16776286                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3165739                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  177433194                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              169508                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 165404800                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             13248                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        32506576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     42528961                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          46793                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      69603383                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.376390                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.211789                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21731968     31.22%     31.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8134273     11.69%     42.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8931133     12.83%     55.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9208607     13.23%     68.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7755360     11.14%     80.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6278081      9.02%     89.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4407836      6.33%     95.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2325421      3.34%     98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              830704      1.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        69603383                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1372382     54.88%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     77      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     54.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1055321     42.20%     97.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 72922      2.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                33      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               28      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5118      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             114607460     69.29%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               596102      0.36%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  29      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  436      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  684      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  357      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 466      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                200      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               5      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               8      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37936072     22.94%     92.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12256555      7.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             718      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            560      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              165404800                       # Type of FU issued
system.cpu.iq.rate                           2.371626                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2500770                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015119                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          402918803                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         210186715                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    163656212                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8198                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               6800                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3709                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              167896284                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4168                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         16283926                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      8201836                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       110067                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        84666                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2558867                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1798                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            96                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 624518                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7378914                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1732768                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           177602702                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7050                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              40856605                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13335509                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              55097                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  78939                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1583766                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          84666                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         397614                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       265863                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               663477                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             164315753                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              37616694                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1089047                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     49786404                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 15678323                       # Number of branches executed
system.cpu.iew.exec_stores                   12169710                       # Number of stores executed
system.cpu.iew.exec_rate                     2.356011                       # Inst execution rate
system.cpu.iew.wb_sent                      163935283                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     163659921                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 127622959                       # num instructions producing a value
system.cpu.iew.wb_consumers                 184111483                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.346607                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.693183                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        32538329                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          122715                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            541039                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     65109463                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.228495                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.816953                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     27227784     41.82%     41.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11584541     17.79%     59.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4123186      6.33%     65.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6418149      9.86%     75.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2466771      3.79%     79.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2495312      3.83%     83.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       876945      1.35%     84.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       928749      1.43%     86.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8988026     13.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     65109463                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87858229                       # Number of instructions committed
system.cpu.commit.committedOps              145096125                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       43431411                       # Number of memory references committed
system.cpu.commit.loads                      32654769                       # Number of loads committed
system.cpu.commit.membars                       81784                       # Number of memory barriers committed
system.cpu.commit.branches                   14402927                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3364                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 145011585                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1131173                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          456      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        101176272     69.73%     69.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          485956      0.33%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             13      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             400      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             648      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             322      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            428      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            4      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            6      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        32654417     22.51%     92.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       10776160      7.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          352      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          482      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         145096125                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8988026                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    233755891                       # The number of ROB reads
system.cpu.rob.rob_writes                   359807937                       # The number of ROB writes
system.cpu.timesIdled                            1119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          139821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87858229                       # Number of Instructions Simulated
system.cpu.committedOps                     145096125                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.793815                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.793815                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.259739                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.259739                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                267657171                       # number of integer regfile reads
system.cpu.int_regfile_writes               136503121                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6484                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2981                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  68193392                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 52408296                       # number of cc regfile writes
system.cpu.misc_regfile_reads                80926243                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.166660                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32021639                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            381484                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.939665                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.166660                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          945                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          64594520                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         64594520                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     20954134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20954134                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     10686012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10686012                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            6                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             6                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     31640146                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31640146                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     31640152                       # number of overall hits
system.cpu.dcache.overall_hits::total        31640152                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       375731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        375731                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        90635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90635                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       466366                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         466366                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       466366                       # number of overall misses
system.cpu.dcache.overall_misses::total        466366                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8067320000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8067320000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5750453997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5750453997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  13817773997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13817773997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13817773997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13817773997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21329865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21329865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     10776647                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10776647                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     32106512                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32106512                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     32106518                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32106518                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017615                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008410                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014526                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014526                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014526                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014526                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21470.999199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21470.999199                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63446.284515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63446.284515                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29628.604995                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29628.604995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29628.604995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29628.604995                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2361                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               146                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.171233                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       370389                       # number of writebacks
system.cpu.dcache.writebacks::total            370389                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        84815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        84815                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           64                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           64                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        84879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        84879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        84879                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        84879                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       290916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       290916                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        90571                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        90571                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       381487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       381487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       381487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       381487                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4975244000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4975244000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5658784998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5658784998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10634028998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10634028998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10634028998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10634028998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013639                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013639                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011882                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011882                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011882                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011882                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17101.995078                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17101.995078                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62478.994358                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62478.994358                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27875.206751                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27875.206751                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27875.206751                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27875.206751                       # average overall mshr miss latency
system.cpu.dcache.replacements                 380460                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.090200                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15620420                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2490                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6273.261044                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.090200                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996270                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996270                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31245254                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31245254                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     15617930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15617930                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     15617930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15617930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15617930                       # number of overall hits
system.cpu.icache.overall_hits::total        15617930                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3452                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3452                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3452                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3452                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3452                       # number of overall misses
system.cpu.icache.overall_misses::total          3452                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    268630993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    268630993                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    268630993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    268630993                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    268630993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    268630993                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15621382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15621382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     15621382                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15621382                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15621382                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15621382                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000221                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000221                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77818.943511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77818.943511                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77818.943511                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77818.943511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77818.943511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77818.943511                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6057                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               105                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.685714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1975                       # number of writebacks
system.cpu.icache.writebacks::total              1975                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          961                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          961                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          961                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          961                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          961                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          961                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2491                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2491                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2491                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2491                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2491                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    204921994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    204921994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    204921994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    204921994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    204921994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    204921994                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82264.951425                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82264.951425                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82264.951425                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82264.951425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82264.951425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82264.951425                       # average overall mshr miss latency
system.cpu.icache.replacements                   1975                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26119.941502                       # Cycle average of tags in use
system.l2.tags.total_refs                      766361                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82871                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.247638                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      60.395731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       508.909649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25550.636123                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.779744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.797117                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30559                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6213791                       # Number of tag accesses
system.l2.tags.data_accesses                  6213791                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       370389                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           370389                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         1969                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1969                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             29552                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29552                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                423                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        271655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            271655                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  423                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               301207                       # number of demand (read+write) hits
system.l2.demand_hits::total                   301630                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 423                       # number of overall hits
system.l2.overall_hits::.cpu.data              301207                       # number of overall hits
system.l2.overall_hits::total                  301630                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           61022                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               61022                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2065                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        19255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19255                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2065                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80277                       # number of demand (read+write) misses
system.l2.demand_misses::total                  82342                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2065                       # number of overall misses
system.l2.overall_misses::.cpu.data             80277                       # number of overall misses
system.l2.overall_misses::total                 82342                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   5211626000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5211626000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    196660500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    196660500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   1685154500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1685154500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    196660500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6896780500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7093441000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    196660500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6896780500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7093441000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       370389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       370389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         1969                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1969                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         90574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             90574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       290910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        290910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2488                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           381484                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               383972                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2488                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          381484                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              383972                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.673725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.673725                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.829984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.829984                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.066189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066189                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.829984                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.210433                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214448                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.829984                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.210433                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214448                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85405.689751                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85405.689751                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95235.108959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95235.108959                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87517.761620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87517.761620                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 95235.108959                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85912.284963                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86146.085837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95235.108959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85912.284963                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86146.085837                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41779                       # number of writebacks
system.l2.writebacks::total                     41779                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        61022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          61022                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2064                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2064                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19254                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             82340                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82340                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4601406000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4601406000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    175954500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    175954500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1492547000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1492547000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    175954500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6093953000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6269907500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    175954500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6093953000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6269907500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.673725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.673725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.829582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.829582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.066185                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066185                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.829582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.210431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214443                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.829582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.210431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214443                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75405.689751                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75405.689751                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85249.273256                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85249.273256                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77518.801288                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77518.801288                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85249.273256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75912.514326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76146.556959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85249.273256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75912.514326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76146.556959                       # average overall mshr miss latency
system.l2.replacements                          50103                       # number of replacements
system.membus.snoop_filter.tot_requests        131847                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        49514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21317                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41779                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7729                       # Transaction distribution
system.membus.trans_dist::ReadExReq             61022                       # Transaction distribution
system.membus.trans_dist::ReadExResp            61022                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21317                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       214186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       214186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 214186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7943552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7943552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7943552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             82339                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   82339    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               82339                       # Request fanout histogram
system.membus.reqLayer2.occupancy           321622500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          435068000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       766413                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       382438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           51                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            598                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          598                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  34871601500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            293400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       412168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1975                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18395                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            90574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           90574                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2491                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       290910                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1143434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1150387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       285568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48119872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48405440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           50106                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2674048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           434081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001502                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038727                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 433429     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    652      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             434081                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          755570500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3735998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         572228498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
