

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 15:02:28 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |             |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT     | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+
    |+ atax                            |     -|  0.00|     1645|  8.225e+03|         -|     1646|     -|        no|     -|  20 (~0%)|   29687 (1%)|   23238 (1%)|    -|
    | + atax_Pipeline_1                |     -|  2.33|       34|    170.000|         -|       34|     -|        no|     -|         -|      8 (~0%)|     50 (~0%)|    -|
    |  o Loop 1                        |     -|  3.65|       32|    160.000|         1|        1|    32|       yes|     -|         -|            -|            -|    -|
    | + atax_Pipeline_VITIS_LOOP_20_1  |     -|  0.00|      416|  2.080e+03|         -|      416|     -|        no|     -|  15 (~0%)|   5562 (~0%)|   3217 (~0%)|    -|
    |  o VITIS_LOOP_20_1               |    II|  3.65|      414|  2.070e+03|       167|        8|    32|       yes|     -|         -|            -|            -|    -|
    | + atax_Pipeline_VITIS_LOOP_28_3  |     -|  0.00|     1172|  5.860e+03|         -|     1172|     -|        no|     -|         -|  15346 (~0%)|  12290 (~0%)|    -|
    |  o VITIS_LOOP_28_3               |    II|  3.65|     1170|  5.850e+03|       179|       32|    32|       yes|     -|         -|            -|            -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_0_1     | 0x10   | 32    | W      | Data signal of A_0               |                                                                      |
| s_axi_control | A_0_2     | 0x14   | 32    | W      | Data signal of A_0               |                                                                      |
| s_axi_control | A_1_1     | 0x1c   | 32    | W      | Data signal of A_1               |                                                                      |
| s_axi_control | A_1_2     | 0x20   | 32    | W      | Data signal of A_1               |                                                                      |
| s_axi_control | A_2_1     | 0x28   | 32    | W      | Data signal of A_2               |                                                                      |
| s_axi_control | A_2_2     | 0x2c   | 32    | W      | Data signal of A_2               |                                                                      |
| s_axi_control | A_3_1     | 0x34   | 32    | W      | Data signal of A_3               |                                                                      |
| s_axi_control | A_3_2     | 0x38   | 32    | W      | Data signal of A_3               |                                                                      |
| s_axi_control | x_0_1     | 0x40   | 32    | W      | Data signal of x_0               |                                                                      |
| s_axi_control | x_0_2     | 0x44   | 32    | W      | Data signal of x_0               |                                                                      |
| s_axi_control | x_1_1     | 0x4c   | 32    | W      | Data signal of x_1               |                                                                      |
| s_axi_control | x_1_2     | 0x50   | 32    | W      | Data signal of x_1               |                                                                      |
| s_axi_control | x_2_1     | 0x58   | 32    | W      | Data signal of x_2               |                                                                      |
| s_axi_control | x_2_2     | 0x5c   | 32    | W      | Data signal of x_2               |                                                                      |
| s_axi_control | x_3_1     | 0x64   | 32    | W      | Data signal of x_3               |                                                                      |
| s_axi_control | x_3_2     | 0x68   | 32    | W      | Data signal of x_3               |                                                                      |
| s_axi_control | y_out_0_1 | 0x70   | 32    | W      | Data signal of y_out_0           |                                                                      |
| s_axi_control | y_out_0_2 | 0x74   | 32    | W      | Data signal of y_out_0           |                                                                      |
| s_axi_control | y_out_1_1 | 0x7c   | 32    | W      | Data signal of y_out_1           |                                                                      |
| s_axi_control | y_out_1_2 | 0x80   | 32    | W      | Data signal of y_out_1           |                                                                      |
| s_axi_control | y_out_2_1 | 0x88   | 32    | W      | Data signal of y_out_2           |                                                                      |
| s_axi_control | y_out_2_2 | 0x8c   | 32    | W      | Data signal of y_out_2           |                                                                      |
| s_axi_control | y_out_3_1 | 0x94   | 32    | W      | Data signal of y_out_3           |                                                                      |
| s_axi_control | y_out_3_2 | 0x98   | 32    | W      | Data signal of y_out_3           |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | float*   |
| x        | inout     | float*   |
| y_out    | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| A        | m_axi_gmem_0  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_1  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_2  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_3  | interface |          |
| A        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_0  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_1  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_2  | interface |          |
| x        | s_axi_control | interface | offset   |
| x        | m_axi_gmem_3  | interface |          |
| x        | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_0  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_1  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_2  | interface |          |
| y_out    | s_axi_control | interface | offset   |
| y_out    | m_axi_gmem_3  | interface |          |
| y_out    | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+
| HW Interface | Loop            | Direction | Length | Width | Location                                                                           |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+
| m_axi_gmem_0 | VITIS_LOOP_20_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:20:19 |
| m_axi_gmem_1 | VITIS_LOOP_20_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:20:19 |
| m_axi_gmem_2 | VITIS_LOOP_20_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:20:19 |
| m_axi_gmem_3 | VITIS_LOOP_20_1 | read      | 256    | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:20:19 |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                                 | Resolution | Location                                                                           |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_28_3 | Could not analyze pattern                                                                               | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_2 | y_out_2  | VITIS_LOOP_28_3 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_1 | y_out_1  | VITIS_LOOP_28_3 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | y_out_0  | VITIS_LOOP_28_3 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_3 | y_out_3  | VITIS_LOOP_28_3 | Access store is in the conditional branch                                                               | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:28:22 |
| m_axi_gmem_0 | A_0      | VITIS_LOOP_20_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:20:19 |
| m_axi_gmem_1 | A_1      | VITIS_LOOP_20_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:20:19 |
| m_axi_gmem_2 | A_2      | VITIS_LOOP_20_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:20:19 |
| m_axi_gmem_3 | A_3      | VITIS_LOOP_20_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:20:19 |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+--------------+------+---------+---------+
| + atax                               | 20  |        |              |      |         |         |
|  + atax_Pipeline_1                   | 0   |        |              |      |         |         |
|    empty_73_fu_118_p2                | -   |        | empty_73     | add  | fabric  | 0       |
|  + atax_Pipeline_VITIS_LOOP_20_1     | 15  |        |              |      |         |         |
|    add_ln20_fu_531_p2                | -   |        | add_ln20     | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul_1        | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11 | 3   |        | mul_2        | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U12 | 3   |        | mul_3        | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul_5        | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11 | 3   |        | mul_6        | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U12 | 3   |        | mul_7        | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add_8        | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul_9        | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add_9        | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11 | 3   |        | mul_s        | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add_s        | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U12 | 3   |        | mul_10       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add_10       | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add_11       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul_12       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add_12       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11 | 3   |        | mul_13       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add_13       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U12 | 3   |        | mul_14       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add_14       | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U7 | 2   |        | add_15       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul_16       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U7 | 2   |        | add_16       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11 | 3   |        | mul_17       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U7 | 2   |        | add_17       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U12 | 3   |        | mul_18       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U7 | 2   |        | add_18       | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U7 | 2   |        | add_19       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul_20       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U7 | 2   |        | add_20       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11 | 3   |        | mul_21       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U7 | 2   |        | add_21       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U12 | 3   |        | mul_22       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U7 | 2   |        | add_22       | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8 | 2   |        | add_23       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul_24       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8 | 2   |        | add_24       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11 | 3   |        | mul_25       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8 | 2   |        | add_25       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U12 | 3   |        | mul_26       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8 | 2   |        | add_26       | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8 | 2   |        | add_27       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul_28       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8 | 2   |        | add_28       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11 | 3   |        | mul_29       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8 | 2   |        | add_29       | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U12 | 3   |        | mul_30       | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U8 | 2   |        | add_30       | fadd | fulldsp | 4       |
|  + atax_Pipeline_VITIS_LOOP_28_3     | 0   |        |              |      |         |         |
|    add_ln28_fu_2140_p2               | -   |        | add_ln28     | add  | fabric  | 0       |
|    add_ln30_fu_6526_p2               | -   |        | add_ln30     | add  | fabric  | 0       |
|    add_ln30_1_fu_6530_p2             | -   |        | add_ln30_1   | add  | fabric  | 0       |
|    add_ln30_2_fu_6534_p2             | -   |        | add_ln30_2   | add  | fabric  | 0       |
|    add_ln30_3_fu_6538_p2             | -   |        | add_ln30_3   | add  | fabric  | 0       |
|    add_ln32_fu_2168_p2               | -   |        | add_ln32     | add  | fabric  | 0       |
|    add_ln32_1_fu_2174_p2             | -   |        | add_ln32_1   | add  | fabric  | 0       |
|    add_ln32_2_fu_2180_p2             | -   |        | add_ln32_2   | add  | fabric  | 0       |
|    add_ln32_3_fu_2186_p2             | -   |        | add_ln32_3   | add  | fabric  | 0       |
|    add_ln32_4_fu_2294_p2             | -   |        | add_ln32_4   | add  | fabric  | 0       |
|    add_ln32_5_fu_2299_p2             | -   |        | add_ln32_5   | add  | fabric  | 0       |
|    add_ln32_6_fu_2304_p2             | -   |        | add_ln32_6   | add  | fabric  | 0       |
|    add_ln32_7_fu_2309_p2             | -   |        | add_ln32_7   | add  | fabric  | 0       |
|    add_ln32_8_fu_2407_p2             | -   |        | add_ln32_8   | add  | fabric  | 0       |
|    add_ln32_9_fu_2412_p2             | -   |        | add_ln32_9   | add  | fabric  | 0       |
|    add_ln32_10_fu_2417_p2            | -   |        | add_ln32_10  | add  | fabric  | 0       |
|    add_ln32_11_fu_2422_p2            | -   |        | add_ln32_11  | add  | fabric  | 0       |
|    add_ln32_12_fu_2514_p2            | -   |        | add_ln32_12  | add  | fabric  | 0       |
|    add_ln32_13_fu_2519_p2            | -   |        | add_ln32_13  | add  | fabric  | 0       |
|    add_ln32_14_fu_2524_p2            | -   |        | add_ln32_14  | add  | fabric  | 0       |
|    add_ln32_15_fu_2529_p2            | -   |        | add_ln32_15  | add  | fabric  | 0       |
|    add_ln32_16_fu_2627_p2            | -   |        | add_ln32_16  | add  | fabric  | 0       |
|    add_ln32_17_fu_2632_p2            | -   |        | add_ln32_17  | add  | fabric  | 0       |
|    add_ln32_18_fu_2637_p2            | -   |        | add_ln32_18  | add  | fabric  | 0       |
|    add_ln32_19_fu_2642_p2            | -   |        | add_ln32_19  | add  | fabric  | 0       |
|    add_ln32_20_fu_2740_p2            | -   |        | add_ln32_20  | add  | fabric  | 0       |
|    add_ln32_21_fu_2745_p2            | -   |        | add_ln32_21  | add  | fabric  | 0       |
|    add_ln32_22_fu_2750_p2            | -   |        | add_ln32_22  | add  | fabric  | 0       |
|    add_ln32_23_fu_2755_p2            | -   |        | add_ln32_23  | add  | fabric  | 0       |
|    add_ln32_24_fu_2847_p2            | -   |        | add_ln32_24  | add  | fabric  | 0       |
|    add_ln32_25_fu_2852_p2            | -   |        | add_ln32_25  | add  | fabric  | 0       |
|    add_ln32_26_fu_2857_p2            | -   |        | add_ln32_26  | add  | fabric  | 0       |
|    add_ln32_27_fu_2862_p2            | -   |        | add_ln32_27  | add  | fabric  | 0       |
|    add_ln32_28_fu_2954_p2            | -   |        | add_ln32_28  | add  | fabric  | 0       |
|    add_ln32_29_fu_2959_p2            | -   |        | add_ln32_29  | add  | fabric  | 0       |
|    add_ln32_30_fu_2964_p2            | -   |        | add_ln32_30  | add  | fabric  | 0       |
|    add_ln32_31_fu_2969_p2            | -   |        | add_ln32_31  | add  | fabric  | 0       |
|    add_ln32_32_fu_3067_p2            | -   |        | add_ln32_32  | add  | fabric  | 0       |
|    add_ln32_33_fu_3072_p2            | -   |        | add_ln32_33  | add  | fabric  | 0       |
|    add_ln32_34_fu_3077_p2            | -   |        | add_ln32_34  | add  | fabric  | 0       |
|    add_ln32_35_fu_3082_p2            | -   |        | add_ln32_35  | add  | fabric  | 0       |
|    add_ln32_36_fu_3206_p2            | -   |        | add_ln32_36  | add  | fabric  | 0       |
|    add_ln32_37_fu_3211_p2            | -   |        | add_ln32_37  | add  | fabric  | 0       |
|    add_ln32_38_fu_3216_p2            | -   |        | add_ln32_38  | add  | fabric  | 0       |
|    add_ln32_39_fu_3221_p2            | -   |        | add_ln32_39  | add  | fabric  | 0       |
|    add_ln32_40_fu_3345_p2            | -   |        | add_ln32_40  | add  | fabric  | 0       |
|    add_ln32_41_fu_3350_p2            | -   |        | add_ln32_41  | add  | fabric  | 0       |
|    add_ln32_42_fu_3355_p2            | -   |        | add_ln32_42  | add  | fabric  | 0       |
|    add_ln32_43_fu_3360_p2            | -   |        | add_ln32_43  | add  | fabric  | 0       |
|    add_ln32_44_fu_3484_p2            | -   |        | add_ln32_44  | add  | fabric  | 0       |
|    add_ln32_45_fu_3489_p2            | -   |        | add_ln32_45  | add  | fabric  | 0       |
|    add_ln32_46_fu_3494_p2            | -   |        | add_ln32_46  | add  | fabric  | 0       |
|    add_ln32_47_fu_3499_p2            | -   |        | add_ln32_47  | add  | fabric  | 0       |
|    add_ln32_48_fu_3617_p2            | -   |        | add_ln32_48  | add  | fabric  | 0       |
|    add_ln32_49_fu_3622_p2            | -   |        | add_ln32_49  | add  | fabric  | 0       |
|    add_ln32_50_fu_3627_p2            | -   |        | add_ln32_50  | add  | fabric  | 0       |
|    add_ln32_51_fu_3632_p2            | -   |        | add_ln32_51  | add  | fabric  | 0       |
|    add_ln32_52_fu_3750_p2            | -   |        | add_ln32_52  | add  | fabric  | 0       |
|    add_ln32_53_fu_3755_p2            | -   |        | add_ln32_53  | add  | fabric  | 0       |
|    add_ln32_54_fu_3760_p2            | -   |        | add_ln32_54  | add  | fabric  | 0       |
|    add_ln32_55_fu_3765_p2            | -   |        | add_ln32_55  | add  | fabric  | 0       |
|    add_ln32_56_fu_3883_p2            | -   |        | add_ln32_56  | add  | fabric  | 0       |
|    add_ln32_57_fu_3888_p2            | -   |        | add_ln32_57  | add  | fabric  | 0       |
|    add_ln32_58_fu_3893_p2            | -   |        | add_ln32_58  | add  | fabric  | 0       |
|    add_ln32_59_fu_3898_p2            | -   |        | add_ln32_59  | add  | fabric  | 0       |
|    add_ln32_60_fu_4016_p2            | -   |        | add_ln32_60  | add  | fabric  | 0       |
|    add_ln32_61_fu_4021_p2            | -   |        | add_ln32_61  | add  | fabric  | 0       |
|    add_ln32_62_fu_4026_p2            | -   |        | add_ln32_62  | add  | fabric  | 0       |
|    add_ln32_63_fu_4031_p2            | -   |        | add_ln32_63  | add  | fabric  | 0       |
|    add_ln32_64_fu_4155_p2            | -   |        | add_ln32_64  | add  | fabric  | 0       |
|    add_ln32_65_fu_4160_p2            | -   |        | add_ln32_65  | add  | fabric  | 0       |
|    add_ln32_66_fu_4165_p2            | -   |        | add_ln32_66  | add  | fabric  | 0       |
|    add_ln32_67_fu_4170_p2            | -   |        | add_ln32_67  | add  | fabric  | 0       |
|    add_ln32_68_fu_4294_p2            | -   |        | add_ln32_68  | add  | fabric  | 0       |
|    add_ln32_69_fu_4299_p2            | -   |        | add_ln32_69  | add  | fabric  | 0       |
|    add_ln32_70_fu_4304_p2            | -   |        | add_ln32_70  | add  | fabric  | 0       |
|    add_ln32_71_fu_4309_p2            | -   |        | add_ln32_71  | add  | fabric  | 0       |
|    add_ln32_72_fu_4433_p2            | -   |        | add_ln32_72  | add  | fabric  | 0       |
|    add_ln32_73_fu_4438_p2            | -   |        | add_ln32_73  | add  | fabric  | 0       |
|    add_ln32_74_fu_4443_p2            | -   |        | add_ln32_74  | add  | fabric  | 0       |
|    add_ln32_75_fu_4448_p2            | -   |        | add_ln32_75  | add  | fabric  | 0       |
|    add_ln32_76_fu_4572_p2            | -   |        | add_ln32_76  | add  | fabric  | 0       |
|    add_ln32_77_fu_4577_p2            | -   |        | add_ln32_77  | add  | fabric  | 0       |
|    add_ln32_78_fu_4582_p2            | -   |        | add_ln32_78  | add  | fabric  | 0       |
|    add_ln32_79_fu_4587_p2            | -   |        | add_ln32_79  | add  | fabric  | 0       |
|    add_ln32_80_fu_4711_p2            | -   |        | add_ln32_80  | add  | fabric  | 0       |
|    add_ln32_81_fu_4716_p2            | -   |        | add_ln32_81  | add  | fabric  | 0       |
|    add_ln32_82_fu_4721_p2            | -   |        | add_ln32_82  | add  | fabric  | 0       |
|    add_ln32_83_fu_4726_p2            | -   |        | add_ln32_83  | add  | fabric  | 0       |
|    add_ln32_84_fu_4850_p2            | -   |        | add_ln32_84  | add  | fabric  | 0       |
|    add_ln32_85_fu_4855_p2            | -   |        | add_ln32_85  | add  | fabric  | 0       |
|    add_ln32_86_fu_4860_p2            | -   |        | add_ln32_86  | add  | fabric  | 0       |
|    add_ln32_87_fu_4865_p2            | -   |        | add_ln32_87  | add  | fabric  | 0       |
|    add_ln32_88_fu_4989_p2            | -   |        | add_ln32_88  | add  | fabric  | 0       |
|    add_ln32_89_fu_4994_p2            | -   |        | add_ln32_89  | add  | fabric  | 0       |
|    add_ln32_90_fu_4999_p2            | -   |        | add_ln32_90  | add  | fabric  | 0       |
|    add_ln32_91_fu_5004_p2            | -   |        | add_ln32_91  | add  | fabric  | 0       |
|    add_ln32_92_fu_5128_p2            | -   |        | add_ln32_92  | add  | fabric  | 0       |
|    add_ln32_93_fu_5133_p2            | -   |        | add_ln32_93  | add  | fabric  | 0       |
|    add_ln32_94_fu_5138_p2            | -   |        | add_ln32_94  | add  | fabric  | 0       |
|    add_ln32_95_fu_5143_p2            | -   |        | add_ln32_95  | add  | fabric  | 0       |
|    add_ln32_96_fu_5261_p2            | -   |        | add_ln32_96  | add  | fabric  | 0       |
|    add_ln32_97_fu_5266_p2            | -   |        | add_ln32_97  | add  | fabric  | 0       |
|    add_ln32_98_fu_5271_p2            | -   |        | add_ln32_98  | add  | fabric  | 0       |
|    add_ln32_99_fu_5276_p2            | -   |        | add_ln32_99  | add  | fabric  | 0       |
|    add_ln32_100_fu_5394_p2           | -   |        | add_ln32_100 | add  | fabric  | 0       |
|    add_ln32_101_fu_5399_p2           | -   |        | add_ln32_101 | add  | fabric  | 0       |
|    add_ln32_102_fu_5404_p2           | -   |        | add_ln32_102 | add  | fabric  | 0       |
|    add_ln32_103_fu_5409_p2           | -   |        | add_ln32_103 | add  | fabric  | 0       |
|    add_ln32_104_fu_5527_p2           | -   |        | add_ln32_104 | add  | fabric  | 0       |
|    add_ln32_105_fu_5532_p2           | -   |        | add_ln32_105 | add  | fabric  | 0       |
|    add_ln32_106_fu_5537_p2           | -   |        | add_ln32_106 | add  | fabric  | 0       |
|    add_ln32_107_fu_5542_p2           | -   |        | add_ln32_107 | add  | fabric  | 0       |
|    add_ln32_108_fu_5660_p2           | -   |        | add_ln32_108 | add  | fabric  | 0       |
|    add_ln32_109_fu_5665_p2           | -   |        | add_ln32_109 | add  | fabric  | 0       |
|    add_ln32_110_fu_5670_p2           | -   |        | add_ln32_110 | add  | fabric  | 0       |
|    add_ln32_111_fu_5675_p2           | -   |        | add_ln32_111 | add  | fabric  | 0       |
|    add_ln32_112_fu_5793_p2           | -   |        | add_ln32_112 | add  | fabric  | 0       |
|    add_ln32_113_fu_5798_p2           | -   |        | add_ln32_113 | add  | fabric  | 0       |
|    add_ln32_114_fu_5803_p2           | -   |        | add_ln32_114 | add  | fabric  | 0       |
|    add_ln32_115_fu_5808_p2           | -   |        | add_ln32_115 | add  | fabric  | 0       |
|    add_ln32_116_fu_5926_p2           | -   |        | add_ln32_116 | add  | fabric  | 0       |
|    add_ln32_117_fu_5931_p2           | -   |        | add_ln32_117 | add  | fabric  | 0       |
|    add_ln32_118_fu_5936_p2           | -   |        | add_ln32_118 | add  | fabric  | 0       |
|    add_ln32_119_fu_5941_p2           | -   |        | add_ln32_119 | add  | fabric  | 0       |
|    add_ln32_120_fu_6059_p2           | -   |        | add_ln32_120 | add  | fabric  | 0       |
|    add_ln32_121_fu_6064_p2           | -   |        | add_ln32_121 | add  | fabric  | 0       |
|    add_ln32_122_fu_6069_p2           | -   |        | add_ln32_122 | add  | fabric  | 0       |
|    add_ln32_123_fu_6074_p2           | -   |        | add_ln32_123 | add  | fabric  | 0       |
|    add_ln32_124_fu_6192_p2           | -   |        | add_ln32_124 | add  | fabric  | 0       |
|    add_ln32_125_fu_6197_p2           | -   |        | add_ln32_125 | add  | fabric  | 0       |
|    add_ln32_126_fu_6202_p2           | -   |        | add_ln32_126 | add  | fabric  | 0       |
|    add_ln32_127_fu_6207_p2           | -   |        | add_ln32_127 | add  | fabric  | 0       |
+--------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------+------+------+--------+----------+---------+------+---------+
| Name      | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------+------+------+--------+----------+---------+------+---------+
| + atax    | 0    | 0    |        |          |         |      |         |
|   tmp_U   | -    | -    |        | tmp      | ram_s2p | auto | 1       |
|   tmp_1_U | -    | -    |        | tmp_1    | ram_s2p | auto | 1       |
|   tmp_2_U | -    | -    |        | tmp_2    | ram_s2p | auto | 1       |
|   tmp_3_U | -    | -    |        | tmp_3    | ram_s2p | auto | 1       |
+-----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+----------------------------------------------+
| Type            | Options                                   | Location                                     |
+-----------------+-------------------------------------------+----------------------------------------------+
| interface       | m_axi port=A offset=slave bundle=gmem     | ../atax/generate/atax.cpp:4 in atax, A       |
| interface       | m_axi port=x offset=slave bundle=gmem     | ../atax/generate/atax.cpp:5 in atax, x       |
| interface       | m_axi port=y_out offset=slave bundle=gmem | ../atax/generate/atax.cpp:6 in atax, y_out   |
| interface       | s_axilite port=A bundle=control           | ../atax/generate/atax.cpp:7 in atax, A       |
| interface       | s_axilite port=x bundle=control           | ../atax/generate/atax.cpp:8 in atax, x       |
| interface       | s_axilite port=y_out bundle=control       | ../atax/generate/atax.cpp:9 in atax, y_out   |
| interface       | s_axilite port=return bundle=control      | ../atax/generate/atax.cpp:10 in atax, return |
| array_partition | variable=A cyclic factor=4 dim=2          | ../atax/generate/atax.cpp:14 in atax, A      |
| array_partition | variable=x cyclic factor=4                | ../atax/generate/atax.cpp:15 in atax, x      |
| array_partition | variable=tmp cyclic factor=4              | ../atax/generate/atax.cpp:16 in atax, tmp    |
| array_partition | variable=y_out cyclic factor=4            | ../atax/generate/atax.cpp:17 in atax, y_out  |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:21 in atax         |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:29 in atax         |
+-----------------+-------------------------------------------+----------------------------------------------+


