Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 18 17:47:27 2018
| Host         : DESKTOP-IL90O25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rgb_timing_summary_routed.rpt -pb rgb_timing_summary_routed.pb -rpx rgb_timing_summary_routed.rpx -warn_on_violation
| Design       : rgb
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.148        0.000                      0                   11        0.250        0.000                      0                   11        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.148        0.000                      0                   11        0.250        0.000                      0                   11        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 count5us_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.792ns (31.185%)  route 1.748ns (68.815%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.518     5.686 r  count5us_reg[5]/Q
                         net (fo=5, routed)           0.688     6.374    count5us[5]
    SLICE_X64Y65         LUT5 (Prop_lut5_I1_O)        0.124     6.498 f  count5us[3]_i_2/O
                         net (fo=5, routed)           0.585     7.083    count5us[3]_i_2_n_0
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.150     7.233 r  count5us_done_i_1/O
                         net (fo=1, routed)           0.475     7.708    count5us_done_i_1_n_0
    SLICE_X65Y65         FDCE                                         r  count5us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500    14.871    clk_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  count5us_done_reg/C
                         clock pessimism              0.275    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y65         FDCE (Setup_fdce_C_D)       -0.255    14.856    count5us_done_reg
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.270ns  (required time - arrival time)
  Source:                 count5us_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.766ns (28.333%)  route 1.938ns (71.667%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.518     5.686 f  count5us_reg[5]/Q
                         net (fo=5, routed)           1.072     6.758    count5us[5]
    SLICE_X64Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.882 r  count5us[8]_i_4/O
                         net (fo=2, routed)           0.866     7.748    count5us[8]_i_4_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.872 r  count5us[7]_i_1/O
                         net (fo=1, routed)           0.000     7.872    p_0_in[7]
    SLICE_X65Y65         FDCE                                         r  count5us_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500    14.871    clk_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  count5us_reg[7]/C
                         clock pessimism              0.275    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y65         FDCE (Setup_fdce_C_D)        0.031    15.142    count5us_reg[7]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                  7.270    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 count5us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.923ns (34.985%)  route 1.715ns (65.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.167    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.478     5.645 f  count5us_reg[1]/Q
                         net (fo=5, routed)           0.822     6.468    count5us[1]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.295     6.763 r  count5us[6]_i_2/O
                         net (fo=3, routed)           0.893     7.656    count5us[6]_i_2_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I3_O)        0.150     7.806 r  count5us[5]_i_1/O
                         net (fo=1, routed)           0.000     7.806    p_0_in[5]
    SLICE_X64Y65         FDCE                                         r  count5us_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500    14.871    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[5]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X64Y65         FDCE (Setup_fdce_C_D)        0.091    15.200    count5us_reg[5]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 count5us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.897ns (34.428%)  route 1.708ns (65.572%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.167    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.478     5.645 f  count5us_reg[1]/Q
                         net (fo=5, routed)           0.822     6.468    count5us[1]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.295     6.763 r  count5us[6]_i_2/O
                         net (fo=3, routed)           0.886     7.649    count5us[6]_i_2_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.773 r  count5us[4]_i_1/O
                         net (fo=1, routed)           0.000     7.773    p_0_in[4]
    SLICE_X64Y65         FDCE                                         r  count5us_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500    14.871    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[4]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X64Y65         FDCE (Setup_fdce_C_D)        0.077    15.186    count5us_reg[4]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 count5us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.923ns (35.076%)  route 1.708ns (64.924%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.167    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.478     5.645 f  count5us_reg[1]/Q
                         net (fo=5, routed)           0.822     6.468    count5us[1]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.295     6.763 r  count5us[6]_i_2/O
                         net (fo=3, routed)           0.886     7.649    count5us[6]_i_2_n_0
    SLICE_X64Y65         LUT5 (Prop_lut5_I3_O)        0.150     7.799 r  count5us[6]_i_1/O
                         net (fo=1, routed)           0.000     7.799    p_0_in[6]
    SLICE_X64Y65         FDCE                                         r  count5us_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500    14.871    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[6]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X64Y65         FDCE (Setup_fdce_C_D)        0.118    15.227    count5us_reg[6]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 count5us_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.903ns (40.230%)  route 1.342ns (59.770%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.167    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.478     5.645 r  count5us_reg[3]/Q
                         net (fo=9, routed)           0.876     6.521    count5us[3]
    SLICE_X65Y65         LUT4 (Prop_lut4_I3_O)        0.301     6.822 f  count5us[8]_i_3/O
                         net (fo=5, routed)           0.466     7.288    count5us[8]_i_3_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.412 r  count5us[8]_i_1/O
                         net (fo=1, routed)           0.000     7.412    p_0_in[8]
    SLICE_X65Y65         FDCE                                         r  count5us_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500    14.871    clk_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  count5us_reg[8]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X65Y65         FDCE (Setup_fdce_C_D)        0.029    15.138    count5us_reg[8]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  7.726    

Slack (MET) :             7.949ns  (required time - arrival time)
  Source:                 count5us_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.766ns (37.045%)  route 1.302ns (62.955%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.518     5.686 f  count5us_reg[5]/Q
                         net (fo=5, routed)           0.688     6.374    count5us[5]
    SLICE_X64Y65         LUT5 (Prop_lut5_I1_O)        0.124     6.498 r  count5us[3]_i_2/O
                         net (fo=5, routed)           0.614     7.112    count5us[3]_i_2_n_0
    SLICE_X64Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.236 r  count5us[0]_i_1/O
                         net (fo=1, routed)           0.000     7.236    p_0_in[0]
    SLICE_X64Y66         FDCE                                         r  count5us_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.499    14.870    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[0]/C
                         clock pessimism              0.273    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X64Y66         FDCE (Setup_fdce_C_D)        0.077    15.185    count5us_reg[0]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                  7.949    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 count5us_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.766ns (37.098%)  route 1.299ns (62.902%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.518     5.686 f  count5us_reg[5]/Q
                         net (fo=5, routed)           0.688     6.374    count5us[5]
    SLICE_X64Y65         LUT5 (Prop_lut5_I1_O)        0.124     6.498 r  count5us[3]_i_2/O
                         net (fo=5, routed)           0.611     7.109    count5us[3]_i_2_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.233 r  count5us[2]_i_1/O
                         net (fo=1, routed)           0.000     7.233    p_0_in[2]
    SLICE_X64Y66         FDCE                                         r  count5us_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.499    14.870    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[2]/C
                         clock pessimism              0.273    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X64Y66         FDCE (Setup_fdce_C_D)        0.081    15.189    count5us_reg[2]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 count5us_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.792ns (37.826%)  route 1.302ns (62.174%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.518     5.686 f  count5us_reg[5]/Q
                         net (fo=5, routed)           0.688     6.374    count5us[5]
    SLICE_X64Y65         LUT5 (Prop_lut5_I1_O)        0.124     6.498 r  count5us[3]_i_2/O
                         net (fo=5, routed)           0.614     7.112    count5us[3]_i_2_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.150     7.262 r  count5us[1]_i_1/O
                         net (fo=1, routed)           0.000     7.262    p_0_in[1]
    SLICE_X64Y66         FDCE                                         r  count5us_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.499    14.870    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[1]/C
                         clock pessimism              0.273    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X64Y66         FDCE (Setup_fdce_C_D)        0.118    15.226    count5us_reg[1]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 count5us_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.792ns (37.881%)  route 1.299ns (62.119%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.617     5.168    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.518     5.686 f  count5us_reg[5]/Q
                         net (fo=5, routed)           0.688     6.374    count5us[5]
    SLICE_X64Y65         LUT5 (Prop_lut5_I1_O)        0.124     6.498 r  count5us[3]_i_2/O
                         net (fo=5, routed)           0.611     7.109    count5us[3]_i_2_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.150     7.259 r  count5us[3]_i_1/O
                         net (fo=1, routed)           0.000     7.259    p_0_in[3]
    SLICE_X64Y66         FDCE                                         r  count5us_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.499    14.870    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[3]/C
                         clock pessimism              0.273    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X64Y66         FDCE (Setup_fdce_C_D)        0.118    15.226    count5us_reg[3]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  7.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 count5us_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  count5us_reg[4]/Q
                         net (fo=5, routed)           0.174     1.838    count5us[4]
    SLICE_X64Y65         LUT5 (Prop_lut5_I4_O)        0.043     1.881 r  count5us[6]_i_1/O
                         net (fo=1, routed)           0.000     1.881    p_0_in[6]
    SLICE_X64Y65         FDCE                                         r  count5us_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.855     2.014    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[6]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X64Y65         FDCE (Hold_fdce_C_D)         0.131     1.631    count5us_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count5us_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  count5us_reg[4]/Q
                         net (fo=5, routed)           0.174     1.838    count5us[4]
    SLICE_X64Y65         LUT5 (Prop_lut5_I3_O)        0.045     1.883 r  count5us[4]_i_1/O
                         net (fo=1, routed)           0.000     1.883    p_0_in[4]
    SLICE_X64Y65         FDCE                                         r  count5us_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.855     2.014    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[4]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X64Y65         FDCE (Hold_fdce_C_D)         0.120     1.620    count5us_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count5us_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.586     1.499    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  count5us_reg[0]/Q
                         net (fo=6, routed)           0.187     1.851    count5us[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I3_O)        0.043     1.894 r  count5us[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    p_0_in[1]
    SLICE_X64Y66         FDCE                                         r  count5us_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.855     2.013    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[1]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X64Y66         FDCE (Hold_fdce_C_D)         0.131     1.630    count5us_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count5us_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.323%)  route 0.169ns (47.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  count5us_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.141     1.641 f  count5us_reg[8]/Q
                         net (fo=4, routed)           0.169     1.811    count5us[8]
    SLICE_X65Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.856 r  count5us[7]_i_1/O
                         net (fo=1, routed)           0.000     1.856    p_0_in[7]
    SLICE_X65Y65         FDCE                                         r  count5us_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.855     2.014    clk_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  count5us_reg[7]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X65Y65         FDCE (Hold_fdce_C_D)         0.092     1.592    count5us_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rgb_led_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  rgb_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  rgb_led_reg/Q
                         net (fo=2, routed)           0.172     1.814    rgb_led_OBUF
    SLICE_X65Y65         LUT2 (Prop_lut2_I1_O)        0.045     1.859 r  rgb_led_i_1/O
                         net (fo=1, routed)           0.000     1.859    rgb_led_i_1_n_0
    SLICE_X65Y65         FDCE                                         r  rgb_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.855     2.014    clk_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  rgb_led_reg/C
                         clock pessimism             -0.513     1.500    
    SLICE_X65Y65         FDCE (Hold_fdce_C_D)         0.092     1.592    rgb_led_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 count5us_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.586     1.499    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.164     1.663 f  count5us_reg[0]/Q
                         net (fo=6, routed)           0.187     1.851    count5us[0]
    SLICE_X64Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  count5us[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    p_0_in[0]
    SLICE_X64Y66         FDCE                                         r  count5us_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.855     2.013    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[0]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X64Y66         FDCE (Hold_fdce_C_D)         0.120     1.619    count5us_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 count5us_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  count5us_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  count5us_reg[8]/Q
                         net (fo=4, routed)           0.190     1.832    count5us[8]
    SLICE_X65Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.877 r  count5us[8]_i_1/O
                         net (fo=1, routed)           0.000     1.877    p_0_in[8]
    SLICE_X65Y65         FDCE                                         r  count5us_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.855     2.014    clk_IBUF_BUFG
    SLICE_X65Y65         FDCE                                         r  count5us_reg[8]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X65Y65         FDCE (Hold_fdce_C_D)         0.091     1.591    count5us_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 count5us_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.249ns (58.739%)  route 0.175ns (41.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.148     1.648 f  count5us_reg[6]/Q
                         net (fo=5, routed)           0.175     1.823    count5us[6]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.101     1.924 r  count5us[5]_i_1/O
                         net (fo=1, routed)           0.000     1.924    p_0_in[5]
    SLICE_X64Y65         FDCE                                         r  count5us_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.855     2.014    clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  count5us_reg[5]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X64Y65         FDCE (Hold_fdce_C_D)         0.133     1.633    count5us_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 count5us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.835%)  route 0.182ns (42.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.586     1.499    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.148     1.647 r  count5us_reg[1]/Q
                         net (fo=5, routed)           0.182     1.829    count5us[1]
    SLICE_X64Y66         LUT5 (Prop_lut5_I3_O)        0.101     1.930 r  count5us[3]_i_1/O
                         net (fo=1, routed)           0.000     1.930    p_0_in[3]
    SLICE_X64Y66         FDCE                                         r  count5us_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.855     2.013    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[3]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X64Y66         FDCE (Hold_fdce_C_D)         0.131     1.630    count5us_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 count5us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.246ns (57.539%)  route 0.182ns (42.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.586     1.499    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.148     1.647 r  count5us_reg[1]/Q
                         net (fo=5, routed)           0.182     1.829    count5us[1]
    SLICE_X64Y66         LUT5 (Prop_lut5_I2_O)        0.098     1.927 r  count5us[2]_i_1/O
                         net (fo=1, routed)           0.000     1.927    p_0_in[2]
    SLICE_X64Y66         FDCE                                         r  count5us_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.855     2.013    clk_IBUF_BUFG
    SLICE_X64Y66         FDCE                                         r  count5us_reg[2]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X64Y66         FDCE (Hold_fdce_C_D)         0.121     1.620    count5us_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y65    count5us_done_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y66    count5us_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y66    count5us_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y66    count5us_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y66    count5us_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y65    count5us_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y65    count5us_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y65    count5us_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y65    count5us_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count5us_done_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66    count5us_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66    count5us_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66    count5us_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66    count5us_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65    count5us_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65    count5us_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65    count5us_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count5us_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count5us_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count5us_done_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66    count5us_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66    count5us_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66    count5us_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66    count5us_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65    count5us_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65    count5us_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65    count5us_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count5us_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    count5us_reg[8]/C



