/*
 * HMAC Register Sanity Test - TC_HMAC_001 (P0)
 *
 * Verifies register default readback and basic RW access for HMAC.
 *
 * Execution:
 *   make test-sep TEST_NAME=sep_hmac_reg_sanity_test STACK=sim
 *
 * Copyright 2025 Tenstorrent Inc.
 */

#include <stdint.h>
#include <stdio.h>
#include "och_sep_top_reg.h"
#include "och_sep_common.h"
#include "test_completion.h"
#include "sep_outbound_filter.h"

static int check_reg(const char *name, uint32_t actual, uint32_t expected)
{
    int ok = (actual == expected);
    printf("  %s: 0x%08x (expected 0x%08x) - %s\n",
           name, actual, expected, ok ? "PASS" : "FAIL");
    return ok;
}

static int check_rw(const char *name, uint32_t addr, uint32_t val)
{
    WRITE_REG(addr, val);
    uint32_t rb = READ_REG(addr);
    return check_reg(name, rb, val);
}

int main(void)
{
    sep_outbound_filter_init();

    printf("\n========================================\n");
    printf("HMAC Register Sanity Test (TC_HMAC_001)\n");
    printf("========================================\n\n");

    int pass = 1;

    printf("Step 1: Check defaults\n");
    if (!check_reg("STATUS", READ_REG(HMAC_STATUS_REG_ADDR), 0x3)) pass = 0;
    if (!check_reg("CFG", READ_REG(HMAC_CFG_REG_ADDR), HMAC_CFG_REG_DEFAULT)) pass = 0;
    if (!check_reg("ERR_CODE", READ_REG(HMAC_ERR_CODE_REG_ADDR), 0x0)) pass = 0;
    if (!check_reg("INTR_ENABLE", READ_REG(HMAC_INTR_ENABLE_REG_ADDR), 0x0)) pass = 0;
    if (!check_reg("INTR_STATE", READ_REG(HMAC_INTR_STATE_REG_ADDR), 0x0)) pass = 0;

    printf("\nStep 2: INTR_ENABLE RW\n");
    if (!check_rw("INTR_ENABLE=0x7", HMAC_INTR_ENABLE_REG_ADDR, 0x7)) pass = 0;
    if (!check_rw("INTR_ENABLE=0x0", HMAC_INTR_ENABLE_REG_ADDR, 0x0)) pass = 0;

    printf("\nStep 3: INTR_TEST -> INTR_STATE\n");
    HMAC_INTR_TEST_reg_u intr_test = {.f.hmac_done = 1};
    WRITE_REG(HMAC_INTR_TEST_REG_ADDR, intr_test.val);
    HMAC_INTR_STATE_reg_u intr = {.val = READ_REG(HMAC_INTR_STATE_REG_ADDR)};
    if (!check_reg("INTR_STATE.hmac_done after INTR_TEST", intr.f.hmac_done, 1)) pass = 0;

    printf("\nStep 4: W1C clear INTR_STATE\n");
    WRITE_REG(HMAC_INTR_STATE_REG_ADDR, intr.val);
    intr.val = READ_REG(HMAC_INTR_STATE_REG_ADDR);
    if (!check_reg("INTR_STATE after W1C", intr.val, 0x0)) pass = 0;

    printf("\nStep 5: MSG_LENGTH RW\n");
    if (!check_rw("MSG_LENGTH_LOWER=0x12345678", HMAC_MSG_LENGTH_LOWER_REG_ADDR, 0x12345678)) pass = 0;
    if (!check_rw("MSG_LENGTH_UPPER=0x9ABCDEF0", HMAC_MSG_LENGTH_UPPER_REG_ADDR, 0x9ABCDEF0)) pass = 0;
    WRITE_REG(HMAC_MSG_LENGTH_LOWER_REG_ADDR, 0);
    WRITE_REG(HMAC_MSG_LENGTH_UPPER_REG_ADDR, 0);

    printf("\nStep 6: DIGEST_0 default read (HW-driven, not SW RW)\n");
    /* DIGEST registers are HW-driven (hw2reg path always active). SW writes are
     * valid only for context restore before hash_continue, not for simple RW test.
     * Verify the reset default (0x0) is readable. */
    if (!check_reg("DIGEST_0 default=0", READ_REG(HMAC_DIGEST_0__REG_ADDR), 0x0)) pass = 0;

    printf("\n========================================\n");
    if (pass) {
        printf("=== HMAC REG SANITY TEST PASSED ===\n");
        test_pass(0);
    } else {
        printf("=== HMAC REG SANITY TEST FAILED ===\n");
        test_fail(0);
    }
    printf("========================================\n");

    while (1) { __asm__("wfi"); }
    return pass ? 0 : -1;
}
