module Register(clk, clr, enable, D, Q);

	input [31:0] D;
	input clk, clr, enable;
	output reg [31:0] Q;
	
	always @(posedge clk)
		if(clr)
			Q <= 0;
		else if(enable)
			Q = D;
endmodule



