{
  "Top": "Direct_FIR_DSP_HLS",
  "RtlTop": "Direct_FIR_DSP_HLS",
  "RtlPrefix": "",
  "RtlSubPrefix": "Direct_FIR_DSP_HLS_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=Direct_FIR_DSP_HLS",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Direct_FIR_DSP_HLS"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "7",
    "Latency": "6"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Direct_FIR_DSP_HLS",
    "Version": "1.0",
    "DisplayName": "Direct_FIR_DSP_HLS",
    "Revision": "2114350905",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Direct_FIR_DSP_HLS_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_normal_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.dat",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.res"
    ],
    "Vhdl": [
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_8ns_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_9ns_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_9s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_10ns_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_10s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_10s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_11s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_12ns_30_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_12s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_12s_29_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_13ns_31_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_14ns_31_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_17s_17s_7ns_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_17s_17s_9s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_am_addmul_17s_18s_7ns_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_FIR_filter.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_mul_18s_7ns_25_1_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_mul_18s_10ns_27_1_1.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS_regslice_both.vhd",
      "impl\/vhdl\/Direct_FIR_DSP_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_8ns_26_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_9ns_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_9s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_10ns_28_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_10s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_10s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_11s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_12ns_30_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_12s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_12s_29_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_13ns_31_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_16s_16s_14ns_31_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_17s_17s_7ns_25_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_17s_17s_9s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_am_addmul_17s_18s_7ns_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_FIR_filter.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/Direct_FIR_DSP_HLS_mul_18s_7ns_25_1_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_mul_18s_10ns_27_1_1.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS_regslice_both.v",
      "impl\/verilog\/Direct_FIR_DSP_HLS.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Direct_FIR_DSP_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Direct_FIR_DSP_HLS",
      "Instances": [{
          "ModuleName": "FIR_filter",
          "InstanceName": "grp_FIR_filter_fu_827",
          "BindInstances": "tmp_fu_3924_p2 tmp12_fu_3978_p2 tmp1_fu_3990_p2 tmp16_fu_9330_p2 tmp21_fu_4006_p2 tmp24_fu_4032_p2 ama_addmuladd_19s_16s_7ns_26s_27_4_1_U3 ama_addmuladd_19s_16s_7ns_26s_27_4_1_U3 ama_addmuladd_19s_16s_7ns_26s_27_4_1_U3 tmp3_fu_4050_p2 tmp4_fu_4060_p2 tmp2_fu_4070_p2 tmp17_fu_4080_p2 tmp18_fu_4090_p2 tmp5_fu_4100_p2 tmp35_fu_4110_p2 tmp36_fu_8283_p2 tmp39_fu_4116_p2 tmp19_fu_4126_p2 tmp37_fu_4136_p2 tmp20_fu_4146_p2 ama_addmuladd_19s_16s_6ns_22s_25_4_1_U4 ama_addmuladd_19s_16s_6ns_22s_25_4_1_U4 ama_addmuladd_19s_16s_6ns_22s_25_4_1_U4 tmp55_fu_4168_p2 tmp56_fu_4178_p2 tmp38_fu_4188_p2 tmp58_fu_4198_p2 tmp67_fu_4208_p2 tmp57_fu_4218_p2 tmp53_fu_4228_p2 tmp59_fu_4234_p2 tmp60_fu_4244_p2 tmp68_fu_4254_p2 grp_fu_10017_p3 tmp71_fu_4288_p2 tmp72_fu_4298_p2 tmp69_fu_4308_p2 tmp78_fu_9358_p2 tmp83_fu_4342_p2 tmp84_fu_4352_p2 tmp70_fu_4362_p2 grp_fu_9926_p30 tmp80_fu_4396_p2 tmp79_fu_4406_p2 tmp82_fu_4416_p2 tmp81_fu_4426_p2 tmp95_fu_4436_p2 sum_fu_4442_p2 grp_fu_9882_p0 ama_submuladd_19s_16s_7ns_25s_26_4_1_U5 ama_submuladd_19s_16s_7ns_25s_26_4_1_U5 ama_submuladd_19s_16s_7ns_25s_26_4_1_U5 tmp109_fu_4474_p2 tmp97_fu_4500_p2 ama_addmuladd_17s_18s_7ns_25s_26_4_1_U6 ama_addmuladd_17s_18s_7ns_25s_26_4_1_U6 ama_addmuladd_17s_18s_7ns_25s_26_4_1_U6 ama_addmuladd_17s_18s_7ns_25s_26_4_1_U6 sum1_fu_4510_p2 grp_fu_9904_p0 ama_submuladd_19s_16s_6ns_24s_25_4_1_U7 ama_submuladd_19s_16s_6ns_24s_25_4_1_U7 ama_submuladd_19s_16s_6ns_24s_25_4_1_U7 tmp99_fu_4566_p2 tmp98_fu_4576_p2 tmp101_fu_4586_p2 tmp100_fu_4596_p2 tmp1293_fu_4606_p2 tmp133_fu_4612_p2 tmp107_fu_4638_p2 ama_addmuladd_17s_18s_6ns_24s_25_4_1_U8 ama_addmuladd_17s_18s_6ns_24s_25_4_1_U8 ama_addmuladd_17s_18s_6ns_24s_25_4_1_U8 tmp143_fu_4648_p2 tmp148_fu_8450_p2 tmp115_fu_4686_p2 tmp108_fu_4696_p2 tmp117_fu_4706_p2 tmp116_fu_4716_p2 ama_addmuladd_18s_18s_7ns_26s_27_4_1_U9 ama_addmuladd_18s_18s_7ns_26s_27_4_1_U9 ama_addmuladd_18s_18s_7ns_26s_27_4_1_U9 tmp157_fu_4726_p2 tmp118_fu_4752_p2 am_addmul_17s_18s_7ns_27_4_1_U10 am_addmul_17s_18s_7ns_27_4_1_U10 am_addmul_17s_18s_7ns_27_4_1_U10 tmp119_fu_4762_p2 tmp125_fu_4772_p2 tmp165_fu_4782_p2 grp_fu_10237_p3 tmp169_fu_4788_p2 mul_18s_10ns_27_1_1_U1 tmp126_fu_4810_p2 tmp127_fu_4820_p2 ama_addmuladd_17s_17s_9s_26s_27_4_1_U11 ama_addmuladd_17s_17s_9s_26s_27_4_1_U11 ama_addmuladd_17s_17s_9s_26s_27_4_1_U11 tmp128_fu_4830_p2 tmp129_fu_4840_p2 am_addmul_17s_17s_9s_27_4_1_U12 am_addmul_17s_17s_9s_27_4_1_U12 am_addmul_17s_17s_9s_27_4_1_U12 tmp131_fu_4850_p2 tmp132_fu_4856_p2 ama_addmuladd_17s_17s_9s_27s_27_4_1_U56 ama_addmuladd_17s_17s_9s_27s_27_4_1_U56 ama_addmuladd_17s_17s_9s_27s_27_4_1_U56 tmp139_fu_4862_p2 tmp140_fu_4872_p2 tmp187_fu_4882_p2 grp_fu_10303_p3 tmp191_fu_4888_p2 grp_fu_9962_p0 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U13 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U13 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U13 tmp197_fu_4904_p2 grp_fu_9962_p30 tmp141_fu_4926_p2 tmp142_fu_4936_p2 tmp203_fu_4946_p2 grp_fu_10324_p3 tmp155_fu_4952_p2 tmp156_fu_4962_p2 tmp207_fu_4972_p2 tmp208_fu_8592_p2 tmp211_fu_4978_p2 tmp214_fu_8624_p2 tmp217_fu_5000_p2 mul_18s_7ns_25_1_1_U2 tmp167_fu_5022_p2 tmp168_fu_5032_p2 ama_addmuladd_17s_17s_8s_24s_25_4_1_U14 ama_addmuladd_17s_17s_8s_24s_25_4_1_U14 ama_addmuladd_17s_17s_8s_24s_25_4_1_U14 tmp189_fu_5042_p2 tmp190_fu_5052_p2 ama_addmuladd_17s_17s_7s_24s_25_4_1_U15 ama_addmuladd_17s_17s_7s_24s_25_4_1_U15 ama_addmuladd_17s_17s_7s_24s_25_4_1_U15 tmp195_fu_5062_p2 tmp196_fu_5072_p2 tmp231_fu_5082_p2 tmp232_fu_5112_p2 tmp209_fu_5122_p2 tmp210_fu_5132_p2 tmp235_fu_5142_p2 tmp239_fu_5174_p2 tmp245_fu_5196_p2 grp_fu_9995_p0 ama_submuladd_18s_16s_6ns_25s_25_4_1_U16 ama_submuladd_18s_16s_6ns_25s_25_4_1_U16 ama_submuladd_18s_16s_6ns_25s_25_4_1_U16 tmp251_fu_5212_p2 grp_fu_9904_p30 tmp215_fu_5234_p2 tmp216_fu_5244_p2 tmp257_fu_5254_p2 tmp237_fu_5296_p2 tmp238_fu_5306_p2 tmp261_fu_5316_p2 tmp265_fu_5352_p2 grp_fu_10006_p0 ama_submuladd_18s_16s_5ns_24s_24_4_1_U17 ama_submuladd_18s_16s_5ns_24s_24_4_1_U17 ama_submuladd_18s_16s_5ns_24s_24_4_1_U17 tmp271_fu_5368_p2 grp_fu_10006_p3 tmp277_fu_5390_p2 grp_fu_10017_p0 ama_submuladd_18s_16s_5ns_25s_25_4_1_U18 ama_submuladd_18s_16s_5ns_25s_25_4_1_U18 ama_submuladd_18s_16s_5ns_25s_25_4_1_U18 ama_submuladd_18s_16s_5ns_25s_25_4_1_U18 tmp243_fu_5406_p2 tmp244_fu_5416_p2 tmp283_fu_5426_p2 tmp249_fu_5444_p2 tmp250_fu_5454_p2 tmp287_fu_5464_p2 tmp291_fu_5500_p2 tmp294_fu_5546_p2 tmp263_fu_5552_p2 tmp264_fu_5562_p2 tmp297_fu_5572_p2 tmp269_fu_5608_p2 tmp270_fu_5618_p2 am_addmul_17s_17s_7ns_25_4_1_U19 am_addmul_17s_17s_7ns_25_4_1_U19 am_addmul_17s_17s_7ns_25_4_1_U19 am_addmul_16s_16s_14ns_31_4_1_U20 am_addmul_16s_16s_14ns_31_4_1_U20 am_addmul_16s_16s_14ns_31_4_1_U20 ama_addmuladd_16s_16s_13ns_31s_32_4_1_U80 ama_addmuladd_16s_16s_13ns_31s_32_4_1_U80 ama_addmuladd_16s_16s_13ns_31s_32_4_1_U80 ama_addmuladd_16s_16s_13ns_31s_32_4_1_U80 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U57 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U57 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U57 am_addmul_16s_16s_13ns_31_4_1_U21 am_addmul_16s_16s_13ns_31_4_1_U21 am_addmul_16s_16s_13ns_31_4_1_U21 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U58 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U58 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U58 am_addmul_16s_16s_12ns_30_4_1_U22 am_addmul_16s_16s_12ns_30_4_1_U22 am_addmul_16s_16s_12ns_30_4_1_U22 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U59 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U59 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U59 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U59 am_addmul_16s_16s_9ns_27_4_1_U23 am_addmul_16s_16s_9ns_27_4_1_U23 am_addmul_16s_16s_9ns_27_4_1_U23 ama_addmuladd_16s_16s_11s_27s_27_4_1_U60 ama_addmuladd_16s_16s_11s_27s_27_4_1_U60 ama_addmuladd_16s_16s_11s_27s_27_4_1_U60 am_addmul_16s_16s_12s_29_4_1_U24 am_addmul_16s_16s_12s_29_4_1_U24 am_addmul_16s_16s_12s_29_4_1_U24 ama_addmuladd_16s_16s_12s_29s_29_4_1_U61 ama_addmuladd_16s_16s_12s_29s_29_4_1_U61 ama_addmuladd_16s_16s_12s_29s_29_4_1_U61 am_addmul_16s_16s_12s_29_4_1_U25 am_addmul_16s_16s_12s_29_4_1_U25 am_addmul_16s_16s_12s_29_4_1_U25 ama_addmuladd_16s_16s_12s_29s_29_4_1_U62 ama_addmuladd_16s_16s_12s_29s_29_4_1_U62 ama_addmuladd_16s_16s_12s_29s_29_4_1_U62 am_addmul_16s_16s_12s_28_4_1_U26 am_addmul_16s_16s_12s_28_4_1_U26 am_addmul_16s_16s_12s_28_4_1_U26 ama_addmuladd_16s_16s_11s_28s_28_4_1_U63 ama_addmuladd_16s_16s_11s_28s_28_4_1_U63 ama_addmuladd_16s_16s_11s_28s_28_4_1_U63 tmp333_fu_5628_p2 tmp334_fu_9375_p2 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U64 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U64 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U64 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U64 am_addmul_16s_16s_10ns_28_4_1_U27 am_addmul_16s_16s_10ns_28_4_1_U27 am_addmul_16s_16s_10ns_28_4_1_U27 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U28 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U28 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U28 tmp341_fu_5634_p2 grp_fu_10100_p30 am_addmul_16s_16s_10ns_28_4_1_U29 am_addmul_16s_16s_10ns_28_4_1_U29 am_addmul_16s_16s_10ns_28_4_1_U29 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U65 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U65 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U65 am_addmul_16s_16s_9ns_27_4_1_U30 am_addmul_16s_16s_9ns_27_4_1_U30 am_addmul_16s_16s_9ns_27_4_1_U30 ama_addmuladd_16s_16s_10s_27s_27_4_1_U66 ama_addmuladd_16s_16s_10s_27s_27_4_1_U66 ama_addmuladd_16s_16s_10s_27s_27_4_1_U66 am_addmul_16s_16s_11s_28_4_1_U31 am_addmul_16s_16s_11s_28_4_1_U31 am_addmul_16s_16s_11s_28_4_1_U31 ama_addmuladd_16s_16s_11s_28s_28_4_1_U67 ama_addmuladd_16s_16s_11s_28s_28_4_1_U67 ama_addmuladd_16s_16s_11s_28s_28_4_1_U67 am_addmul_16s_16s_11s_28_4_1_U32 am_addmul_16s_16s_11s_28_4_1_U32 am_addmul_16s_16s_11s_28_4_1_U32 ama_addmuladd_16s_16s_11s_28s_28_4_1_U68 ama_addmuladd_16s_16s_11s_28s_28_4_1_U68 ama_addmuladd_16s_16s_11s_28s_28_4_1_U68 ama_addmuladd_16s_16s_10s_26s_27_4_1_U33 ama_addmuladd_16s_16s_10s_26s_27_4_1_U33 ama_addmuladd_16s_16s_10s_26s_27_4_1_U33 tmp361_fu_5640_p2 tmp363_fu_5646_p2 tmp364_fu_9107_p2 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U34 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U34 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U34 tmp367_fu_5652_p2 grp_fu_10152_p3 tmp369_fu_5658_p2 grp_fu_10163_p30 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U35 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U35 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U35 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U36 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U36 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U36 tmp375_fu_5664_p2 grp_fu_10174_p30 am_addmul_16s_16s_10s_27_4_1_U37 am_addmul_16s_16s_10s_27_4_1_U37 am_addmul_16s_16s_10s_27_4_1_U37 ama_addmuladd_16s_16s_10s_27s_27_4_1_U69 ama_addmuladd_16s_16s_10s_27s_27_4_1_U69 ama_addmuladd_16s_16s_10s_27s_27_4_1_U69 am_addmul_16s_16s_10s_27_4_1_U38 am_addmul_16s_16s_10s_27_4_1_U38 am_addmul_16s_16s_10s_27_4_1_U38 ama_addmuladd_16s_16s_10s_27s_27_4_1_U70 ama_addmuladd_16s_16s_10s_27s_27_4_1_U70 ama_addmuladd_16s_16s_10s_27s_27_4_1_U70 tmp385_fu_5670_p2 grp_fu_10201_p30 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U39 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U39 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U39 am_addmul_16s_16s_9ns_27_4_1_U40 am_addmul_16s_16s_9ns_27_4_1_U40 am_addmul_16s_16s_9ns_27_4_1_U40 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U71 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U71 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U71 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U72 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U72 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U72 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U72 ama_addmuladd_16s_16s_9s_27s_28_4_1_U41 ama_addmuladd_16s_16s_9s_27s_28_4_1_U41 ama_addmuladd_16s_16s_9s_27s_28_4_1_U41 ama_addmuladd_16s_16s_9s_27s_28_4_1_U41 am_addmul_16s_16s_10s_26_4_1_U42 am_addmul_16s_16s_10s_26_4_1_U42 am_addmul_16s_16s_10s_26_4_1_U42 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U73 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U73 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U73 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U43 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U43 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U43 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U44 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U44 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U44 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U44 tmp405_fu_5676_p2 grp_fu_10258_p30 ama_addmuladd_16s_16s_9s_25s_26_4_1_U45 ama_addmuladd_16s_16s_9s_25s_26_4_1_U45 ama_addmuladd_16s_16s_9s_25s_26_4_1_U45 am_addmul_16s_16s_9s_26_4_1_U46 am_addmul_16s_16s_9s_26_4_1_U46 am_addmul_16s_16s_9s_26_4_1_U46 ama_addmuladd_16s_16s_9s_26s_26_4_1_U74 ama_addmuladd_16s_16s_9s_26s_26_4_1_U74 ama_addmuladd_16s_16s_9s_26s_26_4_1_U74 tmp413_fu_5682_p2 tmp414_fu_8942_p2 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U81 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U81 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U81 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U81 am_addmul_16s_16s_8ns_26_4_1_U47 am_addmul_16s_16s_8ns_26_4_1_U47 am_addmul_16s_16s_8ns_26_4_1_U47 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U75 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U75 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U75 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U48 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U48 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U48 tmp423_fu_5688_p2 tmp424_fu_8974_p2 am_addmul_16s_16s_9s_26_4_1_U49 am_addmul_16s_16s_9s_26_4_1_U49 am_addmul_16s_16s_9s_26_4_1_U49 ama_addmuladd_16s_16s_8s_26s_26_4_1_U76 ama_addmuladd_16s_16s_8s_26s_26_4_1_U76 ama_addmuladd_16s_16s_8s_26s_26_4_1_U76 ama_addmuladd_16s_16s_8s_26s_26_4_1_U76 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U50 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U50 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U50 tmp431_fu_5694_p2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 ama_addmuladd_16s_16s_8s_26s_26_4_1_U77 ama_addmuladd_16s_16s_8s_26s_26_4_1_U77 ama_addmuladd_16s_16s_8s_26s_26_4_1_U77 ama_addmuladd_16s_16s_8s_26s_26_4_1_U77 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U52 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U52 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U52 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U52 tmp439_fu_5700_p2 tmp440_fu_9040_p2 ama_addmuladd_16s_16s_8s_22s_24_4_1_U53 ama_addmuladd_16s_16s_8s_22s_24_4_1_U53 ama_addmuladd_16s_16s_8s_22s_24_4_1_U53 tmp443_fu_5706_p2 tmp444_fu_9072_p2 ama_addmuladd_16s_16s_7ns_21s_24_4_1_U54 ama_addmuladd_16s_16s_7ns_21s_24_4_1_U54 ama_addmuladd_16s_16s_7ns_21s_24_4_1_U54 ama_addmuladd_16s_16s_6ns_24s_25_4_1_U55 ama_addmuladd_16s_16s_6ns_24s_25_4_1_U55 ama_addmuladd_16s_16s_6ns_24s_25_4_1_U55 ama_addmuladd_16s_16s_6ns_24s_25_4_1_U55 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U78 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U78 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U78 ama_addmuladd_16s_16s_10s_27s_27_4_1_U79 ama_addmuladd_16s_16s_10s_27s_27_4_1_U79 ama_addmuladd_16s_16s_10s_27s_27_4_1_U79 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U57 ama_addmuladd_16s_16s_13ns_31s_32_4_1_U80 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U58 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U59 add_ln26_4_fu_9391_p2 add_ln26_5_fu_9757_p2 ama_addmuladd_16s_16s_11s_27s_27_4_1_U60 ama_addmuladd_16s_16s_12s_29s_29_4_1_U61 add_ln26_8_fu_9402_p2 ama_addmuladd_16s_16s_12s_29s_29_4_1_U62 ama_addmuladd_16s_16s_11s_28s_28_4_1_U63 add_ln26_11_fu_9418_p2 add_ln26_12_fu_9428_p2 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U64 add_ln26_15_fu_9434_p2 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U28 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U65 add_ln26_18_fu_9446_p2 add_ln26_19_fu_9455_p2 ama_addmuladd_16s_16s_10s_27s_27_4_1_U66 ama_addmuladd_16s_16s_11s_28s_28_4_1_U67 ama_addmuladd_16s_16s_11s_28s_28_4_1_U68 ama_addmuladd_16s_16s_10s_26s_27_4_1_U33 add_ln26_25_fu_9480_p2 add_ln26_27_fu_9499_p2 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U34 add_ln26_30_fu_9117_p2 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U35 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U36 add_ln26_33_fu_9129_p2 add_ln26_34_fu_9138_p2 ama_addmuladd_16s_16s_10s_27s_27_4_1_U69 ama_addmuladd_16s_16s_10s_27s_27_4_1_U70 add_ln26_37_fu_9514_p2 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U39 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U71 add_ln26_40_fu_9530_p2 add_ln26_41_fu_9540_p2 add_ln26_42_fu_9550_p2 ama_addmuladd_16s_16s_9s_27s_28_4_1_U41 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U72 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U73 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U43 add_ln26_47_fu_9569_p2 add_ln26_48_fu_9579_p2 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U44 ama_addmuladd_16s_16s_9s_25s_26_4_1_U45 add_ln26_51_fu_9150_p2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U74 ama_addmuladd_17s_17s_9s_26s_27_4_1_U11 add_ln26_54_fu_9598_p2 add_ln26_55_fu_9608_p2 add_ln26_56_fu_9618_p2 add_ln26_57_fu_9628_p2 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U75 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U81 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U48 ama_addmuladd_17s_17s_9s_27s_27_4_1_U56 add_ln26_63_fu_9640_p2 add_ln26_64_fu_9795_p2 ama_addmuladd_16s_16s_8s_26s_26_4_1_U76 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U50 add_ln26_67_fu_9651_p2 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U13 ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 add_ln26_70_fu_9159_p2 add_ln26_71_fu_9664_p2 add_ln26_72_fu_9808_p2 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U52 ama_addmuladd_16s_16s_8s_26s_26_4_1_U77 ama_addmuladd_16s_16s_8s_22s_24_4_1_U53 ama_submuladd_19s_16s_7ns_25s_26_4_1_U5 add_ln26_77_fu_9170_p2 add_ln26_78_fu_9676_p2 ama_addmuladd_19s_16s_7ns_26s_27_4_1_U3 ama_addmuladd_17s_18s_7ns_25s_26_4_1_U6 add_ln26_81_fu_9179_p2 ama_addmuladd_17s_17s_8s_24s_25_4_1_U14 ama_addmuladd_16s_16s_7ns_21s_24_4_1_U54 add_ln26_84_fu_9194_p2 add_ln26_85_fu_9204_p2 add_ln26_86_fu_9689_p2 add_ln26_87_fu_9821_p2 ama_addmuladd_17s_17s_7s_24s_25_4_1_U15 ama_addmuladd_19s_16s_6ns_22s_25_4_1_U4 ama_submuladd_18s_16s_6ns_25s_25_4_1_U16 add_ln26_92_fu_9219_p2 add_ln26_93_fu_9229_p2 ama_submuladd_19s_16s_6ns_24s_25_4_1_U7 add_ln26_96_fu_9245_p2 ama_addmuladd_16s_16s_6ns_24s_25_4_1_U55 ama_addmuladd_17s_18s_6ns_24s_25_4_1_U8 add_ln26_99_fu_9261_p2 add_ln26_100_fu_9271_p2 add_ln26_101_fu_9281_p2 ama_submuladd_18s_16s_5ns_24s_24_4_1_U17 ama_submuladd_18s_16s_5ns_25s_25_4_1_U18 add_ln26_106_fu_5744_p2 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U78 ama_addmuladd_18s_18s_7ns_26s_27_4_1_U9 ama_addmuladd_16s_16s_10s_27s_27_4_1_U79 add_ln26_117_fu_9834_p2"
        }]
    },
    "Info": {
      "FIR_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Direct_FIR_DSP_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_filter": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Area": {
          "DSP": "81",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "6",
          "FF": "9425",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "7802",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Direct_FIR_DSP_HLS": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Area": {
          "DSP": "81",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "6",
          "FF": "9432",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "7865",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-16 15:45:14 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
