9d9cb9c18c70 ("drm/i915: Turn intel_color_check() into a vfunc")
9fdfb8e7308b ("drm/i915: Precompute/readout/check CHV CGM mode")
a1f1e61bfb0a ("drm/i915: Readout and check csc_mode")
2dd24a9c2c8d ("drm/i915/gen11+: First assume next platforms will inherit stuff")
993298af26b1 ("drm/i915: Yet another if/else sort of newer to older platforms.")
a91de580541c ("drm/i915/icl: Enable pipe output csc")
255fcfbc3c18 ("drm/i915/icl: Enable ICL Pipe CSC block")
13717cef4c1d ("drm/i915/icl: Add icl pipe degamma and gamma support")
0fc3f8e7540f ("drm/i915: Turn off pipe gamma when it's not needed")
8271b2ef71aa ("drm/i915: Track pipe csc enable in crtc state")
5f29ab23046a ("drm/i915: Track pipe gamma enable/disable in crtc state")
9d5441de28e2 ("drm/i915: Populate gamma_mode for all platforms")
051a6d8d3ca0 ("drm/i915: Move LUT programming to happen after vblank waits")
4d8ed54c0447 ("drm/i915: Split color mgmt based on single vs. double buffered registers")
87cefd57c88a ("drm/i915: Pull GAMMA_MODE write out from haswell_load_luts()")
23b03a272c2b ("drm/i915: Constify the state arguments to the color management stuff")
5f4f3e386b36 ("drm/i915: Precompute gamma_mode")
7eb31a0bb2c1 ("drm/i915: Split the gamma/csc enable bits from the plane_ctl() function")
108d14bdaef6 ("drm/i915: Setup PIPE_CHICKEN for fastsets too")
e4c0d5314ded ("drm/i915: Apply LUT validation checks to platforms more accurately (v3)")
c0550305fcbd ("drm/i915: Force background color to black for gen9+ (v2)")
b3c316b0b869 ("drm/i915/icl: Define MOCS table for Icelake")
0fafa2269277 ("drm/i915/lvds: only call intel_lvds_init() on platforms that might have LVDS")
63cb4e641af1 ("drm/i915/crt: split out intel_crt_present() to platform specific setup")
85e2d61e4976 ("drm/i915: Validate userspace-provided color management LUT's (v4)")
129fe7516b23 ("drm/i915/color: switch to kernel types")
c4aa2eca319c ("drm/i915/sprite: switch to kernel types")
f663b0ca9b7d ("drm/i915/selftests: recreate WA lists inside the selftest")
0258404f9d38 ("drm/i915: start moving runtime device info to a separate struct")
167bc759e823 ("drm/i915: Restrict PSMI context load w/a to Haswell GT1")
a489334941d4 ("drm/i915: Fix Cherryview oops on boot")
f513ac76530c ("drm/i915/icl: Mind the SFC units when resetting VD or VEBox engines")
57b19d55189b ("drm/i915/icl: Record the valid VDBoxes with SFC capability")
cf819eff907a ("drm/i915: replace IS_GEN<N> with IS_GEN(..., N)")
302da0cdf784 ("drm/i915: Use intel_ types more consistently for color management code (v2)")
3abd6143f971 ("drm/i915/selftests: verify_gt_engine_wa() needs rpm wakeref")
d15f9cdd59ba ("drm/i915/icl: Do not change reserved registers related to PSR2")
0716931a82b4 ("drm/i915/icl: fix transcoder state readout")
517974992593 ("drm/i915: Allocate a common scratch page")
452420d22d5b ("drm/i915: Fuse per-context workaround handling with the common framework")
69bcdecf1af5 ("drm/i915: Move register white-listing to the common workaround framework")
28d6ccce73be ("drm/i915/selftests: Add tests for GT and engine workaround verification")
094304beb4e1 ("drm/i915: Verify GT workaround state after GPU init")
4a15c75c4246 ("drm/i915: Introduce per-engine workarounds")
25d140faaa25 ("drm/i915: Record GT workarounds in a list")
e1bf094b3c75 ("drm/i915: Add HAS_DISPLAY() and use it")
690c318ed8e0 ("drm/i915/icl: add dummy DSI GPIO element execution function")
2eae5d6bfa5f ("drm/i915/icl: Get pipe timings for DSI")
2ca711caeca2 ("drm/i915/icl: Consider DSI for getting transcoder state")
70a057b7d425 ("drm/i915/icl: Calculate DPLL params for DSI")
