vendor_name = ModelSim
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/divider4bit.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/fullSubtractor.vhd
source_file = 1, multiplier4bit.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/fourbitaddsub.vhd
source_file = 1, eightBitLeftShift.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/dFF_2.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/h2InMux.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/fourMux.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/twoAnd.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/onebitadder.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/testingAddSub.vwf
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/halfAdder.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/fourBitMulti.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/testingMux.vwf
source_file = 1, comparator.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/h2InMux4bit.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/twoComp.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/testingComp.vwf
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/testingMulti.vwf
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/eightBitAdder.vhd
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/testing8bitAdd.vwf
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/testing8bitComp.vwf
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/testingMultiOld.vwf
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/testingSub.vwf
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/testingDiv.vwf
source_file = 1, C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/db/Lab2.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = divider4bit
instance = comp, \quotient[0]~output , quotient[0]~output, divider4bit, 1
instance = comp, \quotient[1]~output , quotient[1]~output, divider4bit, 1
instance = comp, \quotient[2]~output , quotient[2]~output, divider4bit, 1
instance = comp, \quotient[3]~output , quotient[3]~output, divider4bit, 1
instance = comp, \remainder[0]~output , remainder[0]~output, divider4bit, 1
instance = comp, \remainder[1]~output , remainder[1]~output, divider4bit, 1
instance = comp, \remainder[2]~output , remainder[2]~output, divider4bit, 1
instance = comp, \remainder[3]~output , remainder[3]~output, divider4bit, 1
instance = comp, \dividend[3]~input , dividend[3]~input, divider4bit, 1
instance = comp, \dividend[1]~input , dividend[1]~input, divider4bit, 1
instance = comp, \dividend[2]~input , dividend[2]~input, divider4bit, 1
instance = comp, \dividend[0]~input , dividend[0]~input, divider4bit, 1
instance = comp, \input1|mux|y[2]~0 , input1|mux|y[2]~0, divider4bit, 1
instance = comp, \divisor[3]~input , divisor[3]~input, divider4bit, 1
instance = comp, \divisor[2]~input , divisor[2]~input, divider4bit, 1
instance = comp, \divisor[0]~input , divisor[0]~input, divider4bit, 1
instance = comp, \FS1|Bout~0 , FS1|Bout~0, divider4bit, 1
instance = comp, \divisor[1]~input , divisor[1]~input, divider4bit, 1
instance = comp, \ORout[1]~1 , ORout[1]~1, divider4bit, 1
instance = comp, \input2|mux|y[1]~2 , input2|mux|y[1]~2, divider4bit, 1
instance = comp, \ORout[1]~2 , ORout[1]~2, divider4bit, 1
instance = comp, \ORout[0]~0 , ORout[0]~0, divider4bit, 1
instance = comp, \FS0|D~0 , FS0|D~0, divider4bit, 1
instance = comp, \input1|mux|y[1]~1 , input1|mux|y[1]~1, divider4bit, 1
instance = comp, \FS3|D~0 , FS3|D~0, divider4bit, 1
instance = comp, \input2|mux|y~1 , input2|mux|y~1, divider4bit, 1
instance = comp, \input2|mux|y[2]~0 , input2|mux|y[2]~0, divider4bit, 1
instance = comp, \FS1|D~0 , FS1|D~0, divider4bit, 1
instance = comp, \FS3|Bout~0 , FS3|Bout~0, divider4bit, 1
instance = comp, \FS4|D~0 , FS4|D~0, divider4bit, 1
instance = comp, \FS6|Bout~0 , FS6|Bout~0, divider4bit, 1
instance = comp, \FS6|Bout~1 , FS6|Bout~1, divider4bit, 1
instance = comp, \FS6|Bout~2 , FS6|Bout~2, divider4bit, 1
instance = comp, \FS8|Bout~0 , FS8|Bout~0, divider4bit, 1
instance = comp, \ANDout[5]~0 , ANDout[5]~0, divider4bit, 1
instance = comp, \ANDout[5]~1 , ANDout[5]~1, divider4bit, 1
instance = comp, \ANDout[4]~2 , ANDout[4]~2, divider4bit, 1
instance = comp, \resultMux|y[1]~0 , resultMux|y[1]~0, divider4bit, 1
instance = comp, \ANDout[3] , ANDout[3], divider4bit, 1
instance = comp, \resultMux|y[2]~1 , resultMux|y[2]~1, divider4bit, 1
instance = comp, \resultMux|y~2 , resultMux|y~2, divider4bit, 1
instance = comp, \FS5|D~0 , FS5|D~0, divider4bit, 1
instance = comp, \FS2|D~0 , FS2|D~0, divider4bit, 1
instance = comp, \FS6|D~0 , FS6|D~0, divider4bit, 1
instance = comp, \FS7|D~0 , FS7|D~0, divider4bit, 1
instance = comp, \FS8|D~0 , FS8|D~0, divider4bit, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, divider4bit, 1
