RT Journal Article
ID 56946582
A1 Derler,Patricia
A1 Lee,Edward,A.
A1 Vincentelli,Alberto,Sangiovanni
YR 2012
T1 Modeling Cyber–Physical Systems
JF Proceedings of The IEEE
VO 100
SP 13
OP 28
IS 1

RT Journal Article
ID 56949740
A1 Puggelli,A.
A1 Mozumdar,M.
A1 Sangiovanni-Vincentelli,A.,L.
A1 Lavagno,L.
YR 2012
T1 A routing-algorithm-aware design tool for indoor wireless sensor networks

RT Journal Article
ID 57016745
A1 Nuzzo,Pierluigi
A1 Nani,Claudio
A1 Armiento,Costantino
A1 Sangiovanni-Vincentelli,Alberto
A1 Craninckx,Jan
A1 Plas,Geert,Van,der
YR 2012
T1 A 6Bit 50MS/s Threshold Configuring SAR ADC in 90-nm Digital CMOS
JF IEEE Transactions on Circuits and Systems I-regular Papers
VO 59
SP 80
OP 92
IS 1

RT Journal Article
ID 39330379
A1 Park,Pan,Gun
A1 Fischione,Carlo
A1 Bonivento,Alvise
A1 Johansson,Karl,Henrik
A1 Sangiovanni-Vincent,Alberto
YR 2011
T1 Breath: An Adaptive Protocol for Industrial Control Applications Using Wireless Sensor Networks
JF IEEE Transactions on Mobile Computing
VO 10
SP 821
OP 838
IS 6

RT Journal Article
ID 39336668
A1 Zeng,Haibo
A1 Natale,Marco,Di
A1 Ghosal,Arkadeb
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2011
T1 Schedule Optimization of Time-Triggered Systems Communicating Over the FlexRay Static Segment
JF IEEE Transactions on Industrial Informatics
VO 7
SP 1
OP 17
IS 1

RT Journal Article
ID 51099097
A1 Puggelli,Alberto
A1 Welp,Tobias
A1 Kuehlmann,Andreas
A1 Sangiovanni-Vincentelli,Alberto
YR 2011
T1 Are logic synthesis tools robust?
SP 633
OP 638

RT Journal Article
ID 51042406
A1 Lee,Edward,A.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2011
T1 Component-based design for the future
SP 1
OP 5

RT Conference Proceedings
ID 51077614
A1 Nuzzo,Pierluigi
A1 Sangiovanni-Vincentelli,Alberto
YR 2011
T1 Robustness in analog systems: Design techniques, methodologies and tools

RT Conference Proceedings
ID 51117524
A1 Vincentelli,Alberto,Sangiovanni
YR 2011
T1 1,000 electronic devices per living person: Dream or nightmare?

RT Journal Article
ID 5420099
A1 Ghosal,Arkadeb
A1 Iercan,Daniel
A1 Kirsch,Christoph,M.
A1 Henzinger,Thomas,A.
A1 Sangiovanni-Vincentelli,Alberto
YR 2010
T1 Separate compilation of hierarchical real-time programs into linear-bounded Embedded Machine code
JF Science of Computer Programming

RT Journal Article
ID 14407926
A1 Zhu,Qi
A1 Yang,Yang
A1 Natale,Marco,Di
A1 Scholte,Eelco
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2010
T1 Optimizing the Software Architecture for Extensibility in Hard Real-time Distributed Systems
JF IEEE Transactions on Industrial Informatics
VO 5
SP 621
OP 636
IS 4

RT Journal Article
ID 39336647
A1 Wang,Guoqiang
A1 Natale,Marco,Di
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2010
T1 Optimal synthesis of communication procedures in real-time synchronous reactive models
JF IEEE Transactions on Industrial Informatics
VO 5
SP 729
OP 743
IS 4

RT Journal Article
ID 14407919
A1 Zeng,Haibo
A1 Natale,Marco,Di
A1 Giusto,Paolo
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2010
T1 Using Statistical Methods to Compute the Probability Distribution of Message Response Time in Controller Area Network
JF IEEE Transactions on Industrial Informatics
VO 5
SP 678
OP 691
IS 4

RT Journal Article
ID 39336657
A1 Natale,Marco,Di
A1 Guo,Liangpeng
A1 Zeng,Haibo
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2010
T1 Synthesis of Multitask Implementations of Simulink Models with Minimum Delays
JF IEEE Transactions on Industrial Informatics
VO 5
SP 637
OP 651
IS 4

RT Journal Article
ID 27490866
A1 Nuzzo,Pierluigi
A1 Sun,Xuening
A1 Wu,Chang-Ching
A1 Bernardinis,Fernando,De
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2010
T1 A Platform-Based Methodology for System-Level Mixed-Signal Design
JF Eurasip Journal on Embedded Systems
VO 2010
SP 1
OP 15

RT Conference Proceedings
ID 13493114
A1 Ghosal,Arkadeb
A1 Giusto,Paolo
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 D'Ambrosio,Joseph
A1 Nuckolls,Ed
A1 Wilhelm,Harald
A1 Tung,Jim
A1 Kuhl,Markus
A1 Staa,Peter,van
YR 2010
T1 Education panel: designing the always connected car of the future
SP 617
OP 618

RT Conference Proceedings
ID 39272843
A1 Wu,Chang-Ching
A1 Sun,Xuening
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Rabaey,Jan,M.
YR 2010
T1 A 2.2mW CMOS LNA for 6-8.5GHz UWB receivers
SP 1631
OP 1634

RT Journal Article
ID 27482992
A1 Natale,Marco,Di
A1 Ghosal,Arkadeb
A1 Giusto,Paolo
A1 Sangiovanni-Vincentelli,Alberto
A1 Zeng,Haibo
A1 Seshia,Sanjit
YR 2010
T1 Guest Editorial Special Issue on Automotive Embedded Systems
JF IEEE Embedded Systems Letters
VO 2
SP 21
OP 22
IS 2

RT Conference Proceedings
ID 51021150
A1 Yang,Yang
A1 Pinto,Alessandro
A1 Sangiovanni-Vincentelli,Alberto
A1 Zhu,Qi
YR 2010
T1 A Design Flow for Building Automation and Control Systems
SP 105
OP 116

RT Conference Proceedings
ID 39263952
A1 Nuzzo,Pierluigi
A1 Puggelli,Alberto
A1 Seshia,Sanjit,A.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2010
T1 CalCS: SMT solving for non-linear convex constraints
SP 71
OP 79

RT Conference Proceedings
ID 39284057
A1 Mozumdar,Mohammad,Mostafizur,Rahman
A1 Lavagno,Luciano
A1 Vanzago,Laura
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2010
T1 HILAC: A framework for Hardware In the Loop simulation and multi-platform Automatic Code Generation of WSN Applications
SP 88
OP 97

RT Journal Article
ID 27474351
A1 Sangiovanni-Vincentelli,Alberto
YR 2010
T1 Corsi e Ricorsi: The EDA Story
JF IEEE Solid-state Circuits Magazine
VO 2
SP 6
OP 25
IS 3

RT Journal Article
ID 27474352
A1 Sangiovanni-Vincentelli,Alberto
YR 2010
T1 Remembering Richard [A. Richard Newton]
JF IEEE Solid-state Circuits Magazine
VO 2
SP 52
OP 61
IS 3

RT Journal Article
ID 39228267
A1 Sangiovanni-Vincentelli,Alberto
YR 2010
T1 All things are connected
SP 1
OP 1

RT Journal Article
ID 13327190
A1 Ergen,Sinem,Coleri
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Sun,Xuening
A1 Tebano,Riccardo
A1 Alalusi,Sayf
A1 Audisio,Giorgio
A1 Sabatini,Marco
YR 2009
T1 The Tire as an Intelligent Sensor
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 28
SP 941
OP 955
IS 7

RT Conference Proceedings
ID 6032471
A1 Zeng,Haibo
A1 Zhengzheng,Wei
A1 Natale,Marco,Di
A1 Ghosal,Arkadeb
A1 Giusto,Paolo
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2009
T1 Scheduling the FlexRay bus using optimization techniques
SP 874
OP 877

RT Journal Article
ID 50780440
A1 Nuzzo,Pierluigi
A1 Nani,Claudio
A1 Armiento,Costantino
A1 Sangiovanni-Vincentelli,Alberto
A1 Craninckx,Jan
A1 Plas,Geert,Van,der
YR 2009
T1 A 6-bit 50MS/s threshold configuring SAR ADC in 90-nm digital CMOS

RT Journal Article
ID 4770177
A1 Pinto,Alessandro
A1 Carloni,Luca,P.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2009
T1 A Methodology for Constraint-Driven Synthesis of On-Chip Communications
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 28
SP 364
OP 377
IS 3

RT Conference Proceedings
ID 6032840
A1 Li,Wenchao
A1 Natale,Marco,Di
A1 Zheng,Wei
A1 Giusto,Paolo
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Seshia,Sanjit,A.
YR 2009
T1 Optimizations of an application-level protocol for enhanced dependability in FlexRay
SP 1076
OP 1081

RT Journal Article
ID 14407873
A1 Zeng,Haibo
A1 Natale,Marco,Di
A1 Giusto,Paolo
A1 Sangiovanni-Vincentelli,Alberto
YR 2009
T1 Stochastic Analysis of CAN-Based Real-Time Automotive Systems
JF IEEE Transactions on Industrial Informatics
VO 5
SP 388
OP 401
IS 4

RT Journal Article
ID 5923910
A1 Fischione,Carlo
A1 Johansson,Karl,Henrik
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Ares,Benigno,Zurita
YR 2009
T1 Minimum Energy coding in CDMA Wireless Sensor Networks
JF IEEE Transactions on Wireless Communications
VO 8
SP 985
OP 994
IS 2

RT Journal Article
ID 39336651
A1 Zeng,Haibo
A1 Natale,Marco,Di
A1 Giusto,Paolo
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2009
T1 Stochastic Analysis of Distributed Real-time Automotive Systems
JF IEEE Transactions on Industrial Informatics
VO 5
SP 388
OP 401
IS 4

RT Journal Article
ID 6072466
A1 Passerone,Roberto
A1 Hafaiedh,Imene,Ben
A1 Graf,Susanne
A1 Benveniste,Albert
A1 Cancila,Daniela
A1 Cuccuru,Arnaud
A1 Gerard,Sebastien
A1 Terrier,François
A1 Damm,Werner
A1 Ferrari,Alberto
A1 Mangeruca,Leonardo
A1 Josko,Bernhard
A1 Peikenkamp,Thomas
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2009
T1 Metamodels in Europe: Languages, Tools, and Applications
JF IEEE Design & Test of Computers
VO 26
SP 38
OP 53
IS 3

RT Conference Proceedings
ID 5343934
A1 Fischione,C.
A1 Ergen,S.,Coleri
A1 Johansson,K.,H.
A1 Sangiovanni-Vincentelli,A.
YR 2009
T1 Medium Access Control Analytical Modeling and Optimization in Unslotted IEEE 802.15.4 Wireless Sensor Networks

RT Conference Proceedings
ID 5519677
A1 Wang,Guoqiang
A1 Natale,Marco,Di
A1 Mosterman,Pieter,J.
A1 Sangiovanni-Vincentelli,Alberto
YR 2009
T1 Automatic Code Generation for Synchronous Reactive Communication

RT Journal Article
ID 6072431
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Shukla,Sandeep,Kumar
A1 Sztipanovits,Janos
A1 Yang,Guang
A1 Mathaikutty,Deepak,A.
YR 2009
T1 Metamodeling: An Emerging Representation Paradigm for System-Level Design
JF IEEE Design & Test of Computers
VO 26
SP 54
OP 69
IS 3

RT Conference Proceedings
ID 6054563
A1 Zeng,Haibo
A1 Natale,Marco,Di
A1 Giusto,Paolo
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2009
T1 Statistical analysis of Controller Area Network message response times
SP 1
OP 10

RT Conference Proceedings
ID 6711724
A1 Fischione,Carlo
A1 Speranzon,Alberto
A1 Johansson,Karl,Henrik
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2009
T1 Peer-to-peer estimation over wireless sensor networks via Lipschitz optimization
SP 241
OP 252

RT Journal Article
ID 14407846
A1 Natale,Marco,Di
A1 Wang,Guoqiang
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2009
T1 Improving the size of communication buffers in synchronous models with time constraints
JF IEEE Transactions on Industrial Informatics
VO 5
SP 229
OP 240
IS 3

RT Conference Proceedings
ID 6559505
A1 Zhu,Qi
A1 Yang,Yang
A1 Scholte,Eelco
A1 Natale,Marco,Di
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2009
T1 Optimizing Extensibility in Hard Real-Time Distributed Systems
SP 275
OP 284

RT Conference Proceedings
ID 13271639
A1 Gueye,A.
A1 Ergen,Sinem,Coleri
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2009
T1 Iterative Node Deployment in an Unknown Environment
SP 1
OP 6

RT Conference Proceedings
ID 6032425
A1 Sun,Xuening
A1 Nuzzo,Pierluigi
A1 Wu,Chang-ching
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2009
T1 Contract-based system-level composition of analog circuits
SP 605
OP 610

RT Journal Article
ID 10258220
A1 Passerone,Roberto
A1 Hafaiedh,Imene,Ben
A1 Graf,Susanne
A1 Benveniste,Albert
A1 Cancila,Daniela
A1 Cuccuru,Arnaud
A1 Gerard,Sebastien
A1 Terrier,Francois
A1 Damm,Werner
A1 Ferrari,Alberto
A1 Mangeruca,Leonardo
A1 Josko,Bernhard
A1 Peikenkamp,Thomas
A1 Sangiovanni-Vincentelli,Alberto
YR 2009
T1 Metamodels in Europe: Languages, Tools, and Applications
JF IEEE Design & Test of Computers
VO 26
IS 3

RT Journal Article
ID 46766148
A1 Cheung,Eric
A1 Chen,Xi
A1 Hsieh,Harry
A1 Davare,Abhijit
A1 Sangiovanni-Vincentelli,Alberto
A1 Watanabe,Yosinori
YR 2009
T1 Runtime deadlock analysis for system level design
JF Design Automation for Embedded Systems
VO 13
SP 287
OP 310
IS 4

RT Journal Article
ID 26046088
A1 Balluchi,A.
A1 D'Apice,C.
A1 Gaeta,M.
A1 Piccoli,B.
A1 Vincentelli,A.,L.,Sangiovanni
A1 Zadarnowska,K.
YR 2009
T1 A hybrid feedback for a benchmark problem of idle speed control
JF International Journal of Robust and Nonlinear Control

RT Conference Proceedings
ID 6032722
A1 Densmore,Douglas
A1 Simalatsar,Alena
A1 Davare,Abhijit
A1 Passerone,Roberto
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2009
T1 UMTS MPSoC design evaluation using a system level design framework
SP 478
OP 483

RT Journal Article
ID 13327180
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Natale,Marco,Di
YR 2009
T1 Challenges and Solutions in the Development of Automotive Systems
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 28
SP 937
OP 940
IS 7

RT Conference Proceedings
ID 50776942
A1 Bonivento,A.
A1 Fischione,C.
A1 Sangiovanni-Vincentelli,A.
YR 2009
T1 SERAN: a Protocol for Clustered WSNs in Industrial Control and Automation

RT Journal Article
ID 4766978
A1 Speranzon,Alberto
A1 Fischione,Carlo
A1 Johansson,Karl,Henrik
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 A distributed minimum variance estimator for sensor networks
JF IEEE Journal on Selected Areas in Communications
VO 26
SP 609
OP 621
IS 4

RT Journal Article
ID 4770054
A1 Tripakis,Stavros
A1 Pinello,Claudio
A1 Benveniste,Albert
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Caspi,Paul
A1 Natale,Marco,Di
YR 2008
T1 Implementing Synchronous Models on Loosely Time Triggered Architectures
JF IEEE Transactions on Computers
VO 57
SP 1300
OP 1314
IS 10

RT Conference Proceedings
ID 4250091
A1 Meyerowitz,Trevor
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Sauermann,Mirko
A1 Langen,Dominik
YR 2008
T1 Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor
SP 276
OP 279

RT Journal Article
ID 4412368
A1 Benveniste,Albert
A1 Caillaud,Benoît
A1 Carloni,Luca,P.
A1 Caspi,Paul
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Composing heterogeneous reactive systems
JF ACM Transactions in Embedded Computing Systems
VO 7
SP 1
OP 36
IS 4

RT Conference Proceedings
ID 4250180
A1 Chatterjee,Krishnendu
A1 Ghosal,Arkadeb
A1 Henzinger,Thomas,A.
A1 Iercan,Daniel,T.
A1 Kirsch,Christoph,M.
A1 Pinello,Claudio
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Logical Reliability of Interacting Real-Time Tasks
SP 909
OP 914

RT Conference Proceedings
ID 4250105
A1 Heinecke,Harald
A1 Damm,Werner
A1 Josko,Bernhard
A1 Metzner,Alexander
A1 Kopetz,Hermann
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Natale,Marco,Di
YR 2008
T1 Software Components for Reliable Automotive Systems
SP 549
OP 554

RT Conference Proceedings
ID 6004721
A1 Pinto,Alessandro
A1 D'Angelo,Massimiliano
A1 Fischione,Carlo
A1 Scholte,Eelco
A1 Sangiovanni-Vincentelli,Alberto
YR 2008
T1 Synthesis of embedded networks for building automation and control
SP 920
OP 925

RT Journal Article
ID 4410487
A1 Pinello,Claudio
A1 Carloni,Luca,P.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Fault-Tolerant Distributed Deployment of Embedded Control Software
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 27
SP 906
OP 919
IS 5

RT Journal Article
ID 4410527
A1 Yuan,Lin
A1 Qu,Gang
A1 Villa,Tiziano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 An FSM Reengineering Approach to Sequential Circuit Synthesis by State Splitting
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 27
SP 1159
OP 1164
IS 6

RT Conference Proceedings
ID 4743607
A1 Park,Pan,Gun
A1 Fischione,Carlo
A1 Bonivento,Alvise
A1 Johansson,Karl,Henrik
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Breath: A Self-Adapting Protocol for Wireless Sensor Networks in Control and Automation
SP 323
OP 331

RT Book, Whole
ID 4266788
A1 Benvenuti,Luca
A1 Ferrari,Alberto
A1 Mazzi,Emanuele
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Contract-Based Design for Computation and Verification of a Closed-Loop Hybrid System
SP 58
OP 71

RT Conference Proceedings
ID 4739101
A1 Ergen,Sinem,Coleri
A1 Fischione,Carlo
A1 Marandin,Dimitri
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Duty-Cycle Optimization in Unslotted 802.15.4 Wireless Sensor Networks
SP 388
OP 393

RT Journal Article
ID 10512561
A1 Benvenuti,Luca
A1 Bresolin,Davide
A1 Casagrande,Alberto
A1 Collins,Pieter
A1 Ferrari,A.
A1 Mazzi,E.
A1 Villa,T.
A1 Sangiovanni-Vincentelli,A.
YR 2008
T1 Reachability computation for hybrid systems with Ariadne

RT Journal Article
ID 4760044
A1 Pinto,Alessandro
A1 Carloni,Luca,P.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 COSI: A Framework for the Design of Interconnection Networks
JF IEEE Design & Test of Computers
VO 25
SP 402
OP 415
IS 5

RT Conference Proceedings
ID 4311375
A1 Natale,Marco,Di
A1 Wang,Guoqiang
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Optimizing the Implementation of Communication in Synchronous Reactive Models
SP 169
OP 179

RT Conference Proceedings
ID 4249987
A1 Forest,T.
A1 Ferrari,Alberto
A1 Audisio,G.
A1 Sabatini,M.
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Natale,Marco,Di
YR 2008
T1 Physical Architectures of Automotive Systems
SP 391
OP 395

RT Conference Proceedings
ID 4750444
A1 Li,Yanmei
A1 Rabaey,Jan,M.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Analysis of Interference Effects in MB-OFDM UWB Systems
SP 165
OP 170

RT Journal Article
ID 4761634
A1 Liu,Cong
A1 Kondratyev,Alex
A1 Watanabe,Yosinori
A1 Desel,Jörg
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Schedulability Analysis of Petri Nets Based on Structural Properties
JF Fundamenta Informaticae
VO 86
SP 325
OP 341
IS 3

RT Conference Proceedings
ID 4250027
A1 Frank,E.
A1 Wilhelm,Reinhard
A1 Ernst,Rolf
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Natale,Marco,Di
YR 2008
T1 Methods, Tools and Standards for the Analysis, Evaluation and Design of Modern Automotive Architectures
SP 659
OP 663

RT Conference Proceedings
ID 5785841
A1 Li,Yanmei
A1 Wu,Chang-Ching
A1 Sangiovanni-Vincentelli,Alberto
A1 Rabaey,Jan,M.
YR 2008
T1 Design and Optimization of an MB-OFDM Ultra-Wideband Receiver Front-End

RT Conference Proceedings
ID 6058509
A1 Mazzi,Emanuele
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Balluchi,Andrea
A1 Bicchi,Antonio
YR 2008
T1 Hybrid system reduction
SP 227
OP 232

RT Journal Article
ID 4424923
A1 Yevtushenko,Nina
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Petrenko,Alexandre
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Compositionally Progressive Solutions of Synchronous FSM Equations
JF Discrete Event Dynamic Systems
VO 18
SP 51
OP 89
IS 1

RT Journal Article
ID 4760029
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Is a Unified Methodology for System-Level Design Possible?
JF IEEE Design & Test of Computers
VO 25
SP 346
OP 357
IS 4

RT Journal Article
ID 4374164
A1 Fischione,Carlo
A1 Speranzon,Alberto
A1 Johansson,Karl,Henrik
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Distributed Estimation over Wireless Sensor Networks with Packet Losses
JF Computing Research Repository
VO abs/0810.3

RT Journal Article
ID 39228098
A1 Frank,E.
A1 Wilhelm,R.
A1 Ernst,R.
A1 Sangiovanni-Vincentelli,A.
A1 Natale,M.,Di
YR 2008
T1 Methods, tools and standards for the analysis, evaluation and design of modern automotive architectures
SP 659
OP 663

RT Journal Article
ID 5797207
A1 Pinto,Alessandro
A1 Carloni,Luca
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2008
T1 COSI: A Public-Domain Design Framework for the Design of Interconnection Networks

RT Journal Article
ID 5840456
A1 Ghosal,Arkadeb
A1 Kanajan,Sri
A1 Sangiovanni-Vincentelli,Alberto
YR 2008
T1 A Study on Monetary Cost Analysis for Product-line Architectures

RT Conference Proceedings
ID 4250197
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Natale,Marco,Di
A1 Anna,Scuola,S.
A1 Hanselmann,H.
A1 Heinecke,Harald
A1 Bouali,Amar
A1 Kopetz,Hermann
A1 Fennel,H.
A1 Weber,Thomas
YR 2008
T1 Panel Session - The Future Car: Technology, Methods and Tools
SP 812

RT Journal Article
ID 39228127
A1 Vincentelli,A,Sangiovanni
A1 Natale,M,Di
A1 Hanselmann,H
A1 Heinecke,H
A1 Bouali,A
A1 Kopetz,H
A1 Fennel,H
A1 Weber,T
YR 2008
T1 The future car: technology, methods and tools: panel session
SP 812
OP 812

RT Journal Article
ID 39228078
A1 Heinecke,H.
A1 Damm,W.
A1 Josko,B.
A1 Metzner,A.
A1 Kopetz,H.
A1 Sangiovanni-Vincentelli,A.
A1 Natale,M.,Di
YR 2008
T1 Software components for reliable automotive systems
SP 549
OP 554

RT Journal Article
ID 4760049
A1 Bergamaschi,Reinaldo,A.
A1 Benini,Luca
A1 Flautner,Krisztián
A1 Kruijtzer,Wido
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Wakabayashi,Kazutoshi
YR 2008
T1 The State of ESL Design [Roundtable]
JF IEEE Design & Test of Computers
VO 25
SP 510
OP 519
IS 6

RT Journal Article
ID 39228143
A1 Chatterjee,Krishnendu
A1 Ghosal,Arkadeb
A1 Henzinger,Thomas,A.
A1 Iercan,Daniel
A1 Kirsch,Christoph,M.
A1 Pinello,Claudio
A1 Sangiovanni-Vincentelli,Alberto
YR 2008
T1 Logical reliability of interacting real-time tasks
SP 909
OP 914

RT Conference Proceedings
ID 6058988
A1 Benvenuti,Luca
A1 Ferrarit,Alberto
A1 Mazzit,Emanuele
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Composing hybrid systems
SP 4693
OP 4699

RT Conference Proceedings
ID 4739407
A1 D'angelo,M.
A1 Fischione,Carlo
A1 Butussi,Matteo
A1 Pinto,Alessandro
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Outage-Based Rate Maximization in CDMA Wireless Networks
SP 1310
OP 1315

RT Journal Article
ID 39228048
A1 Forest,T.
A1 Ferrari,A.
A1 Audisio,G.
A1 Sabatini,M.
A1 Sangiovanni-Vincentelli,A.
A1 Natale,M.,Di
YR 2008
T1 Physical architectures of automotive systems
SP 391
OP 395

RT Journal Article
ID 39228027
A1 Meyerowitz,Trevor
A1 Sangiovanni-Vincentelli,Alberto
A1 Sauermann,Mirko
A1 Langen,Dominik
YR 2008
T1 Source-level timing annotation and simulation for a heterogeneous multiprocessor
SP 276
OP 279

RT Book, Whole
ID 4238536
A1 Passerone,Roberto
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2008
T1 Approximating Behaviors in Embedded System Design
SP 721
OP 742

RT Journal Article
ID 14373520
A1 Sangiovanni-Vincentelli,Alberto
YR 2007
T1 Quo Vadis, SLD? Reasoning About the Trends and Challenges of System Level Design
JF Proceedings of The IEEE
VO 95
SP 467
OP 506
IS 3

RT Conference Proceedings
ID 2425028
A1 Davare,Abhijit
A1 Zhu,Qi
A1 Natale,Marco,Di
A1 Pinello,Claudio
A1 Kanajan,Sri
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 Period Optimization for Hard Real-time Distributed Automotive Systems
SP 278
OP 283

RT Journal Article
ID 4441040
A1 Bonivento,Alvise
A1 Fischione,Carlo
A1 Necchi,Luca
A1 Pianegiani,Fernando
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 System Level Design for Clustered Wireless Sensor Networks
JF IEEE Transactions on Industrial Informatics
VO 3
SP 202
OP 214
IS 3

RT Journal Article
ID 4365391
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Natale,Marco,Di
YR 2007
T1 Embedded System Design for Automotive Applications
JF IEEE Computer
VO 40
SP 42
OP 51
IS 10

RT Conference Proceedings
ID 4255429
A1 Benveniste,Albert
A1 Caspi,Paul
A1 Natale,Marco,Di
A1 Pinello,Claudio
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Tripakis,Stavros
YR 2007
T1 Loosely time-triggered architectures based on communication-by-sampling
SP 231
OP 239

RT Conference Proceedings
ID 2425383
A1 Zheng,Wei
A1 Natale,Marco,Di
A1 Pinello,Claudio
A1 Giusto,Paolo
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 Synthesis of task and message activation models in real-time distributed automotive systems
SP 93
OP 98

RT Conference Proceedings
ID 4255466
A1 Pinto,Alessandro
A1 Carloni,Luca,P.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 A communication synthesis infrastructure for heterogeneous networked control systems and its application to building automation and control
SP 21
OP 29

RT Conference Proceedings
ID 4311511
A1 Zheng,Wei
A1 Zhu,Qi
A1 Natale,Marco,Di
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 Definition of Task Allocation and Priority Assignment in Hard Real-Time Distributed Systems
SP 161
OP 170

RT Conference Proceedings
ID 50561865
A1 Necchi,L.
A1 Bonivento,A.
A1 Lavagno,L.
A1 Sangiovanni-Vincentelli,A.
A1 Vanzago,L.
YR 2007
T1 E2RINA: an Energy Efficient and Reliable In-Network Aggregation for Clustered Wireless Sensor Networks
SP 3364
OP 3369

RT Book, Whole
ID 2433670
A1 Balluchi,Andrea
A1 Mazzi,Emanuele
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 Complexity Reduction for the Design of Interacting Controllers
SP 46
OP 60

RT Journal Article
ID 4380164
A1 Passerone,Roberto
A1 Burch,Jerry,R.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 Refinement preserving approximations for the design and verification of heterogeneous systems
JF Formal Methods in System Design
VO 31
SP 1
OP 33
IS 1

RT Journal Article
ID 4416898
A1 Mangeruca,Leonardo
A1 Baleani,Massimo
A1 Ferrari,Alberto
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 Semantics-Preserving Design of Embedded Control Software from Synchronous Models
JF IEEE Transactions on Software Engineering
VO 33
SP 497
OP 509
IS 8

RT Conference Proceedings
ID 4311382
A1 Natale,Marco,Di
A1 Zheng,Wei
A1 Pinello,Claudio
A1 Giusto,Paolo
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 Optimizing End-to-End Latencies by Adaptation of the Activation Events in Distributed Automotive Systems
SP 293
OP 302

RT Journal Article
ID 4595515
A1 Albertoni,Leonardo
A1 Balluchi,Andrea
A1 Casavola,Alessandro
A1 Gambelli,Claudio
A1 Mosca,Edoardo
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2007
T1 Idle speed control of port-injection enginesvia the polynomial equation approach
JF International Journal of Robust and Nonlinear Control
VO 17
SP 720
OP 731
IS 8

RT Journal Article
ID 26957148
A1 Balluchi,A.
A1 Bicchi,A.
A1 Mazzi,E.
A1 Vincentelli,A.,Sangiovanni
A1 Serra,G.
YR 2007
T1 Hybrid modelling and control of the common rail injection system
JF International Journal of Control
VO 80
SP 1780
OP 1795
IS 11

RT Journal Article
ID 5053139
A1 Gosti,Wilsin
A1 Villa,Tiziano
A1 Saldanha,Alexander
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 FSM Encoding for BDD Representations
JF Applied Mathematics and Computer Science
VO 17
SP 113
OP 124
IS 1

RT Journal Article
ID 4412328
A1 Mangeruca,Leonardo
A1 Baleani,Massimo
A1 Ferrari,Alberto
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 Uniprocessor scheduling under precedence constraints for embedded systems design
JF ACM Transactions in Embedded Computing Systems
VO 7
SP 1
OP 30
IS 1

RT Journal Article
ID 46889825
A1 Otis,B.
A1 Gambini,S.
A1 Shah,R.
A1 Steingart,D.
A1 Quévy,E.
A1 Rabaey,J.
A1 Sangiovanni-Vincentelli,A.
A1 Wright,P.
YR 2007
T1 Modelling and simulation techniques for highly integrated, low-power wireless sensor networks
JF Iet Computers and Digital Techniques
VO 1
SP 528
IS 5

RT Conference Proceedings
ID 2425088
A1 Smith,Nick
A1 Chien,Andrew
A1 Hegarty,Christopher
A1 Rhines,Walden,C.
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Winters,Frank
YR 2007
T1 Electronics: The New Differential in the Automotive Industry
SP 446
OP 446

RT Conference Proceedings
ID 4244554
A1 Ernst,Rolf
A1 Spiegelberg,Gernot
A1 Weber,Thomas
A1 Kopetz,Hermann
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Jersak,Marek
YR 2007
T1 Automotive networks: are new busses and gateways the answer or just another challenge?
SP 263
OP 263

RT Conference Proceedings
ID 2432078
A1 Villa,Tiziano
A1 Zharikova,Svetlana
A1 Yevtushenko,Nina
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 A new algorithm for the largest compositionally progressive solution of synchronous language equations
SP 441
OP 444

RT Journal Article
ID 4412309
A1 Koushanfar,Farinaz
A1 Davare,Abhijit
A1 Nguyen,David,T.
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Potkonjak,Miodrag
YR 2007
T1 Techniques for maintaining connectivity in wireless ad-hoc networks under energy constraints
JF ACM Transactions in Embedded Computing Systems
VO 6
SP 16
IS 3

RT Conference Proceedings
ID 50611366
A1 Zheng,Wei
A1 Zhu,Qi
A1 Natale,M.,Di
A1 Vincentelli,A.,S.
YR 2007
T1 Definition of Task Allocation and Priority Assignment in Hard Real-Time Distributed Systems
SP 161
OP 170

RT Conference Proceedings
ID 50562071
A1 Zheng,Wei
A1 Natale,Marco,Di
A1 Pinello,Claudio
A1 Giusto,Paolo
A1 Vincentelli,Alberto,Sangiovanni
YR 2007
T1 Synthesis of Task and Message Activation Models in Real-Time Distributed Automotive Systems

RT Conference Proceedings
ID 4244565
A1 Marculescu,Radu
A1 Nikolic,Borivoje
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 Fresh air: the emerging landscape of design for networked embedded systems
SP 124
OP 124

RT Journal Article
ID 46703259
A1 Susen,S.
A1 Vincentelli,A.
A1 Regnault,A.
A1 Jude,B.
YR 2007
T1 Le facteur VII activé recombinant : quelle utilisation ?
VO 11
SP 418
OP 418
IS 5

RT Journal Article
ID 39227745
A1 Davare,Abhijit
A1 Zhu,Qi
A1 Natale,Marco,Di
A1 Pinello,Claudio
A1 Kanajan,Sri
A1 Sangiovanni-Vincentelli,Alberto
YR 2007
T1 Period optimization for hard real-time distributed automotive systems
SP 278
OP 283

RT Journal Article
ID 4410277
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 Remembering Richard [Obituary, Richard A.Newton]
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 26
SP 1357
OP 1366
IS 8

RT Conference Proceedings
ID 2475271
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2007
T1 Reasoning about the Trends and Challenges of Engineering Design Automation
SP 28
OP 30

RT Conference Proceedings
ID 2424905
A1 Zhu,Qi
A1 Kitchen,Nathan
A1 Kuehlmann,Andreas
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 SAT sweeping with local observability don't-cares
SP 229
OP 234

RT Conference Proceedings
ID 2428455
A1 Ghosal,Arkadeb
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Kirsch,Christoph,M.
A1 Henzinger,Thomas,A.
A1 Iercan,Daniel,T.
YR 2006
T1 A hierarchical coordination language for interacting real-time tasks
SP 132
OP 141

RT Journal Article
ID 2515502
A1 Umans,Christopher
A1 Villa,Tiziano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Complexity of two-level logic minimization
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 25
SP 1230
OP 1246
IS 7

RT Conference Proceedings
ID 50480083
A1 Bonivento,A.
A1 Fischione,C.
A1 Sangiovanni-Vincentelli,A.
YR 2006
T1 Randomized protocol stack for ubiquitous networks in indoor environment

RT Journal Article
ID 4436462
A1 Carloni,Luca,P.
A1 Passerone,Roberto
A1 Pinto,Alessandro
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Languages and Tools for Hybrid Systems Design
JF Foundations and Trends in Electronic Design Automation
VO 1
SP 1
OP 193
IS 1/2

RT Conference Proceedings
ID 2166671
A1 Bonivento,Alvise
A1 Carloni,Luca,P.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Platform-based design of wireless sensor networks for industrial applications
SP 1103
OP 1107

RT Journal Article
ID 2180559
A1 Bonivento,Alvise
A1 Carloni,Luca,P.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Platform based design for wireless sensor networks
JF Mobile Networks and Applications
VO 11
SP 469
OP 485
IS 4

RT Journal Article
ID 2517256
A1 Pinto,Alessandro
A1 Bonivento,Alvise
A1 Sangiovanni-Vincentelli,Allberto,L.
A1 Passerone,Roberto
A1 Sgroi,Marco
YR 2006
T1 System level design paradigms: Platform-based design and communication synthesis
JF ACM Transactions on Design Automation of Electronic Systems
VO 11
SP 537
OP 563
IS 3

RT Book, Whole
ID 1852826
A1 Pinto,Alessandro
A1 Carloni,Luca,P.
A1 Passerone,Roberto
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Interchange Format for Hybrid Systems: Abstract Semantics
SP 491
OP 506

RT Journal Article
ID 5150039
A1 Rabaey,Jan,M.
A1 Bernardinis,Fernando,De
A1 Niknejad,Ali,M.
A1 Nikolic,Borivoje
A1 Sangiovanni-Vincentelli,Alberto
YR 2006
T1 Embedding Mixed-Signal Design in Systems-on-Chip
JF Proceedings of The IEEE
VO 94
SP 1070
OP 1088
IS 6

RT Journal Article
ID 4681585
A1 Balluchi,Andrea
A1 Casagrande,Alberto
A1 Collins,Pieter
A1 Ferrari,Alberto
A1 Villa,Tiziano
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2006
T1 Ariadne: a framework for reachability analysis of hybrid automata
JF Mathematical Modelling and Analysis

RT Conference Proceedings
ID 2166823
A1 Densmore,Douglas
A1 Donlin,Adam
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 FPGA architecture characterization for system level performance analysis
SP 734
OP 739

RT Conference Proceedings
ID 2166678
A1 Kanajan,Sri
A1 Zeng,Haibo
A1 Pinello,Claudio
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Exploring trade-off's between centralized versus decentralized automotive architectures using a virtual integration environment
SP 548
OP 553

RT Conference Proceedings
ID 4332018
A1 Fischione,Carlo
A1 Bonivento,Alvise
A1 Johansson,Karl,Henrik
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Cooperative Diversity with Disconnection Constraints and Sleep Discipline for Power Control in Wireless Sensor Networks
VO 2
SP 578
OP 582

RT Conference Proceedings
ID 2436332
A1 Fazzi,Alberto
A1 Magagni,L.
A1 Dominicis,Mario,De
A1 Zoffoli,Paolo
A1 Canegallo,Roberto
A1 Rolandi,Pier,Luigi
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Guerrieri,Roberto
YR 2006
T1 Yield prediction for 3D capacitive interconnections
SP 809
OP 814

RT Conference Proceedings
ID 50480109
A1 Fischione,C.
A1 Bonivento,A.
A1 Sangiovanni-Vincentelli,A.
A1 Santucci,F.
A1 Johansson,K.,H.
YR 2006
T1 Performance analysis of collaborative spatio-temporal processing for wireless sensor networks

RT Conference Proceedings
ID 2186373
A1 Mangeruca,Leonardo
A1 Ferrari,Alberto
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Uniprocessor Scheduling Under Precedence Constraints
SP 157
OP 166

RT Journal Article
ID 2501531
A1 Carloni,Luca,P.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 A Framework for Modeling the Distributed Deployment of Synchronous Designs
JF Formal Methods in System Design
VO 28
SP 93
OP 110
IS 2

RT Book, Whole
ID 1852833
A1 Balluchi,Andrea
A1 Bicchi,Antonio
A1 Mazzi,Emanuele
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Serra,Gabriele
YR 2006
T1 Hybrid Modelling and Control of the Common Rail Injection System
SP 79
OP 92

RT Journal Article
ID 5183840
A1 Zeng,Haibo
A1 Davare,Abhijit
A1 Sangiovanni-Vincentelli,Alberto
A1 Sonalkar,Sampada
A1 Kanajan,Sri
A1 Pinello,Claudio
YR 2006
T1 Design Space Exploration of Automotive Platforms in Metropolis

RT Conference Proceedings
ID 2415356
A1 Kakita,Shinjiro
A1 Watanabe,Yosinori
A1 Densmore,Douglas
A1 Davare,Abhijit
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Functional Model Exploration for Multimedia Applications via Algebraic Operators
SP 229
OP 238

RT Book, Whole
ID 2464044
A1 Bertolino,Antonia
A1 Bonivento,Alvise
A1 Angelis,Guglielmo,De
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Modeling and Early Performance Estimation for Network Processor Applications
SP 753
OP 767

RT Conference Proceedings
ID 2415359
A1 Liu,Cong
A1 Kondratyev,Alex
A1 Watanabe,Yosinori
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Desel,Jörg
YR 2006
T1 Schedulability Analysis of Petri Nets Based on Structural Properties
SP 69
OP 78

RT Conference Proceedings
ID 2428445
A1 Benveniste,Albert
A1 Caillaud,Benoît
A1 Carloni,Luca,P.
A1 Caspi,Paul
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Tripakis,Stavros
YR 2006
T1 Communication by sampling in time-sensitive distributed systems
SP 152
OP 160

RT Journal Article
ID 26115484
A1 Nuzzo,Pierluigi
A1 Bernardinis,Fernando,De
A1 Vincentelli,Alberto,Sangiovanni
YR 2006
T1 Platform-based mixed signal design: Optimizing a high-performance pipelined ADC
JF Analog Integrated Circuits and Signal Processing
VO 49
SP 343
OP 358
IS 3

RT Conference Proceedings
ID 2886806
A1 Yang,Guang
A1 Hsieh,Harry
A1 Chen,Xi
A1 Balarin,Felice
A1 Sangiovanni-Vincentelli,A.
YR 2006
T1 Constraints Assisted Modeling and Validation in Metropolis Framework
SP 1469
OP 1474

RT Journal Article
ID 5066952
A1 Pinto,Alessandro
A1 Carloni,Luca,P.
A1 Sangiovanni-Vincentelli,Alberto
YR 2006
T1 Synthesis of On-Chip Interconnection Structures: From Point-To-Point Links to Networks-on-Chip

RT Conference Proceedings
ID 2436350
A1 Bernardinis,Fernando,De
A1 Nuzzo,Pierluigi
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Robust system level design with analog platforms
SP 334
OP 341

RT Conference Proceedings
ID 2166850
A1 Marculescu,Radu
A1 Rabaey,Jan,M.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Is "Network" the next "Big Idea" in design?
SP 254
OP 256

RT Conference Proceedings
ID 2166729
A1 Yang,Guang
A1 Chen,Xi
A1 Balarin,Felice
A1 Hsieh,Harry
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Communication and co-simulation infrastructure for heterogeneous system integration
SP 462
OP 467

RT Conference Proceedings
ID 2462726
A1 Zhu,Qi
A1 Davare,Abhijit
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 A semantic-driven synthesis flow for platform-based design
SP 199

RT Conference Proceedings
ID 50528176
A1 Fazzi,A.
A1 Magagni,L.
A1 Dominicis,M.,De
A1 Zoffoli,P.
A1 Canegallo,R.
A1 Rolandi,R.,L.
A1 Sangiovanni-Vincentelli,A.
A1 Guerrieri,R.
YR 2006
T1 Yield Prediction for 3D Capacitive Interconnections
SP 809
OP 814

RT Journal Article
ID 5349879
A1 Balluchi,Andrea
A1 BenvenutiAlberto,Luca
A1 Sangiovanni-Vincentelli,L.
A1 Sangiovanni-Vincentelli,A.,L.
YR 2006
T1 Hybrid systems in automotive electronics design
JF International Journal of Control
VO 79
SP 375
OP 394
IS 5

RT Conference Proceedings
ID 50489461
A1 Marculescu,Radu
A1 Rabaey,Jan
A1 Sangiovanni-Vincentelli,Alberto
YR 2006
T1 Is“Network” the Next “Big Idea” in Design?

RT Conference Proceedings
ID 50494420
A1 Zhu,Qi
A1 Kitchen,N.
A1 Kuehlmann,A.
A1 Sangiovanni-Vincentelli,A.
YR 2006
T1 SAT sweeping with local observability don't-cares
SP 229
OP 234

RT Conference Proceedings
ID 50489500
A1 Yang,Guang
A1 Chen,Xi
A1 Balarin,F.
A1 Hsieh,H.
A1 Sangiovanni-Vincentelli,A.
YR 2006
T1 Communication and Co-Simulation Infrastructure for Heterogeneous System Integration

RT Conference Proceedings
ID 50489560
A1 Densmore,Douglas
A1 Donlin,Adam
A1 Sangiovanni-Vincentelli,A.
YR 2006
T1 FPGA Architecture Characterization for System Level Performance Analysis

RT Journal Article
ID 57502702
A1 Balluchi,A.
A1 Benvenuti,L.
A1 Ferrari,A.
A1 Sangiovanni-Vincentelli,A.,L.
YR 2006
T1 Hybrid systems in automotive electronics design
JF International Journal of Control
VO 79
SP 375
OP 394
IS 5

RT Conference Proceedings
ID 50489626
A1 Bonivento,Alvise
A1 Carloni,Luca,P.
A1 Sangiovanni-Vincentelli,Alberto
YR 2006
T1 Platform-Based Design of Wireless Sensor Networks for Industrial Applications

RT Conference Proceedings
ID 50489518
A1 Kanajan,Sri
A1 Pinello,C.
A1 Zeng,Haibo
A1 Sangiovanni-Vincentelli,Alberto
YR 2006
T1 Exploring Trade-off’s Between Centralized versus Decentralized Automotive Architectures Using a Virtual Integration Environment

RT Conference Proceedings
ID 50528245
A1 Bernardinis,F.,De
A1 Nuzzo,P.
A1 Vincentelli,A.,S.
YR 2006
T1 Robust System-Level Design with Analog Platforms
SP 334
OP 341

RT Journal Article
ID 5785735
A1 Zhu,Qi
A1 Zhang,Zhengya
A1 Pinto,Alessandro
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2006
T1 On-Chip Networks Modeling and Simulation

RT Journal Article
ID 26957072
A1 Vincentelli,A.,L.,Sangiovanni
A1 Balluchi,A.
YR 2006
T1 Special Issue on Advanced design methodologies in automotive control
JF International Journal of Control
VO 79
SP 373
OP 374
IS 5

RT Journal Article
ID 12873354
A1 Johansson,Rolf
A1 Vincentelli,Alberto,Sangiovanni
A1 Balluchi,Andrea
YR 2006
T1 Hybrid Control: Taming Heterogeneity and Complexity of Networked Embedded Systems

RT Conference Proceedings
ID 1847807
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2006
T1 Automotive electronics: steady growth for years to come

RT Journal Article
ID 1719938
A1 Caspi,Paul
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Almeida,Luís
A1 Benveniste,Albert
A1 Bouyssounouse,Bruno
A1 Buttazzo,Giorgio,C.
A1 Crnkovic,Ivica
A1 Damm,Werner
A1 Engblom,Jakob
A1 Folher,G.
A1 Garcia-Valls,M.
A1 Kopetz,Hermann
A1 Lakhnech,Yassine
A1 Laroussinie,François
A1 Lavagno,Luciano
A1 Lipari,Giuseppe
A1 Maraninchi,Florence
A1 Peti,Philipp
A1 Puente,Juan,Antonio,de,la
A1 Scaife,Norman
A1 Sifakis,Joseph
A1 Simone,Robert,de
A1 Torngren,M.
A1 Veríssimo,Paulo
A1 Wellings,Andy,J.
A1 Wilhelm,Reinhard
A1 Willemse,Tim,A.,C.
YR 2005
T1 Guidelines for a graduate curriculum on embedded software and systems
JF ACM Transactions in Embedded Computing Systems
VO 4
SP 587
OP 611
IS 3

RT Journal Article
ID 2139746
A1 Sgroi,M.
A1 Wolisz,A.
A1 Sangiovanni-Vincentelli,A.
A1 Rabaey,J.,M.
YR 2005
T1 A Service-Based Universal Application Interface for Ad Hoc WirelessSensor and Actuator Networks

RT Journal Article
ID 1719920
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Pinto,Alessandro
YR 2005
T1 An overview of embedded system design education at berkeley
JF ACM Transactions in Embedded Computing Systems
VO 4
SP 472
OP 499
IS 3

RT Conference Proceedings
ID 1850064
A1 Baleani,Massimo
A1 Ferrari,Alberto
A1 Mangeruca,Leonardo
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2005
T1 Efficient embedded software design with synchronous models
SP 187
OP 190

RT Journal Article
ID 2159593
A1 Amir,Arnon
A1 Zimet,Lior
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Kao,Sean
YR 2005
T1 An embedded system for an eye-detection sensor
JF Computer Vision and Image Understanding
VO 98
SP 104
OP 123
IS 1

RT Conference Proceedings
ID 1768688
A1 Bernardinis,Fernando,De
A1 Nuzzo,Pierluigi
A1 Vincentelli,A.,Sangiovanni
YR 2005
T1 Mixed signal design space exploration through analog platforms
SP 875
OP 880

RT Conference Proceedings
ID 1235312
A1 Baleani,Massimo
A1 Ferrari,Alberto
A1 Mangeruca,Leonardo
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Freund,Ulrich
A1 Schlenker,Erhard
A1 Wolff,Hans-Jörg
YR 2005
T1 Correct-by-Construction Transformations across Design Environments for Model-Based Embedded Software Development
SP 1044
OP 1049

RT Book, Whole
ID 1852782
A1 Balluchi,Andrea
A1 Murrieri,Pierpaolo
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2005
T1 Controller Synthesis on Non-uniform and Uncertain Discrete-Time Domains
SP 118
OP 133

RT Journal Article
ID 14427264
A1 Sangiovanni-Vincentelli,Alberto,Luigi
A1 Pinto,Alessandro
YR 2005
T1 Embedded system education: a new paradigm for engineering schools?
JF ACM Sigbed Review
VO 2
SP 5
OP 14
IS 4

RT Conference Proceedings
ID 50427275
A1 Bonivento,A.
A1 Fischione,C.
A1 Sangiovanni-Vincentelli,A.
A1 Graziosi,F.
A1 Santucci,F.
YR 2005
T1 SERAN: a semi random protocol solution for clustered wireless sensor networks

RT Journal Article
ID 1582399
A1 Palopoli,Luigi
A1 Pinello,Claudio
A1 Bicchi,Antonio
A1 Sangiovanni-Vincentelli,Alberto
YR 2005
T1 Maximizing the stability radius of a set of systems under real-time scheduling constraints
JF IEEE Transactions on Automatic Control
VO 50
SP 1790
OP 1795
IS 11

RT Conference Proceedings
ID 1850109
A1 Bonivento,Alvise
A1 Carloni,Luca,P.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2005
T1 Rialto: a bridge between description and implementation of control algorithms for wireless sensor networks
SP 183
OP 186

RT Conference Proceedings
ID 1850119
A1 Jr.,Mark,L.,McKelvin
A1 Eirea,Gabriel
A1 Pinello,Claudio
A1 Kanajan,Sri
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2005
T1 A formal approach to fault tree synthesis for the analysis of distributed fault tolerant systems
SP 237
OP 246

RT Conference Proceedings
ID 1783220
A1 Zheng,Wei
A1 Chong,Jike
A1 Pinello,Claudio
A1 Kanajan,Sri
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2005
T1 Extensible and Scalable Time Triggered Scheduling
SP 132
OP 141

RT Conference Proceedings
ID 1888309
A1 Davare,Abhijit
A1 Zhu,Qi
A1 Moondanos,John
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2005
T1 JPEG Encoding on the Intel MXP5800: A Platform-Based Design Case Study
SP 89
OP 94

RT Conference Proceedings
ID 1768733
A1 Chen,Xi
A1 Davare,Abhijit
A1 Hsieh,Harry
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Watanabe,Yosinori
YR 2005
T1 Simulation based deadlock analysis for system level designs
SP 260
OP 265

RT Book, Whole
ID 1852799
A1 Pinto,Alessandro
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Carloni,Luca,P.
A1 Passerone,Roberto
YR 2005
T1 Interchange Formats for Hybrid Systems: Review and Proposal
SP 526
OP 541

RT Conference Proceedings
ID 2189654
A1 Bernardinis,Fernando,De
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2005
T1 Efficient analog platform characterization through analog constraint graphs
SP 415
OP 421

RT Conference Proceedings
ID 1789873
A1 Jr.,Mark,L.,McKelvin
A1 Sprinkle,Jonathan
A1 Pinello,Claudio
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2005
T1 Fault Tolerant Data Flow Modeling Using the Generic Modeling Environment
SP 229
OP 235

RT Conference Proceedings
ID 2192966
A1 Yuan,Lin
A1 Qu,Gang
A1 Villa,Tiziano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2005
T1 FSM re-engineering and its application in low power state encoding
SP 254
OP 259

RT Journal Article
ID 6861963
A1 Balluchi,A.
A1 Benvenuti,L.
A1 Engell,S.
A1 Geyer,T.
A1 Johansson,K.,H.
A1 Lamnabhi-Lagarrigue,F.
A1 Lygeros,J.
A1 Morari,M.
A1 Papafotiou,G.
A1 Sangiovanni-Vincentelli,A.,L.
A1 Santucci,F.
A1 Stursberg,O.
YR 2005
T1 Hybrid Control of Networked Embedded Systems
JF European Journal of Control
VO 11
SP 407
OP 508
IS 4-5

RT Conference Proceedings
ID 1850088
A1 Benveniste,Albert
A1 Caillaud,Benoît
A1 Carloni,Luca,P.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2005
T1 Tag machines
SP 255
OP 263

RT Conference Proceedings
ID 50477143
A1 Bonivento,ALvise
A1 Sangiovanni-Vincentelli,A.
YR 2005
T1 Platform based design for wireless sensor networks

RT Conference Proceedings
ID 2370250
A1 Bernardinis,Fernando,De
A1 Nuzzo,Pierluigi
A1 Terreni,Pierangelo
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2005
T1 Enriching an analog platform for analog-to-digital converter design
SP 1286
OP 1289

RT Conference Proceedings
ID 2196457
A1 Balarin,Felice
A1 Passerone,Claudio
A1 Pinto,Alessandro
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2005
T1 A formal approach to system level design: metamodels and unified design environments
SP 155
OP 163

RT Journal Article
ID 13256880
A1 Broucke,Mireille,E.
A1 Benedetto,Maria,Domenica,Di
A1 Gennaro,Stefano,Di
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2005
T1 Efficient Solution of Optimal Control Problems Using Hybrid Systems
JF Siam Journal on Control and Optimization
VO 43
SP 1923
OP 1952
IS 6

RT Journal Article
ID 1908509
A1 Carloni,Luca,P.
A1 Bernardinis,Fernando,De
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Sgroi,Marco
YR 2005
T1 Platform-Based and Derivative Design

RT Conference Proceedings
ID 3394315
A1 Bernardinis,F.,De
A1 Nuzzo,P.
A1 Vincentelli,A.,Sangiovanni
YR 2005
T1 Mixed Signal Design Space Exploration with Analog Platforms

RT Conference Proceedings
ID 2584588
A1 Li,Y.
A1 Bernardinis,F.,De
A1 Otis,B.
A1 Rabaey,J.,M.
A1 Vincentelli,A.,Sangiovanni
YR 2005
T1 A low-power mixed-signal baseband system design for wireless sensor networks

RT Conference Proceedings
ID 50414114
A1 Sangiovanni-Vincentelli,A.
A1 Buttner,Harold,H.
YR 2005
T1 System-level design: a strategic investment for the future of the electronic industry

RT Journal Article
ID 14169808
A1 Zurawski,R.
A1 Hansson,H.
A1 Nolin,M.
A1 Nolte,T.
A1 Lavagno,L.
A1 Passerone,C.
A1 Jantsch,A.
A1 Gomes,L.
A1 Kapitonova,J.,V.
A1 Letichevsky,A.,A.
A1 Volkov,V.,A.
A1 Weigert,T.
A1 Edwards,S.,A.
A1 Potop,D.
A1 Simone,R.,de
A1 Møller-Pedersen,B.
A1 Gupta,A.
A1 Bayazit,A.,A.
A1 Mahajan,Y.
A1 Kondratyev,A.
A1 Watanabe,Y.
A1 Wilhelm,R.
A1 Thiele,L.
A1 Wandeler,E.
A1 Jacome,M.,F.
A1 Ramachandran,A.
A1 Voyiatzis,A.,G.
A1 Fragopoulos,A.,G.
A1 Serpanos,D.,N.
A1 Martin,G.
A1 Braun,G.
A1 Ayala,J.,L.
A1 López-Vallejo,M.
A1 Bertozzi,D.
A1 Benini,L.
A1 Micheli,G.,De
A1 Carloni,L.,P.
A1 Bernardinis,F.,De
A1 Pinello,C.
A1 Sangiovanni-Vincentelli,A.,L.
A1 Sgroi,M.
A1 Passerone,R.
A1 Wagner,F.,R.
A1 Jerraya,A.,A.
A1 Henriksson,T.
A1 Kruijtzer,W.
A1 Essink,G.
A1 Paulin,P.,G.
A1 Pilkington,C.
A1 Langevin,M.
A1 Bensoudane,E.
A1 Lyonnard,D.
A1 Nicolescu,G.
A1 Gupta,S.
A1 Patel,H.,D.
A1 Shukla,S.,K.
A1 Gupta,R.
A1 Subramonian,V.
A1 Gill,C.
A1 Patel,M.,D.
A1 Dulman,S.
A1 Chatterjea,S.
A1 Hoffmeijer,T.
A1 Havinga,P.
A1 Hurink,J.
A1 Langendoen,K.
A1 Halkes,G.
A1 Reijers,N.
A1 Gandham,S.
A1 Musunuri,R.
A1 Saxena,U.
A1 Dekneuvel,E.
YR 2005
T1 Embedded Systems Handbook - CONTENTS

RT Conference Proceedings
ID 50446866
A1 Balluchi,Andrea
A1 Benvenuti,Luca
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2005
T1 Hybrid Systems in Automotive Electronics Design

RT Conference Proceedings
ID 50446988
A1 Agostini,Andrea
A1 Balluchi,Andrea
A1 Bicchi,Antonio
A1 Piccoli,Benedetto
A1 Sangiovanni-Vincentelli,Alberto
A1 Zadarnowska,Katarzyna
YR 2005
T1 Randomized Algorithms for Platform-based Design

RT Conference Proceedings
ID 1877473
A1 Sztipanovits,Janos
A1 Glossner,John
A1 Mudge,Trevor,N.
A1 Rowen,Chris
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Wolf,Wayne
A1 Zhao,Feng
YR 2005
T1 Grand challenges in embedded systems
SP 333
OP 333

RT Journal Article
ID 39228965
A1 Sztipanovits,Janos
A1 Glossner,John
A1 Mudge,Trevor
A1 Rowen,Chris
A1 Sangiovanni-Vincentelli,Alberto
A1 Wolf,Wayne
A1 Zhao,Feng
YR 2005
T1 Grand challenges in embedded systems
SP 375
OP 375

RT Conference Proceedings
ID 50414908
A1 Chenl,Xi
A1 Davare,Abhijit
A1 Hsieh,H.
A1 Sangiovanni-Vincentelli,A.
A1 Watanabe,Y.
YR 2005
T1 Simulation based deadlock analysis for system level designs

RT Conference Proceedings
ID 50415032
A1 Bernardinis,R.,De
A1 Nuzzo,P.
A1 Vincentelli,A.,Sangiovanni
YR 2005
T1 Mixed signal design space exploration through analog platforms

RT Conference Proceedings
ID 50473527
A1 Yuan,Lin
A1 Qu,Gang
A1 Villa,T.
A1 Sangiovanni-Vincentelli,A.
YR 2005
T1 FSM re-engineering and its application in low power state encoding

RT Conference Proceedings
ID 1850120
A1 Liu,Cong
A1 Kondratyev,Alex
A1 Watanabe,Yosinori
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2005
T1 A structural approach to quasi-static schedulability analysis of communicating concurrent programs
SP 10
OP 16

RT Journal Article
ID 1436151
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2005
T1 The importance of innovation in the economy of advanced countries
JF IEEE Design & Test of Computers
VO 22
SP 14
OP 16
IS 1

RT Conference Proceedings
ID 1235209
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2005
T1 Integrated Electronics in the Car and the Design Chain Evolution or Revolution?
SP 532
OP 533

RT Conference Proceedings
ID 899742
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Carloni,Luca,P.
A1 Bernardinis,Fernando,De
A1 Sgroi,Marco
YR 2004
T1 Benefits and challenges for platform-based design
SP 409
OP 414

RT Conference Proceedings
ID 502520
A1 Pinello,Claudio
A1 Carloni,Luca,P.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2004
T1 Fault-Tolerant Deployment of Embedded Software for Cost-Sensitive Real-Time Feedback-Control Applications
VO 2
SP 21164
OP 1169

RT Conference Proceedings
ID 2662247
A1 Greunen,Jana,van
A1 Petrovic,D.
A1 Bonivento,A.
A1 Rabaey,J.
A1 Ramchandran,K.
A1 Vincentelli,A.,S.
YR 2004
T1 Adaptive sleep discipline for energy conservation and robustness in dense sensor networks

RT Journal Article
ID 2387862
A1 Sgroi,Marco
A1 Wolisz,Adam
A1 Sangiovanni-Vincentelli,Alberto
A1 Rabaey,Jan,M.
YR 2004
T1 A Service-Based Universal Application Interface for Ad-hoc Wireless Sensor Networks

RT Conference Proceedings
ID 502585
A1 Nardi,Alessandra
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2004
T1 Synthesis for Manufacturability: A Sanity Check
VO 2
SP 20796
OP 803

RT Conference Proceedings
ID 502406
A1 Bernardinis,Fernando,De
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2004
T1 A Methodology for System-Level Analog Design Space Exploration
VO 1
SP 10676
OP 677

RT Conference Proceedings
ID 1238770
A1 Yang,Guang
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Watanabe,Yosinori
A1 Balarin,Felice
YR 2004
T1 Separation of concerns: overhead in modeling and efficient simulation techniques
SP 44
OP 53

RT Conference Proceedings
ID 1238788
A1 Benveniste,Albert
A1 Caillaud,Benoît
A1 Carloni,Luca,P.
A1 Caspi,Paul
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2004
T1 Heterogeneous reactive systems modeling: capturing causality and the correctness of loosely time-triggered architectures (LTTA)
SP 220
OP 229

RT Journal Article
ID 3830613
A1 Sgroi,M.
A1 Kondratyev,A.
A1 Watanabe,Y.
A1 Lavagno,L.
A1 Sangiovanni-Vincentelli,A.
YR 2004
T1 Synthesis of Petri Nets from Message Sequence Charts Specifications for Protocol Design

RT Book, Whole
ID 659442
A1 Balluchi,Andrea
A1 Natale,Federico,Di
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Schuppen,Jan,H.,Van
YR 2004
T1 Synthesis for Idle Speed Control of an Automotive Engine
SP 80
OP 94

RT Journal Article
ID 1436088
A1 Nardi,Alessandra
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2004
T1 Logic Synthesis for Manufacturability
JF IEEE Design & Test of Computers
VO 21
SP 192
OP 199
IS 3

RT Conference Proceedings
ID 502487
A1 Densmore,Douglas
A1 Rekhi,Sanjay
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2004
T1 Microarchitecture Development via Metropolis Successive Platform Refinement
VO 1
SP 10346
OP 351

RT Conference Proceedings
ID 50364806
A1 Sangiovanni-Vincentelli,A.
A1 Carloni,L.
A1 Bernardinis,F.,De
A1 Sgroi,M.
YR 2004
T1 Benefits and challenges for platform-based design
SP 409
OP 414

RT Conference Proceedings
ID 7000584
A1 Bernarclinis,F.,De
A1 Gambini,S.
A1 Vincis,R.
A1 Svelto,F.
A1 Vincentelli,A.,Sangiovanni
A1 Castello,R.
YR 2004
T1 Design space exploration for a UMTS front-end exploiting analog platforms
SP 923
OP 930

RT Conference Proceedings
ID 899782
A1 Davare,Abhijit
A1 Lwin,Kelvin
A1 Kondratyev,Alex
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2004
T1 The best of both worlds: the efficient asynchronous implementation of synchronous specifications
SP 588
OP 591

RT Journal Article
ID 2569550
A1 Bernardinis,F.,De
A1 Vincis,F.
A1 Gambini,S.
A1 Terreni,P.
A1 Sangiovanni-vincentelli,A.
YR 2004
T1 A framework for analog platform characterization

RT Journal Article
ID 1423545
A1 Khatri,Sunil,P.
A1 Sinha,Subarnarekha
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2004
T1 SPFD-based wire removal in standard-cell and network-of-PLA circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 23
SP 1020
OP 1030
IS 7

RT Journal Article
ID 3402269
A1 Carloni,L.
A1 Bebedetto,M.,D.,Di
A1 Pinello,C.
A1 Pinto,A.
A1 Sangiovanni-vincentelli,A.
YR 2004
T1 Modeling techniques, programming languages design toolsets for hybrid systems

RT Conference Proceedings
ID 6196906
A1 Koushanfar,F.
A1 Potkonjak,M.
A1 Sangiovanni-Vincentelli,A.
YR 2004
T1 Error models for light sensors by statistical analysis of raw sensor measurements

RT Conference Proceedings
ID 5058233
A1 Casagrande,Alberto
A1 Balluchi,Andrea
A1 Benvenuti,Luca
A1 Policriti,Alberto
A1 Villa,Tiziano
A1 Sangiovanni-Vincentelli,Alberto
YR 2004
T1 Improving reachability analysis of hybrid automata for engine control
VO 3
SP 2322

RT Conference Proceedings
ID 1238781
A1 Passerone,Roberto
A1 Burch,Jerry,R.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2004
T1 Conservative approximations for heterogeneous design
SP 155
OP 164

RT Conference Proceedings
ID 50405243
A1 Mostennan,P.
A1 Clune,M.
A1 Beek,B.,van
A1 Krogh,B.,H.
A1 Sangiovanni-Vincentelli,A.
YR 2004
T1 Challenges and solution techniques for hybrid simulation
VO 2

RT Conference Proceedings
ID 50364841
A1 Davare,Abhijit
A1 Lwin,Kelvin
A1 Kondratyev,Alex
A1 Sangiovanni-Vincentelli,A.
YR 2004
T1 The best of both worlds: the efficient asynchronous implementation of synchronous specifications
SP 588
OP 591

RT Journal Article
ID 39227686
A1 Sangiovanni-Vincentelli,Alberto
YR 2004
T1 Platform-based network design (with emphasis on wireless networks)
SP 1

RT Journal Article
ID 847635
A1 Balarin,Felice
A1 Watanabe,Yosinori
A1 Hsieh,Harry
A1 Lavagno,Luciano
A1 Passerone,Claudio
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2003
T1 Metropolis: An Integrated Electronic System Design Environment
JF IEEE Computer
VO 36
SP 45
OP 52
IS 4

RT Conference Proceedings
ID 521200
A1 Pinto,Alessandro
A1 Carloni,Luca,P.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2003
T1 Efficient Synthesis of Networks On Chip
SP 146
OP 150

RT Conference Proceedings
ID 2323676
A1 Koushanfar,Farinaz
A1 Potkonjak,Miodrag
A1 Sangiovanni-Vincentelli,Alberto
YR 2003
T1 On-line fault detection of sensor measurements

RT Conference Proceedings
ID 3818152
A1 Bernardinis,Fernando,De
A1 Jordan,M.,I.
A1 Vincentelli,A.,Sangiovanni
YR 2003
T1 Support vector machines for analog circuit performance representation
SP 964
OP 969

RT Book, Whole
ID 653376
A1 Benveniste,Albert
A1 Carloni,Luca,P.
A1 Caspi,Paul
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2003
T1 Heterogeneous Reactive Systems Modeling and Correct-by-Construction Deployment
SP 35
OP 50

RT Conference Proceedings
ID 3476196
A1 Balluchi,Andrea
A1 Benvenuti,Luca
A1 Benedetto,M.,D.,Di
A1 Sangiovanni-Vincentelli,A.,L.
YR 2003
T1 Observability for hybrid systems
VO 2
SP 1159

RT Conference Proceedings
ID 589451
A1 Baleani,Massimo
A1 Ferrari,Alberto
A1 Mangeruca,Leonardo
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Peri,Maurizio
A1 Pezzini,Saverio
YR 2003
T1 Fault-tolerant platforms for automotive safety-critical applications
SP 170
OP 177

RT Journal Article
ID 2533157
A1 Balarin,F.
A1 Hsieh,H.
A1 Lavagno,L.
A1 Passerone,C.
A1 Sangiovanni-vincentelli,A.
A1 Watanabe,Y.
YR 2003
T1 18 Metropolis: An Integrated Environment for Electronic System Design
JF IEEE Computer Society

RT Journal Article
ID 836699
A1 Horowitz,Benjamin
A1 Liebman,Judith
A1 Ma,Cedric
A1 Koo,Tak-john
A1 Sangiovanni-vincentelli,Alberto,L.
A1 SASTRY,S.,SHANKAR
YR 2003
T1 Platform-based embedded software design and system integration for autonomous vehicles
JF Proceedings of The IEEE
VO 91
SP 198
OP 211
IS 1

RT Conference Proceedings
ID 692048
A1 Koushanfar,Farinaz
A1 Davare,Abhijit
A1 Nguyen,Dai,Tho
A1 Potkonjak,Miodrag
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 Low power coordination in wireless ad-hoc networks
SP 475
OP 480

RT Journal Article
ID 1064652
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2003
T1 The Tides of EDA
JF IEEE Design & Test of Computers
VO 20
SP 59
OP 75
IS 6

RT Conference Proceedings
ID 50330954
A1 Nardi,Alessandra
A1 Zeng,Haibo
A1 Garrett,Joshua,L.
A1 Daniel,Luca
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 A methodology for the computation of an upper bound on noise current spectrum of CMOS switching activity

RT Journal Article
ID 18923
A1 Benvenuti,Luca
A1 Benedetto,Maria,Domenica,Di
A1 Gennaro,Stefano,Di
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 Individual cylinder characteristic estimation for a spark injection engine
JF Automatica
VO 39
SP 1157
OP 1169
IS 7

RT Journal Article
ID 26956696
A1 Balluchi,Andrea
A1 Benvenuti,Luca
A1 Villa,Tiziano
A1 Wong-Toi,Howard
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 Controller synthesis for hybrid systems with a lower bound on event separation
JF International Journal of Control
VO 76
SP 1171
OP 1200
IS 12

RT Conference Proceedings
ID 23736
A1 Meyerowitz,Trevor
A1 Pinello,Claudio
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 A tool for describing and evaluating hierarchical real-time bus scheduling policies
SP 312
OP 317

RT Conference Proceedings
ID 1240949
A1 Carloni,Luca,P.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 Combining Retiming and Recycling to Optimize the Performance of Synchronous Circuits
SP 47
OP 52

RT Journal Article
ID 835588
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2003
T1 Electronic-System Design in the Automobile Industry
JF IEEE Micro
VO 23
SP 8
OP 18
IS 3

RT Conference Proceedings
ID 12766711
A1 Bernardinis,F.,De
A1 Jordan,M.,I.
A1 SangiovanniVincentelli,A.
YR 2003
T1 Support vector machines for analog circuit performance representation

RT Conference Proceedings
ID 896972
A1 Carloni,Luca,P.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 On-chip communication design: roadblocks and avenues
SP 75
OP 76

RT Conference Proceedings
ID 18133
A1 Wang,Guoqiang
A1 Kuehlmann,Andreas
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2003
T1 Structural Detection of Symmetries in Boolean Functions
SP 498
OP 503

RT Journal Article
ID 2332613
A1 Carloni,Luca,P.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 A Formal Modeling Framework for Deploying Synchronous Designs on Distributed Architectures ?

RT Journal Article
ID 3210432
A1 Balluchi,A.
A1 Benvenuti,L.
A1 Benedetto,M.,D.,Di
A1 Sangiovanni-vincentelli,A.,L.
YR 2003
T1 Idle speed controller synthesis using an assume-guarantee approach

RT Conference Proceedings
ID 10040829
A1 Nardi,Alessandra
A1 Zeng,Haibo
A1 Garrett,Joshua,L.
A1 Daniel,Luca
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 A Methodology for the Computation of an Upper Bound on Nose Current Spectrum of CMOS Switching Activity
SP 778

RT Conference Proceedings
ID 3202122
A1 Albertoni,L.
A1 Balluchi,A.
A1 Casavola,A.
A1 Gambelli,C.
A1 Mosca,E.
A1 Sangiovanni-Vincentelli,A.,L.
YR 2003
T1 Hybrid command governors for idle speed control in gasoline direct injection engines
VO 1
SP 773

RT Journal Article
ID 3402901
A1 Meyerowitz,T.
A1 Sangiovanni-vincentelli,A.
YR 2003
T1 Modeling the XScale and Stongarm processors in metropolis using YAPI

RT Conference Proceedings
ID 3210429
A1 Albertoni,Leonardo
A1 Balluchi,Andrea
A1 Casavola,Alessandro
A1 Gambelli,Claudio
A1 Mosca,Edoardo
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 Idle speed control for GDI engines using robust multirate hybrid command governors
VO 1
SP 140

RT Conference Proceedings
ID 2616895
A1 Zimet,L.
A1 Kao,S.
A1 Amir,A.
A1 Sangiovanni-vincentelli,A.
YR 2003
T1 A real time embedded system for an eye detection sensor

RT Conference Proceedings
ID 905341
A1 Nardi,Alessandra
A1 Zeng,Haibo
A1 Garrett,Joshua,L.
A1 Daniel,Luca
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 A Methodology for the Computation of an Upper Bound on Nose Current Spectrum of CMOS Switching Activity
SP 778
OP 785

RT Conference Proceedings
ID 3439740
A1 Goldberg,E.
A1 Carloni,L.
A1 Villa,T.
A1 Brayton,R.,K.
A1 Sangiovanni-vincentelli,A.,L.
YR 2003
T1 Negative thinking by incremental problem solving: application main

RT Book, Whole
ID 1792315
A1 Benveniste,Albert
A1 Caillaud,Benoît
A1 Carloni,Luca,P.
A1 Caspi,Paul
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2003
T1 Causality and Scheduling Constraints in Heterogeneous Reactive Systems Modeling
SP 1
OP 16

RT Journal Article
ID 2994104
A1 Balluchi,A.
A1 Benvenuti,L.
A1 Benedetto,M.,D.,Di
A1 Sangiovanni-vincentelli,A.,L.
YR 2003
T1 Dynamical observers for hybrid systems

RT Journal Article
ID 835543
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Lavagno,Luciano
YR 2003
T1 Guest Editors' Introduction: Trends and Directions in Microelectronics
JF IEEE Micro
VO 23
SP 6
OP 7
IS 3

RT Conference Proceedings
ID 502066
A1 Yevtushenko,Nina
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Petrenko,Alexandre
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 Equisolvability of Series vs. Controller's Topology in Synchronous Language Equations
SP 11154
OP 11155

RT Conference Proceedings
ID 15630
A1 Mangeruca,Leonardo
A1 Ferrari,Alberto
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Pierantoni,Andrea
A1 Pennese,Michele
YR 2003
T1 System Level Design of Embedded Controllers: Knock Detection, A Case Study in the Automotive Domain
SP 20232
OP 20237

RT Journal Article
ID 50320599
A1 Koushanfar,F.
A1 Davare,A.
A1 Potkonjak,M.
A1 Sangiovanni-Vincentelli,A.
YR 2003
T1 Low power coordination in wireless ad-hoc networks
JF Applied Soft Computing

RT Journal Article
ID 1594657
A1 Sangiovanni-Vincentelli,A.
A1 Lavagno,L.
YR 2003
T1 Introduction: trends and directions in microelectronics (Guest Editors' Introduction)
JF IEEE Micro
VO 23
SP 6
OP 7
IS 3

RT Conference Proceedings
ID 50338604
A1 Carloni,Luca,P.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2003
T1 On-chip communication design: roadblocks and avenues

RT Journal Article
ID 1214803
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2003
T1 DAC Turns 40
JF IEEE Design & Test of Computers
VO 20
SP 90
OP 96
IS 3

RT Journal Article
ID 1307550
A1 Sangiovanni-vincentelli,A.
YR 2002
T1 Defining platform-based design

RT Book, Whole
ID 13412
A1 Balluchi,Andrea
A1 Benvenuti,Luca
A1 Benedetto,Maria,Domenica,Di
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2002
T1 Design of Observers for Hybrid Systems
SP 76
OP 89

RT Conference Proceedings
ID 29493
A1 Pinto,Alessandro
A1 Carloni,Luca,P.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2002
T1 Constraint-driven communication synthesis
SP 783
OP 788

RT Journal Article
ID 835497
A1 Carloni,Luca,P.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2002
T1 Coping with Latency in SOC Design
JF IEEE Micro
VO 22
SP 24
OP 35
IS 5

RT Conference Proceedings
ID 27373
A1 Baleani,Massimo
A1 Gennari,Frank
A1 Jiang,Yunjian
A1 Patel,Yatish
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2002
T1 HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform
SP 151
OP 156

RT Book, Whole
ID 12459
A1 Balarin,Felice
A1 Lavagno,Luciano
A1 Passerone,Claudio
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Sgroi,Marco
A1 Watanabe,Yosinori
YR 2002
T1 Modeling and Designing Heterogeneous Systems
SP 228
OP 273

RT Conference Proceedings
ID 50108
A1 Koushanfar,Farinaz
A1 Potkonjak,Miodrag
A1 Sangiovanni-Vincentell,A.
YR 2002
T1 Fault tolerance techniques for wireless ad hoc sensor networks

RT Conference Proceedings
ID 20631
A1 Passerone,Roberto
A1 Alfaro,Luca,de
A1 Henzinger,Thomas,A.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2002
T1 Convertibility verification and converter synthesis: two faces of the same coin
SP 132
OP 139

RT Conference Proceedings
ID 897007
A1 Balarin,Felice
A1 I,Luciano,Lavagno
A1 Passerone,Claudio
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Watanabe,Yosinori
A1 Yang,Guang
YR 2002
T1 Concurrent execution semantics and sequential simulation algorithms for the metropolis meta-model
SP 13
OP 18

RT Journal Article
ID 2382645
A1 Carloni,Luca,P.
A1 Bernardinis,Fernando,De
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Sgroi,Marco
YR 2002
T1 The art and science of integrated systems design

RT Book, Whole
ID 24825
A1 Palopoli,Luigi
A1 Pinello,Claudio
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Elghaoui,Laurent
A1 Bicchi,Antonio
YR 2002
T1 Synthesis of Robust Control Systems under Resource Constraints
SP 337
OP 350

RT Journal Article
ID 2931164
A1 Vincentelli,A.
YR 2002
T1 Defi ning platform-based design

RT Conference Proceedings
ID 520751
A1 Giusto,Paolo
A1 Brunel,Jean-yves
A1 Ferrari,Alberto
A1 Fourgeau,Eliane
A1 Lavagno,Luciano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2002
T1 Automotive Virtual Integration Platforms: Why's, What's, and How's
SP 370
OP 378

RT Book, Whole
ID 12945
A1 Gössler,Gregor
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2002
T1 Compositional Modeling in Metropolis
SP 93
OP 107

RT Conference Proceedings
ID 3624594
A1 Daniel,Luca
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 White,Jacob
YR 2002
T1 Proximity templates for modeling of skin and proximity effects on packages and high frequency interconnect
SP 326
OP 333

RT Journal Article
ID 782485
A1 Aziz,Adnan
A1 Shiple,Thomas,R.
A1 Singhal,Vigyan
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2002
T1 Formula-Dependent Equivalence for Compositional CTL Model Checking
JF Formal Methods in System Design
VO 21
SP 193
OP 224
IS 2

RT Journal Article
ID 3733996
A1 Sangiovanni-vincentelli,A.,L.
A1 Sgroi,M.
YR 2002
T1 Service-based Model and Methodology for Net-work Platforms

RT Journal Article
ID 3477104
A1 Balluchi,A.
A1 Benvenuti,L.
A1 Sangiovanni-vincentelli,A.,L.
YR 2002
T1 Observers for hybrid systems with continuous state resets

RT Journal Article
ID 3393158
A1 Henzinger,T.,A.
A1 Lee,E.,A.
A1 Sangiovanni-vincentelli,A.,L.
A1 Sastry,S.,S.
A1 Szti-panovits,J.
YR 2002
T1 Mission Statement: Center for Hybrid and Embedded Software Systems

RT Conference Proceedings
ID 17219
A1 Balluchi,Andrea
A1 Beradi,L.
A1 Benedetto,Maria,Domenica,Di
A1 Ferrari,Alberto
A1 Girasole,Giovanni
A1 Sangiovanni-Vincentelli,A.,L.
YR 2002
T1 Integrated control-implementation design
VO 2
SP 1337

RT Journal Article
ID 3460841
A1 Balluchi,A.
A1 Benvenuti,L.
A1 Benedetto,M.,D.,Di
A1 Sangiovanni-vincentelli,A.,L.
YR 2002
T1 Nonlinear and Hybrid Systems in Automotive Control

RT Book, Whole
ID 653362
A1 Koo,Tak-john
A1 Liebman,Judith
A1 Ma,Cedric
A1 Horowitz,Benjamin
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Sastry,Shankar
YR 2002
T1 Platform-Based Embedded Software Design for Multi-vehicle Multi-modal Systems
SP 32
OP 45

RT Book, Whole
ID 17214
A1 Baleani,Massimo
A1 Conti,Massimo
A1 Ferrari,Alberto
A1 Frascolla,Valerio
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2002
T1 An Enhanced POLIS Framework for Fast Exploration and Implementation of I/O Subsystems on CSoC Platforms
SP 677
OP 686

RT Conference Proceedings
ID 50264071
A1 Baleani,M.
A1 Gennari,Frank
A1 Jiang,Yunjian
A1 Patel,Yatish
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,A.
YR 2002
T1 HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform

RT Conference Proceedings
ID 520959
A1 Giusto,Paolo
A1 Brunel,Jean-yves
A1 Ferrari,Alberto
A1 Fourgeau,Eliane
A1 Lavagno,Luciano
A1 O'rourke,Barry
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Guasto,Emanuele
YR 2002
T1 Models of IP's for Automotive Virtual Integration Platforms
SP 379

RT Conference Proceedings
ID 50291929
A1 Passerone,Roberto
A1 Alfaro,Luca,de
A1 Henzinger,T.,A.
A1 Sangiovanni-Vincentelli,A.,L.
YR 2002
T1 Convertibility verification and converter synthesis: two faces of the same coin [IP block interfaces]
SP 132
OP 139

RT Journal Article
ID 15232534
A1 Aziz,Adnan
A1 Shiple,Thomas
A1 Singhal,Vigyan
A1 Brayton,Robert
A1 Sangiovanni-Vincentelli,Alberto
YR 2002
T1 Formula-Dependent Equivalence for Compositional CTL Model Checking
JF Formal Methods in System Design
VO 21
SP 193
OP 224
IS 2

RT Conference Proceedings
ID 554374
A1 Yevtushenko,Nina
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Petrenko,Alexandre
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2002
T1 Equisolvability of Series vs. Controller's Topology in Synchronous Language Equations
SP 45
OP 50

RT Conference Proceedings
ID 50267947
A1 Pinto,Alessandro
A1 Carloni,L.,R.
A1 Sangiovanni-Vincentelli,A.,L.
YR 2002
T1 Constraint-driven communication synthesis
SP 783
OP 788

RT Conference Proceedings
ID 50264048
A1 Balarin,Felice
A1 Lavagno,Luciano
A1 Passerone,Claudio
A1 Sangiovanni-Vincentelli,A.
A1 Watanabe,Y.
A1 Yang,Guang
YR 2002
T1 Concurrent execution semantics and sequential simulation algorithms for the Metropolis meta-model

RT Conference Proceedings
ID 13269678
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Sifakis,Joseph
YR 2002
T1 Embedded Software, Second International Conference, EMSOFT 2002, Grenoble, France, October 7-9, 2002, Proceedings

RT Conference Proceedings
ID 50291957
A1 Daniel,Luca
A1 Sangiovanni-Vincentelli,A.
A1 White,J.
YR 2002
T1 Proximity templates for modeling of skin and proximity effects on packages and high frequency interconnect
SP 326
OP 333

RT Journal Article
ID 1059297
A1 Carloni,Luca,P.
A1 Mcmillan,Kenneth,L.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2001
T1 Theory of latency-insensitive design
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 20
SP 1059
OP 1076
IS 9

RT Conference Proceedings
ID 44966
A1 Jr.,Julio,Leao,da,Silva
A1 Shamberger,J.
A1 Ammer,M.,Josie
A1 Guo,C.
A1 Li,Suet-Fei
A1 Shah,Rahul,C.
A1 Tuan,Tim
A1 Sheets,Michael
A1 Rabaey,Jan,M.
A1 Nikolic,Borivoje
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Wright,Paul,K.
YR 2001
T1 Design methodology for PicoRadio networks
SP 314
OP 325

RT Journal Article
ID 1200962
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Martin,Grant
YR 2001
T1 Platform-Based Design and Software Design Methodology for Embedded Systems
JF IEEE Design & Test of Computers
VO 18
SP 23
OP 33
IS 6

RT Journal Article
ID 1386148
A1 BRYANT,RANDAL,E.
A1 Cheng,Kwang-Ting
A1 KAHNG,ANDREW,B.
A1 KEUTZER,KURT
A1 MALY,WOJCIECH
A1 NEWTON,RICHARD
A1 PILEGGI,LAWRENCE
A1 RABAEY,JAN,M.
A1 SANGIOVANNI-VINCENTELLI,ALBERTO
YR 2001
T1 Limitations and challenges of computer-aided design technology for CMOS VLSI
JF Proceedings of The IEEE
VO 89
SP 341
OP 365
IS 3

RT Conference Proceedings
ID 20968
A1 Balarin,Felice
A1 Burch,Jerry
A1 Lavagno,Luciano
A1 Watanabe,Yosinori
A1 Passerone,Roberto
A1 Sangiovanni-Vincentelli,Alberto
YR 2001
T1 Constraints specification at higher levels of abstraction

RT Conference Proceedings
ID 13678
A1 Gosti,Wilsin
A1 Khatri,Sunil,P.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2001
T1 Addressing the timing closure problem by integrating logic optimization and placement
SP 224
OP 231

RT Conference Proceedings
ID 50227635
A1 Daniel,Luca
A1 Sangiovanni-Vincentelli,A.
A1 White,J.
YR 2001
T1 Using conduction modes basis functions for efficient electromagnetic analysis of on-chip and off-chip interconnect
SP 563
OP 566

RT Conference Proceedings
ID 50227654
A1 Sgroi,M.
A1 Sheets,M.
A1 Mihal,A.
A1 Keutzer,K.
A1 Malik,S.
A1 Rabaey,J.
A1 Sangiovanni-Vincentelli,A.
YR 2001
T1 Addressing the system-on-a-chip interconnect woes through communication-based design
SP 667
OP 672

RT Conference Proceedings
ID 24504
A1 Yevtushenkoq,Nina
A1 Villas,Tiziano
A1 Braytont,Robert,K.
A1 Petrenko,Alexandre
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2001
T1 Solution of parallel language equations for logic synthesis
SP 103
OP 110

RT Journal Article
ID 1572410
A1 Benedetto,M.,D.,Di
A1 Sangiovanni-Vincentelli,A.
A1 Villa,T.
YR 2001
T1 Model matching for finite-state machines
JF IEEE Transactions on Automatic Control
VO 46
SP 1726
OP 1743
IS 11

RT Conference Proceedings
ID 13975
A1 Burch,Jerry,R.
A1 Passerone,Roberto
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2001
T1 Overcoming Heterophobia: Modeling Concurrency in Heterogeneous Systems
SP 13

RT Conference Proceedings
ID 108432
A1 Daniel,Luca
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 White,Jacob
YR 2001
T1 Using conduction modes basis functions for efficient electromagnetic anaysis of on-chip and off-chip interconnect
SP 563
OP 566

RT Book, Whole
ID 22295
A1 Burch,Jerry,R.
A1 Passerone,Roberto
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2001
T1 Using Multiple Levels of Abstractions in Embedded Software Design
SP 324
OP 343

RT Book, Whole
ID 659217
A1 Broucke,Mireille,E.
A1 Benedetto,Maria,Domenica,Di
A1 Gennaro,Stefano,Di
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2001
T1 Optimal Control Using Bisimulations: Implementation
SP 175
OP 188

RT Conference Proceedings
ID 1838706
A1 Zanella,Stefano
A1 Neviani,Andrea
A1 Zanoni,Enrico
A1 Miliozzi,Paolo
A1 Charbon,Edoardo
A1 Guardiani,Carlo
A1 Carloni,Luca,P.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2001
T1 Modeling of Substrate Noise Injected by Digital Libraries
SP 488

RT Conference Proceedings
ID 604943
A1 Marculescu,Radu
A1 Nandi,Amit
A1 Lavagno,Luciano
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2001
T1 System-level power/performance analysis of portable multimedia systems communicating over wireless channels
SP 207
OP 214

RT Journal Article
ID 17122
A1 Hsieh,Harry
A1 Balarin,Felice
A1 Lavagno,Luciano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2001
T1 Synchronous approach to the functional equivalence of embeddedsystem implementations
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 20
SP 1016
OP 1033
IS 8

RT Conference Proceedings
ID 18152
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Martin,Grant
YR 2001
T1 A vision for embedded software
SP 1
OP 7

RT Journal Article
ID 3394216
A1 Balluchi,A.
A1 Benedetto,M.,D.,Di
A1 Pinello,C.
A1 Sangiovanni-Vincentelli,A.,L.
YR 2001
T1 Mixed models of computation in the design of automotive engine control

RT Conference Proceedings
ID 75230
A1 Daniel,Luca
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 White,Jacob
YR 2001
T1 Techniques for including dielectrics when extracting passive low-order models of high speed interconnect
SP 240
OP 244

RT Journal Article
ID 50239623
A1 Schirrmeister,Frank
A1 Sangiovanni-Vincentelli,Alberto
YR 2001
T1 Virtual component co-design-applying function architecture co-design to automotive applications

RT Journal Article
ID 50249737
A1 Antoniotti,Marco
A1 Ferrari,A.
A1 Lavagno,L.
A1 Sangiovanni-Vincentelli,A.
A1 Sentovich,E.
YR 2001
T1 Embedded system design specification: merging reactive control and data computation

RT Conference Proceedings
ID 50222443
A1 Shamberger,J.
A1 Ammer,M.,J.
A1 Guo,C.
A1 Li,S.
A1 Shah,R.
A1 Tuan,T.
A1 Sheets,M.
A1 Rabaey,J.,M.
A1 Nikolic,B.
A1 Sangiovanni-Vincentelli,A.
A1 Wright,P.
YR 2001
T1 Design methodology for PicoRadio networks
SP 314
OP 323

RT Book, Whole
ID 659360
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Henzinger,Thomas,A.
A1 Krogh,Bruce,H.
A1 Maler,Oded
A1 Morari,Manfred
A1 Pantelides,Costas,C.
A1 Pappas,George,J.
A1 Simsec,Tunc
A1 Sztipanovits,Janos
A1 Tripakis,Stavros
YR 2001
T1 Hybrid Systems Applications: An Oxymoron?
SP 5
OP 6

RT Conference Proceedings
ID 571316
A1 Natale,Marco,Di
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Balarin,Felice
YR 2001
T1 Scheduling Reactive Task Graphs in Embedded Control Systems
SP 191
OP 201

RT Conference Proceedings
ID 571860
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2001
T1 Embedded Software Design for Real-Time Applications

RT Conference Proceedings
ID 13319266
A1 Benedetto,Maria,Domenica,Di
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2001
T1 Hybrid Systems: Computation and Control, 4th International Workshop, HSCC 2001, Rome, Italy, March 28-30, 2001, Proceedings

RT Conference Proceedings
ID 509133
A1 Luculli,Gabriele
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2001
T1 Analysis of DSP-Kernel Software by Implicit Cache Simulation
SP 282
OP 288

RT Journal Article
ID 1328301
A1 Keutzer,Kurt
A1 Newton,A.,Richard
A1 Rabaey,Jan,M.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2000
T1 System-level design: orthogonalization of concerns andplatform-based design
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 19
SP 1523
OP 1543
IS 12

RT Journal Article
ID 1606588
A1 Sgroi,Marco
A1 Lavagno,Luciano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2000
T1 Formal Models for Embedded System Design
JF IEEE Design & Test of Computers
VO 17
SP 14
OP 27
IS 2

RT Conference Proceedings
ID 141751
A1 Cortadella,Jordi
A1 Kondratyev,Alex
A1 Lavagno,Luciano
A1 Massot,Marc
A1 Moral,Sandra
A1 Passerone,Claudio
A1 Watanabe,Yosinori
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2000
T1 Task generation and compile-time scheduling for mixed data-control embedded software
SP 489
OP 494

RT Conference Proceedings
ID 604970
A1 Khatri,Sunil,P.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2000
T1 Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric
SP 412
OP 419

RT Book, Whole
ID 19321
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Sgroi,Marco
A1 Lavagno,Luciano
YR 2000
T1 Formal Models for Communication-Based Design
SP 29
OP 47

RT Conference Proceedings
ID 897080
A1 Jr.,Julio,Leao,da,Silva
A1 Sgroi,Marco
A1 Bernardinis,Fernando,De
A1 Li,Suet-Fei
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Rabaey,Jan,M.
YR 2000
T1 Wireless protocols design: challenges and opportunities
SP 147
OP 151

RT Conference Proceedings
ID 245532
A1 Carloni,Luca,P.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2000
T1 Performance analysis and optimization of latency insensitive systems
SP 361
OP 367

RT Conference Proceedings
ID 2372269
A1 Baleani,M.
A1 Ferrari,A.
A1 Sangiovanni-vincentelli,A.
A1 Turchetti,C.
YR 2000
T1 Hardware-Software Co-design of an Engine Management System

RT Journal Article
ID 54211
A1 Aziz,Adnan
A1 Balarin,Felice
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2000
T1 Sequential synthesis using S1S
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 19
SP 1149
OP 1162
IS 10

RT Book, Whole
ID 16418
A1 Broucke,Mireille,E.
A1 Benedetto,Maria,Domenica,Di
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Gennaro,Stefano,Di
YR 2000
T1 Theory of Optimal Control Using Bisimulations
SP 89
OP 102

RT Conference Proceedings
ID 12605
A1 Sgroi,M.
A1 Bernardinis,F.,De
A1 Burghardt,F.
A1 Sangiovanni-Vincentelli,A.
A1 Rabaey,J.
YR 2000
T1 Designing wireless protocols: methodology and applications
VO 6
SP 3726

RT Book, Whole
ID 659182
A1 Balluchi,Andrea
A1 Benvenuti,Luca
A1 Benedetto,Maria,Domenica,Di
A1 Miconi,Guido,M.
A1 Pozzi,Ugo
A1 Villa,Tiziano
A1 Wong-toi,Howard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2000
T1 Maximal Safe Set Computation for Idle Speed Control of an Automotive Engine
SP 32
OP 44

RT Journal Article
ID 84177
A1 Goldberg,Evguenii,I.
A1 Carloni,Luca,P.
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2000
T1 Negative thinking in branch-and-bound: the case of unate covering
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 19
SP 281
OP 294
IS 3

RT Conference Proceedings
ID 40722
A1 Hsieh,Harry
A1 Balarin,Felice
A1 Lavagno,Luciano
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2000
T1 Efficient methods for embedded system design space exploration
SP 607
OP 612

RT Conference Proceedings
ID 26102
A1 Baleani,Massimo
A1 Ferrari,Alberto
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Turchetti,Claudio
YR 2000
T1 HW/SW codesign of an engine management system
SP 263
OP 269

RT Conference Proceedings
ID 52490
A1 Daniel,Luca
A1 Sangiovanni-Vincentelli,Alberto
A1 White,Jacob
YR 2000
T1 Interconnect electromagnetic modeling using conduction modes as global basis functions

RT Journal Article
ID 3405774
A1 Lavagno,L.
A1 Sangiovanni-vincentelli,A.
A1 Sentovitch,E.,M.
YR 2000
T1 Models of computation for system design

RT Conference Proceedings
ID 43025
A1 Natale,Marco,Di
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Balarin,Felice
YR 2000
T1 Task scheduling with RT constraints
SP 483
OP 488

RT Conference Proceedings
ID 31619
A1 Kim,Chunghee
A1 Lavagno,Luciano
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2000
T1 Free MDD-based software optimization techniques for embedded systems
SP 14
OP 19

RT Conference Proceedings
ID 13791
A1 Sinha,Subarnarekha
A1 Khatri,Sunil,P.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2000
T1 Binary and Multi-Valued SPFD-Based Wire Removal in PLA Networks
SP 494
OP 503

RT Conference Proceedings
ID 15152
A1 Balluchit,Andrea
A1 Benvenuti,L.
A1 Benedetto,M.,D.,Di
A1 Villa,T.
A1 Wong-Toi,H.
A1 Sangiovanni-Vincentelli,A.,L.
YR 2000
T1 Hybrid controller synthesis for idle speed management of an automotive engine
VO 2
SP 1181

RT Journal Article
ID 48732110
A1 Cuatto,Tullio
A1 Passerone,Claudio
A1 Sansoè,Claudio
A1 Gregoretti,Francesco
A1 Jurecska,Attila
A1 Sangiovanni-Vincentelli,Alberto
YR 2000
T1 A Case Study in Embedded Systems Design: An Engine Control Unit
JF Design Automation for Embedded Systems
VO 6
SP 71
OP 88
IS 1

RT Journal Article
ID 109574
A1 Tabbara,Bassam
A1 Tabbara,Abdallah
A1 Sangiovanni-Vincentelli,Alberto
YR 2000
T1 Hardware and Software Representation, Optimization, and Cosynthesis for Embedded Systems

RT Conference Proceedings
ID 18601
A1 Balluchit,Andrea
A1 Bicchij,Antonio
A1 Caterinis,Canio
A1 Rossi,Carlo
A1 Sangiovanni-Vincentelli,A.,L.
YR 2000
T1 Hybrid tracking control for spark-ignition engines
VO 4
SP 3126

RT Conference Proceedings
ID 50200117
A1 Luculli,Gabriele
A1 Sangiovanni-Vincentelli,A.
YR 2000
T1 A software tool for the timing analysis of embedded software

RT Conference Proceedings
ID 1838862
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2000
T1 Platform-Based Design: A Path to Efficient Design ReUse
SP 209
OP 210

RT Conference Proceedings
ID 215904
A1 Tabbara,Bassam
A1 Tabbara,Abdallah
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2000
T1 Task response time optimization using cost-based operation motion
SP 110
OP 114

RT Conference Proceedings
ID 453080
A1 Malik,Sharad
A1 Arvind,D.,K.
A1 Lee,Edward,A.
A1 Koopman,Phil
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Wolf,Wayne
YR 2000
T1 Embedded systems education (panel abstract)
SP 519

RT Conference Proceedings
ID 50188125
A1 Cortadella,Jordi
A1 Kondratyev,A.
A1 Lavagno,L.
A1 Massot,M.
A1 Moral,S.
A1 Fasserone,C.
A1 Watanabe,Y.
A1 Sangiovanni-Vincentelli,A.
YR 2000
T1 Task generation and compile-time scheduling for mixed data-control embedded software

RT Journal Article
ID 39227669
A1 Malik,Sharad
A1 Arvind,D.,K.
A1 Lee,Edward
A1 Koopman,Phil
A1 Sangiovanni-Vincentelli,Alberto
A1 Wolf,Wayne
YR 2000
T1 Embedded systems education (panel session) (abstract only)
SP 519

RT Conference Proceedings
ID 50188145
A1 Hsieh,Harry
A1 Balarin,Felice
A1 Lavagno,L.
A1 Sangiovanni-Vincentelli,A.
YR 2000
T1 Efficient methods for embedded system design space exploration

RT Journal Article
ID 737236
A1 Benedetto,Maria,Domenica,Di
A1 Lucibello,Pasquale
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Yamaguchi,K.
YR 2000
T1 A new procedure for exact ring closure
JF Journal of Computational Chemistry
VO 21
SP 870
OP 881
IS 10

RT Conference Proceedings
ID 50188124
A1 Natale,M.,Di
A1 Sangiovanni-Vincentelli,A.
A1 Balarin,F.
YR 2000
T1 Task scheduling with RT constraints

RT Conference Proceedings
ID 50182607
A1 Baleani,M.
A1 Ferrari,A.
A1 Sangiovanni-Vincentelli,A.
A1 Turchetti,C.
YR 2000
T1 HW/SW codesign of an engine management system

RT Conference Proceedings
ID 50188102
A1 Carloni,Luca,P.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 2000
T1 Performance analysis and optimization of latency insensitive systems

RT Conference Proceedings
ID 50182571
A1 Kim,Changhee
A1 Lavagno,L.
A1 Sangiovanni-Vincentelli,A.
YR 2000
T1 Free MDD-based software optimization techniques for embedded systems

RT Book, Whole
ID 659337
A1 Sangiovanni-vincentelli,Alberto,L.
YR 2000
T1 Models of Computation and Simulation of Hybrid Systems
SP 5

RT Journal Article
ID 1039257
A1 Balarin,Felice
A1 Chiodo,Massimiliano
A1 Giusto,Paolo
A1 Hsieh,Harry
A1 Jurecska,Attila
A1 Lavagno,Luciano
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Sentovich,Ellen,M.
A1 Suzuki,Kei
YR 1999
T1 Synthesis of software programs for embedded control applications
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 18
SP 834
OP 849
IS 6

RT Conference Proceedings
ID 17708
A1 Banerjee,Kaustav
A1 Mehrotra,Amit
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Hu,Chenming
YR 1999
T1 On thermal effects in deep sub-micron VLSI interconnects
SP 885
OP 891

RT Conference Proceedings
ID 20322
A1 Ferrari,Alberto
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1999
T1 System Design: Traditional Concepts and New Paradigms
SP 2
OP 13

RT Conference Proceedings
ID 236864
A1 Carlonit,Luca,P.
A1 McMillan,Kenneth,L.
A1 Saldanha,Alexander
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1999
T1 A methodology for correct-by-construction latency insensitive design
SP 309
OP 315

RT Conference Proceedings
ID 452455
A1 Khatri,Sunil,P.
A1 Mehrotra,Amit
A1 Brayton,Robert,K.
A1 Otten,Ralph,H.,J.,M.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1999
T1 A novel VLSI layout fabric for deep sub-micron applications
SP 491
OP 496

RT Conference Proceedings
ID 15083
A1 Sgroi,Marco
A1 Lavagno,Luciano
A1 Watanabe,Yosinori
A1 Sangiovanni-Vincentelli,Alberto
YR 1999
T1 Synthesis of embedded software using free-choice Petri nets
SP 805
OP 810

RT Journal Article
ID 243016
A1 Charbon,Edoardo
A1 Miliozzi,Paolo
A1 Carloni,Luca,P.
A1 Ferrari,Alberto
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1999
T1 Modeling digital substrate noise injection in mixed-signal IC's
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 18
SP 301
OP 310
IS 3

RT Conference Proceedings
ID 2553956
A1 Lajolo,Marcello
A1 Lazarescu,Mihai
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1999
T1 A compilation-based software estimation scheme for hardware/software co-simulation
SP 85
OP 89

RT Book, Whole
ID 197743
A1 Carloni,Luca,P.
A1 Mcmillan,Kenneth,L.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1999
T1 Latency Insensitive Protocols
SP 123
OP 133

RT Journal Article
ID 1036691
A1 Charbon,Edoardo
A1 Gharpurey,Ranjit
A1 Meyer,Robert,G.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1999
T1 Substrate optimization based on semi-analytical techniques
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 18
SP 172
OP 190
IS 2

RT Conference Proceedings
ID 24510
A1 Kenter,H.,J.,H.,N.
A1 Passerone,Claudio
A1 Smits,W.,J.,M.
A1 Watanabe,Yosinori
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1999
T1 Designing digital video systems: modeling and scheduling
SP 64
OP 68

RT Journal Article
ID 2115509
A1 Balluchi,Andrea
A1 Benedetto,Maria,Domenica,Di
A1 Pinello,Claudio
A1 Rossi,C.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1999
T1 Hybrid control in automotive applications: the cut-off control
JF Automatica
VO 35
SP 519
OP 535
IS 3

RT Conference Proceedings
ID 1385682
A1 Lajolo,Marcello
A1 Raghunathan,Anand
A1 Dey,Sujit
A1 Lavagno,Luciano
A1 Sangiovanni-Vincentelli,Alberto
YR 1999
T1 Efficient power estimation techniques for HW/SW systems

RT Journal Article
ID 3405770
A1 Lavagno,L.
A1 Sangiovanni-vincentelli,A.
A1 Sentovich,E.
YR 1999
T1 Models of Computation for Embedded System Design

RT Conference Proceedings
ID 138358
A1 Koo,T.,John
A1 Sinopoli,Bruno
A1 Sangiovanni-Vincentelli,A.
A1 Sastry,S.
YR 1999
T1 A formal approach to reactive system design: unmanned aerial vehicle flight management system design example

RT Conference Proceedings
ID 3636582
A1 Sgroi,Marco
A1 Lavagno,Luciano
A1 Watanabe,Yosinori
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1999
T1 Quasi-Static Scheduling of Embedded Software Using Equal Conflict Nets
SP 208
OP 227

RT Journal Article
ID 4111188
A1 Koo,T.,J.
A1 Sinopoli,B.
A1 Vincentelli,A.,Sangiovanni
A1 Sastry,S.
YR 1999
T1 A Formal Approach to Reactive System Design: A UAV Flight Management System Design Example

RT Conference Proceedings
ID 19122
A1 Lajolo,Marcello
A1 Lavagno,Luciano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1999
T1 Fast Instruction Cache Simulation Strategies in a Hardware/Software Co-Design Environment
SP 347

RT Conference Proceedings
ID 19422
A1 Balluchit,Andrea
A1 Benveunuti,L.
A1 Villat,Tiziano
A1 Wong-Toil,Howard
A1 Sangiovanni-Vincentelli,A.,L.
YR 1999
T1 Controller synthesis for hybrid systems with lower bounds on event separation
VO 4
SP 3984

RT Conference Proceedings
ID 50147163
A1 Tabbara,Bassam
A1 Sgroi,M.
A1 Sangiovanni-Vincentelli,A.
A1 Filippi,E.
A1 Lavagno,L.
YR 1999
T1 Fast hardware-software co-simulation using VHDL models

RT Journal Article
ID 20762
A1 Balluchif,A.
A1 Benvenuti,Luca
A1 Villas,T.
A1 Wong-Toit,Howard
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1999
T1 A CASE STUDY OF HYBRID CONTROLLER SYNTHESIS OF A HEATING SYSTEM

RT Conference Proceedings
ID 1844124
A1 Khatri,Sunil,P.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1999
T1 Sequential Multi-Valued Network Simplification using Redundancy Removal
SP 206
OP 211

RT Conference Proceedings
ID 50176823
A1 Balluchi,A.
A1 Benvenuti,L.
A1 Benedetto,M.,D.,Di
A1 Cardellino,S.
A1 Rossi,C.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1999
T1 Hybrid control of the air-fuel ratio in force transients for multi-point injection engines
VO 1
SP 316

RT Conference Proceedings
ID 2452775
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Re,Marco
A1 Lavagno,Luciano
A1 Cardarilli,Gian-carlo
A1 Lojacono,Roberto
YR 1999
T1 Analysis of the quantization noise effects on the SQNR behaviour in analog to digital conversion
SP 334
OP 338

RT Conference Proceedings
ID 212324
A1 Carloni,Luca,P.
A1 Goldberg,Evguenii,I.
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1999
T1 Aura II: Combining Negative Thinking and Branch-and-Bound in Unate Covering Problems
SP 346
OP 361

RT Conference Proceedings
ID 604502
A1 Mehrotra,Amit
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1999
T1 Noise analysis of non-autonomous radio frequency circuits
SP 55
OP 60

RT Conference Proceedings
ID 50152556
A1 Banerjee,Kaustav
A1 Mehrotra,A.
A1 Sangiovanni-Vincentelli,A.
A1 Hu,Chenming
YR 1999
T1 On thermal effects in deep sub-micron VLSI interconnects

RT Conference Proceedings
ID 50152488
A1 Khatri,Sunil,P.
A1 Mehrotra,Amit
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto
A1 Otten,Ralph,H.,J.,M.
YR 1999
T1 A novel VLSI layout fabric for deep sub-micron applications

RT Conference Proceedings
ID 451904
A1 Camposano,Raul
A1 Keutzer,Kurt
A1 Fiddler,Jerry
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Lansford,Jim
YR 1999
T1 HW and SW in embedded system design: loveboat, shipwreck, or ships passing in the night
SP 76
OP 77

RT Conference Proceedings
ID 50150526
A1 Kenter,H.,J.,H.,N.
A1 Passerone,C.
A1 Smits,W.,J.,M.
A1 Watanabe,Y.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1999
T1 Designing digital video systems: Modeling and scheduling
SP 64
OP 68

RT Conference Proceedings
ID 50152543
A1 Sgroi,Marco
A1 Lavagno,L.
A1 Watanabe,Y.
A1 Sangiovanni-Vincentelli,Alberto
YR 1999
T1 Synthesis of embedded software using free-choice Petri nets

RT Conference Proceedings
ID 50150530
A1 Lajolo,Marcello
A1 Lazarescu,Mihai
A1 Sangiovanni-Vincentelli,A.
YR 1999
T1 A compilation-based software estimation scheme for hardware/software co-simulation
SP 85
OP 89

RT Journal Article
ID 1175248
A1 Lee,Edward,A.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1998
T1 A framework for comparing models of computation
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 17
SP 1217
OP 1229
IS 12

RT Conference Proceedings
ID 185110
A1 Passerone,Roberto
A1 Rowson,James,A.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1998
T1 Automatic synthesis of interfaces between incompatible protocols
SP 8
OP 13

RT Conference Proceedings
ID 604722
A1 Gosti,Wilsin
A1 Narayan,Amit
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1998
T1 Wireplanning in logic synthesis
SP 26
OP 33

RT Journal Article
ID 2131483
A1 Demir,A.
A1 Sangiovanni-vincentelli,A.
YR 1998
T1 Analysis and Simulation of Noise in Nonlinear Electronic Circuits and Systems

RT Journal Article
ID 1020614
A1 Balarin,Felice
A1 Lavagno,Luciano
A1 Murthy,Praveen,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1998
T1 Scheduling for Embedded Real-Time Systems
JF IEEE Design & Test of Computers
VO 15
SP 71
OP 82
IS 1

RT Conference Proceedings
ID 257740
A1 Liu,Jie
A1 Lajolo,Marcello
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1998
T1 Software timing analysis using HW/SW cosimulation and instruction set simulator
SP 65
OP 69

RT Journal Article
ID 2129906
A1 Lee,E.
A1 Sangiovanni-vincentelli,A.
YR 1998
T1 A Unified Framework for Comparing Models of Computation
JF Computer-aided Design

RT Conference Proceedings
ID 3255443
A1 Filippi,Enrica
A1 Lavagno,Luciano
A1 Licciardi,L.
A1 Montanaro,A.
A1 Paolini,M.
A1 Passerone,Roberto
A1 Sgroi,Marco
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1998
T1 Intellectual property re-use in embedded system co-design: an industrial case study
SP 37
OP 42

RT Book, Whole
ID 659380
A1 Balluchi,Andrea
A1 Benedetto,Maria,Domenica,Di
A1 Pinello,Claudio
A1 Rossi,C.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1998
T1 Hybrid Control for Automotive Engine Management: The Cut-Off Case
SP 13
OP 32

RT Journal Article
ID 3095334
A1 Rowson,J.
A1 Sangiovanni-vincentelli,A.
YR 1998
T1 Felix initiative pursues new co-design methodology

RT Conference Proceedings
ID 4244521
A1 Lajolo,Marcello
A1 Raghunathan,Anand
A1 Dey,Sujit
A1 Lavagno,Luciano
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1998
T1 A case study on modeling shared memory access effects during performance analysis of HW/SW systems
SP 117
OP 121

RT Journal Article
ID 856541
A1 Passerone,Claudio
A1 Passerone,Roberto
A1 Sansoè,Claudio
A1 Martin,Jonathan
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 McGeer,Rick
YR 1998
T1 Modeling reactive systems in Java
JF ACM Transactions on Design Automation of Electronic Systems
VO 3
SP 15
OP 19
IS 4

RT Journal Article
ID 717010
A1 Oliveira,Arlindo,L.
A1 Carloni,Luca,P.
A1 Villa,Tiziano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1998
T1 Exact Minimization of Binary Decision Diagrams Using Implicit Techniques
JF IEEE Transactions on Computers
VO 47
SP 1282
OP 1296
IS 11

RT Conference Proceedings
ID 13380
A1 Villas,Tiziano
A1 Wong-Toit,Howard
A1 Balluchif,Andrea
A1 Preussig,J.
A1 Sangiovanni-Vincentelli,A.,L.
A1 Watanabe,Y.
YR 1998
T1 Formal verification of an automotive engine controller in cutoff mode
VO 4
SP 4271

RT Conference Proceedings
ID 23117
A1 Balluchi,A.
A1 Benedetto,M.,Di
A1 Pinello,C.
A1 Sangiovanni-Vincentelli,A.
YR 1998
T1 A hybrid approach to the fast positive force transient tracking problem in automotive engine control
VO 3
SP 3226

RT Conference Proceedings
ID 451351
A1 Cuatto,Tullio
A1 Passeronge,Claudio
A1 Lavagno,Luciano
A1 Jurecska,Attila
A1 Damiano,Antonino
A1 Sansoè,Claudio
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1998
T1 A case study in embedded system design: an engine control unit
SP 804
OP 807

RT Conference Proceedings
ID 4136944
A1 Lee,E.
A1 Vincentelli,A.,Sangiovanni
YR 1998
T1 A denotational framework for comparing models of computation

RT Conference Proceedings
ID 12689
A1 Benvenuti,L.
A1 Benedetto,M.,D.,Di
A1 Rossi,C.
A1 Sangiovanni-Vincentelli,A.
YR 1998
T1 Injector characteristics estimation for spark ignition engines
VO 2
SP 1546

RT Journal Article
ID 1423127
A1 Goldberg,Evguenii,I.
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1998
T1 Theory and algorithms for face hypercube embedding
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 17
SP 472
OP 488
IS 6

RT Conference Proceedings
ID 492573
A1 Lavagno,Luciano
A1 Sangiovanni-Vincentelli,A.
YR 1998
T1 System-Level Design Models and Implementation Techniques
SP 24

RT Conference Proceedings
ID 14262
A1 Antoniotti,M.
A1 Balluchi,A.
A1 Benvenuti,L.
A1 Ferrari,A.
A1 Flora,R.
A1 Nesci,W.
A1 Pinello,C.
A1 Rossi,C.
A1 Vincentelli,A.,Sangiovanni
A1 Serra,G.
A1 Tabaro,M.
YR 1998
T1 A Top-Down Constraints-Driven Design Methodology for Powertrain Control System

RT Conference Proceedings
ID 16090
A1 Balluchi,A.
A1 Benvenuti,L.
A1 Benedetto,M.,Di
A1 Ferrari,A.
A1 Pinello,C.
A1 Sangiovanni-Vincentelli,A.
YR 1998
T1 Hybrid systems and the design of embedded controllers for automotive engine management
VO 3
SP 2656

RT Journal Article
ID 39249880
A1 Passerone,C.
A1 Sansoe,C.
A1 Lavagno,L.
A1 McGeer,R.
A1 Martin,J.
A1 Passerone,R.
A1 Sangiovanni-Vincentelli,A.
YR 1998
T1 Modeling reactive systems in Java
JF ACM Transactions on Design Automation of Electronic Systems
SP 515
OP 523

RT Conference Proceedings
ID 50109835
A1 Passerone,C.
A1 Passerone,R.
A1 Sansoe,C.
A1 Martin,J.
A1 Sangiovanni-Vincentelli,A.
A1 McGeer,R.
YR 1998
T1 Modeling reactive systems in Java
SP 15
OP 19

RT Conference Proceedings
ID 1850986
A1 Gosti,Wilsin
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Villa,Tiziano
A1 Saldanha,Alexander
YR 1998
T1 An Exact Input Encoding Algorithm for BDDs Representing FSMs
SP 294
OP 300

RT Journal Article
ID 48725550
A1 Cardelli,Stefano
A1 Chiodo,Massimiliano
A1 Giusto,Paolo
A1 Jurecska,Attila
A1 Lavagno,Luciano
A1 Sansoè,Claudio
A1 Sangiovanni-Vincentelli,Alberto
YR 1998
T1 Rapid-Prototyping of Embedded Systems via Reprogrammable Devices
JF Design Automation for Embedded Systems
VO 3
SP 149
OP 161
IS 2

RT Conference Proceedings
ID 50127647
A1 Passerone,Roberto
A1 Rowson,James,A.
A1 Sangiovanni-Vincentelli,Alberto
YR 1998
T1 Automatic synthesis of interfaces between incompatible protocols

RT Conference Proceedings
ID 50109850
A1 Lajolo,Marcello
A1 Raghunathan,Anand
A1 Dey,Sujit
A1 Lavagno,Luciano
A1 Vincentelli,Alberto,Sangiovanni
YR 1998
T1 A case study on modeling shared memory access effects during performance analysis of HW/SW systems
SP 117
OP 121

RT Conference Proceedings
ID 50136821
A1 Gosti,Wilsin
A1 Narayan,Amit
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1998
T1 Wireplanning in logic synthesis

RT Conference Proceedings
ID 50134123
A1 Bernardinis,F.,De
A1 Ferrari,Alberto
A1 Watanabe,Y.
A1 Sangiovanni-Vincentelli,A.
A1 Terreni,P.
YR 1998
T1 Performance estimation of data-flow applications for IP-based system design

RT Conference Proceedings
ID 50109842
A1 Liu,Jie
A1 Lajolo,Marcello
A1 Sangiovanni-Vincentelli,Alberto
YR 1998
T1 Software timing analysis using HW/SW cosimulation and instruction set simulator
SP 65
OP 69

RT Journal Article
ID 1269301
A1 Balarin,F.
A1 Chiodo,M.
A1 Giusto,P.
A1 Hsieh,H.
A1 Jurecska,A
A1 Lavagno,L.
A1 Passerone,C.
A1 Sangiovanni-vincentelli,A.
A1 Sentovich,E.
A1 Suzuki,K.
A1 Tabbara,B.
YR 1997
T1 Hardware-software codesign of embedded systems: the polis approach

RT Conference Proceedings
ID 453218
A1 Rowson,James,A.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1997
T1 Interface-based design
SP 178
OP 183

RT Journal Article
ID 364235
A1 Edwards,Stephen
A1 Lavagno,Luciano
A1 Lee,Edward,A.
A1 Sangiovanni-Vincentelli,Alberto
YR 1997
T1 Design of embedded systems: formal models, validation, and synthesis
JF Proceedings of The IEEE
VO 85
SP 366
OP 390
IS 3

RT Conference Proceedings
ID 604749
A1 Narayan,Amit
A1 Isles,Adrian,J.
A1 Jain,Jawahar
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1997
T1 Reachability analysis using partitioned-ROBDDs
SP 388
OP 393

RT Conference Proceedings
ID 604700
A1 Buch,Premal
A1 Narayan,Amit
A1 Newton,A.,Richard
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1997
T1 Logic synthesis for large pass transistor circuits
SP 663
OP 670

RT Journal Article
ID 1286296
A1 Balarin,F.
A1 Sentovich,E.
A1 Chiodo,M.
A1 Giusto,P.
A1 Hsieh,H.
A1 Tabbara,B.
A1 Jurecska,A.
A1 Lavagno,L.
A1 Passerone,C.
A1 Suzuki,K.
A1 Sangiovanni-vincentelli,A.
YR 1997
T1 Hardware-software co-design of embedded systems--the polis experience

RT Conference Proceedings
ID 1954706
A1 Prasad,M.
A1 Kirkpatrick,D.
A1 Brayton,R.
A1 Sangiovanni-vincentelli,A.
YR 1997
T1 Domino logic synthesis and technology mapping

RT Conference Proceedings
ID 194271
A1 Passerone,Claudio
A1 Lavagno,Luciano
A1 Chiodo,Massimiliano
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1997
T1 Fast hardware/software co-simulation for virtual prototyping and trade-off analysis
SP 389
OP 394

RT Conference Proceedings
ID 191789
A1 Balarin,Felice
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1997
T1 Schedule validation for embedded reactive real-time systems
SP 52
OP 57

RT Journal Article
ID 1422698
A1 Villa,Tiziano
A1 Kam,Timothy
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1997
T1 Explicit and implicit algorithms for binate covering problems
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 16
SP 677
OP 691
IS 7

RT Journal Article
ID 2036881
A1 Demir,A.
A1 Sangiovanni-vincentelli,A.
YR 1997
T1 Analysis and Simulation of Noise in Nonlinear Electronic Circuits and Systems

RT Conference Proceedings
ID 1342207
A1 Passerone,C.
A1 Lavagno,L.
A1 Sansoe,C.
A1 Chiodo,M.
A1 Sangiovanni-Vincentelli,A.
YR 1997
T1 Trade-off evaluation in embedded system design via co-simulation

RT Journal Article
ID 1954064
A1 Villa,T.
A1 Kam,T.
A1 Brayton,R.
A1 Sangiovanni-vincentelli,A.
YR 1997
T1 Synthesis of finite state machines: logic optimization

RT Conference Proceedings
ID 2134020
A1 Balluchit,A.
A1 Benedetto,M.,D.,Di
A1 Pinello,C.
A1 Rossi,C.
A1 Sangiovanni-Vincentelli,A.
YR 1997
T1 Cut-off in engine control: a hybrid system approach
VO 5
SP 4720

RT Journal Article
ID 2408097
A1 Kam,T.
A1 Villa,T.
A1 Brayton,R.,K.
A1 Sangiovanni-vincentelli,A.
YR 1997
T1 Synthesis of Finite State Machines: Functional Optimization

RT Journal Article
ID 2116550
A1 Kam,T.
A1 Villa,T.
A1 Brayton,R.,K.
A1 Sangiovanni-vincentelli,A.
YR 1997
T1 Synthesis of FSMs: functional optimization

RT Journal Article
ID 2036879
A1 Chang,H.
A1 Charbon,E.
A1 Choudhury,U.
A1 Demir,A.
A1 Felt,E.
A1 Liu,E.
A1 Malavasi,E.
A1 Sangiovanni-vincentelli,A.
A1 Vassiliou,I.
YR 1997
T1 A Top-Down Constraint-Driven Methodology for Analog Integrated Circuits

RT Conference Proceedings
ID 205019
A1 Goldberg,Evguenii,I.
A1 Carloni,Luca,P.
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1997
T1 Negative thinking by incremental problem solving: application to unate covering
SP 91
OP 98

RT Conference Proceedings
ID 1843720
A1 Jain,Jawahar
A1 Narayan,Amit
A1 Fujita,Masahiro
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1997
T1 Formal Verification of Combinational Circuit
SP 218
OP 225

RT Conference Proceedings
ID 905501
A1 Narayan,Amit
A1 Jain,Jawahar
A1 Fujita,M.
A1 Sangiovanni-vincentelli,A.
YR 1997
T1 Partitioned ROBDDs---a compact, canonical and efficiently manipulable representation for Boolean functions

RT Conference Proceedings
ID 50076638
A1 Passerone,Claudio
A1 Lavagno,L.
A1 Chiodo,M.
A1 Sangiovanni-Vincentelli,A.
YR 1997
T1 Fast Hardware/software Co-simulation For Virtual Prototyping And Trade-off Analysis
SP 389
OP 394

RT Conference Proceedings
ID 1365929
A1 Buch,P.
A1 Narayan,A.
A1 Newton,R.
A1 Sangiovanni-vincentelli,A.
YR 1997
T1 On synthesizing pass transistor logic

RT Conference Proceedings
ID 50076601
A1 Rowson,James,A.
A1 Sangiovanni-Vincentelli,A.
YR 1997
T1 Interface-based Design
SP 178
OP 183

RT Journal Article
ID 1422306
A1 Kam,Timothy
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1997
T1 Implicit computation of compatible sets for state minimization of ISFSMs
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 16
SP 657
OP 676
IS 7

RT Journal Article
ID 1980556
A1 Tabbara,B.
A1 Lavagno,L.
A1 Sangiovanni-vincentelli,A.
YR 1997
T1 Fast Hardware-Software Co-simulation Using Software Synthesis and Estimation

RT Journal Article
ID 1422700
A1 Villa,Tiziano
A1 Saldanha,Alexander
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1997
T1 Symbolic two-level minimization
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 16
SP 692
OP 708
IS 7

RT Conference Proceedings
ID 521080
A1 Jainl,Jawahar
A1 Narayan,Amit
A1 Fujita,Masahiro
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1997
T1 A Survey of Techniques for Formal Verification of Combinational Circuits
SP 445
OP 454

RT Conference Proceedings
ID 50097610
A1 Buch,Premal
A1 Narayan,Amit
A1 Newton,A.,R.
A1 Sangiovanni-Vincentelli,A.
YR 1997
T1 Logic synthesis for large pass transistor circuits
SP 663
OP 670

RT Conference Proceedings
ID 2761146
A1 Balarin,Felice
A1 Chiodo,Massimiliano
A1 Jurecska,Attila
A1 Lavagno,Luciano
A1 Tabbara,Bassam
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1997
T1 Automatic Generation of a Real-Time Operating System for Embedded Systems
OP 100

RT Conference Proceedings
ID 325650
A1 Ranjan,Rajeev,K.
A1 Gosti,Wilsin
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1997
T1 Dynamic Reordering in a Breadth-First Manipulation Based BDD Package: Challenges and Solutions
SP 344
OP 351

RT Journal Article
ID 2095464
A1 Lavagno,L.
A1 Sangiovanni-vincentelli,A.
A1 Hsieh,H.
YR 1997
T1 Emdedded Systems Co-Design : Synthesis and Verification

RT Conference Proceedings
ID 317060
A1 Mehrotra,Amit
A1 Qadeer,Shaz
A1 Singhal,Vigyan
A1 Brayton,Robert,K.
A1 Aziz,Adnan
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1997
T1 Sequential optimisation without state space exploration
SP 208
OP 215

RT Conference Proceedings
ID 897147
A1 Hsieh,Harry
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1997
T1 Modeling micro-controller peripherals for high-level co-simulation and synthesis
SP 127
OP 134

RT Journal Article
ID 3828346
A1 Villa,T.
A1 Kam,T.
A1 Brayton,R.,K.
A1 Sangiovanni-vincentelli,A.
YR 1997
T1 Synthesis of FSMs: Logic Optimization

RT Journal Article
ID 4138836
A1 Edwards,S.
A1 Lavagno,L.
A1 Lee,E.,A.
A1 Vincentelli,A.,Sangiovanni
YR 1997
T1 Design of embedded systems: Formal models

RT Journal Article
ID 1422513
A1 Kam,Timothy
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1997
T1 Theory and algorithms for state minimization of nondeterministic FSMs
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 16
SP 1311
OP 1322
IS 11

RT Conference Proceedings
ID 50074772
A1 Hseih,H.
A1 Lavagno,L.
A1 Passerone,C.
A1 Sansoe,C.
A1 Sangiovanni-Vincentelli,A.
YR 1997
T1 Modeling micro-controller peripherals for high-level co-simulation and synthesis
SP 127
OP 130

RT Conference Proceedings
ID 605104
A1 Goldberg,Evguenii,I.
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1997
T1 A fast and robust exact algorithm for face embedding
SP 296
OP 303

RT Conference Proceedings
ID 50097548
A1 Mehrotra,A.
A1 Qadeer,S.
A1 Singhjal,V.
A1 Brayton,R.,K.
A1 Aziz,A.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1997
T1 Sequential optimisation without state space exploration
SP 208
OP 215

RT Conference Proceedings
ID 50097531
A1 Goldberg,E.,I.
A1 Carloni,L.,P.
A1 Villa,T.
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1997
T1 Negative thinking by incremental problem solving: application to unate covering
SP 91
OP 99

RT Conference Proceedings
ID 900137
A1 Goering,Richard
A1 Collins,Nanette
A1 Shulz,Steven,E.
A1 Keutzer,Kurt
A1 Rowson,James,A.
A1 Saunders,Larry
A1 Sangiovanni-Vincentelli,Alberto
A1 Mannan,Maq
A1 Berry,Gérard
YR 1997
T1 The next-generation HDL (panel)
SP 552

RT Conference Proceedings
ID 10607472
A1 Carlonit,Luca,P.
A1 McGeer,Patrick,C.
A1 Saldanhat,Alexander
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1997
T1 Trace driven logic synthesis-application to power minimization
SP 581
OP 588

RT Conference Proceedings
ID 604693
A1 Carloni,Luca,P.
A1 McGeer,Patrick,C.
A1 Saldanha,Alexander
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1997
T1 Trace driven logic synthesis—application to power minimization
SP 581
OP 588

RT Conference Proceedings
ID 50097560
A1 Goldberg,E.,I.
A1 Villa,Tiziano
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1997
T1 A fast and robust exact algorithm for face embedding
SP 296
OP 303

RT Conference Proceedings
ID 50097572
A1 Narayan,Amit
A1 Isles,Adrian,J.
A1 Jain,Jawahar
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1997
T1 Reachability analysis using partitioned-ROBDDs
SP 388
OP 393

RT Conference Proceedings
ID 50076580
A1 Balarin,Felice
A1 Sangiovanni-Vincentelli,A.
YR 1997
T1 Schedule Validation For Embedded Reactive Real-time Systems
SP 52
OP 57

RT Journal Article
ID 1286493
A1 Stephan,Paul,R.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Combinational test generation using satisfiability
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 15
SP 1167
OP 1176
IS 9

RT Book, Whole
ID 321
A1 Brayton,Robert,K.
A1 Hachtel,Gary,D.
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Somenzi,Fabio
A1 Aziz,Adnan
A1 Cheng,Szu-tsung
A1 Edwards,Stephen,A.
A1 Khatri,Sunil,P.
A1 Kukimoto,Yuji
A1 Pardo,Abelardo
A1 Qadeer,Shaz
A1 Ranjan,Rajeev,K.
A1 Sarwary,Shaker
A1 Shiple,Thomas,R.
A1 Swamy,Gitanjali
A1 Villa,Tiziano
YR 1996
T1 VIS: A System for Verification and Synthesis
SP 428
OP 432

RT Journal Article
ID 3424935
A1 Bartlett,Ps.
A1 Brayton,R.,K.
A1 Hachtel,G.,D.
A1 Jacoby,R.,M.
A1 Morrison,C.,R.
A1 Rudell,R.,L.
A1 Sangiovanni-vincentelli,A.,L.
A1 Wang,A.,R.
YR 1996
T1 Multilevel Logic Minimization Using Implicit Don''t Cares

RT Conference Proceedings
ID 452732
A1 Suzuki,Kei
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1996
T1 Efficient software performance estimation methods for hardware/software codesign
SP 605
OP 610

RT Journal Article
ID 1303205
A1 Malavasi,Enrico
A1 Charbon,Edoardo
A1 Felt,Eric
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Automation of IC layout with analog constraints
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 15
SP 923
OP 942
IS 8

RT Journal Article
ID 1149438
A1 Demir,Alper
A1 Liu,Edward,W.,Y.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Time-domain non-Monte Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 15
SP 493
OP 505
IS 5

RT Conference Proceedings
ID 604940
A1 Kirkpatrick,Desmond,A.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Digital sensitivity: predicting signal interaction using functional analysis
SP 536
OP 541

RT Conference Proceedings
ID 9412
A1 Balarin,Felice
A1 Hsieh,Harry
A1 Jurecska,Attila
A1 Lavagno,Luciano
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1996
T1 Formal verification of embedded systems based on CFSM networks
SP 568
OP 571

RT Conference Proceedings
ID 404259
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 McGeer,Patrick,C.
A1 Saldanha,Alexander
YR 1996
T1 Verification of electronic systems
SP 106
OP 111

RT Conference Proceedings
ID 604523
A1 Lee,Edward,A.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Comparing models of computation
SP 234
OP 241

RT Conference Proceedings
ID 604770
A1 Felt,Eric
A1 Zanella,Stefano
A1 Guardiani,Carlo
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling
SP 374
OP 380

RT Conference Proceedings
ID 604872
A1 Narayan,Amit
A1 Jain,Jawahar
A1 Fujita,Masahiro
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Partitioned ROBDDs - a compact, canonical and efficiently manipulable representation for Boolean functions
SP 547
OP 554

RT Journal Article
ID 1305002
A1 Chiodo,M.
A1 Engels,D.
A1 Vincentelli,A.
YR 1996
T1 A case study in computer aided codesign of embedded controllers

RT Journal Article
ID 46766074
A1 Chiodo,Massimiliano
A1 Engels,Daniel
A1 Giusto,Paolo
A1 Hsieh,Harry
A1 Jurecska,Attila
A1 Lavagno,Luciano
A1 Suzuki,Kei
A1 Sangiovanni-Vincentelli,Alberto
YR 1996
T1 A case study in computer-aided co-design of embedded controllers
JF Design Automation for Embedded Systems
VO 1
SP 51
OP 67
IS 1

RT Conference Proceedings
ID 1256032
A1 Sanghavi,Jagesh,V.
A1 Ranjan,R.,K.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto
YR 1996
T1 High performance BDD package by exploiting memory hierarchy
SP 635
OP 640

RT Conference Proceedings
ID 361139
A1 Sanghavi,Jagesh,V.
A1 Ranjan,Rajeev,K.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1996
T1 High performance BDD package by exploiting memory hierarchy
SP 635
OP 640

RT Conference Proceedings
ID 2036880
A1 Demir,A.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1996
T1 Simulation and modeling of phase noise in open-loop oscillators

RT Conference Proceedings
ID 50046571
A1 Balarin,Felice
A1 Hsieh,H.
A1 Jurecska,A.
A1 Lavagno,L.
A1 Sangiovanni-Vincentelli,A.
YR 1996
T1 Formal verification of embedded systems based on CFSM networks
SP 568
OP 571

RT Conference Proceedings
ID 314088
A1 Ranjan,Rajeev,K.
A1 Sanghavi,Jagesh,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Binary decision diagrams on network of workstation
SP 358
OP 364

RT Book, Whole
ID 594424
A1 Jain,Jawahar
A1 Narayan,Amit
A1 Coelho,C.
A1 Khatri,Sunil,P.
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Brayton,Robert,K.
A1 Fujita,Masahiro
YR 1996
T1 Decomposition Techniques for Efficient ROBDD Construction
SP 419
OP 434

RT Book, Whole
ID 6594805
A1 Brayton,Robert,K.
A1 Hachtel,Gary,D.
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Somenzi,Fabio
A1 Aziz,Adnan
A1 Cheng,Szu-Tsung
A1 Edwards,Stephen,A.
A1 Khatri,Sunil,P.
A1 Kukimoto,Yuji
A1 Pardo,Abelardo
A1 Qadeer,Shaz
A1 Ranjan,Rajeev,K.
A1 Sarwary,Shaker
A1 Shiple,Thomas,R.
A1 Swamy,Gitanjali
A1 Villa,Tiziano
YR 1996
T1 VIS
SP 248
OP 256

RT Conference Proceedings
ID 406510
A1 Vassiliou,Iasson
A1 Chang,Henry
A1 Demir,Alper
A1 Charbon,Edoardo
A1 Miliozzi,Paolo
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 A video driver system designed using a top-down, constraint-driven methodology
SP 463
OP 468

RT Journal Article
ID 1520444
A1 Neff,Robert,R.
A1 Gray,Paul,R.
A1 Sangiovanni-Vincentelli,Alberto
YR 1996
T1 A module generator for high-speed CMOS current output digital/analog converters
JF IEEE Journal of Solid-state Circuits
VO 31
SP 448
OP 451
IS 3

RT Conference Proceedings
ID 1997358
A1 Cardelli,S.
A1 Chiodo,M.
A1 Giusto,P.
A1 Jurecska,Attila
A1 Lavagno,L.
A1 Sangiovanni-Vincentelli,A.
YR 1996
T1 Rapid-prototyping of embedded systems via reprogrammable devices
SP 133
OP 138

RT Conference Proceedings
ID 1335786
A1 Shiple,Thomas,R.
A1 Singhal,V.
A1 Brayton,R.,K.
A1 Sangiovanni-vincentelli,A.,L.
YR 1996
T1 Analysis of combinational cycles in sequential circuits

RT Journal Article
ID 1149948
A1 Lam,William,K.,C.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Valid clock frequencies and their computation in wavepipelined circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 15
SP 791
OP 807
IS 7

RT Journal Article
ID 2850831
A1 Stephan,P.
A1 Brayton,R.,K.
A1 Sangiovanni-vincentelli,A.
YR 1996
T1 Com-binational test pattern generation using satisfiability
JF Computer-aided Design

RT Journal Article
ID 782377
A1 Yakovlev,Alexandre
A1 Lavagno,Luciano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 A Unified Signal Transition Graph Model for Asynchronous Control Circuit Synthesis
JF Formal Methods in System Design
VO 9
SP 139
OP 188
IS 3

RT Conference Proceedings
ID 451456
A1 Khatri,Sunil,P.
A1 Narayan,Amit
A1 Krishnan,Sriram,C.
A1 McMillan,Kenneth,L.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1996
T1 Engineering change in a non-deterministic FSM setting
SP 451
OP 456

RT Conference Proceedings
ID 378984
A1 Charbon,Edoardo
A1 Gharpurey,Ranjit
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Meyer,Robert,G.
YR 1996
T1 Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs
SP 455
OP 462

RT Conference Proceedings
ID 2391089
A1 Narayan,A.
A1 Jain,J.
A1 Fujita,M.
A1 Sangiovanni-vincentelli,A.,L.
YR 1996
T1 Canonical and E ciently Manipulable Representation for Boolean Functions

RT Conference Proceedings
ID 338289
A1 Miliozzi,Paolo
A1 Vassiliou,Iasson
A1 Charbon,Edoardo
A1 Malavasi,Enrico
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1996
T1 Use of sensitivities and generalized substrate models in mixed-signal IC design
SP 227
OP 232

RT Conference Proceedings
ID 321658
A1 Charbon,Edoardo
A1 Miliozzi,Paolo
A1 Malavasi,Enrico
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Generalized constraint generation in the presence of non-deterministic parasitics
SP 187
OP 192

RT Journal Article
ID 405460
A1 Oliveira,Arlindo,L.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Using the Minimum Description Length Principle to Infer Reduced Ordered Decision Graphs
JF Machine Learning
VO 25
SP 23
OP 50
IS 1

RT Conference Proceedings
ID 1843973
A1 Narayan,Amit
A1 Khatri,Sunil,P.
A1 Jain,Jawahar
A1 Fujita,Masahiro
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 A study of composition schemes for mixed apply/compose based construction of ROBDDs
SP 249
OP 253

RT Conference Proceedings
ID 50060678
A1 Felt,Eric
A1 Zanella,S.
A1 Guardiani,C.
A1 Sangiovanni-Vincentelli,A.
YR 1996
T1 Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling

RT Conference Proceedings
ID 50060660
A1 Lee,Edward,A.
A1 Sangiovanni-Vincentelli,A.
YR 1996
T1 Comparing models of computation

RT Journal Article
ID 2928051
A1 Shiple,T.,R.
A1 Ranjan,R.,K.
A1 Sangiovanni-vincentelli,A.,L.
A1 Brayton,R.,K.
YR 1996
T1 Deciding state reachability for large FSMs

RT Conference Proceedings
ID 50060689
A1 Charbon,Edoardo
A1 Gharpurey,Ranjit
A1 Meyer,R.,G.
A1 Sangiovanni-Vincentelli,A.
YR 1996
T1 Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs

RT Conference Proceedings
ID 1870204
A1 Felt,Eric
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Optimization of analog IC test structures
SP 48
OP 53

RT Conference Proceedings
ID 604678
A1 Agrawal,Alok
A1 Saldanha,Alexander
A1 Lavagno,Luciano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1996
T1 Compact and complete test set generation for multiple stuck-faults
SP 212
OP 219

RT Conference Proceedings
ID 50060690
A1 Vassiliou,Iasson
A1 Chang,H.
A1 Demir,Alper
A1 Charbon,Edoardo
A1 Miliozzi,Paolo
A1 Sangiovanni-Vincentelli,A.
YR 1996
T1 A video driver system designed using a top-down, constraint-driven methodology

RT Journal Article
ID 15222230
A1 Oliveira,Arlindo,L.
A1 Sangiovanni-Vincentelli,Alberto
YR 1996
T1 Using the Minimum Description Length Principle to Infer Reduced Ordered Decision Graphs
JF Machine Learning
VO 25
SP 23
OP 50
IS 1

RT Conference Proceedings
ID 50046490
A1 Sangiovanni-Vincentelli,A.,L.
A1 McGeer,P.,C.
A1 Saldanha,A.
YR 1996
T1 Verification of electronic systems
SP 106
OP 111

RT Conference Proceedings
ID 50060657
A1 Agrawal,Alok
A1 Saldanha,A.
A1 Lavagno,L.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1996
T1 Compact and complete test set generation for multiple stuck-faults

RT Conference Proceedings
ID 50060701
A1 Narayan,Amit
A1 Jain,Jawahar
A1 Fujita,M.
A1 Sangiovanni-Vincentelli,A.
YR 1996
T1 Partitioned ROBDDs-a compact, canonical and efficiently manipulable representation for Boolean functions

RT Conference Proceedings
ID 50060653
A1 Charbon,Edoardo
A1 Miliozzi,Paolo
A1 Malavasi,Enrico
A1 Sangiovanni-Vincentelli,A.,L.
YR 1996
T1 Generalized constraint generation in the presence of non-deterministic parasitics

RT Conference Proceedings
ID 50046578
A1 Suzuki,Kei
A1 Sangiovanni-Vincentelli,A.
YR 1996
T1 Efficient software performance estimation methods for hardware/software codesign
SP 605
OP 610

RT Conference Proceedings
ID 50060699
A1 Kirkpatrick,Desmond,A.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1996
T1 Digital sensitivity: predicting signal interaction using functional analysis

RT Conference Proceedings
ID 50053184
A1 Sangiovanni-Vincentelli,A.
YR 1996
T1 Trends in electronic systems

RT Journal Article
ID 3750723
A1 Sentovich,E.
A1 Singh,K.
A1 Lavagno,L.
A1 Moon,C.
A1 Murgai,R.
A1 Saldanha,A.
A1 Savoj,H.
A1 Stephan,P.
A1 Brayton,R.
A1 Sangiovanni-vincentelli,A.
YR 1995
T1 SIS: A system for sequential circuit synthesis

RT Conference Proceedings
ID 905579
A1 McGeer,Patrick,C.
A1 McMillan,Kenneth,L.
A1 Saldanha,Alexander
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Scaglia,Patrick
YR 1995
T1 Fast discrete function evaluation using decision diagrams
SP 402
OP 407

RT Book, Whole
ID 190920
A1 Aziz,Adnan
A1 Singhal,Vigyan
A1 Balarin,Felice
A1 Brayton,Robert
A1 Sangiovanni-Vincentelli,Alberto
YR 1995
T1 It Usually Works: The Temporal Logic of Stochastic Systems
SP 155
OP 165

RT Journal Article
ID 1422897
A1 Lam,William,K.,C.
A1 Saldanha,Alexander
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1995
T1 Delay fault coverage, test set size, and performance trade-offs
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 14
SP 32
OP 44
IS 1

RT Journal Article
ID 1292289
A1 Choudhury,Umakanta
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1995
T1 Automatic generation of analytical models for interconnect capacitances
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 14
SP 470
OP 480
IS 4

RT Journal Article
ID 1307334
A1 Murgai,R.
A1 Brayton,R.,K.
A1 Sangiovanni-vincentelli,A.
YR 1995
T1 Logic synthesis for field-programmable gate arrays

RT Conference Proceedings
ID 452253
A1 Lavagno,Luciano
A1 Mcgeer,Patrick,C.
A1 Saldanha,Alexander
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1995
T1 Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool
SP 254
OP 260

RT Conference Proceedings
ID 1968957
A1 Chiodo,M.
A1 Giusto,P.
A1 Hsieh,H.
A1 Jurec-ska,A.
A1 Lavagno,L.
A1 Sangiovanni-vincentelli,A.
YR 1995
T1 Synthesis of software programs from CFSM speci cations

RT Conference Proceedings
ID 903328
A1 Murgai,Rajeev
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,A.
YR 1995
T1 Decomposition of logic functions for minimum transition activity
SP 404

RT Conference Proceedings
ID 50014954
A1 McGeer,Patrick,C.
A1 McMillan,Kenneth,L.
A1 Saldanha,Alexander
A1 Sangiovanni-Vincentelli,A.,L.
A1 Scaglia,P.
YR 1995
T1 Fast discrete function evaluation using decision diagrams
SP 402
OP 407

RT Journal Article
ID 1138691
A1 Lavagno,Luciano
A1 Keutzer,Kurt
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1995
T1 Synthesis of hazard-free asynchronous circuits with bounded wire delays
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 14
SP 61
OP 86
IS 1

RT Book, Whole
ID 392776
A1 Aziz,Adnan
A1 Balarin,Felice
A1 Brayton,Robert,K.
A1 Dibenedetto,M.,D.
A1 Saldanha,Alexander
A1 Sangiovanni-Vincentelli,A.,L.
YR 1995
T1 Supervisory Control of Finite State Machines
SP 279
OP 292

RT Conference Proceedings
ID 100228
A1 Neff,Robert,R.
A1 Gray,Paul,R.
A1 Sangiovanni-Vincentelli,A.
YR 1995
T1 A module generator for high speed CMOS current output digital/analog converters

RT Journal Article
ID 1422917
A1 Liu,Edward,W.,Y.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1995
T1 Verification of Nyquist data converters using behavioral simulation
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 14
SP 493
OP 502
IS 4

RT Conference Proceedings
ID 905601
A1 Aziz,Adnan
A1 Balarin,Felice
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1995
T1 Sequential synthesis using S1S
SP 612
OP 617

RT Journal Article
ID 1422354
A1 Lavagno,Luciano
A1 Moon,Cho,W.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1995
T1 An efficient heuristic procedure for solving the state assignment problem for event-based specifications
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 14
SP 45
OP 60
IS 1

RT Conference Proceedings
ID 50026260
A1 Charbon,Edoardo
A1 Holmlund,G.
A1 Donecker,B.
A1 Sangiovanni-Vincentelli,A.
YR 1995
T1 A performance-driven router for RF and microwave analog circuit design

RT Conference Proceedings
ID 12650728
A1 Chang,Henry
A1 Felt,Eric
A1 Sangiovanni-Vincentelli,Alberto
YR 1995
T1 Top-down, constraint-driven design methodology based generation of a second order Σ-Δ A/D converter

RT Journal Article
ID 3027631
A1 Hsieh,H.
A1 Lavagno,L.
A1 Sangiovanni-vincentelli,A.
YR 1995
T1 Embedded System Codesign: Synthesis and Verification

RT Journal Article
ID 2013688
A1 Benedetto,M.,Di
A1 Saldanha,A.
A1 Sangiovanni-vincentelli,A.
YR 1995
T1 Strong model matching for finite state machines

RT Journal Article
ID 1011016
A1 Keutzer,Kurt
A1 Lavagno,Luciano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1995
T1 Synthesis for testability techniques for asynchronous circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 14
SP 1569
OP 1577
IS 12

RT Conference Proceedings
ID 360163
A1 Oliveira,Arlindo,L.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1995
T1 Inferring Reduced Ordered Decision Graphs of Minimum Description Length
SP 421
OP 429

RT Journal Article
ID 782411
A1 Balarin,Felice
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1995
T1 An Iterative Approach to Verification of Real-Time Systems
JF Formal Methods in System Design
VO 6
SP 67
OP 95
IS 1

RT Conference Proceedings
ID 50014219
A1 DiBenedetto,M.,D.
A1 Saldanhat,A.
A1 Sangiovanni-Vincentelli,A.
YR 1995
T1 Strong model matching for finite state machines with non-deterministic reference model
VO 1
SP 422

RT Conference Proceedings
ID 2020526
A1 Lavagno,L.
A1 Mcgeer,P.
A1 Saldanha,A.
A1 Sangiovanni-vincentelli,A.,L.
YR 1995
T1 Timed Shannon Circuits: A powerful Design Style and Synthesis Tool

RT Conference Proceedings
ID 521143
A1 Kam,Timothy
A1 Villat,Tiziano
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1995
T1 Implicit state minimization of non-deterministic FSMs
SP 250
OP 257

RT Conference Proceedings
ID 412176
A1 Malavasi,Enrico
A1 Sangiovanni-Vincentelli,Alberto
YR 1995
T1 Dynamic bound generation for constraint-driven routing

RT Conference Proceedings
ID 1996237
A1 Buch,Premal
A1 Sanghavi,Jagesh
A1 Sangiovanni-Vincentelli,A.
YR 1995
T1 A parallel graph partitioner on a distributed memory multiprocessor

RT Conference Proceedings
ID 1844025
A1 Saldanha,Alexander
A1 Shenoyt,Narendra,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1995
T1 Functional clock schedule optimization
SP 93
OP 98

RT Journal Article
ID 26036685
A1 Malavasi,Enrico
A1 Felt,Eric
A1 Charbon,Edoardo
A1 Sangiovanni-Vincentelli,Alberto
YR 1995
T1 Symbolic compaction with analogue constraints
JF International Journal of Circuit Theory and Applications
VO 23
SP 433
OP 452
IS 4

RT Conference Proceedings
ID 50014986
A1 Aziz,Adnan
A1 Balarin,Felice
A1 Brayton,Robert
A1 Sangiovanni-Vincentelli,A.
YR 1995
T1 Sequential synthesis using S1S
SP 612
OP 617

RT Journal Article
ID 930691
A1 Chiodo,Massimiliano
A1 Giusto,P.
A1 Jurecska,Attila
A1 Hsieh,H.,C.
A1 Sangiovanni-Vincentelli,A.
A1 Lavagno,L.
YR 1994
T1 Hardware-software codesign of embedded systems
JF IEEE Micro
VO 14
SP 26
OP 36
IS 4

RT Journal Article
ID 1278055
A1 Milor,Linda,S.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1994
T1 Minimizing production test time to detect faults in analog circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 13
SP 796
OP 813
IS 6

RT Conference Proceedings
ID 905693
A1 Kirkpatrick,Desmond,A.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 Techniques for crosstalk avoidance in the physical design of high-performance digital systems
SP 616
OP 619

RT Journal Article
ID 3784069
A1 Quarles,Thomas
A1 Newton,A.,R.
A1 Pederson,D.,O.
A1 Sangiovanni-vincentelli,A.
YR 1994
T1 SPICE 3 Version 3F5 User''s Manual

RT Conference Proceedings
ID 283330
A1 Aziz,Adnan
A1 Balarin,Felice
A1 Cheng,Szu-Tsung
A1 Hojati,Ramin
A1 Kam,Timothy
A1 Krishnan,Sriram,C.
A1 Ranjan,Rajeev,K.
A1 Shiple,Thomas,R.
A1 Singhal,Vigyan
A1 Tasiran,Serdar
A1 Wang,Huey-Yih
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 HSIS: a BDD-based environment for formal verification
SP 454
OP 459

RT Conference Proceedings
ID 407092
A1 Shiple,Thomas,R.
A1 Hojati,Ramin
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Brayton,Robert,K.
YR 1994
T1 Heuristic minimization of BDDs using don't cares
SP 225
OP 231

RT Conference Proceedings
ID 1292995
A1 Demir,Alper
A1 Liu,Edward
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Vassiliou,Iasson
YR 1994
T1 Behavioral simulation techniques for phase/delay-locked systems

RT Conference Proceedings
ID 453084
A1 Kam,Timothy
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 A fully implicit algorithm for exact state minimization
SP 684
OP 690

RT Conference Proceedings
ID 905690
A1 Demir,Alper
A1 Liu,Edward,W.,Y.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 Time-domain non-Monte Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations
SP 598
OP 603

RT Journal Article
ID 4140831
A1 Brayton,K.
A1 Hachtel,G.,D.
A1 Mcmullen,C.,T.
A1 Vincentelli,A.,L.,Sangiovanni
YR 1994
T1 Logic Minimization Algorithms for VLSl Synthesis

RT Conference Proceedings
ID 452991
A1 Murgai,Rajeev
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 Optimum functional decomposition using encoding
SP 408
OP 414

RT Conference Proceedings
ID 396117
A1 Felt,Eric
A1 Narayan,Amit
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 Measurement and modeling of MOS transistor current mismatch in analog IC's
SP 272
OP 277

RT Book, Whole
ID 372526
A1 Aziz,Adnan
A1 Shiple,Thomas,R.
A1 Singhal,Vigyan
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 Formula-Dependent Equivalence for Compositional CTL Model Checking
SP 324
OP 337

RT Journal Article
ID 1422270
A1 Saldanha,Alexander
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1994
T1 Satisfaction of input and output encoding constraints
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 13
SP 589
OP 602
IS 5

RT Conference Proceedings
ID 897197
A1 Lavagno,Luciano
A1 Chiodo,Massimiliano
A1 Giusto,Paolo
A1 Jurecska,Attila
A1 Hsieh,Harry
A1 Yee,S.
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Suzuki,Kei
YR 1994
T1 A case study in computer-aided codesign of embedded controllers
SP 220
OP 224

RT Book, Whole
ID 342088
A1 Aziz,Adnan
A1 Singhal,Vigyan
A1 Balarin,Felice
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1994
T1 Equivalences for Fair Kripke Structures
SP 364
OP 375

RT Journal Article
ID 3750724
A1 Sentovich,E.
A1 Singh,K.
A1 Lavagno,L.
A1 Moon,C.
A1 Murgai,R.
A1 Saldanha,A.
A1 Savoj,H.
A1 Stephen,P.
A1 Brayton,R.
A1 Sangiovanni-vincentelli,A.
YR 1994
T1 SIS: A System for Sequential Circuit Synthesis

RT Conference Proceedings
ID 452393
A1 Saldanha,Alexander
A1 Harkness,Heather
A1 McGeer,Patrick,C.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 Performance optimization using exact sensitization
SP 425
OP 429

RT Conference Proceedings
ID 306059
A1 Felt,Eric
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 Testing of analog systems using behavioral models and optimal experimental design techniques
SP 672
OP 678

RT Conference Proceedings
ID 4607250
A1 Liu,Edward
A1 Kao,William
A1 Felt,Eric
A1 Sangiovanni-Vincentelli,Alberto
YR 1994
T1 Analog testability analysis and fault diagnosis using behavioral modeling

RT Conference Proceedings
ID 905674
A1 Balarin,Felice
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 Iterative algorithms for formal verification of embedded real-time systems
SP 450
OP 457

RT Journal Article
ID 999513
A1 Saldanha,Alexander
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1994
T1 Circuit structure relations to redundancy and delay
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 13
SP 875
OP 883
IS 7

RT Conference Proceedings
ID 327711
A1 Charbon,Edoardo
A1 Malavasi,Enrico
A1 Pandini,Davide
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 Simultaneous placement and module optimization of analog IC's
SP 31
OP 35

RT Conference Proceedings
ID 49988498
A1 Chang,Henry
A1 Liu,Edward
A1 Neff,Robert
A1 Felt,Eric
A1 Malavasi,Enrico
A1 Charbon,Edoardo
A1 Sangiovanni-Vincentelli,Alberto
A1 Gray,Paul,R.
YR 1994
T1 Top-down, constraint-driven design methodology based generation of n-bit interpolative current source D/A converters

RT Book, Whole
ID 448155
A1 Balarin,Felice
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1994
T1 On the Automatic Computation of Network Invariants
SP 234
OP 246

RT Conference Proceedings
ID 439932
A1 Tomacruz,Eric
A1 Sanghavi,Jagesh,V.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 A parallel iterative linear solver for solving irregular grid semiconductor device matrices
SP 24
OP 33

RT Conference Proceedings
ID 49980525
A1 Aziz,A.
A1 Balarin,F.
A1 Cheng,S.-T.
A1 Hojati,R.
A1 Kam,T.
A1 Krishnan,S.,C.
A1 Ranjan,R.,K.
A1 Shiple,T.,R.
A1 Singhal,V.
A1 Tasiran,S.
A1 Wang,H.-Y.
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1994
T1 HSIS: A BDD-Based Environment for Formal Verification
SP 454
OP 459

RT Conference Proceedings
ID 74839
A1 Charbon,Edoardo
A1 Malavasi,Enrico
A1 Pandini,Davide
A1 Sangiovanni-Vincentelli,Alberto
YR 1994
T1 Imposing tight specifications on analog IC's through simultaneous placement and module optimization

RT Conference Proceedings
ID 49980217
A1 Tomacruz,E.
A1 Sanghavi,J.
A1 Sangiovanni-Vincentelli,A.
YR 1994
T1 A parallel iterative linear solver for solving irregular grid semiconductor device matrices

RT Conference Proceedings
ID 452403
A1 Lam,William,K.,C.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 Exact minimum cycle times for finite state machines
SP 100
OP 105

RT Journal Article
ID 1277872
A1 Murgai,R.
A1 Brayton,R.,K.
A1 Sangiovanni-vincentelli,A.,L.
YR 1994
T1 Decomposition for minimum transition activity

RT Conference Proceedings
ID 49980516
A1 Murgai,R.
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.
YR 1994
T1 Optimum Functional Decomposition Using Encoding
SP 408
OP 414

RT Journal Article
ID 315060
A1 Charbon,Edoardo
A1 Holmlund,Gary
A1 Donecker,Bruce
A1 Sangiovanni-Vincentelli,Alberto
YR 1994
T1 A Performance-Driven Router for RF and Microwave Analog Circuit Design

RT Conference Proceedings
ID 50005069
A1 Kirkpatrick,Desmond,A.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1994
T1 Techniques For Crosstalk Avoidance In The Physical Design Of High-performance Digital Systems
SP 616
OP 619

RT Journal Article
ID 4425732
A1 Lavagno,Luciano
A1 Shenoy,Narendra,V.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1994
T1 Linear programming for hazard elimination in asynchronous circuits
JF Journal of Vlsi Signal Processing Systems for Signal Image and Video Technology
VO 7
SP 137
OP 160
IS 1-2

RT Conference Proceedings
ID 453231
A1 Collett,Ronald
A1 Gianfagna,Mike
A1 Courtoy,Michel
A1 Baynes,Martin
A1 Ginderdeuren,Johan,Van
A1 Mcmillan,Kenneth,L.
A1 Ricca,Stephen
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Sapiro,Steve
A1 Zafar,Naeem
YR 1994
T1 Panel: Complex System Verification: The Challenge Ahead
SP 320

RT Conference Proceedings
ID 451905
A1 Benedetto,Maria,Domenica,Di
A1 Lucibello,Pasquale
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Yamaguchi,K.
YR 1994
T1 Chain closure: a problem in molecular CAD
SP 497
OP 502

RT Journal Article
ID 39227911
A1 Collett,Ron
A1 McMillan,Ken
A1 Sangiovanni-Vincentelli,Alberto
A1 Baynes,Martin
A1 Zafar,Naeem
A1 Sapiro,Steve
A1 Ginderdeuren,Johan,Van
A1 Ricca,Stephen
YR 1994
T1 Complex system verification (panel): the challenge ahead
SP 320

RT Conference Proceedings
ID 451408
A1 Mcgeer,Patrick,C.
A1 Trimberger,Steven
A1 Carlson,Erik
A1 Hightower,Dave
A1 Lauther,Ulrich
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1994
T1 DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel)
SP 503

RT Journal Article
ID 39227912
A1 Sangiovanni-Vincentelli,Alberto
A1 Lauther,Ulrich
A1 Hightower,Dave
A1 Carlson,Erik
A1 McGeer,Patrick,C.
YR 1994
T1 DA algorithms in non-EDA applications (panel): how universal are our techniques
SP 503

RT Conference Proceedings
ID 49980519
A1 Saldanha,Alexander
A1 Harkness,Heather
A1 McGeer,Patrick,C.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1994
T1 Performance Optimization Using Exact Sensitization
SP 425
OP 429

RT Conference Proceedings
ID 49980483
A1 Shiple,Thomas,R.
A1 Hojati,Ramin
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Brayton,Robert,K.
YR 1994
T1 Heuristic Minimization of BDDs Using Don't Cares
SP 225
OP 231

RT Conference Proceedings
ID 49980568
A1 Kam,Timothy
A1 Villa,Tiziano
A1 Brayton,Robert
A1 Sangiovanni-Vincentelli,Alberto
YR 1994
T1 A Fully Implicit Algorithm for Exact State Minimization
SP 684
OP 690

RT Conference Proceedings
ID 49980532
A1 Benedetto,M.,D.,Di
A1 Lucibello,P.
A1 Sangiovanni-Vincentelli,A.,L.
A1 Yamaguchi,K.
YR 1994
T1 Chain Closure: A Problem in Molecular CAD
SP 497
OP 502

RT Conference Proceedings
ID 49980460
A1 Lam,W.,K.,C.
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1994
T1 Exact Minimum Cycle Times for Finite State Machines
SP 100
OP 105

RT Conference Proceedings
ID 49980448
A1 Charbon,Edoardo
A1 Malavasi,Enrico
A1 Pandini,Davide
A1 Sangiovanni-Vincentelli,Alberto
YR 1994
T1 Simultaneous Placement and Module Optimization of Analog IC's
SP 31
OP 35

RT Journal Article
ID 27019717
A1 Sheng,Henry
A1 Guerrieri,Roberto
A1 Sangiovanni-Vincentelli,Alberto
YR 1994
T1 A GENERALIZED SELF-SCATTERING TECHNIQUE FOR MONTE CARLO SIMULATION SUITABLE FOR SIMD ARCHITECTURES
JF Compel-the International Journal for Computation and Mathematics in Electrical and Electronic Engineering
VO 13
SP 661
OP 669
IS 4

RT Conference Proceedings
ID 50005066
A1 Demir,Alper
A1 Liu,E.,W.,Y.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1994
T1 Time-domain Non-monte Carlo Noise Simulation For Nonlinear Dynamic Circuits With Arbitrary Excitations
SP 598
OP 603

RT Conference Proceedings
ID 49983295
A1 Sanghavi,J.
A1 Tomacruz,E.
A1 Sangiovanni-Vincentelli,A.
YR 1994
T1 Massively parallel device simulation using irregular grids

RT Conference Proceedings
ID 50005078
A1 Felt,Eric
A1 Sangiovanni-Vincentelli,A.
YR 1994
T1 Testing Of Analog Systems Using Behavioral Models And Optimal Experimental Design Techniques
SP 672
OP 678

RT Conference Proceedings
ID 50005045
A1 Balarin,Felice
A1 Sangiovanni-Vincentelli,A.,L.
YR 1994
T1 Iterative Algorithms For Formal Verification Of Embedded Real-time Systems
SP 450
OP 457

RT Journal Article
ID 2738357
A1 ROSE,JONATHAN
A1 GAMAL,ABBAS,EL
A1 Sangiovanni-Vincentelli,A.
YR 1993
T1 Architecture of field-programmable gate arrays
JF Proceedings of The IEEE
VO 81
SP 1013
OP 1029
IS 7

RT Book, Whole
ID 448154
A1 Balarin,Felice
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1993
T1 An Iterative Approach to Language Containment
SP 29
OP 40

RT Conference Proceedings
ID 452356
A1 Lam,William,K.,C.
A1 Saldanha,Alexander
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 Delay fault coverage and performance tradeoffs
SP 446
OP 452

RT Journal Article
ID 304777
A1 McGeer,Patrick,C.
A1 Sanghavi,Jagesh,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 Espresso-signature: a new exact minimizer for logic functions
JF IEEE Transactions on Very Large Scale Integration Systems
VO 1
SP 618
OP 624
IS 4

RT Conference Proceedings
ID 905733
A1 Shenoy,Narendra,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 Minimum padding to satisfy short path constraints
SP 156
OP 161

RT Journal Article
ID 3784089
A1 Quarles,T.
A1 Newton,A.,R.
A1 Pederson,D.,O.
A1 Sangiovanni-vincentelli,A.
YR 1993
T1 SPICE3 Version 3f3 User s Manual

RT Conference Proceedings
ID 49969871
A1 Charbon,Edoardo
A1 Malavasi,E.
A1 Sangiovanni-Vincentelli,A.
YR 1993
T1 Generalized constraint generation for analog circuit design

RT Journal Article
ID 1411663
A1 Choudhury,Umakanta
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1993
T1 Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 12
SP 208
OP 224
IS 2

RT Conference Proceedings
ID 1392092
A1 Felt,Eric
A1 York,G.
A1 Brayton,Robert
A1 Sangiovanni-Vincentelli,A.
YR 1993
T1 Dynamic variable reordering for BDD minimization

RT Journal Article
ID 10568817
A1 Sangiovanni-Vincentelli,Alberto
A1 Gamal,Abbas,El
A1 Rose,Jonathan
YR 1993
T1 Synthesis methods for field programmable gate arrays
JF Proceedings of The IEEE
VO 81
SP 1057
OP 1083

RT Journal Article
ID 1282491
A1 Casotto,Andrea
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1993
T1 Automated design management using traces
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 12
SP 1077
OP 1095
IS 8

RT Journal Article
ID 1279408
A1 Rose,J.
A1 Gamal,A.,El
A1 Sangiovanni-vincentelli,A.
YR 1993
T1 Architecture of field-programmable gate arrays;' proceedings ieee
JF Proceedings of The IEEE

RT Journal Article
ID 1301357
A1 Malavasi,Enrico
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1993
T1 Area routing for analog layout
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 12
SP 1186
OP 1197
IS 8

RT Conference Proceedings
ID 351919
A1 Charbon,Edoardo
A1 Malavasit,Enrico
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 Generalized constraint generation for analog circuit design
SP 408
OP 414

RT Conference Proceedings
ID 452402
A1 Lam,William,K.,C.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 Circuit delay models and their exact computation using Timed Boolean Functions
SP 128
OP 134

RT Journal Article
ID 1468798
A1 Sangiovanni-Vincentelli,A.
A1 Gamal,A.,El
A1 Rose,J.
YR 1993
T1 Synthesis method for field programmable gate arrays
JF Proceedings of The IEEE
VO 81
SP 1057
OP 1083
IS 7

RT Journal Article
ID 1422861
A1 Malik,Sharad
A1 Singh,Kanwar,Jit
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1993
T1 Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 12
SP 568
OP 578
IS 5

RT Conference Proceedings
ID 322114
A1 Liu,Edward,W.,Y.
A1 Chang,Henry,C.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 Analog system verification in the presence of parasitics using behavioral simulation
SP 159
OP 163

RT Conference Proceedings
ID 451987
A1 Shenoy,Narendra,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 Resynthesis of multi-phase pipelines
SP 490
OP 496

RT Journal Article
ID 1672718
A1 Xiao,P.,M.
A1 Charbon,E.
A1 Sangiovanni-Vincentelli,A.
A1 Duzer,T.,Van
A1 Whiteley,S.,R.
YR 1993
T1 INDEX: an inductance extractor for superconducting circuits
JF IEEE Transactions on Applied Superconductivity
VO 3
SP 2629
OP 2632
IS 1

RT Journal Article
ID 63480
A1 Felt,Eric
A1 Malavasi,Enrico
A1 Charbon,Edoardo
A1 Totaro,Roberto
A1 Sangiovanni-Vincentelli,Alberto
YR 1993
T1 PERFORMANCE-DRIVEN COMPACTION FOR ANALOG INTEGRATED CIRC UITS

RT Journal Article
ID 1409821
A1 Choudhury,Umakanta
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1993
T1 Constraint-based channel routing for analog and mixed analog/digital circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 12
SP 497
OP 510
IS 4

RT Conference Proceedings
ID 49958940
A1 Lam,W.,K.
A1 Saldanha,A.
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1993
T1 Delay Fault Coverage and Performance Tradeoffs
SP 446
OP 452

RT Conference Proceedings
ID 49970881
A1 Felt,Eric
A1 Malavasi,E.
A1 Charbon,Edoardo
A1 Totaro,R.
A1 Sangiovanni-Vincentelli,A.
YR 1993
T1 Performance-driven compaction for analog integrated circuits

RT Conference Proceedings
ID 452990
A1 Murgai,Rajeev
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 Sequential synthesis for table look up programmable gate arrays
SP 224
OP 229

RT Conference Proceedings
ID 905761
A1 Beardslee,Mark
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 An algorithm for improving partitions of pin-limited multi-chip systems
SP 378
OP 385

RT Journal Article
ID 1980143
A1 Beardslee,M.
A1 Sangiovanni-vincentelli,A.
YR 1993
T1 Heuristic Methods for Communication-Based Logic Partitioning

RT Conference Proceedings
ID 521101
A1 Murgai,Rajeev
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1993
T1 Some Results on the Complexity of Boolean Functions for Table Look Up Architectures
SP 505
OP 512

RT Conference Proceedings
ID 451639
A1 Kawarabayashi,Masamichi
A1 Shenoy,Narendra,V.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 A verification technique for gated clock
SP 123
OP 127

RT Conference Proceedings
ID 337202
A1 Mcgeer,Patrick,C.
A1 Sanghavi,Jagesh,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1993
T1 Minimization of Logic Functions Using Essential Signature Sets
SP 323
OP 328

RT Conference Proceedings
ID 49958882
A1 Lam,W.,K.,C.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1993
T1 Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions
SP 128
OP 134

RT Conference Proceedings
ID 306761
A1 Oliveira,Arlindo,L.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1993
T1 Learning Complex Boolean Functions: Algorithms and Applications
SP 911
OP 918

RT Conference Proceedings
ID 669469
A1 Lavagno,Luciano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1993
T1 Automated Synthesis of Asynchronous Interface Circuits
SP 107
OP 121

RT Conference Proceedings
ID 49958888
A1 Liu,Edward,W.,Y.
A1 Chang,Henry,C.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1993
T1 Analog System Verification in the Presence of Parasitics Using Behavioral Simulation
SP 159
OP 163

RT Journal Article
ID 713110
A1 Malik,Abdul,A.
A1 Brayton,Robert,K.
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1993
T1 Two-Level Minimization of Multivalued Functions with Large Offsets
JF IEEE Transactions on Computers
VO 42
SP 1325
OP 1342
IS 11

RT Conference Proceedings
ID 11394994
A1 Tomacruz,E.
A1 Sanghavi,J.
A1 Sangiovanni-Vincentelli,A.
YR 1993
T1 Algorithms For Drift-diff-usion Device Simulation Using Massively Parallel Processors

RT Conference Proceedings
ID 905728
A1 Murgai,Rajeev
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 Cube-packing and two-level minimization
SP 115
OP 122

RT Conference Proceedings
ID 344681
A1 Liu,Edward,W.,Y.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 Nyquist data converter testing and yield analysis using behavioral simulation
SP 341
OP 348

RT Conference Proceedings
ID 49969832
A1 Shenoy,Narendra,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1993
T1 Minimum padding to satisfy short path constraints

RT Conference Proceedings
ID 49958971
A1 McGeer,Patrick
A1 Sanghavi,Jagesh
A1 Brayton,Robert
A1 Vincentelli,Alberto,Sangiovanni
YR 1993
T1 ESPRESSO-SIGNATURE: A New Exact Minimizer for Logic Functions
SP 618
OP 624

RT Conference Proceedings
ID 49958948
A1 Shenoy,Narendra,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1993
T1 Resynthesis of Multi-Phase Pipelines
SP 490
OP 496

RT Conference Proceedings
ID 49958900
A1 Murgai,Rajeev
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,A.
YR 1993
T1 Sequential Synthesis for Table Look Up Programmable Gate Arrays
SP 224
OP 229

RT Conference Proceedings
ID 49969825
A1 Murgai,Rajeev
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.
YR 1993
T1 Cube-packing and two-level minimization

RT Conference Proceedings
ID 49958881
A1 Kawarabayashi,Masamichi
A1 Shenoy,N.
A1 Sangiovanni-Vincentelli,A.
YR 1993
T1 A Verification Technique for Gated Clock
SP 123
OP 127

RT Conference Proceedings
ID 49969866
A1 Beardslee,Mark
A1 Sangiovanni-Vincentelli,Alberto
YR 1993
T1 An algorithm for improving partitions of pin-limited multi-chip systems

RT Conference Proceedings
ID 49969861
A1 Liu,Edward,W.,Y.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1993
T1 Nyquist data converter testing and yield analysis using behavioral simulation

RT Conference Proceedings
ID 520680
A1 Sentovich,Ellen,M.
A1 Gill,Kanwar,Jit,Singh
A1 Moon,Cho,W.
A1 Savoj,Hamid
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1992
T1 Sequential Circuit Design Using Synthesis and Optimization
SP 328
OP 333

RT Conference Proceedings
ID 56427
A1 Charbon,Edoardo
A1 Malavasi,Enricoo
A1 Choudhury,Umakanta
A1 Casotto,Andrea
A1 Sangiovanni-Vincentelli,A.
YR 1992
T1 A Constraint-driven Placement Methodology For Analog Integrated Circuits

RT Conference Proceedings
ID 452252
A1 Lavagno,Luciano
A1 Moon,Cho,W.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1992
T1 Solving the state assignment problem for signal transition graphs
SP 568
OP 572

RT Conference Proceedings
ID 604630
A1 Shenoy,Narendra,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1992
T1 Graph algorithms for clock schedule optimization
SP 132
OP 136

RT Conference Proceedings
ID 451675
A1 Saldanha,Alexander
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1992
T1 Equivalence of robust delay-fault and single stuck-fault test generation
SP 173
OP 176

RT Conference Proceedings
ID 452989
A1 Murgai,Rajeev
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1992
T1 An improved synthesis algorithm for multiplexor-based PGA's
SP 380
OP 386

RT Conference Proceedings
ID 329099
A1 Yakovlev,Alexandre
A1 Lavagno,Luciano
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1992
T1 A unified signal transition graph model for asynchronous control circuit synthesis
SP 104
OP 111

RT Conference Proceedings
ID 604803
A1 Lam,William,K.,C.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1992
T1 Valid clocking in wavepipelined circuits
SP 518
OP 525

RT Conference Proceedings
ID 903795
A1 Savoj,Hamid
A1 Silva,Mário,J.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto
YR 1992
T1 Boolean matching in logic synthesis
SP 168
OP 174

RT Conference Proceedings
ID 358189
A1 Chiodo,Massimiliano
A1 Shiple,Thomas,R.
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Brayton,Robert,K.
YR 1992
T1 Automatic compositional minimization in CTL model checking
SP 172
OP 178

RT Conference Proceedings
ID 452398
A1 Saldanha,Alexander
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1992
T1 Circuit structure relations to redundancy and delay: the KMS algorithm revisited
SP 245
OP 248

RT Journal Article
ID 1919586
A1 Shenoy,N.
A1 Brayton,R.,K.
A1 Sangiovanni-vincentelli,A.
YR 1992
T1 A pseudo-polynomial algorithm for verification of clocking schemes

RT Conference Proceedings
ID 531234
A1 Oliveira,Arlindo,L.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1992
T1 Constructive Induction Using a Non-Greedy Strategy for Feature Selection
SP 355
OP 360

RT Conference Proceedings
ID 59189
A1 Felt,Eric
A1 Charbon,Edoardo
A1 Malavasi,Enrico
A1 Sangiovanni-Vincentelli,Alberto
YR 1992
T1 An efficient methodology for symbolic compaction of analog IC's with multiple symmetry constraints
SP 148
OP 153

RT Conference Proceedings
ID 521010
A1 Lavagno,Luciano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1992
T1 Linear Programming for Optimum Hazard Elimination in Asynchronous Circuits
SP 275
OP 278

RT Conference Proceedings
ID 453264
A1 Shenoy,Narertdra,V.
A1 Singh,Kanwar,Jit
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1992
T1 On the temporal equivalence of sequential circuits
SP 405
OP 409

RT Conference Proceedings
ID 1368980
A1 Touati,H.
A1 Shenoy,N.
A1 Sangiovanni-vincentelli,A.
YR 1992
T1 Retiming for table-lookup field-programmable gate arrays

RT Conference Proceedings
ID 324751
A1 Liu,Edward
A1 Gielen,Georges
A1 Chang,Henry
A1 Sangiovanni-Vincentelli,A.,L.
A1 Gray,Paul,R.
YR 1992
T1 Behavioral modeling and simulation of data converters

RT Book, Whole
ID 516557
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1992
T1 Some Considerations on Field-Programmable Gate Arrays and Their Impact on System Design
SP 26
OP 34

RT Journal Article
ID 314241
A1 Lavagno,Luciano
A1 Moon,Cho,W.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto
YR 1992
T1 A novel framework for solving the state assignment problem for event-based specifications

RT Conference Proceedings
ID 903773
A1 Beardslee,Mark
A1 Lin,Bill
A1 Sangiovanni-Vincentelli,Alberto
YR 1992
T1 Communication based logic partitioning
SP 32
OP 37

RT Conference Proceedings
ID 347660
A1 Liu,Edward
A1 Sangiovanni-Vincentelli,A.,L.
YR 1992
T1 Behavioral Representations For VCO And Detectors In Phase-lock Systems

RT Book, Whole
ID 448153
A1 Balarin,Felice
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1992
T1 A Verification Strategy for Timing-Constrained Systems
SP 151
OP 163

RT Journal Article
ID 1422982
A1 Malik,Sharad
A1 Lavagno,Luciano
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1992
T1 Symbolic minimization of multilevel logic and the input encoding problem
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 11
SP 825
OP 843
IS 7

RT Book, Whole
ID 448349
A1 Shiple,Thomas,R.
A1 Chiodot,Massimiliano
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Brayton,Robert,K.
YR 1992
T1 Automatic Reduction in CTL Compositional Model Checking
SP 234
OP 247

RT Journal Article
ID 1326202
A1 Lam,W.
A1 Brayton,R.
A1 Sangiovanni-vincentelli,A.
YR 1992
T1 Minimum cycle time of synchronous circuit with bounded delays

RT Conference Proceedings
ID 199835
A1 Liu,Edward,W.,Y.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1992
T1 Behavioral simulation for noise in mixed-mode sampled-data systems
SP 322
OP 326

RT Conference Proceedings
ID 49946625
A1 Jusuf,Gani
A1 Gray,Paul,R.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1992
T1 A performance-driven analog-to-digital converter module generator

RT Conference Proceedings
ID 49952833
A1 Shenoy,Narendra
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1992
T1 Graph algorithms for clock schedule optimization

RT Journal Article
ID 49934048
A1 Gielen,Georges
A1 Liu,Ed
A1 Sangiovanni-Vincentelli,A.
A1 Gray,P.
YR 1992
T1 Analog behavioral models for simulation and synthesis of mixed-signal systems

RT Conference Proceedings
ID 49935509
A1 Murgai,Rajeev
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,A.
YR 1992
T1 Sequential synthesis for table look up PGAs

RT Conference Proceedings
ID 49952785
A1 Liu,Edward,W.,Y.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1992
T1 Behavioral simulation for noise in mixed-mode samples-data systems

RT Conference Proceedings
ID 49952822
A1 Yakovlev,Alexandre
A1 Lavagno,L.
A1 Sangiovanni-Vincentelli,A.
YR 1992
T1 A unified signal transition graph model for asynchronous control circuit synthesis

RT Conference Proceedings
ID 49952811
A1 Chiodo,Massimiliano
A1 Shiple,T.,R.
A1 Sangiovanni-Vincentelli,A.,L.
A1 Brayton,R.,K.
YR 1992
T1 Automatic compositional minimization in CTL model checking

RT Conference Proceedings
ID 604446
A1 Murgai,Rajeev
A1 Shenoy,Narendra,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 Improved Logic Synthesis Algorithms for Table Look Up Architectures
SP 564
OP 567

RT Journal Article
ID 1328647
A1 Brayton,R.,K.
A1 Hachtel,G.,D.
A1 Sangiovanni-vincentelli,A.,L.
YR 1991
T1 A survey of optimization techniques for integrated-circuits design
JF Proceedings of The IEEE

RT Journal Article
ID 1422915
A1 Malik,Sharad
A1 Sentovich,Ellen,M.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 Retiming and resynthesis: optimizing sequential networks with combinational techniques
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 10
SP 74
OP 84
IS 1

RT Conference Proceedings
ID 604707
A1 Mcgeer,Patrick,C.
A1 Saldanha,Alexander
A1 Stephan,Paul,R.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions
SP 180
OP 183

RT Conference Proceedings
ID 605049
A1 Murgai,Rajeev
A1 Shenoy,Narendra,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 Performance Directed Synthesis for Table Look Up Programmable Gate Arrays
SP 572
OP 575

RT Conference Proceedings
ID 331707
A1 Lavagno,Luciano
A1 Keutzer,Kurt
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1991
T1 Algorithms for synthesis of hazard-free asynchronous circuits
SP 302
OP 308

RT Journal Article
ID 1329850
A1 Johnson,B.
A1 Quarles,T.
A1 Newton,A.,R.
A1 Pederson,D.,O.
A1 Sangiovanni-vincentelli,A.
YR 1991
T1 Spice3 version 3e user's manual

RT Journal Article
ID 859980
A1 Romeo,Fabio
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 A Theoretical Framework for Simulated Annealing
JF Algorithmica
VO 6
SP 302
OP 345
IS 3

RT Conference Proceedings
ID 605023
A1 Murgai,Rajeev
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 On Clustering for Minimum Delay/Area
SP 6
OP 9

RT Conference Proceedings
ID 520557
A1 Shenoy,Narendra,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 Retiming of Circuits with Single Phase Transparent Latches
SP 86
OP 89

RT Conference Proceedings
ID 348964
A1 Liu,Edward,W.,Y.
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Gielen,Georges,G.,E.
A1 Gray,Paul,R.
YR 1991
T1 A Behavioral Representation for Nyquist Rate A/D Converters
SP 386
OP 389

RT Conference Proceedings
ID 604650
A1 Mcgeer,Patrick,C.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Sahnit,Sartaj,K.
YR 1991
T1 Performance Enhancement through the Generalized Bypass Transform
SP 184
OP 187

RT Journal Article
ID 1369739
A1 Casinovi,Giorgio
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 A macromodeling algorithm for analog circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 10
SP 150
OP 160
IS 2

RT Conference Proceedings
ID 452436
A1 Saldanha,Alexander
A1 Villat,Tiziano
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1991
T1 A framework for satisfying input and output encoding constraints
SP 170
OP 175

RT Conference Proceedings
ID 390027
A1 Keutzer,Kurt
A1 Lavagno,Luciano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 Synthesis for Testability Techniques for Asynchronous Circuits
SP 326
OP 329

RT Conference Proceedings
ID 900406
A1 Choudhury,Umakanta
A1 Sangiovanni-vincentelli,A.
YR 1991
T1 Constraint generation for routing analog circuits

RT Conference Proceedings
ID 49926678
A1 SaIdanha,A.
A1 Villa,T.
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1991
T1 A framework for satisfying input and output encoding constraints

RT Conference Proceedings
ID 1324104
A1 Choudhury,U.
A1 Sangiovanni-Vincentelli,A.
YR 1991
T1 An analytical-model generator for interconnect capacitances

RT Conference Proceedings
ID 604955
A1 Oliveira,Arlindo,L.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 LSAT-An Algorithm for the Synthesis of Two Level Threshold Gate Networks
SP 130
OP 133

RT Journal Article
ID 2767000
A1 Brayton,R.,K.
A1 Chiodo,M.
A1 Hojati,R.
A1 Kam,T.
A1 Kodandapani,K.
A1 Kurshan,R.,P.
A1 Malik,S.
A1 Sangiovanni-vincentelli,A.,L.
A1 Sentovich,E.,M.
A1 Shiple,T.
A1 Singh,K.,J.
A1 Wang,H.,Y.
YR 1991
T1 B L FM V An Interchange Format for Design Verification and Synthesis

RT Journal Article
ID 3685754
A1 Malik,S.
A1 Sentovich,E.,M.
A1 Brayton,R.
A1 Sangiovanni-vincentelli,A.
YR 1991
T1 Retiming and Resynthesis: Optimizing Sequential Circuits Using Combinational Techniques

RT Journal Article
ID 932329
A1 Malik,Abdul,A.
A1 Brayton,Robert,K.
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 Reduced offsets for minimization of binary-valued functions
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 10
SP 413
OP 426
IS 4

RT Journal Article
ID 1422743
A1 Webber,Donald,M.
A1 Tomacruz,Eric
A1 Guerrieri,Roberto
A1 Toyabe,Toru
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 A massively parallel algorithm for three-dimensional device simulation
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 10
SP 1201
OP 1209
IS 9

RT Journal Article
ID 860437
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 Editor's Foreword
JF Algorithmica
VO 6
SP 295
OP 301
IS 3

RT Conference Proceedings
ID 531233
A1 Oliveira,Arlindo,L.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 Learning Concepts by Synthesizing Minimal Threshold Gate Networks
SP 193
OP 197

RT Conference Proceedings
ID 452878
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1991
T1 Testability Solutions: Who Really Wants Them? (Panel Abstract)
SP 611

RT Conference Proceedings
ID 49904982
A1 Sangiovanni-Vincentelli,A.
YR 1991
T1 Towards automatic synthesis and verification of complex electronic systems

RT Conference Proceedings
ID 604893
A1 Touati,Hervé,J.
A1 Savoj,Hamid
A1 Lin,Bill
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 Implicit State Enumeration of Finite State Machines Using BDDs
SP 130
OP 133

RT Journal Article
ID 1292071
A1 Kundert,K.
A1 White,J.
A1 Sangiovanni-vincentelli,A.
YR 1990
T1 Steady state methods for simulating analog and microwave circuits

RT Conference Proceedings
ID 452969
A1 Murgai,Rajeev
A1 Nishizaki,Yoshihito
A1 Shenoy,Narendra,V.
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 Logic Synthesis for Programmable Gate Arrays
SP 620
OP 625

RT Journal Article
ID 1400373
A1 Brayton,R.,K.
A1 Hachtel,G.,D.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1990
T1 Multilevel logic synthesis
JF Proceedings of The IEEE
VO 78
SP 264
OP 300
IS 2

RT Journal Article
ID 1339818
A1 Villa,Tiziano
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 NOVA: state assignment of finite state machines for optimal two-level logic implementation
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 9
SP 905
OP 924
IS 9

RT Conference Proceedings
ID 605000
A1 Milor,Linda
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 Optimal Test Set Design for Analog Circuits
SP 294
OP 297

RT Conference Proceedings
ID 453204
A1 Singh,Kanwar,Jit
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 A Heuristic Algorithm for the Fanout Problem
SP 357
OP 360

RT Conference Proceedings
ID 604445
A1 Malik,Sharad
A1 Singh,Kanwar,Jit
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 Performance Optimization of Pipelined Circuits
SP 410
OP 413

RT Journal Article
ID 932023
A1 Devadas,Srinivas
A1 Ma,Hi-keung,Tony
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 Irredundant sequential machines via optimal logic synthesis
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 9
SP 8
OP 18
IS 1

RT Conference Proceedings
ID 452711
A1 Choudhury,Umakanta
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 Constraint Generation for Routing Analog Circuits
SP 561
OP 566

RT Conference Proceedings
ID 604932
A1 Choudhury,Umakanta
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 Constraint-Based Channel Routing for Analog and Mixed Analog/Digital Circuits
SP 198
OP 201

RT Conference Proceedings
ID 453176
A1 Casotto,Andrea
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 Design Management Based on Design Traces
SP 136
OP 141

RT Conference Proceedings
ID 1282042
A1 Choudhury,Umakanta
A1 Sangiovanni-Vincentelli,A.
YR 1990
T1 Use of performance sensitivities in routing analog circuits

RT Conference Proceedings
ID 4121
A1 Malavasi,Enrico
A1 Choudhury,Umakanta
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 A Routing Methodology for Analog Integrated Circuits
SP 202
OP 205

RT Conference Proceedings
ID 604616
A1 Milor,Linda
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 Computing Parametric Yield Accurately and Efficiently
SP 116
OP 119

RT Conference Proceedings
ID 49902648
A1 Murgai,R.
A1 Nishizaki,Y.
A1 Shenoy,N.
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.
YR 1990
T1 Logic synthesis for programmable gate arrays
SP 620
OP 625

RT Conference Proceedings
ID 604754
A1 Jusuf,Gani
A1 Gray,Paul,R.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 CADICS - Cyclic Analog-to-Digital Converter Synthesis
SP 286
OP 289

RT Journal Article
ID 1375976
A1 Villa,T.
A1 Sangiovanni-vincentelli,A.
YR 1990
T1 Nova: state assignment for optimal two-level logic implementations

RT Journal Article
ID 1304622
A1 Shin,Hyunchul
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Séquin,Carlo,H.
YR 1990
T1 'Zone-refining' techniques for IC layout compaction
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 9
SP 167
OP 179
IS 2

RT Journal Article
ID 1292830
A1 Mcgeer,P.
A1 Brayton,R.
A1 Rudell,R.
A1 Sangiovanni-vincentelli,A.
YR 1990
T1 Extended stuck-fault testability for combinational networks

RT Journal Article
ID 53518
A1 White,Jacob
A1 Saleh,Resve
A1 Sangiovanni-vincentelli,A.
A1 Newton,A.,r.
YR 1990
T1 Accelerating Relaxation Algorithms for Circuit Simulation Using Waveform Newton, Iterative Step Size Refinement, and Parallel Techniques

RT Conference Proceedings
ID 604737
A1 Lavagno,Luciano
A1 Malik,Sharad
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 MIS-MV: Optimization of MultiLevel Logic with Multiple-Valued Inputs
SP 560
OP 563

RT Journal Article
ID 3797421
A1 Kundert,K.,S.
A1 White,J.,K.
A1 Sangiovanni-vincentelli,A.
YR 1990
T1 Steady-state methods for simulating analog circuits

RT Conference Proceedings
ID 1343469
A1 Murgai,R.
A1 Nishizaki,Y.
A1 Shenoy,N.
A1 Brayton,R.
A1 Sangiovanni-vincentelli,A.
YR 1990
T1 Logic synthesis algorithms for table look up programmable gate arrays

RT Conference Proceedings
ID 49902639
A1 Choudhury,Umakanta
A1 Sangiovanni-Vincentelli,A.
YR 1990
T1 Constraint generation for routing analog circuits
SP 561
OP 566

RT Conference Proceedings
ID 451484
A1 Malik,Abdul,A.
A1 Brayton,Robert,K.
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 Reduced Offsets for Two-Level Multi-Valued Logic Minimization
SP 290
OP 296

RT Conference Proceedings
ID 49902097
A1 Guerrieri,R.
A1 Sangiovanni-Vincentelli,A.
A1 Tomacruz,E.
A1 Toyabe,T.
A1 Webber,D.
YR 1990
T1 Massively Parallel Algorithms for Three-Dimensional Device Simulation

RT Conference Proceedings
ID 49890743
A1 Devadas,Sriiiivas
A1 Ma,Hi-Iieuiig,Tony
A1 Newton,A.,Richard
A1 Sangiovanni-Vincentelli,A.
YR 1990
T1 Irredundant sequential machines via optimal logic synthesis

RT Conference Proceedings
ID 49902572
A1 Casotto,Andrea
A1 Newton,A.,Richard
A1 Sangiovanni-Vincentelli,A.
YR 1990
T1 Design management based on design traces
SP 136
OP 141

RT Conference Proceedings
ID 604800
A1 Saldanha,Alexander
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Cheng,Kwang-ting
YR 1990
T1 Timing Optimization with Testability Considerations
SP 460
OP 463

RT Conference Proceedings
ID 49902607
A1 Singh,K.,J.
A1 Sangiovanni-Vincentelli,Alberto
YR 1990
T1 A heuristic algorithm for the fanout problem
SP 357
OP 360

RT Journal Article
ID 3797420
A1 Kundert,K.,S.
A1 White,J.,K.
A1 Sangiovanni-vincentelli,A.
YR 1990
T1 Steady-State Methods for Simulat-314 YANG AND TAN ing Analog and Microwave Circuits

RT Conference Proceedings
ID 49902595
A1 Malik,Abdul,A.
A1 Brayton,Robert,K.
A1 Newton,A.,R.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1990
T1 Reduced offsets for two-level multi-valued logic minimization
SP 290
OP 296

RT Conference Proceedings
ID 452877
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1990
T1 Testing Strategies for the 1990's (Panel Abstract)
SP 338

RT Conference Proceedings
ID 452821
A1 Villa,Tiziano
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1989
T1 NOVA: state assignment of finite state machines for optimal two-level logic implementations
SP 327
OP 332

RT Conference Proceedings
ID 452439
A1 Saldanha,Alexander
A1 Wang,Albert,R.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1989
T1 Multilevel logic simplification using don't cares and filters
SP 277
OP 282

RT Journal Article
ID 1330486
A1 Brayton,R.,K.
A1 Rudell,R.
A1 Sangiovanni-vincentelli,A.
A1 Wang,A.,R.
YR 1989
T1 Mis: multi-level interactive logic optimization system

RT Journal Article
ID 1341469
A1 Devadas,Srinivas
A1 Ma,Hi-keung,Tony
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1989
T1 A synthesis and optimization procedure for fully and easily testable sequential machines
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 8
SP 1100
OP 1107
IS 10

RT Journal Article
ID 52139
A1 Kundert,Kenneth,S.
A1 White,Jacob
A1 Sangiovanni-Vincentelli,A.
YR 1989
T1 A mixed frequency-time approach for distortion analysis of switching filter circuits
JF IEEE Journal of Solid-state Circuits
VO 24
SP 443
OP 451
IS 2

RT Conference Proceedings
ID 49861206
A1 Saldanha,A.
A1 Wang,A.,R.
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1989
T1 MultiLevel Logic Simplification Using Don't Cares and Filters
SP 277
OP 282

RT Conference Proceedings
ID 452806
A1 Weiner,Nicholas
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1989
T1 Timing analysis in a logic synthesis environment
SP 655
OP 661

RT Journal Article
ID 1521611
A1 Devadas,S.
A1 Wang,A.,R.
A1 Newton,A.,R.
A1 Sangiovanni-Vincentelli,A.
YR 1989
T1 Boolean decomposition in multilevel logic optimization
JF IEEE Journal of Solid-state Circuits
VO 24
SP 399
OP 408
IS 2

RT Conference Proceedings
ID 49861277
A1 Weiner,Nicholas
A1 Sangiovanni-Vincentelli,A.
YR 1989
T1 Timing Analysis in a Logic Synthesis Environment
SP 655
OP 661

RT Conference Proceedings
ID 49863038
A1 Malik,A.,A.
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1989
T1 Logic minimization for factored forms

RT Journal Article
ID 1422235
A1 Ma,Hi-keung,Tony
A1 Devadas,Srinivas
A1 Wei,Ruey-sing
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1989
T1 Logic verification algorithms and their parallel implementation
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 8
SP 181
OP 189
IS 2

RT Conference Proceedings
ID 49861215
A1 Villa,Tiziano
A1 Sangiovanni-Vincentelli,A.
YR 1989
T1 NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations
SP 327
OP 332

RT Conference Proceedings
ID 49861179
A1 Igusa,Mitsuru
A1 Beardslee,M.
A1 Sangiovanni-Vincentelli,A.
YR 1989
T1 ORCA A Sea-of-gates Place and Route System
SP 122
OP 127

RT Journal Article
ID 1422367
A1 Rhyne,George,W.
A1 Steer,Michael
A1 Kundent,K.,S.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1989
T1 Comments on 'Simulation of nonlinear circuits in the frequency domain' [with reply]
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 8
SP 927
OP 929
IS 8

RT Conference Proceedings
ID 545739
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1989
T1 Design Methods and Tools for Application Specific Integrated Circuits
SP 903

RT Conference Proceedings
ID 1302254
A1 Malik,S.
A1 Wang,A.,R.
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 Logic verification using binary decision diagrams in a logic synthesis environment

RT Conference Proceedings
ID 560505
A1 Kramer,Alan,H.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1988
T1 Efficient Parallel Learning Algorithms for Neural Networks
SP 40
OP 48

RT Conference Proceedings
ID 1295166
A1 Singh,K.,J.
A1 Wang,A.,R.
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 Timing optimization of combinational logic

RT Journal Article
ID 1080610
A1 Nye,William
A1 Riley,David,C.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1988
T1 DELIGHT.SPICE: an optimization-based system for the design of integrated circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 7
SP 501
OP 519
IS 4

RT Journal Article
ID 1085445
A1 Ma,Hi-keung,Tony
A1 Devadas,Srinivas
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1988
T1 Test generation for sequential circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 7
SP 1081
OP 1093
IS 10

RT Journal Article
ID 1422564
A1 Bartlett,Karen,A.
A1 Brayton,Robert,K.
A1 Hachtel,Gary,D.
A1 Jacoby,Reily,M.
A1 Morrison,Christopher,R.
A1 Rudell,Richard,L.
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Wang,Albert,R.
YR 1988
T1 Multilevel logic minimization using implicit don't cares
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 7
SP 723
OP 740
IS 6

RT Journal Article
ID 1252369
A1 Shyu,J.-M.
A1 Sangiovanni-vincentelli,A.,L.
A1 Fishburn,J.,P.
A1 Dunlop,A.,E.
YR 1988
T1 Optimization-based transistor sizing
JF IEEE Journal of Solid-state Circuits
VO 23
SP 400
OP 409
IS 2

RT Journal Article
ID 1422347
A1 Devadas,Srinivas
A1 Ma,Hi-keung,Tony
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1988
T1 MUSTANG: state assignment of finite state machines targeting multilevel logic implementations
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 7
SP 1290
OP 1300
IS 12

RT Journal Article
ID 3430933
A1 Devadas,S.
A1 Ma,H.,K.,T.
A1 Newton,A.,R.
A1 Sangiovanni-vincentelli,A.
YR 1988
T1 MUSTANG: State assignment of finite state machines for optimal multi-level logic implementations

RT Conference Proceedings
ID 471299
A1 Ma,Hi-keung,Tony
A1 Newton,A.,Richard
A1 Devadas,Srinivas
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1988
T1 An Incomplete Scan Design Approach to Test Generation for Sequential Machines
SP 730
OP 734

RT Journal Article
ID 1251591
A1 Guerrieri,Roberto
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1988
T1 Three-dimensional capacitance evaluation on a Connection Machine
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 7
SP 1125
OP 1133
IS 11

RT Journal Article
ID 1498434
A1 Kundert,K.,S.
A1 Sorkin,G.,B.
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 Applying harmonic balance to almost-periodic circuits
JF IEEE Transactions on Microwave Theory and Techniques
VO 36
SP 366
OP 378
IS 2

RT Conference Proceedings
ID 900528
A1 Lelarasmee,E.
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 RELAX: A new circuit simulator for large scale MOS integrated circuits
SP 457
OP 465

RT Conference Proceedings
ID 3996477
A1 Wang,A.
A1 Brayton,R.
A1 Sangiovanni-vincentelli,A.
YR 1988
T1 Timing optimization of combinatorial logic

RT Conference Proceedings
ID 1344049
A1 Jyuo-Min,Shyu
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 ECSTASY: a new environment for IC design optimization

RT Conference Proceedings
ID 1354300
A1 Kundert,K.
A1 White,J.
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 An envelope-following method for the efficient transient simulation of switching power and filter circuits

RT Conference Proceedings
ID 49847019
A1 Malik,A.,A.
A1 Brayton,R.,K.
A1 Newton,A.,R.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1988
T1 A modified approach to two-level logic minimization

RT Conference Proceedings
ID 471808
A1 Devadas,Srinivas
A1 Ma,Hi-keung,Tony
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1988
T1 Synthesis and Optimization Procedures for Fully and Easily Testable Sequential Machines
SP 621
OP 630

RT Journal Article
ID 1522788
A1 Sechen,C.
A1 Braun,D.
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 ThunderBird: a complete standard cell layout package
JF IEEE Journal of Solid-state Circuits
VO 23
SP 410
OP 420
IS 2

RT Conference Proceedings
ID 49847046
A1 Devadas,S.
A1 Wang,A.,R.
A1 Newton,A.,R.
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 Boolean decomposition in multi-level logic optimization

RT Conference Proceedings
ID 471647
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Ma,H.-K.,T.
A1 Newton,A.,R.
YR 1988
T1 Optimal Logic Synthesis and Testability : Two Sides of the Same Coin
SP 3
OP 12

RT Journal Article
ID 1917180
A1 Malik,A.
A1 Brayton,R.
A1 Newton,A.
A1 Sangiovanni-vincentelli,A.
YR 1988
T1 A modified approach to two-level minimization

RT Conference Proceedings
ID 900501
A1 DeMichelli,G.
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 Pleasure: a computer program for simple/multiple constrained unconstrained folding of programmable logic arrays
SP 263
OP 270

RT Conference Proceedings
ID 3784076
A1 Nye,W.
A1 Riley,D.,C.
A1 Sangiovanni-vincentelli,A.
YR 1988
T1 SPICE: An optimization-based system for the design of integrated circuits

RT Journal Article
ID 1081792
A1 Braun,Douglas
A1 Burns,Jeffrey,L.
A1 Romeo,Fabio
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Mayaram,Kartikeya
A1 Devadas,Srinivas
A1 Ma,Hi-keung,Tony
YR 1988
T1 Techniques for multilayer channel routing
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 7
SP 698
OP 712
IS 6

RT Conference Proceedings
ID 49857598
A1 Kundert,K.
A1 White,J.
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 A mixed frequency-time approach for finding the steady-state solution of clocked analog circuits

RT Journal Article
ID 3424938
A1 Bartlett,K.
A1 Brayton,R.,K.
A1 Hachtel,G.
A1 Ja-coby,R.,M.
A1 Morisson,C.,R.
A1 Rudell,R.,L.
A1 Sangiovanni-vincentelli,A.
A1 Wang,A.,R.
YR 1988
T1 Multilevel logic optimization using implicit don''t cares
JF Computer-aided Design

RT Conference Proceedings
ID 49847016
A1 Greenberg,Ronald,I.
A1 Ishii,A.,T.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1988
T1 MulCh: a multi-layer channel router using one, two, and three layer partitions

RT Conference Proceedings
ID 49857597
A1 Kundert,Kenneth,S.
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 Finding the steady-state response of analog and microwave circuits

RT Journal Article
ID 3339209
A1 Malik,S.
A1 Wang,A.,R.
A1 Brayton,R.,K.
A1 Sangiovanni-vincentel-li,A.
YR 1988
T1 Logic Verification Using BDDs in a Logic Synthesis Environment

RT Conference Proceedings
ID 4826474
A1 Lumsdaine,A.
A1 White,J.
A1 Webber,D.
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 A band relaxation algorithm for reliable and parallelizable circuit simulation

RT Conference Proceedings
ID 49852762
A1 Sangiovanni-Vincentelli,A.
A1 Guerrieri,R.
YR 1988
T1 Massive parallel computing: a solution of today's and tomorrow's device and process simulation problems?
SP 2
OP 6

RT Journal Article
ID 1422577
A1 Casinovi,Giorgio
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1988
T1 A new aggregation technique for the solution of large systems of algebraic equations [IC simulation]
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 7
SP 976
OP 986
IS 9

RT Journal Article
ID 14507954
A1 BRAUN,D
A1 BURNS,J
A1 ROMEO,F
A1 SANGIOVANNIVINCENTELLI,A
A1 MAYARAM,K
A1 DEVADA,S
A1 TONY,H
YR 1988
T1 Techniques for multilayer channel routingIEEE Trans. Comput.Aided Des. Integ. Circuits Syst. Vol 7 No 6 (1988) pp 698–712
JF Computer-aided Design
VO 20
SP 423
OP 423
IS 7

RT Conference Proceedings
ID 49850073
A1 Yaghutiel,H.
A1 Shen,S.
A1 Sangiovanni-Vincentelli,A.
A1 Gray,P.,R.
YR 1988
T1 Automatic Layout Of Switched-capacitor Fibers For Custom Applications

RT Journal Article
ID 14507961
A1 NYE,W
A1 RILEY,D
A1 SANGIOVANNIVINCENTELLI,A
A1 TIT,A
YR 1988
T1 DELIGHT. SPICE: an optimization based system for the design of integrated circuitsIEEE Trans. CAD Integ. Circuits Syst. Vol 7 No 4 (1988) pp 501
JF Computer-aided Design
VO 20
SP 423
OP 423
IS 7

RT Journal Article
ID 54017258
A1 Kundert,K.,S.
A1 Sorkin,G.,B.
A1 Sangiovanni-Vincentelli,A.
YR 1988
T1 Applying harmonic balance to almost-periodic circuits
JF IEEE Transactions on Microwave Theory and Techniques
VO 36
SP 366
OP 378

RT Journal Article
ID 55650197
A1 Saleh,R.,A.
A1 White,J.,K.
A1 Newton,A.,R.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1988
T1 Accelerating relaxation algorithms for circuit simulation using waveform-Newton and step-size refinement

RT Journal Article
ID 55443112
A1 Kundert,K.
A1 White,J.,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1988
T1 An envelope-following method for the efficient transient simulation of switching power and filter circuits

RT Journal Article
ID 55533524
A1 Kundert,K.
A1 White,J.,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1988
T1 A mixed frequency-time approach for distortion analysis of switching filter circuits: Revision

RT Journal Article
ID 55716568
A1 Kundert,K.
A1 White,J.,K.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1988
T1 A mixed frequency-time approach for finding the steady-state solution of clocked analog circuits

RT Journal Article
ID 1122036
A1 Brayton,Robert,K.
A1 Rudell,Richard,L.
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Wang,Albert,R.
YR 1987
T1 MIS: A Multiple-Level Logic Optimization System
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 6
SP 1062
OP 1081
IS 6

RT Journal Article
ID 1330574
A1 Rudell,Richard,L.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1987
T1 Multiple-Valued Minimization for PLA Optimization
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 6
SP 727
OP 750
IS 5

RT Journal Article
ID 1120655
A1 Casotto,Andrea
A1 Romeo,Fabio
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1987
T1 A Parallel Simulated Annealing Algorithm for the Placement of Macro-Cells
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 6
SP 838
OP 847
IS 5

RT Conference Proceedings
ID 452577
A1 Ma,Hi-Keung,Tony
A1 Devadas,Srinivas
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Wei,R.
YR 1987
T1 Logic verification algorithms and their parallel implementation
SP 283
OP 290

RT Journal Article
ID 1382738
A1 White,Jacob,K.
A1 Sangiovanni-Vincentelli,Alberto
YR 1987
T1 Relaxation techniques for the simulation of VLSI circuits

RT Conference Proceedings
ID 1919581
A1 Brayton,R.,K.
A1 Rudell,R.
A1 Sangiovanni-vincentelli,A.
A1 Wang,A.,R.
YR 1987
T1 Multilevel logic optimization and the rectangular covering problem

RT Journal Article
ID 1355379
A1 Shin,Hyunchul
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1987
T1 A Detailed Router Based on Incremental Routing Modifications: Mighty
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 6
SP 942
OP 955
IS 6

RT Journal Article
ID 1260100
A1 Hustin,S.
A1 Sangiovanni-vincentelli,A.
YR 1987
T1 Tim, a new standard cell placement program based on the simulated annealing algorithm

RT Conference Proceedings
ID 452475
A1 Webber,Donald,M.
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1987
T1 Circuit simulation on the connection machine
SP 108
OP 113

RT Conference Proceedings
ID 1298545
A1 Casotto,A.
A1 Sangiovanni-vincentelli,A.
YR 1987
T1 Placement of standard cells using simulated annealing on the connection machine

RT Journal Article
ID 14362632
A1 Newton,A.,R.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1987
T1 CAD tools for ASIC design
JF Proceedings of The IEEE
VO 75
SP 765
OP 776
IS 6

RT Conference Proceedings
ID 49844297
A1 Sorkin,G.,B.
A1 Kundert,K.,S.
A1 Sangiovanni-Vincentelli,A.
YR 1987
T1 An Almost-Periodic Fourier Transform for Use with Harmonic Balance
VO 2
SP 717
OP 720

RT Journal Article
ID 1265730
A1 Shin,H.
A1 Sangiovanni-vincentelli,A.,L.
A1 Sequin,C.,H.
YR 1987
T1 Two-dimensional module compactor based on zonerefining

RT Journal Article
ID 3064743
A1 Rudell,R.
A1 Sangiovanni-vincentelli,A.
YR 1987
T1 Exact Minimization of Multiple-Valued Functions

RT Conference Proceedings
ID 49841433
A1 Ma,Hi-Keung,Tony
A1 Devadas,Srinivas
A1 Sangiovanni-Vincentelli,A.
A1 Wei,Ruey-sing
YR 1987
T1 Logic Verification Algorithms and their Parallel Implementation
SP 283
OP 290

RT Conference Proceedings
ID 49841406
A1 Webber,D.,M.
A1 Sangiovanni-Vincentelli,A.
YR 1987
T1 Circuit Simulation on the Connection Machine
SP 108
OP 113

RT Journal Article
ID 1321952
A1 Mitra,D.
A1 Romeo,F.
A1 Sangiovanni-vincentelli,A.
YR 1986
T1 Convergence and finite- time behavior of simulated annealing

RT Journal Article
ID 1393040
A1 Kundert,Kenneth,S.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1986
T1 Simulation of Nonlinear Circuits in the Frequency Domain
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 5
SP 521
OP 535
IS 4

RT Conference Proceedings
ID 452384
A1 Sechen,Carl
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1986
T1 TimberWolf3.2: a new standard cell placement and global routing package
SP 432
OP 439

RT Conference Proceedings
ID 1251138
A1 Yaghutiel,H.
A1 Sangiovanni-vincentelli,A.
A1 Gray,P.,R.
YR 1986
T1 A methodology for automated layout of switched-capacitor filters

RT Conference Proceedings
ID 470596
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Wei,Ruey-sing
YR 1986
T1 PROTEUS : A Logic Verification System for Combinational Circuits
SP 350
OP 359

RT Conference Proceedings
ID 1364122
A1 Shin,Hyunchul
A1 Sangiovanni-Vincentelli,Alberto
YR 1986
T1 Mighty: A 'Rip-Up and Reroute' Detailed Router

RT Conference Proceedings
ID 452863
A1 Shin,Hyunchul
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Séquin,Carlo,H.
YR 1986
T1 Two-dimensional compaction by “zone refining”
SP 115
OP 122

RT Journal Article
ID 1325254
A1 Casotto,A.
A1 Romeo,F.
A1 Sangiovanni-vincentelli,A.
YR 1986
T1 A parallel simulated annealing algorithm for the placement of macro-ceils

RT Conference Proceedings
ID 470609
A1 Wei,Ruey-sing
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1986
T1 New Front-End and Line Justification Algorithm for Automatic Test Generation
SP 121
OP 128

RT Conference Proceedings
ID 452169
A1 Braunt,Douglas
A1 Burns,Jeffrey,L.
A1 Davadas,Srinivas
A1 Ma,Hi-Keung,Tony
A1 Mayaram,Kartikeya
A1 Romeo,Fablo
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1986
T1 Chameleon: a new multi-layer channel router
SP 495
OP 502

RT Conference Proceedings
ID 49837318
A1 Braun,D.
A1 Burns,Jeffrey
A1 Devadas,Srinivas
A1 Ma,Hi,Keung
A1 Mayaram,K.
A1 Romeo,F.
A1 Sangiovanni-Vincentelli,A.
YR 1986
T1 Chameleon: A New Multi-Layer Channel Router
SP 495
OP 502

RT Journal Article
ID 1423401
A1 Riley,David,C.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1986
T1 Models for a New Profit-Based Methodology for Statistical Design of Integrated Circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 5
SP 131
OP 169
IS 1

RT Journal Article
ID 3622939
A1 Wei,R.,S.
A1 Sangiovanni-vincentelli,A.
YR 1986
T1 Proteus: A logic veri cation system for combinational logic circuit

RT Journal Article
ID 1987582
A1 Brayton,R.,K.
A1 Hachtel,G.,D.
A1 Mcmullen,C.,T.
A1 Sangiovanni-vincentelli,A.,L.
YR 1986
T1 Logic Minimization Algorithms for VLSI Synthesis; Kluwer Academic Press

RT Journal Article
ID 1423502
A1 Wei,Ruey-sing
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1986
T1 PLATYPUS: A PLA Test Pattern Generation Tool
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 5
SP 633
OP 644
IS 4

RT Journal Article
ID 26784145
A1 Nye,W.,T.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1986
T1 Enhanced methods of feasible directions for engineering design problems
JF Journal of Optimization Theory and Applications
VO 51
SP 475
OP 504
IS 3

RT Conference Proceedings
ID 1402171
A1 Huang,M.,D.
A1 Romeo,F.
A1 Sangiovanni-vincentelli,A.
YR 1986
T1 An efficient cooling schedule for simulated annealing

RT Conference Proceedings
ID 451583
A1 Ma,Hi-Keung,Tony
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1986
T1 Mixed-level fault coverage estimation
SP 553
OP 559

RT Conference Proceedings
ID 49837263
A1 Shin,Hyunchul
A1 Sangiovanni-Vincentelli,A.,L.
A1 Sequin,C.,H.
YR 1986
T1 Two-Dimensional Compaction by 'Zone Refining'
SP 115
OP 122

RT Conference Proceedings
ID 49837309
A1 Sechen,Carl
A1 Sangiovanni-Vincentelli,A.
YR 1986
T1 TimberWolf3.2: A New Standard Cell Placement and Global Routing Package
SP 432
OP 439

RT Conference Proceedings
ID 1791970
A1 Séquin,Carlo,H.
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1986
T1 Highlights of VLSI Research at Berkeley
SP 894
OP 897

RT Conference Proceedings
ID 452838
A1 Rifkin,Howard,S.
A1 Heller,William
A1 Law,Steve
A1 Burich,Misha
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1986
T1 Floor planning systems (panel session)
SP 630

RT Journal Article
ID 1423406
A1 Micheli,G.,De
A1 Brayton,R.,k.
A1 Sangiovanni-vincentelli,A.
YR 1986
T1 Correction to (quote)Optimal State Assignment for Finite State Machines(quote)
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems

RT Journal Article
ID 2158866
A1 Micheli,Giovanni,De
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1986
T1 Correction to "Optimal State Assignment for Finite State Machines
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 5
SP 239
OP 239
IS 1

RT Conference Proceedings
ID 49837326
A1 Ma,Hi,Keung
A1 Sangiovanni-Vincentelli,A.,L.
YR 1986
T1 Mixed-Level Fault Coverage Estimation
SP 553
OP 559

RT Journal Article
ID 3338985
A1 Brayton,R.,K.
A1 Hachtel,G.
A1 Mcmullen,C.
A1 Sangiovanni-vincentelli,A.
YR 1985
T1 Logic Minimization Algorithms for VLSI Synthesis

RT Journal Article
ID 1390539
A1 Micheli,Giovanni,De
A1 Brayton,Robert,K.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1985
T1 Optimal State Assignment for Finite State Machines
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 4
SP 269
OP 285
IS 3

RT Journal Article
ID 1259601
A1 Reed,James
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Santomauro,Mauro
YR 1985
T1 A New Symbolic Channel Router: YACR2
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 4
SP 208
OP 219
IS 3

RT Conference Proceedings
ID 1348964
A1 Mitra,Debasis
A1 Romeo,Fabio
A1 Sangiovanni-Vincentelli,Alberto
YR 1985
T1 Convergence and finite-time behavior of simulated annealing

RT Conference Proceedings
ID 53723
A1 White,Jacob
A1 Sangiovanni-vincentelli,A.,l.
YR 1985
T1 Partitioning Algorithms And Parallel Implementations Of Waveform Relaxation Algorithms For Circuit Simulation

RT Journal Article
ID 1392604
A1 Rudell,R.
A1 Sangiovanni-vincentelli,A.,L.
YR 1985
T1 Espresso-mv: algorithms for multivalued logic minimization

RT Conference Proceedings
ID 900660
A1 Wei,Ruey-Sing
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1985
T1 PLATYPUS: a PLA test pattern generation tool
SP 197
OP 203

RT Journal Article
ID 3338988
A1 Brayton,R.
A1 Hachtel,G.
A1 Mcmullen,C.
A1 Sangiovanni-vincentelli,A.
YR 1985
T1 Logic minimization algorithms for VLSI minimization

RT Journal Article
ID 1307597
A1 Sangiovanni-vincentelli,A.
YR 1985
T1 An overview of synthesis systems

RT Journal Article
ID 1312993
A1 White,J.
A1 Saleh,R.
A1 Sangiovanni-vincentelli,A.
A1 Newton,A.,R.
YR 1985
T1 Accelerating relaxation algorithms for circuit simulation using waveform newton, lterative step size refinement, and parallel techniques

RT Conference Proceedings
ID 49834053
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 White,Jacob
YR 1985
T1 Waveform relaxation techniques and their parallel implementation

RT Journal Article
ID 47010277
A1 Newton,A.,R.
A1 Pederson,D.,O.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1985
T1 Design Aids for VLSI: A Perspective Revisited
JF IEEE Design & Test of Computers
VO 2
SP 106
OP 115
IS 2

RT Conference Proceedings
ID 49833558
A1 Wei,Ruey-Sing
A1 Sangiovanni-Vincentelli,A.
YR 1985
T1 PLATYPUS: A PLA Test Pattern Generation Tool
SP 197
OP 203

RT Journal Article
ID 1265987
A1 Brayton,R.,K.
A1 Mcmullen,C.
A1 Hachtel,G.,D.
A1 Sangiovanni-vincentelli,A.
YR 1984
T1 Logic minimization algorithms for vl$i synthesis

RT Journal Article
ID 1260024
A1 Sechen,C.
A1 Sangiovanni-vincentelli,A.
YR 1984
T1 The timberwolf placement and routing package
JF IEEE Journal of Solid-state Circuits

RT Journal Article
ID 1333402
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1984
T1 Relaxation-Based Electrical Simulation
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 3
SP 308
OP 331
IS 4

RT Conference Proceedings
ID 3608634
A1 Romeo,F
A1 Sangiovanni-vincentelli,A
YR 1984
T1 Probabilistic h ill-climbing algorithms: properties and applications

RT Journal Article
ID 1423468
A1 Visvanathan,V.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1984
T1 A Computational Approach for the Diagnosability of Dynamical Circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 3
SP 165
OP 171
IS 3

RT Journal Article
ID 1267466
A1 White,J.
A1 Sangiovanni-vincentelli,A.
YR 1984
T1 Relax2. 1; a waveform relaxation based circuit simulation program

RT Journal Article
ID 1917185
A1 Brayton,R.
A1 Sangiovanni-vincentelli,A.
A1 Hachtel,G.
A1 Mcmullin,C.
YR 1984
T1 Logic minimization algorithms for digital circuits

RT Journal Article
ID 14506528
A1 DEMICHELI,G
A1 SANGIOVANNIVINCENTELLI,A
YR 1984
T1 Pleasure: a computer program for simple/multiple constrained/unconstrained folding of programmable logic arrays
JF Computer-aided Design
VO 16
SP 2
OP 12
IS 1

RT Journal Article
ID 1423475
A1 Micheli,Giovanni,De
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1984
T1 Correction to "Multiple Constrained Folding of Programmable Logic Arrays: Theory and Applications
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 3
SP 256
OP 256
IS 3

RT Conference Proceedings
ID 1925098
A1 Demicheli,G.
A1 Sangiovanni-vincentelli,A.
YR 1983
T1 Computer-aided synthesis of pla-based finite state machines

RT Journal Article
ID 1295947
A1 White,J.
A1 Sangiovanni-vincentelli,A.,L.
YR 1983
T1 Relax2: a new waveform relaxation approach for the analysis of lsi mos circuits

RT Journal Article
ID 1612424
A1 Kaye,R.
A1 Sangiovanni-Vincentelli,A.
YR 1983
T1 Solution of piecewise-linear ordinary differential equations using waveform relaxation and Laplace transforms
JF IEEE Transactions on Automatic Control
VO 28
SP 666
OP 670
IS 6

RT Journal Article
ID 1423345
A1 Micheli,Giovanni,De
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1983
T1 Multiple Constrained Folding of Programmable Logic Arrays: Theory and Applications
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 2
SP 151
OP 167
IS 3

RT Conference Proceedings
ID 901016
A1 Micheli,Giovanni,De
A1 Sangiovanni-Vincentelli,Alberto
YR 1983
T1 PLEASURE: a computer program for simple/multiple constrained/unconstrained folding of Programmable Logic Arrays
SP 530
OP 537

RT Journal Article
ID 1283735
A1 Sangiovanni-vincentelli,A.
A1 Santomauro,M.
YR 1983
T1 Yacr: yet another channel router

RT Journal Article
ID 1373327
A1 White,J.
A1 Sangiovanni-vincentelli,A.
YR 1983
T1 Relax2: a modified waveform relaxation approach to the simulation of mos vlsi circuits

RT Journal Article
ID 1423346
A1 Micheli,Giovanni,De
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1983
T1 Symmetric Displacement Algorithms for the Timing Analysis of Large Scale Circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 2
SP 167
OP 180
IS 3

RT Journal Article
ID 53716317
A1 Micheli,G.,de
A1 Newton,A.,R.
A1 Sangiovanni-Vincentelli,A.
YR 1983
T1 Symmetric displacement algorithms for the timing analysis of large scale circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 2
SP 167
OP 180

RT Journal Article
ID 47346977
A1 Newton,Arthur,Richard
A1 Sangiovanni-Vincentelli,Alberto,L.
YR 1983
T1 Relaxation-Based Electrical Simulation
JF Siam Journal on Scientific and Statistical Computing
VO 4
SP 485
IS 3

RT Journal Article
ID 14506459
A1 LALARASMEE,E
A1 SANGIOVANNIVINCENTELLI,A
YR 1983
T1 RELAX: a new circuit simulator for large scale MOS integrated circuits
JF Computer-aided Design
VO 15
SP 262
OP 270
IS 5

RT Journal Article
ID 27453322
A1 KAYE,R.,JOHN
A1 Sangiovanni-Vincentelli,A.
YR 1983
T1 Solution of piecewise- linear ordinary differential equations using waveform relaxation and Laplace transforms
JF IEEE Transactions on Circuits and Systems
VO 30
SP 353
OP 357
IS 6

RT Journal Article
ID 1262433
A1 Lelarasmee,Ekachai
A1 Ruehli,Albert,E.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1982
T1 The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated Circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 1
SP 131
OP 145
IS 3

RT Journal Article
ID 1388365
A1 Hachtel,Gary,D.
A1 Newton,A.,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1982
T1 An Algorithm for Optimal PLA Folding
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 1
SP 63
OP 77
IS 2

RT Conference Proceedings
ID 901092
A1 Hachtel,G.,D.
A1 Newton,A.,R.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1982
T1 Techniques for programmable logic array folding
SP 147
OP 155

RT Journal Article
ID 1613705
A1 RUEHLI,ALBERT,E.
A1 Sangiovanni-Vincentelli,A.
A1 RABBAT,GUY
YR 1982
T1 Time analysis of large-scale circuits containing one-way macromodels
JF IEEE Transactions on Circuits and Systems
VO 29
SP 185
OP 190
IS 3

RT Conference Proceedings
ID 901174
A1 Lelarasmee,E.
A1 Sangiovanni-Vincentelli,A.
YR 1982
T1 Relax: A new circuit for large scale MOS integrated circuits
SP 682
OP 687

RT Journal Article
ID 1253462
A1 Luby,M.
A1 Vazirani,U.
A1 Vazirani,V.
A1 Sangiovanni-vincentelli,A.,L.
YR 1982
T1 Some theoretical results on the optimal pla folding problem

RT Conference Proceedings
ID 469875
A1 Ratiu,Ion,M.
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Pederson,Donald,O.
YR 1982
T1 VICTOR : A Fast VLSI Testability Analysis Program
SP 397
OP 403

RT Journal Article
ID 26036233
A1 Micheli,Giovanni,De
A1 Sangiovanni-Vincentelli,Alberto
YR 1982
T1 Characterization of integration algorithms for the timing analysis of mos vlsi circuits
JF International Journal of Circuit Theory and Applications
VO 10
SP 299
OP 309
IS 4

RT Journal Article
ID 1335742
A1 Ellis,S.,A.
A1 Keller,K.,H.
A1 Newton,D.,O.,Pedenson
A1 Sangiovanni-vincentelli,A.,L.
A1 Sequin,C.,H.
YR 1982
T1 A symbolic layout design system

RT Journal Article
ID 52057006
A1 Lelarasmee,E.
A1 Sangiovanni-Vincentelli,A.,L.
A1 Ruehli,A.,E.
YR 1982
T1 The Waveform Relaxation method for time-domain analysis of large scale integrated circuits
JF IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
VO 1
SP 131
OP 145

RT Conference Proceedings
ID 49824289
A1 Nye,W.,T.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1982
T1 Various aspects of the scaling problem in optimization- based computer-aided design

RT Journal Article
ID 1341538
A1 Brayton,R.,K.
A1 Hachtel,G.,D.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1981
T1 A survey of optimization techniques for integrated-circuit design
JF Proceedings of The IEEE
VO 69
SP 1334
OP 1362
IS 10

RT Journal Article
ID 1338958
A1 Vladimirescu,A.
A1 Zhang,K.
A1 Newton,A.,R.
A1 Pederson,D.,O.
A1 Sangiovanni-vincentelli,A.
YR 1981
T1 Spice version 2g user's guide

RT Journal Article
ID 2635123
A1 Hachtel,Gary,D.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1981
T1 A survey of third-generation simulation techniques
JF Proceedings of The IEEE
VO 69
SP 1264
OP 1280
IS 10

RT Conference Proceedings
ID 2933783
A1 Nye,W.,T.
A1 Polak,E.
A1 Sangiovanni-vincentelli,A.
YR 1981
T1 DELIGHT: An optimization-based computer-aided design system

RT Journal Article
ID 713556
A1 Visvanathan,V.
A1 Sangiovanni-vincentelli,Alberto,L.
YR 1981
T1 Diagnosability of Nonlinear Circuits and Systems - Part I: The dc Case
JF IEEE Transactions on Computers
VO 30
SP 889
OP 898
IS 11

RT Journal Article
ID 1310138
A1 NEWTON,ARTHUR,RICHARD
A1 Pederson,D.
A1 Sangiovanni-Vincentelli,A.
A1 Sequin,C.
YR 1981
T1 Design aids for VLSI: The Berkeley perspective
JF IEEE Transactions on Circuits and Systems
VO 28
SP 666
OP 680
IS 7

RT Journal Article
ID 715069
A1 Saeks,Richard
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Visvanathan,V.
YR 1981
T1 Diagnosability of Nonlinear Circuits and Systems - Part II: Dynamical Systems
JF IEEE Transactions on Computers
VO 30
SP 899
OP 904
IS 11

RT Journal Article
ID 27453267
A1 Visvanathan,V.
A1 Sangiovanni-Vincentelli,A.
YR 1981
T1 Diagnosability of nonlinear circuits and systems-Part I: The dc case
JF IEEE Transactions on Circuits and Systems
VO 28
SP 1093
OP 1102
IS 11

RT Journal Article
ID 27453268
A1 Saeks,R.
A1 Sangiovanni-Vincentelli,A.
A1 Visvanathan,V.
YR 1981
T1 Diagnosability of nonlinear circuits and systems-Part II: Dynamical systems
JF IEEE Transactions on Circuits and Systems
VO 28
SP 1103
OP 1108
IS 11

RT Journal Article
ID 51328320
A1 Liu,R.,W.
A1 Nakajima,K.
A1 Olivier,P.
A1 Ngo,Q.,D.
A1 Saeks,R.
A1 Sangiovanni-Vincentelli,A.
A1 Wey,C.,L.
A1 Wu,C.,C.
YR 1981
T1 Nonlinear fault diagnosis

RT Journal Article
ID 51677357
A1 Brayton,R.,K.
A1 Hachtel,G.,D.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1981
T1 A survey of optimization techniques for integrated-circuit design
JF Proceedings of The IEEE
VO 69
SP 1334
OP 1362

RT Journal Article
ID 54311328
A1 Hachtel,G.,D.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1981
T1 A survey of third-generation simulation techniques
JF Proceedings of The IEEE
VO 69
SP 1264
OP 1280

RT Conference Proceedings
ID 1248634
A1 Ruehli,A.,E.
A1 Sangiovanni-vincentelli,A.,L.
A1 Rabbat,N.,B.,G.
YR 1980
T1 Time analysis of large-scale circuits containing one-way macromodels

RT Conference Proceedings
ID 2685885
A1 Hachtel,G.
A1 Newton,R.
A1 Sangiovanni-vincentelli,A.
YR 1980
T1 An Algorithm for Optimal PLA Folding

RT Journal Article
ID 27397707
A1 Sangiovanni-Vincentelli,A.,L.
A1 Rabbat,N.,B.,G.
YR 1980
T1 Techniques for time-domain analysis of L.S.I. circuits
JF Iee Proceedings G (electronic Circuits and Systems)
VO 127
SP 292
IS 6

RT Journal Article
ID 54138948
A1 Sangiovanni-Vincentelli,A.,L.
A1 Rabbat,N.,B.,G.
YR 1980
T1 Techniques for time-domain analysis of l.s.i. circuits
JF Iee Proceedings-circuits Devices and Systems
VO 127
SP 292
OP 301

RT Journal Article
ID 1612536
A1 RABBAT,N.,B.,GUY
A1 Sangiovanni-Vincentelli,A.
A1 HSIEH,HSUEH,Y.
YR 1979
T1 A multilevel Newton algorithm with macromodeling and latency for the analysis of large-scale nonlinear circuits in the time domain
JF IEEE Transactions on Circuits and Systems
VO 26
SP 733
OP 741
IS 9

RT Journal Article
ID 1612541
A1 Polak,E.
A1 Sangiovanni-Vincentelli,A.
YR 1979
T1 Theoretical and computational aspects of the optimal design centering, tolerancing, and tuning problem
JF IEEE Transactions on Circuits and Systems
VO 26
SP 795
OP 813
IS 9

RT Journal Article
ID 1613717
A1 Ting,B.
A1 Kuh,E.
A1 Sangiovanni-Vincentelli,A.
YR 1979
T1 Via assignment problem in multilayer printed circuit board
JF IEEE Transactions on Circuits and Systems
VO 26
SP 261
OP 272
IS 4

RT Journal Article
ID 1612977
A1 Sangiovanni-Vincentelli,A.
A1 Bickart,T.
YR 1979
T1 Bipartite graphs and an optimal bordered triangular form of a matrix
JF IEEE Transactions on Circuits and Systems
VO 26
SP 880
OP 889
IS 10

RT Journal Article
ID 26036086
A1 Chen,L.,K.
A1 Ting,B.,S.
A1 Sangiovanni-Vincentelli,A.
YR 1979
T1 An edge-oriented adjacency list for undirected graphs
JF International Journal of Circuit Theory and Applications
VO 7
SP 55
OP 63
IS 1

RT Journal Article
ID 52659970
A1 Rabbat,N.,B.,G.
A1 Hsieh,H.,Y.
A1 Sangiovanni-Vincentelli,A.,L.
YR 1979
T1 A multilevel Newton algorithm with macromodeling and latency for the analysis of large-scale nonlinear circuits in the time domain
JF IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing
VO 26
SP 733
OP 741

RT Journal Article
ID 26036101
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Santomauro,Mauro
YR 1979
T1 Optimal printed circuit board orderingvia hart-nilsson-raphael-algorithm
JF International Journal of Circuit Theory and Applications
VO 7
SP 247
OP 256
IS 2

RT Journal Article
ID 55755636
A1 Venturini,M.
A1 Sangiovanni-Vincentelli,A.
A1 Wood,P.
YR 1979
T1 Models for thyristors and diode in digital simulations

RT Journal Article
ID 15199260
A1 Goto,S.
A1 Sangiovanni-Vincentelli,A.
YR 1978
T1 A new shortest path updating algorithm
JF Networks
VO 8
SP 341
OP 372
IS 4

RT Journal Article
ID 1612862
A1 Sangiovanni-Vincentelli,A.
A1 Wang,Y.
YR 1978
T1 On equivalent dynamic networks: Elimination of capacitor loops and inductor cutsets
JF IEEE Transactions on Circuits and Systems
VO 25
SP 174
OP 177
IS 3

RT Conference Proceedings
ID 1393013
A1 Sangiovanni-vincentelli,A.
A1 Chen,L.
A1 Chua,L.
YR 1977
T1 An efficient heuristic cluster algorithm for tearing large-scale networks

RT Journal Article
ID 26036015
A1 Sangiovanni-Vincentelli,A.,L.
YR 1977
T1 A graph theoretical interpretation of nonsymmetric permutation on sparse matrices
JF International Journal of Circuit Theory and Applications
VO 5
SP 139
OP 147
IS 2

RT Journal Article
ID 27453189
A1 Sangiovanni-Vincentelli,A.
A1 Chen,Li-Kuan
A1 Chua,L.
YR 1977
T1 An efficient heuristic cluster algorithm for tearing large-scale networks
JF IEEE Transactions on Circuits and Systems
VO 24
SP 709
OP 717
IS 12

RT Journal Article
ID 1612960
A1 GUARDABASSI,GUIDO
A1 Sangiovanni-Vincentelli,A.
YR 1976
T1 A two levels algorithm for tearing
JF IEEE Transactions on Circuits and Systems
VO 23
SP 783
OP 791
IS 12

RT Journal Article
ID 1324417
A1 Sangiovanni-Vincentelli,A.
YR 1976
T1 A note on bipartite graphs and pivot selection in sparse matrices
JF IEEE Transactions on Circuits and Systems
VO 23
SP 817
OP 821
IS 12

RT Journal Article
ID 3456403
A1 Sangiovanni-vincentelli,A.
A1 Chen,L.,K.
A1 Chua,L.,O.
YR 1976
T1 Node-Tearing Nodal Analysis

RT Conference Proceedings
ID 2600849
A1 Sangiovanni-vincentelli,A.
A1 Chert,L.
A1 Chua,L.
YR 1975
T1 A new tearing approach: Node tearing nodal analysis

RT Journal Article
ID 2577934
A1 Sangiovanni-vincentelli,A.
A1 Santomauro,M.
YR 1975
T1 A heuristic guided algorithm for optimal backboard ordering

RT Book, Whole
ID 613213
A1 Sangiovanni-vincentelli,Alberto,L.
A1 Somalvico,Marco
YR 1973
T1 State-Space Approach in Problem-solving Optimization
SP 144
OP 158

RT Conference Proceedings
ID 1327496
A1 Brayton,R.,K.
A1 Rudell,R.
A1 Sangiovanni-vincentelli,A.,L.
T1 Mis: a multiple- level logic optimization

RT Conference Proceedings
ID 1306051
A1 Lee,Edward,A.
A1 Sangiovanni-Vincentelli,Alberto
T1 A DENOTATIONAL FRAMEWORK FOR COMPARING MODELS OF COMPUTATION

RT Conference Proceedings
ID 2364601
A1 Greunen,Jana,van
A1 Petrovi,Dragan
A1 Bonivento,Alvise
A1 Rabaey,Jan
A1 Ramchandran,Kannan
A1 Sangiovanni-Vincentelli,Alberto
T1 Adaptive Sleep Discipline for Energy Conservation and Robustness in Dense Sensor Networks

RT Journal Article
ID 1270463
A1 Hachtel,G.,D.
A1 Newton,A.,R.
A1 Sangiovanni-vincentelli,A.,L.
T1 Some results in optimal pla folding

RT Journal Article
ID 11590434
A1 Sangiovanni-Vincentelli,Alberto
T1 Automotive Electronics: Trends and Challenges

RT Conference Proceedings
ID 1972669
A1 Lavagno,L.
A1 Keutzer,K.
A1 Sangiovanni-Vincentelli,A.
T1 Synthesis of verifiably hazard-free asynchronous control circuits

RT Book, Whole
ID 16065
A1 Chen,Rong
A1 Sgroi,Marco
A1 Lavagno,Luciano
A1 Martin,Grant
A1 Sangiovanni-Vincentelli,Alberto
A1 Rabaey,Jan
T1 Embedded System Design using UML and Platforms

RT Book, Whole
ID 926061
A1 Chen,Rong
A1 Sgroi,Marco
A1 Lavagno,Luciano
A1 Martin,Grant
A1 Sangiovanni-Vincentelli,Alberto
A1 Rabaey,Jan
T1 UML and Platform-based Design

RT Journal Article
ID 5035513
A1 Davare,Abhijit
A1 Densmore,Douglas
A1 Meyerowitz,Trevor
A1 Pinto,Alessandro
A1 Sangiovanni-Vincentelli,Alberto
A1 Yang,Guang
A1 Zeng,Haibo
A1 Zhu,Qi
T1 A Next-Generation Design Framework for Platform-Based Design

RT Book, Whole
ID 138208
A1 Sgroi,Marco
A1 Lavagno,Luciano
A1 Watanabe,Yosinori
A1 Sangiovanni-Vincentelli,Alberto
T1 Quasi-Static Scheduling of Embedded Software Using Equal Conflict Nets

RT Journal Article
ID 4637624
A1 Koushanfar,Farinaz
A1 Slijepcevic,Sasha
A1 Potkonjak,Miodrag
A1 Sangiovanni-Vincentelli,Alberto
T1 ERROR-TOLERANT MULTI-MODAL SENSOR FUSION

RT Journal Article
ID 3027603
A1 Horowitz,Benjamin
A1 Liebman,Judith
A1 Ma,Cedric
A1 John,T.
A1 Henzinger,A.
A1 Sangiovanni-Vincentelli,Alberto
A1 Sastry,Shankar
T1 EMBEDDED SOFTWARE DESIGN AND SYSTEM INTEGRATION FOR ROTORCRAFT UAV USING PLATFORMS 1

RT Book, Whole
ID 14727
A1 Burch,Jerry,R.
A1 Passerone,Roberto
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 Modeling Techniques in Design-By-Refinement Methodologies

RT Journal Article
ID 3764072
A1 Yevtushenko,Nina
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Petrenko,Alex
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 Solution of Synchronous Language Equations for Logic Synthesis

RT Conference Proceedings
ID 2126607
A1 Yevtushenko,Nina
A1 Villa,Tiziano
A1 Brayton,Robert,K.
A1 Petrenko,Alex
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 Sequential Synthesis by Language Equation Solving

RT Journal Article
ID 4579669
A1 Carloni,Luca,P.
A1 Bernardinis,Fernando,De
A1 Pinello,Claudio
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Sgroi,Marco
T1 Platform-Based Design for Embedded Systems

RT Book, Whole
ID 2049697
A1 Sangiovanni-Vincentelli,A.
T1 Embedded system design and hybrid systems

RT Book, Whole
ID 110977
A1 Khatri,S.,P.
A1 Yovine,S.
A1 Brayton,R.,K.
A1 Sangiovanni-Vincentelli,A.
T1 A Timed Automaton-Based Method for Accurate Computation of Circuit Delay in the Presence of Cross-Talk

RT Journal Article
ID 12899473
A1 Koushanfar,Farinaz
A1 Potkonjak,Miodrag
A1 Sangiovanni-Vincentelli,Alberto
T1 FAULT TOLERANCE IN WIRELESS SENSOR NETWORKS

RT Journal Article
ID 2013675
A1 Lee,Edward,A.
A1 Sangiovanni-Vincentelli,Alberto
T1 THE TAGGED SIGNAL MODEL A PRELIMINARY VERSION OF A DENOTATIONAL FRAMEWORK FOR COMPARING MODELS OF COMPUTATION

RT Journal Article
ID 5596872
A1 Burch,Jerry,R.
A1 Passerone,Roberto
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 Notes on Agent Algebras

RT Journal Article
ID 10370605
A1 Villa,Tiziano
A1 Wong-Toit,Howard
A1 Balluchi,Andrea
A1 Preufiigfl,Jorg
A1 Sangiovanni-Vincentelli,Alberto,L.
A1 Watanabef,Yosinori
T1 Formal Verification of an Automotive Engine Controller Cutoff Mode

RT Journal Article
ID 12766765
A1 Vincentelli,Alberto,Sangiovanni
T1 Platform-based Design

RT Journal Article
ID 11992729
A1 Balluchi,Andrea
A1 Benvenuti,Luca
A1 Benedetto,Maria,D.,Di
A1 Villa,Tiziano
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 IDLE SPEED CONTROL - A BENCHMARK FOR HYBRID SYSTEM RESEARCH 1

RT Conference Proceedings
ID 2868398
A1 Villa,Nina,YevtushenkoTiziano
A1 Brayton,Robert,K.
A1 Petrenko,Alex
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 Compositionally Progressive Solutions of Synchronous Language Equations

RT Journal Article
ID 12744546
A1 Amira,Arnon
A1 Zimet,Lior
A1 Sangiovanni-Vincentelli,Alberto
A1 Kao,Sean
T1 An embedded system for an eye-detection sensor

RT Journal Article
ID 2646177
A1 Meyerowitz,Trevor
A1 Sangiovanni-Vincentelli,Alberto
T1 A Visual Language for Describing Instruction Sets and Generating Decoders

RT Journal Article
ID 10865268
A1 Carloni,Luca,P.
A1 McMillan,Kenneth,L.
A1 Saldanha,Alexander
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 LATENCY INSENSITIVE DESIGN

RT Journal Article
ID 6950964
A1 Oliveira,Arlindo,L.
A1 Sangiovanni-Vincentelli,Alberto
T1 Inferring Reduced Ordered Decision Graphs of Minimal Description Length

RT Conference Proceedings
ID 6971695
A1 Nuzzo,P.
A1 Bernardinis,F.,De
A1 Terreni,P.
A1 Vincentelli,A.,Sangiovanni
T1 Enriching an Analog Platform for Analog-to-Digital Converter Design

RT Book, Whole
ID 48820951
A1 Balarin,Felice
A1 Chiodo,Massimiliano
A1 Giusto,Paolo
A1 Hsieh,Harry
A1 Jurecska,Attila
A1 Lavagno,Luciano
A1 Passerone,Claudio
A1 Sangiovanni-Vincentelli,Alberto
A1 Sentovich,Ellen
A1 Suzuki,Kei
A1 Tabbara,Bassam
T1 Synthesis

RT Journal Article
ID 4682415
A1 Casagrande,Alberto
A1 Balluchi,Andrea
A1 Benvenuti,L,uca
A1 Villa,Tiziano
A1 Sangiovanni-Vincentelli,Alberto
T1 A New Algorithm for Reachability Analysis of Hybrid Automata

RT Journal Article
ID 4555993
A1 Balluchi,Andrea
A1 Benvenuti,L,uca
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 Discrete and continuous structural properties for observability

RT Journal Article
ID 4491557
A1 Wang,Guoqiang
A1 Mishchenko,Alan
A1 Brayton,Robert
A1 Sangiovanni-Vincentelli,Alberto
T1 Synthesizing FSMs According to Co -Büchi Properties

RT Journal Article
ID 4625432
A1 Aziz,Adnan
A1 Balarin,Felice
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto
T1 Synthesizing Interacting Finite State Machines

RT Journal Article
ID 6968879
A1 Balluchi,Andrea
A1 Benedetto,Maria,D.,Di
A1 Ferrari,Alberto
A1 Gaviani,Giovanni
A1 Girasole,Giovanni
A1 Grossi,Claudio
A1 Nesci,Walter
A1 Pennese,Michele
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 DESIGN OF A MOTORCYCLE ENGINE CONTROL UNIT USING AN INTEGRATED CONTROL-IMPLEMENTATION APPROACH

RT Journal Article
ID 4554432
A1 Brunel,Jean-Yves
A1 Damm,Werner
A1 Ferrari,Alberto
A1 Freund,Ulrich
A1 Josko,Bernhard
A1 Kowalewski,Stefan
A1 Sangiovanni-Vincentelli,Alberto
A1 Torngren,Martin
A1 Thurner,Thomas
A1 Hasseln,Hermann,von
T1 THE FUTURE DESIGN SCENARIO AND THE SEA INITIATIVE

RT Journal Article
ID 4941329
A1 Natale,Marco,Di
A1 Benveniste,Albert
A1 Caspi,Paul
A1 Pinello,Claudio
A1 Vincentelli,Alberto,Sangiovanni
A1 Tripakis,Stavros
T1 Applying LTTA to guarantee flow of data requirements in distr ibuted systems using Controller Area Networks

RT Book, Whole
ID 5703533
A1 Ames,Aaron,D.
A1 Sangiovanni-Vincentelli,Alberto
A1 Sastry,Shankar
T1 Homogeneous Semantics Preserving Deployments of Heterogeneous Networks of Embedded Systems

RT Journal Article
ID 12904341
A1 Sangiovanni-Vincentelli,A.
A1 Meyerowitz,T.
A1 Kishinevsky,M.
A1 Kam,T.
A1 Lavagno,L.
T1 Modeling Microarchitectural Performance using YAPI and Metropolis: An ARM Case Study

RT Journal Article
ID 10812552
A1 Davare,Abhijit
A1 Chong,Jike
A1 Zhu,Qi
A1 Densmore,Douglas,Michael
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 Classification, Customization, and Characterization: Using MILP for Task Allocation and Scheduling

RT Book, Whole
ID 47777607
A1 Densmore,Douglas
A1 Donlin,Adam
A1 Sangiovanni-Vincentelli,Alberto
T1 Programmable Platform Characterization for System Level Performance Analysis

RT Journal Article
ID 11704164
A1 Broucke,Mireille
A1 Benedettozy,Maria,Domenica,Di
A1 Sangiovanni-Vincentelli,Alberto
T1 Optimal Control Using Bisimulations
JF Siam Journal on Control and Optimization

RT Journal Article
ID 4614223
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto
A1 Aziz,Adnan
A1 Cheng,Szu-Tsung
A1 Edwards,Stephen
A1 Khatri,Sunil
A1 Kukimoto,Yuji
A1 Qadeer,Shaz
A1 Ranjan,Rajeev,K.
A1 Shiple,Thomas,R.
A1 Swamy,Gitanjali
A1 Villa,Tiziano
A1 Hachtel,Gary,D.
A1 Somenzi,Fabio
A1 Pardo,Abelardo
T1 Conference on Computer-Aided Verification - 96

RT Journal Article
ID 4487062
A1 Kundert,Kenneth,S.
A1 Sangiovanni-Vincentelli,Alberto
T1 NONLINEAR CIRCUIT SIMULATION IN THE FREQUENCY-DOMAIN

RT Book, Whole
ID 48818534
A1 Balarin,Felice
A1 Chiodo,Massimiliano
A1 Giusto,Paolo
A1 Hsieh,Harry
A1 Jurecska,Attila
A1 Lavagno,Luciano
A1 Passerone,Claudio
A1 Sangiovanni-Vincentelli,Alberto
A1 Sentovich,Ellen
A1 Suzuki,Kei
A1 Tabbara,Bassam
T1 Interfacing to External Hardware and Software

RT Book, Whole
ID 48846054
A1 Balarin,Felice
A1 Chiodo,Massimiliano
A1 Giusto,Paolo
A1 Hsieh,Harry
A1 Jurecska,Attila
A1 Lavagno,Luciano
A1 Passerone,Claudio
A1 Sangiovanni-Vincentelli,Alberto
A1 Sentovich,Ellen
A1 Suzuki,Kei
A1 Tabbara,Bassam
T1 Design Examples

RT Book, Whole
ID 48848955
A1 Balarin,Felice
A1 Chiodo,Massimiliano
A1 Giusto,Paolo
A1 Hsieh,Harry
A1 Jurecska,Attila
A1 Lavagno,Luciano
A1 Passerone,Claudio
A1 Sangiovanni-Vincentelli,Alberto
A1 Sentovich,Ellen
A1 Suzuki,Kei
A1 Tabbara,Bassam
T1 Interface Synthesis and the Real-Time Operating System

RT Book, Whole
ID 48853951
A1 Balarin,Felice
A1 Chiodo,Massimiliano
A1 Giusto,Paolo
A1 Hsieh,Harry
A1 Jurecska,Attila
A1 Lavagno,Luciano
A1 Passerone,Claudio
A1 Sangiovanni-Vincentelli,Alberto
A1 Sentovich,Ellen
A1 Suzuki,Kei
A1 Tabbara,Bassam
T1 Conclusions and Future Work

RT Book, Whole
ID 48857063
A1 Balarin,Felice
A1 Chiodo,Massimiliano
A1 Giusto,Paolo
A1 Hsieh,Harry
A1 Jurecska,Attila
A1 Lavagno,Luciano
A1 Passerone,Claudio
A1 Sangiovanni-Vincentelli,Alberto
A1 Sentovich,Ellen
A1 Suzuki,Kei
A1 Tabbara,Bassam
T1 Verification

RT Book, Whole
ID 48861752
A1 Balarin,Felice
A1 Chiodo,Massimiliano
A1 Giusto,Paolo
A1 Hsieh,Harry
A1 Jurecska,Attila
A1 Lavagno,Luciano
A1 Passerone,Claudio
A1 Sangiovanni-Vincentelli,Alberto
A1 Sentovich,Ellen
A1 Suzuki,Kei
A1 Tabbara,Bassam
T1 Models and Representations

RT Journal Article
ID 12997194
A1 Carloni,Luca,P.
A1 McMillan,Kenneth,L.
A1 Saldanha,Alexander
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 for Correct-by-Const ruction Latency Insensitive Design

RT Journal Article
ID 10195431
A1 Otis,B.
A1 Gambini,S.
A1 Shah,R.
A1 Steingart,D.
A1 Quevy,E.
A1 Rabaey,J.
A1 Sangiovanni-Vincentelli,A.
A1 Wright,P.
T1 SPECIAL SECTION ON ADVANCES IN ELECTRONICS SYSTEMS SIMULATION Modelling and simulation techniques for highly integrated, low-power wireless sensor networks

RT Journal Article
ID 10570195
A1 Balluchi,Andrea
A1 Berardiz,Luca
A1 Benedettoz,Maria,Domenica,Di
A1 Ferrari,Alberto
A1 Girasolez,Giovanni
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 Integrated Control-Implementation Design1

RT Journal Article
ID 12866125
A1 Densmore,Douglas,Michael
A1 Sangiovanni-Vincentelli,Alberto
A1 Rabaey,Jan
A1 Wawrzynek,John
A1 Laude,Cum
T1 Platform Based Reconfigurable Architecture Exploration via Boolean Constraints

RT Journal Article
ID 10278283
A1 Rabaey,Jan,M.
A1 Bernardinis,Fernando,De
A1 Niknejad,Ali,M.
A1 Nikolic,Borivoje
A1 Sangiovanni-Vincentelli,Alberto
T1 Embedding Mixed-Signal Design in Systems-on-Chip Innovative approaches and new design methodologies are needed to integrate digital, analog and RF components in CMOS systems-on-a-chip smaller than 100 nm

RT Journal Article
ID 209192
A1 Lam,William,K.,C.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 A Real-time Decision Diagram for Timing Analysis and Synthesis

RT Journal Article
ID 5355385
A1 Sgroi,Marco
A1 Lavagnot,Luciano
A1 Watanabet,Yosinori
A1 Sangiovanni-Vincentelli,Alberto
T1 Synthesis of Embedded Software Using Free-Choice Petri Nets

RT Journal Article
ID 29755
A1 Koushanfar,Farinaz
A1 Slijepcevic,Sasha
A1 Potkonjak,Miodrag
A1 Sangiovanni-Vincentelli,Alberto
T1 ERROR-TOLERANT MULTI-MODAL SENSOR FUSION (SHORT PAPER)

RT Journal Article
ID 6971652
A1 Baleani,Massimo
A1 Conti,Massimo
A1 Ferrari,Alberto
A1 Sangiovanni-Vincentelli,Alberto
A1 EEIG,PARADES
T1 HW/SW Codesign of a Multiple Injection Driver Automotive Subsystem Using a Configurable System-on-Chip

RT Journal Article
ID 5821557
A1 Burch,Jerry,R.
A1 Passerone,Roberto
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 Modeling Techniques in Design-by-Refinement Methodologies (Extended Abstract)

RT Journal Article
ID 12311566
A1 Chen,David
A1 Wu,James
A1 Rabaey,Jan
A1 Sangiovanni-Vincentelli,Alberto
T1 Ultra-Low Power Transmitter for Smart Tires

RT Journal Article
ID 5419886
A1 Balluchi,Andrea
A1 Benvenuti,Luca
A1 Lemma,Claudio
A1 Murrieri,Pierpaolo
A1 Vincentelli,Alberto,L.,Sangiovanni
T1 Idle-speed control: a Benchmark Problem in Automotive Applications

RT Journal Article
ID 5586170
A1 Sheng,Henry
A1 Guenieri,Roberto
A1 Sangiovanni-Vincentelli,Alberto
T1 Massively Parallel Computation for Three-Dimensional Monte Carlo Semiconductor Device Simulation

RT Journal Article
ID 5349935
A1 Tripakis,Stavros
A1 Caspi,Paul
A1 Sangiovanni-Vincentelli,Alberto
T1 Correct and Ecient Implementations of Synchronous Models on Asynchronous Execution Platforms

RT Journal Article
ID 3733114
A1 Wang,Guoqiang
A1 Mishchenko,Alan
A1 Brayton,Robert
A1 Sangiovanni-Vincentelli,Alberto
T1 Sequential Synthesis with Co-Büchi Specifications

RT Journal Article
ID 6207659
A1 Balluchi,Andrea
A1 Natale,Federico,Di
A1 Sangiovanni-Vincentelli,Alberto
A1 Schuppen,Jan,H.,van
T1 Control Synthesis for Idle Speed Control of a Car Engine

RT Journal Article
ID 12146655
A1 Broucke,Mireille
A1 Benedettozy,Maria,Domenica,Di
A1 Sangiovanni-Vincentelli,Alberto
T1 Theory of optimal control using bisimulations

RT Journal Article
ID 10445962
A1 Balluchit,A.
A1 Di,M.
A1 Pinellot,C.
A1 Sangiovanni-Vincentelli,A.
T1 A Hybrid Approach to the Fast Positive Force Transient Tracking Problem in Automotive Engine Controll

RT Journal Article
ID 4648552
A1 Khatri,Sunil,P.
A1 Brayton,Robert,K.
A1 Sangiovanni-Vincentelli,Alberto
T1 Multi-Valued Network Simplification using Redundancy Removal

RT Journal Article
ID 12872966
A1 Carloni,Luca
A1 Benedetto,Maria,D.,Di
A1 Pinto,Alessandro
A1 Sangiovanni-Vincentelli,Alberto
T1 Modeling Techniques, Programming Languages, Design Toolsets and Interchange Formats for Hybrid Systems

RT Book, Whole
ID 47768148
A1 Fouquet,O.
A1 Vincentelli,A.
T1 Implantation d’une ECMO, voies d’abord et techniques chirurgicales

RT Journal Article
ID 322463
A1 Hanxleden,Reinhard,von
A1 Lavagno,Luciano
A1 Sangiovanni-Vincentelli,Alberto
T1 Co-Design of a Fault-Tolerant Communication Protocol—A Case Study

RT Journal Article
ID 4608709
A1 Lavagno,Luciano
A1 Cortadella,Jordi
A1 Sangiovanni-Vincentelli,Alberto
T1 Embedded code optimization via common control structure detection

RT Journal Article
ID 10870998
A1 Pinto,Alessandro
A1 Carloni,Luca
A1 Sangiovanni-Vincentelli,Alberto,L.
T1 Synthesis of Low Power NOC Topologies under Bandwidth Constraints

RT Journal Article
ID 4647969
A1 Lajolo,Marcello
A1 Lavagno,Luciano
A1 Sangiovanni-Vincentelli,Alberto
T1 A Parameter-based Mapping Scheme for Behavior/Architecture Co-Design

RT Book, Whole
ID 48825315
A1 Demir,Alper
A1 Sangiovanni-Vincentelli,Alberto
T1 Mathematical Background

RT Book, Whole
ID 48826327
A1 Demir,Alper
A1 Sangiovanni-Vincentelli,Alberto
T1 Time-Domain Non-Monte Carlo Noise Simulation

RT Book, Whole
ID 48829823
A1 Demir,Alper
A1 Sangiovanni-Vincentelli,Alberto
T1 Noise Models

RT Book, Whole
ID 48834095
A1 Demir,Alper
A1 Sangiovanni-Vincentelli,Alberto
T1 Overview of Noise Simulation for Nonlinear Electronic Circuits

RT Book, Whole
ID 48838014
A1 Demir,Alper
A1 Sangiovanni-Vincentelli,Alberto
T1 Conclusions and Future Work

RT Book, Whole
ID 48850388
A1 Demir,Alper
A1 Sangiovanni-Vincentelli,Alberto
T1 Noise in Free Running Oscillators

RT Book, Whole
ID 48850845
A1 Demir,Alper
A1 Sangiovanni-Vincentelli,Alberto
T1 Behavioral Modeling and Simulation of Phase-Locked Loops

RT Journal Article
ID 4607602
A1 Oliveira,Arlindo,L.
A1 Sangiovanni-Vincentelli,Alberto
T1 Empirical Learning of Boolean Functions Using Two-Level Logic Synthesis

RT Journal Article
ID 4643544
A1 Oliveira,Arlindo,L.
A1 Sangiovanni-Vincentelli,Alberto
T1 What Can Boolean Networks Learn ?

RT Journal Article
ID 4650256
A1 Carloni,Luca
A1 Sangiovanni-Vincentelli,Alberto
T1 Paul's Example and Latency-Insensitive Design

RT Journal Article
ID 12146605
A1 Sangiovanni-Vincentelliy,Alberto,L.
T1 Composition Operators in Language Equations

RT Journal Article
ID 12892743
A1 Sangiovanni-Vincentelli,A.
T1 Modeling Microarchitectural Performance using Metropolis: Final Project Report
