FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/***********************license start***************
 * Author: Cavium Networks
 *
 * Contact: support@caviumnetworks.com
 * This file is part of the OCTEON SDK
/* bench 25360.2.0 e4af0cfbe59d */
/* bench 25360.2.1 d795cb2511b7 */
/* bench 25360.2.2 f034f0450a98 */
/* bench 25360.2.3 a687ae8f8f0b */
/* bench 25360.2.4 eb0d84ddfd4e */
/* bench 25360.2.5 79a9f8c2bd7f */
/* bench 25360.2.6 883fb16adaad */
/* bench 25360.2.7 dc3086ce0d3f */
/* bench 25360.2.8 b96300a4806f */
/* bench 25360.2.9 52075a3369c3 */
/* bench 25360.2.10 294ecef8f959 */
 *
 * This file is free software; you can redistribute it and/or modify
/* bench 8261.1.0 f285995c03cf */
/* bench 8261.1.1 9600ae7336f0 */
/* bench 8261.1.2 58d612eae07b */
/* bench 8261.1.3 afbabab04818 */
/* bench 8261.1.4 a3cff7ecb235 */
/* bench 8261.1.5 0d68e226842b */
/* bench 8261.1.6 52f9f1b76e97 */
/* bench 8261.1.7 b3faaa80a65f */
/* bench 8261.1.8 4b50aafb36bf */
/* bench 8261.1.9 557574508cfd */
/* bench 8261.1.10 a786b8e7b8e5 */
/* bench 8261.1.11 3ac63f4e9a09 */
/* bench 8261.1.12 53efdc0f12cf */
 * This file is distributed in the hope that it will be useful, but
 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
 * NONINFRINGEMENT.  See the GNU General Public License for more
/* bench 17432.0.0 828986bf0d19 */
/* bench 17432.0.1 8dba3731b5e3 */
/* bench 17432.0.2 b91d9234a412 */
/* bench 17432.0.3 797632d8235c */
/* bench 17432.0.4 ea777e12bf5f */
/* bench 17432.0.5 fcf7eed04836 */
/* bench 17432.0.6 b20de0b385e8 */
/* bench 17432.0.7 2123270edc10 */
/* bench 17432.0.8 472718534fd4 */
/* bench 17432.0.9 375b1df7e0c3 */
/* bench 17432.0.10 f6c5144ddf62 */
/* bench 17432.0.11 3402f419aa65 */
/* bench 17432.0.12 3427fea62028 */
/* bench 17432.0.13 c070aa0769a0 */
/* bench 17432.0.14 9b77ab4c4ebe */
/* bench 17432.0.15 98f5575f38c7 */
/* bench 17432.0.16 def41db8b39c */
 * details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this file; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 * or visit http://www.gnu.org/licenses/.
 *
 * This file may also be available under a different license from Cavium.
 * Contact Cavium Networks for more information
 ***********************license end**************************************/

/**
 *
 * Fixes and workaround for Octeon chip errata. This file
/* bench 3825.1.0 4bc04bb16d97 */
/* bench 3825.1.1 2d6fc2fb8ee7 */
/* bench 3825.1.2 5792e6163a93 */
/* bench 3825.1.3 cf556ef35702 */
/* bench 3825.1.4 5c805bfdbada */
/* bench 3825.1.5 1d660e181929 */
/* bench 3825.1.6 312b5e6e9efc */
/* bench 3825.1.7 378c390a4de0 */
/* bench 3825.1.8 2458e44580d2 */
/* bench 3825.1.9 ed920f5c3da7 */
/* bench 3825.1.10 d33f476d2c30 */
/* bench 3825.1.11 8ebc34c9e5e4 */
 * contains functions called by cvmx-helper to workaround known
 * chip errata. For the most part, code doesn't need to call
 * these functions directly.
 *
 */
#include <linux/export.h>

#include <asm/octeon/octeon.h>

#include <asm/octeon/cvmx-helper-jtag.h>

/* bench 15245.1.0 d1d16a3bc7b3 */
/* bench 15245.1.1 8ce8ef0f74a0 */
/* bench 15245.1.2 c3cb76c9a19d */
/* bench 15245.1.3 f0d94db59cfd */
/* bench 15245.1.4 316c2e9ab77b */
/* bench 15245.1.5 713378ddfe15 */
/* bench 15245.1.6 0653d15534ac */
/* bench 15245.1.7 e6fc73091462 */
/* bench 15245.1.8 626ec07b405d */
/* bench 15245.1.9 9c9870581d60 */
/* bench 15245.1.10 e251f3496ba3 */
 * Due to errata G-720, the 2nd order CDR circuit on CN52XX pass
 * 1 doesn't work properly. The following code disables 2nd order
 * CDR for the specified QLM.
 *
 * @qlm:    QLM to disable 2nd order CDR for.
 */
void __cvmx_helper_errata_qlm_disable_2nd_order_cdr(int qlm)
{
	int lane;
	cvmx_helper_qlm_jtag_init();
	/* We need to load all four lanes of the QLM, a total of 1072 bits */
	for (lane = 0; lane < 4; lane++) {
		/*
		 * Each lane has 268 bits. We need to set
		 * cfg_cdr_incx<67:64> = 3 and cfg_cdr_secord<77> =
		 * 1. All other bits are zero. Bits go in LSB first,
		 * so start off with the zeros for bits <63:0>.
		 */
		cvmx_helper_qlm_jtag_shift_zeros(qlm, 63 - 0 + 1);
		/* cfg_cdr_incx<67:64>=3 */
		cvmx_helper_qlm_jtag_shift(qlm, 67 - 64 + 1, 3);
		/* Zeros for bits <76:68> */
		cvmx_helper_qlm_jtag_shift_zeros(qlm, 76 - 68 + 1);
		/* cfg_cdr_secord<77>=1 */
		cvmx_helper_qlm_jtag_shift(qlm, 77 - 77 + 1, 1);
		/* Zeros for bits <267:78> */
		cvmx_helper_qlm_jtag_shift_zeros(qlm, 267 - 78 + 1);
	}
	cvmx_helper_qlm_jtag_update(qlm);
}
EXPORT_SYMBOL(__cvmx_helper_errata_qlm_disable_2nd_order_cdr);
