// Seed: 67924840
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2
);
  final begin
    id_2 = 1 == id_0;
  end
endmodule
macromodule module_1 (
    output tri id_0,
    output tri0 id_1,
    output tri id_2,
    output tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    output tri0 id_6,
    output wire id_7,
    output uwire id_8,
    output wor id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    output tri1 id_14,
    output tri0 id_15,
    input wor id_16,
    input uwire id_17,
    input supply1 id_18,
    input tri0 id_19,
    input wire id_20,
    inout wor id_21,
    input wire id_22
);
  wire id_24;
  module_0(
      id_22, id_18, id_2
  );
endmodule
