Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Q18\Projects\DE0_NANO_SOC_GHRD_msgdma_sdram\soc_system.qsys --block-symbol-file --output-directory=D:\Q18\Projects\DE0_NANO_SOC_GHRD_msgdma_sdram\soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system.qsys
Progress: Reading input file
Progress: Adding MemoryDMA [altera_avalon_sgdma 18.0]
Progress: Parameterizing module MemoryDMA
Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.0]
Progress: Parameterizing module alt_vip_cl_vfb_0
Progress: Adding button_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_50 [clock_source 18.0]
Progress: Parameterizing module clk_50
Progress: Adding dipsw_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding dma_0 [altera_avalon_dma 18.0]
Progress: Parameterizing module dma_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module hps_only_master
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module led_pio
Progress: Adding mipi_pwdn_n [altera_avalon_pio 18.0]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 18.0]
Progress: Parameterizing module mipi_reset_n
Progress: Adding msgdma_0 [altera_msgdma 18.0]
Progress: Parameterizing module msgdma_0
Progress: Adding onchip [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 18.0]
Progress: Parameterizing module pll_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.0]
Progress: Parameterizing module sdram
Progress: Adding signaltap_ii_logic_analyzer_0 [altera_signaltap_ii_logic_analyzer 18.0]
Progress: Parameterizing module signaltap_ii_logic_analyzer_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.0]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 2701 kB (0xf0000000 to 0xf02a3030)
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.msgdma_0: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: soc_system.msgdma_0.write_mstr_internal: You have selected a length width that spans a larger transfer size than is addressable by the master port.  Reducing the length width will improve the Fmax of this component.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.TERASIC_AUTO_FOCUS_0.dout/msgdma_0.st_sink: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: soc_system.TERASIC_AUTO_FOCUS_0.dout/msgdma_0.st_sink: The source data signal is 24 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Q18\Projects\DE0_NANO_SOC_GHRD_msgdma_sdram\soc_system.qsys --synthesis=VERILOG --output-directory=D:\Q18\Projects\DE0_NANO_SOC_GHRD_msgdma_sdram\soc_system\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system.qsys
Progress: Reading input file
Progress: Adding MemoryDMA [altera_avalon_sgdma 18.0]
Progress: Parameterizing module MemoryDMA
Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.0]
Progress: Parameterizing module alt_vip_cl_vfb_0
Progress: Adding button_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_50 [clock_source 18.0]
Progress: Parameterizing module clk_50
Progress: Adding dipsw_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding dma_0 [altera_avalon_dma 18.0]
Progress: Parameterizing module dma_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module hps_only_master
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module led_pio
Progress: Adding mipi_pwdn_n [altera_avalon_pio 18.0]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 18.0]
Progress: Parameterizing module mipi_reset_n
Progress: Adding msgdma_0 [altera_msgdma 18.0]
Progress: Parameterizing module msgdma_0
Progress: Adding onchip [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 18.0]
Progress: Parameterizing module pll_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.0]
Progress: Parameterizing module sdram
Progress: Adding signaltap_ii_logic_analyzer_0 [altera_signaltap_ii_logic_analyzer 18.0]
Progress: Parameterizing module signaltap_ii_logic_analyzer_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.0]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 2701 kB (0xf0000000 to 0xf02a3030)
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.msgdma_0: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: soc_system.msgdma_0.write_mstr_internal: You have selected a length width that spans a larger transfer size than is addressable by the master port.  Reducing the length width will improve the Fmax of this component.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.TERASIC_AUTO_FOCUS_0.dout/msgdma_0.st_sink: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: soc_system.TERASIC_AUTO_FOCUS_0.dout/msgdma_0.st_sink: The source data signal is 24 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_003.src7 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux_003.src8 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux_003.src10 and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between cmd_demux_003.src14 and cmd_mux_016.sink0
Info: Inserting clock-crossing logic between cmd_demux_004.src7 and cmd_mux_009.sink1
Info: Inserting clock-crossing logic between cmd_demux_004.src8 and cmd_mux_010.sink1
Info: Inserting clock-crossing logic between cmd_demux_004.src10 and cmd_mux_012.sink1
Info: Inserting clock-crossing logic between cmd_demux_004.src14 and cmd_mux_016.sink1
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux_003.sink7
Info: Inserting clock-crossing logic between rsp_demux_009.src1 and rsp_mux_004.sink7
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux_003.sink8
Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_004.sink8
Info: Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux_003.sink10
Info: Inserting clock-crossing logic between rsp_demux_012.src1 and rsp_mux_004.sink10
Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux_003.sink14
Info: Inserting clock-crossing logic between rsp_demux_016.src1 and rsp_mux_004.sink14
Info: Inserting clock-crossing logic between hps_0_h2f_lw_axi_master_wr_to_msgdma_0_descriptor_slave_cmd_width_adapter.src and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between hps_0_h2f_lw_axi_master_rd_to_msgdma_0_descriptor_slave_cmd_width_adapter.src and cmd_mux_011.sink1
Info: Inserting clock-crossing logic between msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter.src and rsp_mux_003.sink9
Info: Inserting clock-crossing logic between msgdma_0_descriptor_slave_to_hps_0_h2f_lw_axi_master_rd_rsp_width_adapter.src and rsp_mux_004.sink9
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: TERASIC_AUTO_FOCUS_0: "soc_system" instantiated TERASIC_AUTO_FOCUS "TERASIC_AUTO_FOCUS_0"
Info: TERASIC_CAMERA_0: "soc_system" instantiated TERASIC_CAMERA "TERASIC_CAMERA_0"
Info: alt_vip_cl_vfb_0: "soc_system" instantiated alt_vip_cl_vfb "alt_vip_cl_vfb_0"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec D:/q18/18/quartus/bin64/perl/bin/perl.exe -I D:/q18/18/quartus/bin64/perl/lib -I D:/q18/18/quartus/sopc_builder/bin/europa -I D:/q18/18/quartus/sopc_builder/bin/perl_lib -I D:/q18/18/quartus/sopc_builder/bin -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/common -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0200_button_pio_gen/ --quartus_dir=D:/q18/18/quartus --verilog --config=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0200_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec D:/q18/18/quartus/bin64/perl/bin/perl.exe -I D:/q18/18/quartus/bin64/perl/lib -I D:/q18/18/quartus/sopc_builder/bin/europa -I D:/q18/18/quartus/sopc_builder/bin/perl_lib -I D:/q18/18/quartus/sopc_builder/bin -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/common -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0201_dipsw_pio_gen/ --quartus_dir=D:/q18/18/quartus --verilog --config=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0201_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: dma_0: softresetEnable = 1
Info: dma_0: Starting RTL generation for module 'soc_system_dma_0'
Info: dma_0:   Generation command is [exec D:/Q18/18/quartus/bin64//perl/bin/perl.exe -I D:/Q18/18/quartus/bin64//perl/lib -I D:/q18/18/quartus/sopc_builder/bin/europa -I D:/q18/18/quartus/sopc_builder/bin/perl_lib -I D:/q18/18/quartus/sopc_builder/bin -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/common -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_0 --dir=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0202_dma_0_gen/ --quartus_dir=D:/q18/18/quartus --verilog --config=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0202_dma_0_gen//soc_system_dma_0_component_configuration.pl  --do_build_sim=0  ]
Info: dma_0: # 2018.07.09 17:10:54 (*)   soc_system_dma_0: allowing these transactions: word, hw, byte_access
Info: dma_0: Done RTL generation for module 'soc_system_dma_0'
Info: dma_0: "soc_system" instantiated altera_avalon_dma "dma_0"
Info: fpga_only_master: "soc_system" instantiated altera_jtag_avalon_master "fpga_only_master"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: i2c_opencores_camera: "soc_system" instantiated i2c_opencores "i2c_opencores_camera"
Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/q18/18/quartus/bin64/perl/bin/perl.exe -I D:/q18/18/quartus/bin64/perl/lib -I D:/q18/18/quartus/sopc_builder/bin/europa -I D:/q18/18/quartus/sopc_builder/bin/perl_lib -I D:/q18/18/quartus/sopc_builder/bin -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/common -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0205_jtag_uart_gen/ --quartus_dir=D:/q18/18/quartus --verilog --config=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0205_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec D:/q18/18/quartus/bin64/perl/bin/perl.exe -I D:/q18/18/quartus/bin64/perl/lib -I D:/q18/18/quartus/sopc_builder/bin/europa -I D:/q18/18/quartus/sopc_builder/bin/perl_lib -I D:/q18/18/quartus/sopc_builder/bin -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/common -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0206_led_pio_gen/ --quartus_dir=D:/q18/18/quartus --verilog --config=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0206_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: mipi_pwdn_n: Starting RTL generation for module 'soc_system_mipi_pwdn_n'
Info: mipi_pwdn_n:   Generation command is [exec D:/q18/18/quartus/bin64/perl/bin/perl.exe -I D:/q18/18/quartus/bin64/perl/lib -I D:/q18/18/quartus/sopc_builder/bin/europa -I D:/q18/18/quartus/sopc_builder/bin/perl_lib -I D:/q18/18/quartus/sopc_builder/bin -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/common -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_mipi_pwdn_n --dir=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0207_mipi_pwdn_n_gen/ --quartus_dir=D:/q18/18/quartus --verilog --config=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0207_mipi_pwdn_n_gen//soc_system_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  ]
Info: mipi_pwdn_n: Done RTL generation for module 'soc_system_mipi_pwdn_n'
Info: mipi_pwdn_n: "soc_system" instantiated altera_avalon_pio "mipi_pwdn_n"
Info: msgdma_0: "soc_system" instantiated altera_msgdma "msgdma_0"
Info: onchip: Starting RTL generation for module 'soc_system_onchip'
Info: onchip:   Generation command is [exec D:/q18/18/quartus/bin64/perl/bin/perl.exe -I D:/q18/18/quartus/bin64/perl/lib -I D:/q18/18/quartus/sopc_builder/bin/europa -I D:/q18/18/quartus/sopc_builder/bin/perl_lib -I D:/q18/18/quartus/sopc_builder/bin -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/common -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip --dir=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0208_onchip_gen/ --quartus_dir=D:/q18/18/quartus --verilog --config=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0208_onchip_gen//soc_system_onchip_component_configuration.pl  --do_build_sim=0  ]
Info: onchip: Done RTL generation for module 'soc_system_onchip'
Info: onchip: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/q18/18/quartus/bin64/perl/bin/perl.exe -I D:/q18/18/quartus/bin64/perl/lib -I D:/q18/18/quartus/sopc_builder/bin/europa -I D:/q18/18/quartus/sopc_builder/bin/perl_lib -I D:/q18/18/quartus/sopc_builder/bin -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/common -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0209_onchip_memory2_0_gen/ --quartus_dir=D:/q18/18/quartus --verilog --config=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0209_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'soc_system_timer'
Info: timer:   Generation command is [exec D:/Q18/18/quartus/bin64//perl/bin/perl.exe -I D:/Q18/18/quartus/bin64//perl/lib -I D:/q18/18/quartus/sopc_builder/bin/europa -I D:/q18/18/quartus/sopc_builder/bin/perl_lib -I D:/q18/18/quartus/sopc_builder/bin -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/common -I D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/q18/18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_system_timer --dir=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0212_timer_gen/ --quartus_dir=D:/q18/18/quartus --verilog --config=C:/Users/KY/AppData/Local/Temp/alt7721_7633299169881024517.dir/0212_timer_gen//soc_system_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'soc_system_timer'
Info: timer: "soc_system" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: avalon_st_adapter: "soc_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: video_in: "alt_vip_cl_vfb_0" instantiated alt_vip_video_input_bridge "video_in"
Info: wr_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_wr_ctrl "wr_ctrl"
Info: pkt_trans_wr: "alt_vip_cl_vfb_0" instantiated alt_vip_packet_transfer "pkt_trans_wr"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: rd_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_rd_ctrl "rd_ctrl"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: video_out: "alt_vip_cl_vfb_0" instantiated alt_vip_video_output_bridge "video_out"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: sync_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_sync_ctrl "sync_ctrl"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: jtag_phy_embedded_in_jtag_master: "fpga_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "fpga_only_master" instantiated timing_adapter "timing_adt"
Info: fifo: "fpga_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "fpga_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "fpga_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "fpga_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "fpga_only_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "fpga_only_master" instantiated channel_adapter "p2b_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: dispatcher_internal: "msgdma_0" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: write_mstr_internal: "msgdma_0" instantiated dma_write_master "write_mstr_internal"
Info: fpga_only_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fpga_only_master_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: fpga_only_master_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fpga_only_master_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info: router_019: "mm_interconnect_0" instantiated altera_merlin_router "router_019"
Info: router_024: "mm_interconnect_0" instantiated altera_merlin_router "router_024"
Info: fpga_only_master_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "fpga_only_master_master_limiter"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_006"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_011: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_011"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_016: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_016"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_demux_009: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_009"
Info: rsp_demux_011: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_011"
Info: rsp_demux_016: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_016"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_006"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_011: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_011"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: vid_front: "video_in" instantiated alt_vip_video_input_bridge_resp "vid_front"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: vid_back: "video_in" instantiated alt_vip_video_input_bridge_cmd "vid_back"
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/Q18/Projects/DE0_NANO_SOC_GHRD_msgdma_sdram/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_011" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 109 modules, 231 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
