-- CONTADOR 4 BITS COM CONTAGENS DE BITS 1

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

-- ENTITY
entity toplevel is
	port(
		clk	: in std_logic;
		rst	: in std_logic;
		Data	: in std_logic_vector (7 downto 0);	-- Entrada		
		LD 	: in std_logic;
		EN		: in std_logic;
		bits0	: out std_logic_vector (7 downto 0);
		bits1	: out std_logic_vector (7 downto 0)
	);
end entity;

-- ARCHITECTURE
architecture behav of toplevel is

	component count8bits is
		port(
			rst 		: in std_logic;
			clk 		: in std_logic;
			clr 		: in std_logic;
			en 		: in std_logic;
			L 			: in std_logic;
			J 			: in std_logic_vector (7 downto 0);
			updown	: in std_logic;
			Q 			: out std_logic_vector (7 downto 0)
		);
	end component;
	
	component countBits0 is
		port(
			D	: in std_logic_vector (7 downto 0);	-- Entrada
			Q	: out std_logic_vector (7 downto 0)	-- SaÃ­da
		);
	end component;

	component countBits1 is
		port(
			D	: in std_logic_vector (7 downto 0);	-- Entrada
			Q	: out std_logic_vector (7 downto 0)	-- SaÃ­da
		);
	end component;
	
	signal Q_tmp, bits0_s, bits1_s : std_logic_vector (7 downto 0);
	
begin
	
	contador_interno: 
	count8bits port map (
		rst => rst,
		clk => clk,
		clr => '0',
		en => EN,
		L => LD,
		J => Data,
		updown => '0',
		Q => Q_tmp
	);
	
	contador_bits_0:
	countBits0 port map (
		D => Q_tmp,
		Q => bits0_s
	);
	
	contador_bits_1:
	countBits1 port map (
		D => Q_tmp,
		Q => bits1_s
	);

	bits0 <= bits0_s;
	bits1 <= bits1_s;
	
end architecture;
