// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hlsExample_arp_server (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        queryIP_V_V_dout,
        queryIP_V_V_empty_n,
        queryIP_V_V_read,
        returnMAC_V_V_din,
        returnMAC_V_V_full_n,
        returnMAC_V_V_write,
        parser2arp_V_data_V_dout,
        parser2arp_V_data_V_empty_n,
        parser2arp_V_data_V_read,
        parser2arp_V_strb_V_dout,
        parser2arp_V_strb_V_empty_n,
        parser2arp_V_strb_V_read,
        parser2arp_V_user_V_dout,
        parser2arp_V_user_V_empty_n,
        parser2arp_V_user_V_read,
        parser2arp_V_last_V_dout,
        parser2arp_V_last_V_empty_n,
        parser2arp_V_last_V_read,
        mod2merge_V_data_V_0_din,
        mod2merge_V_data_V_0_full_n,
        mod2merge_V_data_V_0_write,
        mod2merge_V_strb_V_0_din,
        mod2merge_V_strb_V_0_full_n,
        mod2merge_V_strb_V_0_write,
        mod2merge_V_user_V_0_din,
        mod2merge_V_user_V_0_full_n,
        mod2merge_V_user_V_0_write,
        mod2merge_V_last_V_0_din,
        mod2merge_V_last_V_0_full_n,
        mod2merge_V_last_V_0_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st3_fsm2_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_ST_st0_fsm2_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv48_0 = 48'b000000000000000000000000000000000000000000000000;
parameter    ap_const_lv16_5 = 16'b101;
parameter    ap_const_lv16_4 = 16'b100;
parameter    ap_const_lv16_2 = 16'b10;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv16_3 = 16'b11;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1010101AB907856 = 64'b100000001000000010000000110101011100100000111100001010110;
parameter    ap_const_lv64_3412010004060008 = 64'b11010000010010000000010000000000000100000001100000000000001000;
parameter    ap_const_lv64_1000608AB907856 = 64'b100000000000001100000100010101011100100000111100001010110;
parameter    ap_const_lv64_3412FFFFFFFFFFFF = 64'b11010000010010111111111111111111111111111111111111111111111111;
parameter    ap_const_lv128_lc_1 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_34120200 = 32'b110100000100100000001000000000;
parameter    ap_const_lv32_AB907856 = 32'b10101011100100000111100001010110;
parameter    ap_const_lv16_3412 = 16'b11010000010010;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv16_100 = 16'b100000000;
parameter    ap_const_lv32_1010101 = 32'b1000000010000000100000001;
parameter    ap_const_lv16_200 = 16'b1000000000;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_EE6B2800 = 32'b11101110011010110010100000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] queryIP_V_V_dout;
input   queryIP_V_V_empty_n;
output   queryIP_V_V_read;
output  [47:0] returnMAC_V_V_din;
input   returnMAC_V_V_full_n;
output   returnMAC_V_V_write;
input  [63:0] parser2arp_V_data_V_dout;
input   parser2arp_V_data_V_empty_n;
output   parser2arp_V_data_V_read;
input  [7:0] parser2arp_V_strb_V_dout;
input   parser2arp_V_strb_V_empty_n;
output   parser2arp_V_strb_V_read;
input  [127:0] parser2arp_V_user_V_dout;
input   parser2arp_V_user_V_empty_n;
output   parser2arp_V_user_V_read;
input  [0:0] parser2arp_V_last_V_dout;
input   parser2arp_V_last_V_empty_n;
output   parser2arp_V_last_V_read;
output  [63:0] mod2merge_V_data_V_0_din;
input   mod2merge_V_data_V_0_full_n;
output   mod2merge_V_data_V_0_write;
output  [7:0] mod2merge_V_strb_V_0_din;
input   mod2merge_V_strb_V_0_full_n;
output   mod2merge_V_strb_V_0_write;
output  [127:0] mod2merge_V_user_V_0_din;
input   mod2merge_V_user_V_0_full_n;
output   mod2merge_V_user_V_0_write;
output  [0:0] mod2merge_V_last_V_0_din;
input   mod2merge_V_last_V_0_full_n;
output   mod2merge_V_last_V_0_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg queryIP_V_V_read;
reg[47:0] returnMAC_V_V_din;
reg returnMAC_V_V_write;
reg[63:0] mod2merge_V_data_V_0_din;
reg[7:0] mod2merge_V_strb_V_0_din;
reg[0:0] mod2merge_V_last_V_0_din;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_26;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_37;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm2 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm2_0;
reg    ap_sig_bdd_45;
wire    parser2arp_V_data_V0_status;
wire   [2:0] arpState_load_load_fu_589_p1;
wire   [0:0] grp_nbreadreq_fu_236_p6;
wire   [0:0] tmp_16_nbreadreq_fu_262_p3;
reg    ap_sig_bdd_78;
wire    mod2merge_V_data_V_01_status;
reg   [2:0] arpState_load_reg_1755;
wire   [2:0] ap_reg_ppstg_arpState_load_reg_1755_pp0_it0;
reg    ap_sig_bdd_90;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_96;
reg   [2:0] ap_reg_ppstg_arpState_load_reg_1755_pp0_it1;
reg   [0:0] tmp_s_reg_1810;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1810_pp0_it1;
reg   [0:0] tmp_19_reg_1896;
reg   [0:0] ap_reg_ppstg_tmp_19_reg_1896_pp0_it1;
reg    ap_sig_bdd_122;
reg    ap_sig_cseq_ST_st3_fsm2_1;
reg    ap_sig_bdd_127;
reg   [2:0] arpState = 3'b000;
reg   [31:0] inputIP_V = 32'b00000000000000000000000000000000;
reg   [15:0] sendCount = 16'b0000000000000000;
reg   [0:0] requestEnabled = 1'b0;
reg   [0:0] arpTable_filterEntries_valid_V = 1'b0;
reg   [31:0] arpTable_filterEntries_ipAddre_7 = 32'b00000000000000000000000000000000;
reg   [0:0] arpTable_filterEntries_valid_V_1 = 1'b0;
reg   [31:0] arpTable_filterEntries_ipAddre_6 = 32'b00000000000000000000000000000000;
reg   [0:0] arpTable_filterEntries_valid_V_2 = 1'b0;
reg   [31:0] arpTable_filterEntries_ipAddre_5 = 32'b00000000000000000000000000000000;
reg   [0:0] arpTable_filterEntries_valid_V_3 = 1'b0;
reg   [31:0] arpTable_filterEntries_ipAddre_4 = 32'b00000000000000000000000000000000;
reg   [0:0] arpTable_filterEntries_valid_V_4 = 1'b0;
reg   [31:0] arpTable_filterEntries_ipAddre_3 = 32'b00000000000000000000000000000000;
reg   [0:0] arpTable_filterEntries_valid_V_5 = 1'b0;
reg   [31:0] arpTable_filterEntries_ipAddre_2 = 32'b00000000000000000000000000000000;
reg   [0:0] arpTable_filterEntries_valid_V_6 = 1'b0;
reg   [31:0] arpTable_filterEntries_ipAddre_1 = 32'b00000000000000000000000000000000;
reg   [0:0] arpTable_filterEntries_valid_V_7 = 1'b0;
reg   [31:0] arpTable_filterEntries_ipAddre = 32'b00000000000000000000000000000000;
reg   [30:0] protoAddrSrc_V = 31'b0000000000000000000000000000000;
reg   [47:0] hwAddrSrc_V = 48'b000000000000000000000000000000000000000000000000;
reg   [47:0] MAC_SRC_V = 48'b000000000000000000000000000000000000000000000000;
reg   [47:0] arpTable_filterEntries_macAddr_7 = 48'b000000000000000000000000000000000000000000000000;
reg   [47:0] arpTable_filterEntries_macAddr_6 = 48'b000000000000000000000000000000000000000000000000;
reg   [47:0] arpTable_filterEntries_macAddr_5 = 48'b000000000000000000000000000000000000000000000000;
reg   [47:0] arpTable_filterEntries_macAddr_4 = 48'b000000000000000000000000000000000000000000000000;
reg   [47:0] arpTable_filterEntries_macAddr_3 = 48'b000000000000000000000000000000000000000000000000;
reg   [47:0] arpTable_filterEntries_macAddr_2 = 48'b000000000000000000000000000000000000000000000000;
reg   [47:0] arpTable_filterEntries_macAddr_1 = 48'b000000000000000000000000000000000000000000000000;
reg   [47:0] arpTable_filterEntries_macAddr = 48'b000000000000000000000000000000000000000000000000;
reg   [31:0] replyCounter_V = 32'b00000000000000000000000000000000;
reg   [15:0] wordCount = 16'b0000000000000000;
reg   [15:0] opCode_V = 16'b0000000000000000;
reg   [31:0] protoAddrDst_V = 32'b00000000000000000000000000000000;
reg   [15:0] ethType_V = 16'b0000000000000000;
reg   [15:0] hwType_V = 16'b0000000000000000;
reg   [15:0] protoType_V = 16'b0000000000000000;
reg   [7:0] hwLen_V = 8'b00000000;
reg   [7:0] protoLen_V = 8'b00000000;
reg   [47:0] tempEntry_macAddress_V_reg_1762;
reg   [47:0] ap_reg_ppstg_tempEntry_macAddress_V_reg_1762_pp0_it1;
wire   [63:0] p_Result_41_fu_696_p1;
wire   [15:0] sendCount_load_load_fu_597_p1;
wire   [63:0] p_Result_40_fu_704_p3;
wire   [63:0] p_Result_39_fu_724_p5;
wire   [63:0] p_Result_38_fu_744_p4;
wire   [63:0] p_Result_37_fu_754_p3;
wire   [0:0] tmp_s_fu_1076_p2;
wire   [0:0] ap_reg_ppstg_tmp_s_reg_1810_pp0_it0;
wire   [0:0] brmerge6_demorgan_fu_1158_p2;
reg   [0:0] brmerge6_demorgan_reg_1814;
wire   [0:0] ap_reg_ppstg_brmerge6_demorgan_reg_1814_pp0_it0;
wire   [2:0] p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3;
reg   [2:0] p_mux_mux_mux_mux_mux_mux_mux_reg_1818;
wire   [2:0] ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0;
wire   [0:0] tmp_20_fu_1286_p2;
wire   [63:0] p_Result_36_fu_1320_p1;
wire   [63:0] p_Result_35_fu_1334_p3;
wire   [0:0] or_cond2_93_fu_1348_p2;
reg   [0:0] or_cond2_93_reg_1840;
wire   [0:0] or_cond3_94_fu_1360_p2;
reg   [0:0] or_cond3_94_reg_1845;
wire   [0:0] or_cond6_fu_1384_p2;
reg   [0:0] or_cond6_reg_1850;
wire   [0:0] or_cond7_fu_1396_p2;
reg   [0:0] or_cond7_reg_1855;
wire   [0:0] or_cond8_fu_1408_p2;
reg   [0:0] or_cond8_reg_1860;
wire   [0:0] or_cond9_fu_1420_p2;
reg   [0:0] or_cond9_reg_1865;
wire   [0:0] sel_tmp7_fu_1450_p2;
reg   [0:0] sel_tmp7_reg_1870;
wire   [0:0] sel_tmp13_demorgan_fu_1456_p2;
reg   [0:0] sel_tmp13_demorgan_reg_1876;
wire   [0:0] sel_tmp22_demorgan_fu_1462_p2;
reg   [0:0] sel_tmp22_demorgan_reg_1881;
wire   [0:0] sel_tmp33_demorgan_fu_1468_p2;
reg   [0:0] sel_tmp33_demorgan_reg_1886;
wire   [0:0] sel_tmp46_demorgan_fu_1474_p2;
reg   [0:0] sel_tmp46_demorgan_reg_1891;
wire   [0:0] tmp_19_fu_1486_p2;
wire   [0:0] ap_reg_ppstg_tmp_19_reg_1896_pp0_it0;
wire   [2:0] newSel4_fu_1686_p3;
reg   [2:0] newSel4_reg_1907;
wire   [15:0] ap_reg_phiprechg_opCode_V_loc_reg_300pp0_it0;
wire   [15:0] wordCount_load_load_fu_772_p1;
reg   [15:0] opCode_V_loc_phi_fu_303_p14;
wire   [31:0] ap_reg_phiprechg_protoAddrDst_V_loc_reg_319pp0_it0;
reg   [31:0] protoAddrDst_V_loc_phi_fu_322_p14;
wire   [31:0] p_Result_34_fu_799_p5;
wire   [31:0] p_Result_33_fu_818_p5;
wire   [15:0] tmp_27_fu_993_p2;
wire   [15:0] ap_reg_phiprechg_storemerge_reg_338pp0_it0;
wire   [0:0] tmp_last_V_fu_768_p1;
reg   [15:0] storemerge_phi_fu_341_p4;
wire   [2:0] ap_reg_phiprechg_storemerge1_reg_348pp0_it0;
reg   [2:0] storemerge1_phi_fu_351_p4;
wire   [31:0] ap_reg_phiprechg_inputIP_V_new_1_reg_359pp0_it0;
reg   [31:0] inputIP_V_new_1_phi_fu_362_p6;
wire   [0:0] ap_reg_phiprechg_tmp_last_V_26_reg_373pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_last_V_26_reg_373pp0_it1;
wire   [2:0] ap_reg_phiprechg_tmp_strb_V_25_reg_402pp0_it0;
reg   [2:0] ap_reg_phiprechg_tmp_strb_V_25_reg_402pp0_it1;
wire   [63:0] ap_reg_phiprechg_tmp_data_V_reg_430pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_data_V_reg_430pp0_it1;
wire   [0:0] ap_reg_phiprechg_tmp_last_V_25_reg_454pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_last_V_25_reg_454pp0_it1;
wire   [2:0] ap_reg_phiprechg_tmp_strb_V_reg_483pp0_it0;
reg   [2:0] ap_reg_phiprechg_tmp_strb_V_reg_483pp0_it1;
wire   [63:0] ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it1;
reg    parser2arp_V_data_V0_update;
reg    mod2merge_V_data_V_01_update;
wire  signed [7:0] tmp_strb_V_26_fu_1516_p1;
wire  signed [7:0] tmp_strb_V_24_fu_1561_p1;
wire   [47:0] tmp_V_fu_1747_p3;
wire   [2:0] storemerge2_fu_1056_p3;
wire   [15:0] grp_fu_547_p2;
wire   [47:0] p_Result_30_fu_841_p5;
wire   [47:0] p_Result_29_fu_923_p5;
wire   [47:0] p_Result_22_fu_945_p5;
wire   [47:0] p_Result_s_96_fu_975_p5;
wire   [31:0] tmp_22_fu_1292_p2;
wire   [15:0] grp_fu_558_p4;
wire   [15:0] tmp_32_fu_875_p1;
wire   [14:0] tmp_18_fu_686_p4;
wire   [15:0] tmp_30_fu_700_p1;
wire   [15:0] tmp_34_fu_795_p1;
wire   [31:0] tmp_33_fu_837_p1;
wire   [31:0] tmp_31_fu_941_p1;
wire   [0:0] tmp_24_fu_1000_p2;
wire   [0:0] tmp_25_fu_1006_p2;
wire   [0:0] or_cond_97_fu_1012_p2;
wire   [0:0] or_cond_not_fu_1018_p2;
wire   [0:0] tmp_26_fu_1030_p2;
wire   [0:0] tmp17_fu_1036_p2;
wire   [0:0] brmerge8_demorgan_fu_1042_p2;
wire   [0:0] brmerge7_fu_1024_p2;
wire   [2:0] p_9_cast_cast_cast_fu_1048_p3;
wire   [31:0] tempEntry_ipAddress_V_fu_674_p1;
wire   [0:0] brmerge_demorgan_fu_1082_p2;
wire   [0:0] brmerge1_demorgan_fu_1092_p2;
wire   [1:0] p_mux_mux_fu_1104_p3;
wire   [1:0] p_mux_cast_fu_1088_p1;
wire   [1:0] p_mux_mux_mux_fu_1112_p3;
wire   [0:0] brmerge2_demorgan_fu_1098_p2;
wire   [0:0] brmerge3_demorgan_fu_1124_p2;
wire   [2:0] p_mux_mux_mux_mux_fu_1136_p3;
wire   [2:0] p_mux_mux_mux_cast_fu_1120_p1;
wire   [0:0] brmerge4_demorgan_fu_1130_p2;
wire   [0:0] brmerge5_demorgan_fu_1152_p2;
wire   [2:0] p_mux_mux_mux_mux_mux_mux_cast_s_fu_1164_p3;
wire   [2:0] p_mux_mux_mux_mux_mux_fu_1144_p3;
wire   [15:0] p_Result_s_fu_1310_p4;
wire   [15:0] tmp_29_fu_1330_p1;
wire   [0:0] tmp_17_fu_1342_p2;
wire   [0:0] tmp_57_1_fu_1354_p2;
wire   [0:0] tmp_57_2_fu_1366_p2;
wire   [0:0] tmp_57_3_fu_1378_p2;
wire   [0:0] tmp_57_4_fu_1390_p2;
wire   [0:0] tmp_57_5_fu_1402_p2;
wire   [0:0] tmp_57_6_fu_1414_p2;
wire   [0:0] tmp_57_7_fu_1426_p2;
wire   [0:0] sel_tmp6_demorgan_fu_1438_p2;
wire   [0:0] or_cond5_fu_1372_p2;
wire   [0:0] sel_tmp6_fu_1444_p2;
wire   [0:0] or_cond1_95_fu_1432_p2;
wire   [0:0] tmp13_fu_1480_p2;
wire   [0:0] sel_tmp1_fu_1566_p2;
wire   [0:0] sel_tmp_fu_1576_p2;
wire   [0:0] sel_tmp4_fu_1586_p2;
wire   [0:0] sel_tmp8_fu_1596_p2;
wire   [0:0] sel_tmp10_fu_1606_p2;
wire   [0:0] sel_tmp11_fu_1611_p2;
wire   [0:0] sel_tmp9_fu_1601_p2;
wire   [0:0] sel_tmp5_fu_1591_p2;
wire   [0:0] sel_tmp3_fu_1581_p2;
wire   [0:0] sel_tmp2_fu_1571_p2;
wire   [0:0] or_cond_fu_1624_p2;
wire   [2:0] newSel_fu_1616_p3;
wire   [2:0] newSel1_fu_1630_p3;
wire   [0:0] or_cond1_fu_1638_p2;
wire   [0:0] or_cond2_fu_1651_p2;
wire   [2:0] newSel71_cast_cast_fu_1644_p3;
wire   [2:0] newSel73_cast_fu_1656_p3;
wire   [0:0] or_cond3_fu_1672_p2;
wire   [2:0] newSel2_fu_1664_p3;
wire   [2:0] newSel3_fu_1678_p3;
wire   [47:0] tmp_13_fu_1726_p10;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg   [1:0] ap_NS_fsm2;
reg    ap_sig_bdd_546;
reg    ap_sig_bdd_519;
reg    ap_sig_bdd_315;
reg    ap_sig_bdd_319;
reg    ap_sig_bdd_523;
reg    ap_sig_bdd_526;
reg    ap_sig_bdd_529;
reg    ap_sig_bdd_532;
reg    ap_sig_bdd_135;
reg    ap_sig_bdd_498;
reg    ap_sig_bdd_250;
reg    ap_sig_bdd_256;
reg    ap_sig_bdd_502;
reg    ap_sig_bdd_262;
reg    ap_sig_bdd_268;
reg    ap_sig_bdd_273;
reg    ap_sig_bdd_238;
reg    ap_sig_bdd_308;
reg    ap_sig_bdd_112;
reg    ap_sig_bdd_120;
reg    ap_sig_bdd_564;
reg    ap_sig_bdd_1288;
reg    ap_sig_bdd_738;


hlsExample_mux_8to1_sel3_48_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 48 ),
    .din2_WIDTH( 48 ),
    .din3_WIDTH( 48 ),
    .din4_WIDTH( 48 ),
    .din5_WIDTH( 48 ),
    .din6_WIDTH( 48 ),
    .din7_WIDTH( 48 ),
    .din8_WIDTH( 48 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 48 ))
hlsExample_mux_8to1_sel3_48_1_U37(
    .din1( arpTable_filterEntries_macAddr_7 ),
    .din2( arpTable_filterEntries_macAddr_6 ),
    .din3( arpTable_filterEntries_macAddr_5 ),
    .din4( arpTable_filterEntries_macAddr_4 ),
    .din5( arpTable_filterEntries_macAddr_3 ),
    .din6( arpTable_filterEntries_macAddr_2 ),
    .din7( arpTable_filterEntries_macAddr_1 ),
    .din8( arpTable_filterEntries_macAddr ),
    .din9( newSel4_reg_1907 ),
    .dout( tmp_13_fu_1726_p10 )
);



/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// the current state (ap_CS_fsm2) of the state machine. ///
always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm2
    if (ap_rst == 1'b1) begin
        ap_CS_fsm2 <= ap_ST_st0_fsm2_0;
    end else begin
        ap_CS_fsm2 <= ap_NS_fsm2;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_122))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (ap_sig_bdd_546) begin
        if ((ap_const_lv16_0 == wordCount_load_load_fu_772_p1)) begin
            MAC_SRC_V <= p_Result_s_96_fu_975_p5;
        end else if ((ap_const_lv16_1 == wordCount_load_load_fu_772_p1)) begin
            MAC_SRC_V <= p_Result_22_fu_945_p5;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (ap_sig_bdd_135) begin
        if (ap_sig_bdd_532) begin
            ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it1 <= ap_const_lv64_3412FFFFFFFFFFFF;
        end else if (ap_sig_bdd_529) begin
            ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it1 <= ap_const_lv64_1000608AB907856;
        end else if (ap_sig_bdd_526) begin
            ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it1 <= ap_const_lv64_3412010004060008;
        end else if (ap_sig_bdd_523) begin
            ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it1 <= ap_const_lv64_1010101AB907856;
        end else if (ap_sig_bdd_319) begin
            ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it1 <= p_Result_35_fu_1334_p3;
        end else if (ap_sig_bdd_315) begin
            ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it1 <= p_Result_36_fu_1320_p1;
        end else if (ap_sig_bdd_519) begin
            ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it1 <= ap_const_lv64_0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it1 <= ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it0;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (ap_sig_bdd_135) begin
        if (ap_sig_bdd_273) begin
            ap_reg_phiprechg_tmp_data_V_reg_430pp0_it1 <= p_Result_37_fu_754_p3;
        end else if (ap_sig_bdd_268) begin
            ap_reg_phiprechg_tmp_data_V_reg_430pp0_it1 <= p_Result_38_fu_744_p4;
        end else if (ap_sig_bdd_262) begin
            ap_reg_phiprechg_tmp_data_V_reg_430pp0_it1 <= p_Result_39_fu_724_p5;
        end else if (ap_sig_bdd_502) begin
            ap_reg_phiprechg_tmp_data_V_reg_430pp0_it1 <= ap_const_lv64_1010101AB907856;
        end else if (ap_sig_bdd_256) begin
            ap_reg_phiprechg_tmp_data_V_reg_430pp0_it1 <= p_Result_40_fu_704_p3;
        end else if (ap_sig_bdd_250) begin
            ap_reg_phiprechg_tmp_data_V_reg_430pp0_it1 <= p_Result_41_fu_696_p1;
        end else if (ap_sig_bdd_498) begin
            ap_reg_phiprechg_tmp_data_V_reg_430pp0_it1 <= ap_const_lv64_0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_data_V_reg_430pp0_it1 <= ap_reg_phiprechg_tmp_data_V_reg_430pp0_it0;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_5) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4))) begin
        ap_reg_phiprechg_tmp_last_V_25_reg_454pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_4) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_5) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_4) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_3) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_2) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_1) & ~(ap_const_lv16_0 == sendCount_load_load_fu_597_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_2) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_1) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_const_lv16_0 == sendCount_load_load_fu_597_p1) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4)))) begin
        ap_reg_phiprechg_tmp_last_V_25_reg_454pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_reg_phiprechg_tmp_last_V_25_reg_454pp0_it1 <= ap_reg_phiprechg_tmp_last_V_25_reg_454pp0_it0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_5))) begin
        ap_reg_phiprechg_tmp_last_V_26_reg_373pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (ap_const_lv16_0 == sendCount_load_load_fu_597_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_5) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_4) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_3) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_2) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_1) & ~(ap_const_lv16_0 == sendCount_load_load_fu_597_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_3)))) begin
        ap_reg_phiprechg_tmp_last_V_26_reg_373pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_reg_phiprechg_tmp_last_V_26_reg_373pp0_it1 <= ap_reg_phiprechg_tmp_last_V_26_reg_373pp0_it0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_5))) begin
        ap_reg_phiprechg_tmp_strb_V_25_reg_402pp0_it1 <= ap_const_lv3_3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (ap_const_lv16_0 == sendCount_load_load_fu_597_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_5) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_4) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_3) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_2) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_1) & ~(ap_const_lv16_0 == sendCount_load_load_fu_597_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_3)))) begin
        ap_reg_phiprechg_tmp_strb_V_25_reg_402pp0_it1 <= ap_const_lv3_7;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_reg_phiprechg_tmp_strb_V_25_reg_402pp0_it1 <= ap_reg_phiprechg_tmp_strb_V_25_reg_402pp0_it0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_5) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4))) begin
        ap_reg_phiprechg_tmp_strb_V_reg_483pp0_it1 <= ap_const_lv3_3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_4) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_5) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_4) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_3) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_2) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_1) & ~(ap_const_lv16_0 == sendCount_load_load_fu_597_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_2) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_1) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_const_lv16_0 == sendCount_load_load_fu_597_p1) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4)))) begin
        ap_reg_phiprechg_tmp_strb_V_reg_483pp0_it1 <= ap_const_lv3_7;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_reg_phiprechg_tmp_strb_V_reg_483pp0_it1 <= ap_reg_phiprechg_tmp_strb_V_reg_483pp0_it0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (arpState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_262_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        arpState <= ap_const_lv3_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_2))) begin
        arpState <= storemerge1_phi_fu_351_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_5) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4))) begin
        arpState <= ap_const_lv3_5;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (arpState == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_5)))) begin
        arpState <= ap_const_lv3_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~(ap_const_lv1_0 == tmp_last_V_fu_768_p1))) begin
        arpState <= storemerge2_fu_1056_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_5) & ~(ap_const_lv1_0 == tmp_20_fu_1286_p2)))) begin
        arpState <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (ap_sig_bdd_546) begin
        if ((ap_const_lv16_2 == wordCount_load_load_fu_772_p1)) begin
            hwAddrSrc_V <= p_Result_29_fu_923_p5;
        end else if ((wordCount_load_load_fu_772_p1 == ap_const_lv16_3)) begin
            hwAddrSrc_V <= p_Result_30_fu_841_p5;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (ap_sig_bdd_546) begin
        if ((ap_const_lv16_4 == wordCount_load_load_fu_772_p1)) begin
            protoAddrDst_V <= p_Result_33_fu_818_p5;
        end else if ((ap_const_lv16_5 == wordCount_load_load_fu_772_p1)) begin
            protoAddrDst_V <= p_Result_34_fu_799_p5;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (ap_sig_bdd_308) begin
        if (~(ap_const_lv1_0 == tmp_20_fu_1286_p2)) begin
            replyCounter_V <= ap_const_lv32_0;
        end else if ((ap_const_lv1_0 == tmp_20_fu_1286_p2)) begin
            replyCounter_V <= tmp_22_fu_1292_p2;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (ap_sig_bdd_135) begin
        if ((arpState == ap_const_lv3_0)) begin
            requestEnabled <= ap_const_lv1_0;
        end else if ((arpState_load_load_fu_589_p1 == ap_const_lv3_5)) begin
            requestEnabled <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_const_lv16_0 == wordCount_load_load_fu_772_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))))) begin
        sendCount <= ap_const_lv16_0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4)))) begin
        sendCount <= grp_fu_547_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_reg_ppstg_arpState_load_reg_1755_pp0_it1 <= arpState_load_reg_1755;
        ap_reg_ppstg_tempEntry_macAddress_V_reg_1762_pp0_it1 <= tempEntry_macAddress_V_reg_1762;
        ap_reg_ppstg_tmp_19_reg_1896_pp0_it1 <= tmp_19_reg_1896;
        ap_reg_ppstg_tmp_s_reg_1810_pp0_it1 <= tmp_s_reg_1810;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        arpState_load_reg_1755 <= arpState;
        tempEntry_macAddress_V_reg_1762 <= hwAddrSrc_V;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_s_fu_1076_p2) & (ap_const_lv1_0 == brmerge6_demorgan_fu_1158_p2) & ~(ap_const_lv3_6 == p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3) & ~(p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3 == ap_const_lv3_5) & ~(ap_const_lv3_4 == p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3) & ~(ap_const_lv3_3 == p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3) & ~(ap_const_lv3_2 == p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3) & ~(ap_const_lv3_1 == p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3) & ~(ap_const_lv3_0 == p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3))) begin
        arpTable_filterEntries_ipAddre <= inputIP_V;
        arpTable_filterEntries_valid_V_7 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_s_fu_1076_p2) & (ap_const_lv1_0 == brmerge6_demorgan_fu_1158_p2) & (ap_const_lv3_6 == p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3))) begin
        arpTable_filterEntries_ipAddre_1 <= inputIP_V;
        arpTable_filterEntries_valid_V_6 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_s_fu_1076_p2) & (ap_const_lv1_0 == brmerge6_demorgan_fu_1158_p2) & (p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3 == ap_const_lv3_5))) begin
        arpTable_filterEntries_ipAddre_2 <= inputIP_V;
        arpTable_filterEntries_valid_V_5 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_s_fu_1076_p2) & (ap_const_lv1_0 == brmerge6_demorgan_fu_1158_p2) & (ap_const_lv3_4 == p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3))) begin
        arpTable_filterEntries_ipAddre_3 <= inputIP_V;
        arpTable_filterEntries_valid_V_4 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_s_fu_1076_p2) & (ap_const_lv1_0 == brmerge6_demorgan_fu_1158_p2) & (ap_const_lv3_3 == p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3))) begin
        arpTable_filterEntries_ipAddre_4 <= inputIP_V;
        arpTable_filterEntries_valid_V_3 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_s_fu_1076_p2) & (ap_const_lv1_0 == brmerge6_demorgan_fu_1158_p2) & (ap_const_lv3_2 == p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3))) begin
        arpTable_filterEntries_ipAddre_5 <= inputIP_V;
        arpTable_filterEntries_valid_V_2 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_s_fu_1076_p2) & (ap_const_lv1_0 == brmerge6_demorgan_fu_1158_p2) & (ap_const_lv3_1 == p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3))) begin
        arpTable_filterEntries_ipAddre_6 <= inputIP_V;
        arpTable_filterEntries_valid_V_1 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_s_fu_1076_p2) & (ap_const_lv1_0 == brmerge6_demorgan_fu_1158_p2) & (ap_const_lv3_0 == p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3))) begin
        arpTable_filterEntries_ipAddre_7 <= inputIP_V;
        arpTable_filterEntries_valid_V <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_reg_ppstg_arpState_load_reg_1755_pp0_it0 == ap_const_lv3_6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1810_pp0_it0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge6_demorgan_reg_1814_pp0_it0) & ~(ap_const_lv3_6 == ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0) & ~(ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0 == ap_const_lv3_5) & ~(ap_const_lv3_4 == ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0) & ~(ap_const_lv3_3 == ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0) & ~(ap_const_lv3_2 == ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0) & ~(ap_const_lv3_1 == ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0) & ~(ap_const_lv3_0 == ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0))) begin
        arpTable_filterEntries_macAddr <= tempEntry_macAddress_V_reg_1762;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_reg_ppstg_arpState_load_reg_1755_pp0_it0 == ap_const_lv3_6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1810_pp0_it0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge6_demorgan_reg_1814_pp0_it0) & (ap_const_lv3_6 == ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0))) begin
        arpTable_filterEntries_macAddr_1 <= tempEntry_macAddress_V_reg_1762;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_reg_ppstg_arpState_load_reg_1755_pp0_it0 == ap_const_lv3_6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1810_pp0_it0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge6_demorgan_reg_1814_pp0_it0) & (ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0 == ap_const_lv3_5))) begin
        arpTable_filterEntries_macAddr_2 <= tempEntry_macAddress_V_reg_1762;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_reg_ppstg_arpState_load_reg_1755_pp0_it0 == ap_const_lv3_6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1810_pp0_it0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge6_demorgan_reg_1814_pp0_it0) & (ap_const_lv3_4 == ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0))) begin
        arpTable_filterEntries_macAddr_3 <= tempEntry_macAddress_V_reg_1762;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_reg_ppstg_arpState_load_reg_1755_pp0_it0 == ap_const_lv3_6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1810_pp0_it0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge6_demorgan_reg_1814_pp0_it0) & (ap_const_lv3_3 == ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0))) begin
        arpTable_filterEntries_macAddr_4 <= tempEntry_macAddress_V_reg_1762;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_reg_ppstg_arpState_load_reg_1755_pp0_it0 == ap_const_lv3_6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1810_pp0_it0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge6_demorgan_reg_1814_pp0_it0) & (ap_const_lv3_2 == ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0))) begin
        arpTable_filterEntries_macAddr_5 <= tempEntry_macAddress_V_reg_1762;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_reg_ppstg_arpState_load_reg_1755_pp0_it0 == ap_const_lv3_6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1810_pp0_it0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge6_demorgan_reg_1814_pp0_it0) & (ap_const_lv3_1 == ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0))) begin
        arpTable_filterEntries_macAddr_6 <= tempEntry_macAddress_V_reg_1762;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_reg_ppstg_arpState_load_reg_1755_pp0_it0 == ap_const_lv3_6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1810_pp0_it0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge6_demorgan_reg_1814_pp0_it0) & (ap_const_lv3_0 == ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0))) begin
        arpTable_filterEntries_macAddr_7 <= tempEntry_macAddress_V_reg_1762;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_6) & ~(ap_const_lv1_0 == tmp_s_fu_1076_p2))) begin
        brmerge6_demorgan_reg_1814 <= brmerge6_demorgan_fu_1158_p2;
        p_mux_mux_mux_mux_mux_mux_mux_reg_1818 <= p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_const_lv16_1 == wordCount_load_load_fu_772_p1))) begin
        ethType_V <= {{parser2arp_V_data_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
        hwType_V <= {{parser2arp_V_data_V_dout[ap_const_lv32_3F : ap_const_lv32_30]}};
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_const_lv16_2 == wordCount_load_load_fu_772_p1))) begin
        hwLen_V <= {{parser2arp_V_data_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
        opCode_V <= {{parser2arp_V_data_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
        protoLen_V <= {{parser2arp_V_data_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
        protoType_V <= tmp_32_fu_875_p1;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        inputIP_V <= inputIP_V_new_1_phi_fu_362_p6;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (ap_reg_ppstg_arpState_load_reg_1755_pp0_it0 == ap_const_lv3_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_1896_pp0_it0))) begin
        newSel4_reg_1907 <= newSel4_fu_1686_p3;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_2))) begin
        or_cond2_93_reg_1840 <= or_cond2_93_fu_1348_p2;
        or_cond3_94_reg_1845 <= or_cond3_94_fu_1360_p2;
        or_cond6_reg_1850 <= or_cond6_fu_1384_p2;
        or_cond7_reg_1855 <= or_cond7_fu_1396_p2;
        or_cond8_reg_1860 <= or_cond8_fu_1408_p2;
        or_cond9_reg_1865 <= or_cond9_fu_1420_p2;
        sel_tmp13_demorgan_reg_1876 <= sel_tmp13_demorgan_fu_1456_p2;
        sel_tmp22_demorgan_reg_1881 <= sel_tmp22_demorgan_fu_1462_p2;
        sel_tmp33_demorgan_reg_1886 <= sel_tmp33_demorgan_fu_1468_p2;
        sel_tmp46_demorgan_reg_1891 <= sel_tmp46_demorgan_fu_1474_p2;
        sel_tmp7_reg_1870 <= sel_tmp7_fu_1450_p2;
        tmp_19_reg_1896 <= tmp_19_fu_1486_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (wordCount_load_load_fu_772_p1 == ap_const_lv16_3))) begin
        protoAddrSrc_V <= {{parser2arp_V_data_V_dout[ap_const_lv32_3E : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_6))) begin
        tmp_s_reg_1810 <= tmp_s_fu_1076_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        wordCount <= storemerge_phi_fu_341_p4;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_122)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0 or ap_sig_cseq_ST_st0_fsm2_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm2_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_78 or ap_sig_bdd_90 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_37) begin
    if (ap_sig_bdd_37) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm2_0 assign process. ///
always @ (ap_sig_bdd_45) begin
    if (ap_sig_bdd_45) begin
        ap_sig_cseq_ST_st0_fsm2_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm2_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_26) begin
    if (ap_sig_bdd_26) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_96) begin
    if (ap_sig_bdd_96) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm2_1 assign process. ///
always @ (ap_sig_bdd_127) begin
    if (ap_sig_bdd_127) begin
        ap_sig_cseq_ST_st3_fsm2_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm2_1 = ap_const_logic_0;
    end
end

/// inputIP_V_new_1_phi_fu_362_p6 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_236_p6 or queryIP_V_V_dout or tmp_16_nbreadreq_fu_262_p3 or arpState or ap_reg_phiprechg_inputIP_V_new_1_reg_359pp0_it0) begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (arpState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_262_p3))) begin
        inputIP_V_new_1_phi_fu_362_p6 = queryIP_V_V_dout;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (arpState == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (arpState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_262_p3)))) begin
        inputIP_V_new_1_phi_fu_362_p6 = ap_const_lv32_0;
    end else begin
        inputIP_V_new_1_phi_fu_362_p6 = ap_reg_phiprechg_inputIP_V_new_1_reg_359pp0_it0;
    end
end

/// mod2merge_V_data_V_01_update assign process. ///
always @ (ap_done_reg or arpState_load_reg_1755 or ap_sig_bdd_90 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1) begin
    if ((((arpState_load_reg_1755 == ap_const_lv3_3) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))) | ((arpState_load_reg_1755 == ap_const_lv3_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1)))))) begin
        mod2merge_V_data_V_01_update = ap_const_logic_1;
    end else begin
        mod2merge_V_data_V_01_update = ap_const_logic_0;
    end
end

/// mod2merge_V_data_V_0_din assign process. ///
always @ (arpState_load_reg_1755 or ap_reg_phiprechg_tmp_data_V_reg_430pp0_it1 or ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it1 or ap_sig_bdd_238) begin
    if (ap_sig_bdd_238) begin
        if ((arpState_load_reg_1755 == ap_const_lv3_4)) begin
            mod2merge_V_data_V_0_din = ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it1;
        end else if ((arpState_load_reg_1755 == ap_const_lv3_3)) begin
            mod2merge_V_data_V_0_din = ap_reg_phiprechg_tmp_data_V_reg_430pp0_it1;
        end else begin
            mod2merge_V_data_V_0_din = 'bx;
        end
    end else begin
        mod2merge_V_data_V_0_din = 'bx;
    end
end

/// mod2merge_V_last_V_0_din assign process. ///
always @ (arpState_load_reg_1755 or ap_reg_phiprechg_tmp_last_V_26_reg_373pp0_it1 or ap_reg_phiprechg_tmp_last_V_25_reg_454pp0_it1 or ap_sig_bdd_238) begin
    if (ap_sig_bdd_238) begin
        if ((arpState_load_reg_1755 == ap_const_lv3_4)) begin
            mod2merge_V_last_V_0_din = ap_reg_phiprechg_tmp_last_V_25_reg_454pp0_it1;
        end else if ((arpState_load_reg_1755 == ap_const_lv3_3)) begin
            mod2merge_V_last_V_0_din = ap_reg_phiprechg_tmp_last_V_26_reg_373pp0_it1;
        end else begin
            mod2merge_V_last_V_0_din = 'bx;
        end
    end else begin
        mod2merge_V_last_V_0_din = 'bx;
    end
end

/// mod2merge_V_strb_V_0_din assign process. ///
always @ (arpState_load_reg_1755 or tmp_strb_V_26_fu_1516_p1 or tmp_strb_V_24_fu_1561_p1 or ap_sig_bdd_238) begin
    if (ap_sig_bdd_238) begin
        if ((arpState_load_reg_1755 == ap_const_lv3_4)) begin
            mod2merge_V_strb_V_0_din = tmp_strb_V_24_fu_1561_p1;
        end else if ((arpState_load_reg_1755 == ap_const_lv3_3)) begin
            mod2merge_V_strb_V_0_din = tmp_strb_V_26_fu_1516_p1;
        end else begin
            mod2merge_V_strb_V_0_din = 'bx;
        end
    end else begin
        mod2merge_V_strb_V_0_din = 'bx;
    end
end

/// opCode_V_loc_phi_fu_303_p14 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_236_p6 or arpState or parser2arp_V_data_V_dout or opCode_V or ap_reg_phiprechg_opCode_V_loc_reg_300pp0_it0 or wordCount_load_load_fu_772_p1) begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (ap_const_lv16_2 == wordCount_load_load_fu_772_p1))) begin
        opCode_V_loc_phi_fu_303_p14 = {{parser2arp_V_data_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~(ap_const_lv16_5 == wordCount_load_load_fu_772_p1) & ~(ap_const_lv16_4 == wordCount_load_load_fu_772_p1) & ~(wordCount_load_load_fu_772_p1 == ap_const_lv16_3) & ~(ap_const_lv16_2 == wordCount_load_load_fu_772_p1) & ~(ap_const_lv16_1 == wordCount_load_load_fu_772_p1) & ~(ap_const_lv16_0 == wordCount_load_load_fu_772_p1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (ap_const_lv16_5 == wordCount_load_load_fu_772_p1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (ap_const_lv16_4 == wordCount_load_load_fu_772_p1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (wordCount_load_load_fu_772_p1 == ap_const_lv16_3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (ap_const_lv16_1 == wordCount_load_load_fu_772_p1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (ap_const_lv16_0 == wordCount_load_load_fu_772_p1)))) begin
        opCode_V_loc_phi_fu_303_p14 = opCode_V;
    end else begin
        opCode_V_loc_phi_fu_303_p14 = ap_reg_phiprechg_opCode_V_loc_reg_300pp0_it0;
    end
end

/// parser2arp_V_data_V0_update assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_236_p6 or ap_sig_bdd_78 or ap_sig_bdd_90 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1 or arpState) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        parser2arp_V_data_V0_update = ap_const_logic_1;
    end else begin
        parser2arp_V_data_V0_update = ap_const_logic_0;
    end
end

/// protoAddrDst_V_loc_phi_fu_322_p14 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_236_p6 or arpState or protoAddrDst_V or wordCount_load_load_fu_772_p1 or ap_reg_phiprechg_protoAddrDst_V_loc_reg_319pp0_it0 or p_Result_34_fu_799_p5 or p_Result_33_fu_818_p5) begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (ap_const_lv16_4 == wordCount_load_load_fu_772_p1))) begin
        protoAddrDst_V_loc_phi_fu_322_p14 = p_Result_33_fu_818_p5;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (ap_const_lv16_5 == wordCount_load_load_fu_772_p1))) begin
        protoAddrDst_V_loc_phi_fu_322_p14 = p_Result_34_fu_799_p5;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~(ap_const_lv16_5 == wordCount_load_load_fu_772_p1) & ~(ap_const_lv16_4 == wordCount_load_load_fu_772_p1) & ~(wordCount_load_load_fu_772_p1 == ap_const_lv16_3) & ~(ap_const_lv16_2 == wordCount_load_load_fu_772_p1) & ~(ap_const_lv16_1 == wordCount_load_load_fu_772_p1) & ~(ap_const_lv16_0 == wordCount_load_load_fu_772_p1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (wordCount_load_load_fu_772_p1 == ap_const_lv16_3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (ap_const_lv16_2 == wordCount_load_load_fu_772_p1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (ap_const_lv16_1 == wordCount_load_load_fu_772_p1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (ap_const_lv16_0 == wordCount_load_load_fu_772_p1)))) begin
        protoAddrDst_V_loc_phi_fu_322_p14 = protoAddrDst_V;
    end else begin
        protoAddrDst_V_loc_phi_fu_322_p14 = ap_reg_phiprechg_protoAddrDst_V_loc_reg_319pp0_it0;
    end
end

/// queryIP_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_236_p6 or tmp_16_nbreadreq_fu_262_p3 or ap_sig_bdd_78 or ap_sig_bdd_90 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1 or arpState) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (arpState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_262_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
        queryIP_V_V_read = ap_const_logic_1;
    end else begin
        queryIP_V_V_read = ap_const_logic_0;
    end
end

/// returnMAC_V_V_din assign process. ///
always @ (ap_reg_ppstg_tempEntry_macAddress_V_reg_1762_pp0_it1 or tmp_V_fu_1747_p3 or ap_sig_bdd_112 or ap_sig_bdd_120 or ap_sig_bdd_564) begin
    if (ap_sig_bdd_564) begin
        if (ap_sig_bdd_120) begin
            returnMAC_V_V_din = tmp_V_fu_1747_p3;
        end else if (ap_sig_bdd_112) begin
            returnMAC_V_V_din = ap_reg_ppstg_tempEntry_macAddress_V_reg_1762_pp0_it1;
        end else begin
            returnMAC_V_V_din = 'bx;
        end
    end else begin
        returnMAC_V_V_din = 'bx;
    end
end

/// returnMAC_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppstg_arpState_load_reg_1755_pp0_it1 or ap_reg_ppstg_tmp_s_reg_1810_pp0_it1 or ap_reg_ppstg_tmp_19_reg_1896_pp0_it1 or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1) begin
    if ((((ap_reg_ppstg_arpState_load_reg_1755_pp0_it1 == ap_const_lv3_6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1810_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_122)) | ((ap_reg_ppstg_arpState_load_reg_1755_pp0_it1 == ap_const_lv3_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_1896_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_122)))) begin
        returnMAC_V_V_write = ap_const_logic_1;
    end else begin
        returnMAC_V_V_write = ap_const_logic_0;
    end
end

/// storemerge1_phi_fu_351_p4 assign process. ///
always @ (tmp_19_fu_1486_p2 or ap_reg_phiprechg_storemerge1_reg_348pp0_it0 or ap_sig_bdd_1288) begin
    if (ap_sig_bdd_1288) begin
        if ((ap_const_lv1_0 == tmp_19_fu_1486_p2)) begin
            storemerge1_phi_fu_351_p4 = ap_const_lv3_4;
        end else if (~(ap_const_lv1_0 == tmp_19_fu_1486_p2)) begin
            storemerge1_phi_fu_351_p4 = ap_const_lv3_0;
        end else begin
            storemerge1_phi_fu_351_p4 = ap_reg_phiprechg_storemerge1_reg_348pp0_it0;
        end
    end else begin
        storemerge1_phi_fu_351_p4 = ap_reg_phiprechg_storemerge1_reg_348pp0_it0;
    end
end

/// storemerge_phi_fu_341_p4 assign process. ///
always @ (tmp_27_fu_993_p2 or ap_reg_phiprechg_storemerge_reg_338pp0_it0 or tmp_last_V_fu_768_p1 or ap_sig_bdd_738) begin
    if (ap_sig_bdd_738) begin
        if (~(ap_const_lv1_0 == tmp_last_V_fu_768_p1)) begin
            storemerge_phi_fu_341_p4 = ap_const_lv16_0;
        end else if ((ap_const_lv1_0 == tmp_last_V_fu_768_p1)) begin
            storemerge_phi_fu_341_p4 = tmp_27_fu_993_p2;
        end else begin
            storemerge_phi_fu_341_p4 = ap_reg_phiprechg_storemerge_reg_338pp0_it0;
        end
    end else begin
        storemerge_phi_fu_341_p4 = ap_reg_phiprechg_storemerge_reg_338pp0_it0;
    end
end
/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_78 or ap_sig_bdd_90 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1) begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & ~ap_sig_bdd_78)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_78)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_78 or ap_sig_bdd_90 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1) begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm2) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm2 or ap_sig_bdd_90 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1) begin
    case (ap_CS_fsm2)
        ap_ST_st3_fsm2_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_122) & ~ap_sig_bdd_90)) begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_122) & ((ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | ~(ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) begin
                ap_NS_fsm2 = ap_ST_st0_fsm2_0;
            end else begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end
        end
        ap_ST_st0_fsm2_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))))) begin
                ap_NS_fsm2 = ap_ST_st3_fsm2_1;
            end else begin
                ap_NS_fsm2 = ap_ST_st0_fsm2_0;
            end
        end
        default : 
        begin
            ap_NS_fsm2 = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_inputIP_V_new_1_reg_359pp0_it0 = 'bx;
assign ap_reg_phiprechg_opCode_V_loc_reg_300pp0_it0 = 'bx;
assign ap_reg_phiprechg_protoAddrDst_V_loc_reg_319pp0_it0 = 'bx;
assign ap_reg_phiprechg_storemerge1_reg_348pp0_it0 = 'bx;
assign ap_reg_phiprechg_storemerge_reg_338pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_data_V_33_reg_511pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_data_V_reg_430pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_last_V_25_reg_454pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_last_V_26_reg_373pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_strb_V_25_reg_402pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_strb_V_reg_483pp0_it0 = 'bx;
assign ap_reg_ppstg_arpState_load_reg_1755_pp0_it0 = arpState_load_reg_1755;
assign ap_reg_ppstg_brmerge6_demorgan_reg_1814_pp0_it0 = brmerge6_demorgan_reg_1814;
assign ap_reg_ppstg_p_mux_mux_mux_mux_mux_mux_mux_reg_1818_pp0_it0 = p_mux_mux_mux_mux_mux_mux_mux_reg_1818;
assign ap_reg_ppstg_tmp_19_reg_1896_pp0_it0 = tmp_19_reg_1896;
assign ap_reg_ppstg_tmp_s_reg_1810_pp0_it0 = tmp_s_reg_1810;

/// ap_sig_bdd_112 assign process. ///
always @ (ap_reg_ppstg_arpState_load_reg_1755_pp0_it1 or ap_reg_ppstg_tmp_s_reg_1810_pp0_it1) begin
    ap_sig_bdd_112 = ((ap_reg_ppstg_arpState_load_reg_1755_pp0_it1 == ap_const_lv3_6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1810_pp0_it1));
end

/// ap_sig_bdd_120 assign process. ///
always @ (ap_reg_ppstg_arpState_load_reg_1755_pp0_it1 or ap_reg_ppstg_tmp_19_reg_1896_pp0_it1) begin
    ap_sig_bdd_120 = ((ap_reg_ppstg_arpState_load_reg_1755_pp0_it1 == ap_const_lv3_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_1896_pp0_it1));
end

/// ap_sig_bdd_122 assign process. ///
always @ (returnMAC_V_V_full_n or ap_reg_ppstg_arpState_load_reg_1755_pp0_it1 or ap_reg_ppstg_tmp_s_reg_1810_pp0_it1 or ap_reg_ppstg_tmp_19_reg_1896_pp0_it1) begin
    ap_sig_bdd_122 = (((returnMAC_V_V_full_n == ap_const_logic_0) & (ap_reg_ppstg_arpState_load_reg_1755_pp0_it1 == ap_const_lv3_6) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_1810_pp0_it1)) | ((returnMAC_V_V_full_n == ap_const_logic_0) & (ap_reg_ppstg_arpState_load_reg_1755_pp0_it1 == ap_const_lv3_2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_19_reg_1896_pp0_it1)));
end

/// ap_sig_bdd_127 assign process. ///
always @ (ap_CS_fsm2) begin
    ap_sig_bdd_127 = (ap_const_lv1_1 == ap_CS_fsm2[ap_const_lv32_1]);
end

/// ap_sig_bdd_1288 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or arpState_load_load_fu_589_p1) begin
    ap_sig_bdd_1288 = ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState_load_load_fu_589_p1 == ap_const_lv3_2));
end

/// ap_sig_bdd_135 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_78 or ap_sig_bdd_90 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1) begin
    ap_sig_bdd_135 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))));
end

/// ap_sig_bdd_238 assign process. ///
always @ (ap_done_reg or ap_sig_bdd_90 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1) begin
    ap_sig_bdd_238 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_90 | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))));
end

/// ap_sig_bdd_250 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_250 = ((arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_5));
end

/// ap_sig_bdd_256 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_256 = ((arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_4));
end

/// ap_sig_bdd_26 assign process. ///
always @ (ap_CS_fsm0) begin
    ap_sig_bdd_26 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_262 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_262 = ((arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_2));
end

/// ap_sig_bdd_268 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_268 = ((arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_1));
end

/// ap_sig_bdd_273 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_273 = ((arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (ap_const_lv16_0 == sendCount_load_load_fu_597_p1));
end

/// ap_sig_bdd_308 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or arpState_load_load_fu_589_p1 or grp_nbreadreq_fu_236_p6 or ap_sig_bdd_78 or ap_sig_bdd_90 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1) begin
    ap_sig_bdd_308 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))) & (arpState_load_load_fu_589_p1 == ap_const_lv3_5));
end

/// ap_sig_bdd_315 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_315 = ((sendCount_load_load_fu_597_p1 == ap_const_lv16_5) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4));
end

/// ap_sig_bdd_319 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_319 = ((sendCount_load_load_fu_597_p1 == ap_const_lv16_4) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4));
end

/// ap_sig_bdd_37 assign process. ///
always @ (ap_CS_fsm1) begin
    ap_sig_bdd_37 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_45 assign process. ///
always @ (ap_CS_fsm2) begin
    ap_sig_bdd_45 = (ap_const_lv1_1 == ap_CS_fsm2[ap_const_lv32_0]);
end

/// ap_sig_bdd_498 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_498 = ((arpState_load_load_fu_589_p1 == ap_const_lv3_3) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_5) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_4) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_3) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_2) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_1) & ~(ap_const_lv16_0 == sendCount_load_load_fu_597_p1));
end

/// ap_sig_bdd_502 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_502 = ((arpState_load_load_fu_589_p1 == ap_const_lv3_3) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_3));
end

/// ap_sig_bdd_519 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_519 = ((arpState_load_load_fu_589_p1 == ap_const_lv3_4) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_5) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_4) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_3) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_2) & ~(sendCount_load_load_fu_597_p1 == ap_const_lv16_1) & ~(ap_const_lv16_0 == sendCount_load_load_fu_597_p1));
end

/// ap_sig_bdd_523 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_523 = ((arpState_load_load_fu_589_p1 == ap_const_lv3_4) & (sendCount_load_load_fu_597_p1 == ap_const_lv16_3));
end

/// ap_sig_bdd_526 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_526 = ((sendCount_load_load_fu_597_p1 == ap_const_lv16_2) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4));
end

/// ap_sig_bdd_529 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_529 = ((sendCount_load_load_fu_597_p1 == ap_const_lv16_1) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4));
end

/// ap_sig_bdd_532 assign process. ///
always @ (arpState_load_load_fu_589_p1 or sendCount_load_load_fu_597_p1) begin
    ap_sig_bdd_532 = ((ap_const_lv16_0 == sendCount_load_load_fu_597_p1) & (arpState_load_load_fu_589_p1 == ap_const_lv3_4));
end

/// ap_sig_bdd_546 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_236_p6 or ap_sig_bdd_78 or ap_sig_bdd_90 or ap_sig_cseq_ST_st2_fsm1_1 or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1 or arpState) begin
    ap_sig_bdd_546 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_78 | (ap_sig_bdd_90 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)) | (ap_sig_bdd_122 & (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1))));
end

/// ap_sig_bdd_564 assign process. ///
always @ (ap_done_reg or ap_sig_bdd_122 or ap_sig_cseq_ST_st3_fsm2_1) begin
    ap_sig_bdd_564 = ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_122));
end

/// ap_sig_bdd_738 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_236_p6 or arpState) begin
    ap_sig_bdd_738 = ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0));
end

/// ap_sig_bdd_78 assign process. ///
always @ (ap_start or ap_done_reg or parser2arp_V_data_V0_status or grp_nbreadreq_fu_236_p6 or queryIP_V_V_empty_n or tmp_16_nbreadreq_fu_262_p3 or arpState) begin
    ap_sig_bdd_78 = (((parser2arp_V_data_V0_status == ap_const_logic_0) & (arpState == ap_const_lv3_1) & ~(grp_nbreadreq_fu_236_p6 == ap_const_lv1_0)) | ((grp_nbreadreq_fu_236_p6 == ap_const_lv1_0) & (queryIP_V_V_empty_n == ap_const_logic_0) & (arpState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_262_p3)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_90 assign process. ///
always @ (mod2merge_V_data_V_01_status or arpState_load_reg_1755) begin
    ap_sig_bdd_90 = (((mod2merge_V_data_V_01_status == ap_const_logic_0) & (arpState_load_reg_1755 == ap_const_lv3_3)) | ((mod2merge_V_data_V_01_status == ap_const_logic_0) & (arpState_load_reg_1755 == ap_const_lv3_4)));
end

/// ap_sig_bdd_96 assign process. ///
always @ (ap_CS_fsm1) begin
    ap_sig_bdd_96 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end
assign arpState_load_load_fu_589_p1 = arpState;
assign brmerge1_demorgan_fu_1092_p2 = (arpTable_filterEntries_valid_V_2 & brmerge_demorgan_fu_1082_p2);
assign brmerge2_demorgan_fu_1098_p2 = (arpTable_filterEntries_valid_V_3 & brmerge1_demorgan_fu_1092_p2);
assign brmerge3_demorgan_fu_1124_p2 = (arpTable_filterEntries_valid_V_4 & brmerge2_demorgan_fu_1098_p2);
assign brmerge4_demorgan_fu_1130_p2 = (arpTable_filterEntries_valid_V_5 & brmerge3_demorgan_fu_1124_p2);
assign brmerge5_demorgan_fu_1152_p2 = (arpTable_filterEntries_valid_V_6 & brmerge4_demorgan_fu_1130_p2);
assign brmerge6_demorgan_fu_1158_p2 = (arpTable_filterEntries_valid_V_7 & brmerge5_demorgan_fu_1152_p2);
assign brmerge7_fu_1024_p2 = (requestEnabled | or_cond_not_fu_1018_p2);
assign brmerge8_demorgan_fu_1042_p2 = (tmp17_fu_1036_p2 & requestEnabled);
assign brmerge_demorgan_fu_1082_p2 = (arpTable_filterEntries_valid_V & arpTable_filterEntries_valid_V_1);
assign grp_fu_547_p2 = (sendCount + ap_const_lv16_1);
assign grp_fu_558_p4 = {{parser2arp_V_data_V_dout[ap_const_lv32_3F : ap_const_lv32_30]}};
assign grp_nbreadreq_fu_236_p6 = (parser2arp_V_data_V_empty_n & parser2arp_V_strb_V_empty_n & parser2arp_V_user_V_empty_n & parser2arp_V_last_V_empty_n);
assign mod2merge_V_data_V_01_status = (mod2merge_V_data_V_0_full_n & mod2merge_V_strb_V_0_full_n & mod2merge_V_user_V_0_full_n & mod2merge_V_last_V_0_full_n);
assign mod2merge_V_data_V_0_write = mod2merge_V_data_V_01_update;
assign mod2merge_V_last_V_0_write = mod2merge_V_data_V_01_update;
assign mod2merge_V_strb_V_0_write = mod2merge_V_data_V_01_update;
assign mod2merge_V_user_V_0_din = ap_const_lv128_lc_1;
assign mod2merge_V_user_V_0_write = mod2merge_V_data_V_01_update;
assign newSel1_fu_1630_p3 = ((sel_tmp5_fu_1591_p2[0:0] === 1'b1) ? ap_const_lv3_4 : ap_const_lv3_3);
assign newSel2_fu_1664_p3 = ((or_cond_fu_1624_p2[0:0] === 1'b1) ? newSel_fu_1616_p3 : newSel1_fu_1630_p3);
assign newSel3_fu_1678_p3 = ((or_cond2_fu_1651_p2[0:0] === 1'b1) ? newSel71_cast_cast_fu_1644_p3 : newSel73_cast_fu_1656_p3);
assign newSel4_fu_1686_p3 = ((or_cond3_fu_1672_p2[0:0] === 1'b1) ? newSel2_fu_1664_p3 : newSel3_fu_1678_p3);
assign newSel71_cast_cast_fu_1644_p3 = ((sel_tmp7_reg_1870[0:0] === 1'b1) ? ap_const_lv3_2 : ap_const_lv3_1);
assign newSel73_cast_fu_1656_p3 = ((sel_tmp1_fu_1566_p2[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_0);
assign newSel_fu_1616_p3 = ((sel_tmp11_fu_1611_p2[0:0] === 1'b1) ? ap_const_lv3_6 : ap_const_lv3_5);
assign or_cond1_95_fu_1432_p2 = (arpTable_filterEntries_valid_V_7 & tmp_57_7_fu_1426_p2);
assign or_cond1_fu_1638_p2 = (sel_tmp5_fu_1591_p2 | sel_tmp3_fu_1581_p2);
assign or_cond2_93_fu_1348_p2 = (arpTable_filterEntries_valid_V & tmp_17_fu_1342_p2);
assign or_cond2_fu_1651_p2 = (sel_tmp7_reg_1870 | sel_tmp2_fu_1571_p2);
assign or_cond3_94_fu_1360_p2 = (arpTable_filterEntries_valid_V_1 & tmp_57_1_fu_1354_p2);
assign or_cond3_fu_1672_p2 = (or_cond_fu_1624_p2 | or_cond1_fu_1638_p2);
assign or_cond5_fu_1372_p2 = (arpTable_filterEntries_valid_V_2 & tmp_57_2_fu_1366_p2);
assign or_cond6_fu_1384_p2 = (arpTable_filterEntries_valid_V_3 & tmp_57_3_fu_1378_p2);
assign or_cond7_fu_1396_p2 = (arpTable_filterEntries_valid_V_4 & tmp_57_4_fu_1390_p2);
assign or_cond8_fu_1408_p2 = (arpTable_filterEntries_valid_V_5 & tmp_57_5_fu_1402_p2);
assign or_cond9_fu_1420_p2 = (arpTable_filterEntries_valid_V_6 & tmp_57_6_fu_1414_p2);
assign or_cond_97_fu_1012_p2 = (tmp_24_fu_1000_p2 & tmp_25_fu_1006_p2);
assign or_cond_fu_1624_p2 = (sel_tmp11_fu_1611_p2 | sel_tmp9_fu_1601_p2);
assign or_cond_not_fu_1018_p2 = (or_cond_97_fu_1012_p2 ^ ap_const_lv1_1);
assign p_9_cast_cast_cast_fu_1048_p3 = ((brmerge8_demorgan_fu_1042_p2[0:0] === 1'b1) ? ap_const_lv3_6 : ap_const_lv3_0);
assign p_Result_22_fu_945_p5 = {{tmp_31_fu_941_p1}, {MAC_SRC_V[32'd15 : 32'd0]}};
assign p_Result_29_fu_923_p5 = {{hwAddrSrc_V[32'd47 : 32'd16]}, {grp_fu_558_p4}};
assign p_Result_30_fu_841_p5 = {{tmp_33_fu_837_p1}, {hwAddrSrc_V[32'd15 : 32'd0]}};
assign p_Result_33_fu_818_p5 = {{grp_fu_558_p4}, {protoAddrDst_V[32'd15 : 32'd0]}};
assign p_Result_34_fu_799_p5 = {{protoAddrDst_V[32'd31 : 32'd16]}, {tmp_34_fu_795_p1}};
assign p_Result_35_fu_1334_p3 = {{tmp_29_fu_1330_p1}, {ap_const_lv48_0}};
assign p_Result_36_fu_1320_p1 = p_Result_s_fu_1310_p4;
assign p_Result_37_fu_754_p3 = {{ap_const_lv16_3412}, {MAC_SRC_V}};
assign p_Result_38_fu_744_p4 = {{{hwType_V}, {ethType_V}}, {ap_const_lv32_AB907856}};
assign p_Result_39_fu_724_p5 = {{{{{{ap_const_lv32_34120200}, {protoLen_V}}}, {hwLen_V}}}, {protoType_V}};
assign p_Result_40_fu_704_p3 = {{tmp_30_fu_700_p1}, {hwAddrSrc_V}};
assign p_Result_41_fu_696_p1 = tmp_18_fu_686_p4;
assign p_Result_s_96_fu_975_p5 = {{MAC_SRC_V[32'd47 : 32'd16]}, {grp_fu_558_p4}};
assign p_Result_s_fu_1310_p4 = {{inputIP_V[ap_const_lv32_1F : ap_const_lv32_10]}};
assign p_mux_cast_fu_1088_p1 = arpTable_filterEntries_valid_V;
assign p_mux_mux_fu_1104_p3 = ((brmerge1_demorgan_fu_1092_p2[0:0] === 1'b1) ? ap_const_lv2_3 : ap_const_lv2_2);
assign p_mux_mux_mux_cast_fu_1120_p1 = p_mux_mux_mux_fu_1112_p3;
assign p_mux_mux_mux_fu_1112_p3 = ((brmerge_demorgan_fu_1082_p2[0:0] === 1'b1) ? p_mux_mux_fu_1104_p3 : p_mux_cast_fu_1088_p1);
assign p_mux_mux_mux_mux_fu_1136_p3 = ((brmerge3_demorgan_fu_1124_p2[0:0] === 1'b1) ? ap_const_lv3_5 : ap_const_lv3_4);
assign p_mux_mux_mux_mux_mux_fu_1144_p3 = ((brmerge2_demorgan_fu_1098_p2[0:0] === 1'b1) ? p_mux_mux_mux_mux_fu_1136_p3 : p_mux_mux_mux_cast_fu_1120_p1);
assign p_mux_mux_mux_mux_mux_mux_cast_s_fu_1164_p3 = ((brmerge5_demorgan_fu_1152_p2[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_6);
assign p_mux_mux_mux_mux_mux_mux_mux_fu_1172_p3 = ((brmerge4_demorgan_fu_1130_p2[0:0] === 1'b1) ? p_mux_mux_mux_mux_mux_mux_cast_s_fu_1164_p3 : p_mux_mux_mux_mux_mux_fu_1144_p3);
assign parser2arp_V_data_V0_status = (parser2arp_V_data_V_empty_n & parser2arp_V_strb_V_empty_n & parser2arp_V_user_V_empty_n & parser2arp_V_last_V_empty_n);
assign parser2arp_V_data_V_read = parser2arp_V_data_V0_update;
assign parser2arp_V_last_V_read = parser2arp_V_data_V0_update;
assign parser2arp_V_strb_V_read = parser2arp_V_data_V0_update;
assign parser2arp_V_user_V_read = parser2arp_V_data_V0_update;
assign sel_tmp10_fu_1606_p2 = (sel_tmp46_demorgan_reg_1891 ^ ap_const_lv1_1);
assign sel_tmp11_fu_1611_p2 = (or_cond9_reg_1865 & sel_tmp10_fu_1606_p2);
assign sel_tmp13_demorgan_fu_1456_p2 = (sel_tmp6_demorgan_fu_1438_p2 | or_cond5_fu_1372_p2);
assign sel_tmp1_fu_1566_p2 = (or_cond2_93_reg_1840 ^ ap_const_lv1_1);
assign sel_tmp22_demorgan_fu_1462_p2 = (sel_tmp13_demorgan_fu_1456_p2 | or_cond6_fu_1384_p2);
assign sel_tmp2_fu_1571_p2 = (or_cond3_94_reg_1845 & sel_tmp1_fu_1566_p2);
assign sel_tmp33_demorgan_fu_1468_p2 = (sel_tmp22_demorgan_fu_1462_p2 | or_cond7_fu_1396_p2);
assign sel_tmp3_fu_1581_p2 = (or_cond6_reg_1850 & sel_tmp_fu_1576_p2);
assign sel_tmp46_demorgan_fu_1474_p2 = (sel_tmp33_demorgan_fu_1468_p2 | or_cond8_fu_1408_p2);
assign sel_tmp4_fu_1586_p2 = (sel_tmp22_demorgan_reg_1881 ^ ap_const_lv1_1);
assign sel_tmp5_fu_1591_p2 = (or_cond7_reg_1855 & sel_tmp4_fu_1586_p2);
assign sel_tmp6_demorgan_fu_1438_p2 = (or_cond2_93_fu_1348_p2 | or_cond3_94_fu_1360_p2);
assign sel_tmp6_fu_1444_p2 = (sel_tmp6_demorgan_fu_1438_p2 ^ ap_const_lv1_1);
assign sel_tmp7_fu_1450_p2 = (or_cond5_fu_1372_p2 & sel_tmp6_fu_1444_p2);
assign sel_tmp8_fu_1596_p2 = (sel_tmp33_demorgan_reg_1886 ^ ap_const_lv1_1);
assign sel_tmp9_fu_1601_p2 = (or_cond8_reg_1860 & sel_tmp8_fu_1596_p2);
assign sel_tmp_fu_1576_p2 = (sel_tmp13_demorgan_reg_1876 ^ ap_const_lv1_1);
assign sendCount_load_load_fu_597_p1 = sendCount;
assign storemerge2_fu_1056_p3 = ((brmerge7_fu_1024_p2[0:0] === 1'b1) ? p_9_cast_cast_cast_fu_1048_p3 : ap_const_lv3_3);
assign tempEntry_ipAddress_V_fu_674_p1 = protoAddrSrc_V;
assign tmp13_fu_1480_p2 = (or_cond9_fu_1420_p2 | or_cond1_95_fu_1432_p2);
assign tmp17_fu_1036_p2 = (tmp_26_fu_1030_p2 & tmp_25_fu_1006_p2);
assign tmp_16_nbreadreq_fu_262_p3 = queryIP_V_V_empty_n;
assign tmp_17_fu_1342_p2 = (inputIP_V == arpTable_filterEntries_ipAddre_7? 1'b1: 1'b0);
assign tmp_18_fu_686_p4 = {{protoAddrSrc_V[ap_const_lv32_1E : ap_const_lv32_10]}};
assign tmp_19_fu_1486_p2 = (tmp13_fu_1480_p2 | sel_tmp46_demorgan_fu_1474_p2);
assign tmp_20_fu_1286_p2 = (replyCounter_V == ap_const_lv32_EE6B2800? 1'b1: 1'b0);
assign tmp_22_fu_1292_p2 = (replyCounter_V + ap_const_lv32_1);
assign tmp_24_fu_1000_p2 = (opCode_V_loc_phi_fu_303_p14 == ap_const_lv16_100? 1'b1: 1'b0);
assign tmp_25_fu_1006_p2 = (protoAddrDst_V_loc_phi_fu_322_p14 == ap_const_lv32_1010101? 1'b1: 1'b0);
assign tmp_26_fu_1030_p2 = (opCode_V_loc_phi_fu_303_p14 == ap_const_lv16_200? 1'b1: 1'b0);
assign tmp_27_fu_993_p2 = (wordCount + ap_const_lv16_1);
assign tmp_29_fu_1330_p1 = inputIP_V[15:0];
assign tmp_30_fu_700_p1 = protoAddrSrc_V[15:0];
assign tmp_31_fu_941_p1 = parser2arp_V_data_V_dout[31:0];
assign tmp_32_fu_875_p1 = parser2arp_V_data_V_dout[15:0];
assign tmp_33_fu_837_p1 = parser2arp_V_data_V_dout[31:0];
assign tmp_34_fu_795_p1 = parser2arp_V_data_V_dout[15:0];
assign tmp_57_1_fu_1354_p2 = (inputIP_V == arpTable_filterEntries_ipAddre_6? 1'b1: 1'b0);
assign tmp_57_2_fu_1366_p2 = (inputIP_V == arpTable_filterEntries_ipAddre_5? 1'b1: 1'b0);
assign tmp_57_3_fu_1378_p2 = (inputIP_V == arpTable_filterEntries_ipAddre_4? 1'b1: 1'b0);
assign tmp_57_4_fu_1390_p2 = (inputIP_V == arpTable_filterEntries_ipAddre_3? 1'b1: 1'b0);
assign tmp_57_5_fu_1402_p2 = (inputIP_V == arpTable_filterEntries_ipAddre_2? 1'b1: 1'b0);
assign tmp_57_6_fu_1414_p2 = (inputIP_V == arpTable_filterEntries_ipAddre_1? 1'b1: 1'b0);
assign tmp_57_7_fu_1426_p2 = (inputIP_V == arpTable_filterEntries_ipAddre? 1'b1: 1'b0);
assign tmp_V_fu_1747_p3 = ((ap_reg_ppstg_tmp_19_reg_1896_pp0_it1[0:0] === 1'b1) ? tmp_13_fu_1726_p10 : ap_const_lv48_0);
assign tmp_last_V_fu_768_p1 = parser2arp_V_last_V_dout;
assign tmp_s_fu_1076_p2 = (inputIP_V == tempEntry_ipAddress_V_fu_674_p1? 1'b1: 1'b0);
assign tmp_strb_V_24_fu_1561_p1 = $signed(ap_reg_phiprechg_tmp_strb_V_reg_483pp0_it1);
assign tmp_strb_V_26_fu_1516_p1 = $signed(ap_reg_phiprechg_tmp_strb_V_25_reg_402pp0_it1);
assign wordCount_load_load_fu_772_p1 = wordCount;


endmodule //hlsExample_arp_server

