

================================================================
== Vivado HLS Report for 'matrix_conv'
================================================================
* Date:           Thu Dec 19 03:02:32 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final_project
* Solution:       solution_opt_latency
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.477|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    8|    8|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [10 x i8]* %a_0, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 10 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (2.32ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 11 'load' 'a_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 12 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 13 'load' 'b_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr [10 x i8]* %a_0, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 14 'getelementptr' 'a_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%a_0_load_1 = load i8* %a_0_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 15 'load' 'a_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr [3 x i8]* %b_0, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 16 'getelementptr' 'b_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%b_0_load_2 = load i8* %b_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 17 'load' 'b_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [10 x i8]* %a_1, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 18 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 19 'load' 'a_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr [10 x i8]* %a_1, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 20 'getelementptr' 'a_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%a_1_load_1 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 21 'load' 'a_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr [3 x i8]* %b_1, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 22 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%b_1_load_1 = load i8* %b_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 23 'load' 'b_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [10 x i8]* %a_2, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 24 'getelementptr' 'a_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 25 'load' 'a_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_2_addr_1 = getelementptr [10 x i8]* %a_2, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 26 'getelementptr' 'a_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%a_2_load_1 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 27 'load' 'a_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr [3 x i8]* %b_2, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 28 'getelementptr' 'b_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%b_2_load_1 = load i8* %b_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 29 'load' 'b_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr [3 x i8]* %b_2, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 30 'getelementptr' 'b_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%b_2_load_2 = load i8* %b_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 31 'load' 'b_2_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [10 x i8]* %a_3, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 32 'getelementptr' 'a_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 33 'load' 'a_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%a_3_addr_1 = getelementptr [10 x i8]* %a_3, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 34 'getelementptr' 'a_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%a_3_load_1 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 35 'load' 'a_3_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [10 x i8]* %a_4, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 36 'getelementptr' 'a_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 37 'load' 'a_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%a_4_addr_1 = getelementptr [10 x i8]* %a_4, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 38 'getelementptr' 'a_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%a_4_load_1 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 39 'load' 'a_4_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr [10 x i8]* %a_5, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 40 'getelementptr' 'a_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%a_5_load = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 41 'load' 'a_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%a_5_addr_1 = getelementptr [10 x i8]* %a_5, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 42 'getelementptr' 'a_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%a_5_load_1 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 43 'load' 'a_5_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr [10 x i8]* %a_6, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 44 'getelementptr' 'a_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%a_6_load = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 45 'load' 'a_6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%a_6_addr_1 = getelementptr [10 x i8]* %a_6, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 46 'getelementptr' 'a_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%a_6_load_1 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 47 'load' 'a_6_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr [10 x i8]* %a_7, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 48 'getelementptr' 'a_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%a_7_load = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 49 'load' 'a_7_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%a_7_addr_1 = getelementptr [10 x i8]* %a_7, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 50 'getelementptr' 'a_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%a_7_load_1 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 51 'load' 'a_7_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%b_1_load_4 = load i8* %b_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 52 'load' 'b_1_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%a_8_addr_1 = getelementptr [10 x i8]* %a_8, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 53 'getelementptr' 'a_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%a_8_load_1 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 54 'load' 'a_8_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%a_8_addr_2 = getelementptr [10 x i8]* %a_8, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 55 'getelementptr' 'a_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (2.32ns)   --->   "%a_8_load_2 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 56 'load' 'a_8_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%a_9_addr_1 = getelementptr [10 x i8]* %a_9, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 57 'getelementptr' 'a_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%a_9_load_1 = load i8* %a_9_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 58 'load' 'a_9_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%a_9_addr_2 = getelementptr [10 x i8]* %a_9, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 59 'getelementptr' 'a_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (2.32ns)   --->   "%a_9_load_2 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 60 'load' 'a_9_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 6.49>
ST_2 : Operation 61 [1/2] (2.32ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 61 'load' 'a_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = sext i8 %a_0_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 62 'sext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/2] (2.32ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 63 'load' 'b_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = sext i8 %b_0_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 64 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (4.17ns)   --->   "%tmp_7 = mul i16 %tmp_s, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 65 'mul' 'tmp_7' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%a_0_load_1 = load i8* %a_0_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 66 'load' 'a_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_0_0_0_1 = sext i8 %a_0_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 67 'sext' 'tmp_0_0_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%a_0_addr_2 = getelementptr [10 x i8]* %a_0, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 68 'getelementptr' 'a_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (2.32ns)   --->   "%a_0_load_2 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 69 'load' 'a_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 70 [1/2] (2.32ns)   --->   "%b_0_load_2 = load i8* %b_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 70 'load' 'b_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 71 [1/2] (2.32ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 71 'load' 'a_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_0_0_1 = sext i8 %a_1_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 72 'sext' 'tmp_0_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 73 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 74 'load' 'b_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 75 [1/2] (2.32ns)   --->   "%a_1_load_1 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 75 'load' 'a_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_0_0_1_1 = sext i8 %a_1_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 76 'sext' 'tmp_0_0_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/2] (2.32ns)   --->   "%b_1_load_1 = load i8* %b_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 77 'load' 'b_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3_0_0_1_1 = sext i8 %b_1_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 78 'sext' 'tmp_3_0_0_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (4.17ns)   --->   "%tmp_7_0_0_1_1 = mul i16 %tmp_0_0_1_1, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 79 'mul' 'tmp_7_0_0_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%a_1_addr_2 = getelementptr [10 x i8]* %a_1, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 80 'getelementptr' 'a_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (2.32ns)   --->   "%a_1_load_2 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 81 'load' 'a_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr [3 x i8]* %b_1, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 82 'getelementptr' 'b_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (2.32ns)   --->   "%b_1_load_2 = load i8* %b_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 83 'load' 'b_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 84 'load' 'a_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_0_0_2 = sext i8 %a_2_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 85 'sext' 'tmp_0_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%a_2_load_1 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 86 'load' 'a_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_0_0_2_1 = sext i8 %a_2_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 87 'sext' 'tmp_0_0_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/2] (2.32ns)   --->   "%b_2_load_1 = load i8* %b_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 88 'load' 'b_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_3_0_0_2_1 = sext i8 %b_2_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 89 'sext' 'tmp_3_0_0_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (4.17ns)   --->   "%tmp_7_0_0_2_1 = mul i16 %tmp_0_0_2_1, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 90 'mul' 'tmp_7_0_0_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%a_2_addr_2 = getelementptr [10 x i8]* %a_2, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 91 'getelementptr' 'a_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (2.32ns)   --->   "%a_2_load_2 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 92 'load' 'a_2_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 93 [1/2] (2.32ns)   --->   "%b_2_load_2 = load i8* %b_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 93 'load' 'b_2_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 94 [1/1] (4.17ns)   --->   "%tmp_7_0_1 = mul i16 %tmp_0_0_0_1, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 94 'mul' 'tmp_7_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%a_0_addr_3 = getelementptr [10 x i8]* %a_0, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 95 'getelementptr' 'a_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (2.32ns)   --->   "%a_0_load_3 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 96 'load' 'a_0_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%a_1_addr_3 = getelementptr [10 x i8]* %a_1, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 97 'getelementptr' 'a_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (2.32ns)   --->   "%a_1_load_3 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 98 'load' 'a_1_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%a_2_addr_3 = getelementptr [10 x i8]* %a_2, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 99 'getelementptr' 'a_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (2.32ns)   --->   "%a_2_load_3 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 100 'load' 'a_2_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 101 [1/1] (4.17ns)   --->   "%tmp_7_1 = mul i16 %tmp_0_0_1, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 101 'mul' 'tmp_7_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (4.17ns)   --->   "%tmp_7_1_0_1_1 = mul i16 %tmp_0_0_2_1, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 102 'mul' 'tmp_7_1_0_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/2] (2.32ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 103 'load' 'a_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_1_0_2 = sext i8 %a_3_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 104 'sext' 'tmp_1_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/2] (2.32ns)   --->   "%a_3_load_1 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 105 'load' 'a_3_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_1_0_2_1 = sext i8 %a_3_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 106 'sext' 'tmp_1_0_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (4.17ns)   --->   "%tmp_7_1_0_2_1 = mul i16 %tmp_1_0_2_1, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 107 'mul' 'tmp_7_1_0_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%a_3_addr_2 = getelementptr [10 x i8]* %a_3, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 108 'getelementptr' 'a_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.32ns)   --->   "%a_3_load_2 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 109 'load' 'a_3_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 110 [1/1] (4.17ns)   --->   "%tmp_7_1_1 = mul i16 %tmp_0_0_1_1, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 110 'mul' 'tmp_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%a_3_addr_3 = getelementptr [10 x i8]* %a_3, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 111 'getelementptr' 'a_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (2.32ns)   --->   "%a_3_load_3 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 112 'load' 'a_3_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 113 [1/1] (4.17ns)   --->   "%tmp_7_2 = mul i16 %tmp_0_0_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 113 'mul' 'tmp_7_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (4.17ns)   --->   "%tmp_7_2_0_1_1 = mul i16 %tmp_1_0_2_1, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 114 'mul' 'tmp_7_2_0_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/2] (2.32ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 115 'load' 'a_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_2_0_2 = sext i8 %a_4_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 116 'sext' 'tmp_2_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/2] (2.32ns)   --->   "%a_4_load_1 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 117 'load' 'a_4_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2_0_2_1 = sext i8 %a_4_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 118 'sext' 'tmp_2_0_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (4.17ns)   --->   "%tmp_7_2_0_2_1 = mul i16 %tmp_2_0_2_1, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 119 'mul' 'tmp_7_2_0_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%a_4_addr_2 = getelementptr [10 x i8]* %a_4, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 120 'getelementptr' 'a_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (2.32ns)   --->   "%a_4_load_2 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 121 'load' 'a_4_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 122 [1/1] (4.17ns)   --->   "%tmp_7_2_1 = mul i16 %tmp_0_0_2_1, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 122 'mul' 'tmp_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%a_4_addr_3 = getelementptr [10 x i8]* %a_4, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 123 'getelementptr' 'a_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (2.32ns)   --->   "%a_4_load_3 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 124 'load' 'a_4_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 125 [1/1] (4.17ns)   --->   "%tmp_7_3 = mul i16 %tmp_1_0_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 125 'mul' 'tmp_7_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (4.17ns)   --->   "%tmp_7_3_0_1_1 = mul i16 %tmp_2_0_2_1, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 126 'mul' 'tmp_7_3_0_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/2] (2.32ns)   --->   "%a_5_load = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 127 'load' 'a_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_3_0_2 = sext i8 %a_5_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 128 'sext' 'tmp_3_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/2] (2.32ns)   --->   "%a_5_load_1 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 129 'load' 'a_5_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_3_0_2_1 = sext i8 %a_5_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 130 'sext' 'tmp_3_0_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (4.17ns)   --->   "%tmp_7_3_0_2_1 = mul i16 %tmp_3_0_2_1, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 131 'mul' 'tmp_7_3_0_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%a_5_addr_2 = getelementptr [10 x i8]* %a_5, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 132 'getelementptr' 'a_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (2.32ns)   --->   "%a_5_load_2 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 133 'load' 'a_5_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 134 [1/1] (4.17ns)   --->   "%tmp_7_3_1 = mul i16 %tmp_1_0_2_1, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 134 'mul' 'tmp_7_3_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%a_5_addr_3 = getelementptr [10 x i8]* %a_5, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 135 'getelementptr' 'a_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (2.32ns)   --->   "%a_5_load_3 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 136 'load' 'a_5_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 137 [1/1] (4.17ns)   --->   "%tmp_7_4 = mul i16 %tmp_2_0_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 137 'mul' 'tmp_7_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (4.17ns)   --->   "%tmp_7_4_0_1_1 = mul i16 %tmp_3_0_2_1, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 138 'mul' 'tmp_7_4_0_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/2] (2.32ns)   --->   "%a_6_load = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 139 'load' 'a_6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 140 [1/2] (2.32ns)   --->   "%a_6_load_1 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 140 'load' 'a_6_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_4_0_2_1 = sext i8 %a_6_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 141 'sext' 'tmp_4_0_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (4.17ns)   --->   "%tmp_7_4_0_2_1 = mul i16 %tmp_4_0_2_1, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 142 'mul' 'tmp_7_4_0_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%a_6_addr_2 = getelementptr [10 x i8]* %a_6, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 143 'getelementptr' 'a_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (2.32ns)   --->   "%a_6_load_2 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 144 'load' 'a_6_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 145 [1/1] (4.17ns)   --->   "%tmp_7_4_1 = mul i16 %tmp_2_0_2_1, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 145 'mul' 'tmp_7_4_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%a_6_addr_3 = getelementptr [10 x i8]* %a_6, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 146 'getelementptr' 'a_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (2.32ns)   --->   "%a_6_load_3 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 147 'load' 'a_6_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 148 [1/1] (4.17ns)   --->   "%tmp_7_5 = mul i16 %tmp_3_0_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 148 'mul' 'tmp_7_5' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (4.17ns)   --->   "%tmp_7_5_0_1_1 = mul i16 %tmp_4_0_2_1, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 149 'mul' 'tmp_7_5_0_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/2] (2.32ns)   --->   "%a_7_load = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 150 'load' 'a_7_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 151 [1/2] (2.32ns)   --->   "%a_7_load_1 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 151 'load' 'a_7_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_5_0_2_1 = sext i8 %a_7_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 152 'sext' 'tmp_5_0_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (4.17ns)   --->   "%tmp_7_5_0_2_1 = mul i16 %tmp_5_0_2_1, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 153 'mul' 'tmp_7_5_0_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%a_7_addr_2 = getelementptr [10 x i8]* %a_7, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 154 'getelementptr' 'a_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [2/2] (2.32ns)   --->   "%a_7_load_2 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 155 'load' 'a_7_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 156 [2/2] (2.32ns)   --->   "%b_0_load_3 = load i8* %b_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 156 'load' 'b_0_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 157 [2/2] (2.32ns)   --->   "%b_0_load_5 = load i8* %b_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 157 'load' 'b_0_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 158 [1/2] (2.32ns)   --->   "%b_1_load_4 = load i8* %b_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 158 'load' 'b_1_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_3_5_1_1_1 = sext i8 %b_1_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 159 'sext' 'tmp_3_5_1_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%a_7_addr_3 = getelementptr [10 x i8]* %a_7, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 160 'getelementptr' 'a_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [2/2] (2.32ns)   --->   "%a_7_load_3 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 161 'load' 'a_7_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 162 [2/2] (2.32ns)   --->   "%b_2_load_4 = load i8* %b_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 162 'load' 'b_2_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 163 [2/2] (2.32ns)   --->   "%b_2_load_5 = load i8* %b_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 163 'load' 'b_2_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 164 [1/1] (4.17ns)   --->   "%tmp_7_6_0_1_1 = mul i16 %tmp_5_0_2_1, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 164 'mul' 'tmp_7_6_0_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/2] (2.32ns)   --->   "%a_8_load_1 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 165 'load' 'a_8_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_6_0_2_1 = sext i8 %a_8_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 166 'sext' 'tmp_6_0_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/2] (2.32ns)   --->   "%a_8_load_2 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 167 'load' 'a_8_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_6_0_2_2 = sext i8 %a_8_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 168 'sext' 'tmp_6_0_2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%a_8_addr_3 = getelementptr [10 x i8]* %a_8, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 169 'getelementptr' 'a_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [2/2] (2.32ns)   --->   "%a_8_load_3 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 170 'load' 'a_8_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%a_8_addr_4 = getelementptr [10 x i8]* %a_8, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 171 'getelementptr' 'a_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [2/2] (2.32ns)   --->   "%a_8_load_4 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 172 'load' 'a_8_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 173 [1/1] (4.17ns)   --->   "%tmp_7_7_0_1_1 = mul i16 %tmp_6_0_2_1, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 173 'mul' 'tmp_7_7_0_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/2] (2.32ns)   --->   "%a_9_load_1 = load i8* %a_9_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 174 'load' 'a_9_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 175 [1/2] (2.32ns)   --->   "%a_9_load_2 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 175 'load' 'a_9_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 176 [1/1] (4.17ns)   --->   "%tmp_7_7_1_1_1 = mul i16 %tmp_6_0_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 176 'mul' 'tmp_7_7_1_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%a_9_addr_3 = getelementptr [10 x i8]* %a_9, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 177 'getelementptr' 'a_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [2/2] (2.32ns)   --->   "%a_9_load_3 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 178 'load' 'a_9_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%a_9_addr_4 = getelementptr [10 x i8]* %a_9, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 179 'getelementptr' 'a_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [2/2] (2.32ns)   --->   "%a_9_load_4 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 180 'load' 'a_9_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 8.70>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr [3 x i8]* %b_0, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 181 'getelementptr' 'b_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (2.32ns)   --->   "%b_0_load_1 = load i8* %b_0_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 182 'load' 'b_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 183 [1/2] (2.32ns)   --->   "%a_0_load_2 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 183 'load' 'a_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_0_0_0_2 = sext i8 %a_0_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 184 'sext' 'tmp_0_0_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_3_0_0_0_2 = sext i8 %b_0_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 185 'sext' 'tmp_3_0_0_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (4.17ns)   --->   "%tmp_7_0_0_0_2 = mul i16 %tmp_0_0_0_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 186 'mul' 'tmp_7_0_0_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/2] (2.32ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 187 'load' 'b_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 188 [1/2] (2.32ns)   --->   "%a_1_load_2 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 188 'load' 'a_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_0_0_1_2 = sext i8 %a_1_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 189 'sext' 'tmp_0_0_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/2] (2.32ns)   --->   "%b_1_load_2 = load i8* %b_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 190 'load' 'b_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_3_0_0_1_2 = sext i8 %b_1_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 191 'sext' 'tmp_3_0_0_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (3.36ns) (grouped into DSP with root node tmp4)   --->   "%tmp_7_0_0_1_2 = mul i16 %tmp_0_0_1_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 192 'mul' 'tmp_7_0_0_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 193 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [2/2] (2.32ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 194 'load' 'b_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 195 [1/2] (2.32ns)   --->   "%a_2_load_2 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 195 'load' 'a_2_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_0_0_2_2 = sext i8 %a_2_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 196 'sext' 'tmp_0_0_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_3_0_0_2_2 = sext i8 %b_2_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 197 'sext' 'tmp_3_0_0_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (3.36ns) (grouped into DSP with root node tmp6)   --->   "%tmp_7_0_0_2_2 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 198 'mul' 'tmp_7_0_0_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 199 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp4 = add i16 %tmp_7_0_0_1_1, %tmp_7_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 199 'add' 'tmp4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 200 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp6 = add i16 %tmp_7_0_0_2_1, %tmp_7_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 200 'add' 'tmp6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 201 [1/2] (2.32ns)   --->   "%a_0_load_3 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 201 'load' 'a_0_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_0_1_0_2 = sext i8 %a_0_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 202 'sext' 'tmp_0_1_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (4.17ns)   --->   "%tmp_7_0_1_0_2 = mul i16 %tmp_0_1_0_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 203 'mul' 'tmp_7_0_1_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (4.17ns)   --->   "%tmp_7_0_1_1_1 = mul i16 %tmp_0_0_1_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 204 'mul' 'tmp_7_0_1_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/2] (2.32ns)   --->   "%a_1_load_3 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 205 'load' 'a_1_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_0_1_1_2 = sext i8 %a_1_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 206 'sext' 'tmp_0_1_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (4.17ns)   --->   "%tmp_7_0_1_2_1 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 207 'mul' 'tmp_7_0_1_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/2] (2.32ns)   --->   "%a_2_load_3 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 208 'load' 'a_2_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_0_1_2_2 = sext i8 %a_2_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 209 'sext' 'tmp_0_1_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (4.17ns)   --->   "%tmp_7_0_2 = mul i16 %tmp_0_0_0_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 210 'mul' 'tmp_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%a_0_addr_4 = getelementptr [10 x i8]* %a_0, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 211 'getelementptr' 'a_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [2/2] (2.32ns)   --->   "%a_0_load_4 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 212 'load' 'a_0_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 213 [1/1] (4.17ns)   --->   "%tmp_7_0_2_1_1 = mul i16 %tmp_0_1_1_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 213 'mul' 'tmp_7_0_2_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%a_1_addr_4 = getelementptr [10 x i8]* %a_1, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 214 'getelementptr' 'a_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [2/2] (2.32ns)   --->   "%a_1_load_4 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 215 'load' 'a_1_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 216 [1/1] (4.17ns)   --->   "%tmp_7_0_2_2_1 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 216 'mul' 'tmp_7_0_2_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%a_2_addr_4 = getelementptr [10 x i8]* %a_2, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 217 'getelementptr' 'a_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [2/2] (2.32ns)   --->   "%a_2_load_4 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 218 'load' 'a_2_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 219 [1/1] (4.17ns)   --->   "%tmp_7_0_3 = mul i16 %tmp_0_1_0_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 219 'mul' 'tmp_7_0_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%a_0_addr_5 = getelementptr [10 x i8]* %a_0, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 220 'getelementptr' 'a_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [2/2] (2.32ns)   --->   "%a_0_load_5 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 221 'load' 'a_0_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%a_1_addr_5 = getelementptr [10 x i8]* %a_1, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 222 'getelementptr' 'a_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [2/2] (2.32ns)   --->   "%a_1_load_5 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 223 'load' 'a_1_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%a_2_addr_5 = getelementptr [10 x i8]* %a_2, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 224 'getelementptr' 'a_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [2/2] (2.32ns)   --->   "%a_2_load_5 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 225 'load' 'a_2_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 226 [1/1] (4.17ns)   --->   "%tmp_7_1_0_0_2 = mul i16 %tmp_0_0_1_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 226 'mul' 'tmp_7_1_0_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (3.36ns) (grouped into DSP with root node tmp60)   --->   "%tmp_7_1_0_1_2 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 227 'mul' 'tmp_7_1_0_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 228 [1/2] (2.32ns)   --->   "%a_3_load_2 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 228 'load' 'a_3_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_1_0_2_2 = sext i8 %a_3_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 229 'sext' 'tmp_1_0_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (3.36ns) (grouped into DSP with root node tmp62)   --->   "%tmp_7_1_0_2_2 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 230 'mul' 'tmp_7_1_0_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 231 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp60 = add i16 %tmp_7_1_0_1_1, %tmp_7_1_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 231 'add' 'tmp60' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 232 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp62 = add i16 %tmp_7_1_0_2_1, %tmp_7_1_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 232 'add' 'tmp62' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 233 [1/1] (4.17ns)   --->   "%tmp_7_1_1_0_2 = mul i16 %tmp_0_1_1_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 233 'mul' 'tmp_7_1_1_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (4.17ns)   --->   "%tmp_7_1_1_1_1 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 234 'mul' 'tmp_7_1_1_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (4.17ns)   --->   "%tmp_7_1_1_2_1 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 235 'mul' 'tmp_7_1_1_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/2] (2.32ns)   --->   "%a_3_load_3 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 236 'load' 'a_3_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_1_1_2_2 = sext i8 %a_3_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 237 'sext' 'tmp_1_1_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (4.17ns)   --->   "%tmp_7_1_2 = mul i16 %tmp_0_0_1_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 238 'mul' 'tmp_7_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (4.17ns)   --->   "%tmp_7_1_2_1_1 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 239 'mul' 'tmp_7_1_2_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (4.17ns)   --->   "%tmp_7_1_2_2_1 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 240 'mul' 'tmp_7_1_2_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%a_3_addr_4 = getelementptr [10 x i8]* %a_3, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 241 'getelementptr' 'a_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [2/2] (2.32ns)   --->   "%a_3_load_4 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 242 'load' 'a_3_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 243 [1/1] (4.17ns)   --->   "%tmp_7_1_3 = mul i16 %tmp_0_1_1_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 243 'mul' 'tmp_7_1_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%a_3_addr_5 = getelementptr [10 x i8]* %a_3, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 244 'getelementptr' 'a_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [2/2] (2.32ns)   --->   "%a_3_load_5 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 245 'load' 'a_3_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 246 [1/1] (4.17ns)   --->   "%tmp_7_2_0_0_2 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 246 'mul' 'tmp_7_2_0_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (3.36ns) (grouped into DSP with root node tmp116)   --->   "%tmp_7_2_0_1_2 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 247 'mul' 'tmp_7_2_0_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 248 [1/2] (2.32ns)   --->   "%a_4_load_2 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 248 'load' 'a_4_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_2_0_2_2 = sext i8 %a_4_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 249 'sext' 'tmp_2_0_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (3.36ns) (grouped into DSP with root node tmp118)   --->   "%tmp_7_2_0_2_2 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 250 'mul' 'tmp_7_2_0_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 251 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp116 = add i16 %tmp_7_2_0_1_1, %tmp_7_2_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 251 'add' 'tmp116' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 252 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp118 = add i16 %tmp_7_2_0_2_1, %tmp_7_2_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 252 'add' 'tmp118' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 253 [1/1] (4.17ns)   --->   "%tmp_7_2_1_0_2 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 253 'mul' 'tmp_7_2_1_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (4.17ns)   --->   "%tmp_7_2_1_1_1 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 254 'mul' 'tmp_7_2_1_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (4.17ns)   --->   "%tmp_7_2_1_2_1 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 255 'mul' 'tmp_7_2_1_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/2] (2.32ns)   --->   "%a_4_load_3 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 256 'load' 'a_4_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_2_1_2_2 = sext i8 %a_4_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 257 'sext' 'tmp_2_1_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (4.17ns)   --->   "%tmp_7_2_2 = mul i16 %tmp_0_0_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 258 'mul' 'tmp_7_2_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (4.17ns)   --->   "%tmp_7_2_2_1_1 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 259 'mul' 'tmp_7_2_2_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (4.17ns)   --->   "%tmp_7_2_2_2_1 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 260 'mul' 'tmp_7_2_2_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%a_4_addr_4 = getelementptr [10 x i8]* %a_4, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 261 'getelementptr' 'a_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [2/2] (2.32ns)   --->   "%a_4_load_4 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 262 'load' 'a_4_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 263 [1/1] (4.17ns)   --->   "%tmp_7_2_3 = mul i16 %tmp_0_1_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 263 'mul' 'tmp_7_2_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%a_4_addr_5 = getelementptr [10 x i8]* %a_4, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 264 'getelementptr' 'a_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [2/2] (2.32ns)   --->   "%a_4_load_5 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 265 'load' 'a_4_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 266 [1/1] (4.17ns)   --->   "%tmp_7_3_0_0_2 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 266 'mul' 'tmp_7_3_0_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (3.36ns) (grouped into DSP with root node tmp172)   --->   "%tmp_7_3_0_1_2 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 267 'mul' 'tmp_7_3_0_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 268 [1/2] (2.32ns)   --->   "%a_5_load_2 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 268 'load' 'a_5_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_3_0_2_2 = sext i8 %a_5_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 269 'sext' 'tmp_3_0_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (3.36ns) (grouped into DSP with root node tmp174)   --->   "%tmp_7_3_0_2_2 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 270 'mul' 'tmp_7_3_0_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 271 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp172 = add i16 %tmp_7_3_0_1_1, %tmp_7_3_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 271 'add' 'tmp172' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 272 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp174 = add i16 %tmp_7_3_0_2_1, %tmp_7_3_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 272 'add' 'tmp174' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 273 [1/1] (4.17ns)   --->   "%tmp_7_3_1_0_2 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 273 'mul' 'tmp_7_3_1_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (4.17ns)   --->   "%tmp_7_3_1_1_1 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 274 'mul' 'tmp_7_3_1_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (4.17ns)   --->   "%tmp_7_3_1_2_1 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 275 'mul' 'tmp_7_3_1_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/2] (2.32ns)   --->   "%a_5_load_3 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 276 'load' 'a_5_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_3_1_2_2 = sext i8 %a_5_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 277 'sext' 'tmp_3_1_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (4.17ns)   --->   "%tmp_7_3_2 = mul i16 %tmp_1_0_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 278 'mul' 'tmp_7_3_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (4.17ns)   --->   "%tmp_7_3_2_1_1 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 279 'mul' 'tmp_7_3_2_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (4.17ns)   --->   "%tmp_7_3_2_2_1 = mul i16 %tmp_3_1_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 280 'mul' 'tmp_7_3_2_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%a_5_addr_4 = getelementptr [10 x i8]* %a_5, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 281 'getelementptr' 'a_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [2/2] (2.32ns)   --->   "%a_5_load_4 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 282 'load' 'a_5_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 283 [1/1] (4.17ns)   --->   "%tmp_7_3_3 = mul i16 %tmp_1_1_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 283 'mul' 'tmp_7_3_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%a_5_addr_5 = getelementptr [10 x i8]* %a_5, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 284 'getelementptr' 'a_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [2/2] (2.32ns)   --->   "%a_5_load_5 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 285 'load' 'a_5_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 286 [1/1] (4.17ns)   --->   "%tmp_7_4_0_0_2 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 286 'mul' 'tmp_7_4_0_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (3.36ns) (grouped into DSP with root node tmp228)   --->   "%tmp_7_4_0_1_2 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 287 'mul' 'tmp_7_4_0_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_4_0_2 = sext i8 %a_6_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 288 'sext' 'tmp_4_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/2] (2.32ns)   --->   "%a_6_load_2 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 289 'load' 'a_6_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_4_0_2_2 = sext i8 %a_6_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 290 'sext' 'tmp_4_0_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (3.36ns) (grouped into DSP with root node tmp230)   --->   "%tmp_7_4_0_2_2 = mul i16 %tmp_4_0_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 291 'mul' 'tmp_7_4_0_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 292 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp228 = add i16 %tmp_7_4_0_1_1, %tmp_7_4_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 292 'add' 'tmp228' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 293 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp230 = add i16 %tmp_7_4_0_2_1, %tmp_7_4_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 293 'add' 'tmp230' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 294 [1/1] (4.17ns)   --->   "%tmp_7_4_1_0_2 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 294 'mul' 'tmp_7_4_1_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (4.17ns)   --->   "%tmp_7_4_1_1_1 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 295 'mul' 'tmp_7_4_1_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (4.17ns)   --->   "%tmp_7_4_1_2_1 = mul i16 %tmp_4_0_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 296 'mul' 'tmp_7_4_1_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/2] (2.32ns)   --->   "%a_6_load_3 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 297 'load' 'a_6_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_4_1_2_2 = sext i8 %a_6_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 298 'sext' 'tmp_4_1_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (4.17ns)   --->   "%tmp_7_4_2 = mul i16 %tmp_2_0_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 299 'mul' 'tmp_7_4_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (4.17ns)   --->   "%tmp_7_4_2_1_1 = mul i16 %tmp_3_1_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 300 'mul' 'tmp_7_4_2_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (4.17ns)   --->   "%tmp_7_4_2_2_1 = mul i16 %tmp_4_1_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 301 'mul' 'tmp_7_4_2_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%a_6_addr_4 = getelementptr [10 x i8]* %a_6, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 302 'getelementptr' 'a_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [2/2] (2.32ns)   --->   "%a_6_load_4 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 303 'load' 'a_6_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 304 [1/1] (4.17ns)   --->   "%tmp_7_4_3 = mul i16 %tmp_2_1_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 304 'mul' 'tmp_7_4_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%a_6_addr_5 = getelementptr [10 x i8]* %a_6, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 305 'getelementptr' 'a_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [2/2] (2.32ns)   --->   "%a_6_load_5 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 306 'load' 'a_6_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 307 [1/1] (4.17ns)   --->   "%tmp_7_5_0_0_2 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 307 'mul' 'tmp_7_5_0_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (3.36ns) (grouped into DSP with root node tmp284)   --->   "%tmp_7_5_0_1_2 = mul i16 %tmp_4_0_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 308 'mul' 'tmp_7_5_0_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_5_0_2 = sext i8 %a_7_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 309 'sext' 'tmp_5_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/2] (2.32ns)   --->   "%a_7_load_2 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 310 'load' 'a_7_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_5_0_2_2 = sext i8 %a_7_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 311 'sext' 'tmp_5_0_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (3.36ns) (grouped into DSP with root node tmp286)   --->   "%tmp_7_5_0_2_2 = mul i16 %tmp_5_0_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 312 'mul' 'tmp_7_5_0_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 313 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp284 = add i16 %tmp_7_5_0_1_1, %tmp_7_5_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 313 'add' 'tmp284' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 314 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp286 = add i16 %tmp_7_5_0_2_1, %tmp_7_5_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 314 'add' 'tmp286' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 315 [1/2] (2.32ns)   --->   "%b_0_load_3 = load i8* %b_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 315 'load' 'b_0_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_3_5_1 = sext i8 %b_0_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 316 'sext' 'tmp_3_5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (4.17ns)   --->   "%tmp_7_5_1 = mul i16 %tmp_3_0_2_1, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 317 'mul' 'tmp_7_5_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [2/2] (2.32ns)   --->   "%b_0_load_4 = load i8* %b_0_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 318 'load' 'b_0_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 319 [1/2] (2.32ns)   --->   "%b_0_load_5 = load i8* %b_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 319 'load' 'b_0_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_3_5_1_0_2 = sext i8 %b_0_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 320 'sext' 'tmp_3_5_1_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (4.17ns)   --->   "%tmp_7_5_1_0_2 = mul i16 %tmp_3_1_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 321 'mul' 'tmp_7_5_1_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [2/2] (2.32ns)   --->   "%b_1_load_3 = load i8* %b_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 322 'load' 'b_1_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 323 [1/1] (4.17ns)   --->   "%tmp_7_5_1_1_1 = mul i16 %tmp_4_0_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 323 'mul' 'tmp_7_5_1_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [2/2] (2.32ns)   --->   "%b_1_load_5 = load i8* %b_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 324 'load' 'b_1_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 325 [1/1] (4.17ns)   --->   "%tmp_7_5_1_2_1 = mul i16 %tmp_5_0_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 325 'mul' 'tmp_7_5_1_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/2] (2.32ns)   --->   "%a_7_load_3 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 326 'load' 'a_7_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_5_1_2_2 = sext i8 %a_7_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 327 'sext' 'tmp_5_1_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (4.17ns)   --->   "%tmp_7_5_2 = mul i16 %tmp_3_0_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 328 'mul' 'tmp_7_5_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (4.17ns)   --->   "%tmp_7_5_2_1_1 = mul i16 %tmp_4_1_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 329 'mul' 'tmp_7_5_2_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [2/2] (2.32ns)   --->   "%b_2_load_3 = load i8* %b_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 330 'load' 'b_2_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 331 [1/2] (2.32ns)   --->   "%b_2_load_4 = load i8* %b_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 331 'load' 'b_2_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_3_5_2_2_1 = sext i8 %b_2_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 332 'sext' 'tmp_3_5_2_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (4.17ns)   --->   "%tmp_7_5_2_2_1 = mul i16 %tmp_5_1_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 333 'mul' 'tmp_7_5_2_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%a_7_addr_4 = getelementptr [10 x i8]* %a_7, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 334 'getelementptr' 'a_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [2/2] (2.32ns)   --->   "%a_7_load_4 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 335 'load' 'a_7_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 336 [1/2] (2.32ns)   --->   "%b_2_load_5 = load i8* %b_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 336 'load' 'b_2_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 337 [1/1] (4.17ns)   --->   "%tmp_7_5_3 = mul i16 %tmp_3_1_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 337 'mul' 'tmp_7_5_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%a_7_addr_5 = getelementptr [10 x i8]* %a_7, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 338 'getelementptr' 'a_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [2/2] (2.32ns)   --->   "%a_7_load_5 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 339 'load' 'a_7_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 340 [1/1] (4.17ns)   --->   "%tmp_7_6 = mul i16 %tmp_4_0_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 340 'mul' 'tmp_7_6' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (4.17ns)   --->   "%tmp_7_6_0_0_2 = mul i16 %tmp_4_0_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 341 'mul' 'tmp_7_6_0_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (4.17ns)   --->   "%tmp_7_6_0_2_1 = mul i16 %tmp_6_0_2_1, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 342 'mul' 'tmp_7_6_0_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (4.17ns)   --->   "%tmp_7_6_1 = mul i16 %tmp_4_0_2_1, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 343 'mul' 'tmp_7_6_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (4.17ns)   --->   "%tmp_7_6_1_0_2 = mul i16 %tmp_4_1_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 344 'mul' 'tmp_7_6_1_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (4.17ns)   --->   "%tmp_7_6_1_1_1 = mul i16 %tmp_5_0_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 345 'mul' 'tmp_7_6_1_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (4.17ns)   --->   "%tmp_7_6_1_2_1 = mul i16 %tmp_6_0_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 346 'mul' 'tmp_7_6_1_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/2] (2.32ns)   --->   "%a_8_load_3 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 347 'load' 'a_8_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_6_1_2_2 = sext i8 %a_8_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 348 'sext' 'tmp_6_1_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (4.17ns)   --->   "%tmp_7_6_2 = mul i16 %tmp_4_0_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 349 'mul' 'tmp_7_6_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (4.17ns)   --->   "%tmp_7_6_2_1_1 = mul i16 %tmp_5_1_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 350 'mul' 'tmp_7_6_2_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (4.17ns)   --->   "%tmp_7_6_2_2_1 = mul i16 %tmp_6_1_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 351 'mul' 'tmp_7_6_2_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/2] (2.32ns)   --->   "%a_8_load_4 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 352 'load' 'a_8_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_6_2_2_2 = sext i8 %a_8_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 353 'sext' 'tmp_6_2_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (4.17ns)   --->   "%tmp_7_6_3 = mul i16 %tmp_4_1_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 354 'mul' 'tmp_7_6_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (4.17ns)   --->   "%tmp_7_6_3_2_1 = mul i16 %tmp_6_2_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 355 'mul' 'tmp_7_6_3_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%a_8_addr_5 = getelementptr [10 x i8]* %a_8, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 356 'getelementptr' 'a_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [2/2] (2.32ns)   --->   "%a_8_load_5 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 357 'load' 'a_8_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%a_8_addr_6 = getelementptr [10 x i8]* %a_8, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 358 'getelementptr' 'a_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [2/2] (2.32ns)   --->   "%a_8_load_6 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 359 'load' 'a_8_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 360 [1/1] (4.17ns)   --->   "%tmp_7_7 = mul i16 %tmp_5_0_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 360 'mul' 'tmp_7_7' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (4.17ns)   --->   "%tmp_7_7_0_0_2 = mul i16 %tmp_5_0_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 361 'mul' 'tmp_7_7_0_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_7_0_2_1_5 = sext i8 %a_9_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 362 'sext' 'tmp_7_0_2_1_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (4.17ns)   --->   "%tmp_7_7_0_2_1 = mul i16 %tmp_7_0_2_1_5, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 363 'mul' 'tmp_7_7_0_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_7_0_2_2_6 = sext i8 %a_9_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 364 'sext' 'tmp_7_0_2_2_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (4.17ns)   --->   "%tmp_7_7_1 = mul i16 %tmp_5_0_2_1, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 365 'mul' 'tmp_7_7_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (4.17ns)   --->   "%tmp_7_7_1_0_2 = mul i16 %tmp_5_1_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 366 'mul' 'tmp_7_7_1_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (4.17ns)   --->   "%tmp_7_7_1_2_1 = mul i16 %tmp_7_0_2_2_6, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 367 'mul' 'tmp_7_7_1_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/2] (2.32ns)   --->   "%a_9_load_3 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 368 'load' 'a_9_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_7_1_2_2_7 = sext i8 %a_9_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 369 'sext' 'tmp_7_1_2_2_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (4.17ns)   --->   "%tmp_7_7_2 = mul i16 %tmp_5_0_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 370 'mul' 'tmp_7_7_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (4.17ns)   --->   "%tmp_7_7_2_2_1 = mul i16 %tmp_7_1_2_2_7, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 371 'mul' 'tmp_7_7_2_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/2] (2.32ns)   --->   "%a_9_load_4 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 372 'load' 'a_9_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_7_2_2_2_8 = sext i8 %a_9_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 373 'sext' 'tmp_7_2_2_2_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (4.17ns)   --->   "%tmp_7_7_3_2_1 = mul i16 %tmp_7_2_2_2_8, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 374 'mul' 'tmp_7_7_3_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%a_9_addr_5 = getelementptr [10 x i8]* %a_9, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 375 'getelementptr' 'a_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [2/2] (2.32ns)   --->   "%a_9_load_5 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 376 'load' 'a_9_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%a_9_addr_6 = getelementptr [10 x i8]* %a_9, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 377 'getelementptr' 'a_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [2/2] (2.32ns)   --->   "%a_9_load_6 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 378 'load' 'a_9_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 9.40>
ST_4 : Operation 379 [1/2] (2.32ns)   --->   "%b_0_load_1 = load i8* %b_0_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 379 'load' 'b_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_3_0_0_0_1 = sext i8 %b_0_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 380 'sext' 'tmp_3_0_0_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (3.36ns) (grouped into DSP with root node tmp1)   --->   "%tmp_7_0_0_0_1 = mul i16 %tmp_0_0_0_1, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 381 'mul' 'tmp_7_0_0_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_3_0_0_1 = sext i8 %b_1_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 382 'sext' 'tmp_3_0_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (3.36ns) (grouped into DSP with root node tmp2)   --->   "%tmp_7_0_0_1 = mul i16 %tmp_0_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 383 'mul' 'tmp_7_0_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 384 [1/2] (2.32ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 384 'load' 'b_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_3_0_0_2 = sext i8 %b_2_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 385 'sext' 'tmp_3_0_0_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (3.36ns) (grouped into DSP with root node tmp5)   --->   "%tmp_7_0_0_2 = mul i16 %tmp_0_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 386 'mul' 'tmp_7_0_0_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 387 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp1 = add i16 %tmp_7, %tmp_7_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 387 'add' 'tmp1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 388 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp2 = add i16 %tmp_7_0_0_0_2, %tmp_7_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 388 'add' 'tmp2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 389 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp5 = add i16 %tmp6, %tmp_7_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 389 'add' 'tmp5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 390 [1/1] (3.36ns) (grouped into DSP with root node tmp8)   --->   "%tmp_7_0_1_0_1 = mul i16 %tmp_0_0_0_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 390 'mul' 'tmp_7_0_1_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 391 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%tmp_7_0_1_1 = mul i16 %tmp_0_0_1_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 391 'mul' 'tmp_7_0_1_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 392 [1/1] (3.36ns) (grouped into DSP with root node tmp11)   --->   "%tmp_7_0_1_1_2 = mul i16 %tmp_0_1_1_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 392 'mul' 'tmp_7_0_1_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 393 [1/1] (3.36ns) (grouped into DSP with root node tmp12)   --->   "%tmp_7_0_1_2 = mul i16 %tmp_0_0_2_1, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 393 'mul' 'tmp_7_0_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 394 [1/1] (3.36ns) (grouped into DSP with root node tmp13)   --->   "%tmp_7_0_1_2_2 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 394 'mul' 'tmp_7_0_1_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 395 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp8 = add i16 %tmp_7_0_1, %tmp_7_0_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 395 'add' 'tmp8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 396 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i16 %tmp_7_0_1_0_2, %tmp_7_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 396 'add' 'tmp9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 397 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp11 = add i16 %tmp_7_0_1_1_1, %tmp_7_0_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 397 'add' 'tmp11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 398 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp13 = add i16 %tmp_7_0_1_2_1, %tmp_7_0_1_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 398 'add' 'tmp13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 399 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp12 = add i16 %tmp13, %tmp_7_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 399 'add' 'tmp12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 400 [1/1] (3.36ns) (grouped into DSP with root node tmp15)   --->   "%tmp_7_0_2_0_1 = mul i16 %tmp_0_1_0_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 400 'mul' 'tmp_7_0_2_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 401 [1/2] (2.32ns)   --->   "%a_0_load_4 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 401 'load' 'a_0_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_0_2_0_2 = sext i8 %a_0_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 402 'sext' 'tmp_0_2_0_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (4.17ns)   --->   "%tmp_7_0_2_0_2 = mul i16 %tmp_0_2_0_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 403 'mul' 'tmp_7_0_2_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/2] (2.32ns)   --->   "%a_1_load_4 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 404 'load' 'a_1_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_0_2_1_2 = sext i8 %a_1_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 405 'sext' 'tmp_0_2_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (3.36ns) (grouped into DSP with root node tmp18)   --->   "%tmp_7_0_2_1_2 = mul i16 %tmp_0_2_1_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 406 'mul' 'tmp_7_0_2_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 407 [1/2] (2.32ns)   --->   "%a_2_load_4 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 407 'load' 'a_2_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_0_2_2_2 = sext i8 %a_2_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 408 'sext' 'tmp_0_2_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (3.36ns) (grouped into DSP with root node tmp20)   --->   "%tmp_7_0_2_2_2 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 409 'mul' 'tmp_7_0_2_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 410 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp15 = add i16 %tmp_7_0_2, %tmp_7_0_2_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 410 'add' 'tmp15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 411 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp18 = add i16 %tmp_7_0_2_1_1, %tmp_7_0_2_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 411 'add' 'tmp18' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 412 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp20 = add i16 %tmp_7_0_2_2_1, %tmp_7_0_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 412 'add' 'tmp20' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 413 [1/1] (3.36ns) (grouped into DSP with root node tmp22)   --->   "%tmp_7_0_3_0_1 = mul i16 %tmp_0_2_0_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 413 'mul' 'tmp_7_0_3_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 414 [1/2] (2.32ns)   --->   "%a_0_load_5 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 414 'load' 'a_0_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_0_3_0_2 = sext i8 %a_0_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 415 'sext' 'tmp_0_3_0_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (4.17ns)   --->   "%tmp_7_0_3_0_2 = mul i16 %tmp_0_3_0_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 416 'mul' 'tmp_7_0_3_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (4.17ns)   --->   "%tmp_7_0_3_1_1 = mul i16 %tmp_0_2_1_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 417 'mul' 'tmp_7_0_3_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/2] (2.32ns)   --->   "%a_1_load_5 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 418 'load' 'a_1_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_0_3_1_2 = sext i8 %a_1_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 419 'sext' 'tmp_0_3_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (4.17ns)   --->   "%tmp_7_0_3_2_1 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 420 'mul' 'tmp_7_0_3_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/2] (2.32ns)   --->   "%a_2_load_5 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 421 'load' 'a_2_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_0_3_2_2 = sext i8 %a_2_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 422 'sext' 'tmp_0_3_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp22 = add i16 %tmp_7_0_3, %tmp_7_0_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 423 'add' 'tmp22' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 424 [1/1] (4.17ns)   --->   "%tmp_7_0_4 = mul i16 %tmp_0_2_0_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 424 'mul' 'tmp_7_0_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%a_0_addr_6 = getelementptr [10 x i8]* %a_0, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 425 'getelementptr' 'a_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 426 [2/2] (2.32ns)   --->   "%a_0_load_6 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 426 'load' 'a_0_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 427 [1/1] (4.17ns)   --->   "%tmp_7_0_4_1_1 = mul i16 %tmp_0_3_1_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 427 'mul' 'tmp_7_0_4_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%a_1_addr_6 = getelementptr [10 x i8]* %a_1, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 428 'getelementptr' 'a_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [2/2] (2.32ns)   --->   "%a_1_load_6 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 429 'load' 'a_1_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 430 [1/1] (4.17ns)   --->   "%tmp_7_0_4_2_1 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 430 'mul' 'tmp_7_0_4_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%a_2_addr_6 = getelementptr [10 x i8]* %a_2, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 431 'getelementptr' 'a_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 432 [2/2] (2.32ns)   --->   "%a_2_load_6 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 432 'load' 'a_2_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 433 [1/1] (4.17ns)   --->   "%tmp_7_0_5 = mul i16 %tmp_0_3_0_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 433 'mul' 'tmp_7_0_5' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%a_0_addr_7 = getelementptr [10 x i8]* %a_0, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 434 'getelementptr' 'a_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [2/2] (2.32ns)   --->   "%a_0_load_7 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 435 'load' 'a_0_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%a_1_addr_7 = getelementptr [10 x i8]* %a_1, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 436 'getelementptr' 'a_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [2/2] (2.32ns)   --->   "%a_1_load_7 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 437 'load' 'a_1_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%a_2_addr_7 = getelementptr [10 x i8]* %a_2, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 438 'getelementptr' 'a_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [2/2] (2.32ns)   --->   "%a_2_load_7 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 439 'load' 'a_2_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 440 [1/1] (3.36ns) (grouped into DSP with root node tmp57)   --->   "%tmp_7_1_0_0_1 = mul i16 %tmp_0_0_1_1, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 440 'mul' 'tmp_7_1_0_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 441 [1/1] (3.36ns) (grouped into DSP with root node tmp58)   --->   "%tmp_7_1_0_1 = mul i16 %tmp_0_0_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 441 'mul' 'tmp_7_1_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 442 [1/1] (3.36ns) (grouped into DSP with root node tmp61)   --->   "%tmp_7_1_0_2 = mul i16 %tmp_1_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 442 'mul' 'tmp_7_1_0_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 443 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp57 = add i16 %tmp_7_1, %tmp_7_1_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 443 'add' 'tmp57' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 444 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp58 = add i16 %tmp_7_1_0_0_2, %tmp_7_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 444 'add' 'tmp58' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 445 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp61 = add i16 %tmp62, %tmp_7_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 445 'add' 'tmp61' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 446 [1/1] (3.36ns) (grouped into DSP with root node tmp64)   --->   "%tmp_7_1_1_0_1 = mul i16 %tmp_0_0_1_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 446 'mul' 'tmp_7_1_1_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 447 [1/1] (3.36ns) (grouped into DSP with root node tmp65)   --->   "%tmp_7_1_1_1 = mul i16 %tmp_0_0_2_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 447 'mul' 'tmp_7_1_1_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 448 [1/1] (3.36ns) (grouped into DSP with root node tmp67)   --->   "%tmp_7_1_1_1_2 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 448 'mul' 'tmp_7_1_1_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 449 [1/1] (3.36ns) (grouped into DSP with root node tmp68)   --->   "%tmp_7_1_1_2 = mul i16 %tmp_1_0_2_1, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 449 'mul' 'tmp_7_1_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 450 [1/1] (3.36ns) (grouped into DSP with root node tmp69)   --->   "%tmp_7_1_1_2_2 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 450 'mul' 'tmp_7_1_1_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 451 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp64 = add i16 %tmp_7_1_1, %tmp_7_1_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 451 'add' 'tmp64' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 452 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp65 = add i16 %tmp_7_1_1_0_2, %tmp_7_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 452 'add' 'tmp65' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 453 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp67 = add i16 %tmp_7_1_1_1_1, %tmp_7_1_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 453 'add' 'tmp67' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 454 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp69 = add i16 %tmp_7_1_1_2_1, %tmp_7_1_1_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 454 'add' 'tmp69' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 455 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp68 = add i16 %tmp69, %tmp_7_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 455 'add' 'tmp68' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 456 [1/1] (3.36ns) (grouped into DSP with root node tmp71)   --->   "%tmp_7_1_2_0_1 = mul i16 %tmp_0_1_1_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 456 'mul' 'tmp_7_1_2_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 457 [1/1] (4.17ns)   --->   "%tmp_7_1_2_0_2 = mul i16 %tmp_0_2_1_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 457 'mul' 'tmp_7_1_2_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (3.36ns) (grouped into DSP with root node tmp74)   --->   "%tmp_7_1_2_1_2 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 458 'mul' 'tmp_7_1_2_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 459 [1/2] (2.32ns)   --->   "%a_3_load_4 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 459 'load' 'a_3_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_1_2_2_2 = sext i8 %a_3_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 460 'sext' 'tmp_1_2_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (3.36ns) (grouped into DSP with root node tmp76)   --->   "%tmp_7_1_2_2_2 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 461 'mul' 'tmp_7_1_2_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 462 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp71 = add i16 %tmp_7_1_2, %tmp_7_1_2_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 462 'add' 'tmp71' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 463 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp74 = add i16 %tmp_7_1_2_1_1, %tmp_7_1_2_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 463 'add' 'tmp74' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 464 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp76 = add i16 %tmp_7_1_2_2_1, %tmp_7_1_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 464 'add' 'tmp76' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 465 [1/1] (3.36ns) (grouped into DSP with root node tmp78)   --->   "%tmp_7_1_3_0_1 = mul i16 %tmp_0_2_1_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 465 'mul' 'tmp_7_1_3_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 466 [1/1] (4.17ns)   --->   "%tmp_7_1_3_0_2 = mul i16 %tmp_0_3_1_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 466 'mul' 'tmp_7_1_3_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/1] (4.17ns)   --->   "%tmp_7_1_3_1_1 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 467 'mul' 'tmp_7_1_3_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/1] (4.17ns)   --->   "%tmp_7_1_3_2_1 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 468 'mul' 'tmp_7_1_3_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/2] (2.32ns)   --->   "%a_3_load_5 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 469 'load' 'a_3_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_1_3_2_2 = sext i8 %a_3_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 470 'sext' 'tmp_1_3_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp78 = add i16 %tmp_7_1_3, %tmp_7_1_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 471 'add' 'tmp78' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 472 [1/1] (4.17ns)   --->   "%tmp_7_1_4 = mul i16 %tmp_0_2_1_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 472 'mul' 'tmp_7_1_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (4.17ns)   --->   "%tmp_7_1_4_1_1 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 473 'mul' 'tmp_7_1_4_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (4.17ns)   --->   "%tmp_7_1_4_2_1 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 474 'mul' 'tmp_7_1_4_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%a_3_addr_6 = getelementptr [10 x i8]* %a_3, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 475 'getelementptr' 'a_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [2/2] (2.32ns)   --->   "%a_3_load_6 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 476 'load' 'a_3_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 477 [1/1] (4.17ns)   --->   "%tmp_7_1_5 = mul i16 %tmp_0_3_1_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 477 'mul' 'tmp_7_1_5' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%a_3_addr_7 = getelementptr [10 x i8]* %a_3, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 478 'getelementptr' 'a_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [2/2] (2.32ns)   --->   "%a_3_load_7 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 479 'load' 'a_3_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 480 [1/1] (3.36ns) (grouped into DSP with root node tmp113)   --->   "%tmp_7_2_0_0_1 = mul i16 %tmp_0_0_2_1, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 480 'mul' 'tmp_7_2_0_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 481 [1/1] (3.36ns) (grouped into DSP with root node tmp114)   --->   "%tmp_7_2_0_1 = mul i16 %tmp_1_0_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 481 'mul' 'tmp_7_2_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 482 [1/1] (3.36ns) (grouped into DSP with root node tmp117)   --->   "%tmp_7_2_0_2 = mul i16 %tmp_2_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 482 'mul' 'tmp_7_2_0_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 483 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp113 = add i16 %tmp_7_2, %tmp_7_2_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 483 'add' 'tmp113' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 484 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp114 = add i16 %tmp_7_2_0_0_2, %tmp_7_2_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 484 'add' 'tmp114' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 485 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp117 = add i16 %tmp118, %tmp_7_2_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 485 'add' 'tmp117' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 486 [1/1] (3.36ns) (grouped into DSP with root node tmp120)   --->   "%tmp_7_2_1_0_1 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 486 'mul' 'tmp_7_2_1_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 487 [1/1] (3.36ns) (grouped into DSP with root node tmp121)   --->   "%tmp_7_2_1_1 = mul i16 %tmp_1_0_2_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 487 'mul' 'tmp_7_2_1_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 488 [1/1] (3.36ns) (grouped into DSP with root node tmp123)   --->   "%tmp_7_2_1_1_2 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 488 'mul' 'tmp_7_2_1_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 489 [1/1] (3.36ns) (grouped into DSP with root node tmp124)   --->   "%tmp_7_2_1_2 = mul i16 %tmp_2_0_2_1, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 489 'mul' 'tmp_7_2_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 490 [1/1] (3.36ns) (grouped into DSP with root node tmp125)   --->   "%tmp_7_2_1_2_2 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 490 'mul' 'tmp_7_2_1_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 491 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp120 = add i16 %tmp_7_2_1, %tmp_7_2_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 491 'add' 'tmp120' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 492 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp121 = add i16 %tmp_7_2_1_0_2, %tmp_7_2_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 492 'add' 'tmp121' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 493 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp123 = add i16 %tmp_7_2_1_1_1, %tmp_7_2_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 493 'add' 'tmp123' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 494 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp125 = add i16 %tmp_7_2_1_2_1, %tmp_7_2_1_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 494 'add' 'tmp125' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 495 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp124 = add i16 %tmp125, %tmp_7_2_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 495 'add' 'tmp124' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 496 [1/1] (3.36ns) (grouped into DSP with root node tmp127)   --->   "%tmp_7_2_2_0_1 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 496 'mul' 'tmp_7_2_2_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 497 [1/1] (4.17ns)   --->   "%tmp_7_2_2_0_2 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 497 'mul' 'tmp_7_2_2_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [1/1] (3.36ns) (grouped into DSP with root node tmp130)   --->   "%tmp_7_2_2_1_2 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 498 'mul' 'tmp_7_2_2_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 499 [1/2] (2.32ns)   --->   "%a_4_load_4 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 499 'load' 'a_4_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_2_2_2_2 = sext i8 %a_4_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 500 'sext' 'tmp_2_2_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (3.36ns) (grouped into DSP with root node tmp132)   --->   "%tmp_7_2_2_2_2 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 501 'mul' 'tmp_7_2_2_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 502 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp127 = add i16 %tmp_7_2_2, %tmp_7_2_2_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 502 'add' 'tmp127' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 503 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp130 = add i16 %tmp_7_2_2_1_1, %tmp_7_2_2_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 503 'add' 'tmp130' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 504 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp132 = add i16 %tmp_7_2_2_2_1, %tmp_7_2_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 504 'add' 'tmp132' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 505 [1/1] (3.36ns) (grouped into DSP with root node tmp134)   --->   "%tmp_7_2_3_0_1 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 505 'mul' 'tmp_7_2_3_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 506 [1/1] (4.17ns)   --->   "%tmp_7_2_3_0_2 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 506 'mul' 'tmp_7_2_3_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 507 [1/1] (4.17ns)   --->   "%tmp_7_2_3_1_1 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 507 'mul' 'tmp_7_2_3_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 508 [1/1] (4.17ns)   --->   "%tmp_7_2_3_2_1 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 508 'mul' 'tmp_7_2_3_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 509 [1/2] (2.32ns)   --->   "%a_4_load_5 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 509 'load' 'a_4_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_2_3_2_2 = sext i8 %a_4_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 510 'sext' 'tmp_2_3_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp134 = add i16 %tmp_7_2_3, %tmp_7_2_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 511 'add' 'tmp134' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 512 [1/1] (4.17ns)   --->   "%tmp_7_2_4 = mul i16 %tmp_0_2_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 512 'mul' 'tmp_7_2_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [1/1] (4.17ns)   --->   "%tmp_7_2_4_1_1 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 513 'mul' 'tmp_7_2_4_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/1] (4.17ns)   --->   "%tmp_7_2_4_2_1 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 514 'mul' 'tmp_7_2_4_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%a_4_addr_6 = getelementptr [10 x i8]* %a_4, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 515 'getelementptr' 'a_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 516 [2/2] (2.32ns)   --->   "%a_4_load_6 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 516 'load' 'a_4_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 517 [1/1] (4.17ns)   --->   "%tmp_7_2_5 = mul i16 %tmp_0_3_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 517 'mul' 'tmp_7_2_5' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%a_4_addr_7 = getelementptr [10 x i8]* %a_4, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 518 'getelementptr' 'a_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 519 [2/2] (2.32ns)   --->   "%a_4_load_7 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 519 'load' 'a_4_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 520 [1/1] (3.36ns) (grouped into DSP with root node tmp169)   --->   "%tmp_7_3_0_0_1 = mul i16 %tmp_1_0_2_1, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 520 'mul' 'tmp_7_3_0_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 521 [1/1] (3.36ns) (grouped into DSP with root node tmp170)   --->   "%tmp_7_3_0_1 = mul i16 %tmp_2_0_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 521 'mul' 'tmp_7_3_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 522 [1/1] (3.36ns) (grouped into DSP with root node tmp173)   --->   "%tmp_7_3_0_2 = mul i16 %tmp_3_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 522 'mul' 'tmp_7_3_0_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 523 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp169 = add i16 %tmp_7_3, %tmp_7_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 523 'add' 'tmp169' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 524 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp170 = add i16 %tmp_7_3_0_0_2, %tmp_7_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 524 'add' 'tmp170' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 525 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp173 = add i16 %tmp174, %tmp_7_3_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 525 'add' 'tmp173' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 526 [1/1] (3.36ns) (grouped into DSP with root node tmp176)   --->   "%tmp_7_3_1_0_1 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 526 'mul' 'tmp_7_3_1_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 527 [1/1] (3.36ns) (grouped into DSP with root node tmp177)   --->   "%tmp_7_3_1_1 = mul i16 %tmp_2_0_2_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 527 'mul' 'tmp_7_3_1_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 528 [1/1] (3.36ns) (grouped into DSP with root node tmp179)   --->   "%tmp_7_3_1_1_2 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 528 'mul' 'tmp_7_3_1_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 529 [1/1] (3.36ns) (grouped into DSP with root node tmp180)   --->   "%tmp_7_3_1_2 = mul i16 %tmp_3_0_2_1, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 529 'mul' 'tmp_7_3_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 530 [1/1] (3.36ns) (grouped into DSP with root node tmp181)   --->   "%tmp_7_3_1_2_2 = mul i16 %tmp_3_1_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 530 'mul' 'tmp_7_3_1_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 531 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp176 = add i16 %tmp_7_3_1, %tmp_7_3_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 531 'add' 'tmp176' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 532 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp177 = add i16 %tmp_7_3_1_0_2, %tmp_7_3_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 532 'add' 'tmp177' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 533 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp179 = add i16 %tmp_7_3_1_1_1, %tmp_7_3_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 533 'add' 'tmp179' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 534 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp181 = add i16 %tmp_7_3_1_2_1, %tmp_7_3_1_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 534 'add' 'tmp181' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 535 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp180 = add i16 %tmp181, %tmp_7_3_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 535 'add' 'tmp180' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 536 [1/1] (3.36ns) (grouped into DSP with root node tmp183)   --->   "%tmp_7_3_2_0_1 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 536 'mul' 'tmp_7_3_2_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 537 [1/1] (4.17ns)   --->   "%tmp_7_3_2_0_2 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 537 'mul' 'tmp_7_3_2_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 538 [1/1] (3.36ns) (grouped into DSP with root node tmp186)   --->   "%tmp_7_3_2_1_2 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 538 'mul' 'tmp_7_3_2_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 539 [1/2] (2.32ns)   --->   "%a_5_load_4 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 539 'load' 'a_5_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_3_2_2_2 = sext i8 %a_5_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 540 'sext' 'tmp_3_2_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (3.36ns) (grouped into DSP with root node tmp188)   --->   "%tmp_7_3_2_2_2 = mul i16 %tmp_3_2_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 541 'mul' 'tmp_7_3_2_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 542 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp183 = add i16 %tmp_7_3_2, %tmp_7_3_2_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 542 'add' 'tmp183' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 543 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp186 = add i16 %tmp_7_3_2_1_1, %tmp_7_3_2_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 543 'add' 'tmp186' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 544 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp188 = add i16 %tmp_7_3_2_2_1, %tmp_7_3_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 544 'add' 'tmp188' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 545 [1/1] (3.36ns) (grouped into DSP with root node tmp190)   --->   "%tmp_7_3_3_0_1 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 545 'mul' 'tmp_7_3_3_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 546 [1/1] (4.17ns)   --->   "%tmp_7_3_3_0_2 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 546 'mul' 'tmp_7_3_3_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (4.17ns)   --->   "%tmp_7_3_3_1_1 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 547 'mul' 'tmp_7_3_3_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/1] (4.17ns)   --->   "%tmp_7_3_3_2_1 = mul i16 %tmp_3_2_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 548 'mul' 'tmp_7_3_3_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 549 [1/2] (2.32ns)   --->   "%a_5_load_5 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 549 'load' 'a_5_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_3_3_2_2 = sext i8 %a_5_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 550 'sext' 'tmp_3_3_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp190 = add i16 %tmp_7_3_3, %tmp_7_3_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 551 'add' 'tmp190' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 552 [1/1] (4.17ns)   --->   "%tmp_7_3_4 = mul i16 %tmp_1_2_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 552 'mul' 'tmp_7_3_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 553 [1/1] (4.17ns)   --->   "%tmp_7_3_4_1_1 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 553 'mul' 'tmp_7_3_4_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 554 [1/1] (4.17ns)   --->   "%tmp_7_3_4_2_1 = mul i16 %tmp_3_3_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 554 'mul' 'tmp_7_3_4_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%a_5_addr_6 = getelementptr [10 x i8]* %a_5, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 555 'getelementptr' 'a_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 556 [2/2] (2.32ns)   --->   "%a_5_load_6 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 556 'load' 'a_5_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 557 [1/1] (4.17ns)   --->   "%tmp_7_3_5 = mul i16 %tmp_1_3_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 557 'mul' 'tmp_7_3_5' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%a_5_addr_7 = getelementptr [10 x i8]* %a_5, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 558 'getelementptr' 'a_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 559 [2/2] (2.32ns)   --->   "%a_5_load_7 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 559 'load' 'a_5_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 560 [1/1] (3.36ns) (grouped into DSP with root node tmp225)   --->   "%tmp_7_4_0_0_1 = mul i16 %tmp_2_0_2_1, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 560 'mul' 'tmp_7_4_0_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 561 [1/1] (3.36ns) (grouped into DSP with root node tmp226)   --->   "%tmp_7_4_0_1 = mul i16 %tmp_3_0_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 561 'mul' 'tmp_7_4_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 562 [1/1] (3.36ns) (grouped into DSP with root node tmp229)   --->   "%tmp_7_4_0_2 = mul i16 %tmp_4_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 562 'mul' 'tmp_7_4_0_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 563 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp225 = add i16 %tmp_7_4, %tmp_7_4_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 563 'add' 'tmp225' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 564 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp226 = add i16 %tmp_7_4_0_0_2, %tmp_7_4_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 564 'add' 'tmp226' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 565 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp229 = add i16 %tmp230, %tmp_7_4_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 565 'add' 'tmp229' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 566 [1/1] (3.36ns) (grouped into DSP with root node tmp232)   --->   "%tmp_7_4_1_0_1 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 566 'mul' 'tmp_7_4_1_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 567 [1/1] (3.36ns) (grouped into DSP with root node tmp233)   --->   "%tmp_7_4_1_1 = mul i16 %tmp_3_0_2_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 567 'mul' 'tmp_7_4_1_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 568 [1/1] (3.36ns) (grouped into DSP with root node tmp235)   --->   "%tmp_7_4_1_1_2 = mul i16 %tmp_3_1_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 568 'mul' 'tmp_7_4_1_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 569 [1/1] (3.36ns) (grouped into DSP with root node tmp236)   --->   "%tmp_7_4_1_2 = mul i16 %tmp_4_0_2_1, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 569 'mul' 'tmp_7_4_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 570 [1/1] (3.36ns) (grouped into DSP with root node tmp237)   --->   "%tmp_7_4_1_2_2 = mul i16 %tmp_4_1_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 570 'mul' 'tmp_7_4_1_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 571 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp232 = add i16 %tmp_7_4_1, %tmp_7_4_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 571 'add' 'tmp232' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 572 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp233 = add i16 %tmp_7_4_1_0_2, %tmp_7_4_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 572 'add' 'tmp233' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 573 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp235 = add i16 %tmp_7_4_1_1_1, %tmp_7_4_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 573 'add' 'tmp235' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 574 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp237 = add i16 %tmp_7_4_1_2_1, %tmp_7_4_1_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 574 'add' 'tmp237' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 575 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp236 = add i16 %tmp237, %tmp_7_4_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 575 'add' 'tmp236' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 576 [1/1] (3.36ns) (grouped into DSP with root node tmp239)   --->   "%tmp_7_4_2_0_1 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 576 'mul' 'tmp_7_4_2_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 577 [1/1] (4.17ns)   --->   "%tmp_7_4_2_0_2 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 577 'mul' 'tmp_7_4_2_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 578 [1/1] (3.36ns) (grouped into DSP with root node tmp242)   --->   "%tmp_7_4_2_1_2 = mul i16 %tmp_3_2_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 578 'mul' 'tmp_7_4_2_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 579 [1/2] (2.32ns)   --->   "%a_6_load_4 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 579 'load' 'a_6_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_4_2_2_2 = sext i8 %a_6_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 580 'sext' 'tmp_4_2_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 581 [1/1] (3.36ns) (grouped into DSP with root node tmp244)   --->   "%tmp_7_4_2_2_2 = mul i16 %tmp_4_2_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 581 'mul' 'tmp_7_4_2_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 582 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp239 = add i16 %tmp_7_4_2, %tmp_7_4_2_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 582 'add' 'tmp239' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 583 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp242 = add i16 %tmp_7_4_2_1_1, %tmp_7_4_2_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 583 'add' 'tmp242' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 584 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp244 = add i16 %tmp_7_4_2_2_1, %tmp_7_4_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 584 'add' 'tmp244' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 585 [1/1] (3.36ns) (grouped into DSP with root node tmp246)   --->   "%tmp_7_4_3_0_1 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 585 'mul' 'tmp_7_4_3_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 586 [1/1] (4.17ns)   --->   "%tmp_7_4_3_0_2 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 586 'mul' 'tmp_7_4_3_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 587 [1/1] (4.17ns)   --->   "%tmp_7_4_3_1_1 = mul i16 %tmp_3_2_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 587 'mul' 'tmp_7_4_3_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (4.17ns)   --->   "%tmp_7_4_3_2_1 = mul i16 %tmp_4_2_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 588 'mul' 'tmp_7_4_3_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 589 [1/2] (2.32ns)   --->   "%a_6_load_5 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 589 'load' 'a_6_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_4_3_2_2 = sext i8 %a_6_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 590 'sext' 'tmp_4_3_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp246 = add i16 %tmp_7_4_3, %tmp_7_4_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 591 'add' 'tmp246' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 592 [1/1] (4.17ns)   --->   "%tmp_7_4_4 = mul i16 %tmp_2_2_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 592 'mul' 'tmp_7_4_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 593 [1/1] (4.17ns)   --->   "%tmp_7_4_4_1_1 = mul i16 %tmp_3_3_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 593 'mul' 'tmp_7_4_4_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (4.17ns)   --->   "%tmp_7_4_4_2_1 = mul i16 %tmp_4_3_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 594 'mul' 'tmp_7_4_4_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%a_6_addr_6 = getelementptr [10 x i8]* %a_6, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 595 'getelementptr' 'a_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 596 [2/2] (2.32ns)   --->   "%a_6_load_6 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 596 'load' 'a_6_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 597 [1/1] (4.17ns)   --->   "%tmp_7_4_5 = mul i16 %tmp_2_3_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 597 'mul' 'tmp_7_4_5' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.00ns)   --->   "%a_6_addr_7 = getelementptr [10 x i8]* %a_6, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 598 'getelementptr' 'a_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 599 [2/2] (2.32ns)   --->   "%a_6_load_7 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 599 'load' 'a_6_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 600 [1/1] (3.36ns) (grouped into DSP with root node tmp281)   --->   "%tmp_7_5_0_0_1 = mul i16 %tmp_3_0_2_1, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 600 'mul' 'tmp_7_5_0_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 601 [1/1] (3.36ns) (grouped into DSP with root node tmp282)   --->   "%tmp_7_5_0_1 = mul i16 %tmp_4_0_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 601 'mul' 'tmp_7_5_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 602 [1/1] (3.36ns) (grouped into DSP with root node tmp285)   --->   "%tmp_7_5_0_2 = mul i16 %tmp_5_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 602 'mul' 'tmp_7_5_0_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 603 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp281 = add i16 %tmp_7_5, %tmp_7_5_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 603 'add' 'tmp281' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 604 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp282 = add i16 %tmp_7_5_0_0_2, %tmp_7_5_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 604 'add' 'tmp282' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 605 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp285 = add i16 %tmp286, %tmp_7_5_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 605 'add' 'tmp285' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 606 [1/2] (2.32ns)   --->   "%b_0_load_4 = load i8* %b_0_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 606 'load' 'b_0_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_3_5_1_0_1 = sext i8 %b_0_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 607 'sext' 'tmp_3_5_1_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (3.36ns) (grouped into DSP with root node tmp288)   --->   "%tmp_7_5_1_0_1 = mul i16 %tmp_3_0_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 608 'mul' 'tmp_7_5_1_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 609 [1/2] (2.32ns)   --->   "%b_1_load_3 = load i8* %b_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 609 'load' 'b_1_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_3_5_1_1 = sext i8 %b_1_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 610 'sext' 'tmp_3_5_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (3.36ns) (grouped into DSP with root node tmp289)   --->   "%tmp_7_5_1_1 = mul i16 %tmp_4_0_2_1, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 611 'mul' 'tmp_7_5_1_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 612 [1/2] (2.32ns)   --->   "%b_1_load_5 = load i8* %b_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 612 'load' 'b_1_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_3_5_1_1_2 = sext i8 %b_1_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 613 'sext' 'tmp_3_5_1_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (3.36ns) (grouped into DSP with root node tmp291)   --->   "%tmp_7_5_1_1_2 = mul i16 %tmp_4_1_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 614 'mul' 'tmp_7_5_1_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 615 [1/1] (3.36ns) (grouped into DSP with root node tmp292)   --->   "%tmp_7_5_1_2 = mul i16 %tmp_5_0_2_1, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 615 'mul' 'tmp_7_5_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 616 [1/1] (3.36ns) (grouped into DSP with root node tmp293)   --->   "%tmp_7_5_1_2_2 = mul i16 %tmp_5_1_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 616 'mul' 'tmp_7_5_1_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 617 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp288 = add i16 %tmp_7_5_1, %tmp_7_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 617 'add' 'tmp288' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 618 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp289 = add i16 %tmp_7_5_1_0_2, %tmp_7_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 618 'add' 'tmp289' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 619 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp291 = add i16 %tmp_7_5_1_1_1, %tmp_7_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 619 'add' 'tmp291' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 620 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp293 = add i16 %tmp_7_5_1_2_1, %tmp_7_5_1_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 620 'add' 'tmp293' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 621 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp292 = add i16 %tmp293, %tmp_7_5_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 621 'add' 'tmp292' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 622 [1/1] (3.36ns) (grouped into DSP with root node tmp295)   --->   "%tmp_7_5_2_0_1 = mul i16 %tmp_3_1_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 622 'mul' 'tmp_7_5_2_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 623 [1/1] (4.17ns)   --->   "%tmp_7_5_2_0_2 = mul i16 %tmp_3_2_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 623 'mul' 'tmp_7_5_2_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 624 [1/1] (3.36ns) (grouped into DSP with root node tmp298)   --->   "%tmp_7_5_2_1_2 = mul i16 %tmp_4_2_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 624 'mul' 'tmp_7_5_2_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 625 [1/2] (2.32ns)   --->   "%b_2_load_3 = load i8* %b_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 625 'load' 'b_2_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_3_5_2_2_2 = sext i8 %b_2_load_3 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 626 'sext' 'tmp_3_5_2_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 627 [1/2] (2.32ns)   --->   "%a_7_load_4 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 627 'load' 'a_7_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_5_2_2_2 = sext i8 %a_7_load_4 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 628 'sext' 'tmp_5_2_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_3_5_2_2_2_3 = sext i8 %b_2_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 629 'sext' 'tmp_3_5_2_2_2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 630 [1/1] (3.36ns) (grouped into DSP with root node tmp300)   --->   "%tmp_7_5_2_2_2 = mul i16 %tmp_5_2_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 630 'mul' 'tmp_7_5_2_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 631 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp295 = add i16 %tmp_7_5_2, %tmp_7_5_2_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 631 'add' 'tmp295' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 632 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp298 = add i16 %tmp_7_5_2_1_1, %tmp_7_5_2_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 632 'add' 'tmp298' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 633 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp300 = add i16 %tmp_7_5_2_2_1, %tmp_7_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 633 'add' 'tmp300' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 634 [1/1] (3.36ns) (grouped into DSP with root node tmp302)   --->   "%tmp_7_5_3_0_1 = mul i16 %tmp_3_2_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 634 'mul' 'tmp_7_5_3_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 635 [1/1] (4.17ns)   --->   "%tmp_7_5_3_0_2 = mul i16 %tmp_3_3_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 635 'mul' 'tmp_7_5_3_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 636 [1/1] (4.17ns)   --->   "%tmp_7_5_3_1_1 = mul i16 %tmp_4_2_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 636 'mul' 'tmp_7_5_3_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 637 [1/1] (4.17ns)   --->   "%tmp_7_5_3_2_1 = mul i16 %tmp_5_2_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 637 'mul' 'tmp_7_5_3_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 638 [1/2] (2.32ns)   --->   "%a_7_load_5 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 638 'load' 'a_7_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_5_3_2_2 = sext i8 %a_7_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 639 'sext' 'tmp_5_3_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 640 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp302 = add i16 %tmp_7_5_3, %tmp_7_5_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 640 'add' 'tmp302' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 641 [1/1] (4.17ns)   --->   "%tmp_7_5_4 = mul i16 %tmp_3_2_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 641 'mul' 'tmp_7_5_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 642 [1/1] (4.17ns)   --->   "%tmp_7_5_4_1_1 = mul i16 %tmp_4_3_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 642 'mul' 'tmp_7_5_4_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 643 [1/1] (4.17ns)   --->   "%tmp_7_5_4_2_1 = mul i16 %tmp_5_3_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 643 'mul' 'tmp_7_5_4_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 644 [1/1] (0.00ns)   --->   "%a_7_addr_6 = getelementptr [10 x i8]* %a_7, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 644 'getelementptr' 'a_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 645 [2/2] (2.32ns)   --->   "%a_7_load_6 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 645 'load' 'a_7_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 646 [1/1] (4.17ns)   --->   "%tmp_7_5_5 = mul i16 %tmp_3_3_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 646 'mul' 'tmp_7_5_5' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 647 [1/1] (0.00ns)   --->   "%a_7_addr_7 = getelementptr [10 x i8]* %a_7, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 647 'getelementptr' 'a_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 648 [2/2] (2.32ns)   --->   "%a_7_load_7 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 648 'load' 'a_7_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 649 [1/1] (3.36ns) (grouped into DSP with root node tmp337)   --->   "%tmp_7_6_0_0_1 = mul i16 %tmp_4_0_2_1, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 649 'mul' 'tmp_7_6_0_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 650 [1/1] (3.36ns) (grouped into DSP with root node tmp338)   --->   "%tmp_7_6_0_1 = mul i16 %tmp_5_0_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 650 'mul' 'tmp_7_6_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 651 [1/1] (3.36ns) (grouped into DSP with root node tmp340)   --->   "%tmp_7_6_0_1_2 = mul i16 %tmp_5_0_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 651 'mul' 'tmp_7_6_0_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 652 [1/1] (3.36ns) (grouped into DSP with root node tmp342)   --->   "%tmp_7_6_0_2_2 = mul i16 %tmp_6_0_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 652 'mul' 'tmp_7_6_0_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 653 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp337 = add i16 %tmp_7_6, %tmp_7_6_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 653 'add' 'tmp337' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 654 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp338 = add i16 %tmp_7_6_0_0_2, %tmp_7_6_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 654 'add' 'tmp338' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 655 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp340 = add i16 %tmp_7_6_0_1_1, %tmp_7_6_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 655 'add' 'tmp340' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 656 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp342 = add i16 %tmp_7_6_0_2_1, %tmp_7_6_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 656 'add' 'tmp342' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 657 [1/1] (3.36ns) (grouped into DSP with root node tmp344)   --->   "%tmp_7_6_1_0_1 = mul i16 %tmp_4_0_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 657 'mul' 'tmp_7_6_1_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 658 [1/1] (3.36ns) (grouped into DSP with root node tmp345)   --->   "%tmp_7_6_1_1 = mul i16 %tmp_5_0_2_1, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 658 'mul' 'tmp_7_6_1_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 659 [1/1] (3.36ns) (grouped into DSP with root node tmp347)   --->   "%tmp_7_6_1_1_2 = mul i16 %tmp_5_1_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 659 'mul' 'tmp_7_6_1_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 660 [1/1] (3.36ns) (grouped into DSP with root node tmp348)   --->   "%tmp_7_6_1_2 = mul i16 %tmp_6_0_2_1, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 660 'mul' 'tmp_7_6_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 661 [1/1] (3.36ns) (grouped into DSP with root node tmp349)   --->   "%tmp_7_6_1_2_2 = mul i16 %tmp_6_1_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 661 'mul' 'tmp_7_6_1_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 662 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp344 = add i16 %tmp_7_6_1, %tmp_7_6_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 662 'add' 'tmp344' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 663 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp345 = add i16 %tmp_7_6_1_0_2, %tmp_7_6_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 663 'add' 'tmp345' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 664 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp347 = add i16 %tmp_7_6_1_1_1, %tmp_7_6_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 664 'add' 'tmp347' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 665 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp349 = add i16 %tmp_7_6_1_2_1, %tmp_7_6_1_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 665 'add' 'tmp349' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 666 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp348 = add i16 %tmp349, %tmp_7_6_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 666 'add' 'tmp348' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 667 [1/1] (3.36ns) (grouped into DSP with root node tmp351)   --->   "%tmp_7_6_2_0_1 = mul i16 %tmp_4_1_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 667 'mul' 'tmp_7_6_2_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 668 [1/1] (4.17ns)   --->   "%tmp_7_6_2_0_2 = mul i16 %tmp_4_2_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 668 'mul' 'tmp_7_6_2_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 669 [1/1] (3.36ns) (grouped into DSP with root node tmp354)   --->   "%tmp_7_6_2_1_2 = mul i16 %tmp_5_2_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 669 'mul' 'tmp_7_6_2_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 670 [1/1] (3.36ns) (grouped into DSP with root node tmp355)   --->   "%tmp_7_6_2_2 = mul i16 %tmp_6_0_2_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 670 'mul' 'tmp_7_6_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 671 [1/1] (3.36ns) (grouped into DSP with root node tmp356)   --->   "%tmp_7_6_2_2_2 = mul i16 %tmp_6_2_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 671 'mul' 'tmp_7_6_2_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 672 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp351 = add i16 %tmp_7_6_2, %tmp_7_6_2_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 672 'add' 'tmp351' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 673 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp354 = add i16 %tmp_7_6_2_1_1, %tmp_7_6_2_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 673 'add' 'tmp354' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 674 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp356 = add i16 %tmp_7_6_2_2_1, %tmp_7_6_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 674 'add' 'tmp356' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 675 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp355 = add i16 %tmp356, %tmp_7_6_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 675 'add' 'tmp355' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 676 [1/1] (4.17ns)   --->   "%tmp_7_6_3_0_2 = mul i16 %tmp_4_3_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 676 'mul' 'tmp_7_6_3_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 677 [1/1] (4.17ns)   --->   "%tmp_7_6_3_1_1 = mul i16 %tmp_5_2_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 677 'mul' 'tmp_7_6_3_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 678 [1/2] (2.32ns)   --->   "%a_8_load_5 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 678 'load' 'a_8_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_6_3_2_2 = sext i8 %a_8_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 679 'sext' 'tmp_6_3_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 680 [1/1] (4.17ns)   --->   "%tmp_7_6_4 = mul i16 %tmp_4_2_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 680 'mul' 'tmp_7_6_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 681 [1/1] (4.17ns)   --->   "%tmp_7_6_4_1_1 = mul i16 %tmp_5_3_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 681 'mul' 'tmp_7_6_4_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 682 [1/1] (4.17ns)   --->   "%tmp_7_6_4_2_1 = mul i16 %tmp_6_3_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 682 'mul' 'tmp_7_6_4_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 683 [1/2] (2.32ns)   --->   "%a_8_load_6 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 683 'load' 'a_8_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_6_4_2_2 = sext i8 %a_8_load_6 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 684 'sext' 'tmp_6_4_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 685 [1/1] (4.17ns)   --->   "%tmp_7_6_5 = mul i16 %tmp_4_3_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 685 'mul' 'tmp_7_6_5' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 686 [1/1] (4.17ns)   --->   "%tmp_7_6_5_2_1 = mul i16 %tmp_6_4_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 686 'mul' 'tmp_7_6_5_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "%a_8_addr_7 = getelementptr [10 x i8]* %a_8, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 687 'getelementptr' 'a_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 688 [2/2] (2.32ns)   --->   "%a_8_load_7 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 688 'load' 'a_8_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%a_8_addr_8 = getelementptr [10 x i8]* %a_8, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 689 'getelementptr' 'a_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 690 [2/2] (2.32ns)   --->   "%a_8_load_8 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 690 'load' 'a_8_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 691 [1/1] (4.17ns)   --->   "%tmp_7_7_2_0_2 = mul i16 %tmp_5_2_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 691 'mul' 'tmp_7_7_2_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 692 [1/1] (4.17ns)   --->   "%tmp_7_7_2_1_1 = mul i16 %tmp_6_1_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 692 'mul' 'tmp_7_7_2_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 693 [1/1] (4.17ns)   --->   "%tmp_7_7_3 = mul i16 %tmp_5_1_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 693 'mul' 'tmp_7_7_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 694 [1/1] (4.17ns)   --->   "%tmp_7_7_3_0_2 = mul i16 %tmp_5_3_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 694 'mul' 'tmp_7_7_3_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 695 [1/1] (4.17ns)   --->   "%tmp_7_7_3_1_1 = mul i16 %tmp_6_2_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 695 'mul' 'tmp_7_7_3_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 696 [1/2] (2.32ns)   --->   "%a_9_load_5 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 696 'load' 'a_9_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_7_3_2_2_9 = sext i8 %a_9_load_5 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 697 'sext' 'tmp_7_3_2_2_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 698 [1/1] (4.17ns)   --->   "%tmp_7_7_4 = mul i16 %tmp_5_2_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 698 'mul' 'tmp_7_7_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 699 [1/1] (4.17ns)   --->   "%tmp_7_7_4_1_1 = mul i16 %tmp_6_3_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 699 'mul' 'tmp_7_7_4_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 700 [1/1] (4.17ns)   --->   "%tmp_7_7_4_2_1 = mul i16 %tmp_7_3_2_2_9, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 700 'mul' 'tmp_7_7_4_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 701 [1/2] (2.32ns)   --->   "%a_9_load_6 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 701 'load' 'a_9_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_7_4_2_2_10 = sext i8 %a_9_load_6 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 702 'sext' 'tmp_7_4_2_2_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (4.17ns)   --->   "%tmp_7_7_5 = mul i16 %tmp_5_3_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 703 'mul' 'tmp_7_7_5' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 704 [1/1] (4.17ns)   --->   "%tmp_7_7_5_1_1 = mul i16 %tmp_6_4_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 704 'mul' 'tmp_7_7_5_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 705 [1/1] (4.17ns)   --->   "%tmp_7_7_5_2_1 = mul i16 %tmp_7_4_2_2_10, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 705 'mul' 'tmp_7_7_5_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%a_9_addr_7 = getelementptr [10 x i8]* %a_9, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 706 'getelementptr' 'a_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 707 [2/2] (2.32ns)   --->   "%a_9_load_7 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 707 'load' 'a_9_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%a_9_addr_8 = getelementptr [10 x i8]* %a_9, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 708 'getelementptr' 'a_9_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 709 [2/2] (2.32ns)   --->   "%a_9_load_8 = load i8* %a_9_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 709 'load' 'a_9_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 11.4>
ST_5 : Operation 710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i16 %tmp2, %tmp1" [final_project/matrix_conv.cpp:30]   --->   Operation 710 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 711 [1/1] (2.07ns)   --->   "%tmp3 = add i16 %tmp5, %tmp4" [final_project/matrix_conv.cpp:30]   --->   Operation 711 'add' 'tmp3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 712 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_0_0_2_2 = add i16 %tmp3, %tmp" [final_project/matrix_conv.cpp:30]   --->   Operation 712 'add' 'sum_2_0_0_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%res_0_addr = getelementptr [8 x i16]* %res_0, i64 0, i64 0" [final_project/matrix_conv.cpp:34]   --->   Operation 713 'getelementptr' 'res_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_0_2_2, i16* %res_0_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 714 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i16 %tmp9, %tmp8" [final_project/matrix_conv.cpp:30]   --->   Operation 715 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 716 [1/1] (2.07ns)   --->   "%tmp10 = add i16 %tmp12, %tmp11" [final_project/matrix_conv.cpp:30]   --->   Operation 716 'add' 'tmp10' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 717 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_0_1_2_2 = add i16 %tmp10, %tmp7" [final_project/matrix_conv.cpp:30]   --->   Operation 717 'add' 'sum_2_0_1_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 718 [1/1] (0.00ns)   --->   "%res_0_addr_1 = getelementptr [8 x i16]* %res_0, i64 0, i64 1" [final_project/matrix_conv.cpp:34]   --->   Operation 718 'getelementptr' 'res_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 719 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_1_2_2, i16* %res_0_addr_1, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 719 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 720 [1/1] (3.36ns) (grouped into DSP with root node tmp16)   --->   "%tmp_7_0_2_1 = mul i16 %tmp_0_0_1_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 720 'mul' 'tmp_7_0_2_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 721 [1/1] (3.36ns) (grouped into DSP with root node tmp19)   --->   "%tmp_7_0_2_2 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 721 'mul' 'tmp_7_0_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 722 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp16 = add i16 %tmp_7_0_2_0_2, %tmp_7_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 722 'add' 'tmp16' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 723 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp19 = add i16 %tmp20, %tmp_7_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 723 'add' 'tmp19' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 724 [1/1] (2.07ns)   --->   "%tmp17 = add i16 %tmp19, %tmp18" [final_project/matrix_conv.cpp:30]   --->   Operation 724 'add' 'tmp17' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 725 [1/1] (3.36ns) (grouped into DSP with root node tmp23)   --->   "%tmp_7_0_3_1 = mul i16 %tmp_0_1_1_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 725 'mul' 'tmp_7_0_3_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 726 [1/1] (3.36ns) (grouped into DSP with root node tmp25)   --->   "%tmp_7_0_3_1_2 = mul i16 %tmp_0_3_1_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 726 'mul' 'tmp_7_0_3_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 727 [1/1] (3.36ns) (grouped into DSP with root node tmp26)   --->   "%tmp_7_0_3_2 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 727 'mul' 'tmp_7_0_3_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 728 [1/1] (3.36ns) (grouped into DSP with root node tmp27)   --->   "%tmp_7_0_3_2_2 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 728 'mul' 'tmp_7_0_3_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 729 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp23 = add i16 %tmp_7_0_3_0_2, %tmp_7_0_3_1" [final_project/matrix_conv.cpp:30]   --->   Operation 729 'add' 'tmp23' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 730 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp25 = add i16 %tmp_7_0_3_1_1, %tmp_7_0_3_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 730 'add' 'tmp25' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 731 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp27 = add i16 %tmp_7_0_3_2_1, %tmp_7_0_3_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 731 'add' 'tmp27' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 732 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp26 = add i16 %tmp27, %tmp_7_0_3_2" [final_project/matrix_conv.cpp:30]   --->   Operation 732 'add' 'tmp26' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 733 [1/1] (2.07ns)   --->   "%tmp24 = add i16 %tmp26, %tmp25" [final_project/matrix_conv.cpp:30]   --->   Operation 733 'add' 'tmp24' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 734 [1/1] (3.36ns) (grouped into DSP with root node tmp29)   --->   "%tmp_7_0_4_0_1 = mul i16 %tmp_0_3_0_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 734 'mul' 'tmp_7_0_4_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 735 [1/2] (2.32ns)   --->   "%a_0_load_6 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 735 'load' 'a_0_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_0_4_0_2 = sext i8 %a_0_load_6 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 736 'sext' 'tmp_0_4_0_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 737 [1/1] (4.17ns)   --->   "%tmp_7_0_4_0_2 = mul i16 %tmp_0_4_0_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 737 'mul' 'tmp_7_0_4_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 738 [1/2] (2.32ns)   --->   "%a_1_load_6 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 738 'load' 'a_1_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_0_4_1_2 = sext i8 %a_1_load_6 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 739 'sext' 'tmp_0_4_1_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 740 [1/1] (3.36ns) (grouped into DSP with root node tmp32)   --->   "%tmp_7_0_4_1_2 = mul i16 %tmp_0_4_1_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 740 'mul' 'tmp_7_0_4_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 741 [1/2] (2.32ns)   --->   "%a_2_load_6 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 741 'load' 'a_2_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_0_4_2_2 = sext i8 %a_2_load_6 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 742 'sext' 'tmp_0_4_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 743 [1/1] (3.36ns) (grouped into DSP with root node tmp34)   --->   "%tmp_7_0_4_2_2 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 743 'mul' 'tmp_7_0_4_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 744 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp29 = add i16 %tmp_7_0_4, %tmp_7_0_4_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 744 'add' 'tmp29' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 745 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp32 = add i16 %tmp_7_0_4_1_1, %tmp_7_0_4_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 745 'add' 'tmp32' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 746 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp34 = add i16 %tmp_7_0_4_2_1, %tmp_7_0_4_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 746 'add' 'tmp34' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 747 [1/1] (3.36ns) (grouped into DSP with root node tmp36)   --->   "%tmp_7_0_5_0_1 = mul i16 %tmp_0_4_0_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 747 'mul' 'tmp_7_0_5_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 748 [1/2] (2.32ns)   --->   "%a_0_load_7 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 748 'load' 'a_0_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_0_5_0_2 = sext i8 %a_0_load_7 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 749 'sext' 'tmp_0_5_0_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 750 [1/1] (4.17ns)   --->   "%tmp_7_0_5_0_2 = mul i16 %tmp_0_5_0_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 750 'mul' 'tmp_7_0_5_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 751 [1/1] (4.17ns)   --->   "%tmp_7_0_5_1_1 = mul i16 %tmp_0_4_1_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 751 'mul' 'tmp_7_0_5_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 752 [1/2] (2.32ns)   --->   "%a_1_load_7 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 752 'load' 'a_1_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_0_5_1_2 = sext i8 %a_1_load_7 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 753 'sext' 'tmp_0_5_1_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 754 [1/1] (4.17ns)   --->   "%tmp_7_0_5_2_1 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 754 'mul' 'tmp_7_0_5_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 755 [1/2] (2.32ns)   --->   "%a_2_load_7 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 755 'load' 'a_2_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_0_5_2_2 = sext i8 %a_2_load_7 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 756 'sext' 'tmp_0_5_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 757 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp36 = add i16 %tmp_7_0_5, %tmp_7_0_5_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 757 'add' 'tmp36' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 758 [1/1] (4.17ns)   --->   "%tmp_7_0_6 = mul i16 %tmp_0_4_0_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 758 'mul' 'tmp_7_0_6' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 759 [1/1] (0.00ns)   --->   "%a_0_addr_8 = getelementptr [10 x i8]* %a_0, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 759 'getelementptr' 'a_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 760 [2/2] (2.32ns)   --->   "%a_0_load_8 = load i8* %a_0_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 760 'load' 'a_0_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 761 [1/1] (4.17ns)   --->   "%tmp_7_0_6_1_1 = mul i16 %tmp_0_5_1_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 761 'mul' 'tmp_7_0_6_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 762 [1/1] (0.00ns)   --->   "%a_1_addr_8 = getelementptr [10 x i8]* %a_1, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 762 'getelementptr' 'a_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 763 [2/2] (2.32ns)   --->   "%a_1_load_8 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 763 'load' 'a_1_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 764 [1/1] (4.17ns)   --->   "%tmp_7_0_6_2_1 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 764 'mul' 'tmp_7_0_6_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 765 [1/1] (0.00ns)   --->   "%a_2_addr_8 = getelementptr [10 x i8]* %a_2, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 765 'getelementptr' 'a_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 766 [2/2] (2.32ns)   --->   "%a_2_load_8 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 766 'load' 'a_2_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 767 [1/1] (4.17ns)   --->   "%tmp_7_0_7 = mul i16 %tmp_0_5_0_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 767 'mul' 'tmp_7_0_7' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 768 [1/1] (0.00ns)   --->   "%a_0_addr_9 = getelementptr [10 x i8]* %a_0, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 768 'getelementptr' 'a_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 769 [2/2] (2.32ns)   --->   "%a_0_load_9 = load i8* %a_0_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 769 'load' 'a_0_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 770 [1/1] (0.00ns)   --->   "%a_1_addr_9 = getelementptr [10 x i8]* %a_1, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 770 'getelementptr' 'a_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 771 [2/2] (2.32ns)   --->   "%a_1_load_9 = load i8* %a_1_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 771 'load' 'a_1_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 772 [1/1] (0.00ns)   --->   "%a_2_addr_9 = getelementptr [10 x i8]* %a_2, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 772 'getelementptr' 'a_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 773 [2/2] (2.32ns)   --->   "%a_2_load_9 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 773 'load' 'a_2_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp56 = add i16 %tmp58, %tmp57" [final_project/matrix_conv.cpp:30]   --->   Operation 774 'add' 'tmp56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 775 [1/1] (2.07ns)   --->   "%tmp59 = add i16 %tmp61, %tmp60" [final_project/matrix_conv.cpp:30]   --->   Operation 775 'add' 'tmp59' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 776 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_1_0_2_2 = add i16 %tmp59, %tmp56" [final_project/matrix_conv.cpp:30]   --->   Operation 776 'add' 'sum_2_1_0_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 777 [1/1] (0.00ns)   --->   "%res_1_addr = getelementptr [8 x i16]* %res_1, i64 0, i64 0" [final_project/matrix_conv.cpp:34]   --->   Operation 777 'getelementptr' 'res_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 778 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_0_2_2, i16* %res_1_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 778 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp63 = add i16 %tmp65, %tmp64" [final_project/matrix_conv.cpp:30]   --->   Operation 779 'add' 'tmp63' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 780 [1/1] (2.07ns)   --->   "%tmp66 = add i16 %tmp68, %tmp67" [final_project/matrix_conv.cpp:30]   --->   Operation 780 'add' 'tmp66' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 781 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_1_1_2_2 = add i16 %tmp66, %tmp63" [final_project/matrix_conv.cpp:30]   --->   Operation 781 'add' 'sum_2_1_1_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 782 [1/1] (0.00ns)   --->   "%res_1_addr_1 = getelementptr [8 x i16]* %res_1, i64 0, i64 1" [final_project/matrix_conv.cpp:34]   --->   Operation 782 'getelementptr' 'res_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 783 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_1_2_2, i16* %res_1_addr_1, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 783 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 784 [1/1] (3.36ns) (grouped into DSP with root node tmp72)   --->   "%tmp_7_1_2_1 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 784 'mul' 'tmp_7_1_2_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 785 [1/1] (3.36ns) (grouped into DSP with root node tmp75)   --->   "%tmp_7_1_2_2 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 785 'mul' 'tmp_7_1_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 786 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp72 = add i16 %tmp_7_1_2_0_2, %tmp_7_1_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 786 'add' 'tmp72' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 787 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp75 = add i16 %tmp76, %tmp_7_1_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 787 'add' 'tmp75' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 788 [1/1] (2.07ns)   --->   "%tmp73 = add i16 %tmp75, %tmp74" [final_project/matrix_conv.cpp:30]   --->   Operation 788 'add' 'tmp73' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 789 [1/1] (3.36ns) (grouped into DSP with root node tmp79)   --->   "%tmp_7_1_3_1 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 789 'mul' 'tmp_7_1_3_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 790 [1/1] (3.36ns) (grouped into DSP with root node tmp81)   --->   "%tmp_7_1_3_1_2 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 790 'mul' 'tmp_7_1_3_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 791 [1/1] (3.36ns) (grouped into DSP with root node tmp82)   --->   "%tmp_7_1_3_2 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 791 'mul' 'tmp_7_1_3_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 792 [1/1] (3.36ns) (grouped into DSP with root node tmp83)   --->   "%tmp_7_1_3_2_2 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 792 'mul' 'tmp_7_1_3_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 793 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp79 = add i16 %tmp_7_1_3_0_2, %tmp_7_1_3_1" [final_project/matrix_conv.cpp:30]   --->   Operation 793 'add' 'tmp79' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 794 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp81 = add i16 %tmp_7_1_3_1_1, %tmp_7_1_3_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 794 'add' 'tmp81' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 795 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp83 = add i16 %tmp_7_1_3_2_1, %tmp_7_1_3_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 795 'add' 'tmp83' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 796 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp82 = add i16 %tmp83, %tmp_7_1_3_2" [final_project/matrix_conv.cpp:30]   --->   Operation 796 'add' 'tmp82' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 797 [1/1] (2.07ns)   --->   "%tmp80 = add i16 %tmp82, %tmp81" [final_project/matrix_conv.cpp:30]   --->   Operation 797 'add' 'tmp80' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 798 [1/1] (3.36ns) (grouped into DSP with root node tmp85)   --->   "%tmp_7_1_4_0_1 = mul i16 %tmp_0_3_1_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 798 'mul' 'tmp_7_1_4_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 799 [1/1] (4.17ns)   --->   "%tmp_7_1_4_0_2 = mul i16 %tmp_0_4_1_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 799 'mul' 'tmp_7_1_4_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 800 [1/1] (3.36ns) (grouped into DSP with root node tmp88)   --->   "%tmp_7_1_4_1_2 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 800 'mul' 'tmp_7_1_4_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 801 [1/2] (2.32ns)   --->   "%a_3_load_6 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 801 'load' 'a_3_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_1_4_2_2 = sext i8 %a_3_load_6 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 802 'sext' 'tmp_1_4_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 803 [1/1] (3.36ns) (grouped into DSP with root node tmp90)   --->   "%tmp_7_1_4_2_2 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 803 'mul' 'tmp_7_1_4_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 804 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp85 = add i16 %tmp_7_1_4, %tmp_7_1_4_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 804 'add' 'tmp85' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 805 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp88 = add i16 %tmp_7_1_4_1_1, %tmp_7_1_4_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 805 'add' 'tmp88' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 806 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp90 = add i16 %tmp_7_1_4_2_1, %tmp_7_1_4_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 806 'add' 'tmp90' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 807 [1/1] (3.36ns) (grouped into DSP with root node tmp92)   --->   "%tmp_7_1_5_0_1 = mul i16 %tmp_0_4_1_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 807 'mul' 'tmp_7_1_5_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 808 [1/1] (4.17ns)   --->   "%tmp_7_1_5_0_2 = mul i16 %tmp_0_5_1_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 808 'mul' 'tmp_7_1_5_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 809 [1/1] (4.17ns)   --->   "%tmp_7_1_5_1_1 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 809 'mul' 'tmp_7_1_5_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 810 [1/1] (4.17ns)   --->   "%tmp_7_1_5_2_1 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 810 'mul' 'tmp_7_1_5_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 811 [1/2] (2.32ns)   --->   "%a_3_load_7 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 811 'load' 'a_3_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_1_5_2_2 = sext i8 %a_3_load_7 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 812 'sext' 'tmp_1_5_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp92 = add i16 %tmp_7_1_5, %tmp_7_1_5_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 813 'add' 'tmp92' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 814 [1/1] (4.17ns)   --->   "%tmp_7_1_6 = mul i16 %tmp_0_4_1_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 814 'mul' 'tmp_7_1_6' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 815 [1/1] (4.17ns)   --->   "%tmp_7_1_6_1_1 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 815 'mul' 'tmp_7_1_6_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 816 [1/1] (4.17ns)   --->   "%tmp_7_1_6_2_1 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 816 'mul' 'tmp_7_1_6_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 817 [1/1] (0.00ns)   --->   "%a_3_addr_8 = getelementptr [10 x i8]* %a_3, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 817 'getelementptr' 'a_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 818 [2/2] (2.32ns)   --->   "%a_3_load_8 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 818 'load' 'a_3_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 819 [1/1] (4.17ns)   --->   "%tmp_7_1_7 = mul i16 %tmp_0_5_1_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 819 'mul' 'tmp_7_1_7' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 820 [1/1] (0.00ns)   --->   "%a_3_addr_9 = getelementptr [10 x i8]* %a_3, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 820 'getelementptr' 'a_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 821 [2/2] (2.32ns)   --->   "%a_3_load_9 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 821 'load' 'a_3_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp112 = add i16 %tmp114, %tmp113" [final_project/matrix_conv.cpp:30]   --->   Operation 822 'add' 'tmp112' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 823 [1/1] (2.07ns)   --->   "%tmp115 = add i16 %tmp117, %tmp116" [final_project/matrix_conv.cpp:30]   --->   Operation 823 'add' 'tmp115' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 824 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_2_0_2_2 = add i16 %tmp115, %tmp112" [final_project/matrix_conv.cpp:30]   --->   Operation 824 'add' 'sum_2_2_0_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 825 [1/1] (0.00ns)   --->   "%res_2_addr = getelementptr [8 x i16]* %res_2, i64 0, i64 0" [final_project/matrix_conv.cpp:34]   --->   Operation 825 'getelementptr' 'res_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 826 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_0_2_2, i16* %res_2_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 826 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp119 = add i16 %tmp121, %tmp120" [final_project/matrix_conv.cpp:30]   --->   Operation 827 'add' 'tmp119' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 828 [1/1] (2.07ns)   --->   "%tmp122 = add i16 %tmp124, %tmp123" [final_project/matrix_conv.cpp:30]   --->   Operation 828 'add' 'tmp122' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 829 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_2_1_2_2 = add i16 %tmp122, %tmp119" [final_project/matrix_conv.cpp:30]   --->   Operation 829 'add' 'sum_2_2_1_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 830 [1/1] (0.00ns)   --->   "%res_2_addr_1 = getelementptr [8 x i16]* %res_2, i64 0, i64 1" [final_project/matrix_conv.cpp:34]   --->   Operation 830 'getelementptr' 'res_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 831 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_1_2_2, i16* %res_2_addr_1, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 831 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 832 [1/1] (3.36ns) (grouped into DSP with root node tmp128)   --->   "%tmp_7_2_2_1 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 832 'mul' 'tmp_7_2_2_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 833 [1/1] (3.36ns) (grouped into DSP with root node tmp131)   --->   "%tmp_7_2_2_2 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 833 'mul' 'tmp_7_2_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 834 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp128 = add i16 %tmp_7_2_2_0_2, %tmp_7_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 834 'add' 'tmp128' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 835 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp131 = add i16 %tmp132, %tmp_7_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 835 'add' 'tmp131' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 836 [1/1] (2.07ns)   --->   "%tmp129 = add i16 %tmp131, %tmp130" [final_project/matrix_conv.cpp:30]   --->   Operation 836 'add' 'tmp129' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 837 [1/1] (3.36ns) (grouped into DSP with root node tmp135)   --->   "%tmp_7_2_3_1 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 837 'mul' 'tmp_7_2_3_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 838 [1/1] (3.36ns) (grouped into DSP with root node tmp137)   --->   "%tmp_7_2_3_1_2 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 838 'mul' 'tmp_7_2_3_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 839 [1/1] (3.36ns) (grouped into DSP with root node tmp138)   --->   "%tmp_7_2_3_2 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 839 'mul' 'tmp_7_2_3_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 840 [1/1] (3.36ns) (grouped into DSP with root node tmp139)   --->   "%tmp_7_2_3_2_2 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 840 'mul' 'tmp_7_2_3_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 841 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp135 = add i16 %tmp_7_2_3_0_2, %tmp_7_2_3_1" [final_project/matrix_conv.cpp:30]   --->   Operation 841 'add' 'tmp135' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 842 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp137 = add i16 %tmp_7_2_3_1_1, %tmp_7_2_3_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 842 'add' 'tmp137' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 843 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp139 = add i16 %tmp_7_2_3_2_1, %tmp_7_2_3_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 843 'add' 'tmp139' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 844 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp138 = add i16 %tmp139, %tmp_7_2_3_2" [final_project/matrix_conv.cpp:30]   --->   Operation 844 'add' 'tmp138' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 845 [1/1] (2.07ns)   --->   "%tmp136 = add i16 %tmp138, %tmp137" [final_project/matrix_conv.cpp:30]   --->   Operation 845 'add' 'tmp136' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 846 [1/1] (3.36ns) (grouped into DSP with root node tmp141)   --->   "%tmp_7_2_4_0_1 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 846 'mul' 'tmp_7_2_4_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 847 [1/1] (4.17ns)   --->   "%tmp_7_2_4_0_2 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 847 'mul' 'tmp_7_2_4_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 848 [1/1] (3.36ns) (grouped into DSP with root node tmp144)   --->   "%tmp_7_2_4_1_2 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 848 'mul' 'tmp_7_2_4_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 849 [1/2] (2.32ns)   --->   "%a_4_load_6 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 849 'load' 'a_4_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_2_4_2_2 = sext i8 %a_4_load_6 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 850 'sext' 'tmp_2_4_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 851 [1/1] (3.36ns) (grouped into DSP with root node tmp146)   --->   "%tmp_7_2_4_2_2 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 851 'mul' 'tmp_7_2_4_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 852 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp141 = add i16 %tmp_7_2_4, %tmp_7_2_4_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 852 'add' 'tmp141' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 853 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp144 = add i16 %tmp_7_2_4_1_1, %tmp_7_2_4_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 853 'add' 'tmp144' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 854 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp146 = add i16 %tmp_7_2_4_2_1, %tmp_7_2_4_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 854 'add' 'tmp146' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 855 [1/1] (3.36ns) (grouped into DSP with root node tmp148)   --->   "%tmp_7_2_5_0_1 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 855 'mul' 'tmp_7_2_5_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 856 [1/1] (4.17ns)   --->   "%tmp_7_2_5_0_2 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 856 'mul' 'tmp_7_2_5_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 857 [1/1] (4.17ns)   --->   "%tmp_7_2_5_1_1 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 857 'mul' 'tmp_7_2_5_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 858 [1/1] (4.17ns)   --->   "%tmp_7_2_5_2_1 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 858 'mul' 'tmp_7_2_5_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 859 [1/2] (2.32ns)   --->   "%a_4_load_7 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 859 'load' 'a_4_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_2_5_2_2 = sext i8 %a_4_load_7 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 860 'sext' 'tmp_2_5_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 861 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp148 = add i16 %tmp_7_2_5, %tmp_7_2_5_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 861 'add' 'tmp148' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 862 [1/1] (4.17ns)   --->   "%tmp_7_2_6 = mul i16 %tmp_0_4_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 862 'mul' 'tmp_7_2_6' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 863 [1/1] (4.17ns)   --->   "%tmp_7_2_6_1_1 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 863 'mul' 'tmp_7_2_6_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 864 [1/1] (4.17ns)   --->   "%tmp_7_2_6_2_1 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 864 'mul' 'tmp_7_2_6_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 865 [1/1] (0.00ns)   --->   "%a_4_addr_8 = getelementptr [10 x i8]* %a_4, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 865 'getelementptr' 'a_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 866 [2/2] (2.32ns)   --->   "%a_4_load_8 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 866 'load' 'a_4_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 867 [1/1] (4.17ns)   --->   "%tmp_7_2_7 = mul i16 %tmp_0_5_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 867 'mul' 'tmp_7_2_7' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 868 [1/1] (0.00ns)   --->   "%a_4_addr_9 = getelementptr [10 x i8]* %a_4, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 868 'getelementptr' 'a_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 869 [2/2] (2.32ns)   --->   "%a_4_load_9 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 869 'load' 'a_4_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp168 = add i16 %tmp170, %tmp169" [final_project/matrix_conv.cpp:30]   --->   Operation 870 'add' 'tmp168' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 871 [1/1] (2.07ns)   --->   "%tmp171 = add i16 %tmp173, %tmp172" [final_project/matrix_conv.cpp:30]   --->   Operation 871 'add' 'tmp171' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 872 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_3_0_2_2 = add i16 %tmp171, %tmp168" [final_project/matrix_conv.cpp:30]   --->   Operation 872 'add' 'sum_2_3_0_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 873 [1/1] (0.00ns)   --->   "%res_3_addr = getelementptr [8 x i16]* %res_3, i64 0, i64 0" [final_project/matrix_conv.cpp:34]   --->   Operation 873 'getelementptr' 'res_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 874 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_0_2_2, i16* %res_3_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 874 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp175 = add i16 %tmp177, %tmp176" [final_project/matrix_conv.cpp:30]   --->   Operation 875 'add' 'tmp175' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 876 [1/1] (2.07ns)   --->   "%tmp178 = add i16 %tmp180, %tmp179" [final_project/matrix_conv.cpp:30]   --->   Operation 876 'add' 'tmp178' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 877 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_3_1_2_2 = add i16 %tmp178, %tmp175" [final_project/matrix_conv.cpp:30]   --->   Operation 877 'add' 'sum_2_3_1_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 878 [1/1] (0.00ns)   --->   "%res_3_addr_1 = getelementptr [8 x i16]* %res_3, i64 0, i64 1" [final_project/matrix_conv.cpp:34]   --->   Operation 878 'getelementptr' 'res_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 879 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_1_2_2, i16* %res_3_addr_1, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 879 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 880 [1/1] (3.36ns) (grouped into DSP with root node tmp184)   --->   "%tmp_7_3_2_1 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 880 'mul' 'tmp_7_3_2_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 881 [1/1] (3.36ns) (grouped into DSP with root node tmp187)   --->   "%tmp_7_3_2_2 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 881 'mul' 'tmp_7_3_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 882 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp184 = add i16 %tmp_7_3_2_0_2, %tmp_7_3_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 882 'add' 'tmp184' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 883 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp187 = add i16 %tmp188, %tmp_7_3_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 883 'add' 'tmp187' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 884 [1/1] (2.07ns)   --->   "%tmp185 = add i16 %tmp187, %tmp186" [final_project/matrix_conv.cpp:30]   --->   Operation 884 'add' 'tmp185' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 885 [1/1] (3.36ns) (grouped into DSP with root node tmp191)   --->   "%tmp_7_3_3_1 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 885 'mul' 'tmp_7_3_3_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 886 [1/1] (3.36ns) (grouped into DSP with root node tmp193)   --->   "%tmp_7_3_3_1_2 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 886 'mul' 'tmp_7_3_3_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 887 [1/1] (3.36ns) (grouped into DSP with root node tmp194)   --->   "%tmp_7_3_3_2 = mul i16 %tmp_3_1_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 887 'mul' 'tmp_7_3_3_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 888 [1/1] (3.36ns) (grouped into DSP with root node tmp195)   --->   "%tmp_7_3_3_2_2 = mul i16 %tmp_3_3_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 888 'mul' 'tmp_7_3_3_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 889 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp191 = add i16 %tmp_7_3_3_0_2, %tmp_7_3_3_1" [final_project/matrix_conv.cpp:30]   --->   Operation 889 'add' 'tmp191' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 890 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp193 = add i16 %tmp_7_3_3_1_1, %tmp_7_3_3_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 890 'add' 'tmp193' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 891 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp195 = add i16 %tmp_7_3_3_2_1, %tmp_7_3_3_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 891 'add' 'tmp195' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 892 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp194 = add i16 %tmp195, %tmp_7_3_3_2" [final_project/matrix_conv.cpp:30]   --->   Operation 892 'add' 'tmp194' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 893 [1/1] (2.07ns)   --->   "%tmp192 = add i16 %tmp194, %tmp193" [final_project/matrix_conv.cpp:30]   --->   Operation 893 'add' 'tmp192' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 894 [1/1] (3.36ns) (grouped into DSP with root node tmp197)   --->   "%tmp_7_3_4_0_1 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 894 'mul' 'tmp_7_3_4_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 895 [1/1] (4.17ns)   --->   "%tmp_7_3_4_0_2 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 895 'mul' 'tmp_7_3_4_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 896 [1/1] (3.36ns) (grouped into DSP with root node tmp200)   --->   "%tmp_7_3_4_1_2 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 896 'mul' 'tmp_7_3_4_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 897 [1/2] (2.32ns)   --->   "%a_5_load_6 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 897 'load' 'a_5_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_3_4_2_2 = sext i8 %a_5_load_6 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 898 'sext' 'tmp_3_4_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 899 [1/1] (3.36ns) (grouped into DSP with root node tmp202)   --->   "%tmp_7_3_4_2_2 = mul i16 %tmp_3_4_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 899 'mul' 'tmp_7_3_4_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 900 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp197 = add i16 %tmp_7_3_4, %tmp_7_3_4_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 900 'add' 'tmp197' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 901 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp200 = add i16 %tmp_7_3_4_1_1, %tmp_7_3_4_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 901 'add' 'tmp200' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 902 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp202 = add i16 %tmp_7_3_4_2_1, %tmp_7_3_4_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 902 'add' 'tmp202' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 903 [1/1] (3.36ns) (grouped into DSP with root node tmp204)   --->   "%tmp_7_3_5_0_1 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 903 'mul' 'tmp_7_3_5_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 904 [1/1] (4.17ns)   --->   "%tmp_7_3_5_0_2 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 904 'mul' 'tmp_7_3_5_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 905 [1/1] (4.17ns)   --->   "%tmp_7_3_5_1_1 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 905 'mul' 'tmp_7_3_5_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 906 [1/1] (4.17ns)   --->   "%tmp_7_3_5_2_1 = mul i16 %tmp_3_4_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 906 'mul' 'tmp_7_3_5_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 907 [1/2] (2.32ns)   --->   "%a_5_load_7 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 907 'load' 'a_5_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_3_5_2_2 = sext i8 %a_5_load_7 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 908 'sext' 'tmp_3_5_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 909 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp204 = add i16 %tmp_7_3_5, %tmp_7_3_5_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 909 'add' 'tmp204' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 910 [1/1] (4.17ns)   --->   "%tmp_7_3_6 = mul i16 %tmp_1_4_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 910 'mul' 'tmp_7_3_6' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 911 [1/1] (4.17ns)   --->   "%tmp_7_3_6_1_1 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 911 'mul' 'tmp_7_3_6_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 912 [1/1] (4.17ns)   --->   "%tmp_7_3_6_2_1 = mul i16 %tmp_3_5_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 912 'mul' 'tmp_7_3_6_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 913 [1/1] (0.00ns)   --->   "%a_5_addr_8 = getelementptr [10 x i8]* %a_5, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 913 'getelementptr' 'a_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 914 [2/2] (2.32ns)   --->   "%a_5_load_8 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 914 'load' 'a_5_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 915 [1/1] (4.17ns)   --->   "%tmp_7_3_7 = mul i16 %tmp_1_5_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 915 'mul' 'tmp_7_3_7' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 916 [1/1] (0.00ns)   --->   "%a_5_addr_9 = getelementptr [10 x i8]* %a_5, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 916 'getelementptr' 'a_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 917 [2/2] (2.32ns)   --->   "%a_5_load_9 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 917 'load' 'a_5_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp224 = add i16 %tmp226, %tmp225" [final_project/matrix_conv.cpp:30]   --->   Operation 918 'add' 'tmp224' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 919 [1/1] (2.07ns)   --->   "%tmp227 = add i16 %tmp229, %tmp228" [final_project/matrix_conv.cpp:30]   --->   Operation 919 'add' 'tmp227' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 920 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_4_0_2_2 = add i16 %tmp227, %tmp224" [final_project/matrix_conv.cpp:30]   --->   Operation 920 'add' 'sum_2_4_0_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 921 [1/1] (0.00ns)   --->   "%res_4_addr = getelementptr [8 x i16]* %res_4, i64 0, i64 0" [final_project/matrix_conv.cpp:34]   --->   Operation 921 'getelementptr' 'res_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 922 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_0_2_2, i16* %res_4_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 922 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp231 = add i16 %tmp233, %tmp232" [final_project/matrix_conv.cpp:30]   --->   Operation 923 'add' 'tmp231' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 924 [1/1] (2.07ns)   --->   "%tmp234 = add i16 %tmp236, %tmp235" [final_project/matrix_conv.cpp:30]   --->   Operation 924 'add' 'tmp234' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 925 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_4_1_2_2 = add i16 %tmp234, %tmp231" [final_project/matrix_conv.cpp:30]   --->   Operation 925 'add' 'sum_2_4_1_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 926 [1/1] (0.00ns)   --->   "%res_4_addr_1 = getelementptr [8 x i16]* %res_4, i64 0, i64 1" [final_project/matrix_conv.cpp:34]   --->   Operation 926 'getelementptr' 'res_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 927 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_1_2_2, i16* %res_4_addr_1, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 927 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 928 [1/1] (3.36ns) (grouped into DSP with root node tmp240)   --->   "%tmp_7_4_2_1 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 928 'mul' 'tmp_7_4_2_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 929 [1/1] (3.36ns) (grouped into DSP with root node tmp243)   --->   "%tmp_7_4_2_2 = mul i16 %tmp_4_0_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 929 'mul' 'tmp_7_4_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 930 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp240 = add i16 %tmp_7_4_2_0_2, %tmp_7_4_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 930 'add' 'tmp240' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 931 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp243 = add i16 %tmp244, %tmp_7_4_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 931 'add' 'tmp243' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 932 [1/1] (2.07ns)   --->   "%tmp241 = add i16 %tmp243, %tmp242" [final_project/matrix_conv.cpp:30]   --->   Operation 932 'add' 'tmp241' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 933 [1/1] (3.36ns) (grouped into DSP with root node tmp247)   --->   "%tmp_7_4_3_1 = mul i16 %tmp_3_1_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 933 'mul' 'tmp_7_4_3_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 934 [1/1] (3.36ns) (grouped into DSP with root node tmp249)   --->   "%tmp_7_4_3_1_2 = mul i16 %tmp_3_3_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 934 'mul' 'tmp_7_4_3_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 935 [1/1] (3.36ns) (grouped into DSP with root node tmp250)   --->   "%tmp_7_4_3_2 = mul i16 %tmp_4_1_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 935 'mul' 'tmp_7_4_3_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 936 [1/1] (3.36ns) (grouped into DSP with root node tmp251)   --->   "%tmp_7_4_3_2_2 = mul i16 %tmp_4_3_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 936 'mul' 'tmp_7_4_3_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 937 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp247 = add i16 %tmp_7_4_3_0_2, %tmp_7_4_3_1" [final_project/matrix_conv.cpp:30]   --->   Operation 937 'add' 'tmp247' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 938 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp249 = add i16 %tmp_7_4_3_1_1, %tmp_7_4_3_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 938 'add' 'tmp249' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 939 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp251 = add i16 %tmp_7_4_3_2_1, %tmp_7_4_3_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 939 'add' 'tmp251' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 940 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp250 = add i16 %tmp251, %tmp_7_4_3_2" [final_project/matrix_conv.cpp:30]   --->   Operation 940 'add' 'tmp250' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 941 [1/1] (2.07ns)   --->   "%tmp248 = add i16 %tmp250, %tmp249" [final_project/matrix_conv.cpp:30]   --->   Operation 941 'add' 'tmp248' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 942 [1/1] (3.36ns) (grouped into DSP with root node tmp253)   --->   "%tmp_7_4_4_0_1 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 942 'mul' 'tmp_7_4_4_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 943 [1/1] (4.17ns)   --->   "%tmp_7_4_4_0_2 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 943 'mul' 'tmp_7_4_4_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 944 [1/1] (3.36ns) (grouped into DSP with root node tmp256)   --->   "%tmp_7_4_4_1_2 = mul i16 %tmp_3_4_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 944 'mul' 'tmp_7_4_4_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 945 [1/2] (2.32ns)   --->   "%a_6_load_6 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 945 'load' 'a_6_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_4_4_2_2 = sext i8 %a_6_load_6 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 946 'sext' 'tmp_4_4_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 947 [1/1] (3.36ns) (grouped into DSP with root node tmp258)   --->   "%tmp_7_4_4_2_2 = mul i16 %tmp_4_4_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 947 'mul' 'tmp_7_4_4_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 948 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp253 = add i16 %tmp_7_4_4, %tmp_7_4_4_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 948 'add' 'tmp253' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 949 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp256 = add i16 %tmp_7_4_4_1_1, %tmp_7_4_4_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 949 'add' 'tmp256' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 950 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp258 = add i16 %tmp_7_4_4_2_1, %tmp_7_4_4_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 950 'add' 'tmp258' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 951 [1/1] (3.36ns) (grouped into DSP with root node tmp260)   --->   "%tmp_7_4_5_0_1 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 951 'mul' 'tmp_7_4_5_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 952 [1/1] (4.17ns)   --->   "%tmp_7_4_5_0_2 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 952 'mul' 'tmp_7_4_5_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 953 [1/1] (4.17ns)   --->   "%tmp_7_4_5_1_1 = mul i16 %tmp_3_4_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 953 'mul' 'tmp_7_4_5_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 954 [1/1] (4.17ns)   --->   "%tmp_7_4_5_2_1 = mul i16 %tmp_4_4_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 954 'mul' 'tmp_7_4_5_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 955 [1/2] (2.32ns)   --->   "%a_6_load_7 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 955 'load' 'a_6_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_4_5_2_2 = sext i8 %a_6_load_7 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 956 'sext' 'tmp_4_5_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 957 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp260 = add i16 %tmp_7_4_5, %tmp_7_4_5_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 957 'add' 'tmp260' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 958 [1/1] (4.17ns)   --->   "%tmp_7_4_6 = mul i16 %tmp_2_4_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 958 'mul' 'tmp_7_4_6' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 959 [1/1] (4.17ns)   --->   "%tmp_7_4_6_1_1 = mul i16 %tmp_3_5_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 959 'mul' 'tmp_7_4_6_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 960 [1/1] (4.17ns)   --->   "%tmp_7_4_6_2_1 = mul i16 %tmp_4_5_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 960 'mul' 'tmp_7_4_6_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 961 [1/1] (0.00ns)   --->   "%a_6_addr_8 = getelementptr [10 x i8]* %a_6, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 961 'getelementptr' 'a_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 962 [2/2] (2.32ns)   --->   "%a_6_load_8 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 962 'load' 'a_6_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 963 [1/1] (4.17ns)   --->   "%tmp_7_4_7 = mul i16 %tmp_2_5_2_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 963 'mul' 'tmp_7_4_7' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 964 [1/1] (0.00ns)   --->   "%a_6_addr_9 = getelementptr [10 x i8]* %a_6, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 964 'getelementptr' 'a_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 965 [2/2] (2.32ns)   --->   "%a_6_load_9 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 965 'load' 'a_6_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp280 = add i16 %tmp282, %tmp281" [final_project/matrix_conv.cpp:30]   --->   Operation 966 'add' 'tmp280' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 967 [1/1] (2.07ns)   --->   "%tmp283 = add i16 %tmp285, %tmp284" [final_project/matrix_conv.cpp:30]   --->   Operation 967 'add' 'tmp283' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 968 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_5_0_2_2 = add i16 %tmp283, %tmp280" [final_project/matrix_conv.cpp:30]   --->   Operation 968 'add' 'sum_2_5_0_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 969 [1/1] (0.00ns)   --->   "%res_5_addr = getelementptr [8 x i16]* %res_5, i64 0, i64 0" [final_project/matrix_conv.cpp:34]   --->   Operation 969 'getelementptr' 'res_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 970 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_0_2_2, i16* %res_5_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 970 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp287 = add i16 %tmp289, %tmp288" [final_project/matrix_conv.cpp:30]   --->   Operation 971 'add' 'tmp287' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 972 [1/1] (2.07ns)   --->   "%tmp290 = add i16 %tmp292, %tmp291" [final_project/matrix_conv.cpp:30]   --->   Operation 972 'add' 'tmp290' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 973 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_5_1_2_2 = add i16 %tmp290, %tmp287" [final_project/matrix_conv.cpp:30]   --->   Operation 973 'add' 'sum_2_5_1_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 974 [1/1] (0.00ns)   --->   "%res_5_addr_1 = getelementptr [8 x i16]* %res_5, i64 0, i64 1" [final_project/matrix_conv.cpp:34]   --->   Operation 974 'getelementptr' 'res_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 975 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_1_2_2, i16* %res_5_addr_1, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 975 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 976 [1/1] (3.36ns) (grouped into DSP with root node tmp296)   --->   "%tmp_7_5_2_1 = mul i16 %tmp_4_0_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 976 'mul' 'tmp_7_5_2_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 977 [1/1] (3.36ns) (grouped into DSP with root node tmp299)   --->   "%tmp_7_5_2_2 = mul i16 %tmp_5_0_2_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 977 'mul' 'tmp_7_5_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 978 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp296 = add i16 %tmp_7_5_2_0_2, %tmp_7_5_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 978 'add' 'tmp296' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 979 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp299 = add i16 %tmp300, %tmp_7_5_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 979 'add' 'tmp299' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 980 [1/1] (2.07ns)   --->   "%tmp297 = add i16 %tmp299, %tmp298" [final_project/matrix_conv.cpp:30]   --->   Operation 980 'add' 'tmp297' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 981 [1/1] (3.36ns) (grouped into DSP with root node tmp303)   --->   "%tmp_7_5_3_1 = mul i16 %tmp_4_1_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 981 'mul' 'tmp_7_5_3_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 982 [1/1] (3.36ns) (grouped into DSP with root node tmp305)   --->   "%tmp_7_5_3_1_2 = mul i16 %tmp_4_3_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 982 'mul' 'tmp_7_5_3_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 983 [1/1] (3.36ns) (grouped into DSP with root node tmp306)   --->   "%tmp_7_5_3_2 = mul i16 %tmp_5_1_2_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 983 'mul' 'tmp_7_5_3_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 984 [1/1] (3.36ns) (grouped into DSP with root node tmp307)   --->   "%tmp_7_5_3_2_2 = mul i16 %tmp_5_3_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 984 'mul' 'tmp_7_5_3_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 985 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp303 = add i16 %tmp_7_5_3_0_2, %tmp_7_5_3_1" [final_project/matrix_conv.cpp:30]   --->   Operation 985 'add' 'tmp303' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 986 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp305 = add i16 %tmp_7_5_3_1_1, %tmp_7_5_3_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 986 'add' 'tmp305' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 987 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp307 = add i16 %tmp_7_5_3_2_1, %tmp_7_5_3_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 987 'add' 'tmp307' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 988 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp306 = add i16 %tmp307, %tmp_7_5_3_2" [final_project/matrix_conv.cpp:30]   --->   Operation 988 'add' 'tmp306' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 989 [1/1] (2.07ns)   --->   "%tmp304 = add i16 %tmp306, %tmp305" [final_project/matrix_conv.cpp:30]   --->   Operation 989 'add' 'tmp304' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 990 [1/1] (3.36ns) (grouped into DSP with root node tmp309)   --->   "%tmp_7_5_4_0_1 = mul i16 %tmp_3_3_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 990 'mul' 'tmp_7_5_4_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 991 [1/1] (4.17ns)   --->   "%tmp_7_5_4_0_2 = mul i16 %tmp_3_4_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 991 'mul' 'tmp_7_5_4_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 992 [1/1] (3.36ns) (grouped into DSP with root node tmp312)   --->   "%tmp_7_5_4_1_2 = mul i16 %tmp_4_4_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 992 'mul' 'tmp_7_5_4_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 993 [1/2] (2.32ns)   --->   "%a_7_load_6 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 993 'load' 'a_7_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_5_4_2_2 = sext i8 %a_7_load_6 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 994 'sext' 'tmp_5_4_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 995 [1/1] (3.36ns) (grouped into DSP with root node tmp314)   --->   "%tmp_7_5_4_2_2 = mul i16 %tmp_5_4_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 995 'mul' 'tmp_7_5_4_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 996 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp309 = add i16 %tmp_7_5_4, %tmp_7_5_4_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 996 'add' 'tmp309' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 997 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp312 = add i16 %tmp_7_5_4_1_1, %tmp_7_5_4_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 997 'add' 'tmp312' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 998 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp314 = add i16 %tmp_7_5_4_2_1, %tmp_7_5_4_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 998 'add' 'tmp314' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 999 [1/1] (3.36ns) (grouped into DSP with root node tmp316)   --->   "%tmp_7_5_5_0_1 = mul i16 %tmp_3_4_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 999 'mul' 'tmp_7_5_5_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1000 [1/1] (4.17ns)   --->   "%tmp_7_5_5_0_2 = mul i16 %tmp_3_5_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1000 'mul' 'tmp_7_5_5_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1001 [1/1] (4.17ns)   --->   "%tmp_7_5_5_1_1 = mul i16 %tmp_4_4_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1001 'mul' 'tmp_7_5_5_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1002 [1/1] (4.17ns)   --->   "%tmp_7_5_5_2_1 = mul i16 %tmp_5_4_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1002 'mul' 'tmp_7_5_5_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1003 [1/2] (2.32ns)   --->   "%a_7_load_7 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1003 'load' 'a_7_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_5_5_2_2 = sext i8 %a_7_load_7 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1004 'sext' 'tmp_5_5_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1005 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp316 = add i16 %tmp_7_5_5, %tmp_7_5_5_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1005 'add' 'tmp316' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1006 [1/1] (4.17ns)   --->   "%tmp_7_5_6 = mul i16 %tmp_3_4_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1006 'mul' 'tmp_7_5_6' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1007 [1/1] (4.17ns)   --->   "%tmp_7_5_6_1_1 = mul i16 %tmp_4_5_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1007 'mul' 'tmp_7_5_6_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1008 [1/1] (4.17ns)   --->   "%tmp_7_5_6_2_1 = mul i16 %tmp_5_5_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1008 'mul' 'tmp_7_5_6_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1009 [1/1] (0.00ns)   --->   "%a_7_addr_8 = getelementptr [10 x i8]* %a_7, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 1009 'getelementptr' 'a_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1010 [2/2] (2.32ns)   --->   "%a_7_load_8 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1010 'load' 'a_7_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 1011 [1/1] (4.17ns)   --->   "%tmp_7_5_7 = mul i16 %tmp_3_5_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1011 'mul' 'tmp_7_5_7' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1012 [1/1] (0.00ns)   --->   "%a_7_addr_9 = getelementptr [10 x i8]* %a_7, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 1012 'getelementptr' 'a_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1013 [2/2] (2.32ns)   --->   "%a_7_load_9 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1013 'load' 'a_7_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 1014 [1/1] (0.00ns)   --->   "%a_8_addr = getelementptr [10 x i8]* %a_8, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 1014 'getelementptr' 'a_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1015 [2/2] (2.32ns)   --->   "%a_8_load = load i8* %a_8_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1015 'load' 'a_8_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 1016 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp343 = add i16 %tmp345, %tmp344" [final_project/matrix_conv.cpp:30]   --->   Operation 1016 'add' 'tmp343' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1017 [1/1] (2.07ns)   --->   "%tmp346 = add i16 %tmp348, %tmp347" [final_project/matrix_conv.cpp:30]   --->   Operation 1017 'add' 'tmp346' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1018 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_6_1_2_2 = add i16 %tmp346, %tmp343" [final_project/matrix_conv.cpp:30]   --->   Operation 1018 'add' 'sum_2_6_1_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1019 [1/1] (0.00ns)   --->   "%res_6_addr_1 = getelementptr [8 x i16]* %res_6, i64 0, i64 1" [final_project/matrix_conv.cpp:34]   --->   Operation 1019 'getelementptr' 'res_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1020 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_1_2_2, i16* %res_6_addr_1, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1020 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 1021 [1/1] (3.36ns) (grouped into DSP with root node tmp352)   --->   "%tmp_7_6_2_1 = mul i16 %tmp_5_0_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1021 'mul' 'tmp_7_6_2_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1022 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp352 = add i16 %tmp_7_6_2_0_2, %tmp_7_6_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1022 'add' 'tmp352' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp350 = add i16 %tmp352, %tmp351" [final_project/matrix_conv.cpp:30]   --->   Operation 1023 'add' 'tmp350' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1024 [1/1] (2.07ns)   --->   "%tmp353 = add i16 %tmp355, %tmp354" [final_project/matrix_conv.cpp:30]   --->   Operation 1024 'add' 'tmp353' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1025 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_6_2_2_2 = add i16 %tmp353, %tmp350" [final_project/matrix_conv.cpp:30]   --->   Operation 1025 'add' 'sum_2_6_2_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1026 [1/1] (3.36ns) (grouped into DSP with root node tmp358)   --->   "%tmp_7_6_3_0_1 = mul i16 %tmp_4_2_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1026 'mul' 'tmp_7_6_3_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1027 [1/1] (3.36ns) (grouped into DSP with root node tmp359)   --->   "%tmp_7_6_3_1 = mul i16 %tmp_5_1_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1027 'mul' 'tmp_7_6_3_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1028 [1/1] (3.36ns) (grouped into DSP with root node tmp361)   --->   "%tmp_7_6_3_1_2 = mul i16 %tmp_5_3_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1028 'mul' 'tmp_7_6_3_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1029 [1/1] (3.36ns) (grouped into DSP with root node tmp362)   --->   "%tmp_7_6_3_2 = mul i16 %tmp_6_1_2_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1029 'mul' 'tmp_7_6_3_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1030 [1/1] (3.36ns) (grouped into DSP with root node tmp363)   --->   "%tmp_7_6_3_2_2 = mul i16 %tmp_6_3_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1030 'mul' 'tmp_7_6_3_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1031 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp358 = add i16 %tmp_7_6_3, %tmp_7_6_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1031 'add' 'tmp358' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1032 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp359 = add i16 %tmp_7_6_3_0_2, %tmp_7_6_3_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1032 'add' 'tmp359' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1033 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp361 = add i16 %tmp_7_6_3_1_1, %tmp_7_6_3_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1033 'add' 'tmp361' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1034 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp363 = add i16 %tmp_7_6_3_2_1, %tmp_7_6_3_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1034 'add' 'tmp363' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1035 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp362 = add i16 %tmp363, %tmp_7_6_3_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1035 'add' 'tmp362' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1036 [1/1] (2.07ns)   --->   "%tmp360 = add i16 %tmp362, %tmp361" [final_project/matrix_conv.cpp:30]   --->   Operation 1036 'add' 'tmp360' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1037 [1/1] (3.36ns) (grouped into DSP with root node tmp365)   --->   "%tmp_7_6_4_0_1 = mul i16 %tmp_4_3_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1037 'mul' 'tmp_7_6_4_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1038 [1/1] (4.17ns)   --->   "%tmp_7_6_4_0_2 = mul i16 %tmp_4_4_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1038 'mul' 'tmp_7_6_4_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1039 [1/1] (3.36ns) (grouped into DSP with root node tmp368)   --->   "%tmp_7_6_4_1_2 = mul i16 %tmp_5_4_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1039 'mul' 'tmp_7_6_4_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1040 [1/1] (3.36ns) (grouped into DSP with root node tmp369)   --->   "%tmp_7_6_4_2 = mul i16 %tmp_6_2_2_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1040 'mul' 'tmp_7_6_4_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1041 [1/1] (3.36ns) (grouped into DSP with root node tmp370)   --->   "%tmp_7_6_4_2_2 = mul i16 %tmp_6_4_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1041 'mul' 'tmp_7_6_4_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1042 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp365 = add i16 %tmp_7_6_4, %tmp_7_6_4_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1042 'add' 'tmp365' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1043 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp368 = add i16 %tmp_7_6_4_1_1, %tmp_7_6_4_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1043 'add' 'tmp368' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1044 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp370 = add i16 %tmp_7_6_4_2_1, %tmp_7_6_4_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1044 'add' 'tmp370' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1045 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp369 = add i16 %tmp370, %tmp_7_6_4_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1045 'add' 'tmp369' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1046 [1/1] (3.36ns) (grouped into DSP with root node tmp372)   --->   "%tmp_7_6_5_0_1 = mul i16 %tmp_4_4_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1046 'mul' 'tmp_7_6_5_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1047 [1/1] (4.17ns)   --->   "%tmp_7_6_5_0_2 = mul i16 %tmp_4_5_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1047 'mul' 'tmp_7_6_5_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1048 [1/1] (4.17ns)   --->   "%tmp_7_6_5_1_1 = mul i16 %tmp_5_4_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1048 'mul' 'tmp_7_6_5_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1049 [1/2] (2.32ns)   --->   "%a_8_load_7 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1049 'load' 'a_8_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_6_5_2_2 = sext i8 %a_8_load_7 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1050 'sext' 'tmp_6_5_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1051 [1/1] (3.36ns) (grouped into DSP with root node tmp377)   --->   "%tmp_7_6_5_2_2 = mul i16 %tmp_6_5_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1051 'mul' 'tmp_7_6_5_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1052 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp372 = add i16 %tmp_7_6_5, %tmp_7_6_5_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1052 'add' 'tmp372' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1053 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp377 = add i16 %tmp_7_6_5_2_1, %tmp_7_6_5_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1053 'add' 'tmp377' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1054 [1/1] (4.17ns)   --->   "%tmp_7_6_6 = mul i16 %tmp_4_4_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1054 'mul' 'tmp_7_6_6' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1055 [1/1] (4.17ns)   --->   "%tmp_7_6_6_1_1 = mul i16 %tmp_5_5_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1055 'mul' 'tmp_7_6_6_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1056 [1/1] (4.17ns)   --->   "%tmp_7_6_6_2_1 = mul i16 %tmp_6_5_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1056 'mul' 'tmp_7_6_6_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1057 [1/2] (2.32ns)   --->   "%a_8_load_8 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1057 'load' 'a_8_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_6_6_2_2 = sext i8 %a_8_load_8 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1058 'sext' 'tmp_6_6_2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1059 [1/1] (4.17ns)   --->   "%tmp_7_6_7 = mul i16 %tmp_4_5_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1059 'mul' 'tmp_7_6_7' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1060 [1/1] (4.17ns)   --->   "%tmp_7_6_7_2_1 = mul i16 %tmp_6_6_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1060 'mul' 'tmp_7_6_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1061 [1/1] (0.00ns)   --->   "%a_8_addr_9 = getelementptr [10 x i8]* %a_8, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 1061 'getelementptr' 'a_8_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1062 [2/2] (2.32ns)   --->   "%a_8_load_9 = load i8* %a_8_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1062 'load' 'a_8_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 1063 [1/1] (3.36ns) (grouped into DSP with root node tmp393)   --->   "%tmp_7_7_0_0_1 = mul i16 %tmp_5_0_2_1, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1063 'mul' 'tmp_7_7_0_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1064 [1/1] (3.36ns) (grouped into DSP with root node tmp396)   --->   "%tmp_7_7_0_1_2 = mul i16 %tmp_6_0_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1064 'mul' 'tmp_7_7_0_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1065 [1/1] (0.00ns)   --->   "%a_9_addr = getelementptr [10 x i8]* %a_9, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 1065 'getelementptr' 'a_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1066 [2/2] (2.32ns)   --->   "%a_9_load = load i8* %a_9_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1066 'load' 'a_9_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 1067 [1/1] (3.36ns) (grouped into DSP with root node tmp398)   --->   "%tmp_7_7_0_2_2 = mul i16 %tmp_7_0_2_2_6, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1067 'mul' 'tmp_7_7_0_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1068 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp393 = add i16 %tmp_7_7, %tmp_7_7_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1068 'add' 'tmp393' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1069 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp396 = add i16 %tmp_7_7_0_1_1, %tmp_7_7_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1069 'add' 'tmp396' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1070 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp398 = add i16 %tmp_7_7_0_2_1, %tmp_7_7_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1070 'add' 'tmp398' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1071 [1/1] (3.36ns) (grouped into DSP with root node tmp400)   --->   "%tmp_7_7_1_0_1 = mul i16 %tmp_5_0_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1071 'mul' 'tmp_7_7_1_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1072 [1/1] (3.36ns) (grouped into DSP with root node tmp401)   --->   "%tmp_7_7_1_1 = mul i16 %tmp_6_0_2_1, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1072 'mul' 'tmp_7_7_1_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1073 [1/1] (3.36ns) (grouped into DSP with root node tmp403)   --->   "%tmp_7_7_1_1_2 = mul i16 %tmp_6_1_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1073 'mul' 'tmp_7_7_1_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1074 [1/1] (3.36ns) (grouped into DSP with root node tmp404)   --->   "%tmp_7_7_1_2 = mul i16 %tmp_7_0_2_1_5, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1074 'mul' 'tmp_7_7_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1075 [1/1] (3.36ns) (grouped into DSP with root node tmp405)   --->   "%tmp_7_7_1_2_2 = mul i16 %tmp_7_1_2_2_7, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1075 'mul' 'tmp_7_7_1_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1076 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp400 = add i16 %tmp_7_7_1, %tmp_7_7_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1076 'add' 'tmp400' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1077 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp401 = add i16 %tmp_7_7_1_0_2, %tmp_7_7_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1077 'add' 'tmp401' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1078 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp403 = add i16 %tmp_7_7_1_1_1, %tmp_7_7_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1078 'add' 'tmp403' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1079 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp405 = add i16 %tmp_7_7_1_2_1, %tmp_7_7_1_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1079 'add' 'tmp405' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1080 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp404 = add i16 %tmp405, %tmp_7_7_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1080 'add' 'tmp404' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1081 [1/1] (2.07ns)   --->   "%tmp402 = add i16 %tmp404, %tmp403" [final_project/matrix_conv.cpp:30]   --->   Operation 1081 'add' 'tmp402' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1082 [1/1] (3.36ns) (grouped into DSP with root node tmp407)   --->   "%tmp_7_7_2_0_1 = mul i16 %tmp_5_1_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1082 'mul' 'tmp_7_7_2_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1083 [1/1] (3.36ns) (grouped into DSP with root node tmp408)   --->   "%tmp_7_7_2_1 = mul i16 %tmp_6_0_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1083 'mul' 'tmp_7_7_2_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1084 [1/1] (3.36ns) (grouped into DSP with root node tmp410)   --->   "%tmp_7_7_2_1_2 = mul i16 %tmp_6_2_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1084 'mul' 'tmp_7_7_2_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1085 [1/1] (3.36ns) (grouped into DSP with root node tmp411)   --->   "%tmp_7_7_2_2 = mul i16 %tmp_7_0_2_2_6, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1085 'mul' 'tmp_7_7_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1086 [1/1] (3.36ns) (grouped into DSP with root node tmp412)   --->   "%tmp_7_7_2_2_2 = mul i16 %tmp_7_2_2_2_8, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1086 'mul' 'tmp_7_7_2_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1087 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp407 = add i16 %tmp_7_7_2, %tmp_7_7_2_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1087 'add' 'tmp407' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1088 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp408 = add i16 %tmp_7_7_2_0_2, %tmp_7_7_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1088 'add' 'tmp408' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1089 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp410 = add i16 %tmp_7_7_2_1_1, %tmp_7_7_2_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1089 'add' 'tmp410' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1090 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp412 = add i16 %tmp_7_7_2_2_1, %tmp_7_7_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1090 'add' 'tmp412' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1091 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp411 = add i16 %tmp412, %tmp_7_7_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1091 'add' 'tmp411' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1092 [1/1] (2.07ns)   --->   "%tmp409 = add i16 %tmp411, %tmp410" [final_project/matrix_conv.cpp:30]   --->   Operation 1092 'add' 'tmp409' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1093 [1/1] (4.17ns)   --->   "%tmp_7_7_4_0_2 = mul i16 %tmp_5_4_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1093 'mul' 'tmp_7_7_4_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1094 [1/1] (4.17ns)   --->   "%tmp_7_7_5_0_2 = mul i16 %tmp_5_5_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1094 'mul' 'tmp_7_7_5_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1095 [1/2] (2.32ns)   --->   "%a_9_load_7 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1095 'load' 'a_9_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 1096 [1/1] (0.00ns)   --->   "%tmp_7_5_2_2_11 = sext i8 %a_9_load_7 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1096 'sext' 'tmp_7_5_2_2_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1097 [1/1] (4.17ns)   --->   "%tmp_7_7_6 = mul i16 %tmp_5_4_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1097 'mul' 'tmp_7_7_6' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1098 [1/1] (4.17ns)   --->   "%tmp_7_7_6_1_1 = mul i16 %tmp_6_5_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1098 'mul' 'tmp_7_7_6_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1099 [1/1] (4.17ns)   --->   "%tmp_7_7_6_2_1 = mul i16 %tmp_7_5_2_2_11, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1099 'mul' 'tmp_7_7_6_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1100 [1/2] (2.32ns)   --->   "%a_9_load_8 = load i8* %a_9_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1100 'load' 'a_9_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_7_6_2_2_12 = sext i8 %a_9_load_8 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1101 'sext' 'tmp_7_6_2_2_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1102 [1/1] (4.17ns)   --->   "%tmp_7_7_7 = mul i16 %tmp_5_5_2_2, %tmp_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1102 'mul' 'tmp_7_7_7' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1103 [1/1] (4.17ns)   --->   "%tmp_7_7_7_1_1 = mul i16 %tmp_6_6_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1103 'mul' 'tmp_7_7_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1104 [1/1] (4.17ns)   --->   "%tmp_7_7_7_2_1 = mul i16 %tmp_7_6_2_2_12, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1104 'mul' 'tmp_7_7_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1105 [1/1] (0.00ns)   --->   "%a_9_addr_9 = getelementptr [10 x i8]* %a_9, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 1105 'getelementptr' 'a_9_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1106 [2/2] (2.32ns)   --->   "%a_9_load_9 = load i8* %a_9_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1106 'load' 'a_9_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 11.4>
ST_6 : Operation 1107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i16 %tmp16, %tmp15" [final_project/matrix_conv.cpp:30]   --->   Operation 1107 'add' 'tmp14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1108 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_0_2_2_2 = add i16 %tmp17, %tmp14" [final_project/matrix_conv.cpp:30]   --->   Operation 1108 'add' 'sum_2_0_2_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1109 [1/1] (0.00ns)   --->   "%res_0_addr_2 = getelementptr [8 x i16]* %res_0, i64 0, i64 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1109 'getelementptr' 'res_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1110 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2_2, i16* %res_0_addr_2, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1110 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i16 %tmp23, %tmp22" [final_project/matrix_conv.cpp:30]   --->   Operation 1111 'add' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1112 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_0_3_2_2 = add i16 %tmp24, %tmp21" [final_project/matrix_conv.cpp:30]   --->   Operation 1112 'add' 'sum_2_0_3_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1113 [1/1] (0.00ns)   --->   "%res_0_addr_3 = getelementptr [8 x i16]* %res_0, i64 0, i64 3" [final_project/matrix_conv.cpp:34]   --->   Operation 1113 'getelementptr' 'res_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1114 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_3_2_2, i16* %res_0_addr_3, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1114 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1115 [1/1] (3.36ns) (grouped into DSP with root node tmp30)   --->   "%tmp_7_0_4_1 = mul i16 %tmp_0_2_1_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1115 'mul' 'tmp_7_0_4_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1116 [1/1] (3.36ns) (grouped into DSP with root node tmp33)   --->   "%tmp_7_0_4_2 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1116 'mul' 'tmp_7_0_4_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1117 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp30 = add i16 %tmp_7_0_4_0_2, %tmp_7_0_4_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1117 'add' 'tmp30' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1118 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp33 = add i16 %tmp34, %tmp_7_0_4_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1118 'add' 'tmp33' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1119 [1/1] (2.07ns)   --->   "%tmp31 = add i16 %tmp33, %tmp32" [final_project/matrix_conv.cpp:30]   --->   Operation 1119 'add' 'tmp31' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1120 [1/1] (3.36ns) (grouped into DSP with root node tmp37)   --->   "%tmp_7_0_5_1 = mul i16 %tmp_0_3_1_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1120 'mul' 'tmp_7_0_5_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1121 [1/1] (3.36ns) (grouped into DSP with root node tmp39)   --->   "%tmp_7_0_5_1_2 = mul i16 %tmp_0_5_1_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1121 'mul' 'tmp_7_0_5_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1122 [1/1] (3.36ns) (grouped into DSP with root node tmp40)   --->   "%tmp_7_0_5_2 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1122 'mul' 'tmp_7_0_5_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1123 [1/1] (3.36ns) (grouped into DSP with root node tmp41)   --->   "%tmp_7_0_5_2_2 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1123 'mul' 'tmp_7_0_5_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1124 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp37 = add i16 %tmp_7_0_5_0_2, %tmp_7_0_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1124 'add' 'tmp37' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1125 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp39 = add i16 %tmp_7_0_5_1_1, %tmp_7_0_5_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1125 'add' 'tmp39' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1126 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp41 = add i16 %tmp_7_0_5_2_1, %tmp_7_0_5_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1126 'add' 'tmp41' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1127 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp40 = add i16 %tmp41, %tmp_7_0_5_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1127 'add' 'tmp40' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1128 [1/1] (2.07ns)   --->   "%tmp38 = add i16 %tmp40, %tmp39" [final_project/matrix_conv.cpp:30]   --->   Operation 1128 'add' 'tmp38' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1129 [1/1] (3.36ns) (grouped into DSP with root node tmp43)   --->   "%tmp_7_0_6_0_1 = mul i16 %tmp_0_5_0_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1129 'mul' 'tmp_7_0_6_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1130 [1/2] (2.32ns)   --->   "%a_0_load_8 = load i8* %a_0_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1130 'load' 'a_0_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_0_6_0_2 = sext i8 %a_0_load_8 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1131 'sext' 'tmp_0_6_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1132 [1/1] (4.17ns)   --->   "%tmp_7_0_6_0_2 = mul i16 %tmp_0_6_0_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1132 'mul' 'tmp_7_0_6_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1133 [1/2] (2.32ns)   --->   "%a_1_load_8 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1133 'load' 'a_1_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_0_6_1_2 = sext i8 %a_1_load_8 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1134 'sext' 'tmp_0_6_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1135 [1/1] (3.36ns) (grouped into DSP with root node tmp46)   --->   "%tmp_7_0_6_1_2 = mul i16 %tmp_0_6_1_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1135 'mul' 'tmp_7_0_6_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1136 [1/2] (2.32ns)   --->   "%a_2_load_8 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1136 'load' 'a_2_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_0_6_2_2 = sext i8 %a_2_load_8 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1137 'sext' 'tmp_0_6_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1138 [1/1] (3.36ns) (grouped into DSP with root node tmp48)   --->   "%tmp_7_0_6_2_2 = mul i16 %tmp_0_6_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1138 'mul' 'tmp_7_0_6_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1139 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp43 = add i16 %tmp_7_0_6, %tmp_7_0_6_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1139 'add' 'tmp43' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1140 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp46 = add i16 %tmp_7_0_6_1_1, %tmp_7_0_6_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1140 'add' 'tmp46' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1141 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp48 = add i16 %tmp_7_0_6_2_1, %tmp_7_0_6_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1141 'add' 'tmp48' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1142 [1/1] (3.36ns) (grouped into DSP with root node tmp50)   --->   "%tmp_7_0_7_0_1 = mul i16 %tmp_0_6_0_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1142 'mul' 'tmp_7_0_7_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1143 [1/2] (2.32ns)   --->   "%a_0_load_9 = load i8* %a_0_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1143 'load' 'a_0_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_0_7_0_2 = sext i8 %a_0_load_9 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1144 'sext' 'tmp_0_7_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1145 [1/1] (4.17ns)   --->   "%tmp_7_0_7_0_2 = mul i16 %tmp_0_7_0_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1145 'mul' 'tmp_7_0_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1146 [1/1] (4.17ns)   --->   "%tmp_7_0_7_1_1 = mul i16 %tmp_0_6_1_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1146 'mul' 'tmp_7_0_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1147 [1/2] (2.32ns)   --->   "%a_1_load_9 = load i8* %a_1_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1147 'load' 'a_1_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_0_7_1_2 = sext i8 %a_1_load_9 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1148 'sext' 'tmp_0_7_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1149 [1/1] (4.17ns)   --->   "%tmp_7_0_7_2_1 = mul i16 %tmp_0_6_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1149 'mul' 'tmp_7_0_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1150 [1/2] (2.32ns)   --->   "%a_2_load_9 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1150 'load' 'a_2_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_0_7_2_2 = sext i8 %a_2_load_9 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1151 'sext' 'tmp_0_7_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1152 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp50 = add i16 %tmp_7_0_7, %tmp_7_0_7_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1152 'add' 'tmp50' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp70 = add i16 %tmp72, %tmp71" [final_project/matrix_conv.cpp:30]   --->   Operation 1153 'add' 'tmp70' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1154 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_1_2_2_2 = add i16 %tmp73, %tmp70" [final_project/matrix_conv.cpp:30]   --->   Operation 1154 'add' 'sum_2_1_2_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1155 [1/1] (0.00ns)   --->   "%res_1_addr_2 = getelementptr [8 x i16]* %res_1, i64 0, i64 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1155 'getelementptr' 'res_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1156 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2_2, i16* %res_1_addr_2, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1156 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp77 = add i16 %tmp79, %tmp78" [final_project/matrix_conv.cpp:30]   --->   Operation 1157 'add' 'tmp77' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1158 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_1_3_2_2 = add i16 %tmp80, %tmp77" [final_project/matrix_conv.cpp:30]   --->   Operation 1158 'add' 'sum_2_1_3_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1159 [1/1] (0.00ns)   --->   "%res_1_addr_3 = getelementptr [8 x i16]* %res_1, i64 0, i64 3" [final_project/matrix_conv.cpp:34]   --->   Operation 1159 'getelementptr' 'res_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1160 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_3_2_2, i16* %res_1_addr_3, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1160 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1161 [1/1] (3.36ns) (grouped into DSP with root node tmp86)   --->   "%tmp_7_1_4_1 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1161 'mul' 'tmp_7_1_4_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1162 [1/1] (3.36ns) (grouped into DSP with root node tmp89)   --->   "%tmp_7_1_4_2 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1162 'mul' 'tmp_7_1_4_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1163 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp86 = add i16 %tmp_7_1_4_0_2, %tmp_7_1_4_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1163 'add' 'tmp86' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1164 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp89 = add i16 %tmp90, %tmp_7_1_4_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1164 'add' 'tmp89' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1165 [1/1] (2.07ns)   --->   "%tmp87 = add i16 %tmp89, %tmp88" [final_project/matrix_conv.cpp:30]   --->   Operation 1165 'add' 'tmp87' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1166 [1/1] (3.36ns) (grouped into DSP with root node tmp93)   --->   "%tmp_7_1_5_1 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1166 'mul' 'tmp_7_1_5_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1167 [1/1] (3.36ns) (grouped into DSP with root node tmp95)   --->   "%tmp_7_1_5_1_2 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1167 'mul' 'tmp_7_1_5_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1168 [1/1] (3.36ns) (grouped into DSP with root node tmp96)   --->   "%tmp_7_1_5_2 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1168 'mul' 'tmp_7_1_5_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1169 [1/1] (3.36ns) (grouped into DSP with root node tmp97)   --->   "%tmp_7_1_5_2_2 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1169 'mul' 'tmp_7_1_5_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1170 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp93 = add i16 %tmp_7_1_5_0_2, %tmp_7_1_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1170 'add' 'tmp93' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1171 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp95 = add i16 %tmp_7_1_5_1_1, %tmp_7_1_5_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1171 'add' 'tmp95' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1172 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp97 = add i16 %tmp_7_1_5_2_1, %tmp_7_1_5_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1172 'add' 'tmp97' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1173 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp96 = add i16 %tmp97, %tmp_7_1_5_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1173 'add' 'tmp96' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1174 [1/1] (2.07ns)   --->   "%tmp94 = add i16 %tmp96, %tmp95" [final_project/matrix_conv.cpp:30]   --->   Operation 1174 'add' 'tmp94' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1175 [1/1] (3.36ns) (grouped into DSP with root node tmp99)   --->   "%tmp_7_1_6_0_1 = mul i16 %tmp_0_5_1_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1175 'mul' 'tmp_7_1_6_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1176 [1/1] (4.17ns)   --->   "%tmp_7_1_6_0_2 = mul i16 %tmp_0_6_1_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1176 'mul' 'tmp_7_1_6_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1177 [1/1] (3.36ns) (grouped into DSP with root node tmp102)   --->   "%tmp_7_1_6_1_2 = mul i16 %tmp_0_6_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1177 'mul' 'tmp_7_1_6_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1178 [1/2] (2.32ns)   --->   "%a_3_load_8 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1178 'load' 'a_3_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_1_6_2_2 = sext i8 %a_3_load_8 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1179 'sext' 'tmp_1_6_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1180 [1/1] (3.36ns) (grouped into DSP with root node tmp104)   --->   "%tmp_7_1_6_2_2 = mul i16 %tmp_1_6_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1180 'mul' 'tmp_7_1_6_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1181 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp99 = add i16 %tmp_7_1_6, %tmp_7_1_6_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1181 'add' 'tmp99' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1182 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp102 = add i16 %tmp_7_1_6_1_1, %tmp_7_1_6_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1182 'add' 'tmp102' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1183 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp104 = add i16 %tmp_7_1_6_2_1, %tmp_7_1_6_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1183 'add' 'tmp104' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1184 [1/1] (3.36ns) (grouped into DSP with root node tmp106)   --->   "%tmp_7_1_7_0_1 = mul i16 %tmp_0_6_1_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1184 'mul' 'tmp_7_1_7_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1185 [1/1] (4.17ns)   --->   "%tmp_7_1_7_0_2 = mul i16 %tmp_0_7_1_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1185 'mul' 'tmp_7_1_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1186 [1/1] (4.17ns)   --->   "%tmp_7_1_7_1_1 = mul i16 %tmp_0_6_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1186 'mul' 'tmp_7_1_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1187 [1/1] (4.17ns)   --->   "%tmp_7_1_7_2_1 = mul i16 %tmp_1_6_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1187 'mul' 'tmp_7_1_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1188 [1/2] (2.32ns)   --->   "%a_3_load_9 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1188 'load' 'a_3_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_1_7_2_2 = sext i8 %a_3_load_9 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1189 'sext' 'tmp_1_7_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1190 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp106 = add i16 %tmp_7_1_7, %tmp_7_1_7_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1190 'add' 'tmp106' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp126 = add i16 %tmp128, %tmp127" [final_project/matrix_conv.cpp:30]   --->   Operation 1191 'add' 'tmp126' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1192 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_2_2_2_2 = add i16 %tmp129, %tmp126" [final_project/matrix_conv.cpp:30]   --->   Operation 1192 'add' 'sum_2_2_2_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1193 [1/1] (0.00ns)   --->   "%res_2_addr_2 = getelementptr [8 x i16]* %res_2, i64 0, i64 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1193 'getelementptr' 'res_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1194 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2_2, i16* %res_2_addr_2, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1194 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp133 = add i16 %tmp135, %tmp134" [final_project/matrix_conv.cpp:30]   --->   Operation 1195 'add' 'tmp133' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1196 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_2_3_2_2 = add i16 %tmp136, %tmp133" [final_project/matrix_conv.cpp:30]   --->   Operation 1196 'add' 'sum_2_2_3_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1197 [1/1] (0.00ns)   --->   "%res_2_addr_3 = getelementptr [8 x i16]* %res_2, i64 0, i64 3" [final_project/matrix_conv.cpp:34]   --->   Operation 1197 'getelementptr' 'res_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1198 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_3_2_2, i16* %res_2_addr_3, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1198 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1199 [1/1] (3.36ns) (grouped into DSP with root node tmp142)   --->   "%tmp_7_2_4_1 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1199 'mul' 'tmp_7_2_4_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1200 [1/1] (3.36ns) (grouped into DSP with root node tmp145)   --->   "%tmp_7_2_4_2 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1200 'mul' 'tmp_7_2_4_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1201 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp142 = add i16 %tmp_7_2_4_0_2, %tmp_7_2_4_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1201 'add' 'tmp142' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1202 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp145 = add i16 %tmp146, %tmp_7_2_4_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1202 'add' 'tmp145' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1203 [1/1] (2.07ns)   --->   "%tmp143 = add i16 %tmp145, %tmp144" [final_project/matrix_conv.cpp:30]   --->   Operation 1203 'add' 'tmp143' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1204 [1/1] (3.36ns) (grouped into DSP with root node tmp149)   --->   "%tmp_7_2_5_1 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1204 'mul' 'tmp_7_2_5_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1205 [1/1] (3.36ns) (grouped into DSP with root node tmp151)   --->   "%tmp_7_2_5_1_2 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1205 'mul' 'tmp_7_2_5_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1206 [1/1] (3.36ns) (grouped into DSP with root node tmp152)   --->   "%tmp_7_2_5_2 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1206 'mul' 'tmp_7_2_5_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1207 [1/1] (3.36ns) (grouped into DSP with root node tmp153)   --->   "%tmp_7_2_5_2_2 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1207 'mul' 'tmp_7_2_5_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1208 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp149 = add i16 %tmp_7_2_5_0_2, %tmp_7_2_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1208 'add' 'tmp149' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1209 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp151 = add i16 %tmp_7_2_5_1_1, %tmp_7_2_5_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1209 'add' 'tmp151' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1210 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp153 = add i16 %tmp_7_2_5_2_1, %tmp_7_2_5_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1210 'add' 'tmp153' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1211 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp152 = add i16 %tmp153, %tmp_7_2_5_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1211 'add' 'tmp152' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1212 [1/1] (2.07ns)   --->   "%tmp150 = add i16 %tmp152, %tmp151" [final_project/matrix_conv.cpp:30]   --->   Operation 1212 'add' 'tmp150' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1213 [1/1] (3.36ns) (grouped into DSP with root node tmp155)   --->   "%tmp_7_2_6_0_1 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1213 'mul' 'tmp_7_2_6_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1214 [1/1] (4.17ns)   --->   "%tmp_7_2_6_0_2 = mul i16 %tmp_0_6_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1214 'mul' 'tmp_7_2_6_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1215 [1/1] (3.36ns) (grouped into DSP with root node tmp158)   --->   "%tmp_7_2_6_1_2 = mul i16 %tmp_1_6_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1215 'mul' 'tmp_7_2_6_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1216 [1/2] (2.32ns)   --->   "%a_4_load_8 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1216 'load' 'a_4_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_2_6_2_2 = sext i8 %a_4_load_8 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1217 'sext' 'tmp_2_6_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1218 [1/1] (3.36ns) (grouped into DSP with root node tmp160)   --->   "%tmp_7_2_6_2_2 = mul i16 %tmp_2_6_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1218 'mul' 'tmp_7_2_6_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1219 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp155 = add i16 %tmp_7_2_6, %tmp_7_2_6_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1219 'add' 'tmp155' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1220 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp158 = add i16 %tmp_7_2_6_1_1, %tmp_7_2_6_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1220 'add' 'tmp158' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1221 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp160 = add i16 %tmp_7_2_6_2_1, %tmp_7_2_6_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1221 'add' 'tmp160' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1222 [1/1] (3.36ns) (grouped into DSP with root node tmp162)   --->   "%tmp_7_2_7_0_1 = mul i16 %tmp_0_6_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1222 'mul' 'tmp_7_2_7_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1223 [1/1] (4.17ns)   --->   "%tmp_7_2_7_0_2 = mul i16 %tmp_0_7_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1223 'mul' 'tmp_7_2_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1224 [1/1] (4.17ns)   --->   "%tmp_7_2_7_1_1 = mul i16 %tmp_1_6_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1224 'mul' 'tmp_7_2_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1225 [1/1] (4.17ns)   --->   "%tmp_7_2_7_2_1 = mul i16 %tmp_2_6_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1225 'mul' 'tmp_7_2_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1226 [1/2] (2.32ns)   --->   "%a_4_load_9 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1226 'load' 'a_4_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_2_7_2_2 = sext i8 %a_4_load_9 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1227 'sext' 'tmp_2_7_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1228 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp162 = add i16 %tmp_7_2_7, %tmp_7_2_7_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1228 'add' 'tmp162' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp182 = add i16 %tmp184, %tmp183" [final_project/matrix_conv.cpp:30]   --->   Operation 1229 'add' 'tmp182' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1230 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_3_2_2_2 = add i16 %tmp185, %tmp182" [final_project/matrix_conv.cpp:30]   --->   Operation 1230 'add' 'sum_2_3_2_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1231 [1/1] (0.00ns)   --->   "%res_3_addr_2 = getelementptr [8 x i16]* %res_3, i64 0, i64 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1231 'getelementptr' 'res_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1232 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2_2, i16* %res_3_addr_2, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1232 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp189 = add i16 %tmp191, %tmp190" [final_project/matrix_conv.cpp:30]   --->   Operation 1233 'add' 'tmp189' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1234 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_3_3_2_2 = add i16 %tmp192, %tmp189" [final_project/matrix_conv.cpp:30]   --->   Operation 1234 'add' 'sum_2_3_3_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1235 [1/1] (0.00ns)   --->   "%res_3_addr_3 = getelementptr [8 x i16]* %res_3, i64 0, i64 3" [final_project/matrix_conv.cpp:34]   --->   Operation 1235 'getelementptr' 'res_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1236 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_3_2_2, i16* %res_3_addr_3, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1236 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1237 [1/1] (3.36ns) (grouped into DSP with root node tmp198)   --->   "%tmp_7_3_4_1 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1237 'mul' 'tmp_7_3_4_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1238 [1/1] (3.36ns) (grouped into DSP with root node tmp201)   --->   "%tmp_7_3_4_2 = mul i16 %tmp_3_2_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1238 'mul' 'tmp_7_3_4_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1239 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp198 = add i16 %tmp_7_3_4_0_2, %tmp_7_3_4_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1239 'add' 'tmp198' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1240 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp201 = add i16 %tmp202, %tmp_7_3_4_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1240 'add' 'tmp201' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1241 [1/1] (2.07ns)   --->   "%tmp199 = add i16 %tmp201, %tmp200" [final_project/matrix_conv.cpp:30]   --->   Operation 1241 'add' 'tmp199' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1242 [1/1] (3.36ns) (grouped into DSP with root node tmp205)   --->   "%tmp_7_3_5_1 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1242 'mul' 'tmp_7_3_5_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1243 [1/1] (3.36ns) (grouped into DSP with root node tmp207)   --->   "%tmp_7_3_5_1_2 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1243 'mul' 'tmp_7_3_5_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1244 [1/1] (3.36ns) (grouped into DSP with root node tmp208)   --->   "%tmp_7_3_5_2 = mul i16 %tmp_3_3_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1244 'mul' 'tmp_7_3_5_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1245 [1/1] (3.36ns) (grouped into DSP with root node tmp209)   --->   "%tmp_7_3_5_2_2 = mul i16 %tmp_3_5_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1245 'mul' 'tmp_7_3_5_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1246 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp205 = add i16 %tmp_7_3_5_0_2, %tmp_7_3_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1246 'add' 'tmp205' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1247 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp207 = add i16 %tmp_7_3_5_1_1, %tmp_7_3_5_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1247 'add' 'tmp207' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1248 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp209 = add i16 %tmp_7_3_5_2_1, %tmp_7_3_5_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1248 'add' 'tmp209' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1249 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp208 = add i16 %tmp209, %tmp_7_3_5_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1249 'add' 'tmp208' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1250 [1/1] (2.07ns)   --->   "%tmp206 = add i16 %tmp208, %tmp207" [final_project/matrix_conv.cpp:30]   --->   Operation 1250 'add' 'tmp206' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1251 [1/1] (3.36ns) (grouped into DSP with root node tmp211)   --->   "%tmp_7_3_6_0_1 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1251 'mul' 'tmp_7_3_6_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1252 [1/1] (4.17ns)   --->   "%tmp_7_3_6_0_2 = mul i16 %tmp_1_6_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1252 'mul' 'tmp_7_3_6_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1253 [1/1] (3.36ns) (grouped into DSP with root node tmp214)   --->   "%tmp_7_3_6_1_2 = mul i16 %tmp_2_6_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1253 'mul' 'tmp_7_3_6_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1254 [1/2] (2.32ns)   --->   "%a_5_load_8 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1254 'load' 'a_5_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_3_6_2_2 = sext i8 %a_5_load_8 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1255 'sext' 'tmp_3_6_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1256 [1/1] (3.36ns) (grouped into DSP with root node tmp216)   --->   "%tmp_7_3_6_2_2 = mul i16 %tmp_3_6_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1256 'mul' 'tmp_7_3_6_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1257 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp211 = add i16 %tmp_7_3_6, %tmp_7_3_6_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1257 'add' 'tmp211' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1258 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp214 = add i16 %tmp_7_3_6_1_1, %tmp_7_3_6_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1258 'add' 'tmp214' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1259 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp216 = add i16 %tmp_7_3_6_2_1, %tmp_7_3_6_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1259 'add' 'tmp216' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1260 [1/1] (3.36ns) (grouped into DSP with root node tmp218)   --->   "%tmp_7_3_7_0_1 = mul i16 %tmp_1_6_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1260 'mul' 'tmp_7_3_7_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1261 [1/1] (4.17ns)   --->   "%tmp_7_3_7_0_2 = mul i16 %tmp_1_7_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1261 'mul' 'tmp_7_3_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1262 [1/1] (4.17ns)   --->   "%tmp_7_3_7_1_1 = mul i16 %tmp_2_6_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1262 'mul' 'tmp_7_3_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1263 [1/1] (4.17ns)   --->   "%tmp_7_3_7_2_1 = mul i16 %tmp_3_6_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1263 'mul' 'tmp_7_3_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1264 [1/2] (2.32ns)   --->   "%a_5_load_9 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1264 'load' 'a_5_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_3_7_2_2 = sext i8 %a_5_load_9 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1265 'sext' 'tmp_3_7_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1266 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp218 = add i16 %tmp_7_3_7, %tmp_7_3_7_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1266 'add' 'tmp218' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp238 = add i16 %tmp240, %tmp239" [final_project/matrix_conv.cpp:30]   --->   Operation 1267 'add' 'tmp238' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1268 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_4_2_2_2 = add i16 %tmp241, %tmp238" [final_project/matrix_conv.cpp:30]   --->   Operation 1268 'add' 'sum_2_4_2_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1269 [1/1] (0.00ns)   --->   "%res_4_addr_2 = getelementptr [8 x i16]* %res_4, i64 0, i64 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1269 'getelementptr' 'res_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1270 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2_2, i16* %res_4_addr_2, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1270 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp245 = add i16 %tmp247, %tmp246" [final_project/matrix_conv.cpp:30]   --->   Operation 1271 'add' 'tmp245' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1272 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_4_3_2_2 = add i16 %tmp248, %tmp245" [final_project/matrix_conv.cpp:30]   --->   Operation 1272 'add' 'sum_2_4_3_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1273 [1/1] (0.00ns)   --->   "%res_4_addr_3 = getelementptr [8 x i16]* %res_4, i64 0, i64 3" [final_project/matrix_conv.cpp:34]   --->   Operation 1273 'getelementptr' 'res_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1274 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_3_2_2, i16* %res_4_addr_3, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1274 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1275 [1/1] (3.36ns) (grouped into DSP with root node tmp254)   --->   "%tmp_7_4_4_1 = mul i16 %tmp_3_2_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1275 'mul' 'tmp_7_4_4_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1276 [1/1] (3.36ns) (grouped into DSP with root node tmp257)   --->   "%tmp_7_4_4_2 = mul i16 %tmp_4_2_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1276 'mul' 'tmp_7_4_4_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1277 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp254 = add i16 %tmp_7_4_4_0_2, %tmp_7_4_4_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1277 'add' 'tmp254' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1278 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp257 = add i16 %tmp258, %tmp_7_4_4_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1278 'add' 'tmp257' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1279 [1/1] (2.07ns)   --->   "%tmp255 = add i16 %tmp257, %tmp256" [final_project/matrix_conv.cpp:30]   --->   Operation 1279 'add' 'tmp255' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1280 [1/1] (3.36ns) (grouped into DSP with root node tmp261)   --->   "%tmp_7_4_5_1 = mul i16 %tmp_3_3_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1280 'mul' 'tmp_7_4_5_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1281 [1/1] (3.36ns) (grouped into DSP with root node tmp263)   --->   "%tmp_7_4_5_1_2 = mul i16 %tmp_3_5_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1281 'mul' 'tmp_7_4_5_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1282 [1/1] (3.36ns) (grouped into DSP with root node tmp264)   --->   "%tmp_7_4_5_2 = mul i16 %tmp_4_3_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1282 'mul' 'tmp_7_4_5_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1283 [1/1] (3.36ns) (grouped into DSP with root node tmp265)   --->   "%tmp_7_4_5_2_2 = mul i16 %tmp_4_5_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1283 'mul' 'tmp_7_4_5_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1284 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp261 = add i16 %tmp_7_4_5_0_2, %tmp_7_4_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1284 'add' 'tmp261' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1285 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp263 = add i16 %tmp_7_4_5_1_1, %tmp_7_4_5_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1285 'add' 'tmp263' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1286 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp265 = add i16 %tmp_7_4_5_2_1, %tmp_7_4_5_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1286 'add' 'tmp265' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1287 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp264 = add i16 %tmp265, %tmp_7_4_5_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1287 'add' 'tmp264' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1288 [1/1] (2.07ns)   --->   "%tmp262 = add i16 %tmp264, %tmp263" [final_project/matrix_conv.cpp:30]   --->   Operation 1288 'add' 'tmp262' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1289 [1/1] (3.36ns) (grouped into DSP with root node tmp267)   --->   "%tmp_7_4_6_0_1 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1289 'mul' 'tmp_7_4_6_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1290 [1/1] (4.17ns)   --->   "%tmp_7_4_6_0_2 = mul i16 %tmp_2_6_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1290 'mul' 'tmp_7_4_6_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1291 [1/1] (3.36ns) (grouped into DSP with root node tmp270)   --->   "%tmp_7_4_6_1_2 = mul i16 %tmp_3_6_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1291 'mul' 'tmp_7_4_6_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1292 [1/2] (2.32ns)   --->   "%a_6_load_8 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1292 'load' 'a_6_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1293 [1/1] (0.00ns)   --->   "%tmp_4_6_2_2 = sext i8 %a_6_load_8 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1293 'sext' 'tmp_4_6_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1294 [1/1] (3.36ns) (grouped into DSP with root node tmp272)   --->   "%tmp_7_4_6_2_2 = mul i16 %tmp_4_6_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1294 'mul' 'tmp_7_4_6_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1295 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp267 = add i16 %tmp_7_4_6, %tmp_7_4_6_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1295 'add' 'tmp267' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1296 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp270 = add i16 %tmp_7_4_6_1_1, %tmp_7_4_6_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1296 'add' 'tmp270' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1297 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp272 = add i16 %tmp_7_4_6_2_1, %tmp_7_4_6_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1297 'add' 'tmp272' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1298 [1/1] (3.36ns) (grouped into DSP with root node tmp274)   --->   "%tmp_7_4_7_0_1 = mul i16 %tmp_2_6_2_2, %tmp_3_0_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1298 'mul' 'tmp_7_4_7_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1299 [1/1] (4.17ns)   --->   "%tmp_7_4_7_0_2 = mul i16 %tmp_2_7_2_2, %tmp_3_0_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1299 'mul' 'tmp_7_4_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1300 [1/1] (4.17ns)   --->   "%tmp_7_4_7_1_1 = mul i16 %tmp_3_6_2_2, %tmp_3_0_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1300 'mul' 'tmp_7_4_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1301 [1/1] (4.17ns)   --->   "%tmp_7_4_7_2_1 = mul i16 %tmp_4_6_2_2, %tmp_3_0_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1301 'mul' 'tmp_7_4_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1302 [1/2] (2.32ns)   --->   "%a_6_load_9 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1302 'load' 'a_6_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1303 [1/1] (0.00ns)   --->   "%tmp_4_7_2_2 = sext i8 %a_6_load_9 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1303 'sext' 'tmp_4_7_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1304 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp274 = add i16 %tmp_7_4_7, %tmp_7_4_7_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1304 'add' 'tmp274' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp294 = add i16 %tmp296, %tmp295" [final_project/matrix_conv.cpp:30]   --->   Operation 1305 'add' 'tmp294' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1306 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_5_2_2_2 = add i16 %tmp297, %tmp294" [final_project/matrix_conv.cpp:30]   --->   Operation 1306 'add' 'sum_2_5_2_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1307 [1/1] (0.00ns)   --->   "%res_5_addr_2 = getelementptr [8 x i16]* %res_5, i64 0, i64 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1307 'getelementptr' 'res_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1308 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2_2, i16* %res_5_addr_2, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1308 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp301 = add i16 %tmp303, %tmp302" [final_project/matrix_conv.cpp:30]   --->   Operation 1309 'add' 'tmp301' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1310 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_5_3_2_2 = add i16 %tmp304, %tmp301" [final_project/matrix_conv.cpp:30]   --->   Operation 1310 'add' 'sum_2_5_3_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1311 [1/1] (0.00ns)   --->   "%res_5_addr_3 = getelementptr [8 x i16]* %res_5, i64 0, i64 3" [final_project/matrix_conv.cpp:34]   --->   Operation 1311 'getelementptr' 'res_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1312 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_3_2_2, i16* %res_5_addr_3, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1312 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1313 [1/1] (3.36ns) (grouped into DSP with root node tmp310)   --->   "%tmp_7_5_4_1 = mul i16 %tmp_4_2_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1313 'mul' 'tmp_7_5_4_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1314 [1/1] (3.36ns) (grouped into DSP with root node tmp313)   --->   "%tmp_7_5_4_2 = mul i16 %tmp_5_2_2_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1314 'mul' 'tmp_7_5_4_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1315 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp310 = add i16 %tmp_7_5_4_0_2, %tmp_7_5_4_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1315 'add' 'tmp310' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1316 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp313 = add i16 %tmp314, %tmp_7_5_4_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1316 'add' 'tmp313' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1317 [1/1] (2.07ns)   --->   "%tmp311 = add i16 %tmp313, %tmp312" [final_project/matrix_conv.cpp:30]   --->   Operation 1317 'add' 'tmp311' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1318 [1/1] (3.36ns) (grouped into DSP with root node tmp317)   --->   "%tmp_7_5_5_1 = mul i16 %tmp_4_3_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1318 'mul' 'tmp_7_5_5_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1319 [1/1] (3.36ns) (grouped into DSP with root node tmp319)   --->   "%tmp_7_5_5_1_2 = mul i16 %tmp_4_5_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1319 'mul' 'tmp_7_5_5_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1320 [1/1] (3.36ns) (grouped into DSP with root node tmp320)   --->   "%tmp_7_5_5_2 = mul i16 %tmp_5_3_2_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1320 'mul' 'tmp_7_5_5_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1321 [1/1] (3.36ns) (grouped into DSP with root node tmp321)   --->   "%tmp_7_5_5_2_2 = mul i16 %tmp_5_5_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1321 'mul' 'tmp_7_5_5_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1322 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp317 = add i16 %tmp_7_5_5_0_2, %tmp_7_5_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1322 'add' 'tmp317' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1323 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp319 = add i16 %tmp_7_5_5_1_1, %tmp_7_5_5_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1323 'add' 'tmp319' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1324 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp321 = add i16 %tmp_7_5_5_2_1, %tmp_7_5_5_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1324 'add' 'tmp321' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1325 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp320 = add i16 %tmp321, %tmp_7_5_5_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1325 'add' 'tmp320' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1326 [1/1] (2.07ns)   --->   "%tmp318 = add i16 %tmp320, %tmp319" [final_project/matrix_conv.cpp:30]   --->   Operation 1326 'add' 'tmp318' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1327 [1/1] (3.36ns) (grouped into DSP with root node tmp323)   --->   "%tmp_7_5_6_0_1 = mul i16 %tmp_3_5_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1327 'mul' 'tmp_7_5_6_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1328 [1/1] (4.17ns)   --->   "%tmp_7_5_6_0_2 = mul i16 %tmp_3_6_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1328 'mul' 'tmp_7_5_6_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1329 [1/1] (3.36ns) (grouped into DSP with root node tmp326)   --->   "%tmp_7_5_6_1_2 = mul i16 %tmp_4_6_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1329 'mul' 'tmp_7_5_6_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1330 [1/2] (2.32ns)   --->   "%a_7_load_8 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1330 'load' 'a_7_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_5_6_2_2 = sext i8 %a_7_load_8 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1331 'sext' 'tmp_5_6_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1332 [1/1] (3.36ns) (grouped into DSP with root node tmp328)   --->   "%tmp_7_5_6_2_2 = mul i16 %tmp_5_6_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1332 'mul' 'tmp_7_5_6_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1333 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp323 = add i16 %tmp_7_5_6, %tmp_7_5_6_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1333 'add' 'tmp323' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1334 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp326 = add i16 %tmp_7_5_6_1_1, %tmp_7_5_6_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1334 'add' 'tmp326' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1335 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp328 = add i16 %tmp_7_5_6_2_1, %tmp_7_5_6_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1335 'add' 'tmp328' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1336 [1/1] (3.36ns) (grouped into DSP with root node tmp330)   --->   "%tmp_7_5_7_0_1 = mul i16 %tmp_3_6_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1336 'mul' 'tmp_7_5_7_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1337 [1/1] (4.17ns)   --->   "%tmp_7_5_7_0_2 = mul i16 %tmp_3_7_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1337 'mul' 'tmp_7_5_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1338 [1/1] (4.17ns)   --->   "%tmp_7_5_7_1_1 = mul i16 %tmp_4_6_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1338 'mul' 'tmp_7_5_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1339 [1/1] (4.17ns)   --->   "%tmp_7_5_7_2_1 = mul i16 %tmp_5_6_2_2, %tmp_3_5_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1339 'mul' 'tmp_7_5_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1340 [1/2] (2.32ns)   --->   "%a_7_load_9 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1340 'load' 'a_7_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_5_7_2_2 = sext i8 %a_7_load_9 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1341 'sext' 'tmp_5_7_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1342 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp330 = add i16 %tmp_7_5_7, %tmp_7_5_7_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1342 'add' 'tmp330' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1343 [1/2] (2.32ns)   --->   "%a_8_load = load i8* %a_8_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1343 'load' 'a_8_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_6_0_2 = sext i8 %a_8_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1344 'sext' 'tmp_6_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1345 [1/1] (3.36ns) (grouped into DSP with root node tmp341)   --->   "%tmp_7_6_0_2 = mul i16 %tmp_6_0_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1345 'mul' 'tmp_7_6_0_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1346 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp341 = add i16 %tmp342, %tmp_7_6_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1346 'add' 'tmp341' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1347 [1/1] (0.00ns)   --->   "%res_6_addr_2 = getelementptr [8 x i16]* %res_6, i64 0, i64 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1347 'getelementptr' 'res_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1348 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2_2, i16* %res_6_addr_2, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1348 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp357 = add i16 %tmp359, %tmp358" [final_project/matrix_conv.cpp:30]   --->   Operation 1349 'add' 'tmp357' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1350 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_6_3_2_2 = add i16 %tmp360, %tmp357" [final_project/matrix_conv.cpp:30]   --->   Operation 1350 'add' 'sum_2_6_3_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1351 [1/1] (0.00ns)   --->   "%res_6_addr_3 = getelementptr [8 x i16]* %res_6, i64 0, i64 3" [final_project/matrix_conv.cpp:34]   --->   Operation 1351 'getelementptr' 'res_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1352 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_3_2_2, i16* %res_6_addr_3, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1352 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1353 [1/1] (3.36ns) (grouped into DSP with root node tmp366)   --->   "%tmp_7_6_4_1 = mul i16 %tmp_5_2_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1353 'mul' 'tmp_7_6_4_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1354 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp366 = add i16 %tmp_7_6_4_0_2, %tmp_7_6_4_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1354 'add' 'tmp366' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp364 = add i16 %tmp366, %tmp365" [final_project/matrix_conv.cpp:30]   --->   Operation 1355 'add' 'tmp364' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1356 [1/1] (2.07ns)   --->   "%tmp367 = add i16 %tmp369, %tmp368" [final_project/matrix_conv.cpp:30]   --->   Operation 1356 'add' 'tmp367' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1357 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_6_4_2_2 = add i16 %tmp367, %tmp364" [final_project/matrix_conv.cpp:30]   --->   Operation 1357 'add' 'sum_2_6_4_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1358 [1/1] (3.36ns) (grouped into DSP with root node tmp373)   --->   "%tmp_7_6_5_1 = mul i16 %tmp_5_3_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1358 'mul' 'tmp_7_6_5_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1359 [1/1] (3.36ns) (grouped into DSP with root node tmp375)   --->   "%tmp_7_6_5_1_2 = mul i16 %tmp_5_5_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1359 'mul' 'tmp_7_6_5_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1360 [1/1] (3.36ns) (grouped into DSP with root node tmp376)   --->   "%tmp_7_6_5_2 = mul i16 %tmp_6_3_2_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1360 'mul' 'tmp_7_6_5_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1361 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp373 = add i16 %tmp_7_6_5_0_2, %tmp_7_6_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1361 'add' 'tmp373' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1362 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp375 = add i16 %tmp_7_6_5_1_1, %tmp_7_6_5_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1362 'add' 'tmp375' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1363 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp376 = add i16 %tmp377, %tmp_7_6_5_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1363 'add' 'tmp376' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1364 [1/1] (2.07ns)   --->   "%tmp374 = add i16 %tmp376, %tmp375" [final_project/matrix_conv.cpp:30]   --->   Operation 1364 'add' 'tmp374' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1365 [1/1] (3.36ns) (grouped into DSP with root node tmp379)   --->   "%tmp_7_6_6_0_1 = mul i16 %tmp_4_5_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1365 'mul' 'tmp_7_6_6_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1366 [1/1] (4.17ns)   --->   "%tmp_7_6_6_0_2 = mul i16 %tmp_4_6_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1366 'mul' 'tmp_7_6_6_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1367 [1/1] (3.36ns) (grouped into DSP with root node tmp382)   --->   "%tmp_7_6_6_1_2 = mul i16 %tmp_5_6_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1367 'mul' 'tmp_7_6_6_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1368 [1/1] (3.36ns) (grouped into DSP with root node tmp383)   --->   "%tmp_7_6_6_2 = mul i16 %tmp_6_4_2_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1368 'mul' 'tmp_7_6_6_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1369 [1/1] (3.36ns) (grouped into DSP with root node tmp384)   --->   "%tmp_7_6_6_2_2 = mul i16 %tmp_6_6_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1369 'mul' 'tmp_7_6_6_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1370 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp379 = add i16 %tmp_7_6_6, %tmp_7_6_6_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1370 'add' 'tmp379' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1371 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp382 = add i16 %tmp_7_6_6_1_1, %tmp_7_6_6_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1371 'add' 'tmp382' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1372 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp384 = add i16 %tmp_7_6_6_2_1, %tmp_7_6_6_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1372 'add' 'tmp384' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1373 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp383 = add i16 %tmp384, %tmp_7_6_6_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1373 'add' 'tmp383' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1374 [1/1] (3.36ns) (grouped into DSP with root node tmp386)   --->   "%tmp_7_6_7_0_1 = mul i16 %tmp_4_6_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1374 'mul' 'tmp_7_6_7_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1375 [1/1] (4.17ns)   --->   "%tmp_7_6_7_0_2 = mul i16 %tmp_4_7_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1375 'mul' 'tmp_7_6_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1376 [1/1] (4.17ns)   --->   "%tmp_7_6_7_1_1 = mul i16 %tmp_5_6_2_2, %tmp_3_5_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1376 'mul' 'tmp_7_6_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1377 [1/2] (2.32ns)   --->   "%a_8_load_9 = load i8* %a_8_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1377 'load' 'a_8_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1378 [1/1] (0.00ns)   --->   "%tmp_6_7_2_2 = sext i8 %a_8_load_9 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1378 'sext' 'tmp_6_7_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1379 [1/1] (3.36ns) (grouped into DSP with root node tmp391)   --->   "%tmp_7_6_7_2_2 = mul i16 %tmp_6_7_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1379 'mul' 'tmp_7_6_7_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1380 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp386 = add i16 %tmp_7_6_7, %tmp_7_6_7_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1380 'add' 'tmp386' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1381 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp391 = add i16 %tmp_7_6_7_2_1, %tmp_7_6_7_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1381 'add' 'tmp391' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1382 [1/1] (3.36ns) (grouped into DSP with root node tmp394)   --->   "%tmp_7_7_0_1 = mul i16 %tmp_6_0_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1382 'mul' 'tmp_7_7_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1383 [1/2] (2.32ns)   --->   "%a_9_load = load i8* %a_9_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1383 'load' 'a_9_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_7_0_2_4 = sext i8 %a_9_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1384 'sext' 'tmp_7_0_2_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1385 [1/1] (3.36ns) (grouped into DSP with root node tmp397)   --->   "%tmp_7_7_0_2 = mul i16 %tmp_7_0_2_4, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1385 'mul' 'tmp_7_7_0_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1386 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp394 = add i16 %tmp_7_7_0_0_2, %tmp_7_7_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1386 'add' 'tmp394' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1387 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp397 = add i16 %tmp398, %tmp_7_7_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1387 'add' 'tmp397' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp399 = add i16 %tmp401, %tmp400" [final_project/matrix_conv.cpp:30]   --->   Operation 1388 'add' 'tmp399' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1389 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_7_1_2_2 = add i16 %tmp402, %tmp399" [final_project/matrix_conv.cpp:30]   --->   Operation 1389 'add' 'sum_2_7_1_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1390 [1/1] (0.00ns)   --->   "%res_7_addr_1 = getelementptr [8 x i16]* %res_7, i64 0, i64 1" [final_project/matrix_conv.cpp:34]   --->   Operation 1390 'getelementptr' 'res_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1391 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_1_2_2, i16* %res_7_addr_1, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1391 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp406 = add i16 %tmp408, %tmp407" [final_project/matrix_conv.cpp:30]   --->   Operation 1392 'add' 'tmp406' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1393 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_7_2_2_2 = add i16 %tmp409, %tmp406" [final_project/matrix_conv.cpp:30]   --->   Operation 1393 'add' 'sum_2_7_2_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1394 [1/1] (0.00ns)   --->   "%res_7_addr_2 = getelementptr [8 x i16]* %res_7, i64 0, i64 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1394 'getelementptr' 'res_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1395 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2_2, i16* %res_7_addr_2, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1395 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 1396 [1/1] (3.36ns) (grouped into DSP with root node tmp414)   --->   "%tmp_7_7_3_0_1 = mul i16 %tmp_5_2_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1396 'mul' 'tmp_7_7_3_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1397 [1/1] (3.36ns) (grouped into DSP with root node tmp415)   --->   "%tmp_7_7_3_1 = mul i16 %tmp_6_1_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1397 'mul' 'tmp_7_7_3_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1398 [1/1] (3.36ns) (grouped into DSP with root node tmp417)   --->   "%tmp_7_7_3_1_2 = mul i16 %tmp_6_3_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1398 'mul' 'tmp_7_7_3_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1399 [1/1] (3.36ns) (grouped into DSP with root node tmp418)   --->   "%tmp_7_7_3_2 = mul i16 %tmp_7_1_2_2_7, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1399 'mul' 'tmp_7_7_3_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1400 [1/1] (3.36ns) (grouped into DSP with root node tmp419)   --->   "%tmp_7_7_3_2_2 = mul i16 %tmp_7_3_2_2_9, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1400 'mul' 'tmp_7_7_3_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1401 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp414 = add i16 %tmp_7_7_3, %tmp_7_7_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1401 'add' 'tmp414' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1402 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp415 = add i16 %tmp_7_7_3_0_2, %tmp_7_7_3_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1402 'add' 'tmp415' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1403 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp417 = add i16 %tmp_7_7_3_1_1, %tmp_7_7_3_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1403 'add' 'tmp417' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1404 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp419 = add i16 %tmp_7_7_3_2_1, %tmp_7_7_3_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1404 'add' 'tmp419' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1405 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp418 = add i16 %tmp419, %tmp_7_7_3_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1405 'add' 'tmp418' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1406 [1/1] (2.07ns)   --->   "%tmp416 = add i16 %tmp418, %tmp417" [final_project/matrix_conv.cpp:30]   --->   Operation 1406 'add' 'tmp416' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1407 [1/1] (3.36ns) (grouped into DSP with root node tmp421)   --->   "%tmp_7_7_4_0_1 = mul i16 %tmp_5_3_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1407 'mul' 'tmp_7_7_4_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1408 [1/1] (3.36ns) (grouped into DSP with root node tmp422)   --->   "%tmp_7_7_4_1 = mul i16 %tmp_6_2_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1408 'mul' 'tmp_7_7_4_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1409 [1/1] (3.36ns) (grouped into DSP with root node tmp424)   --->   "%tmp_7_7_4_1_2 = mul i16 %tmp_6_4_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1409 'mul' 'tmp_7_7_4_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1410 [1/1] (3.36ns) (grouped into DSP with root node tmp425)   --->   "%tmp_7_7_4_2 = mul i16 %tmp_7_2_2_2_8, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1410 'mul' 'tmp_7_7_4_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1411 [1/1] (3.36ns) (grouped into DSP with root node tmp426)   --->   "%tmp_7_7_4_2_2 = mul i16 %tmp_7_4_2_2_10, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1411 'mul' 'tmp_7_7_4_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1412 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp421 = add i16 %tmp_7_7_4, %tmp_7_7_4_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1412 'add' 'tmp421' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1413 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp422 = add i16 %tmp_7_7_4_0_2, %tmp_7_7_4_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1413 'add' 'tmp422' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1414 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp424 = add i16 %tmp_7_7_4_1_1, %tmp_7_7_4_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1414 'add' 'tmp424' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1415 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp426 = add i16 %tmp_7_7_4_2_1, %tmp_7_7_4_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1415 'add' 'tmp426' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1416 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp425 = add i16 %tmp426, %tmp_7_7_4_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1416 'add' 'tmp425' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1417 [1/1] (2.07ns)   --->   "%tmp423 = add i16 %tmp425, %tmp424" [final_project/matrix_conv.cpp:30]   --->   Operation 1417 'add' 'tmp423' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1418 [1/1] (3.36ns) (grouped into DSP with root node tmp428)   --->   "%tmp_7_7_5_0_1 = mul i16 %tmp_5_4_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1418 'mul' 'tmp_7_7_5_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1419 [1/1] (3.36ns) (grouped into DSP with root node tmp429)   --->   "%tmp_7_7_5_1 = mul i16 %tmp_6_3_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1419 'mul' 'tmp_7_7_5_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1420 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp428 = add i16 %tmp_7_7_5, %tmp_7_7_5_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1420 'add' 'tmp428' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1421 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp429 = add i16 %tmp_7_7_5_0_2, %tmp_7_7_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1421 'add' 'tmp429' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1422 [1/1] (4.17ns)   --->   "%tmp_7_7_6_0_2 = mul i16 %tmp_5_6_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1422 'mul' 'tmp_7_7_6_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1423 [1/1] (4.17ns)   --->   "%tmp_7_7_7_0_2 = mul i16 %tmp_5_7_2_2, %tmp_3_5_1_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1423 'mul' 'tmp_7_7_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1424 [1/2] (2.32ns)   --->   "%a_9_load_9 = load i8* %a_9_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1424 'load' 'a_9_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 11.4>
ST_7 : Operation 1425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = add i16 %tmp30, %tmp29" [final_project/matrix_conv.cpp:30]   --->   Operation 1425 'add' 'tmp28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1426 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_0_4_2_2 = add i16 %tmp31, %tmp28" [final_project/matrix_conv.cpp:30]   --->   Operation 1426 'add' 'sum_2_0_4_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1427 [1/1] (0.00ns)   --->   "%res_0_addr_4 = getelementptr [8 x i16]* %res_0, i64 0, i64 4" [final_project/matrix_conv.cpp:34]   --->   Operation 1427 'getelementptr' 'res_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1428 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_4_2_2, i16* %res_0_addr_4, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1428 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i16 %tmp37, %tmp36" [final_project/matrix_conv.cpp:30]   --->   Operation 1429 'add' 'tmp35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1430 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_0_5_2_2 = add i16 %tmp38, %tmp35" [final_project/matrix_conv.cpp:30]   --->   Operation 1430 'add' 'sum_2_0_5_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1431 [1/1] (0.00ns)   --->   "%res_0_addr_5 = getelementptr [8 x i16]* %res_0, i64 0, i64 5" [final_project/matrix_conv.cpp:34]   --->   Operation 1431 'getelementptr' 'res_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1432 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_5_2_2, i16* %res_0_addr_5, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1432 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1433 [1/1] (3.36ns) (grouped into DSP with root node tmp44)   --->   "%tmp_7_0_6_1 = mul i16 %tmp_0_4_1_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1433 'mul' 'tmp_7_0_6_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1434 [1/1] (3.36ns) (grouped into DSP with root node tmp47)   --->   "%tmp_7_0_6_2 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1434 'mul' 'tmp_7_0_6_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1435 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp44 = add i16 %tmp_7_0_6_0_2, %tmp_7_0_6_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1435 'add' 'tmp44' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1436 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp47 = add i16 %tmp48, %tmp_7_0_6_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1436 'add' 'tmp47' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1437 [1/1] (2.07ns)   --->   "%tmp45 = add i16 %tmp47, %tmp46" [final_project/matrix_conv.cpp:30]   --->   Operation 1437 'add' 'tmp45' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1438 [1/1] (3.36ns) (grouped into DSP with root node tmp51)   --->   "%tmp_7_0_7_1 = mul i16 %tmp_0_5_1_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1438 'mul' 'tmp_7_0_7_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1439 [1/1] (3.36ns) (grouped into DSP with root node tmp53)   --->   "%tmp_7_0_7_1_2 = mul i16 %tmp_0_7_1_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1439 'mul' 'tmp_7_0_7_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1440 [1/1] (3.36ns) (grouped into DSP with root node tmp54)   --->   "%tmp_7_0_7_2 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1440 'mul' 'tmp_7_0_7_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1441 [1/1] (3.36ns) (grouped into DSP with root node tmp55)   --->   "%tmp_7_0_7_2_2 = mul i16 %tmp_0_7_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1441 'mul' 'tmp_7_0_7_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1442 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp51 = add i16 %tmp_7_0_7_0_2, %tmp_7_0_7_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1442 'add' 'tmp51' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1443 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp53 = add i16 %tmp_7_0_7_1_1, %tmp_7_0_7_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1443 'add' 'tmp53' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1444 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp55 = add i16 %tmp_7_0_7_2_1, %tmp_7_0_7_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1444 'add' 'tmp55' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1445 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp54 = add i16 %tmp55, %tmp_7_0_7_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1445 'add' 'tmp54' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1446 [1/1] (2.07ns)   --->   "%tmp52 = add i16 %tmp54, %tmp53" [final_project/matrix_conv.cpp:30]   --->   Operation 1446 'add' 'tmp52' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp84 = add i16 %tmp86, %tmp85" [final_project/matrix_conv.cpp:30]   --->   Operation 1447 'add' 'tmp84' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1448 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_1_4_2_2 = add i16 %tmp87, %tmp84" [final_project/matrix_conv.cpp:30]   --->   Operation 1448 'add' 'sum_2_1_4_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1449 [1/1] (0.00ns)   --->   "%res_1_addr_4 = getelementptr [8 x i16]* %res_1, i64 0, i64 4" [final_project/matrix_conv.cpp:34]   --->   Operation 1449 'getelementptr' 'res_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1450 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_4_2_2, i16* %res_1_addr_4, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1450 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp91 = add i16 %tmp93, %tmp92" [final_project/matrix_conv.cpp:30]   --->   Operation 1451 'add' 'tmp91' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1452 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_1_5_2_2 = add i16 %tmp94, %tmp91" [final_project/matrix_conv.cpp:30]   --->   Operation 1452 'add' 'sum_2_1_5_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1453 [1/1] (0.00ns)   --->   "%res_1_addr_5 = getelementptr [8 x i16]* %res_1, i64 0, i64 5" [final_project/matrix_conv.cpp:34]   --->   Operation 1453 'getelementptr' 'res_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1454 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_5_2_2, i16* %res_1_addr_5, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1454 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1455 [1/1] (3.36ns) (grouped into DSP with root node tmp100)   --->   "%tmp_7_1_6_1 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1455 'mul' 'tmp_7_1_6_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1456 [1/1] (3.36ns) (grouped into DSP with root node tmp103)   --->   "%tmp_7_1_6_2 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1456 'mul' 'tmp_7_1_6_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1457 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp100 = add i16 %tmp_7_1_6_0_2, %tmp_7_1_6_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1457 'add' 'tmp100' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1458 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp103 = add i16 %tmp104, %tmp_7_1_6_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1458 'add' 'tmp103' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1459 [1/1] (2.07ns)   --->   "%tmp101 = add i16 %tmp103, %tmp102" [final_project/matrix_conv.cpp:30]   --->   Operation 1459 'add' 'tmp101' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1460 [1/1] (3.36ns) (grouped into DSP with root node tmp107)   --->   "%tmp_7_1_7_1 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1460 'mul' 'tmp_7_1_7_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1461 [1/1] (3.36ns) (grouped into DSP with root node tmp109)   --->   "%tmp_7_1_7_1_2 = mul i16 %tmp_0_7_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1461 'mul' 'tmp_7_1_7_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1462 [1/1] (3.36ns) (grouped into DSP with root node tmp110)   --->   "%tmp_7_1_7_2 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1462 'mul' 'tmp_7_1_7_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1463 [1/1] (3.36ns) (grouped into DSP with root node tmp111)   --->   "%tmp_7_1_7_2_2 = mul i16 %tmp_1_7_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1463 'mul' 'tmp_7_1_7_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1464 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp107 = add i16 %tmp_7_1_7_0_2, %tmp_7_1_7_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1464 'add' 'tmp107' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1465 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp109 = add i16 %tmp_7_1_7_1_1, %tmp_7_1_7_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1465 'add' 'tmp109' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1466 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp111 = add i16 %tmp_7_1_7_2_1, %tmp_7_1_7_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1466 'add' 'tmp111' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1467 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp110 = add i16 %tmp111, %tmp_7_1_7_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1467 'add' 'tmp110' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1468 [1/1] (2.07ns)   --->   "%tmp108 = add i16 %tmp110, %tmp109" [final_project/matrix_conv.cpp:30]   --->   Operation 1468 'add' 'tmp108' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp140 = add i16 %tmp142, %tmp141" [final_project/matrix_conv.cpp:30]   --->   Operation 1469 'add' 'tmp140' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1470 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_2_4_2_2 = add i16 %tmp143, %tmp140" [final_project/matrix_conv.cpp:30]   --->   Operation 1470 'add' 'sum_2_2_4_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1471 [1/1] (0.00ns)   --->   "%res_2_addr_4 = getelementptr [8 x i16]* %res_2, i64 0, i64 4" [final_project/matrix_conv.cpp:34]   --->   Operation 1471 'getelementptr' 'res_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1472 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_4_2_2, i16* %res_2_addr_4, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1472 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp147 = add i16 %tmp149, %tmp148" [final_project/matrix_conv.cpp:30]   --->   Operation 1473 'add' 'tmp147' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1474 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_2_5_2_2 = add i16 %tmp150, %tmp147" [final_project/matrix_conv.cpp:30]   --->   Operation 1474 'add' 'sum_2_2_5_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1475 [1/1] (0.00ns)   --->   "%res_2_addr_5 = getelementptr [8 x i16]* %res_2, i64 0, i64 5" [final_project/matrix_conv.cpp:34]   --->   Operation 1475 'getelementptr' 'res_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1476 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_5_2_2, i16* %res_2_addr_5, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1476 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1477 [1/1] (3.36ns) (grouped into DSP with root node tmp156)   --->   "%tmp_7_2_6_1 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1477 'mul' 'tmp_7_2_6_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1478 [1/1] (3.36ns) (grouped into DSP with root node tmp159)   --->   "%tmp_7_2_6_2 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1478 'mul' 'tmp_7_2_6_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1479 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp156 = add i16 %tmp_7_2_6_0_2, %tmp_7_2_6_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1479 'add' 'tmp156' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1480 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp159 = add i16 %tmp160, %tmp_7_2_6_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1480 'add' 'tmp159' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1481 [1/1] (2.07ns)   --->   "%tmp157 = add i16 %tmp159, %tmp158" [final_project/matrix_conv.cpp:30]   --->   Operation 1481 'add' 'tmp157' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1482 [1/1] (3.36ns) (grouped into DSP with root node tmp163)   --->   "%tmp_7_2_7_1 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1482 'mul' 'tmp_7_2_7_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1483 [1/1] (3.36ns) (grouped into DSP with root node tmp165)   --->   "%tmp_7_2_7_1_2 = mul i16 %tmp_1_7_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1483 'mul' 'tmp_7_2_7_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1484 [1/1] (3.36ns) (grouped into DSP with root node tmp166)   --->   "%tmp_7_2_7_2 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1484 'mul' 'tmp_7_2_7_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1485 [1/1] (3.36ns) (grouped into DSP with root node tmp167)   --->   "%tmp_7_2_7_2_2 = mul i16 %tmp_2_7_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1485 'mul' 'tmp_7_2_7_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1486 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp163 = add i16 %tmp_7_2_7_0_2, %tmp_7_2_7_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1486 'add' 'tmp163' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1487 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp165 = add i16 %tmp_7_2_7_1_1, %tmp_7_2_7_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1487 'add' 'tmp165' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1488 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp167 = add i16 %tmp_7_2_7_2_1, %tmp_7_2_7_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1488 'add' 'tmp167' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1489 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp166 = add i16 %tmp167, %tmp_7_2_7_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1489 'add' 'tmp166' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1490 [1/1] (2.07ns)   --->   "%tmp164 = add i16 %tmp166, %tmp165" [final_project/matrix_conv.cpp:30]   --->   Operation 1490 'add' 'tmp164' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp196 = add i16 %tmp198, %tmp197" [final_project/matrix_conv.cpp:30]   --->   Operation 1491 'add' 'tmp196' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1492 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_3_4_2_2 = add i16 %tmp199, %tmp196" [final_project/matrix_conv.cpp:30]   --->   Operation 1492 'add' 'sum_2_3_4_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1493 [1/1] (0.00ns)   --->   "%res_3_addr_4 = getelementptr [8 x i16]* %res_3, i64 0, i64 4" [final_project/matrix_conv.cpp:34]   --->   Operation 1493 'getelementptr' 'res_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1494 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_4_2_2, i16* %res_3_addr_4, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1494 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp203 = add i16 %tmp205, %tmp204" [final_project/matrix_conv.cpp:30]   --->   Operation 1495 'add' 'tmp203' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1496 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_3_5_2_2 = add i16 %tmp206, %tmp203" [final_project/matrix_conv.cpp:30]   --->   Operation 1496 'add' 'sum_2_3_5_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1497 [1/1] (0.00ns)   --->   "%res_3_addr_5 = getelementptr [8 x i16]* %res_3, i64 0, i64 5" [final_project/matrix_conv.cpp:34]   --->   Operation 1497 'getelementptr' 'res_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1498 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_5_2_2, i16* %res_3_addr_5, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1498 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1499 [1/1] (3.36ns) (grouped into DSP with root node tmp212)   --->   "%tmp_7_3_6_1 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1499 'mul' 'tmp_7_3_6_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1500 [1/1] (3.36ns) (grouped into DSP with root node tmp215)   --->   "%tmp_7_3_6_2 = mul i16 %tmp_3_4_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1500 'mul' 'tmp_7_3_6_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1501 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp212 = add i16 %tmp_7_3_6_0_2, %tmp_7_3_6_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1501 'add' 'tmp212' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1502 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp215 = add i16 %tmp216, %tmp_7_3_6_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1502 'add' 'tmp215' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1503 [1/1] (2.07ns)   --->   "%tmp213 = add i16 %tmp215, %tmp214" [final_project/matrix_conv.cpp:30]   --->   Operation 1503 'add' 'tmp213' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1504 [1/1] (3.36ns) (grouped into DSP with root node tmp219)   --->   "%tmp_7_3_7_1 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1504 'mul' 'tmp_7_3_7_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1505 [1/1] (3.36ns) (grouped into DSP with root node tmp221)   --->   "%tmp_7_3_7_1_2 = mul i16 %tmp_2_7_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1505 'mul' 'tmp_7_3_7_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1506 [1/1] (3.36ns) (grouped into DSP with root node tmp222)   --->   "%tmp_7_3_7_2 = mul i16 %tmp_3_5_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1506 'mul' 'tmp_7_3_7_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1507 [1/1] (3.36ns) (grouped into DSP with root node tmp223)   --->   "%tmp_7_3_7_2_2 = mul i16 %tmp_3_7_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1507 'mul' 'tmp_7_3_7_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1508 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp219 = add i16 %tmp_7_3_7_0_2, %tmp_7_3_7_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1508 'add' 'tmp219' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1509 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp221 = add i16 %tmp_7_3_7_1_1, %tmp_7_3_7_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1509 'add' 'tmp221' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1510 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp223 = add i16 %tmp_7_3_7_2_1, %tmp_7_3_7_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1510 'add' 'tmp223' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1511 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp222 = add i16 %tmp223, %tmp_7_3_7_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1511 'add' 'tmp222' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1512 [1/1] (2.07ns)   --->   "%tmp220 = add i16 %tmp222, %tmp221" [final_project/matrix_conv.cpp:30]   --->   Operation 1512 'add' 'tmp220' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp252 = add i16 %tmp254, %tmp253" [final_project/matrix_conv.cpp:30]   --->   Operation 1513 'add' 'tmp252' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1514 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_4_4_2_2 = add i16 %tmp255, %tmp252" [final_project/matrix_conv.cpp:30]   --->   Operation 1514 'add' 'sum_2_4_4_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1515 [1/1] (0.00ns)   --->   "%res_4_addr_4 = getelementptr [8 x i16]* %res_4, i64 0, i64 4" [final_project/matrix_conv.cpp:34]   --->   Operation 1515 'getelementptr' 'res_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1516 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_4_2_2, i16* %res_4_addr_4, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1516 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp259 = add i16 %tmp261, %tmp260" [final_project/matrix_conv.cpp:30]   --->   Operation 1517 'add' 'tmp259' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1518 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_4_5_2_2 = add i16 %tmp262, %tmp259" [final_project/matrix_conv.cpp:30]   --->   Operation 1518 'add' 'sum_2_4_5_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1519 [1/1] (0.00ns)   --->   "%res_4_addr_5 = getelementptr [8 x i16]* %res_4, i64 0, i64 5" [final_project/matrix_conv.cpp:34]   --->   Operation 1519 'getelementptr' 'res_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1520 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_5_2_2, i16* %res_4_addr_5, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1520 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1521 [1/1] (3.36ns) (grouped into DSP with root node tmp268)   --->   "%tmp_7_4_6_1 = mul i16 %tmp_3_4_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1521 'mul' 'tmp_7_4_6_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1522 [1/1] (3.36ns) (grouped into DSP with root node tmp271)   --->   "%tmp_7_4_6_2 = mul i16 %tmp_4_4_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1522 'mul' 'tmp_7_4_6_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1523 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp268 = add i16 %tmp_7_4_6_0_2, %tmp_7_4_6_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1523 'add' 'tmp268' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1524 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp271 = add i16 %tmp272, %tmp_7_4_6_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1524 'add' 'tmp271' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1525 [1/1] (2.07ns)   --->   "%tmp269 = add i16 %tmp271, %tmp270" [final_project/matrix_conv.cpp:30]   --->   Operation 1525 'add' 'tmp269' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1526 [1/1] (3.36ns) (grouped into DSP with root node tmp275)   --->   "%tmp_7_4_7_1 = mul i16 %tmp_3_5_2_2, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1526 'mul' 'tmp_7_4_7_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1527 [1/1] (3.36ns) (grouped into DSP with root node tmp277)   --->   "%tmp_7_4_7_1_2 = mul i16 %tmp_3_7_2_2, %tmp_3_0_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1527 'mul' 'tmp_7_4_7_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1528 [1/1] (3.36ns) (grouped into DSP with root node tmp278)   --->   "%tmp_7_4_7_2 = mul i16 %tmp_4_5_2_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1528 'mul' 'tmp_7_4_7_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1529 [1/1] (3.36ns) (grouped into DSP with root node tmp279)   --->   "%tmp_7_4_7_2_2 = mul i16 %tmp_4_7_2_2, %tmp_3_0_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1529 'mul' 'tmp_7_4_7_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1530 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp275 = add i16 %tmp_7_4_7_0_2, %tmp_7_4_7_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1530 'add' 'tmp275' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1531 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp277 = add i16 %tmp_7_4_7_1_1, %tmp_7_4_7_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1531 'add' 'tmp277' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1532 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp279 = add i16 %tmp_7_4_7_2_1, %tmp_7_4_7_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1532 'add' 'tmp279' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1533 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp278 = add i16 %tmp279, %tmp_7_4_7_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1533 'add' 'tmp278' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1534 [1/1] (2.07ns)   --->   "%tmp276 = add i16 %tmp278, %tmp277" [final_project/matrix_conv.cpp:30]   --->   Operation 1534 'add' 'tmp276' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp308 = add i16 %tmp310, %tmp309" [final_project/matrix_conv.cpp:30]   --->   Operation 1535 'add' 'tmp308' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1536 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_5_4_2_2 = add i16 %tmp311, %tmp308" [final_project/matrix_conv.cpp:30]   --->   Operation 1536 'add' 'sum_2_5_4_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1537 [1/1] (0.00ns)   --->   "%res_5_addr_4 = getelementptr [8 x i16]* %res_5, i64 0, i64 4" [final_project/matrix_conv.cpp:34]   --->   Operation 1537 'getelementptr' 'res_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1538 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_4_2_2, i16* %res_5_addr_4, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1538 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp315 = add i16 %tmp317, %tmp316" [final_project/matrix_conv.cpp:30]   --->   Operation 1539 'add' 'tmp315' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1540 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_5_5_2_2 = add i16 %tmp318, %tmp315" [final_project/matrix_conv.cpp:30]   --->   Operation 1540 'add' 'sum_2_5_5_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1541 [1/1] (0.00ns)   --->   "%res_5_addr_5 = getelementptr [8 x i16]* %res_5, i64 0, i64 5" [final_project/matrix_conv.cpp:34]   --->   Operation 1541 'getelementptr' 'res_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1542 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_5_2_2, i16* %res_5_addr_5, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1542 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1543 [1/1] (3.36ns) (grouped into DSP with root node tmp324)   --->   "%tmp_7_5_6_1 = mul i16 %tmp_4_4_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1543 'mul' 'tmp_7_5_6_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1544 [1/1] (3.36ns) (grouped into DSP with root node tmp327)   --->   "%tmp_7_5_6_2 = mul i16 %tmp_5_4_2_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1544 'mul' 'tmp_7_5_6_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1545 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp324 = add i16 %tmp_7_5_6_0_2, %tmp_7_5_6_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1545 'add' 'tmp324' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1546 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp327 = add i16 %tmp328, %tmp_7_5_6_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1546 'add' 'tmp327' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1547 [1/1] (2.07ns)   --->   "%tmp325 = add i16 %tmp327, %tmp326" [final_project/matrix_conv.cpp:30]   --->   Operation 1547 'add' 'tmp325' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1548 [1/1] (3.36ns) (grouped into DSP with root node tmp331)   --->   "%tmp_7_5_7_1 = mul i16 %tmp_4_5_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1548 'mul' 'tmp_7_5_7_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1549 [1/1] (3.36ns) (grouped into DSP with root node tmp333)   --->   "%tmp_7_5_7_1_2 = mul i16 %tmp_4_7_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1549 'mul' 'tmp_7_5_7_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1550 [1/1] (3.36ns) (grouped into DSP with root node tmp334)   --->   "%tmp_7_5_7_2 = mul i16 %tmp_5_5_2_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1550 'mul' 'tmp_7_5_7_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1551 [1/1] (3.36ns) (grouped into DSP with root node tmp335)   --->   "%tmp_7_5_7_2_2 = mul i16 %tmp_5_7_2_2, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1551 'mul' 'tmp_7_5_7_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1552 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp331 = add i16 %tmp_7_5_7_0_2, %tmp_7_5_7_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1552 'add' 'tmp331' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1553 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp333 = add i16 %tmp_7_5_7_1_1, %tmp_7_5_7_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1553 'add' 'tmp333' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1554 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp335 = add i16 %tmp_7_5_7_2_1, %tmp_7_5_7_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1554 'add' 'tmp335' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1555 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp334 = add i16 %tmp335, %tmp_7_5_7_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1555 'add' 'tmp334' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1556 [1/1] (2.07ns)   --->   "%tmp332 = add i16 %tmp334, %tmp333" [final_project/matrix_conv.cpp:30]   --->   Operation 1556 'add' 'tmp332' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp336 = add i16 %tmp338, %tmp337" [final_project/matrix_conv.cpp:30]   --->   Operation 1557 'add' 'tmp336' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1558 [1/1] (2.07ns)   --->   "%tmp339 = add i16 %tmp341, %tmp340" [final_project/matrix_conv.cpp:30]   --->   Operation 1558 'add' 'tmp339' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1559 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_6_0_2_2 = add i16 %tmp339, %tmp336" [final_project/matrix_conv.cpp:30]   --->   Operation 1559 'add' 'sum_2_6_0_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1560 [1/1] (0.00ns)   --->   "%res_6_addr = getelementptr [8 x i16]* %res_6, i64 0, i64 0" [final_project/matrix_conv.cpp:34]   --->   Operation 1560 'getelementptr' 'res_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1561 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_0_2_2, i16* %res_6_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1561 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1562 [1/1] (0.00ns)   --->   "%res_6_addr_4 = getelementptr [8 x i16]* %res_6, i64 0, i64 4" [final_project/matrix_conv.cpp:34]   --->   Operation 1562 'getelementptr' 'res_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1563 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_4_2_2, i16* %res_6_addr_4, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1563 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp371 = add i16 %tmp373, %tmp372" [final_project/matrix_conv.cpp:30]   --->   Operation 1564 'add' 'tmp371' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1565 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_6_5_2_2 = add i16 %tmp374, %tmp371" [final_project/matrix_conv.cpp:30]   --->   Operation 1565 'add' 'sum_2_6_5_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1566 [1/1] (3.36ns) (grouped into DSP with root node tmp380)   --->   "%tmp_7_6_6_1 = mul i16 %tmp_5_4_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1566 'mul' 'tmp_7_6_6_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1567 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp380 = add i16 %tmp_7_6_6_0_2, %tmp_7_6_6_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1567 'add' 'tmp380' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp378 = add i16 %tmp380, %tmp379" [final_project/matrix_conv.cpp:30]   --->   Operation 1568 'add' 'tmp378' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1569 [1/1] (2.07ns)   --->   "%tmp381 = add i16 %tmp383, %tmp382" [final_project/matrix_conv.cpp:30]   --->   Operation 1569 'add' 'tmp381' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1570 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_6_6_2_2 = add i16 %tmp381, %tmp378" [final_project/matrix_conv.cpp:30]   --->   Operation 1570 'add' 'sum_2_6_6_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1571 [1/1] (3.36ns) (grouped into DSP with root node tmp387)   --->   "%tmp_7_6_7_1 = mul i16 %tmp_5_5_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1571 'mul' 'tmp_7_6_7_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1572 [1/1] (3.36ns) (grouped into DSP with root node tmp389)   --->   "%tmp_7_6_7_1_2 = mul i16 %tmp_5_7_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1572 'mul' 'tmp_7_6_7_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1573 [1/1] (3.36ns) (grouped into DSP with root node tmp390)   --->   "%tmp_7_6_7_2 = mul i16 %tmp_6_5_2_2, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1573 'mul' 'tmp_7_6_7_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1574 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp387 = add i16 %tmp_7_6_7_0_2, %tmp_7_6_7_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1574 'add' 'tmp387' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1575 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp389 = add i16 %tmp_7_6_7_1_1, %tmp_7_6_7_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1575 'add' 'tmp389' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1576 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp390 = add i16 %tmp391, %tmp_7_6_7_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1576 'add' 'tmp390' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1577 [1/1] (2.07ns)   --->   "%tmp388 = add i16 %tmp390, %tmp389" [final_project/matrix_conv.cpp:30]   --->   Operation 1577 'add' 'tmp388' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp392 = add i16 %tmp394, %tmp393" [final_project/matrix_conv.cpp:30]   --->   Operation 1578 'add' 'tmp392' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1579 [1/1] (2.07ns)   --->   "%tmp395 = add i16 %tmp397, %tmp396" [final_project/matrix_conv.cpp:30]   --->   Operation 1579 'add' 'tmp395' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1580 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_7_0_2_2 = add i16 %tmp395, %tmp392" [final_project/matrix_conv.cpp:30]   --->   Operation 1580 'add' 'sum_2_7_0_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1581 [1/1] (0.00ns)   --->   "%res_7_addr = getelementptr [8 x i16]* %res_7, i64 0, i64 0" [final_project/matrix_conv.cpp:34]   --->   Operation 1581 'getelementptr' 'res_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1582 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_0_2_2, i16* %res_7_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1582 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp413 = add i16 %tmp415, %tmp414" [final_project/matrix_conv.cpp:30]   --->   Operation 1583 'add' 'tmp413' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1584 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_7_3_2_2 = add i16 %tmp416, %tmp413" [final_project/matrix_conv.cpp:30]   --->   Operation 1584 'add' 'sum_2_7_3_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1585 [1/1] (0.00ns)   --->   "%res_7_addr_3 = getelementptr [8 x i16]* %res_7, i64 0, i64 3" [final_project/matrix_conv.cpp:34]   --->   Operation 1585 'getelementptr' 'res_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1586 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_3_2_2, i16* %res_7_addr_3, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1586 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp420 = add i16 %tmp422, %tmp421" [final_project/matrix_conv.cpp:30]   --->   Operation 1587 'add' 'tmp420' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1588 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_7_4_2_2 = add i16 %tmp423, %tmp420" [final_project/matrix_conv.cpp:30]   --->   Operation 1588 'add' 'sum_2_7_4_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1589 [1/1] (3.36ns) (grouped into DSP with root node tmp431)   --->   "%tmp_7_7_5_1_2 = mul i16 %tmp_6_5_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1589 'mul' 'tmp_7_7_5_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1590 [1/1] (3.36ns) (grouped into DSP with root node tmp432)   --->   "%tmp_7_7_5_2 = mul i16 %tmp_7_3_2_2_9, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1590 'mul' 'tmp_7_7_5_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1591 [1/1] (3.36ns) (grouped into DSP with root node tmp433)   --->   "%tmp_7_7_5_2_2 = mul i16 %tmp_7_5_2_2_11, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1591 'mul' 'tmp_7_7_5_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1592 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp431 = add i16 %tmp_7_7_5_1_1, %tmp_7_7_5_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1592 'add' 'tmp431' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1593 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp433 = add i16 %tmp_7_7_5_2_1, %tmp_7_7_5_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1593 'add' 'tmp433' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1594 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp432 = add i16 %tmp433, %tmp_7_7_5_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1594 'add' 'tmp432' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1595 [1/1] (2.07ns)   --->   "%tmp430 = add i16 %tmp432, %tmp431" [final_project/matrix_conv.cpp:30]   --->   Operation 1595 'add' 'tmp430' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1596 [1/1] (3.36ns) (grouped into DSP with root node tmp435)   --->   "%tmp_7_7_6_0_1 = mul i16 %tmp_5_5_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1596 'mul' 'tmp_7_7_6_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1597 [1/1] (3.36ns) (grouped into DSP with root node tmp436)   --->   "%tmp_7_7_6_1 = mul i16 %tmp_6_4_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1597 'mul' 'tmp_7_7_6_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1598 [1/1] (3.36ns) (grouped into DSP with root node tmp438)   --->   "%tmp_7_7_6_1_2 = mul i16 %tmp_6_6_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1598 'mul' 'tmp_7_7_6_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1599 [1/1] (3.36ns) (grouped into DSP with root node tmp439)   --->   "%tmp_7_7_6_2 = mul i16 %tmp_7_4_2_2_10, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1599 'mul' 'tmp_7_7_6_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1600 [1/1] (3.36ns) (grouped into DSP with root node tmp440)   --->   "%tmp_7_7_6_2_2 = mul i16 %tmp_7_6_2_2_12, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1600 'mul' 'tmp_7_7_6_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1601 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp435 = add i16 %tmp_7_7_6, %tmp_7_7_6_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1601 'add' 'tmp435' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1602 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp436 = add i16 %tmp_7_7_6_0_2, %tmp_7_7_6_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1602 'add' 'tmp436' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1603 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp438 = add i16 %tmp_7_7_6_1_1, %tmp_7_7_6_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1603 'add' 'tmp438' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1604 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp440 = add i16 %tmp_7_7_6_2_1, %tmp_7_7_6_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1604 'add' 'tmp440' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1605 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp439 = add i16 %tmp440, %tmp_7_7_6_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1605 'add' 'tmp439' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1606 [1/1] (2.07ns)   --->   "%tmp437 = add i16 %tmp439, %tmp438" [final_project/matrix_conv.cpp:30]   --->   Operation 1606 'add' 'tmp437' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1607 [1/1] (3.36ns) (grouped into DSP with root node tmp442)   --->   "%tmp_7_7_7_0_1 = mul i16 %tmp_5_6_2_2, %tmp_3_5_1_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1607 'mul' 'tmp_7_7_7_0_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1608 [1/1] (3.36ns) (grouped into DSP with root node tmp443)   --->   "%tmp_7_7_7_1 = mul i16 %tmp_6_5_2_2, %tmp_3_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1608 'mul' 'tmp_7_7_7_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1609 [1/1] (3.36ns) (grouped into DSP with root node tmp445)   --->   "%tmp_7_7_7_1_2 = mul i16 %tmp_6_7_2_2, %tmp_3_5_1_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1609 'mul' 'tmp_7_7_7_1_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1610 [1/1] (3.36ns) (grouped into DSP with root node tmp446)   --->   "%tmp_7_7_7_2 = mul i16 %tmp_7_5_2_2_11, %tmp_3_5_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1610 'mul' 'tmp_7_7_7_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_7_7_2_2_13 = sext i8 %a_9_load_9 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1611 'sext' 'tmp_7_7_2_2_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1612 [1/1] (3.36ns) (grouped into DSP with root node tmp447)   --->   "%tmp_7_7_7_2_2 = mul i16 %tmp_7_7_2_2_13, %tmp_3_5_2_2_2_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1612 'mul' 'tmp_7_7_7_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1613 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp442 = add i16 %tmp_7_7_7, %tmp_7_7_7_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1613 'add' 'tmp442' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1614 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp443 = add i16 %tmp_7_7_7_0_2, %tmp_7_7_7_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1614 'add' 'tmp443' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1615 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp445 = add i16 %tmp_7_7_7_1_1, %tmp_7_7_7_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1615 'add' 'tmp445' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1616 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp447 = add i16 %tmp_7_7_7_2_1, %tmp_7_7_7_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1616 'add' 'tmp447' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1617 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp446 = add i16 %tmp447, %tmp_7_7_7_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1617 'add' 'tmp446' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1618 [1/1] (2.07ns)   --->   "%tmp444 = add i16 %tmp446, %tmp445" [final_project/matrix_conv.cpp:30]   --->   Operation 1618 'add' 'tmp444' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.22>
ST_8 : Operation 1619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp42 = add i16 %tmp44, %tmp43" [final_project/matrix_conv.cpp:30]   --->   Operation 1619 'add' 'tmp42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1620 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_0_6_2_2 = add i16 %tmp45, %tmp42" [final_project/matrix_conv.cpp:30]   --->   Operation 1620 'add' 'sum_2_0_6_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1621 [1/1] (0.00ns)   --->   "%res_0_addr_6 = getelementptr [8 x i16]* %res_0, i64 0, i64 6" [final_project/matrix_conv.cpp:34]   --->   Operation 1621 'getelementptr' 'res_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1622 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_6_2_2, i16* %res_0_addr_6, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1622 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp49 = add i16 %tmp51, %tmp50" [final_project/matrix_conv.cpp:30]   --->   Operation 1623 'add' 'tmp49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1624 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_0_7_2_2 = add i16 %tmp52, %tmp49" [final_project/matrix_conv.cpp:30]   --->   Operation 1624 'add' 'sum_2_0_7_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1625 [1/1] (0.00ns)   --->   "%res_0_addr_7 = getelementptr [8 x i16]* %res_0, i64 0, i64 7" [final_project/matrix_conv.cpp:34]   --->   Operation 1625 'getelementptr' 'res_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1626 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_7_2_2, i16* %res_0_addr_7, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1626 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp98 = add i16 %tmp100, %tmp99" [final_project/matrix_conv.cpp:30]   --->   Operation 1627 'add' 'tmp98' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1628 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_1_6_2_2 = add i16 %tmp101, %tmp98" [final_project/matrix_conv.cpp:30]   --->   Operation 1628 'add' 'sum_2_1_6_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1629 [1/1] (0.00ns)   --->   "%res_1_addr_6 = getelementptr [8 x i16]* %res_1, i64 0, i64 6" [final_project/matrix_conv.cpp:34]   --->   Operation 1629 'getelementptr' 'res_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1630 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_6_2_2, i16* %res_1_addr_6, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1630 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp105 = add i16 %tmp107, %tmp106" [final_project/matrix_conv.cpp:30]   --->   Operation 1631 'add' 'tmp105' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1632 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_1_7_2_2 = add i16 %tmp108, %tmp105" [final_project/matrix_conv.cpp:30]   --->   Operation 1632 'add' 'sum_2_1_7_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1633 [1/1] (0.00ns)   --->   "%res_1_addr_7 = getelementptr [8 x i16]* %res_1, i64 0, i64 7" [final_project/matrix_conv.cpp:34]   --->   Operation 1633 'getelementptr' 'res_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1634 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_7_2_2, i16* %res_1_addr_7, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1634 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp154 = add i16 %tmp156, %tmp155" [final_project/matrix_conv.cpp:30]   --->   Operation 1635 'add' 'tmp154' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1636 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_2_6_2_2 = add i16 %tmp157, %tmp154" [final_project/matrix_conv.cpp:30]   --->   Operation 1636 'add' 'sum_2_2_6_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1637 [1/1] (0.00ns)   --->   "%res_2_addr_6 = getelementptr [8 x i16]* %res_2, i64 0, i64 6" [final_project/matrix_conv.cpp:34]   --->   Operation 1637 'getelementptr' 'res_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1638 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_6_2_2, i16* %res_2_addr_6, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1638 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp161 = add i16 %tmp163, %tmp162" [final_project/matrix_conv.cpp:30]   --->   Operation 1639 'add' 'tmp161' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1640 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_2_7_2_2 = add i16 %tmp164, %tmp161" [final_project/matrix_conv.cpp:30]   --->   Operation 1640 'add' 'sum_2_2_7_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1641 [1/1] (0.00ns)   --->   "%res_2_addr_7 = getelementptr [8 x i16]* %res_2, i64 0, i64 7" [final_project/matrix_conv.cpp:34]   --->   Operation 1641 'getelementptr' 'res_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1642 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_7_2_2, i16* %res_2_addr_7, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1642 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp210 = add i16 %tmp212, %tmp211" [final_project/matrix_conv.cpp:30]   --->   Operation 1643 'add' 'tmp210' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1644 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_3_6_2_2 = add i16 %tmp213, %tmp210" [final_project/matrix_conv.cpp:30]   --->   Operation 1644 'add' 'sum_2_3_6_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1645 [1/1] (0.00ns)   --->   "%res_3_addr_6 = getelementptr [8 x i16]* %res_3, i64 0, i64 6" [final_project/matrix_conv.cpp:34]   --->   Operation 1645 'getelementptr' 'res_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1646 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_6_2_2, i16* %res_3_addr_6, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1646 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp217 = add i16 %tmp219, %tmp218" [final_project/matrix_conv.cpp:30]   --->   Operation 1647 'add' 'tmp217' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1648 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_3_7_2_2 = add i16 %tmp220, %tmp217" [final_project/matrix_conv.cpp:30]   --->   Operation 1648 'add' 'sum_2_3_7_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1649 [1/1] (0.00ns)   --->   "%res_3_addr_7 = getelementptr [8 x i16]* %res_3, i64 0, i64 7" [final_project/matrix_conv.cpp:34]   --->   Operation 1649 'getelementptr' 'res_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1650 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_7_2_2, i16* %res_3_addr_7, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1650 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp266 = add i16 %tmp268, %tmp267" [final_project/matrix_conv.cpp:30]   --->   Operation 1651 'add' 'tmp266' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1652 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_4_6_2_2 = add i16 %tmp269, %tmp266" [final_project/matrix_conv.cpp:30]   --->   Operation 1652 'add' 'sum_2_4_6_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1653 [1/1] (0.00ns)   --->   "%res_4_addr_6 = getelementptr [8 x i16]* %res_4, i64 0, i64 6" [final_project/matrix_conv.cpp:34]   --->   Operation 1653 'getelementptr' 'res_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1654 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_6_2_2, i16* %res_4_addr_6, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1654 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp273 = add i16 %tmp275, %tmp274" [final_project/matrix_conv.cpp:30]   --->   Operation 1655 'add' 'tmp273' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1656 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_4_7_2_2 = add i16 %tmp276, %tmp273" [final_project/matrix_conv.cpp:30]   --->   Operation 1656 'add' 'sum_2_4_7_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1657 [1/1] (0.00ns)   --->   "%res_4_addr_7 = getelementptr [8 x i16]* %res_4, i64 0, i64 7" [final_project/matrix_conv.cpp:34]   --->   Operation 1657 'getelementptr' 'res_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1658 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_7_2_2, i16* %res_4_addr_7, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1658 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp322 = add i16 %tmp324, %tmp323" [final_project/matrix_conv.cpp:30]   --->   Operation 1659 'add' 'tmp322' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1660 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_5_6_2_2 = add i16 %tmp325, %tmp322" [final_project/matrix_conv.cpp:30]   --->   Operation 1660 'add' 'sum_2_5_6_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1661 [1/1] (0.00ns)   --->   "%res_5_addr_6 = getelementptr [8 x i16]* %res_5, i64 0, i64 6" [final_project/matrix_conv.cpp:34]   --->   Operation 1661 'getelementptr' 'res_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1662 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_6_2_2, i16* %res_5_addr_6, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1662 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp329 = add i16 %tmp331, %tmp330" [final_project/matrix_conv.cpp:30]   --->   Operation 1663 'add' 'tmp329' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1664 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_5_7_2_2 = add i16 %tmp332, %tmp329" [final_project/matrix_conv.cpp:30]   --->   Operation 1664 'add' 'sum_2_5_7_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1665 [1/1] (0.00ns)   --->   "%res_5_addr_7 = getelementptr [8 x i16]* %res_5, i64 0, i64 7" [final_project/matrix_conv.cpp:34]   --->   Operation 1665 'getelementptr' 'res_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1666 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_7_2_2, i16* %res_5_addr_7, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1666 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1667 [1/1] (0.00ns)   --->   "%res_6_addr_5 = getelementptr [8 x i16]* %res_6, i64 0, i64 5" [final_project/matrix_conv.cpp:34]   --->   Operation 1667 'getelementptr' 'res_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1668 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_5_2_2, i16* %res_6_addr_5, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1668 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1669 [1/1] (0.00ns)   --->   "%res_6_addr_6 = getelementptr [8 x i16]* %res_6, i64 0, i64 6" [final_project/matrix_conv.cpp:34]   --->   Operation 1669 'getelementptr' 'res_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1670 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_6_2_2, i16* %res_6_addr_6, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1670 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp385 = add i16 %tmp387, %tmp386" [final_project/matrix_conv.cpp:30]   --->   Operation 1671 'add' 'tmp385' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1672 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_6_7_2_2 = add i16 %tmp388, %tmp385" [final_project/matrix_conv.cpp:30]   --->   Operation 1672 'add' 'sum_2_6_7_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1673 [1/1] (0.00ns)   --->   "%res_7_addr_4 = getelementptr [8 x i16]* %res_7, i64 0, i64 4" [final_project/matrix_conv.cpp:34]   --->   Operation 1673 'getelementptr' 'res_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1674 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_4_2_2, i16* %res_7_addr_4, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1674 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp427 = add i16 %tmp429, %tmp428" [final_project/matrix_conv.cpp:30]   --->   Operation 1675 'add' 'tmp427' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1676 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_7_5_2_2 = add i16 %tmp430, %tmp427" [final_project/matrix_conv.cpp:30]   --->   Operation 1676 'add' 'sum_2_7_5_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1677 [1/1] (0.00ns)   --->   "%res_7_addr_5 = getelementptr [8 x i16]* %res_7, i64 0, i64 5" [final_project/matrix_conv.cpp:34]   --->   Operation 1677 'getelementptr' 'res_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1678 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_5_2_2, i16* %res_7_addr_5, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1678 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp434 = add i16 %tmp436, %tmp435" [final_project/matrix_conv.cpp:30]   --->   Operation 1679 'add' 'tmp434' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1680 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_7_6_2_2 = add i16 %tmp437, %tmp434" [final_project/matrix_conv.cpp:30]   --->   Operation 1680 'add' 'sum_2_7_6_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp441 = add i16 %tmp443, %tmp442" [final_project/matrix_conv.cpp:30]   --->   Operation 1681 'add' 'tmp441' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1682 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_7_7_2_2 = add i16 %tmp444, %tmp441" [final_project/matrix_conv.cpp:30]   --->   Operation 1682 'add' 'sum_2_7_7_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 1683 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_7), !map !7"   --->   Operation 1683 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1684 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_6), !map !14"   --->   Operation 1684 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1685 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_5), !map !20"   --->   Operation 1685 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1686 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_4), !map !26"   --->   Operation 1686 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1687 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_3), !map !32"   --->   Operation 1687 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1688 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_2), !map !38"   --->   Operation 1688 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1689 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_1), !map !44"   --->   Operation 1689 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1690 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_0), !map !50"   --->   Operation 1690 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1691 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !56"   --->   Operation 1691 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1692 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !62"   --->   Operation 1692 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1693 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !67"   --->   Operation 1693 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1694 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_9), !map !72"   --->   Operation 1694 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1695 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_8), !map !79"   --->   Operation 1695 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1696 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_7), !map !85"   --->   Operation 1696 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1697 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_6), !map !90"   --->   Operation 1697 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1698 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_5), !map !95"   --->   Operation 1698 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1699 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_4), !map !100"   --->   Operation 1699 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1700 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_3), !map !105"   --->   Operation 1700 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1701 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_2), !map !110"   --->   Operation 1701 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1702 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_1), !map !115"   --->   Operation 1702 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1703 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_0), !map !120"   --->   Operation 1703 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1704 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_conv_str) nounwind"   --->   Operation 1704 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1705 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [final_project/matrix_conv.cpp:10]   --->   Operation 1705 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1706 [1/1] (0.00ns)   --->   "%res_6_addr_7 = getelementptr [8 x i16]* %res_6, i64 0, i64 7" [final_project/matrix_conv.cpp:34]   --->   Operation 1706 'getelementptr' 'res_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1707 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_7_2_2, i16* %res_6_addr_7, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1707 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1708 [1/1] (0.00ns)   --->   "%res_7_addr_6 = getelementptr [8 x i16]* %res_7, i64 0, i64 6" [final_project/matrix_conv.cpp:34]   --->   Operation 1708 'getelementptr' 'res_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1709 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_6_2_2, i16* %res_7_addr_6, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1709 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1710 [1/1] (0.00ns)   --->   "%res_7_addr_7 = getelementptr [8 x i16]* %res_7, i64 0, i64 7" [final_project/matrix_conv.cpp:34]   --->   Operation 1710 'getelementptr' 'res_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1711 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_7_2_2, i16* %res_7_addr_7, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 1711 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1712 [1/1] (0.00ns)   --->   "ret void" [final_project/matrix_conv.cpp:38]   --->   Operation 1712 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('a_0_addr', final_project/matrix_conv.cpp:30) [45]  (0 ns)
	'load' operation ('a_0_load', final_project/matrix_conv.cpp:30) on array 'a_0' [46]  (2.32 ns)

 <State 2>: 6.49ns
The critical path consists of the following:
	'load' operation ('a_0_load', final_project/matrix_conv.cpp:30) on array 'a_0' [46]  (2.32 ns)
	'mul' operation ('tmp_7', final_project/matrix_conv.cpp:30) [51]  (4.17 ns)

 <State 3>: 8.7ns
The critical path consists of the following:
	'load' operation ('a_1_load_2', final_project/matrix_conv.cpp:30) on array 'a_1' [81]  (2.32 ns)
	'mul' operation of DSP[111] ('tmp_7_0_0_1_2', final_project/matrix_conv.cpp:30) [86]  (3.36 ns)
	'add' operation of DSP[111] ('tmp4', final_project/matrix_conv.cpp:30) [111]  (3.02 ns)

 <State 4>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[140] ('tmp_7_0_1_2_2', final_project/matrix_conv.cpp:30) [135]  (3.36 ns)
	'add' operation of DSP[140] ('tmp13', final_project/matrix_conv.cpp:30) [140]  (3.02 ns)
	'add' operation of DSP[141] ('tmp12', final_project/matrix_conv.cpp:30) [141]  (3.02 ns)

 <State 5>: 11.5ns
The critical path consists of the following:
	'mul' operation of DSP[196] ('tmp_7_0_3_2_2', final_project/matrix_conv.cpp:30) [191]  (3.36 ns)
	'add' operation of DSP[196] ('tmp27', final_project/matrix_conv.cpp:30) [196]  (3.02 ns)
	'add' operation of DSP[197] ('tmp26', final_project/matrix_conv.cpp:30) [197]  (3.02 ns)
	'add' operation ('tmp24', final_project/matrix_conv.cpp:30) [198]  (2.08 ns)

 <State 6>: 11.5ns
The critical path consists of the following:
	'mul' operation of DSP[252] ('tmp_7_0_5_2_2', final_project/matrix_conv.cpp:30) [247]  (3.36 ns)
	'add' operation of DSP[252] ('tmp41', final_project/matrix_conv.cpp:30) [252]  (3.02 ns)
	'add' operation of DSP[253] ('tmp40', final_project/matrix_conv.cpp:30) [253]  (3.02 ns)
	'add' operation ('tmp38', final_project/matrix_conv.cpp:30) [254]  (2.08 ns)

 <State 7>: 11.5ns
The critical path consists of the following:
	'mul' operation of DSP[308] ('tmp_7_0_7_2_2', final_project/matrix_conv.cpp:30) [303]  (3.36 ns)
	'add' operation of DSP[308] ('tmp55', final_project/matrix_conv.cpp:30) [308]  (3.02 ns)
	'add' operation of DSP[309] ('tmp54', final_project/matrix_conv.cpp:30) [309]  (3.02 ns)
	'add' operation ('tmp52', final_project/matrix_conv.cpp:30) [310]  (2.08 ns)

 <State 8>: 6.22ns
The critical path consists of the following:
	'add' operation ('tmp42', final_project/matrix_conv.cpp:30) [278]  (0 ns)
	'add' operation ('sum_2_0_6_2_2', final_project/matrix_conv.cpp:30) [283]  (3.9 ns)
	'store' operation (final_project/matrix_conv.cpp:34) of variable 'sum_2_0_6_2_2', final_project/matrix_conv.cpp:30 on array 'res_0' [285]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('res_6_addr_7', final_project/matrix_conv.cpp:34) [1422]  (0 ns)
	'store' operation (final_project/matrix_conv.cpp:34) of variable 'sum_2_6_7_2_2', final_project/matrix_conv.cpp:30 on array 'res_6' [1423]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
