Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Thu Jun 15 12:51:56 2023
| Host             : PC1012002888 running 64-bit major release  (build 9200)
| Command          : report_power -file flySimulator_power_routed.rpt -pb flySimulator_power_summary_routed.pb -rpx flySimulator_power_routed.rpx
| Design           : flySimulator
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.839        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.695        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.009 |       16 |       --- |             --- |
| Slice Logic    |     0.117 |    33176 |       --- |             --- |
|   LUT as Logic |     0.116 |    27233 |    133800 |           20.35 |
|   F7/F8 Muxes  |    <0.001 |      858 |    133800 |            0.64 |
|   Register     |    <0.001 |     3110 |    267600 |            1.16 |
|   CARRY4       |    <0.001 |       54 |     33450 |            0.16 |
|   Others       |     0.000 |      259 |       --- |             --- |
| Signals        |     0.215 |    30935 |       --- |             --- |
| Block RAM      |     0.035 |       56 |       365 |           15.34 |
| MMCM           |     0.085 |        1 |        10 |           10.00 |
| PLL            |     0.098 |        1 |        10 |           10.00 |
| I/O            |     0.135 |       23 |       285 |            8.07 |
| XADC           |    <0.001 |        1 |       --- |             --- |
| Static Power   |     0.145 |          |           |                 |
| Total          |     0.839 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.418 |       0.383 |      0.035 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.127 |       0.097 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.046 |       0.041 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+---------------------------------------------------------+-----------------+
| Clock                | Domain                                                  | Constraint (ns) |
+----------------------+---------------------------------------------------------+-----------------+
| CLK                  | CLK                                                     |            10.0 |
| CLKFBIN              | rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN           |            25.0 |
| CLKFBIN_1            | rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN           |            25.0 |
| FeedbackClkOut       | rgb2dvi/U0/ClockGenInternal.ClockGenX/FeedbackClkOut    |            25.0 |
| FeedbackClkOut_1     | rgb2dvi/U0/ClockGenInternal.ClockGenX/FeedbackClkOut    |            25.0 |
| PixelClkIO           | rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg_0 |            25.0 |
| PixelClkIO_1         | rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg_0 |            25.0 |
| PixelClkInX5         | rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5      |             5.0 |
| PixelClkInX5_1       | rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5      |             5.0 |
| clk_out1_clk_wiz_0   | pll0/inst/clk_out1_clk_wiz_0                            |            25.0 |
| clk_out1_clk_wiz_0_1 | pll0/inst/clk_out1_clk_wiz_0                            |            25.0 |
| clkfbout_clk_wiz_0   | pll0/inst/clkfbout_clk_wiz_0                            |            50.0 |
| clkfbout_clk_wiz_0_1 | pll0/inst/clkfbout_clk_wiz_0                            |            50.0 |
| sys_clk_pin          | CLK                                                     |            10.0 |
+----------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| flySimulator                         |     0.695 |
|   blk_mem                            |     0.036 |
|     U0                               |     0.036 |
|       inst_blk_mem_gen               |     0.036 |
|   pll0                               |     0.099 |
|     inst                             |     0.099 |
|   rgb2dvi                            |     0.221 |
|     U0                               |     0.221 |
|       ClockGenInternal.ClockGenX     |     0.085 |
|       ClockSerializer                |     0.033 |
|       DataEncoders[0].DataSerializer |     0.034 |
|       DataEncoders[1].DataSerializer |     0.034 |
|       DataEncoders[2].DataSerializer |     0.034 |
|   vga0                               |     0.001 |
+--------------------------------------+-----------+


