$date
	Sun Oct 23 06:56:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#67690
b1100 &
b1100 %
1$
b1100 !
1"
#67691
0"
#67694
b110 &
b110 %
#67698
b11 &
b11 %
#67702
b1010 &
b1010 %
#67706
b101 &
b101 %
#67710
b10000 &
b10000 %
#67714
b1000 &
b1000 %
#67718
b100 &
b100 %
#67722
b10 &
b10 %
#67726
b1 &
1#
b1 %
#67730
b0 &
b0 %
0#
0$
#1030879
b100 !
1"
#1030882
b100 &
b100 %
1$
#1030883
0"
#1030886
b10 &
b10 %
#1030890
b1 &
b1 %
1#
#1030894
b0 &
0#
b0 %
0$
#2061775
b1011 !
1"
#2061778
b1011 &
b1011 %
1$
#2061779
0"
#2061782
b100010 &
b100010 %
#2061786
b10001 &
b10001 %
#2061790
b110100 &
b110100 %
#2061794
b11010 &
b11010 %
#2061798
b1101 &
b1101 %
#2061802
b101000 &
b101000 %
#2061806
b10100 &
b10100 %
#2061810
b1010 &
b1010 %
#2061814
b101 &
b101 %
#2061818
b10000 &
b10000 %
#2061822
b1000 &
b1000 %
#2061826
b100 &
b100 %
#2061830
b10 &
b10 %
#2061834
b1 &
b1 %
1#
#2061838
b0 &
0#
b0 %
0$
#4500012
