

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 09:25:51 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.993 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      0|        0|      920|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      233|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|      233|      956|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+---------------------------------+-----------+
    |              Instance              |              Module             | Expression|
    +------------------------------------+---------------------------------+-----------+
    |myproject_mul_mul_9s_18s_18_1_1_U1  |myproject_mul_mul_9s_18s_18_1_1  |  i0 * i1  |
    +------------------------------------+---------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_1_fu_290_p2            |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_3_fu_381_p2            |     *    |      0|  0|  62|           9|          10|
    |mul_ln1192_4_fu_407_p2            |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_5_fu_506_p2            |     *    |      0|  0|  62|           9|          10|
    |mul_ln1192_6_fu_570_p2            |     *    |      0|  0|  62|           9|          10|
    |mul_ln1192_7_fu_677_p2            |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_fu_259_p2              |     *    |      0|  0|  62|           9|          10|
    |r_V_5_fu_215_p2                   |     *    |      0|  0|  49|           9|           9|
    |add_ln1192_2_fu_395_p2            |     +    |      0|  0|  21|          21|          21|
    |add_ln1192_4_fu_547_p2            |     +    |      0|  0|  21|          18|          18|
    |add_ln1192_fu_304_p2              |     +    |      0|  0|  21|          18|          18|
    |ret_V_1_fu_458_p2                 |     +    |      0|  0|  21|          16|          21|
    |ret_V_2_fu_553_p2                 |     +    |      0|  0|  21|          12|          18|
    |ret_V_3_fu_635_p2                 |     +    |      0|  0|  21|          13|          18|
    |ret_V_5_fu_697_p2                 |     +    |      0|  0|  21|          16|          21|
    |ret_V_fu_327_p2                   |     +    |      0|  0|  21|          13|          18|
    |r_V_6_fu_438_p2                   |     -    |      0|  0|  19|          12|          12|
    |ret_V_4_fu_667_p2                 |     -    |      0|  0|  26|          19|          19|
    |sub_ln1192_10_fu_629_p2           |     -    |      0|  0|  21|          18|          18|
    |sub_ln1192_11_fu_691_p2           |     -    |      0|  0|  21|          21|          21|
    |sub_ln1192_1_fu_321_p2            |     -    |      0|  0|  21|          18|          18|
    |sub_ln1192_2_fu_361_p2            |     -    |      0|  0|  28|          21|          21|
    |sub_ln1192_3_fu_421_p2            |     -    |      0|  0|  21|          21|          21|
    |sub_ln1192_4_fu_452_p2            |     -    |      0|  0|  21|          21|          21|
    |sub_ln1192_5_fu_485_p2            |     -    |      0|  0|  21|           1|          18|
    |sub_ln1192_6_fu_520_p2            |     -    |      0|  0|  21|          18|          18|
    |sub_ln1192_7_fu_533_p2            |     -    |      0|  0|  19|          12|          12|
    |sub_ln1192_8_fu_595_p2            |     -    |      0|  0|  21|          18|          18|
    |sub_ln1192_9_fu_612_p2            |     -    |      0|  0|  21|          18|          18|
    |sub_ln1192_fu_284_p2              |     -    |      0|  0|  21|          18|          18|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 920|         438|         486|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  144|        288|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  147|        294|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |mul_ln1192_2_reg_750     |   18|   0|   18|          0|
    |p_Val2_4_reg_735         |    9|   0|    9|          0|
    |tmp_1_reg_729            |    9|   0|    9|          0|
    |tmp_3_reg_745            |    9|   0|    9|          0|
    |tmp_4_reg_760            |    9|   0|    9|          0|
    |tmp_reg_720              |    9|   0|    9|          0|
    |tmp_s_reg_767            |    8|   0|    8|          0|
    |trunc_ln1192_reg_755     |   15|   0|   15|          0|
    |x_V_ap_vld_preg          |    1|   0|    1|          0|
    |x_V_preg                 |  144|   0|  144|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  233|   0|  233|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  144|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    9|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    9|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    9|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    9|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    9|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

