// Seed: 4019650614
module module_0 (
    output tri   id_0
    , id_6 = 1, id_7,
    output tri1  id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  uwire id_4
);
  assign id_7 = id_6;
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd54,
    parameter id_2 = 32'd35,
    parameter id_4 = 32'd21
) (
    input wire _id_0,
    output wand id_1,
    input uwire _id_2,
    input wire id_3[id_4  (  -1  ,  -1  ) : 1],
    input supply0 _id_4,
    input supply1 id_5,
    input wor id_6[id_0  &  id_2  ==  1 : -1],
    output uwire id_7
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_6,
      id_6
  );
endmodule
