---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 3
      num_constraints: 3
      at: 74affd242c169638ba2ba913cd2fa5d4070eef1055c7d8ac57dfb6d449d8fb14
      bt: fa4399093f64457849c38de4cad4cab3e1d90743e8be07d1b156b6088c5851ec
      ct: 5ae1625b488b3935122d8dd627fe575b388a5aa360378fa4407aad08baaed1e2
    ir:
      - "decl f0: <0>"
      - "  store &v2, ((v0, v1), (), (), ())"
      - "  call &v4, f1"
      - "  store &v5, v4"
      - "  call &v6, f2"
      - "  store &v7, v6"
      - "  eq &v8, v3, true"
      - "  retn v8"
      - "decl f1: <9>"
      - "  retn [[0, 0], [0, 0], [0, 0]]"
      - "decl f2: <9>"
      - "  retn [[0, 0], [0, 0], [0, 0]]"
      - "decl f3: <9>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f4: <10>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f5: <11>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f6: <12>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f7: <13>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f8: <14>"
      - "  retn false"
      - "decl f9: <15>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f10: <16>"
      - "  retn false"
      - "decl f11: <17>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f12: <18>"
      - "  retn 'a'"
      - "decl f13: <19>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f14: <20>"
      - "  retn 'a'"
      - "decl f15: <21>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f16: <22>"
      - "  retn []"
      - "decl f17: <23>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f18: <24>"
      - "  retn []"
      - "decl f19: <25>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f20: <26>"
      - "  retn []group"
      - "decl f21: <27>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f22: <28>"
      - "  retn []group"
      - "decl f23: <29>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f24: <30>"
      - "  retn 0"
      - "decl f25: <31>"
      - "  retn [0]"
      - "decl f26: <32>"
      - "  retn 0"
      - "decl f27: <33>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f28: <34>"
      - "  retn 0"
      - "decl f29: <35>"
      - "  retn [0, 0]"
      - "decl f30: <36>"
      - "  retn 0"
      - "decl f31: <37>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f32: <38>"
      - "  retn 0"
      - "decl f33: <39>"
      - "  retn [0, 0, 0, 0]"
      - "decl f34: <40>"
      - "  retn 0"
      - "decl f35: <41>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f36: <42>"
      - "  retn 0"
      - "decl f37: <43>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f38: <44>"
      - "  retn 0"
      - "decl f39: <45>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f40: <46>"
      - "  retn 0"
      - "decl f41: <47>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f42: <48>"
      - "  retn 0"
      - "decl f43: <49>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f44: <50>"
      - "  retn 0"
      - "decl f45: <51>"
      - "  retn [0]"
      - "decl f46: <52>"
      - "  retn 0"
      - "decl f47: <53>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f48: <54>"
      - "  retn 0"
      - "decl f49: <55>"
      - "  retn [0, 0]"
      - "decl f50: <56>"
      - "  retn 0"
      - "decl f51: <57>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f52: <58>"
      - "  retn 0"
      - "decl f53: <59>"
      - "  retn [0, 0, 0, 0]"
      - "decl f54: <60>"
      - "  retn 0"
      - "decl f55: <61>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f56: <62>"
      - "  retn 0"
      - "decl f57: <63>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f58: <64>"
      - "  retn 0"
      - "decl f59: <65>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f60: <66>"
      - "  retn 0"
      - "decl f61: <67>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f62: <68>"
      - "  retn 0"
      - ""
    output:
      - input_file: input/dummy.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: 578fc1b24c787b3152ef8654d9399e3a580e430b8939cb7db4051fb196ba3fc4
    imports_resolved_ast: 93b0e722ca7f3b76fec457084d88a2425fa9c0471e27ac6fc103406d735e222e
    canonicalized_ast: 7eda8e534ce53d126277f0b72de78598d26a52d3d56370f16ec493b16281c4e3
    type_inferenced_ast: 28982fe83a80f8c22e20ee49a37e510fb7ea9686b76da408ff1a43bc0073127d
