ModuleName LEA_FullAdder
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 34
NumberOfHorzPapaers 1
NumberOfVertPapaers 1
Parameters
End
Wires
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 312 ,Y1: 264 ,X2: 520 ,Y2: 264
Edge X1: 312 ,Y1: 184 ,X2: 312 ,Y2: 264
Edge X1: 200 ,Y1: 184 ,X2: 312 ,Y2: 184
Edge X1: 312 ,Y1: 184 ,X2: 392 ,Y2: 184
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 280 ,X2: 520 ,Y2: 280
Edge X1: 304 ,Y1: 216 ,X2: 304 ,Y2: 280
Edge X1: 200 ,Y1: 216 ,X2: 304 ,Y2: 216
Edge X1: 304 ,Y1: 216 ,X2: 336 ,Y2: 216
Edge X1: 336 ,Y1: 200 ,X2: 336 ,Y2: 216
Edge X1: 336 ,Y1: 200 ,X2: 392 ,Y2: 200
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 320 ,X2: 520 ,Y2: 320
Edge X1: 504 ,Y1: 208 ,X2: 504 ,Y2: 320
Edge X1: 456 ,Y1: 208 ,X2: 504 ,Y2: 208
Edge X1: 504 ,Y1: 208 ,X2: 520 ,Y2: 208
Edge X1: 456 ,Y1: 208 ,X2: 456 ,Y2: 240
Edge X1: 200 ,Y1: 240 ,X2: 456 ,Y2: 240
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 496 ,Y1: 336 ,X2: 520 ,Y2: 336
Edge X1: 496 ,Y1: 192 ,X2: 496 ,Y2: 336
Edge X1: 456 ,Y1: 192 ,X2: 496 ,Y2: 192
Edge X1: 496 ,Y1: 192 ,X2: 520 ,Y2: 192
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 584 ,Y1: 272 ,X2: 656 ,Y2: 272
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 584 ,Y1: 288 ,X2: 584 ,Y2: 328
Edge X1: 584 ,Y1: 288 ,X2: 656 ,Y2: 288
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 720 ,Y1: 280 ,X2: 776 ,Y2: 280
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 584 ,Y1: 200 ,X2: 776 ,Y2: 200
End
Branches
End
End
Ports
Port Left: 200 Top: 184 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 200 Top: 216 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 200 Top: 240 ,Orientation: 0
Portname: Cin ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 776 Top: 280 ,Orientation: 0
Portname: Cout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 776 Top: 200 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 392 Top: 176
Name: s0
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 520 Top: 256
Name: s1
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 520 Top: 184
Name: s2
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 520 Top: 312
Name: s3
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 656 Top: 264
Name: s4
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
End
Texts
End
Links
End
