

================================================================
== Vitis HLS Report for 'fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop'
================================================================
* Date:           Wed Sep  4 19:39:22 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.409 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1922|     1922|  6.343 us|  6.343 us|  1922|  1922|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop  |     1920|     1920|         2|          1|          1|  1920|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      35|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      14|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      14|      89|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |col_V_2_fu_76_p2                  |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln193_fu_70_p2               |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          25|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_V_1    |   9|          2|   11|         22|
    |col_V_fu_38                 |   9|          2|   11|         22|
    |demosaic_out_data241_blk_n  |   9|          2|    1|          2|
    |ltm_in_data242_blk_n        |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  54|         12|   26|         52|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |col_V_fu_38              |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop|  return value|
|demosaic_out_data241_dout            |   in|   30|     ap_fifo|                                demosaic_out_data241|       pointer|
|demosaic_out_data241_num_data_valid  |   in|    2|     ap_fifo|                                demosaic_out_data241|       pointer|
|demosaic_out_data241_fifo_cap        |   in|    2|     ap_fifo|                                demosaic_out_data241|       pointer|
|demosaic_out_data241_empty_n         |   in|    1|     ap_fifo|                                demosaic_out_data241|       pointer|
|demosaic_out_data241_read            |  out|    1|     ap_fifo|                                demosaic_out_data241|       pointer|
|ltm_in_data242_din                   |  out|   30|     ap_fifo|                                      ltm_in_data242|       pointer|
|ltm_in_data242_num_data_valid        |   in|    2|     ap_fifo|                                      ltm_in_data242|       pointer|
|ltm_in_data242_fifo_cap              |   in|    2|     ap_fifo|                                      ltm_in_data242|       pointer|
|ltm_in_data242_full_n                |   in|    1|     ap_fifo|                                      ltm_in_data242|       pointer|
|ltm_in_data242_write                 |  out|    1|     ap_fifo|                                      ltm_in_data242|       pointer|
|width                                |   in|   11|     ap_none|                                               width|        scalar|
+-------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%col_V = alloca i32 1"   --->   Operation 5 'alloca' 'col_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ltm_in_data242, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %demosaic_out_data241, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %width" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:174]   --->   Operation 8 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %col_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%col_V_1 = load i11 %col_V"   --->   Operation 11 'load' 'col_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.94ns)   --->   "%icmp_ln193 = icmp_eq  i11 %col_V_1, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:193]   --->   Operation 12 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%col_V_2 = add i11 %col_V_1, i11 1"   --->   Operation 13 'add' 'col_V_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %for.inc.split, void %for.inc7.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:193]   --->   Operation 14 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln193 = store i11 %col_V_2, i11 %col_V" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:193]   --->   Operation 15 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln193)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:196]   --->   Operation 16 'specpipeline' 'specpipeline_ln196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln195 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:195]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:181]   --->   Operation 18 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.20ns)   --->   "%demosaic_out_data241_read = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %demosaic_out_data241" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'demosaic_out_data241_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %ltm_in_data242, i30 %demosaic_out_data241_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 20 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln193 = br void %for.inc" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:193]   --->   Operation 21 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ demosaic_out_data241]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ltm_in_data242]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col_V                     (alloca           ) [ 010]
specinterface_ln0         (specinterface    ) [ 000]
specinterface_ln0         (specinterface    ) [ 000]
width_read                (read             ) [ 000]
store_ln0                 (store            ) [ 000]
br_ln0                    (br               ) [ 000]
col_V_1                   (load             ) [ 000]
icmp_ln193                (icmp             ) [ 010]
col_V_2                   (add              ) [ 000]
br_ln193                  (br               ) [ 000]
store_ln193               (store            ) [ 000]
specpipeline_ln196        (specpipeline     ) [ 000]
speclooptripcount_ln195   (speclooptripcount) [ 000]
specloopname_ln181        (specloopname     ) [ 000]
demosaic_out_data241_read (read             ) [ 000]
write_ln174               (write            ) [ 000]
br_ln193                  (br               ) [ 000]
ret_ln0                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="demosaic_out_data241">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demosaic_out_data241"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ltm_in_data242">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ltm_in_data242"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="col_V_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="width_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="11" slack="0"/>
<pin id="44" dir="0" index="1" bw="11" slack="0"/>
<pin id="45" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="demosaic_out_data241_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="30" slack="0"/>
<pin id="50" dir="0" index="1" bw="30" slack="0"/>
<pin id="51" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="demosaic_out_data241_read/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln174_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="30" slack="0"/>
<pin id="57" dir="0" index="2" bw="30" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln0_store_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="11" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="col_V_1_load_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="11" slack="0"/>
<pin id="69" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_V_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="icmp_ln193_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="col_V_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln193_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="11" slack="0"/>
<pin id="84" dir="0" index="1" bw="11" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/1 "/>
</bind>
</comp>

<comp id="87" class="1005" name="col_V_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="34" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="36" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="48" pin="2"/><net_sink comp="54" pin=2"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="74"><net_src comp="67" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="42" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="67" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="76" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="38" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="92"><net_src comp="87" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="93"><net_src comp="87" pin="1"/><net_sink comp="82" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: demosaic_out_data241 | {}
	Port: ltm_in_data242 | {2 }
 - Input state : 
	Port: fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop : width | {1 }
	Port: fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop : demosaic_out_data241 | {2 }
	Port: fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop : ltm_in_data242 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		col_V_1 : 1
		icmp_ln193 : 2
		col_V_2 : 2
		br_ln193 : 3
		store_ln193 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |             col_V_2_fu_76            |    0    |    18   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln193_fu_70           |    0    |    11   |
|----------|--------------------------------------|---------|---------|
|   read   |         width_read_read_fu_42        |    0    |    0    |
|          | demosaic_out_data241_read_read_fu_48 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |        write_ln174_write_fu_54       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    29   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|col_V_reg_87|   11   |
+------------+--------+
|    Total   |   11   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   29   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   29   |
+-----------+--------+--------+
