platform=xilinx_u50_gen3x16_xdma_5_202210_1 

[hls]
flow_target=vitis
package.output.format=xo
syn.top=kernel_main
syn.file=../src/kernel.cpp
syn.cflags=-DDETRAY_COMPILE_VITIS -DDETRAY_ALGEBRA_ARRAY -DDETRAY_CUSTOM_SCALARTYPE=float -I../include -I../../detray-install-vitis/include

tb.file=../src/kernel_test.cpp
tb.cflags=-DDETRAY_ALGEBRA_ARRAY -DDETRAY_CUSTOM_SCALARTYPE=float -DVECMEM_DEBUG_MSG_LVL=5 -DVECMEM_HAVE_PMR_MEMORY_RESOURCE -I../../fpga_detray/fpga-impl/include -isystem ../../fpga_detray/detray-install-vitis/include -std=c++17 -fconcepts
tb.ldflags=-Wl,-rpath,../../fpga_detray/detray-install-vitis/lib64 ../../fpga_detray/detray-install-vitis/lib64/libvecmem_vitis.so.1.4.0 ../../fpga_detray/detray-install-vitis/lib64/libvecmem_core.so.1.4.0

csim.code_analyzer=0
clock_uncertainty=12%
csim.clean=true
