
####################################################################################
# Generated by Vivado 2018.1 built on 'Wed Apr  4 18:39:19 MDT 2018' by 'xbuild'
# Command Used: write_xdc -no_fixed_only -force ./ModFirstXilArb/arbpuf_impl.xdc
####################################################################################


####################################################################################
# Constraints from file : 'extimingconstrns.xdc'
####################################################################################

create_clock -period 10.000 -name extclk -waveform {0.000 5.000} -add [get_ports CLK]

create_generated_clock -name sysclk -source [get_ports CLK] -divide_by 1 [get_nets sysclk]
#create_generated_clock -name lfsrclk -source [get_ports CLK] -divide_by 1 [get_nets lfsrclk]
create_generated_clock -name uartclk -source [get_ports CLK] -divide_by 1 [get_nets uartclk]
create_generated_clock -name pufclk -source [get_ports CLK] -divide_by 1 [get_nets pufclk]

#create_generated_clock -name sysclk -source [get_ports CLK] -divide_by 1 -invert [get_nets sysclk]
#create_generated_clock -name lfsrclk -source [get_ports CLK] -divide_by 1 -invert [get_nets lfsrclk]
#create_generated_clock -name uartclk -source [get_ports CLK] -divide_by 1 -invert [get_nets uartclk];
#create_generated_clock -name pufclk -source [get_ports CLK] -divide_by 1 -invert [get_nets pufclk];

set_clock_groups -name modclocks -asynchronous -group [get_clocks {uartclk pufclk}]
#set_clock_groups -name modclocks -asynchronous -group [get_clocks {lfsrclk sysclk}]

#create_generated_clock -name sys_clk_i -source [get_ports CLK] -multiply_by 2 [get_nets sys_clk_i];
#create_generated_clock -name d16clk -source [get_ports CLK] -divide_by 2 [get_nets d16clk];
##set_clock_groups -logically_exclusive -group sys_clk_pin -group sysclk;
##set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets migcore/inpclk];
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets inpclk];
#set_property IOSTANDARD LVCMOS25 [get_ports {init_calib_complete}]
#set_property PACKAGE_PIN H17 [get_ports {init_calib_complete}]

#Uncomment for CASE II of paper
#set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets arbpuf/Q];
#set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets arbpuf/Qn];

# PadFunction: IO_L24P_T3_RS1_15
#set_property IOSTANDARD LVCMOS25 [get_ports tg_compare_error]
#set_property PACKAGE_PIN K15 [get_ports tg_compare_error]

set_property PACKAGE_PIN E3 [get_ports CLK]
set_property IOSTANDARD LVCMOS18 [get_ports CLK]
set_property PACKAGE_PIN D4 [get_ports txd]
set_property IOSTANDARD LVCMOS18 [get_ports txd]

set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]


# User Generated physical constraints 

set_property BEL AFF [get_cells arbpuf/dffstabo]
set_property LOC SLICE_X41Y0 [get_cells arbpuf/dffstabo]
set_property BEL A6LUT [get_cells arbpuf/fiabot/muxer0]
set_property LOC SLICE_X41Y1 [get_cells arbpuf/fiabot/muxer0]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells arbpuf/fiabot/muxer0]
set_property BEL AFF [get_cells {arbpuf/dffos[0].dffbots}]
set_property LOC SLICE_X41Y1 [get_cells {arbpuf/dffos[0].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[0].muxer}]
set_property LOC SLICE_X41Y2 [get_cells {arbpuf/fiabot/BotLine[0].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[0].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[1].dffbots}]
set_property LOC SLICE_X41Y2 [get_cells {arbpuf/dffos[1].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[1].muxer}]
set_property LOC SLICE_X41Y3 [get_cells {arbpuf/fiabot/BotLine[1].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[1].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[2].dffbots}]
set_property LOC SLICE_X41Y3 [get_cells {arbpuf/dffos[2].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[2].muxer}]
set_property LOC SLICE_X41Y4 [get_cells {arbpuf/fiabot/BotLine[2].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[2].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[3].dffbots}]
set_property LOC SLICE_X41Y4 [get_cells {arbpuf/dffos[3].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[3].muxer}]
set_property LOC SLICE_X41Y5 [get_cells {arbpuf/fiabot/BotLine[3].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[3].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[4].dffbots}]
set_property LOC SLICE_X41Y5 [get_cells {arbpuf/dffos[4].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[4].muxer}]
set_property LOC SLICE_X41Y6 [get_cells {arbpuf/fiabot/BotLine[4].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[4].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[5].dffbots}]
set_property LOC SLICE_X41Y6 [get_cells {arbpuf/dffos[5].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[5].muxer}]
set_property LOC SLICE_X41Y7 [get_cells {arbpuf/fiabot/BotLine[5].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[5].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[6].dffbots}]
set_property LOC SLICE_X41Y7 [get_cells {arbpuf/dffos[6].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[6].muxer}]
set_property LOC SLICE_X41Y8 [get_cells {arbpuf/fiabot/BotLine[6].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[6].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[7].dffbots}]
set_property LOC SLICE_X41Y8 [get_cells {arbpuf/dffos[7].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[7].muxer}]
set_property LOC SLICE_X41Y9 [get_cells {arbpuf/fiabot/BotLine[7].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[7].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[8].dffbots}]
set_property LOC SLICE_X41Y9 [get_cells {arbpuf/dffos[8].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[8].muxer}]
set_property LOC SLICE_X41Y10 [get_cells {arbpuf/fiabot/BotLine[8].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[8].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[9].dffbots}]
set_property LOC SLICE_X41Y10 [get_cells {arbpuf/dffos[9].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[9].muxer}]
set_property LOC SLICE_X41Y11 [get_cells {arbpuf/fiabot/BotLine[9].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[9].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[10].dffbots}]
set_property LOC SLICE_X41Y11 [get_cells {arbpuf/dffos[10].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[10].muxer}]
set_property LOC SLICE_X41Y12 [get_cells {arbpuf/fiabot/BotLine[10].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[10].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[11].dffbots}]
set_property LOC SLICE_X41Y12 [get_cells {arbpuf/dffos[11].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[11].muxer}]
set_property LOC SLICE_X41Y13 [get_cells {arbpuf/fiabot/BotLine[11].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[11].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[12].dffbots}]
set_property LOC SLICE_X41Y13 [get_cells {arbpuf/dffos[12].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[12].muxer}]
set_property LOC SLICE_X41Y14 [get_cells {arbpuf/fiabot/BotLine[12].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[12].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[13].dffbots}]
set_property LOC SLICE_X41Y14 [get_cells {arbpuf/dffos[13].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[13].muxer}]
set_property LOC SLICE_X41Y15 [get_cells {arbpuf/fiabot/BotLine[13].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[13].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[14].dffbots}]
set_property LOC SLICE_X41Y15 [get_cells {arbpuf/dffos[14].dffbots}]
set_property BEL A6LUT [get_cells {arbpuf/fiabot/BotLine[14].muxer}]
set_property LOC SLICE_X41Y16 [get_cells {arbpuf/fiabot/BotLine[14].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiabot/BotLine[14].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[15].dffbots}]
set_property LOC SLICE_X41Y16 [get_cells {arbpuf/dffos[15].dffbots}]
create_macro botmac
update_macro [get_macros botmac] -absolute_grid -rlocs {arbpuf/dffstabo X107Y0 arbpuf/fiabot/muxer0 X107Y2 {arbpuf/dffos[0].dffbots} X107Y2 {arbpuf/fiabot/BotLine[0].muxer} X107Y4 {arbpuf/dffos[1].dffbots} X107Y4 {arbpuf/fiabot/BotLine[1].muxer} X107Y6 {arbpuf/dffos[2].dffbots} X107Y6 {arbpuf/fiabot/BotLine[2].muxer} X107Y8 {arbpuf/dffos[3].dffbots} X107Y8 {arbpuf/fiabot/BotLine[3].muxer} X107Y10 {arbpuf/dffos[4].dffbots} X107Y10 {arbpuf/fiabot/BotLine[4].muxer} X107Y12 {arbpuf/dffos[5].dffbots} X107Y12 {arbpuf/fiabot/BotLine[5].muxer} X107Y14 {arbpuf/dffos[6].dffbots} X107Y14 {arbpuf/fiabot/BotLine[6].muxer} X107Y16 {arbpuf/dffos[7].dffbots} X107Y16 {arbpuf/fiabot/BotLine[7].muxer} X107Y18 {arbpuf/dffos[8].dffbots} X107Y18 {arbpuf/fiabot/BotLine[8].muxer} X107Y20 {arbpuf/dffos[9].dffbots} X107Y20 {arbpuf/fiabot/BotLine[9].muxer} X107Y22 {arbpuf/dffos[10].dffbots} X107Y22 {arbpuf/fiabot/BotLine[10].muxer} X107Y24 {arbpuf/dffos[11].dffbots} X107Y24 {arbpuf/fiabot/BotLine[11].muxer} X107Y26 {arbpuf/dffos[12].dffbots} X107Y26 {arbpuf/fiabot/BotLine[12].muxer} X107Y28 {arbpuf/dffos[13].dffbots} X107Y28 {arbpuf/fiabot/BotLine[13].muxer} X107Y30 {arbpuf/dffos[14].dffbots} X107Y30 {arbpuf/fiabot/BotLine[14].muxer} X107Y32 {arbpuf/dffos[15].dffbots} X107Y32 arbpuf/fiabot/dffl X107Y34}
create_pblock botpblock
add_cells_to_pblock [get_pblocks botpblock] [get_cells -of_objects [get_macros botmac]]
resize_pblock [get_pblocks botpblock] -add {SLICE_X38Y0:SLICE_X43Y17}
set_property CONTAIN_ROUTING 1 [get_pblocks botpblock]
set_property EXCLUDE_PLACEMENT 1 [get_pblocks botpblock]
set_property BEL AFF [get_cells arbpuf/dffstato]
set_property LOC SLICE_X49Y0 [get_cells arbpuf/dffstato]
set_property BEL A6LUT [get_cells arbpuf/fiatop/muxer0]
set_property LOC SLICE_X49Y1 [get_cells arbpuf/fiatop/muxer0]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells arbpuf/fiatop/muxer0]
set_property BEL AFF [get_cells {arbpuf/dffos[0].dfftops}]
set_property LOC SLICE_X49Y1 [get_cells {arbpuf/dffos[0].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[0].muxer}]
set_property LOC SLICE_X49Y2 [get_cells {arbpuf/fiatop/TopLine[0].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[0].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[1].dfftops}]
set_property LOC SLICE_X49Y2 [get_cells {arbpuf/dffos[1].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[1].muxer}]
set_property LOC SLICE_X49Y3 [get_cells {arbpuf/fiatop/TopLine[1].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[1].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[2].dfftops}]
set_property LOC SLICE_X49Y3 [get_cells {arbpuf/dffos[2].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[2].muxer}]
set_property LOC SLICE_X49Y4 [get_cells {arbpuf/fiatop/TopLine[2].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[2].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[3].dfftops}]
set_property LOC SLICE_X49Y4 [get_cells {arbpuf/dffos[3].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[3].muxer}]
set_property LOC SLICE_X49Y5 [get_cells {arbpuf/fiatop/TopLine[3].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[3].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[4].dfftops}]
set_property LOC SLICE_X49Y5 [get_cells {arbpuf/dffos[4].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[4].muxer}]
set_property LOC SLICE_X49Y6 [get_cells {arbpuf/fiatop/TopLine[4].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[4].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[5].dfftops}]
set_property LOC SLICE_X49Y6 [get_cells {arbpuf/dffos[5].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[5].muxer}]
set_property LOC SLICE_X49Y7 [get_cells {arbpuf/fiatop/TopLine[5].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[5].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[6].dfftops}]
set_property LOC SLICE_X49Y7 [get_cells {arbpuf/dffos[6].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[6].muxer}]
set_property LOC SLICE_X49Y8 [get_cells {arbpuf/fiatop/TopLine[6].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[6].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[7].dfftops}]
set_property LOC SLICE_X49Y8 [get_cells {arbpuf/dffos[7].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[7].muxer}]
set_property LOC SLICE_X49Y9 [get_cells {arbpuf/fiatop/TopLine[7].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[7].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[8].dfftops}]
set_property LOC SLICE_X49Y9 [get_cells {arbpuf/dffos[8].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[8].muxer}]
set_property LOC SLICE_X49Y10 [get_cells {arbpuf/fiatop/TopLine[8].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[8].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[9].dfftops}]
set_property LOC SLICE_X49Y10 [get_cells {arbpuf/dffos[9].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[9].muxer}]
set_property LOC SLICE_X49Y11 [get_cells {arbpuf/fiatop/TopLine[9].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[9].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[10].dfftops}]
set_property LOC SLICE_X49Y11 [get_cells {arbpuf/dffos[10].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[10].muxer}]
set_property LOC SLICE_X49Y12 [get_cells {arbpuf/fiatop/TopLine[10].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[10].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[11].dfftops}]
set_property LOC SLICE_X49Y12 [get_cells {arbpuf/dffos[11].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[11].muxer}]
set_property LOC SLICE_X49Y13 [get_cells {arbpuf/fiatop/TopLine[11].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[11].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[12].dfftops}]
set_property LOC SLICE_X49Y13 [get_cells {arbpuf/dffos[12].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[12].muxer}]
set_property LOC SLICE_X49Y14 [get_cells {arbpuf/fiatop/TopLine[12].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[12].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[13].dfftops}]
set_property LOC SLICE_X49Y14 [get_cells {arbpuf/dffos[13].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[13].muxer}]
set_property LOC SLICE_X49Y15 [get_cells {arbpuf/fiatop/TopLine[13].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[13].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[14].dfftops}]
set_property LOC SLICE_X49Y15 [get_cells {arbpuf/dffos[14].dfftops}]
set_property BEL A6LUT [get_cells {arbpuf/fiatop/TopLine[14].muxer}]
set_property LOC SLICE_X49Y16 [get_cells {arbpuf/fiatop/TopLine[14].muxer}]
set_property LOCK_PINS {I0:A3 I1:A1 I2:A6} [get_cells {arbpuf/fiatop/TopLine[14].muxer}]
set_property BEL AFF [get_cells {arbpuf/dffos[15].dfftops}]
set_property LOC SLICE_X49Y16 [get_cells {arbpuf/dffos[15].dfftops}]
set_property BEL AFF [get_cells arbpuf/dffend]
set_property LOC SLICE_X45Y18 [get_cells arbpuf/dffend]
set_property BEL AFF [get_cells arbpuf/fiabot/dffl]
set_property LOC SLICE_X41Y17 [get_cells arbpuf/fiabot/dffl]
set_property BEL AFF [get_cells arbpuf/fiatop/dffl]
set_property LOC SLICE_X49Y17 [get_cells arbpuf/fiatop/dffl]
create_macro topmac
update_macro [get_macros topmac] -absolute_grid -rlocs {arbpuf/dffstato X123Y0 arbpuf/fiatop/muxer0 X123Y2 {arbpuf/dffos[0].dfftops} X123Y2 {arbpuf/fiatop/TopLine[0].muxer} X123Y4 {arbpuf/dffos[1].dfftops} X123Y4 {arbpuf/fiatop/TopLine[1].muxer} X123Y6 {arbpuf/dffos[2].dfftops} X123Y6 {arbpuf/fiatop/TopLine[2].muxer} X123Y8 {arbpuf/dffos[3].dfftops} X123Y8 {arbpuf/fiatop/TopLine[3].muxer} X123Y10 {arbpuf/dffos[4].dfftops} X123Y10 {arbpuf/fiatop/TopLine[4].muxer} X123Y12 {arbpuf/dffos[5].dfftops} X123Y12 {arbpuf/fiatop/TopLine[5].muxer} X123Y14 {arbpuf/dffos[6].dfftops} X123Y14 {arbpuf/fiatop/TopLine[6].muxer} X123Y16 {arbpuf/dffos[7].dfftops} X123Y16 {arbpuf/fiatop/TopLine[7].muxer} X123Y18 {arbpuf/dffos[8].dfftops} X123Y18 {arbpuf/fiatop/TopLine[8].muxer} X123Y20 {arbpuf/dffos[9].dfftops} X123Y20 {arbpuf/fiatop/TopLine[9].muxer} X123Y22 {arbpuf/dffos[10].dfftops} X123Y22 {arbpuf/fiatop/TopLine[10].muxer} X123Y24 {arbpuf/dffos[11].dfftops} X123Y24 {arbpuf/fiatop/TopLine[11].muxer} X123Y26 {arbpuf/dffos[12].dfftops} X123Y26 {arbpuf/fiatop/TopLine[12].muxer} X123Y28 {arbpuf/dffos[13].dfftops} X123Y28 {arbpuf/fiatop/TopLine[13].muxer} X123Y30 {arbpuf/dffos[14].dfftops} X123Y30 {arbpuf/fiatop/TopLine[14].muxer} X123Y32 {arbpuf/dffos[15].dfftops} X123Y32 arbpuf/fiatop/dffl X123Y34}
create_pblock toppblock
add_cells_to_pblock [get_pblocks toppblock] [get_cells -of_objects [get_macros topmac]]
resize_pblock [get_pblocks toppblock] -add {SLICE_X46Y0:SLICE_X51Y17}
set_property CONTAIN_ROUTING 1 [get_pblocks toppblock]
set_property EXCLUDE_PLACEMENT 1 [get_pblocks toppblock]

# Vivado Generated physical constraints 

set_property BEL INBUF_EN [get_cells CLK_IBUF_inst]
set_property BEL A6LUT [get_cells NS_inferred__0_i_1]
set_property BEL B6LUT [get_cells NS_inferred__0_i_2]
set_property BEL B6LUT [get_cells NS_inferred__0_i_3]
set_property BEL B6LUT [get_cells NS_inferred__0_i_4]
set_property BEL B6LUT [get_cells NS_inferred__0_i_5]
set_property BEL B6LUT [get_cells NS_inferred__0_i_6]
set_property BEL B6LUT [get_cells NS_inferred__0_i_7]
set_property BEL C6LUT [get_cells NS_inferred__0_i_8]
set_property BEL A6LUT [get_cells {PS[0]_i_1}]
set_property BEL C6LUT [get_cells {PS[0]_i_2}]
set_property BEL D6LUT [get_cells {PS[0]_i_3}]
set_property BEL D6LUT [get_cells {PS[0]_i_4}]
set_property BEL A6LUT [get_cells {PS[1]_i_1}]
set_property BEL A6LUT [get_cells {PS[2]_i_1}]
set_property BEL C6LUT [get_cells {PS[2]_i_2}]
set_property BEL A6LUT [get_cells {PS[3]_i_1}]
set_property BEL A6LUT [get_cells {PS[3]_i_2}]
set_property BEL C6LUT [get_cells {PS[3]_i_3}]
set_property BEL A6LUT [get_cells {PS[3]_i_4}]
set_property BEL AFF [get_cells {PS_reg[0]}]
set_property BEL AFF [get_cells {PS_reg[1]}]
set_property BEL AFF [get_cells {PS_reg[2]}]
set_property BEL AFF [get_cells {PS_reg[3]}]
set_property BEL B6LUT [get_cells arbpuf_i_1]
set_property BEL A6LUT [get_cells {chalin[15]_i_1}]
set_property BEL AFF [get_cells {chalin_reg[0]}]
set_property BEL AFF [get_cells {chalin_reg[10]}]
set_property BEL BFF [get_cells {chalin_reg[11]}]
set_property BEL CFF [get_cells {chalin_reg[12]}]
set_property BEL DFF [get_cells {chalin_reg[13]}]
set_property BEL A5FF [get_cells {chalin_reg[14]}]
set_property BEL B5FF [get_cells {chalin_reg[15]}]
set_property BEL BFF [get_cells {chalin_reg[1]}]
set_property BEL CFF [get_cells {chalin_reg[2]}]
set_property BEL DFF [get_cells {chalin_reg[3]}]
set_property BEL AFF [get_cells {chalin_reg[4]}]
set_property BEL BFF [get_cells {chalin_reg[5]}]
set_property BEL AFF [get_cells {chalin_reg[6]}]
set_property BEL CFF [get_cells {chalin_reg[7]}]
set_property BEL DFF [get_cells {chalin_reg[8]}]
set_property BEL C5FF [get_cells {chalin_reg[9]}]
set_property BEL A6LUT [get_cells {chalw[0]_i_1}]
set_property BEL B6LUT [get_cells {chalw[15]_i_1}]
set_property BEL C6LUT [get_cells {chalw[15]_i_2}]
set_property BEL AFF [get_cells {chalw_reg[0]}]
set_property BEL BFF [get_cells {chalw_reg[10]}]
set_property BEL CFF [get_cells {chalw_reg[11]}]
set_property BEL DFF [get_cells {chalw_reg[12]}]
set_property BEL CARRY4 [get_cells {chalw_reg[12]_i_1}]
set_property BEL AFF [get_cells {chalw_reg[13]}]
set_property BEL BFF [get_cells {chalw_reg[14]}]
set_property BEL CFF [get_cells {chalw_reg[15]}]
set_property BEL CARRY4 [get_cells {chalw_reg[15]_i_3}]
set_property BEL AFF [get_cells {chalw_reg[1]}]
set_property BEL BFF [get_cells {chalw_reg[2]}]
set_property BEL CFF [get_cells {chalw_reg[3]}]
set_property BEL DFF [get_cells {chalw_reg[4]}]
set_property BEL CARRY4 [get_cells {chalw_reg[4]_i_1}]
set_property BEL AFF [get_cells {chalw_reg[5]}]
set_property BEL BFF [get_cells {chalw_reg[6]}]
set_property BEL CFF [get_cells {chalw_reg[7]}]
set_property BEL DFF [get_cells {chalw_reg[8]}]
set_property BEL CARRY4 [get_cells {chalw_reg[8]_i_1}]
set_property BEL AFF [get_cells {chalw_reg[9]}]
set_property BEL BUFGCTRL [get_cells uartbuf]
set_property BEL D6LUT [get_cells uart64_i_1]
set_property BEL A6LUT [get_cells {uart64/FSM_sequential_uartState[0]_i_1}]
set_property BEL A6LUT [get_cells {uart64/FSM_sequential_uartState[0]_i_2}]
set_property BEL B6LUT [get_cells {uart64/FSM_sequential_uartState[0]_i_3}]
set_property BEL A6LUT [get_cells {uart64/FSM_sequential_uartState[0]_i_4}]
set_property BEL A6LUT [get_cells {uart64/FSM_sequential_uartState[0]_i_5}]
set_property BEL A6LUT [get_cells {uart64/FSM_sequential_uartState[0]_i_6}]
set_property BEL B6LUT [get_cells {uart64/FSM_sequential_uartState[1]_i_1}]
set_property BEL C6LUT [get_cells {uart64/FSM_sequential_uartState[2]_i_1}]
set_property BEL A6LUT [get_cells {uart64/FSM_sequential_uartState[2]_i_2}]
set_property BEL A6LUT [get_cells {uart64/FSM_sequential_uartState[2]_i_3}]
set_property BEL AFF [get_cells {uart64/FSM_sequential_uartState_reg[0]}]
set_property BEL BFF [get_cells {uart64/FSM_sequential_uartState_reg[1]}]
set_property BEL AFF [get_cells {uart64/FSM_sequential_uartState_reg[2]}]
set_property BEL A6LUT [get_cells {uart64/reset_cntr[0]_i_1}]
set_property BEL A6LUT [get_cells {uart64/reset_cntr[0]_i_3}]
set_property BEL AFF [get_cells {uart64/reset_cntr_reg[0]}]
set_property BEL CARRY4 [get_cells {uart64/reset_cntr_reg[0]_i_2}]
set_property BEL CFF [get_cells {uart64/reset_cntr_reg[10]}]
set_property BEL DFF [get_cells {uart64/reset_cntr_reg[11]}]
set_property BEL AFF [get_cells {uart64/reset_cntr_reg[12]}]
set_property BEL CARRY4 [get_cells {uart64/reset_cntr_reg[12]_i_1}]
set_property BEL BFF [get_cells {uart64/reset_cntr_reg[13]}]
set_property BEL CFF [get_cells {uart64/reset_cntr_reg[14]}]
set_property BEL DFF [get_cells {uart64/reset_cntr_reg[15]}]
set_property BEL AFF [get_cells {uart64/reset_cntr_reg[16]}]
set_property BEL CARRY4 [get_cells {uart64/reset_cntr_reg[16]_i_1}]
set_property BEL BFF [get_cells {uart64/reset_cntr_reg[17]}]
set_property BEL BFF [get_cells {uart64/reset_cntr_reg[1]}]
set_property BEL CFF [get_cells {uart64/reset_cntr_reg[2]}]
set_property BEL DFF [get_cells {uart64/reset_cntr_reg[3]}]
set_property BEL AFF [get_cells {uart64/reset_cntr_reg[4]}]
set_property BEL CARRY4 [get_cells {uart64/reset_cntr_reg[4]_i_1}]
set_property BEL BFF [get_cells {uart64/reset_cntr_reg[5]}]
set_property BEL CFF [get_cells {uart64/reset_cntr_reg[6]}]
set_property BEL DFF [get_cells {uart64/reset_cntr_reg[7]}]
set_property BEL AFF [get_cells {uart64/reset_cntr_reg[8]}]
set_property BEL CARRY4 [get_cells {uart64/reset_cntr_reg[8]_i_1}]
set_property BEL BFF [get_cells {uart64/reset_cntr_reg[9]}]
set_property BEL B6LUT [get_cells {uart64/sendStr[0][7]_i_1}]
set_property BEL AFF [get_cells {uart64/sendStr_reg[0][0]}]
set_property BEL AFF [get_cells {uart64/sendStr_reg[0][1]}]
set_property BEL AFF [get_cells {uart64/sendStr_reg[0][2]}]
set_property BEL BFF [get_cells {uart64/sendStr_reg[0][3]}]
set_property BEL BFF [get_cells {uart64/sendStr_reg[0][4]}]
set_property BEL CFF [get_cells {uart64/sendStr_reg[0][5]}]
set_property BEL AFF [get_cells {uart64/sendStr_reg[0][6]}]
set_property BEL BFF [get_cells {uart64/sendStr_reg[0][7]}]
set_property BEL CFF [get_cells {uart64/sendStr_reg[1][0]}]
set_property BEL DFF [get_cells {uart64/sendStr_reg[1][1]}]
set_property BEL A5FF [get_cells {uart64/sendStr_reg[1][2]}]
set_property BEL B5FF [get_cells {uart64/sendStr_reg[1][3]}]
set_property BEL DFF [get_cells {uart64/sendStr_reg[1][4]}]
set_property BEL A5FF [get_cells {uart64/sendStr_reg[1][5]}]
set_property BEL CFF [get_cells {uart64/sendStr_reg[1][6]}]
set_property BEL DFF [get_cells {uart64/sendStr_reg[1][7]}]
set_property BEL AFF [get_cells {uart64/sendStr_reg[2][0]}]
set_property BEL AFF [get_cells {uart64/sendStr_reg[2][1]}]
set_property BEL AFF [get_cells {uart64/sendStr_reg[2][2]}]
set_property BEL BFF [get_cells {uart64/sendStr_reg[2][3]}]
set_property BEL AFF [get_cells {uart64/sendStr_reg[2][4]}]
set_property BEL BFF [get_cells {uart64/sendStr_reg[2][5]}]
set_property BEL BFF [get_cells {uart64/sendStr_reg[2][6]}]
set_property BEL CFF [get_cells {uart64/sendStr_reg[2][7]}]
set_property BEL AFF [get_cells {uart64/sendStr_reg[3][0]}]
set_property BEL CFF [get_cells {uart64/sendStr_reg[3][1]}]
set_property BEL DFF [get_cells {uart64/sendStr_reg[3][2]}]
set_property BEL BFF [get_cells {uart64/sendStr_reg[3][3]}]
set_property BEL B5FF [get_cells {uart64/sendStr_reg[3][4]}]
set_property BEL AFF [get_cells {uart64/sendStr_reg[3][5]}]
set_property BEL DFF [get_cells {uart64/sendStr_reg[3][6]}]
set_property BEL A5FF [get_cells {uart64/sendStr_reg[3][7]}]
set_property BEL CFF [get_cells {uart64/sendStr_reg[4][0]}]
set_property BEL BFF [get_cells {uart64/sendStr_reg[4][1]}]
set_property BEL CFF [get_cells {uart64/sendStr_reg[4][2]}]
set_property BEL A5FF [get_cells {uart64/sendStr_reg[4][3]}]
set_property BEL C5FF [get_cells {uart64/sendStr_reg[4][4]}]
set_property BEL BFF [get_cells {uart64/sendStr_reg[4][5]}]
set_property BEL CFF [get_cells {uart64/sendStr_reg[4][6]}]
set_property BEL DFF [get_cells {uart64/sendStr_reg[4][7]}]
set_property BEL DFF [get_cells {uart64/sendStr_reg[5][0]}]
set_property BEL DFF [get_cells {uart64/sendStr_reg[5][1]}]
set_property BEL A5FF [get_cells {uart64/sendStr_reg[5][2]}]
set_property BEL B5FF [get_cells {uart64/sendStr_reg[5][3]}]
set_property BEL CFF [get_cells {uart64/sendStr_reg[5][4]}]
set_property BEL DFF [get_cells {uart64/sendStr_reg[5][5]}]
set_property BEL A5FF [get_cells {uart64/sendStr_reg[5][6]}]
set_property BEL B5FF [get_cells {uart64/sendStr_reg[5][7]}]
set_property BEL AFF [get_cells {uart64/sendStr_reg[6][0]}]
set_property BEL BFF [get_cells {uart64/sendStr_reg[6][1]}]
set_property BEL C5FF [get_cells {uart64/sendStr_reg[6][2]}]
set_property BEL C5FF [get_cells {uart64/sendStr_reg[6][3]}]
set_property BEL A5FF [get_cells {uart64/sendStr_reg[6][4]}]
set_property BEL B5FF [get_cells {uart64/sendStr_reg[6][5]}]
set_property BEL C5FF [get_cells {uart64/sendStr_reg[6][6]}]
set_property BEL D5FF [get_cells {uart64/sendStr_reg[6][7]}]
set_property BEL BFF [get_cells {uart64/sendStr_reg[7][0]}]
set_property BEL B5FF [get_cells {uart64/sendStr_reg[7][1]}]
set_property BEL C5FF [get_cells {uart64/sendStr_reg[7][2]}]
set_property BEL D5FF [get_cells {uart64/sendStr_reg[7][3]}]
set_property BEL D5FF [get_cells {uart64/sendStr_reg[7][4]}]
set_property BEL D5FF [get_cells {uart64/sendStr_reg[7][5]}]
set_property BEL A5FF [get_cells {uart64/sendStr_reg[7][6]}]
set_property BEL B5FF [get_cells {uart64/sendStr_reg[7][7]}]
set_property BEL A6LUT [get_cells {uart64/strIndex[0]_i_1}]
set_property BEL A6LUT [get_cells {uart64/strIndex[1]_i_1}]
set_property BEL B6LUT [get_cells {uart64/strIndex[2]_i_1}]
set_property BEL C6LUT [get_cells {uart64/strIndex[3]_i_1}]
set_property BEL AFF [get_cells {uart64/strIndex_reg[0]}]
set_property BEL AFF [get_cells {uart64/strIndex_reg[1]}]
set_property BEL BFF [get_cells {uart64/strIndex_reg[2]}]
set_property BEL CFF [get_cells {uart64/strIndex_reg[3]}]
set_property BEL A6LUT [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_1}]
set_property BEL A6LUT [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_2}]
set_property BEL B6LUT [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_3}]
set_property BEL A6LUT [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_4}]
set_property BEL B6LUT [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_5}]
set_property BEL A6LUT [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_6}]
set_property BEL C6LUT [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_7}]
set_property BEL A6LUT [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_8}]
set_property BEL B6LUT [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_9}]
set_property BEL B6LUT [get_cells {uart64/transmit/FSM_sequential_txState[1]_i_1}]
set_property BEL A6LUT [get_cells {uart64/transmit/FSM_sequential_txState[1]_i_2}]
set_property BEL A6LUT [get_cells {uart64/transmit/FSM_sequential_txState[1]_i_3}]
set_property BEL A6LUT [get_cells {uart64/transmit/FSM_sequential_txState[1]_i_4}]
set_property BEL AFF [get_cells {uart64/transmit/FSM_sequential_txState_reg[0]}]
set_property BEL A5FF [get_cells {uart64/transmit/FSM_sequential_txState_reg[1]}]
set_property BEL C6LUT [get_cells uart64/transmit/READY_INST_0]
set_property BEL A6LUT [get_cells {uart64/transmit/bitIndex[0]_i_2}]
set_property BEL AFF [get_cells {uart64/transmit/bitIndex_reg[0]}]
set_property BEL CARRY4 [get_cells {uart64/transmit/bitIndex_reg[0]_i_1}]
set_property BEL CFF [get_cells {uart64/transmit/bitIndex_reg[10]}]
set_property BEL DFF [get_cells {uart64/transmit/bitIndex_reg[11]}]
set_property BEL AFF [get_cells {uart64/transmit/bitIndex_reg[12]}]
set_property BEL CARRY4 [get_cells {uart64/transmit/bitIndex_reg[12]_i_1}]
set_property BEL BFF [get_cells {uart64/transmit/bitIndex_reg[13]}]
set_property BEL CFF [get_cells {uart64/transmit/bitIndex_reg[14]}]
set_property BEL DFF [get_cells {uart64/transmit/bitIndex_reg[15]}]
set_property BEL AFF [get_cells {uart64/transmit/bitIndex_reg[16]}]
set_property BEL CARRY4 [get_cells {uart64/transmit/bitIndex_reg[16]_i_1}]
set_property BEL BFF [get_cells {uart64/transmit/bitIndex_reg[17]}]
set_property BEL CFF [get_cells {uart64/transmit/bitIndex_reg[18]}]
set_property BEL DFF [get_cells {uart64/transmit/bitIndex_reg[19]}]
set_property BEL BFF [get_cells {uart64/transmit/bitIndex_reg[1]}]
set_property BEL AFF [get_cells {uart64/transmit/bitIndex_reg[20]}]
set_property BEL CARRY4 [get_cells {uart64/transmit/bitIndex_reg[20]_i_1}]
set_property BEL BFF [get_cells {uart64/transmit/bitIndex_reg[21]}]
set_property BEL CFF [get_cells {uart64/transmit/bitIndex_reg[22]}]
set_property BEL DFF [get_cells {uart64/transmit/bitIndex_reg[23]}]
set_property BEL AFF [get_cells {uart64/transmit/bitIndex_reg[24]}]
set_property BEL CARRY4 [get_cells {uart64/transmit/bitIndex_reg[24]_i_1}]
set_property BEL BFF [get_cells {uart64/transmit/bitIndex_reg[25]}]
set_property BEL CFF [get_cells {uart64/transmit/bitIndex_reg[26]}]
set_property BEL DFF [get_cells {uart64/transmit/bitIndex_reg[27]}]
set_property BEL AFF [get_cells {uart64/transmit/bitIndex_reg[28]}]
set_property BEL CARRY4 [get_cells {uart64/transmit/bitIndex_reg[28]_i_1}]
set_property BEL BFF [get_cells {uart64/transmit/bitIndex_reg[29]}]
set_property BEL CFF [get_cells {uart64/transmit/bitIndex_reg[2]}]
set_property BEL CFF [get_cells {uart64/transmit/bitIndex_reg[30]}]
set_property BEL DFF [get_cells {uart64/transmit/bitIndex_reg[3]}]
set_property BEL AFF [get_cells {uart64/transmit/bitIndex_reg[4]}]
set_property BEL CARRY4 [get_cells {uart64/transmit/bitIndex_reg[4]_i_1}]
set_property BEL BFF [get_cells {uart64/transmit/bitIndex_reg[5]}]
set_property BEL CFF [get_cells {uart64/transmit/bitIndex_reg[6]}]
set_property BEL DFF [get_cells {uart64/transmit/bitIndex_reg[7]}]
set_property BEL AFF [get_cells {uart64/transmit/bitIndex_reg[8]}]
set_property BEL CARRY4 [get_cells {uart64/transmit/bitIndex_reg[8]_i_1}]
set_property BEL BFF [get_cells {uart64/transmit/bitIndex_reg[9]}]
set_property BEL C6LUT [get_cells {uart64/transmit/bitTmr[0]_i_1}]
set_property BEL A6LUT [get_cells {uart64/transmit/bitTmr[0]_i_3}]
set_property BEL AFF [get_cells {uart64/transmit/bitTmr_reg[0]}]
set_property BEL CARRY4 [get_cells {uart64/transmit/bitTmr_reg[0]_i_2}]
set_property BEL CFF [get_cells {uart64/transmit/bitTmr_reg[10]}]
set_property BEL DFF [get_cells {uart64/transmit/bitTmr_reg[11]}]
set_property BEL AFF [get_cells {uart64/transmit/bitTmr_reg[12]}]
set_property BEL CARRY4 [get_cells {uart64/transmit/bitTmr_reg[12]_i_1}]
set_property BEL BFF [get_cells {uart64/transmit/bitTmr_reg[13]}]
set_property BEL BFF [get_cells {uart64/transmit/bitTmr_reg[1]}]
set_property BEL CFF [get_cells {uart64/transmit/bitTmr_reg[2]}]
set_property BEL DFF [get_cells {uart64/transmit/bitTmr_reg[3]}]
set_property BEL AFF [get_cells {uart64/transmit/bitTmr_reg[4]}]
set_property BEL CARRY4 [get_cells {uart64/transmit/bitTmr_reg[4]_i_1}]
set_property BEL BFF [get_cells {uart64/transmit/bitTmr_reg[5]}]
set_property BEL CFF [get_cells {uart64/transmit/bitTmr_reg[6]}]
set_property BEL DFF [get_cells {uart64/transmit/bitTmr_reg[7]}]
set_property BEL AFF [get_cells {uart64/transmit/bitTmr_reg[8]}]
set_property BEL CARRY4 [get_cells {uart64/transmit/bitTmr_reg[8]_i_1}]
set_property BEL BFF [get_cells {uart64/transmit/bitTmr_reg[9]}]
set_property BEL D6LUT [get_cells uart64/transmit/txBit_i_1]
set_property BEL A6LUT [get_cells uart64/transmit/txBit_i_2]
set_property BEL D6LUT [get_cells uart64/transmit/txBit_i_3]
set_property BEL C6LUT [get_cells uart64/transmit/txBit_i_4]
set_property BEL AFF [get_cells uart64/transmit/txBit_reg]
set_property BEL AFF [get_cells {uart64/transmit/txData_reg[1]}]
set_property BEL BFF [get_cells {uart64/transmit/txData_reg[2]}]
set_property BEL CFF [get_cells {uart64/transmit/txData_reg[3]}]
set_property BEL DFF [get_cells {uart64/transmit/txData_reg[4]}]
set_property BEL A5FF [get_cells {uart64/transmit/txData_reg[5]}]
set_property BEL B5FF [get_cells {uart64/transmit/txData_reg[6]}]
set_property BEL C5FF [get_cells {uart64/transmit/txData_reg[7]}]
set_property BEL D5FF [get_cells {uart64/transmit/txData_reg[8]}]
set_property BEL B6LUT [get_cells {uart64/uartData[0]_i_2}]
set_property BEL A6LUT [get_cells {uart64/uartData[0]_i_3}]
set_property BEL B6LUT [get_cells {uart64/uartData[1]_i_1}]
set_property BEL C6LUT [get_cells {uart64/uartData[1]_i_2}]
set_property BEL C6LUT [get_cells {uart64/uartData[1]_i_3}]
set_property BEL B6LUT [get_cells {uart64/uartData[2]_i_2}]
set_property BEL A6LUT [get_cells {uart64/uartData[2]_i_3}]
set_property BEL A6LUT [get_cells {uart64/uartData[3]_i_1}]
set_property BEL B6LUT [get_cells {uart64/uartData[3]_i_2}]
set_property BEL D6LUT [get_cells {uart64/uartData[3]_i_3}]
set_property BEL B6LUT [get_cells {uart64/uartData[4]_i_2}]
set_property BEL A6LUT [get_cells {uart64/uartData[4]_i_3}]
set_property BEL D6LUT [get_cells {uart64/uartData[5]_i_2}]
set_property BEL C6LUT [get_cells {uart64/uartData[5]_i_3}]
set_property BEL B6LUT [get_cells {uart64/uartData[6]_i_2}]
set_property BEL A6LUT [get_cells {uart64/uartData[6]_i_3}]
set_property BEL B6LUT [get_cells {uart64/uartData[7]_i_1}]
set_property BEL D6LUT [get_cells {uart64/uartData[7]_i_3}]
set_property BEL D6LUT [get_cells {uart64/uartData[7]_i_4}]
set_property BEL C6LUT [get_cells {uart64/uartData[7]_i_5}]
set_property BEL AFF [get_cells {uart64/uartData_reg[0]}]
set_property BEL F7AMUX [get_cells {uart64/uartData_reg[0]_i_1}]
set_property BEL BFF [get_cells {uart64/uartData_reg[1]}]
set_property BEL AFF [get_cells {uart64/uartData_reg[2]}]
set_property BEL F7AMUX [get_cells {uart64/uartData_reg[2]_i_1}]
set_property BEL AFF [get_cells {uart64/uartData_reg[3]}]
set_property BEL AFF [get_cells {uart64/uartData_reg[4]}]
set_property BEL F7AMUX [get_cells {uart64/uartData_reg[4]_i_1}]
set_property BEL CFF [get_cells {uart64/uartData_reg[5]}]
set_property BEL F7BMUX [get_cells {uart64/uartData_reg[5]_i_1}]
set_property BEL AFF [get_cells {uart64/uartData_reg[6]}]
set_property BEL F7AMUX [get_cells {uart64/uartData_reg[6]_i_1}]
set_property BEL CFF [get_cells {uart64/uartData_reg[7]}]
set_property BEL F7BMUX [get_cells {uart64/uartData_reg[7]_i_2}]
set_property BEL C6LUT [get_cells uart64/uartSend_i_1]
set_property BEL AFF [get_cells uart64/uartSend_reg]
set_property BEL C6LUT [get_cells uart64/uartdone_i_1]
set_property BEL AFF [get_cells uart64/uartdone_reg]
set_property BEL OUTBUF [get_cells txd_OBUF_inst]
set_property BEL D6LUT [get_cells ttmvc_inferred_i_1]
set_property BEL CFF [get_cells {tmvc_reg[2]}]
set_property BEL BFF [get_cells {tmvc_reg[1]}]
set_property BEL AFF [get_cells {tmvc_reg[0]}]
set_property BEL C6LUT [get_cells {tmvc[2]_i_3}]
set_property BEL D6LUT [get_cells {tmvc[2]_i_2}]
set_property BEL A6LUT [get_cells {tmvc[2]_i_1}]
set_property BEL B6LUT [get_cells {tmvc[1]_i_1}]
set_property BEL A6LUT [get_cells {tmvc[0]_i_1}]
set_property BEL D6LUT [get_cells ten_inferred_i_1]
set_property BEL DFF [get_cells {tempw_reg[9]}]
set_property BEL CFF [get_cells {tempw_reg[8]}]
set_property BEL DFF [get_cells {tempw_reg[7]}]
set_property BEL C5FF [get_cells {tempw_reg[6]}]
set_property BEL B5FF [get_cells {tempw_reg[63]}]
set_property BEL A5FF [get_cells {tempw_reg[62]}]
set_property BEL DFF [get_cells {tempw_reg[61]}]
set_property BEL CFF [get_cells {tempw_reg[60]}]
set_property BEL C5FF [get_cells {tempw_reg[5]}]
set_property BEL C5FF [get_cells {tempw_reg[59]}]
set_property BEL B5FF [get_cells {tempw_reg[58]}]
set_property BEL B5FF [get_cells {tempw_reg[57]}]
set_property BEL D5FF [get_cells {tempw_reg[56]}]
set_property BEL C5FF [get_cells {tempw_reg[55]}]
set_property BEL B5FF [get_cells {tempw_reg[54]}]
set_property BEL A5FF [get_cells {tempw_reg[53]}]
set_property BEL A5FF [get_cells {tempw_reg[52]}]
set_property BEL C5FF [get_cells {tempw_reg[51]}]
set_property BEL B5FF [get_cells {tempw_reg[50]}]
set_property BEL BFF [get_cells {tempw_reg[4]}]
set_property BEL A5FF [get_cells {tempw_reg[49]}]
set_property BEL A5FF [get_cells {tempw_reg[48]}]
set_property BEL CFF [get_cells {tempw_reg[47]}]
set_property BEL BFF [get_cells {tempw_reg[46]}]
set_property BEL AFF [get_cells {tempw_reg[14]}]
set_property BEL CFF [get_cells {tempw_reg[13]}]
set_property BEL BFF [get_cells {tempw_reg[12]}]
set_property BEL BFF [get_cells {tempw_reg[11]}]
set_property BEL AFF [get_cells {tempw_reg[10]}]
set_property BEL B5FF [get_cells {tempw_reg[3]}]
set_property BEL B5FF [get_cells {tempw_reg[39]}]
set_property BEL AFF [get_cells {tempw_reg[0]}]
set_property BEL A5FF [get_cells {tempw_reg[37]}]
set_property BEL DFF [get_cells {rtempw_reg[7]}]
set_property BEL CFF [get_cells {rtempw_reg[6]}]
set_property BEL BFF [get_cells {rtempw_reg[5]}]
set_property BEL AFF [get_cells {rtempw_reg[4]}]
set_property BEL CFF [get_cells {rtempw_reg[3]}]
set_property BEL DFF [get_cells {tempw_reg[31]}]
set_property BEL BFF [get_cells {rtempw_reg[2]}]
set_property BEL CFF [get_cells {tempw_reg[2]}]
set_property BEL AFF [get_cells {tempw_reg[29]}]
set_property BEL AFF [get_cells {rtempw_reg[1]}]
set_property BEL DFF [get_cells {tempw_reg[27]}]
set_property BEL CFF [get_cells {tempw_reg[26]}]
set_property BEL BFF [get_cells {tempw_reg[25]}]
set_property BEL BFF [get_cells {tempw_reg[24]}]
set_property BEL AFF [get_cells {tempw_reg[23]}]
set_property BEL DFF [get_cells {tempw_reg[22]}]
set_property BEL CFF [get_cells {tempw_reg[21]}]
set_property BEL BFF [get_cells {tempw_reg[20]}]
set_property BEL AFF [get_cells {tempw_reg[1]}]
set_property BEL AFF [get_cells {tempw_reg[19]}]
set_property BEL CFF [get_cells {tempw_reg[18]}]
set_property BEL AFF [get_cells {tempw_reg[17]}]
set_property BEL BFF [get_cells {tempw_reg[16]}]
set_property BEL AFF [get_cells {tempw_reg[15]}]
set_property BEL A6LUT [get_cells {jr[0]_i_1}]
set_property BEL B6LUT [get_cells {jr[1]_i_1}]
set_property BEL C6LUT [get_cells {jr[2]_i_1}]
set_property BEL D6LUT [get_cells {jr[3]_i_1}]
set_property BEL A6LUT [get_cells {jr[4]_i_1}]
set_property BEL B6LUT [get_cells {jr[5]_i_1}]
set_property BEL C6LUT [get_cells {jr[5]_i_2}]
set_property BEL B6LUT [get_cells {jr[5]_i_3}]
set_property BEL A6LUT [get_cells {jr[5]_i_4}]
set_property BEL C6LUT [get_cells {jr[5]_i_5}]
set_property BEL D6LUT [get_cells {jr[5]_i_6}]
set_property BEL AFF [get_cells {jr_reg[0]}]
set_property BEL BFF [get_cells {jr_reg[1]}]
set_property BEL CFF [get_cells {jr_reg[2]}]
set_property BEL DFF [get_cells {jr_reg[3]}]
set_property BEL AFF [get_cells {jr_reg[4]}]
set_property BEL BFF [get_cells {jr_reg[5]}]
set_property BEL C6LUT [get_cells lfsrclken_inferred_i_1]
set_property BEL BUFGCTRL [get_cells pufbuf]
set_property BEL C6LUT [get_cells pufcou_i_1]
set_property BEL D6LUT [get_cells pufcou_i_2]
set_property BEL A6LUT [get_cells pufcou_i_3]
set_property BEL AFF [get_cells pufcou_reg]
set_property BEL A6LUT [get_cells pufen_inferred_i_1]
set_property BEL AFF [get_cells {rddata_reg[0]}]
set_property BEL AFF [get_cells {rddata_reg[10]}]
set_property BEL AFF [get_cells {rddata_reg[11]}]
set_property BEL AFF [get_cells {rddata_reg[54]}]
set_property BEL BFF [get_cells {rddata_reg[55]}]
set_property BEL CFF [get_cells {rddata_reg[56]}]
set_property BEL CFF [get_cells {rddata_reg[57]}]
set_property BEL CFF [get_cells {rddata_reg[58]}]
set_property BEL AFF [get_cells {rddata_reg[59]}]
set_property BEL BFF [get_cells {rddata_reg[5]}]
set_property BEL DFF [get_cells {rddata_reg[60]}]
set_property BEL AFF [get_cells {rddata_reg[1]}]
set_property BEL DFF [get_cells {rddata_reg[61]}]
set_property BEL AFF [get_cells {rddata_reg[62]}]
set_property BEL BFF [get_cells {rddata_reg[63]}]
set_property BEL CFF [get_cells {rddata_reg[6]}]
set_property BEL DFF [get_cells {rddata_reg[7]}]
set_property BEL DFF [get_cells {rddata_reg[8]}]
set_property BEL A5FF [get_cells {rddata_reg[9]}]
set_property BEL D6LUT [get_cells {rtempw[0]_i_1}]
set_property BEL AFF [get_cells {rddata_reg[28]}]
set_property BEL A6LUT [get_cells {rtempw[1]_i_1}]
set_property BEL B6LUT [get_cells {rtempw[2]_i_1}]
set_property BEL AFF [get_cells {rddata_reg[30]}]
set_property BEL C6LUT [get_cells {rtempw[3]_i_1}]
set_property BEL BFF [get_cells {rddata_reg[32]}]
set_property BEL CFF [get_cells {rddata_reg[33]}]
set_property BEL DFF [get_cells {rddata_reg[34]}]
set_property BEL A5FF [get_cells {rddata_reg[35]}]
set_property BEL BFF [get_cells {rddata_reg[36]}]
set_property BEL A6LUT [get_cells {rtempw[4]_i_1}]
set_property BEL BFF [get_cells {rddata_reg[38]}]
set_property BEL B6LUT [get_cells {rtempw[5]_i_1}]
set_property BEL C6LUT [get_cells {rtempw[6]_i_1}]
set_property BEL BFF [get_cells {rddata_reg[40]}]
set_property BEL B5FF [get_cells {rddata_reg[41]}]
set_property BEL CFF [get_cells {rddata_reg[42]}]
set_property BEL C5FF [get_cells {rddata_reg[43]}]
set_property BEL DFF [get_cells {rddata_reg[44]}]
set_property BEL A5FF [get_cells {rddata_reg[45]}]
set_property BEL D6LUT [get_cells {rtempw[7]_i_1}]
set_property BEL DFF [get_cells {rtempw_reg[0]}]
set_property BEL BFF [get_cells {rddata_reg[48]}]
set_property BEL BFF [get_cells {rddata_reg[49]}]
set_property BEL AFF [get_cells {rddata_reg[4]}]
set_property BEL CFF [get_cells {rddata_reg[50]}]
set_property BEL DFF [get_cells {rddata_reg[51]}]
set_property BEL CFF [get_cells {rddata_reg[52]}]
set_property BEL BFF [get_cells {rddata_reg[53]}]
set_property BEL AFF [get_cells arbpuf/dff3]
set_property BEL AFF [get_cells arbpuf/stacent_reg]
set_property BEL AFF [get_cells arbpuf/stacenb_reg]
set_property LOC SLICE_X45Y5 [get_cells NS_inferred__0_i_1]
set_property LOC SLICE_X45Y1 [get_cells NS_inferred__0_i_2]
set_property LOC SLICE_X52Y3 [get_cells NS_inferred__0_i_3]
set_property LOC SLICE_X45Y2 [get_cells NS_inferred__0_i_4]
set_property LOC SLICE_X45Y5 [get_cells NS_inferred__0_i_5]
set_property LOC SLICE_X44Y2 [get_cells NS_inferred__0_i_6]
set_property LOC SLICE_X44Y1 [get_cells NS_inferred__0_i_7]
set_property LOC SLICE_X44Y1 [get_cells NS_inferred__0_i_8]
set_property LOC SLICE_X44Y2 [get_cells {PS[0]_i_1}]
set_property LOC SLICE_X44Y2 [get_cells {PS[0]_i_2}]
set_property LOC SLICE_X44Y2 [get_cells {PS[0]_i_3}]
set_property LOC SLICE_X44Y3 [get_cells {PS[0]_i_4}]
set_property LOC SLICE_X52Y3 [get_cells {PS[1]_i_1}]
set_property LOC SLICE_X45Y1 [get_cells {PS[2]_i_1}]
set_property LOC SLICE_X44Y3 [get_cells {PS[2]_i_2}]
set_property LOC SLICE_X44Y4 [get_cells {PS[3]_i_1}]
set_property LOC SLICE_X45Y4 [get_cells {PS[3]_i_2}]
set_property LOC SLICE_X45Y5 [get_cells {PS[3]_i_3}]
set_property LOC SLICE_X44Y7 [get_cells {PS[3]_i_4}]
set_property LOC SLICE_X44Y2 [get_cells {PS_reg[0]}]
set_property LOC SLICE_X52Y3 [get_cells {PS_reg[1]}]
set_property LOC SLICE_X45Y1 [get_cells {PS_reg[2]}]
set_property LOC SLICE_X44Y4 [get_cells {PS_reg[3]}]
set_property LOC SLICE_X44Y4 [get_cells arbpuf_i_1]
set_property LOC SLICE_X44Y6 [get_cells {chalin[15]_i_1}]
set_property LOC SLICE_X45Y4 [get_cells {chalin_reg[0]}]
set_property LOC SLICE_X44Y12 [get_cells {chalin_reg[10]}]
set_property LOC SLICE_X44Y12 [get_cells {chalin_reg[11]}]
set_property LOC SLICE_X44Y12 [get_cells {chalin_reg[12]}]
set_property LOC SLICE_X44Y12 [get_cells {chalin_reg[13]}]
set_property LOC SLICE_X44Y12 [get_cells {chalin_reg[14]}]
set_property LOC SLICE_X44Y12 [get_cells {chalin_reg[15]}]
set_property LOC SLICE_X45Y4 [get_cells {chalin_reg[1]}]
set_property LOC SLICE_X45Y4 [get_cells {chalin_reg[2]}]
set_property LOC SLICE_X45Y4 [get_cells {chalin_reg[3]}]
set_property LOC SLICE_X44Y7 [get_cells {chalin_reg[4]}]
set_property LOC SLICE_X44Y7 [get_cells {chalin_reg[5]}]
set_property LOC SLICE_X45Y5 [get_cells {chalin_reg[6]}]
set_property LOC SLICE_X44Y7 [get_cells {chalin_reg[7]}]
set_property LOC SLICE_X44Y7 [get_cells {chalin_reg[8]}]
set_property LOC SLICE_X44Y12 [get_cells {chalin_reg[9]}]
set_property LOC SLICE_X44Y10 [get_cells {chalw[0]_i_1}]
set_property LOC SLICE_X44Y10 [get_cells {chalw[15]_i_1}]
set_property LOC SLICE_X44Y10 [get_cells {chalw[15]_i_2}]
set_property LOC SLICE_X44Y10 [get_cells {chalw_reg[0]}]
set_property LOC SLICE_X45Y9 [get_cells {chalw_reg[10]}]
set_property LOC SLICE_X45Y9 [get_cells {chalw_reg[11]}]
set_property LOC SLICE_X45Y9 [get_cells {chalw_reg[12]}]
set_property LOC SLICE_X45Y9 [get_cells {chalw_reg[12]_i_1}]
set_property LOC SLICE_X45Y10 [get_cells {chalw_reg[13]}]
set_property LOC SLICE_X45Y10 [get_cells {chalw_reg[14]}]
set_property LOC SLICE_X45Y10 [get_cells {chalw_reg[15]}]
set_property LOC SLICE_X45Y10 [get_cells {chalw_reg[15]_i_3}]
set_property LOC SLICE_X45Y7 [get_cells {chalw_reg[1]}]
set_property LOC SLICE_X45Y7 [get_cells {chalw_reg[2]}]
set_property LOC SLICE_X45Y7 [get_cells {chalw_reg[3]}]
set_property LOC SLICE_X45Y7 [get_cells {chalw_reg[4]}]
set_property LOC SLICE_X45Y7 [get_cells {chalw_reg[4]_i_1}]
set_property LOC SLICE_X45Y8 [get_cells {chalw_reg[5]}]
set_property LOC SLICE_X45Y8 [get_cells {chalw_reg[6]}]
set_property LOC SLICE_X45Y8 [get_cells {chalw_reg[7]}]
set_property LOC SLICE_X45Y8 [get_cells {chalw_reg[8]}]
set_property LOC SLICE_X45Y8 [get_cells {chalw_reg[8]_i_1}]
set_property LOC SLICE_X45Y9 [get_cells {chalw_reg[9]}]
set_property LOC BUFGCTRL_X0Y18 [get_cells clkbuffer]
set_property LOC BUFGCTRL_X0Y17 [get_cells uartbuf]
set_property LOC SLICE_X52Y4 [get_cells uart64_i_1]
set_property LOC SLICE_X53Y4 [get_cells {uart64/FSM_sequential_uartState[0]_i_1}]
set_property LOC SLICE_X56Y3 [get_cells {uart64/FSM_sequential_uartState[0]_i_2}]
set_property LOC SLICE_X56Y3 [get_cells {uart64/FSM_sequential_uartState[0]_i_3}]
set_property LOC SLICE_X56Y4 [get_cells {uart64/FSM_sequential_uartState[0]_i_4}]
set_property LOC SLICE_X56Y5 [get_cells {uart64/FSM_sequential_uartState[0]_i_5}]
set_property LOC SLICE_X56Y2 [get_cells {uart64/FSM_sequential_uartState[0]_i_6}]
set_property LOC SLICE_X52Y4 [get_cells {uart64/FSM_sequential_uartState[1]_i_1}]
set_property LOC SLICE_X52Y4 [get_cells {uart64/FSM_sequential_uartState[2]_i_1}]
set_property LOC SLICE_X52Y4 [get_cells {uart64/FSM_sequential_uartState[2]_i_2}]
set_property LOC SLICE_X52Y5 [get_cells {uart64/FSM_sequential_uartState[2]_i_3}]
set_property LOC SLICE_X53Y4 [get_cells {uart64/FSM_sequential_uartState_reg[0]}]
set_property LOC SLICE_X52Y4 [get_cells {uart64/FSM_sequential_uartState_reg[1]}]
set_property LOC SLICE_X52Y4 [get_cells {uart64/FSM_sequential_uartState_reg[2]}]
set_property LOC SLICE_X54Y4 [get_cells {uart64/reset_cntr[0]_i_1}]
set_property LOC SLICE_X57Y2 [get_cells {uart64/reset_cntr[0]_i_3}]
set_property LOC SLICE_X57Y2 [get_cells {uart64/reset_cntr_reg[0]}]
set_property LOC SLICE_X57Y2 [get_cells {uart64/reset_cntr_reg[0]_i_2}]
set_property LOC SLICE_X57Y4 [get_cells {uart64/reset_cntr_reg[10]}]
set_property LOC SLICE_X57Y4 [get_cells {uart64/reset_cntr_reg[11]}]
set_property LOC SLICE_X57Y5 [get_cells {uart64/reset_cntr_reg[12]}]
set_property LOC SLICE_X57Y5 [get_cells {uart64/reset_cntr_reg[12]_i_1}]
set_property LOC SLICE_X57Y5 [get_cells {uart64/reset_cntr_reg[13]}]
set_property LOC SLICE_X57Y5 [get_cells {uart64/reset_cntr_reg[14]}]
set_property LOC SLICE_X57Y5 [get_cells {uart64/reset_cntr_reg[15]}]
set_property LOC SLICE_X57Y6 [get_cells {uart64/reset_cntr_reg[16]}]
set_property LOC SLICE_X57Y6 [get_cells {uart64/reset_cntr_reg[16]_i_1}]
set_property LOC SLICE_X57Y6 [get_cells {uart64/reset_cntr_reg[17]}]
set_property LOC SLICE_X57Y2 [get_cells {uart64/reset_cntr_reg[1]}]
set_property LOC SLICE_X57Y2 [get_cells {uart64/reset_cntr_reg[2]}]
set_property LOC SLICE_X57Y2 [get_cells {uart64/reset_cntr_reg[3]}]
set_property LOC SLICE_X57Y3 [get_cells {uart64/reset_cntr_reg[4]}]
set_property LOC SLICE_X57Y3 [get_cells {uart64/reset_cntr_reg[4]_i_1}]
set_property LOC SLICE_X57Y3 [get_cells {uart64/reset_cntr_reg[5]}]
set_property LOC SLICE_X57Y3 [get_cells {uart64/reset_cntr_reg[6]}]
set_property LOC SLICE_X57Y3 [get_cells {uart64/reset_cntr_reg[7]}]
set_property LOC SLICE_X57Y4 [get_cells {uart64/reset_cntr_reg[8]}]
set_property LOC SLICE_X57Y4 [get_cells {uart64/reset_cntr_reg[8]_i_1}]
set_property LOC SLICE_X57Y4 [get_cells {uart64/reset_cntr_reg[9]}]
set_property LOC SLICE_X53Y4 [get_cells {uart64/sendStr[0][7]_i_1}]
set_property LOC SLICE_X52Y9 [get_cells {uart64/sendStr_reg[0][0]}]
set_property LOC SLICE_X53Y6 [get_cells {uart64/sendStr_reg[0][1]}]
set_property LOC SLICE_X52Y8 [get_cells {uart64/sendStr_reg[0][2]}]
set_property LOC SLICE_X53Y6 [get_cells {uart64/sendStr_reg[0][3]}]
set_property LOC SLICE_X52Y9 [get_cells {uart64/sendStr_reg[0][4]}]
set_property LOC SLICE_X52Y9 [get_cells {uart64/sendStr_reg[0][5]}]
set_property LOC SLICE_X44Y8 [get_cells {uart64/sendStr_reg[0][6]}]
set_property LOC SLICE_X44Y8 [get_cells {uart64/sendStr_reg[0][7]}]
set_property LOC SLICE_X53Y6 [get_cells {uart64/sendStr_reg[1][0]}]
set_property LOC SLICE_X53Y6 [get_cells {uart64/sendStr_reg[1][1]}]
set_property LOC SLICE_X53Y6 [get_cells {uart64/sendStr_reg[1][2]}]
set_property LOC SLICE_X53Y6 [get_cells {uart64/sendStr_reg[1][3]}]
set_property LOC SLICE_X52Y9 [get_cells {uart64/sendStr_reg[1][4]}]
set_property LOC SLICE_X52Y9 [get_cells {uart64/sendStr_reg[1][5]}]
set_property LOC SLICE_X44Y8 [get_cells {uart64/sendStr_reg[1][6]}]
set_property LOC SLICE_X44Y8 [get_cells {uart64/sendStr_reg[1][7]}]
set_property LOC SLICE_X54Y4 [get_cells {uart64/sendStr_reg[2][0]}]
set_property LOC SLICE_X55Y5 [get_cells {uart64/sendStr_reg[2][1]}]
set_property LOC SLICE_X54Y6 [get_cells {uart64/sendStr_reg[2][2]}]
set_property LOC SLICE_X55Y5 [get_cells {uart64/sendStr_reg[2][3]}]
set_property LOC SLICE_X54Y8 [get_cells {uart64/sendStr_reg[2][4]}]
set_property LOC SLICE_X54Y8 [get_cells {uart64/sendStr_reg[2][5]}]
set_property LOC SLICE_X52Y8 [get_cells {uart64/sendStr_reg[2][6]}]
set_property LOC SLICE_X54Y8 [get_cells {uart64/sendStr_reg[2][7]}]
set_property LOC SLICE_X56Y4 [get_cells {uart64/sendStr_reg[3][0]}]
set_property LOC SLICE_X55Y5 [get_cells {uart64/sendStr_reg[3][1]}]
set_property LOC SLICE_X55Y5 [get_cells {uart64/sendStr_reg[3][2]}]
set_property LOC SLICE_X56Y4 [get_cells {uart64/sendStr_reg[3][3]}]
set_property LOC SLICE_X52Y9 [get_cells {uart64/sendStr_reg[3][4]}]
set_property LOC SLICE_X54Y9 [get_cells {uart64/sendStr_reg[3][5]}]
set_property LOC SLICE_X54Y8 [get_cells {uart64/sendStr_reg[3][6]}]
set_property LOC SLICE_X54Y8 [get_cells {uart64/sendStr_reg[3][7]}]
set_property LOC SLICE_X56Y4 [get_cells {uart64/sendStr_reg[4][0]}]
set_property LOC SLICE_X54Y6 [get_cells {uart64/sendStr_reg[4][1]}]
set_property LOC SLICE_X54Y6 [get_cells {uart64/sendStr_reg[4][2]}]
set_property LOC SLICE_X55Y5 [get_cells {uart64/sendStr_reg[4][3]}]
set_property LOC SLICE_X52Y9 [get_cells {uart64/sendStr_reg[4][4]}]
set_property LOC SLICE_X54Y9 [get_cells {uart64/sendStr_reg[4][5]}]
set_property LOC SLICE_X52Y8 [get_cells {uart64/sendStr_reg[4][6]}]
set_property LOC SLICE_X52Y8 [get_cells {uart64/sendStr_reg[4][7]}]
set_property LOC SLICE_X56Y4 [get_cells {uart64/sendStr_reg[5][0]}]
set_property LOC SLICE_X54Y6 [get_cells {uart64/sendStr_reg[5][1]}]
set_property LOC SLICE_X54Y6 [get_cells {uart64/sendStr_reg[5][2]}]
set_property LOC SLICE_X55Y5 [get_cells {uart64/sendStr_reg[5][3]}]
set_property LOC SLICE_X54Y9 [get_cells {uart64/sendStr_reg[5][4]}]
set_property LOC SLICE_X54Y9 [get_cells {uart64/sendStr_reg[5][5]}]
set_property LOC SLICE_X52Y8 [get_cells {uart64/sendStr_reg[5][6]}]
set_property LOC SLICE_X52Y8 [get_cells {uart64/sendStr_reg[5][7]}]
set_property LOC SLICE_X52Y5 [get_cells {uart64/sendStr_reg[6][0]}]
set_property LOC SLICE_X52Y5 [get_cells {uart64/sendStr_reg[6][1]}]
set_property LOC SLICE_X53Y6 [get_cells {uart64/sendStr_reg[6][2]}]
set_property LOC SLICE_X55Y5 [get_cells {uart64/sendStr_reg[6][3]}]
set_property LOC SLICE_X54Y9 [get_cells {uart64/sendStr_reg[6][4]}]
set_property LOC SLICE_X54Y9 [get_cells {uart64/sendStr_reg[6][5]}]
set_property LOC SLICE_X52Y8 [get_cells {uart64/sendStr_reg[6][6]}]
set_property LOC SLICE_X52Y8 [get_cells {uart64/sendStr_reg[6][7]}]
set_property LOC SLICE_X54Y4 [get_cells {uart64/sendStr_reg[7][0]}]
set_property LOC SLICE_X54Y6 [get_cells {uart64/sendStr_reg[7][1]}]
set_property LOC SLICE_X54Y6 [get_cells {uart64/sendStr_reg[7][2]}]
set_property LOC SLICE_X55Y5 [get_cells {uart64/sendStr_reg[7][3]}]
set_property LOC SLICE_X52Y9 [get_cells {uart64/sendStr_reg[7][4]}]
set_property LOC SLICE_X53Y6 [get_cells {uart64/sendStr_reg[7][5]}]
set_property LOC SLICE_X44Y8 [get_cells {uart64/sendStr_reg[7][6]}]
set_property LOC SLICE_X44Y8 [get_cells {uart64/sendStr_reg[7][7]}]
set_property LOC SLICE_X55Y7 [get_cells {uart64/strIndex[0]_i_1}]
set_property LOC SLICE_X53Y5 [get_cells {uart64/strIndex[1]_i_1}]
set_property LOC SLICE_X53Y5 [get_cells {uart64/strIndex[2]_i_1}]
set_property LOC SLICE_X53Y5 [get_cells {uart64/strIndex[3]_i_1}]
set_property LOC SLICE_X55Y7 [get_cells {uart64/strIndex_reg[0]}]
set_property LOC SLICE_X53Y5 [get_cells {uart64/strIndex_reg[1]}]
set_property LOC SLICE_X53Y5 [get_cells {uart64/strIndex_reg[2]}]
set_property LOC SLICE_X53Y5 [get_cells {uart64/strIndex_reg[3]}]
set_property LOC SLICE_X57Y7 [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_1}]
set_property LOC SLICE_X57Y10 [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_2}]
set_property LOC SLICE_X57Y7 [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_3}]
set_property LOC SLICE_X57Y11 [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_4}]
set_property LOC SLICE_X57Y10 [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_5}]
set_property LOC SLICE_X57Y12 [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_6}]
set_property LOC SLICE_X57Y7 [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_7}]
set_property LOC SLICE_X57Y8 [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_8}]
set_property LOC SLICE_X57Y9 [get_cells {uart64/transmit/FSM_sequential_txState[0]_i_9}]
set_property LOC SLICE_X57Y8 [get_cells {uart64/transmit/FSM_sequential_txState[1]_i_1}]
set_property LOC SLICE_X54Y9 [get_cells {uart64/transmit/FSM_sequential_txState[1]_i_2}]
set_property LOC SLICE_X54Y10 [get_cells {uart64/transmit/FSM_sequential_txState[1]_i_3}]
set_property LOC SLICE_X54Y11 [get_cells {uart64/transmit/FSM_sequential_txState[1]_i_4}]
set_property LOC SLICE_X57Y7 [get_cells {uart64/transmit/FSM_sequential_txState_reg[0]}]
set_property LOC SLICE_X57Y7 [get_cells {uart64/transmit/FSM_sequential_txState_reg[1]}]
set_property LOC SLICE_X57Y10 [get_cells uart64/transmit/READY_INST_0]
set_property LOC SLICE_X56Y6 [get_cells {uart64/transmit/bitIndex[0]_i_2}]
set_property LOC SLICE_X56Y6 [get_cells {uart64/transmit/bitIndex_reg[0]}]
set_property LOC SLICE_X56Y6 [get_cells {uart64/transmit/bitIndex_reg[0]_i_1}]
set_property LOC SLICE_X56Y8 [get_cells {uart64/transmit/bitIndex_reg[10]}]
set_property LOC SLICE_X56Y8 [get_cells {uart64/transmit/bitIndex_reg[11]}]
set_property LOC SLICE_X56Y9 [get_cells {uart64/transmit/bitIndex_reg[12]}]
set_property LOC SLICE_X56Y9 [get_cells {uart64/transmit/bitIndex_reg[12]_i_1}]
set_property LOC SLICE_X56Y9 [get_cells {uart64/transmit/bitIndex_reg[13]}]
set_property LOC SLICE_X56Y9 [get_cells {uart64/transmit/bitIndex_reg[14]}]
set_property LOC SLICE_X56Y9 [get_cells {uart64/transmit/bitIndex_reg[15]}]
set_property LOC SLICE_X56Y10 [get_cells {uart64/transmit/bitIndex_reg[16]}]
set_property LOC SLICE_X56Y10 [get_cells {uart64/transmit/bitIndex_reg[16]_i_1}]
set_property LOC SLICE_X56Y10 [get_cells {uart64/transmit/bitIndex_reg[17]}]
set_property LOC SLICE_X56Y10 [get_cells {uart64/transmit/bitIndex_reg[18]}]
set_property LOC SLICE_X56Y10 [get_cells {uart64/transmit/bitIndex_reg[19]}]
set_property LOC SLICE_X56Y6 [get_cells {uart64/transmit/bitIndex_reg[1]}]
set_property LOC SLICE_X56Y11 [get_cells {uart64/transmit/bitIndex_reg[20]}]
set_property LOC SLICE_X56Y11 [get_cells {uart64/transmit/bitIndex_reg[20]_i_1}]
set_property LOC SLICE_X56Y11 [get_cells {uart64/transmit/bitIndex_reg[21]}]
set_property LOC SLICE_X56Y11 [get_cells {uart64/transmit/bitIndex_reg[22]}]
set_property LOC SLICE_X56Y11 [get_cells {uart64/transmit/bitIndex_reg[23]}]
set_property LOC SLICE_X56Y12 [get_cells {uart64/transmit/bitIndex_reg[24]}]
set_property LOC SLICE_X56Y12 [get_cells {uart64/transmit/bitIndex_reg[24]_i_1}]
set_property LOC SLICE_X56Y12 [get_cells {uart64/transmit/bitIndex_reg[25]}]
set_property LOC SLICE_X56Y12 [get_cells {uart64/transmit/bitIndex_reg[26]}]
set_property LOC SLICE_X56Y12 [get_cells {uart64/transmit/bitIndex_reg[27]}]
set_property LOC SLICE_X56Y13 [get_cells {uart64/transmit/bitIndex_reg[28]}]
set_property LOC SLICE_X56Y13 [get_cells {uart64/transmit/bitIndex_reg[28]_i_1}]
set_property LOC SLICE_X56Y13 [get_cells {uart64/transmit/bitIndex_reg[29]}]
set_property LOC SLICE_X56Y6 [get_cells {uart64/transmit/bitIndex_reg[2]}]
set_property LOC SLICE_X56Y13 [get_cells {uart64/transmit/bitIndex_reg[30]}]
set_property LOC SLICE_X56Y6 [get_cells {uart64/transmit/bitIndex_reg[3]}]
set_property LOC SLICE_X56Y7 [get_cells {uart64/transmit/bitIndex_reg[4]}]
set_property LOC SLICE_X56Y7 [get_cells {uart64/transmit/bitIndex_reg[4]_i_1}]
set_property LOC SLICE_X56Y7 [get_cells {uart64/transmit/bitIndex_reg[5]}]
set_property LOC SLICE_X56Y7 [get_cells {uart64/transmit/bitIndex_reg[6]}]
set_property LOC SLICE_X56Y7 [get_cells {uart64/transmit/bitIndex_reg[7]}]
set_property LOC SLICE_X56Y8 [get_cells {uart64/transmit/bitIndex_reg[8]}]
set_property LOC SLICE_X56Y8 [get_cells {uart64/transmit/bitIndex_reg[8]_i_1}]
set_property LOC SLICE_X56Y8 [get_cells {uart64/transmit/bitIndex_reg[9]}]
set_property LOC SLICE_X57Y8 [get_cells {uart64/transmit/bitTmr[0]_i_1}]
set_property LOC SLICE_X55Y9 [get_cells {uart64/transmit/bitTmr[0]_i_3}]
set_property LOC SLICE_X55Y9 [get_cells {uart64/transmit/bitTmr_reg[0]}]
set_property LOC SLICE_X55Y9 [get_cells {uart64/transmit/bitTmr_reg[0]_i_2}]
set_property LOC SLICE_X55Y11 [get_cells {uart64/transmit/bitTmr_reg[10]}]
set_property LOC SLICE_X55Y11 [get_cells {uart64/transmit/bitTmr_reg[11]}]
set_property LOC SLICE_X55Y12 [get_cells {uart64/transmit/bitTmr_reg[12]}]
set_property LOC SLICE_X55Y12 [get_cells {uart64/transmit/bitTmr_reg[12]_i_1}]
set_property LOC SLICE_X55Y12 [get_cells {uart64/transmit/bitTmr_reg[13]}]
set_property LOC SLICE_X55Y9 [get_cells {uart64/transmit/bitTmr_reg[1]}]
set_property LOC SLICE_X55Y9 [get_cells {uart64/transmit/bitTmr_reg[2]}]
set_property LOC SLICE_X55Y9 [get_cells {uart64/transmit/bitTmr_reg[3]}]
set_property LOC SLICE_X55Y10 [get_cells {uart64/transmit/bitTmr_reg[4]}]
set_property LOC SLICE_X55Y10 [get_cells {uart64/transmit/bitTmr_reg[4]_i_1}]
set_property LOC SLICE_X55Y10 [get_cells {uart64/transmit/bitTmr_reg[5]}]
set_property LOC SLICE_X55Y10 [get_cells {uart64/transmit/bitTmr_reg[6]}]
set_property LOC SLICE_X55Y10 [get_cells {uart64/transmit/bitTmr_reg[7]}]
set_property LOC SLICE_X55Y11 [get_cells {uart64/transmit/bitTmr_reg[8]}]
set_property LOC SLICE_X55Y11 [get_cells {uart64/transmit/bitTmr_reg[8]_i_1}]
set_property LOC SLICE_X55Y11 [get_cells {uart64/transmit/bitTmr_reg[9]}]
set_property LOC SLICE_X57Y10 [get_cells uart64/transmit/txBit_i_1]
set_property LOC SLICE_X57Y9 [get_cells uart64/transmit/txBit_i_2]
set_property LOC SLICE_X57Y9 [get_cells uart64/transmit/txBit_i_3]
set_property LOC SLICE_X57Y9 [get_cells uart64/transmit/txBit_i_4]
set_property LOC SLICE_X57Y9 [get_cells uart64/transmit/txBit_reg]
set_property LOC SLICE_X57Y8 [get_cells {uart64/transmit/txData_reg[1]}]
set_property LOC SLICE_X57Y8 [get_cells {uart64/transmit/txData_reg[2]}]
set_property LOC SLICE_X57Y8 [get_cells {uart64/transmit/txData_reg[3]}]
set_property LOC SLICE_X57Y8 [get_cells {uart64/transmit/txData_reg[4]}]
set_property LOC SLICE_X57Y8 [get_cells {uart64/transmit/txData_reg[5]}]
set_property LOC SLICE_X57Y8 [get_cells {uart64/transmit/txData_reg[6]}]
set_property LOC SLICE_X57Y8 [get_cells {uart64/transmit/txData_reg[7]}]
set_property LOC SLICE_X57Y8 [get_cells {uart64/transmit/txData_reg[8]}]
set_property LOC SLICE_X55Y4 [get_cells {uart64/uartData[0]_i_2}]
set_property LOC SLICE_X55Y4 [get_cells {uart64/uartData[0]_i_3}]
set_property LOC SLICE_X54Y5 [get_cells {uart64/uartData[1]_i_1}]
set_property LOC SLICE_X54Y5 [get_cells {uart64/uartData[1]_i_2}]
set_property LOC SLICE_X54Y6 [get_cells {uart64/uartData[1]_i_3}]
set_property LOC SLICE_X55Y6 [get_cells {uart64/uartData[2]_i_2}]
set_property LOC SLICE_X55Y6 [get_cells {uart64/uartData[2]_i_3}]
set_property LOC SLICE_X54Y5 [get_cells {uart64/uartData[3]_i_1}]
set_property LOC SLICE_X56Y5 [get_cells {uart64/uartData[3]_i_2}]
set_property LOC SLICE_X54Y5 [get_cells {uart64/uartData[3]_i_3}]
set_property LOC SLICE_X53Y9 [get_cells {uart64/uartData[4]_i_2}]
set_property LOC SLICE_X53Y9 [get_cells {uart64/uartData[4]_i_3}]
set_property LOC SLICE_X53Y9 [get_cells {uart64/uartData[5]_i_2}]
set_property LOC SLICE_X53Y9 [get_cells {uart64/uartData[5]_i_3}]
set_property LOC SLICE_X53Y8 [get_cells {uart64/uartData[6]_i_2}]
set_property LOC SLICE_X53Y8 [get_cells {uart64/uartData[6]_i_3}]
set_property LOC SLICE_X54Y4 [get_cells {uart64/uartData[7]_i_1}]
set_property LOC SLICE_X53Y5 [get_cells {uart64/uartData[7]_i_3}]
set_property LOC SLICE_X53Y8 [get_cells {uart64/uartData[7]_i_4}]
set_property LOC SLICE_X53Y8 [get_cells {uart64/uartData[7]_i_5}]
set_property LOC SLICE_X55Y4 [get_cells {uart64/uartData_reg[0]}]
set_property LOC SLICE_X55Y4 [get_cells {uart64/uartData_reg[0]_i_1}]
set_property LOC SLICE_X54Y5 [get_cells {uart64/uartData_reg[1]}]
set_property LOC SLICE_X55Y6 [get_cells {uart64/uartData_reg[2]}]
set_property LOC SLICE_X55Y6 [get_cells {uart64/uartData_reg[2]_i_1}]
set_property LOC SLICE_X54Y5 [get_cells {uart64/uartData_reg[3]}]
set_property LOC SLICE_X53Y9 [get_cells {uart64/uartData_reg[4]}]
set_property LOC SLICE_X53Y9 [get_cells {uart64/uartData_reg[4]_i_1}]
set_property LOC SLICE_X53Y9 [get_cells {uart64/uartData_reg[5]}]
set_property LOC SLICE_X53Y9 [get_cells {uart64/uartData_reg[5]_i_1}]
set_property LOC SLICE_X53Y8 [get_cells {uart64/uartData_reg[6]}]
set_property LOC SLICE_X53Y8 [get_cells {uart64/uartData_reg[6]_i_1}]
set_property LOC SLICE_X53Y8 [get_cells {uart64/uartData_reg[7]}]
set_property LOC SLICE_X53Y8 [get_cells {uart64/uartData_reg[7]_i_2}]
set_property LOC SLICE_X54Y4 [get_cells uart64/uartSend_i_1]
set_property LOC SLICE_X55Y8 [get_cells uart64/uartSend_reg]
set_property LOC SLICE_X53Y4 [get_cells uart64/uartdone_i_1]
set_property LOC SLICE_X53Y3 [get_cells uart64/uartdone_reg]
set_property LOC SLICE_X45Y5 [get_cells ttmvc_inferred_i_1]
set_property LOC SLICE_X44Y5 [get_cells {tmvc_reg[2]}]
set_property LOC SLICE_X44Y5 [get_cells {tmvc_reg[1]}]
set_property LOC SLICE_X44Y5 [get_cells {tmvc_reg[0]}]
set_property LOC SLICE_X44Y5 [get_cells {tmvc[2]_i_3}]
set_property LOC SLICE_X44Y5 [get_cells {tmvc[2]_i_2}]
set_property LOC SLICE_X52Y9 [get_cells {tmvc[2]_i_1}]
set_property LOC SLICE_X44Y5 [get_cells {tmvc[1]_i_1}]
set_property LOC SLICE_X44Y5 [get_cells {tmvc[0]_i_1}]
set_property LOC SLICE_X44Y10 [get_cells ten_inferred_i_1]
set_property LOC SLICE_X58Y11 [get_cells {tempw_reg[9]}]
set_property LOC SLICE_X58Y11 [get_cells {tempw_reg[8]}]
set_property LOC SLICE_X58Y10 [get_cells {tempw_reg[7]}]
set_property LOC SLICE_X54Y7 [get_cells {tempw_reg[6]}]
set_property LOC SLICE_X44Y11 [get_cells {tempw_reg[63]}]
set_property LOC SLICE_X44Y11 [get_cells {tempw_reg[62]}]
set_property LOC SLICE_X44Y11 [get_cells {tempw_reg[61]}]
set_property LOC SLICE_X44Y11 [get_cells {tempw_reg[60]}]
set_property LOC SLICE_X57Y12 [get_cells {tempw_reg[5]}]
set_property LOC SLICE_X44Y6 [get_cells {tempw_reg[59]}]
set_property LOC SLICE_X45Y11 [get_cells {tempw_reg[58]}]
set_property LOC SLICE_X44Y6 [get_cells {tempw_reg[57]}]
set_property LOC SLICE_X44Y9 [get_cells {tempw_reg[56]}]
set_property LOC SLICE_X44Y9 [get_cells {tempw_reg[55]}]
set_property LOC SLICE_X44Y9 [get_cells {tempw_reg[54]}]
set_property LOC SLICE_X45Y11 [get_cells {tempw_reg[53]}]
set_property LOC SLICE_X44Y9 [get_cells {tempw_reg[52]}]
set_property LOC SLICE_X53Y7 [get_cells {tempw_reg[51]}]
set_property LOC SLICE_X53Y7 [get_cells {tempw_reg[50]}]
set_property LOC SLICE_X58Y11 [get_cells {tempw_reg[4]}]
set_property LOC SLICE_X53Y7 [get_cells {tempw_reg[49]}]
set_property LOC SLICE_X44Y6 [get_cells {tempw_reg[48]}]
set_property LOC SLICE_X58Y10 [get_cells {tempw_reg[47]}]
set_property LOC SLICE_X58Y10 [get_cells {tempw_reg[46]}]
set_property LOC SLICE_X53Y12 [get_cells {tempw_reg[14]}]
set_property LOC SLICE_X59Y10 [get_cells {tempw_reg[13]}]
set_property LOC SLICE_X59Y10 [get_cells {tempw_reg[12]}]
set_property LOC SLICE_X57Y12 [get_cells {tempw_reg[11]}]
set_property LOC SLICE_X57Y12 [get_cells {tempw_reg[10]}]
set_property LOC SLICE_X54Y7 [get_cells {tempw_reg[3]}]
set_property LOC SLICE_X57Y12 [get_cells {tempw_reg[39]}]
set_property LOC SLICE_X59Y10 [get_cells {tempw_reg[0]}]
set_property LOC SLICE_X57Y12 [get_cells {tempw_reg[37]}]
set_property LOC SLICE_X52Y6 [get_cells {rtempw_reg[7]}]
set_property LOC SLICE_X52Y6 [get_cells {rtempw_reg[6]}]
set_property LOC SLICE_X52Y6 [get_cells {rtempw_reg[5]}]
set_property LOC SLICE_X52Y6 [get_cells {rtempw_reg[4]}]
set_property LOC SLICE_X45Y6 [get_cells {rtempw_reg[3]}]
set_property LOC SLICE_X57Y12 [get_cells {tempw_reg[31]}]
set_property LOC SLICE_X45Y6 [get_cells {rtempw_reg[2]}]
set_property LOC SLICE_X57Y12 [get_cells {tempw_reg[2]}]
set_property LOC SLICE_X58Y11 [get_cells {tempw_reg[29]}]
set_property LOC SLICE_X45Y6 [get_cells {rtempw_reg[1]}]
set_property LOC SLICE_X56Y14 [get_cells {tempw_reg[27]}]
set_property LOC SLICE_X56Y14 [get_cells {tempw_reg[26]}]
set_property LOC SLICE_X56Y14 [get_cells {tempw_reg[25]}]
set_property LOC SLICE_X59Y11 [get_cells {tempw_reg[24]}]
set_property LOC SLICE_X59Y11 [get_cells {tempw_reg[23]}]
set_property LOC SLICE_X52Y12 [get_cells {tempw_reg[22]}]
set_property LOC SLICE_X52Y12 [get_cells {tempw_reg[21]}]
set_property LOC SLICE_X52Y12 [get_cells {tempw_reg[20]}]
set_property LOC SLICE_X58Y10 [get_cells {tempw_reg[1]}]
set_property LOC SLICE_X56Y14 [get_cells {tempw_reg[19]}]
set_property LOC SLICE_X57Y14 [get_cells {tempw_reg[18]}]
set_property LOC SLICE_X52Y12 [get_cells {tempw_reg[17]}]
set_property LOC SLICE_X57Y14 [get_cells {tempw_reg[16]}]
set_property LOC SLICE_X57Y14 [get_cells {tempw_reg[15]}]
set_property LOC SLICE_X45Y3 [get_cells {jr[0]_i_1}]
set_property LOC SLICE_X45Y3 [get_cells {jr[1]_i_1}]
set_property LOC SLICE_X45Y3 [get_cells {jr[2]_i_1}]
set_property LOC SLICE_X45Y3 [get_cells {jr[3]_i_1}]
set_property LOC SLICE_X44Y3 [get_cells {jr[4]_i_1}]
set_property LOC SLICE_X45Y4 [get_cells {jr[5]_i_1}]
set_property LOC SLICE_X45Y1 [get_cells {jr[5]_i_2}]
set_property LOC SLICE_X44Y3 [get_cells {jr[5]_i_3}]
set_property LOC SLICE_X44Y11 [get_cells {jr[5]_i_4}]
set_property LOC SLICE_X45Y4 [get_cells {jr[5]_i_5}]
set_property LOC SLICE_X45Y4 [get_cells {jr[5]_i_6}]
set_property LOC SLICE_X45Y3 [get_cells {jr_reg[0]}]
set_property LOC SLICE_X45Y3 [get_cells {jr_reg[1]}]
set_property LOC SLICE_X45Y3 [get_cells {jr_reg[2]}]
set_property LOC SLICE_X45Y3 [get_cells {jr_reg[3]}]
set_property LOC SLICE_X44Y3 [get_cells {jr_reg[4]}]
set_property LOC SLICE_X44Y3 [get_cells {jr_reg[5]}]
set_property LOC SLICE_X52Y3 [get_cells lfsrclken_inferred_i_1]
set_property LOC BUFGCTRL_X0Y16 [get_cells pufbuf]
set_property LOC SLICE_X45Y2 [get_cells pufcou_i_1]
set_property LOC SLICE_X45Y2 [get_cells pufcou_i_2]
set_property LOC SLICE_X45Y2 [get_cells pufcou_i_3]
set_property LOC SLICE_X45Y2 [get_cells pufcou_reg]
set_property LOC SLICE_X44Y1 [get_cells pufen_inferred_i_1]
set_property LOC SLICE_X54Y3 [get_cells {rddata_reg[0]}]
set_property LOC SLICE_X53Y7 [get_cells {rddata_reg[10]}]
set_property LOC SLICE_X56Y5 [get_cells {rddata_reg[11]}]
set_property LOC SLICE_X44Y9 [get_cells {rddata_reg[54]}]
set_property LOC SLICE_X44Y9 [get_cells {rddata_reg[55]}]
set_property LOC SLICE_X44Y9 [get_cells {rddata_reg[56]}]
set_property LOC SLICE_X52Y7 [get_cells {rddata_reg[57]}]
set_property LOC SLICE_X45Y11 [get_cells {rddata_reg[58]}]
set_property LOC SLICE_X44Y6 [get_cells {rddata_reg[59]}]
set_property LOC SLICE_X44Y6 [get_cells {rddata_reg[5]}]
set_property LOC SLICE_X44Y9 [get_cells {rddata_reg[60]}]
set_property LOC SLICE_X54Y7 [get_cells {rddata_reg[1]}]
set_property LOC SLICE_X45Y11 [get_cells {rddata_reg[61]}]
set_property LOC SLICE_X44Y11 [get_cells {rddata_reg[62]}]
set_property LOC SLICE_X44Y11 [get_cells {rddata_reg[63]}]
set_property LOC SLICE_X44Y6 [get_cells {rddata_reg[6]}]
set_property LOC SLICE_X44Y6 [get_cells {rddata_reg[7]}]
set_property LOC SLICE_X52Y7 [get_cells {rddata_reg[8]}]
set_property LOC SLICE_X52Y7 [get_cells {rddata_reg[9]}]
set_property LOC SLICE_X45Y6 [get_cells {rtempw[0]_i_1}]
set_property LOC SLICE_X52Y10 [get_cells {rddata_reg[28]}]
set_property LOC SLICE_X45Y6 [get_cells {rtempw[1]_i_1}]
set_property LOC SLICE_X45Y6 [get_cells {rtempw[2]_i_1}]
set_property LOC SLICE_X52Y7 [get_cells {rddata_reg[30]}]
set_property LOC SLICE_X45Y6 [get_cells {rtempw[3]_i_1}]
set_property LOC SLICE_X56Y5 [get_cells {rddata_reg[32]}]
set_property LOC SLICE_X56Y5 [get_cells {rddata_reg[33]}]
set_property LOC SLICE_X56Y5 [get_cells {rddata_reg[34]}]
set_property LOC SLICE_X56Y5 [get_cells {rddata_reg[35]}]
set_property LOC SLICE_X52Y10 [get_cells {rddata_reg[36]}]
set_property LOC SLICE_X52Y6 [get_cells {rtempw[4]_i_1}]
set_property LOC SLICE_X54Y7 [get_cells {rddata_reg[38]}]
set_property LOC SLICE_X52Y6 [get_cells {rtempw[5]_i_1}]
set_property LOC SLICE_X52Y6 [get_cells {rtempw[6]_i_1}]
set_property LOC SLICE_X54Y3 [get_cells {rddata_reg[40]}]
set_property LOC SLICE_X56Y5 [get_cells {rddata_reg[41]}]
set_property LOC SLICE_X54Y7 [get_cells {rddata_reg[42]}]
set_property LOC SLICE_X56Y5 [get_cells {rddata_reg[43]}]
set_property LOC SLICE_X54Y7 [get_cells {rddata_reg[44]}]
set_property LOC SLICE_X54Y7 [get_cells {rddata_reg[45]}]
set_property LOC SLICE_X52Y6 [get_cells {rtempw[7]_i_1}]
set_property LOC SLICE_X45Y6 [get_cells {rtempw_reg[0]}]
set_property LOC SLICE_X52Y7 [get_cells {rddata_reg[48]}]
set_property LOC SLICE_X53Y7 [get_cells {rddata_reg[49]}]
set_property LOC SLICE_X45Y11 [get_cells {rddata_reg[4]}]
set_property LOC SLICE_X53Y7 [get_cells {rddata_reg[50]}]
set_property LOC SLICE_X53Y7 [get_cells {rddata_reg[51]}]
set_property LOC SLICE_X52Y10 [get_cells {rddata_reg[52]}]
set_property LOC SLICE_X45Y11 [get_cells {rddata_reg[53]}]
set_property LOC SLICE_X45Y12 [get_cells arbpuf/dff3]
set_property LOC SLICE_X52Y0 [get_cells arbpuf/stacent_reg]
set_property LOC SLICE_X44Y0 [get_cells arbpuf/stacenb_reg]

# User Generated physical constraints 

set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[2]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[3]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[4]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[5]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[8]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[9]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[6]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[7]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[1]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NE2BEG0 EE2BEG0 WR1BEG1 CLK0 CLBLL_L_CLK }  } [get_nets arbpuf/fiabot/resp]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[0]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[1]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[3]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[2]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[4]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[5]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[6]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[8]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[7]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[9]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[14]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets arbpuf/trigb]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[14]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[15]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[12]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[13]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[10]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[11]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[6]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[9]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[7]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[8]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[4]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[5]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[2]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[3]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[0]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chalbot[1]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[11]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[10]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[12]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[10]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[11]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[12]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[13]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[14]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets arbpuf/triga]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[14]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[15]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[11]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[13]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[12]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[10]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[9]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[7]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[6]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[8]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[5]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[4]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[1]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[3]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[2]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 WW2BEG0 NL1BEG0 BYP_ALT0 BYP0 CLBLL_L_AX }  } [get_nets arbpuf/fiatop/resp]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiatop/outwl[0]}]
set_property FIXED_ROUTE { { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX0 CLBLL_L_A3 }  } [get_nets {arbpuf/chaltop[0]}]
set_property FIXED_ROUTE { { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3  { IMUX5 CLBLL_L_A6 }  IMUX6 CLBLL_L_A1 }  } [get_nets {arbpuf/fiabot/outwl[13]}]

# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
