{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "system_ADC_To_FIFO_0_0",
    "cell_name": "ADC_To_FIFO_0",
    "component_reference": "xilinx.com:user:ADC_To_FIFO:1.0",
    "ip_revision": "35",
    "gen_directory": "../../../../../../rf27dr_adda_vivado.gen/sources_1/bd/system/ip/system_ADC_To_FIFO_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "system_ADC_To_FIFO_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplusRFSOC" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu27dr" } ],
        "PACKAGE": [ { "value": "ffve1156" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "I" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "35" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../rf27dr_adda_vivado.gen/sources_1/bd/system/ip/system_ADC_To_FIFO_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "data_clk": [ { "direction": "in" } ],
        "i_rstn": [ { "direction": "in" } ],
        "fifo_full": [ { "direction": "in", "driver_value": "0" } ],
        "fifo_din": [ { "direction": "out", "size_left": "255", "size_right": "0" } ],
        "fifo_wr_en": [ { "direction": "out" } ],
        "fifo_wr_clk": [ { "direction": "out" } ],
        "FS_start": [ { "direction": "in" } ],
        "AXI_trans_start": [ { "direction": "out" } ],
        "FS_Number": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "FS_Div": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "mixed_datax_q_channel1": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "mixed_datax_i_channel1": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "mixed_datax_q_channel2": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "mixed_datax_i_channel2": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "mixed_datax_q_channel3": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "mixed_datax_i_channel3": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "mixed_datax_q_channel4": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "mixed_datax_i_channel4": [ { "direction": "in", "size_left": "31", "size_right": "0" } ]
      },
      "interfaces": {
        "i_rstn": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "i_rstn" } ]
          }
        },
        "fifo_wr_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "system_ADC_To_FIFO_0_0_fifo_wr_clk", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "fifo_wr_clk" } ]
          }
        },
        "FIFO_WRITE": {
          "vlnv": "xilinx.com:interface:fifo_write:1.0",
          "abstraction_type": "xilinx.com:interface:fifo_write_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "WR_DATA": [ { "physical_name": "fifo_din" } ],
            "WR_EN": [ { "physical_name": "fifo_wr_en" } ],
            "FULL": [ { "physical_name": "fifo_full" } ]
          }
        },
        "data_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "153600000", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "/clk_wiz_0_clk_out1", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "data_clk" } ]
          }
        }
      }
    }
  }
}