
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Feb 05 17:05:14 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 36710 ; free virtual = 38259
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 36710 ; free virtual = 38259
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 4722.949 ; gain = 4288.000 ; free physical = 27881 ; free virtual = 29455
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Allocator<Node>::malloc' into 'push' (kernel.cpp:296) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'process_top' (kernel.cpp:329) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 4722.949 ; gain = 4288.000 ; free physical = 27880 ; free virtual = 29454
INFO: [XFORM 203-602] Inlining function 'Allocator<Node>::malloc' into 'push' (kernel.cpp:296) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'process_top' (kernel.cpp:329) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:106:7) in function 'MergeSort'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 4786.949 ; gain = 4352.000 ; free physical = 27851 ; free virtual = 29426
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (kernel.cpp:329:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 4786.949 ; gain = 4352.000 ; free physical = 27819 ; free virtual = 29394
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-107] Renaming port name 'process_top/input' to 'process_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'process_top/output' to 'process_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SortedMerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.11 seconds; current allocated memory: 2.104 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 2.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MergeSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 2.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 2.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'printList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 2.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 2.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 2.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SortedMerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SortedMerge'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 2.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MergeSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MergeSort'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 2.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'printList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'printList'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 2.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'list_noOffreeMemory' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'n', 'input_r', 'output_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 2.115 GB.
INFO: [RTMG 210-278] Implementing memory 'SortedMerge_p_stack_a_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SortedMerge_p_stack_location_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'MergeSort_p_stack_fast_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'MergeSort_p_stack_b_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'process_top_list_freeMemory_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_list_space_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_list_space_next_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 4786.949 ; gain = 4352.000 ; free physical = 27430 ; free virtual = 29040
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 17:06:16 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1342.895 ; gain = 2.016 ; free physical = 26755 ; free virtual = 28361
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1343.895 ; gain = 1.000 ; free physical = 26894 ; free virtual = 28475
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Feb  5 17:06:47 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Feb  5 17:06:48 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Feb  5 17:06:48 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1370.168 ; gain = 0.000 ; free physical = 34018 ; free virtual = 35681
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 182002 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.102 ; gain = 78.000 ; free physical = 33842 ; free virtual = 35504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-181502-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-181502-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.852 ; gain = 131.750 ; free physical = 33851 ; free virtual = 35515
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.852 ; gain = 131.750 ; free physical = 33846 ; free virtual = 35510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.852 ; gain = 131.750 ; free physical = 33846 ; free virtual = 35510
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.578 ; gain = 0.000 ; free physical = 33103 ; free virtual = 34791
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.578 ; gain = 0.000 ; free physical = 33102 ; free virtual = 34790
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2524.578 ; gain = 0.000 ; free physical = 33103 ; free virtual = 34792
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 2524.578 ; gain = 1108.477 ; free physical = 33110 ; free virtual = 34799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 2524.578 ; gain = 1108.477 ; free physical = 33109 ; free virtual = 34798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 2524.578 ; gain = 1108.477 ; free physical = 33108 ; free virtual = 34797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 2524.578 ; gain = 1108.477 ; free physical = 33107 ; free virtual = 34797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2524.578 ; gain = 1108.477 ; free physical = 33094 ; free virtual = 34786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:51 . Memory (MB): peak = 2813.078 ; gain = 1396.977 ; free physical = 31347 ; free virtual = 33013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:51 . Memory (MB): peak = 2813.078 ; gain = 1396.977 ; free physical = 31347 ; free virtual = 33013
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:51 . Memory (MB): peak = 2822.094 ; gain = 1405.992 ; free physical = 31347 ; free virtual = 33013
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.094 ; gain = 1405.992 ; free physical = 31336 ; free virtual = 33001
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.094 ; gain = 1405.992 ; free physical = 31336 ; free virtual = 33001
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.094 ; gain = 1405.992 ; free physical = 31336 ; free virtual = 33001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.094 ; gain = 1405.992 ; free physical = 31336 ; free virtual = 33001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.094 ; gain = 1405.992 ; free physical = 31336 ; free virtual = 33001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.094 ; gain = 1405.992 ; free physical = 31335 ; free virtual = 33001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.094 ; gain = 1405.992 ; free physical = 31335 ; free virtual = 33001
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:10 . Memory (MB): peak = 2822.094 ; gain = 429.266 ; free physical = 31361 ; free virtual = 33027
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.102 ; gain = 1405.992 ; free physical = 31372 ; free virtual = 33037
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.203 ; gain = 0.000 ; free physical = 31241 ; free virtual = 32906
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:55 . Memory (MB): peak = 2887.203 ; gain = 1517.035 ; free physical = 31289 ; free virtual = 32955
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.203 ; gain = 0.000 ; free physical = 31289 ; free virtual = 32955
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 17:12:19 2020...
[Wed Feb  5 17:12:20 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:08 ; elapsed = 00:05:33 . Memory (MB): peak = 1610.859 ; gain = 0.000 ; free physical = 32915 ; free virtual = 34579
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2600.582 ; gain = 0.000 ; free physical = 32019 ; free virtual = 33707
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 2600.582 ; gain = 989.723 ; free physical = 32018 ; free virtual = 33706
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 17:13:01 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 2801 |     0 |   1182240 |  0.24 |
|   LUT as Logic             | 2702 |     0 |   1182240 |  0.23 |
|   LUT as Memory            |   99 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   99 |     0 |           |       |
| CLB Registers              | 2852 |     0 |   2364480 |  0.12 |
|   Register as Flip Flop    | 2852 |     0 |   2364480 |  0.12 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   71 |     0 |    147780 |  0.05 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 88    |          Yes |         Set |            - |
| 2764  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 259.5 |     0 |      2160 | 12.01 |
|   RAMB36/FIFO*    |   255 |     0 |      2160 | 11.81 |
|     RAMB36E2 only |   255 |       |           |       |
|   RAMB18          |     9 |     0 |      4320 |  0.21 |
|     RAMB18E2 only |     9 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2764 |            Register |
| LUT3     | 1053 |                 CLB |
| LUT5     |  652 |                 CLB |
| LUT6     |  618 |                 CLB |
| LUT4     |  584 |                 CLB |
| LUT2     |  331 |                 CLB |
| RAMB36E2 |  255 |           Block Ram |
| LUT1     |  130 |                 CLB |
| SRL16E   |   99 |                 CLB |
| FDSE     |   88 |            Register |
| CARRY8   |   71 |                 CLB |
| RAMB18E2 |    9 |           Block Ram |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:09 ; elapsed = 00:01:42 . Memory (MB): peak = 4141.953 ; gain = 1541.371 ; free physical = 28153 ; free virtual = 29817
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 17:14:43 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.670        0.000                      0                15725        0.071        0.000                      0                15725        1.155        0.000                       0                  3249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.670        0.000                      0                15725        0.071        0.000                      0                15725        1.155        0.000                       0                  3249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/slow_4_reg_338_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 2.088ns (79.756%)  route 0.530ns (20.244%))
  Logic Levels:           8  (LUT5=1 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3248, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      0.955     0.955 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_9/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     0.991    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_9_n_36
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.140 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_10/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     1.176    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_10_n_36
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.325 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_11/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     1.361    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_11_n_36
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.510 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_12/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     1.546    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_12_n_36
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.695 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_13/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     1.731    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_13_n_36
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.149     1.880 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_14/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     1.916    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_14_n_36
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.149     2.065 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     2.101    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15_n_36
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.093     2.194 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DOUTADOUT[1]
                         net (fo=2, unplaced)         0.229     2.423    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16_n_100
                         LUT5 (Prop_LUT5_I0_O)        0.146     2.569 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/slow_4_reg_338[1]_i_1/O
                         net (fo=1, unplaced)         0.049     2.618    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U_n_64
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/slow_4_reg_338_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3248, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/slow_4_reg_338_reg[1]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         FDRE (Setup_FDRE_C_D)        0.023     3.288    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/slow_4_reg_338_reg[1]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -2.618    
  -------------------------------------------------------------------
                         slack                                  0.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_printList_fu_211/p_01_rec_reg_98_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_printList_fu_211/p_rec_reg_170_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3248, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_printList_fu_211/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_printList_fu_211/p_01_rec_reg_98_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_printList_fu_211/p_01_rec_reg_98_reg[29]/Q
                         net (fo=2, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_printList_fu_211/p_01_rec_reg_98_reg_n_2_[29]
                         CARRY8 (Prop_CARRY8_S[4]_O[4])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_printList_fu_211/p_rec_fu_141_p2_carry__2/O[4]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_printList_fu_211/p_rec_fu_141_p2[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_printList_fu_211/p_rec_reg_170_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3248, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_printList_fu_211/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_printList_fu_211/p_rec_reg_170_reg[29]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_printList_fu_211/p_rec_reg_170_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_a_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_24/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_a_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_24/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_a_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_24/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4141.953 ; gain = 0.000 ; free physical = 28154 ; free virtual = 29817
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4173.969 ; gain = 0.000 ; free physical = 28134 ; free virtual = 29807
[Wed Feb  5 17:14:47 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/runme.log
[Wed Feb  5 17:14:47 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1372.145 ; gain = 0.000 ; free physical = 27407 ; free virtual = 29074
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2609.980 ; gain = 0.000 ; free physical = 24334 ; free virtual = 26000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 2609.980 ; gain = 1237.836 ; free physical = 24331 ; free virtual = 25998
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2774.695 ; gain = 92.031 ; free physical = 23795 ; free virtual = 25461

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: a56c1926

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2774.695 ; gain = 0.000 ; free physical = 23780 ; free virtual = 25446

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1116 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e2c703a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.691 ; gain = 24.012 ; free physical = 23900 ; free virtual = 25567
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 5d63cecb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.691 ; gain = 24.012 ; free physical = 23900 ; free virtual = 25566
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 108982086

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.691 ; gain = 24.012 ; free physical = 23762 ; free virtual = 25428
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 108982086

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.691 ; gain = 24.012 ; free physical = 23760 ; free virtual = 25426
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 140b7595f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2821.691 ; gain = 24.012 ; free physical = 23716 ; free virtual = 25382
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 140b7595f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2821.691 ; gain = 24.012 ; free physical = 23713 ; free virtual = 25379
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2821.691 ; gain = 0.000 ; free physical = 23712 ; free virtual = 25378
Ending Logic Optimization Task | Checksum: 140b7595f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2821.691 ; gain = 24.012 ; free physical = 23841 ; free virtual = 25507

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.670 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 264 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 528
Ending PowerOpt Patch Enables Task | Checksum: 140b7595f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22930 ; free virtual = 23416
Ending Power Optimization Task | Checksum: 140b7595f

Time (s): cpu = 00:01:34 ; elapsed = 00:02:38 . Memory (MB): peak = 4697.914 ; gain = 1876.223 ; free physical = 22949 ; free virtual = 23435

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 140b7595f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22948 ; free virtual = 23434

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22948 ; free virtual = 23434
Ending Netlist Obfuscation Task | Checksum: 140b7595f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22948 ; free virtual = 23434
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:48 . Memory (MB): peak = 4697.914 ; gain = 2065.184 ; free physical = 22947 ; free virtual = 23433
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22948 ; free virtual = 23435
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22906 ; free virtual = 23412
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22911 ; free virtual = 23424
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22786 ; free virtual = 23450
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22719 ; free virtual = 23371
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a6db4f57

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22719 ; free virtual = 23371
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22709 ; free virtual = 23360

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 682ce26d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22658 ; free virtual = 23104

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1566af94f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22642 ; free virtual = 23025

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1566af94f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22642 ; free virtual = 23025
Phase 1 Placer Initialization | Checksum: 1566af94f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22670 ; free virtual = 23053

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d92a3100

Time (s): cpu = 00:00:34 ; elapsed = 00:01:14 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 22550 ; free virtual = 22733

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/ap_CS_fsm_state13. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 38647 ; free virtual = 39382
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_6_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_5_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_address0_0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_4_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_3_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_address0_0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_address0_0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_address0_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_14__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_39__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_39__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_16__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_16__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_42__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_42__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_2_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_35__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_35__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_28__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_28__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_32__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_32__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_15__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_15__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_18__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_18__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_38__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_38__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_21__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_21__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_33__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_33__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_20__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_20__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_43__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_43__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_40__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_40__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_36__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_36__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_26__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_26__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_45__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_45__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_31__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_31__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_17__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_17__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_12__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_13__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_13__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_25__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_25__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_41__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_41__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_27__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_27__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_address0_0[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_19__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_19__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_29__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_29__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_22__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_22__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_30__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_30__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_address0_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_47__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_47__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_23__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_23__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_34__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_34__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_11_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_37__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_37__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_46__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_46__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_44__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_44__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_24__1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_24__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_address0_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_address0_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_address0_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_10_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_9_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_address0_0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_7_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_8_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/p_stack_head_d0[24] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_19__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/p_stack_head_d0[15] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_28__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_39__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_location_U/SortedMerge_p_stack_location_ram_U/ap_CS_fsm_reg[18] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_location_U/SortedMerge_p_stack_location_ram_U/ram_reg_18_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[21] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_22__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[13] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_15_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[35] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_44__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_31__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[34] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_45__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[32] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_47__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/p_stack_head_d0[30] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_13__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[10] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[9] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_13__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/p_stack_head_d0[21] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_22__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[11] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[33] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_46__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/p_stack_head_d0[34] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_45__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[20] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_23__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_15__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[8] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[25] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_18__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_12_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[23] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_20__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[16] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_27__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/p_stack_head_d0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_42__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_13_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[29] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_14__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_14_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/list_space_data_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/ram_reg_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[26] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_17__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/p_stack_head_d0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_43__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[15] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_28__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/ram_reg_0_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_38__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/p_stack_return_val_d0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_40__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/p_stack_head_d0[23] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_20__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/p_stack_head_d0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_41__3 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-46] Identified 14 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/result_1_reg_282_reg[13]_0[4]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 38642 ; free virtual = 39378
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_5. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_4. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_0. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_2. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_1. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_3. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_b_U/MergeSort_p_stack_b_ram_U/ram_reg_bram_14. 1 register was pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 38572 ; free virtual = 39356
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 38572 ; free virtual = 39355

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            9  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            2  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |           15  |              0  |                     8  |           0  |           1  |  00:00:04  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           26  |              0  |                    10  |           0  |           7  |  00:00:04  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12eab90e6

Time (s): cpu = 00:01:48 ; elapsed = 00:10:26 . Memory (MB): peak = 4697.914 ; gain = 0.000 ; free physical = 38552 ; free virtual = 39365
Phase 2 Global Placement | Checksum: 11c58240d

Time (s): cpu = 00:01:56 ; elapsed = 00:10:29 . Memory (MB): peak = 4713.922 ; gain = 16.008 ; free physical = 38180 ; free virtual = 39010

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11c58240d

Time (s): cpu = 00:01:57 ; elapsed = 00:10:29 . Memory (MB): peak = 4713.922 ; gain = 16.008 ; free physical = 38123 ; free virtual = 38953

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 146e77c47

Time (s): cpu = 00:01:58 ; elapsed = 00:10:30 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 37908 ; free virtual = 38738

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1297f077a

Time (s): cpu = 00:01:59 ; elapsed = 00:10:31 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 37837 ; free virtual = 38667

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1dd8c75c5

Time (s): cpu = 00:02:00 ; elapsed = 00:10:31 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 37676 ; free virtual = 38505

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19ae72078

Time (s): cpu = 00:02:04 ; elapsed = 00:10:34 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 37185 ; free virtual = 38014

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 2456e3ca5

Time (s): cpu = 00:02:07 ; elapsed = 00:10:37 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 36584 ; free virtual = 37413

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 20615f52f

Time (s): cpu = 00:02:08 ; elapsed = 00:10:37 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 36499 ; free virtual = 37329

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 222dfd425

Time (s): cpu = 00:02:10 ; elapsed = 00:10:39 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 36170 ; free virtual = 37000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 14a0625bb

Time (s): cpu = 00:02:12 ; elapsed = 00:10:39 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 36148 ; free virtual = 36977

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 15e3effd7

Time (s): cpu = 00:02:13 ; elapsed = 00:10:40 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 36109 ; free virtual = 36939

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1534524d7

Time (s): cpu = 00:02:14 ; elapsed = 00:10:41 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 35990 ; free virtual = 36820

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 22176893e

Time (s): cpu = 00:02:29 ; elapsed = 00:10:50 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 34544 ; free virtual = 35375
Phase 3 Detail Placement | Checksum: 22176893e

Time (s): cpu = 00:02:29 ; elapsed = 00:10:50 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 34529 ; free virtual = 35359

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b6581e9c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b6581e9c

Time (s): cpu = 00:02:42 ; elapsed = 00:10:54 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 34066 ; free virtual = 34899

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 1b6581e9c

Time (s): cpu = 00:02:42 ; elapsed = 00:10:54 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 34065 ; free virtual = 34898
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.694. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.694. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 21b1e4b03

Time (s): cpu = 00:03:38 ; elapsed = 00:11:54 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 33501 ; free virtual = 34589
Phase 4.1.1 Post Placement Optimization | Checksum: 21b1e4b03

Time (s): cpu = 00:03:38 ; elapsed = 00:11:54 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 33505 ; free virtual = 34593
Phase 4.1 Post Commit Optimization | Checksum: 21b1e4b03

Time (s): cpu = 00:03:38 ; elapsed = 00:11:54 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 33504 ; free virtual = 34591

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21b1e4b03

Time (s): cpu = 00:03:39 ; elapsed = 00:11:54 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 33548 ; free virtual = 34636

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21b1e4b03

Time (s): cpu = 00:04:15 ; elapsed = 00:12:31 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 32814 ; free virtual = 33846

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32813 ; free virtual = 33845
Phase 4.4 Final Placement Cleanup | Checksum: 1b6fea33f

Time (s): cpu = 00:04:15 ; elapsed = 00:12:31 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 32809 ; free virtual = 33841
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b6fea33f

Time (s): cpu = 00:04:15 ; elapsed = 00:12:31 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 32770 ; free virtual = 33803
Ending Placer Task | Checksum: f5514e57

Time (s): cpu = 00:04:16 ; elapsed = 00:12:31 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 33019 ; free virtual = 34052
INFO: [Common 17-83] Releasing license: Implementation
184 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:23 ; elapsed = 00:12:38 . Memory (MB): peak = 4777.953 ; gain = 80.039 ; free physical = 33017 ; free virtual = 34049
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 33015 ; free virtual = 34047
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32990 ; free virtual = 34025
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32915 ; free virtual = 33966
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.69 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32728 ; free virtual = 33797
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32861 ; free virtual = 33931
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32590 ; free virtual = 33660

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.694 | TNS=-324.407 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c3d4885c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32463 ; free virtual = 33629
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.694 | TNS=-324.407 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/tmp_52_reg_765_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32399 ; free virtual = 33572
Phase 2 Fanout Optimization | Checksum: 1c3d4885c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32399 ; free virtual = 33572

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 40 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_13__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_13__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_77_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_77
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_40__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_40__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_28__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_28__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_39__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_39__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_14__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_14__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_38__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_38__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_21__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_21__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_12__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_12__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_25__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_25__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_30__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_30__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_41__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_41__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_16__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_16__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_31__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_31__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_18__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_18__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_44__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_44__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_42__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_42__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_36__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_36__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_20__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_20__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_27__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_27__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_69_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_69
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_26__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_26__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_22__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_22__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_23__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_23__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_24__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_24__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_37__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_37__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_17__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_17__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_15__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_15__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_45__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_45__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_58_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_58
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_47__1_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_47__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_29__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_29__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_43__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_43__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_19__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_19__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_33__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_33__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_32__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_32__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_46__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_46__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_9__1_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_9__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_8__1_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_8__1
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.694 | TNS=-322.949 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32353 ; free virtual = 33405
Phase 3 Placement Based Optimization | Checksum: 265adc514

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32351 ; free virtual = 33403

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32349 ; free virtual = 33401
Phase 4 Rewire | Checksum: 265adc514

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 32349 ; free virtual = 33401

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 45 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_13__1_n_2. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_40__1_n_2. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_28__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_39__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_14__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_38__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_21__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_12__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_25__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_30__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_41__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_16__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_31__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_18__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_44__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_42__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_36__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_20__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_27__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_26__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_22__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_23__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_24__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_37__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_17__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_15__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_45__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_29__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_43__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_19__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_33__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_32__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_46__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_9__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_35__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_47__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_5__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_4__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_10__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_34__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_7__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_8__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_6__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_3__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_11__1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.681 | TNS=-323.868 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 26683 ; free virtual = 27965
Phase 5 Critical Cell Optimization | Checksum: 1992447e2

Time (s): cpu = 00:03:39 ; elapsed = 00:01:55 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 26680 ; free virtual = 27962

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1992447e2

Time (s): cpu = 00:03:39 ; elapsed = 00:01:55 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 26674 ; free virtual = 27956

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_a_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_b_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_location_U/SortedMerge_p_stack_location_ram_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_a_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_b_U/MergeSort_p_stack_b_ram_U/ram_reg_bram_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_head_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_location_U/SortedMerge_p_stack_location_ram_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/p_stack_return_val_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/list_freeMemory_U/process_top_list_freeMemory_rom_U/q0_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1992447e2

Time (s): cpu = 00:03:39 ; elapsed = 00:01:55 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 26666 ; free virtual = 27948

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1992447e2

Time (s): cpu = 00:03:39 ; elapsed = 00:01:55 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 26661 ; free virtual = 27942

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1992447e2

Time (s): cpu = 00:03:39 ; elapsed = 00:01:55 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 26651 ; free virtual = 27933

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 47 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 7 nets.  Swapped 189 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 189 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.662 | TNS=-309.385 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 27394 ; free virtual = 28740
Phase 10 Critical Pin Optimization | Checksum: 1992447e2

Time (s): cpu = 00:03:46 ; elapsed = 00:02:10 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 27393 ; free virtual = 28739

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1992447e2

Time (s): cpu = 00:03:46 ; elapsed = 00:02:10 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 27384 ; free virtual = 28730

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1992447e2

Time (s): cpu = 00:03:46 ; elapsed = 00:02:11 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 27383 ; free virtual = 28729
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 27383 ; free virtual = 28729
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.662 | TNS=-309.385 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Placement Based    |          0.000  |          1.458  |            0  |              0  |                     2  |           0  |           1  |  00:00:08  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.013  |         -0.919  |            6  |              0  |                     2  |           0  |           1  |  00:01:39  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.019  |         14.483  |            0  |              0  |                     7  |           0  |           1  |  00:00:15  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.032  |         15.022  |            6  |              0  |                    11  |           0  |          11  |  00:02:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 27382 ; free virtual = 28728
Ending Physical Synthesis Task | Checksum: 171041025

Time (s): cpu = 00:03:46 ; elapsed = 00:02:11 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 27379 ; free virtual = 28725
INFO: [Common 17-83] Releasing license: Implementation
360 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:03:54 ; elapsed = 00:02:13 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 27433 ; free virtual = 28779
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 27432 ; free virtual = 28778
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 27424 ; free virtual = 28774
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 4777.953 ; gain = 0.000 ; free physical = 27394 ; free virtual = 28756
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 51a7c48d ConstDB: 0 ShapeSum: d48134d6 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 106545143

Time (s): cpu = 00:04:08 ; elapsed = 00:03:20 . Memory (MB): peak = 5518.910 ; gain = 740.957 ; free physical = 23521 ; free virtual = 23973
Post Restoration Checksum: NetGraph: dbd3d94c NumContArr: 2a8077f7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 106545143

Time (s): cpu = 00:04:08 ; elapsed = 00:03:21 . Memory (MB): peak = 5518.910 ; gain = 740.957 ; free physical = 23373 ; free virtual = 23915

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 106545143

Time (s): cpu = 00:04:08 ; elapsed = 00:03:22 . Memory (MB): peak = 5518.910 ; gain = 740.957 ; free physical = 23165 ; free virtual = 23732

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 106545143

Time (s): cpu = 00:04:08 ; elapsed = 00:03:22 . Memory (MB): peak = 5518.910 ; gain = 740.957 ; free physical = 23164 ; free virtual = 23731

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 106545143

Time (s): cpu = 00:04:16 ; elapsed = 00:03:36 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 23106 ; free virtual = 23466

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 13fce1620

Time (s): cpu = 00:04:23 ; elapsed = 00:03:38 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 23467 ; free virtual = 23892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.556 | TNS=-218.126| WHS=-0.017 | THS=-0.017 |

Phase 2 Router Initialization | Checksum: 18579fb27

Time (s): cpu = 00:04:27 ; elapsed = 00:03:40 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 23325 ; free virtual = 23851

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fb73b01d

Time (s): cpu = 00:05:00 ; elapsed = 00:03:55 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 22807 ; free virtual = 23346

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 396
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.881 | TNS=-506.515| WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1be61e4ae

Time (s): cpu = 00:05:25 ; elapsed = 00:04:28 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 26536 ; free virtual = 27004

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.907 | TNS=-501.419| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fc6e8b79

Time (s): cpu = 00:05:32 ; elapsed = 00:04:35 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 32098 ; free virtual = 32793

Phase 4.3 Additional Iteration for Hold
Phase 4.3 Additional Iteration for Hold | Checksum: 134cf9e87

Time (s): cpu = 00:05:32 ; elapsed = 00:04:35 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 32232 ; free virtual = 32927
Phase 4 Rip-up And Reroute | Checksum: 134cf9e87

Time (s): cpu = 00:05:32 ; elapsed = 00:04:35 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 32271 ; free virtual = 32967

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e210c381

Time (s): cpu = 00:05:35 ; elapsed = 00:04:37 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 33562 ; free virtual = 34260
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.881 | TNS=-506.515| WHS=0.019  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f479eac3

Time (s): cpu = 00:05:37 ; elapsed = 00:04:37 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 33470 ; free virtual = 34169

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f479eac3

Time (s): cpu = 00:05:38 ; elapsed = 00:04:37 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 33470 ; free virtual = 34169
Phase 5 Delay and Skew Optimization | Checksum: 1f479eac3

Time (s): cpu = 00:05:38 ; elapsed = 00:04:38 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 33461 ; free virtual = 34160

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19a5199c2

Time (s): cpu = 00:05:40 ; elapsed = 00:04:39 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 33382 ; free virtual = 34118
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.881 | TNS=-505.817| WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19a5199c2

Time (s): cpu = 00:05:40 ; elapsed = 00:04:39 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 33381 ; free virtual = 34117
Phase 6 Post Hold Fix | Checksum: 19a5199c2

Time (s): cpu = 00:05:40 ; elapsed = 00:04:39 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 33378 ; free virtual = 34114

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.389688 %
  Global Horizontal Routing Utilization  = 0.23626 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 58.216%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.5071%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.3462%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.1923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 16faf973f

Time (s): cpu = 00:05:44 ; elapsed = 00:04:40 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 33317 ; free virtual = 34062

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16faf973f

Time (s): cpu = 00:05:44 ; elapsed = 00:04:40 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 33313 ; free virtual = 34058

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16faf973f

Time (s): cpu = 00:05:45 ; elapsed = 00:04:41 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 33288 ; free virtual = 34033

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.881 | TNS=-505.817| WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16faf973f

Time (s): cpu = 00:05:45 ; elapsed = 00:04:41 . Memory (MB): peak = 5632.562 ; gain = 854.609 ; free physical = 33297 ; free virtual = 34043
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 2.5e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.852 | TNS=-473.848 | WHS=0.025 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 16faf973f

Time (s): cpu = 00:06:18 ; elapsed = 00:05:09 . Memory (MB): peak = 6316.562 ; gain = 1538.609 ; free physical = 39262 ; free virtual = 40201
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.852 | TNS=-473.848 | WHS=0.025 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16_n_145.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_40__1_n_2_repN.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.852 | TNS=-473.848 | WHS=0.025 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 157b8fc77

Time (s): cpu = 00:06:22 ; elapsed = 00:05:12 . Memory (MB): peak = 6470.297 ; gain = 1692.344 ; free physical = 39125 ; free virtual = 40117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6470.297 ; gain = 0.000 ; free physical = 39098 ; free virtual = 40091
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.852 | TNS=-473.848 | WHS=0.025 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 157b8fc77

Time (s): cpu = 00:06:23 ; elapsed = 00:05:12 . Memory (MB): peak = 6470.297 ; gain = 1692.344 ; free physical = 39139 ; free virtual = 40132
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:23 ; elapsed = 00:05:12 . Memory (MB): peak = 6470.297 ; gain = 1692.344 ; free physical = 39327 ; free virtual = 40320
INFO: [Common 17-83] Releasing license: Implementation
385 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:31 ; elapsed = 00:05:20 . Memory (MB): peak = 6470.297 ; gain = 1692.344 ; free physical = 39327 ; free virtual = 40320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6470.297 ; gain = 0.000 ; free physical = 39324 ; free virtual = 40317
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6470.297 ; gain = 0.000 ; free physical = 39315 ; free virtual = 40312
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 6470.297 ; gain = 0.000 ; free physical = 39307 ; free virtual = 40322
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6558.340 ; gain = 88.043 ; free physical = 39017 ; free virtual = 40004
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 6558.340 ; gain = 0.000 ; free physical = 38847 ; free virtual = 39835
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
397 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6558.340 ; gain = 0.000 ; free physical = 38764 ; free virtual = 39757
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6558.340 ; gain = 0.000 ; free physical = 38623 ; free virtual = 39617
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 17:39:56 2020...
[Wed Feb  5 17:40:02 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:25:15 . Memory (MB): peak = 4173.969 ; gain = 0.000 ; free physical = 41709 ; free virtual = 42696
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4238.648 ; gain = 12.672 ; free physical = 41036 ; free virtual = 41989
Restored from archive | CPU: 0.970000 secs | Memory: 16.223953 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4238.648 ; gain = 12.672 ; free physical = 41036 ; free virtual = 41989
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4238.648 ; gain = 0.000 ; free physical = 41035 ; free virtual = 41981
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4238.648 ; gain = 64.680 ; free physical = 41035 ; free virtual = 41981
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       11956 :
       # of nets not needing routing.......... :        2164 :
           # of internally routed nets........ :        1999 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        9792 :
           # of fully routed nets............. :        9792 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 17:40:15 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.175ns (30.175%)  route 2.719ns (69.825%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ap_clk
    RAMB36_X9Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/DOUTADOUT[1]
                         net (fo=3, routed)           1.321     2.207    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/q0[19]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     2.288 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66/O
                         net (fo=1, routed)           0.020     2.308    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66_n_2
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.176     2.484 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_50__0/CO[7]
                         net (fo=73, routed)          0.909     3.393    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/CO[0]
    SLICE_X58Y239        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.032     3.425 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_40__1_replica/O
                         net (fo=1, routed)           0.469     3.894    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_40__1_n_2_repN
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ap_clk
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.223     3.042    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16
  -------------------------------------------------------------------
                         required time                          3.042    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                 -0.852    

Slack (VIOLATED) :        -0.843ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.192ns (30.674%)  route 2.694ns (69.326%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ap_clk
    RAMB36_X9Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/DOUTADOUT[1]
                         net (fo=3, routed)           1.321     2.207    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/q0[19]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     2.288 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66/O
                         net (fo=1, routed)           0.020     2.308    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66_n_2
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.176     2.484 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_50__0/CO[7]
                         net (fo=73, routed)          0.519     3.003    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/CO[0]
    SLICE_X88Y253        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     3.052 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_12__1/O
                         net (fo=16, routed)          0.834     3.886    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_12__1_n_2
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ap_clk
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[31])
                                                     -0.222     3.043    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16
  -------------------------------------------------------------------
                         required time                          3.043    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                 -0.843    

Slack (VIOLATED) :        -0.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.174ns (30.266%)  route 2.705ns (69.734%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ap_clk
    RAMB36_X9Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/DOUTADOUT[1]
                         net (fo=3, routed)           1.321     2.207    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/q0[19]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     2.288 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66/O
                         net (fo=1, routed)           0.020     2.308    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66_n_2
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.176     2.484 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_50__0/CO[7]
                         net (fo=73, routed)          0.459     2.943    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/CO[0]
    SLICE_X88Y253        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.031     2.974 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_38__1/O
                         net (fo=16, routed)          0.905     3.879    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_38__1_n_2
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ap_clk
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.225     3.040    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16
  -------------------------------------------------------------------
                         required time                          3.040    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                 -0.839    

Slack (VIOLATED) :        -0.823ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.192ns (30.833%)  route 2.674ns (69.167%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ap_clk
    RAMB36_X9Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/DOUTADOUT[1]
                         net (fo=3, routed)           1.321     2.207    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/q0[19]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     2.288 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66/O
                         net (fo=1, routed)           0.020     2.308    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66_n_2
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.176     2.484 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_50__0/CO[7]
                         net (fo=73, routed)          0.519     3.003    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/CO[0]
    SLICE_X88Y253        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     3.052 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_12__1/O
                         net (fo=16, routed)          0.814     3.866    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_12__1_n_2
    RAMB36_X4Y54         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15/DINADIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ap_clk
    RAMB36_X4Y54         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[31])
                                                     -0.222     3.043    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15
  -------------------------------------------------------------------
                         required time                          3.043    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                 -0.823    

Slack (VIOLATED) :        -0.821ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.191ns (30.609%)  route 2.700ns (69.391%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ap_clk
    RAMB36_X9Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/DOUTADOUT[1]
                         net (fo=3, routed)           1.321     2.207    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/q0[19]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     2.288 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66/O
                         net (fo=1, routed)           0.020     2.308    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66_n_2
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.176     2.484 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_50__0/CO[7]
                         net (fo=73, routed)          0.512     2.996    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/CO[0]
    SLICE_X87Y253        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.048     3.044 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_31__1/O
                         net (fo=16, routed)          0.847     3.891    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_31__1_n_2
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ap_clk
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                     -0.195     3.070    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16
  -------------------------------------------------------------------
                         required time                          3.070    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                 -0.821    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.174ns (30.557%)  route 2.668ns (69.443%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ap_clk
    RAMB36_X9Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/DOUTADOUT[1]
                         net (fo=3, routed)           1.321     2.207    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/q0[19]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     2.288 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66/O
                         net (fo=1, routed)           0.020     2.308    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66_n_2
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.176     2.484 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_50__0/CO[7]
                         net (fo=73, routed)          0.432     2.916    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/CO[0]
    SLICE_X88Y249        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.031     2.947 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_39__1/O
                         net (fo=16, routed)          0.895     3.842    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_39__1_n_2
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ap_clk
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.237     3.028    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.811ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15/DINADIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.175ns (30.440%)  route 2.685ns (69.560%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ap_clk
    RAMB36_X9Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/DOUTADOUT[1]
                         net (fo=3, routed)           1.321     2.207    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/q0[19]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     2.288 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66/O
                         net (fo=1, routed)           0.020     2.308    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66_n_2
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.176     2.484 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_50__0/CO[7]
                         net (fo=73, routed)          0.468     2.952    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/CO[0]
    SLICE_X88Y249        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     2.984 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_21__1/O
                         net (fo=16, routed)          0.876     3.860    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_21__1_n_2
    RAMB36_X4Y54         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15/DINADIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ap_clk
    RAMB36_X4Y54         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[22])
                                                     -0.216     3.049    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15
  -------------------------------------------------------------------
                         required time                          3.049    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                 -0.811    

Slack (VIOLATED) :        -0.810ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.174ns (30.589%)  route 2.664ns (69.411%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ap_clk
    RAMB36_X9Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/DOUTADOUT[1]
                         net (fo=3, routed)           1.321     2.207    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/q0[19]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     2.288 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66/O
                         net (fo=1, routed)           0.020     2.308    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66_n_2
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.176     2.484 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_50__0/CO[7]
                         net (fo=73, routed)          0.904     3.388    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/CO[0]
    SLICE_X58Y211        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.031     3.419 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_6__1/O
                         net (fo=4, routed)           0.419     3.838    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25_i_6__1_n_2
    RAMB36_X4Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ap_clk
    RAMB36_X4Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.237     3.028    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_25
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                 -0.810    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.191ns (30.839%)  route 2.671ns (69.161%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ap_clk
    RAMB36_X9Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/DOUTADOUT[1]
                         net (fo=3, routed)           1.321     2.207    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/q0[19]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     2.288 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66/O
                         net (fo=1, routed)           0.020     2.308    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66_n_2
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.176     2.484 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_50__0/CO[7]
                         net (fo=73, routed)          0.464     2.948    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/CO[0]
    SLICE_X88Y253        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.048     2.996 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_16__1/O
                         net (fo=16, routed)          0.866     3.862    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_16__1_n_2
    RAMB36_X4Y54         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ap_clk
    RAMB36_X4Y54         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                     -0.212     3.053    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_15
  -------------------------------------------------------------------
                         required time                          3.053    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                 -0.809    

Slack (VIOLATED) :        -0.807ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.191ns (30.855%)  route 2.669ns (69.145%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ap_clk
    RAMB36_X9Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/DOUTADOUT[1]
                         net (fo=3, routed)           1.321     2.207    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/q0[19]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     2.288 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66/O
                         net (fo=1, routed)           0.020     2.308    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66_n_2
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.176     2.484 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_50__0/CO[7]
                         net (fo=73, routed)          0.464     2.948    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/CO[0]
    SLICE_X88Y253        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.048     2.996 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_16__1/O
                         net (fo=16, routed)          0.864     3.860    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_16__1_n_2
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ap_clk
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                     -0.212     3.053    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16
  -------------------------------------------------------------------
                         required time                          3.053    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                 -0.807    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 17:40:16 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2755 |     0 |   1182240 |  0.23 |
|   LUT as Logic             | 2700 |     0 |   1182240 |  0.23 |
|   LUT as Memory            |   55 |     0 |    591840 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   55 |     0 |           |       |
| CLB Registers              | 2878 |     0 |   2364480 |  0.12 |
|   Register as Flip Flop    | 2878 |     0 |   2364480 |  0.12 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   71 |     0 |    147780 |  0.05 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 102   |          Yes |         Set |            - |
| 2776  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1218 |     0 |    147780 |  0.82 |
|   CLBL                                     |  747 |     0 |           |       |
|   CLBM                                     |  471 |     0 |           |       |
| LUT as Logic                               | 2700 |     0 |   1182240 |  0.23 |
|   using O5 output only                     |   41 |       |           |       |
|   using O6 output only                     | 1988 |       |           |       |
|   using O5 and O6                          |  671 |       |           |       |
| LUT as Memory                              |   55 |     0 |    591840 | <0.01 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |   55 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   11 |       |           |       |
|     using O5 and O6                        |   44 |       |           |       |
| CLB Registers                              | 2878 |     0 |   2364480 |  0.12 |
|   Register driven from within the CLB      | 1632 |       |           |       |
|   Register driven from outside the CLB     | 1246 |       |           |       |
|     LUT in front of the register is unused | 1031 |       |           |       |
|     LUT in front of the register is used   |  215 |       |           |       |
| Unique Control Sets                        |  102 |       |    295560 |  0.03 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 259.5 |     0 |      2160 | 12.01 |
|   RAMB36/FIFO*    |   255 |     0 |      2160 | 11.81 |
|     RAMB36E2 only |   255 |       |           |       |
|   RAMB18          |     9 |     0 |      4320 |  0.21 |
|     RAMB18E2 only |     9 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2776 |            Register |
| LUT3     | 1059 |                 CLB |
| LUT5     |  652 |                 CLB |
| LUT6     |  618 |                 CLB |
| LUT4     |  584 |                 CLB |
| LUT2     |  331 |                 CLB |
| RAMB36E2 |  255 |           Block Ram |
| LUT1     |  127 |                 CLB |
| FDSE     |  102 |            Register |
| SRL16E   |   99 |                 CLB |
| CARRY8   |   71 |                 CLB |
| RAMB18E2 |    9 |           Block Ram |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  1218 |    0 |    0 |   2.47 |   0.00 |   0.00 |
|   CLBL                     |   747 |    0 |    0 |   3.04 |   0.00 |   0.00 |
|   CLBM                     |   471 |    0 |    0 |   1.91 |   0.00 |   0.00 |
| CLB LUTs                   |  2755 |    0 |    0 |   0.70 |   0.00 |   0.00 |
|   LUT as Logic             |  2700 |    0 |    0 |   0.69 |   0.00 |   0.00 |
|   LUT as Memory            |    55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
|     LUT as Distributed RAM |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| CLB Registers              |  2878 |    0 |    0 |   0.37 |   0.00 |   0.00 |
| CARRY8                     |    71 |    0 |    0 |   0.14 |   0.00 |   0.00 |
| F7 Muxes                   |     2 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             | 259.5 |    0 |    0 |  36.04 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   255 |    0 |    0 |  35.42 |   0.00 |   0.00 |
|   RAMB18                   |     9 |    0 |    0 |   0.63 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   102 |    0 |    0 |   0.10 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 17:40:17 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.852     -473.848                   1701                15767        0.025        0.000                      0                15767        1.155        0.000                       0                  3275  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.852     -473.848                   1701                15767        0.025        0.000                      0                15767        1.155        0.000                       0                  3275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         1701  Failing Endpoints,  Worst Slack       -0.852ns,  Total Violation     -473.848ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.175ns (30.175%)  route 2.719ns (69.825%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ap_clk
    RAMB36_X9Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_9/DOUTADOUT[1]
                         net (fo=3, routed)           1.321     2.207    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/q0[19]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.081     2.288 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66/O
                         net (fo=1, routed)           0.020     2.308    bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_66_n_2
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.176     2.484 r  bd_0_i/hls_inst/inst/list_space_data_U/process_top_list_space_data_ram_U/ram_reg_bram_1_i_50__0/CO[7]
                         net (fo=73, routed)          0.909     3.393    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/CO[0]
    SLICE_X58Y239        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.032     3.425 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_40__1_replica/O
                         net (fo=1, routed)           0.469     3.894    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_1_i_40__1_n_2_repN
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ap_clk
    RAMB36_X4Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.223     3.042    bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_result_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_16
  -------------------------------------------------------------------
                         required time                          3.042    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                 -0.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fallback5_reg_385_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_reg_406_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y166       FDRE                                         r  bd_0_i/hls_inst/inst/fallback5_reg_385_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y166       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/fallback5_reg_385_reg[14]/Q
                         net (fo=1, routed)           0.033     0.072    bd_0_i/hls_inst/inst/fallback5_reg_385[14]
    SLICE_X115Y166       FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_406_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3274, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y166       FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_406_reg[14]/C
                         clock pessimism              0.000     0.000    
    SLICE_X115Y166       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/gmem_addr_reg_406_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X6Y31  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_a_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_24/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X6Y31  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_a_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_24/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X6Y31  bd_0_i/hls_inst/inst/grp_MergeSort_fu_200/grp_SortedMerge_fu_391/p_stack_a_U/SortedMerge_p_stack_a_ram_U/ram_reg_bram_24/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.852356, worst hold slack (WHS)=0.025000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.852356) is less than 0
HLS EXTRACTION: calculating BRAM count: (9 bram18) + 2 * (255 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 2755 2878 0 519 0 55 1218 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 17:40:17 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1218
LUT:           2755
FF:            2878
DSP:              0
BRAM:           519
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.630
CP achieved post-implementation:    4.152
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_manual/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 17:40:17 2020...
INFO: [HLS 200-112] Total elapsed time: 2105.57 seconds; peak allocated memory: 2.115 GB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  5 17:40:19 2020...
