#ifndef __ELBRUS_IRQID_H__
#define __ELBRUS_IRQID_H__


//ELBURS MDCIRQ IRQID base on 0907
#define MD_IRQID_OST          	0
#define MD_IRQID_MDINFRA_BUSMON_MATCH_STS	1
#define MD_IRQID_LMAC_RAR     	2
#define MD_IRQID_LMAC_EAR     	3
#define MD_IRQID_MDWDT        	4
//#define MD_IRQID_NFI          	5
#define MD_IRQID_SW_TRIGGER_RESERVED_24	5
#define MD_IRQID_L2COPRO      	6
#define MD_IRQID_GPTM1        	7
#define MD_IRQID_GPTM2        	8
#define MD_IRQID_GPTM3        	9
#define MD_IRQID_GPTM4        	10
#define MD_IRQID_GPTM5       	11
#define MD_IRQID_GPTM6       	12
#define MD_IRQID_UART_MD0    	13
#define MD_IRQID_UART_MD1    	14
#define MD_IRQID_MDMCU_BUSMON_MATCH_STS	15
#define MD_IRQID_I2C_0       	16
#define MD_IRQID_USIM0       	17
#define MD_IRQID_USIM1       	18
#define MD_IRQID_UART_MD2    	19
#define MD_IRQID_MDGDMA0     	20
#define MD_IRQID_MDGDMA1     	21
#define MD_IRQID_MDGDMA2     	22
#define MD_IRQID_MDGDMA3     	23
#define MD_IRQID_EINT0       	24
#define MD_IRQID_EINT1       	25
#define MD_IRQID_EINT2       	26
#define MD_IRQID_EINT3       	27
#define MD_IRQID_EINT_SHARE  	28
#define MD_IRQID_BUS_ERR     	29
#define MD_IRQID_TOPSM       	30
#define MD_IRQID_DEM_TRIG_PS_INT_LE	31
#define MD_IRQID_C2K_ST_SLOT_INT	32
#define MD_IRQID_C2K_ST_HALF_SLOT_INT	33
#define MD_IRQID_C2K_MPDU_INT	34
#define MD_IRQID_C2K_M2C_DAT_WRDY_INT	35
#define MD_IRQID_C2K_M2C_CTL_WRDY_INT	36
#define MD_IRQID_C2K_M2C_FST_WRDY_INT	37
#define MD_IRQID_C2K_NIRQ	38
#define MD_IRQID_SW_TRIGGER_RESERVED_25	41
//#define MD_IRQID_PMU          	42
#define MD_IRQID_SW_TRIGGER_RESERVED_26	42
#define MD_IRQID_ECT          	43
//#define MD_IRQID_PS_L1_WDT_INT    	44
#define MD_IRQID_SW_TRIGGER_RESERVED_27	44
#define MD_IRQID_PTP_THERM_INT_INT	45
#define MD_IRQID_CLDMA        	46
#define MD_IRQID_MDINFRA_ABM_INT	47
#define MD_IRQID_MDLITE_GPTM_INT	48
#define MD_IRQID_AP2MD_PCCIF_IRQ	49
#define MD_IRQID_PCCIF_AP_MD	50
#define MD_IRQID_CCIF2_MD_IRQ	51
#define MD_IRQID_CCIF2_MD_EVENT	52
//#define MD_IRQID_SPI         	53
#define MD_IRQID_SW_TRIGGER_RESERVED_28	53
#define MD_IRQID_MDINFRA_ABM_ERROR_INT	54
#define MD_IRQID_USB3        	55
//#define MD_IRQID_SDIO        	56
#define MD_IRQID_SW_TRIGGER_RESERVED_29	56
#define MD_IRQID_MSDC0       	57
#define MD_IRQID_EHPI0       	58
//#define MD_IRQID_RTC         	59
#define MD_IRQID_SW_TRIGGER_RESERVED_30	59
//#define MD_IRQID_SOE         	60
#define MD_IRQID_SW_TRIGGER_RESERVED_31	60
#define MD_IRQID_MSDC1       	61
//#define MD_IRQID_PFC_INT_LV  	62
#define MD_IRQID_SW_TRIGGER_RESERVED_32	62
//#define MD_IRQID_AUXACD      	63
#define MD_IRQID_SW_TRIGGER_RESERVED_33	63
//#define MD_IRQID_LED         	64
#define MD_IRQID_SW_TRIGGER_RESERVED_34	64
#define MD_IRQID_BT_CVSD       	65
#define MD_IRQID_ELMTOP_IOCU_IRQ	66
#define MD_IRQID_ELMTOP_EMI_IRQ	67
#define MD_IRQID_ULS_INTR	68
#define MD_IRQID_SHARE_D12MINT1	69
#define MD_IRQID_SHARE_D12MINT2           	70
#define MD_IRQID_SHARE_D12MINT3           	71
//#define MD_IRQID_LTE_TIMER_EMAC_SF_TICK   	72
#define MD_IRQID_SW_TRIGGER_RESERVED_35	72
#define MD_IRQID_IRDBG_MCU_INT	73
#define MD_IRQID_LTE_MODEMSYS_TRACE_IRQ	74
#define MD_IRQID_SI_CM_ERR	75
#define MD_IRQ_ID_L1SYS_SLV_DECERR_IRQ_LEVEL	76
#define MD_IRQID_ABM_INT	77
#define MD_IRQID_ABM_ERROR_INT	78
#define MD_IRQID_MO_WERR_INT	79
#define MD_IRQID_BC_IRQ	80
#define MD_IRQID_UEA_UIA_IRQ	81
#define MD_IRQID_UPA_ACC_IRQ	82
#define MD_IRQID_DPA_ACC_IRQ	83
#define MD_IRQID_C2K_MD_INT_0	84
#define MD_IRQID_C2K_MD_INT_1	85
#define MD_IRQID_C2K_MD_INT_2	86
#define MD_IRQID_C2K_MD_INT_3	87
#define MD_IRQID_C2K_L1_INT_0	88
#define MD_IRQID_C2K_L1_INT_1	89
#define MD_IRQID_C2K_L1_INT_2	90
#define MD_IRQID_C2K_L1_INT_3	91
#define MD_IRQID_C2K_L1_INT_4	92
#define MD_IRQID_C2K_L1_INT_5	93
#define MD_IRQID_C2K_L1_INT_6	94
#define MD_IRQID_C2K_L1_INT_7	95
#define MD_IRQID_PB0_PM_CNTRSAT_INT_0	96
#define MD_IRQID_PB0_PM_CNTRSAT_INT_1	97
#define MD_IRQID_PB1_PM_CNTRSAT_INT_0	98
#define MD_IRQID_PB1_PM_CNTRSAT_INT_1	99
#define MD_IRQID_PB2_PM_CNTRSAT_INT_0	100
#define MD_IRQID_PB2_PM_CNTRSAT_INT_1	101
#define MD_IRQID_PB3_PM_CNTRSAT_INT_0	102
#define MD_IRQID_PB3_PM_CNTRSAT_INT_1	103
#define MD_IRQID_PTP_FSM_INT	104
#define MD_IRQID_PTP_SLPCTL_EVENT	105
#define MD_IRQID_PCCIF_MDMCU0_IRQ	106
#define MD_IRQID_PCCIF_MDMCU1_IRQ	107
#define MD_IRQID_ELM_DMA_IRQ	108
#define MD_IRQID_ELM_L1_IRQ	109
#define MD_IRQID_MDCIRQ_IRQ_LV	110
#define MD_IRQID_LOGGDMA_IRQ0_LV	111
#define MD_IRQID_SOE_INT_LV	112
#define MD_IRQID_TRACE_INT	113
#define MD_IRQID_SPM2MD_DVFS_MDPERISYS	114
#define MD_IRQID_SI_CM_PCINT	115
#define MD_IRQID_MDMCU_MACRO_BUS_INT	116
#define MD_IRQID_MDMCU_PERI_BUS_INT	117
#define MD_IRQID_MM_WERR_INT	118
#define MD_IRQID_PLL_GEARHP_RDY	119
#define MD_IRQID_DCXO_RDY_WO_ACK_IRQ	120
#define MD_IRQID_PLL_REQ_WO_DCXO_IRQ	121
#define MD_IRQID_TOP_PLL_DSNS_IRQ	122
#define MD_IRQID_BRP_BRP_CMIF_M2C_IRQ_0	123
#define MD_IRQID_BRP_BRP_CMIF_M2C_IRQ_1	124
#define MD_IRQID_BRP_BRP_CMIF_M2C_IRQ_2	125
#define MD_IRQID_CMP_CMTDB_IRQ	126
#define MD_IRQID_CS_SRAM_CTRL_IRQ	127
#define MD_IRQID_CSTXB_FDD_CS_IRQ	128
#define MD_IRQID_CSTXB_TDD_CS_IRQ	129
#define MD_IRQID_DFE0_CMIF_M2C_IRQ_0	130
#define MD_IRQID_DFE0_CMIF_M2C_IRQ_1	131
#define MD_IRQID_DFE0_CMIF_M2C_IRQ_2	132
#define MD_IRQID_DFE0_PCC_TOP_0_FULL_IRQ	133
#define MD_IRQID_DFE0_PCC_TOP_1_FULL_IRQ	134
#define MD_IRQID_DFE0_RXDFEIF_L_IRQ	135
#define MD_IRQID_DFE0_TCU_L1D_1_IRQ	136
#define MD_IRQID_DFE0_TCU_L1D_2_IRQ	137
#define MD_IRQID_DFE1_CMIF_M2C_IRQ_0	138
#define MD_IRQID_DFE1_CMIF_M2C_IRQ_1	139
#define MD_IRQID_DFE1_CMIF_M2C_IRQ_2	140
#define MD_IRQID_DFE1_PCC_TOP_0_FULL_IRQ	141
#define MD_IRQID_DFE1_PCC_TOP_1_FULL_IRQ	142
#define MD_IRQID_DFE1_RXDFEIF_L_IRQ	143
#define MD_IRQID_GDMA_IRQ	144
#define MD_IRQID_ICC_DSP_IRQ_0	145
#define MD_IRQID_ICC_DSP_IRQ_1	146
#define MD_IRQID_ICC_SRAM_CTRL_IRQ	147
#define MD_IRQID_IDC_PM_INT	148
#define MD_IRQID_IDC_UART_IRQ	149
#define MD_IRQID_IMC_DSP_IRQ_0	150
#define MD_IRQID_IMC_DSP_IRQ_1	151
#define MD_IRQID_IMC_MMU_IRQ_0	152
#define MD_IRQID_IMC_MMU_IRQ_1	153
#define MD_IRQID_IMC_RXDMP_IRQ	154
#define MD_IRQID_IMC_RXTDB_IRQ	155
#define MD_IRQID_IMC_SRAM_CTRL_IRQ	156
#define MD_IRQID_INR_RAKE_CMIF_M2C_IRQ_0	157
#define MD_IRQID_INR_RAKE_CMIF_M2C_IRQ_1	158
#define MD_IRQID_INR_TD1_BRP_DMA_IRQ	159
#define MD_IRQID_INR_TD1_CSCE_IRQ	160
#define MD_IRQID_INR_TD1_DFE_BRG_IRQ	161
#define MD_IRQID_INR_TD1_JDA_IRQ	162
#define MD_IRQID_INR_TD1_PP_IRQ	163
#define MD_IRQID_INR_TD2_BRP_DMA_IRQ	164
#define MD_IRQID_INR_TD2_CSCE_IRQ	165
#define MD_IRQID_INR_TD2_DFE_BRG_IRQ	166
#define MD_IRQID_INR_TD2_JDA_IRQ	167
#define MD_IRQID_TD2_PP_IRQ	168
#define MD_IRQID_L1_LTE_SLEEP_IRQ	169
#define MD_IRQID_L1M_PHY_LTMR_INFORM_DONE_IRQ0	170
#define MD_IRQID_L1M_PHY_LTMR_INFORM_DONE_IRQ1	171
#define MD_IRQID_L1M_PHY_LTMR_IRQ_0	172
#define MD_IRQID_L1M_PHY_LTMR_IRQ_1	173
#define MD_IRQID_L1M_PHY_LTMR_IRQ_2	174
#define MD_IRQID_L1M_PHY_LTMR_IRQ_3	175
#define MD_IRQID_L1M_PHY_LTMR_IRQ_4	176
#define MD_IRQID_L1M_PHY_LTMR_IRQ_5	177
#define MD_IRQID_L1M_PHY_LTMR_IRQ_6	178
#define MD_IRQID_L1M_PHY_LTMR_IRQ_7	179
#define MD_IRQID_LTEL1_CS_IRQ	180
#define MD_IRQID_LTXB0_BSI_L_AB_IRQ	181
#define MD_IRQID_LTXB0_BSI_L_C_IRQ	182
#define MD_IRQID_LTXB0_BSI_L_D_IRQ	183
#define MD_IRQID_LTXB0_TXENC_ERROR_IRQ	184
#define MD_IRQID_LTXB1_BSI_L_AB_IRQ	185
#define MD_IRQID_LTXB1_BSI_L_C_IRQ	186
#define MD_IRQID_LTXB1_BSI_L_D_IRQ	187
#define MD_IRQID_LTXB1_TXENC_ERROR_IRQ	188
#define MD_IRQID_MMU_SRAM_CTRL_IRQ	189
#define MD_IRQID_MPC_DSP_IRQ_0	190
#define MD_IRQID_MPC_DSP_IRQ_1	191
#define MD_IRQID_MPC_SRAM_CTRL_IRQ	192
#define MD_IRQID_TDMA_CTIRQ1	193
#define MD_IRQID_TDMA_CTIRQ2	194
#define MD_IRQID_TDMA_CTIRQ3	195
#define MD_IRQID_L1_LTE_WAKEUP_IRQ	196
#define MD_IRQID_FREQM_IRQ	197
#define MD_IRQID_MDL1_TOPSM_IRQ	198
#define MD_IRQID_RTR_FRAME_IRQ	199
#define MD_IRQID_RTR_SLT_IRQ	200
#define MD_IRQID_WTIMER_IRQ	201
#define MD_IRQID_TDD_WAKEUP_IRQ	202
#define MD_IRQID_TDMA_WAKEUP_IRQ	203
#define MD_IRQID_MODEML1_DVFS_IRQ	204
#define MD_IRQID_MODEML1_DVFS_MIPS_DVS_IRQ	205
#define MD_IRQID_SW_TRIGGER_RESERVED_0	206
#define MD_IRQID_SW_TRIGGER_RESERVED_1	207
#define MD_IRQID_SW_TRIGGER_RESERVED_2	208
#define MD_IRQID_SW_TRIGGER_RESERVED_3	209
#define MD_IRQID_SW_TRIGGER_RESERVED_4	210
#define MD_IRQID_SW_TRIGGER_RESERVED_5	211
#define MD_IRQID_SW_TRIGGER_RESERVED_6	212
#define MD_IRQID_SW_TRIGGER_RESERVED_7	213
#define MD_IRQID_SW_TRIGGER_RESERVED_8	214
#define MD_IRQID_SW_TRIGGER_RESERVED_9	215
#define MD_IRQID_SW_TRIGGER_RESERVED_10	216
#define MD_IRQID_SW_TRIGGER_RESERVED_11	217
#define MD_IRQID_SW_TRIGGER_RESERVED_12	218
#define MD_IRQID_SW_TRIGGER_RESERVED_13	219
#define MD_IRQID_SW_TRIGGER_RESERVED_14	220
#define MD_IRQID_SW_TRIGGER_RESERVED_15	221
#define MD_IRQID_SW_TRIGGER_RESERVED_16	222
#define MD_IRQID_SW_TRIGGER_RESERVED_17	223
#define MD_IRQID_SW_TRIGGER_RESERVED_18	224
#define MD_IRQID_SW_TRIGGER_RESERVED_19	225
#define MD_IRQID_SW_TRIGGER_RESERVED_20	226
#define MD_IRQID_SW_TRIGGER_RESERVED_21	227
#define MD_IRQID_SW_TRIGGER_RESERVED_22	228
#define MD_IRQID_SW_TRIGGER_RESERVED_23	229
#define MD_IRQID_RESERVED_FOR_CC_IRQ_0	230
#define MD_IRQID_RESERVED_FOR_CC_IRQ_1	231
#define MD_IRQID_RESERVED_FOR_CC_IRQ_2	232
#define MD_IRQID_RESERVED_FOR_CC_IRQ_3	233
#define MD_IRQID_RESERVED_FOR_CC_IRQ_4	234
#define MD_IRQID_RESERVED_FOR_CC_IRQ_5	235
#define MD_IRQID_RESERVED_FOR_CC_IRQ_6	236
#define MD_IRQID_RESERVED_FOR_CC_IRQ_7	237
#define MD_IRQID_RESERVED_FOR_CC_IRQ_8	238
#define MD_IRQID_RESERVED_FOR_CC_IRQ_9	239
#define MD_IRQID_RESERVED_FOR_CC_IRQ_10	240
#define MD_IRQID_RESERVED_FOR_CC_IRQ_11	241
#define MD_IRQID_RESERVED_FOR_CC_IRQ_12	242
#define MD_IRQID_RESERVED_FOR_CC_IRQ_13	243
#define MD_IRQID_RESERVED_FOR_CC_IRQ_14	244
#define MD_IRQID_RESERVED_FOR_CC_IRQ_15	245
#define MD_IRQID_RESERVED_FOR_CC_IRQ_16	246
#define MD_IRQID_RESERVED_FOR_CC_IRQ_17	247
#define MD_IRQID_L1_GPTM1	248
#define MD_IRQID_L1_GPTM2	249
#define MD_IRQID_L1_GPTM3	250
#define MD_IRQID_L1_GPTM4	251
#define MD_IRQID_L1_GPTM5	252
#define MD_IRQID_L1_GPTM6	253
#define MD_IRQID_L1LITE_GPTM_INT	254
#define MD_IRQID_PPC_CIRQ	255


//GIC ID
#define MD_GICID_VPE0IRQ 0 
#define MD_GICID_VPE1IRQ 1 
#define MD_GICID_VPE2IRQ 2 
#define MD_GICID_VPE3IRQ 3 
#define MD_GICID_VPE4IRQ 4 
#define MD_GICID_VPE5IRQ 5 
#define MD_GICID_VPE6IRQ 6 
#define MD_GICID_VPE7IRQ 7 
#define MD_GICID_VPE0NMI 8
#define MD_GICID_VPE1NMI 9
#define MD_GICID_VPE2NMI 10
#define MD_GICID_VPE3NMI 11
#define MD_GICID_VPE4NMI 12
#define MD_GICID_VPE5NMI 13
#define MD_GICID_VPE6NMI 14
#define MD_GICID_VPE7NMI 15
#define MD_GICID_VPE0WEDGE 16
#define MD_GICID_VPE1WEDGE 17
#define MD_GICID_VPE2WEDGE 18
#define MD_GICID_VPE3WEDGE 19
#define MD_GICID_VPE4WEDGE 20
#define MD_GICID_VPE5WEDGE 21
#define MD_GICID_VPE6WEDGE 22
#define MD_GICID_VPE7WEDGE 23
#define MD_GICID_VPE0YQ0 24
#define MD_GICID_VPE0YQ1 25
#define MD_GICID_VPE0YQ2 26
#define MD_GICID_VPE0YQ3 27
#define MD_GICID_VPE1YQ0 28
#define MD_GICID_VPE1YQ1 29
#define MD_GICID_VPE1YQ2 30
#define MD_GICID_VPE1YQ3 31
#define MD_GICID_VPE2YQ0 32
#define MD_GICID_VPE2YQ1 33
#define MD_GICID_VPE2YQ2 34
#define MD_GICID_VPE2YQ3 35
#define MD_GICID_VPE3YQ0 36
#define MD_GICID_VPE3YQ1 37
#define MD_GICID_VPE3YQ2 38
#define MD_GICID_VPE3YQ3 39
#define MD_GICID_VPE4YQ0 40
#define MD_GICID_VPE4YQ1 41
#define MD_GICID_VPE4YQ2 42
#define MD_GICID_VPE4YQ3 43
#define MD_GICID_VPE5YQ0 44
#define MD_GICID_VPE5YQ1 45
#define MD_GICID_VPE5YQ2 46
#define MD_GICID_VPE5YQ3 47
#define MD_GICID_VPE6YQ0 48
#define MD_GICID_VPE6YQ1 49
#define MD_GICID_VPE6YQ2 50
#define MD_GICID_VPE6YQ3 51
#define MD_GICID_VPE7YQ0 52
#define MD_GICID_VPE7YQ1 53
#define MD_GICID_VPE7YQ2 54
#define MD_GICID_VPE7YQ3 55
#define MD_GICID_RESERVED0 56
#define MD_GICID_RESERVED1 57
#define MD_GICID_RESERVED2 58
#define MD_GICID_RESERVED3 59
#define MD_GICID_RESERVED4 60
#define MD_GICID_RESERVED5 61
#define MD_GICID_RESERVED6 62
#define MD_GICID_RESERVED7 63

/*
//#define TEST_VPE0_int_CODE  MD_IRQID_SW_TRIGGER_RESERVED_0
#define TEST_VPE0_dummy_CODE    MD_IRQID_SW_TRIGGER_RESERVED_1
#define TEST_VPE0_OS_CODE    MD_IRQID_SW_TRIGGER_RESERVED_2
//#define TEST_VPE1_int_CODE  MD_IRQID_SW_TRIGGER_RESERVED_3
//#define TEST_VPE1_dummy_CODE    MD_IRQID_SW_TRIGGER_RESERVED_4
#define TEST_VPE1_OS_CODE    MD_IRQID_SW_TRIGGER_RESERVED_5
//#define TEST_VPE2_int_CODE  MD_IRQID_SW_TRIGGER_RESERVED_6
#define TEST_VPE2_dummy_CODE    MD_IRQID_SW_TRIGGER_RESERVED_7
#define TEST_VPE2_OS_CODE    MD_IRQID_SW_TRIGGER_RESERVED_8
//#define TEST_VPE3_int_CODE  MD_IRQID_SW_TRIGGER_RESERVED_9
//#define TEST_VPE3_dummy_CODE    MD_IRQID_SW_TRIGGER_RESERVED_10
#define TEST_VPE3_OS_CODE    MD_IRQID_SW_TRIGGER_RESERVED_11
//#define TEST_VPE4_int_CODE  MD_IRQID_SW_TRIGGER_RESERVED_12
#define TEST_VPE4_dummy_CODE    MD_IRQID_SW_TRIGGER_RESERVED_13
#define TEST_VPE4_OS_CODE    MD_IRQID_SW_TRIGGER_RESERVED_14
//#define TEST_VPE5_int_CODE  MD_IRQID_SW_TRIGGER_RESERVED_15
//#define TEST_VPE5_dummy_CODE    MD_IRQID_SW_TRIGGER_RESERVED_16
#define TEST_VPE5_OS_CODE    MD_IRQID_SW_TRIGGER_RESERVED_17
//#define TEST_VPE6_int_CODE  MD_IRQID_SW_TRIGGER_RESERVED_18
//#define TEST_VPE6_dummy_CODE    MD_IRQID_SW_TRIGGER_RESERVED_19
#define TEST_VPE6_OS_CODE    MD_IRQID_SW_TRIGGER_RESERVED_20
//#define TEST_VPE7_int_CODE  MD_IRQID_SW_TRIGGER_RESERVED_21
//#define TEST_VPE7_dummy_CODE    MD_IRQID_SW_TRIGGER_RESERVED_22
#define TEST_VPE7_OS_CODE    MD_IRQID_SW_TRIGGER_RESERVED_23
*/
#endif /*end of __ELBRUS_IRQID_H__*/
