{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592938738160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592938738170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 15:58:57 2020 " "Processing started: Tue Jun 23 15:58:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592938738170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592938738170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoTemporizador -c CircuitoTemporizador " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoTemporizador -c CircuitoTemporizador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592938738170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592938738945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592938738945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitotemporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuitotemporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoTemporizador-CircuitoTemporizador " "Found design unit 1: CircuitoTemporizador-CircuitoTemporizador" {  } { { "CircuitoTemporizador.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592938752796 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoTemporizador " "Found entity 1: CircuitoTemporizador" {  } { { "CircuitoTemporizador.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592938752796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592938752796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fliflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fliflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fliflop-fliflop " "Found design unit 1: fliflop-fliflop" {  } { { "fliflop.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/fliflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592938752799 ""} { "Info" "ISGN_ENTITY_NAME" "1 fliflop " "Found entity 1: fliflop" {  } { { "fliflop.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/fliflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592938752799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592938752799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitoTemporizador " "Elaborating entity \"CircuitoTemporizador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592938752845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cc1x CircuitoTemporizador.vhd(26) " "Verilog HDL or VHDL warning at CircuitoTemporizador.vhd(26): object \"cc1x\" assigned a value but never read" {  } { { "CircuitoTemporizador.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592938752849 "|CircuitoTemporizador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp1s CircuitoTemporizador.vhd(50) " "VHDL Process Statement warning at CircuitoTemporizador.vhd(50): signal \"temp1s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CircuitoTemporizador.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592938752850 "|CircuitoTemporizador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fliflop fliflop:\\conter:0:INITC:Ci " "Elaborating entity \"fliflop\" for hierarchy \"fliflop:\\conter:0:INITC:Ci\"" {  } { { "CircuitoTemporizador.vhd" "\\conter:0:INITC:Ci" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592938752881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592938753721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592938754124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592938754124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592938754189 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592938754189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592938754189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592938754189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592938754204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 15:59:14 2020 " "Processing ended: Tue Jun 23 15:59:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592938754204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592938754204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592938754204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592938754204 ""}
