
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/FPGA/Contador_Cmod_S6/pa.fromHdl.tcl
# create_project -name Contador_Cmod_S6 -dir "C:/FPGA/Contador_Cmod_S6/planAhead_run_1" -part xc6slx4cpg196-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Contador.ucf" [current_fileset -constrset]
Adding file 'C:/FPGA/Contador_Cmod_S6/Contador.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {XOR_GATE.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FF_D_RE.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FF_D_FE.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Logic_Control.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_Limit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart_tx6.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart_rx6.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {reloj_100ns.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PSM/ROM.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Master_Control.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {kcpsm6.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {debounce.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter_32_bits.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clk_gen_50MHz.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clk_gen_100MHz.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Contador.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Contador $srcset
# add_files [list {Contador.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx4cpg196-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/XOR_GATE.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/FF_D_RE.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/FF_D_FE.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/Logic_Control.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/Counter_Limit.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/uart_tx6.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/uart_rx6.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/reloj_100ns.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/PSM/ROM.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/Master_Control.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/kcpsm6.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/debounce.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/Counter_32_bits.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/clk_gen_50MHz.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/clk_gen_100MHz.vhd" into library work
Parsing VHDL file "C:/FPGA/Contador_Cmod_S6/Contador.vhd" into library work
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/cpg196/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
WARNING: [Constraints 18-505] Could not create 'IBUF_LOW_PWR' constraint because cell 'CLK_GEN_2/clkin1_buf' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by planAhead but preserved for implementation tool [C:/FPGA/Contador_Cmod_S6/clk_gen_50MHz.vhd:100]
Parsing UCF File [C:/FPGA/Contador_Cmod_S6/Contador.ucf]
Finished Parsing UCF File [C:/FPGA/Contador_Cmod_S6/Contador.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 69 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Phase 0 | Netlist Checksum: 5507359d
open_rtl_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 625.453 ; gain = 190.180
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Feb 09 16:00:04 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
