0.7
2020.1
May 27 2020
20:09:33
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/bram/ip/bram_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v,1615922362,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/bram/sim/BRAM.v,,BRAM_blk_mem_gen_0_0,,xilinx_vip,../../../../../../Sources;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/bram/sim/BRAM.v,1615922362,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v,,BRAM,,xilinx_vip,../../../../../../Sources;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.sim/sim_1/behav/xsim/glbl.v,1612334565,verilog,,,,glbl,,xilinx_vip,,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.srcs/sim_1/new/BRAM_Coupler_TB.v,1614705962,verilog,,,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,BRAM_Coupler_TB,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/param_int_adder.v,1615922363,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v,,param_int_adder,,xilinx_vip,../../../../../../Sources;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,1615922363,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,,matrixAccelerator,,xilinx_vip,../../../../../../Sources;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v,1615933114,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/BRAM/hdl/BRAM_wrapper.v,,Convolution_Controller,,xilinx_vip,../../../../../../Sources;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/BRAM/hdl/BRAM_wrapper.v,1615922363,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v,,BRAM_wrapper,,xilinx_vip,../../../../../../Sources;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v,1615922363,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/fixedmultiplyCompute.v,,bram_coupler,,xilinx_vip,../../../../../../Sources;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/fixedmultiplyCompute.v,1615922363,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,,fixedmultiplyCompute,,xilinx_vip,../../../../../../Sources;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,1615922363,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/param_int_adder.v,,multiplyComputePynq,,xilinx_vip,../../../../../../Sources;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v,1615961106,verilog,,,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,Controller_w_BRAM_TB,,xilinx_vip,../../../../../../Sources;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,1615922363,verilog,,,,,,,,,,,,
