<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="shortcut icon" href="favicon.ico" />
<link rel="bookmark" href="favicon.ico" type="image/x-icon"　/>
<title>Edge neural network image processing based on FPGA</title>
<style>
.container {
  display: flex;
  justify-content: center;
  align-items: center;
<!--  flex-wrap: wrap;-->
}

.item {
<!--  width: 50%;-->
  padding: 10px;
  box-sizing: border-box;
  text-align: center;
}

.item img {
  width: 600px;
  height: 400px;
  object-fit: contain;
}

.item p {
  margin-top: 5px;
  font-size: 14px;
}
</style>
</head>

<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
</td>
<td id="layout-content">
<div id="toptitle">
<h1>Edge neural network image processing based on FPGA</h1>
</div>

<h2>About this Field</h2>
<p>In recent years, Convolutional neural network has been widely used in image classification, detection, segmentation and other tasks. However, due to resource and power consumption and other factors, computing and storage intensive CNN is often difficult to deploy effectively in edge computing scenes (robots, UAVs, etc.). This direction mainly explores the software and hardware co deployment scheme of Convolutional neural network in FPGA, focusing on the landing application of machine vision algorithm at the edge.</p>
<p style="text-align:center;">
    <img src=overall.png width="1000px" height="400px"></p>
    <!--<table><tr>-->
<!--<td><img src=gif1.gif width="600px" height="400px"></td>-->
<!--<td><img src=gif2.gif width="400px" height="400px" ></td>-->
<!--</tr></table>-->
<!--    <img src=gif1.gif width="600px" height="400px">-->
<!--    <img src=gif2.gif width="600px" height="400px">-->
<!--</td></tr></table>-->
<h2>Some Visualization Demos</h2>
<p>In this demo, we implemented the Yolo-v2 model based on the ZCU102[<a href="https://www.xilinx.com/products/boards-and-kits/ek-u1-zcu102-g.html">device</a>] development board, migrated the model according to different tasks, and quantize the model with 8 bits. Our project is based on this Project [<a href="https://github.com/dhm2013724/yolov2_xilinx_fpga">Code</a>], and our own code will be updated in the future.</p>
  <div class="container">
    <div class="item">
      <img src="gif4.gif" width="400px" height="400px" alt="Image 1">
      <p>FPGA system for PCB Defect Detection</p>
    </div>
    <div class="item">
      <img src="gif3.gif" width="400px" height="400px" alt="Image 2">
      <p>FPGA system for Universal Object Detection</p>
    </div>
  </div>
<h2>Current Research Field</h2>
<ul>
<li><p>Design of Lightweight Model for Industrial Defect Detection.</p>
</li>
<li><p>Extremely low bit quantization algorithm, especially below 4-bit.</p>
</li>
<li><p>RTL-level FPGA computing acceleration and optimization.</p>
</li>
<li><p>FPGA Implementation of Hyperspectral Compressed sensing Algorithm.</p>
</li>
</ul>
<h2>Current Project</h2>
<ul>
<li><p>Development of Intelligent Camera for Industrial Glass Defect Detection.</p>
</li>
<li><p>Development of high-end medical spectral imaging and intelligent detection and analysis instruments.</p>
</li>
</ul>
<h2>Under Reviewer</h2>
<ol>
<li><p>Zhao B, Wang Y, Zhang H*, Zhang J, Chen Y, Yang Y, "4-bit CNN quantization method with compact LUT-Based Multiplier implementation on FPGA". IEEE Transactions on Instrumentation and Measurement.</p>
<li><p>王耀南,潘劲宇,张辉,毛建旭,朱青,赵禀睿,张金洲,陈煜嵘,苏学叁,尹阿婷. 一种基于医药高光谱检测网络的阈值感知低位量化方法[P]. 湖南省：CN115700806A,2023-02-07.[<a href="./patent2.caj">caj</a>]</p>
</ol>
<!--<h3>Recent publications </h3>-->
<h2>Publications</h2>
<ol>
<li><p>王耀南,赵禀睿,张辉,毛建旭,朱青,刘敏,周显恩,张金洲,尹阿婷,彭伟星,苏学叁,陈煜嵘. 卷积神经网络软硬件协同加速的异构SoC实现方法[P]. 湖南省：CN113240101B,2022-07-05.[<a href="./patent1.caj">caj</a>]</p>
</li>
<li><p>Zhang J, Zhang H*, Zhao B, et al. FPGA implementation of neural network accelerator for PCB defect detection[C]//Third International Symposium on Computer Engineering and Intelligent Communications (ISCEIC 2022). SPIE, 2023, 12462: 630-637.[<a href="paper1.pdf">pdf</a>]</p>
</li>
</ol>
<p><b>Note</b>: * indicates the corresponding author.</p>
<p>If you are interested in this field and want to join our team, please contact me(neuzhaobr@163.com) or Prof. Zhang Hui(zhanghuihby@126.com). Thank you!</p>
</body>
</html>