#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May 17 22:42:37 2024
# Process ID: 25028
# Current directory: C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.runs/synth_1
# Command line: vivado.exe -log Pong.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pong.tcl
# Log file: C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.runs/synth_1/Pong.vds
# Journal file: C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.runs/synth_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16866 MB
#-----------------------------------------------------------
source Pong.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 467.621 ; gain = 184.172
Command: read_checkpoint -auto_incremental -incremental C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/utils_1/imports/synth_1/Pong.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/utils_1/imports/synth_1/Pong.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Pong -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32396
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1320.773 ; gain = 440.547
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'draw_paddle', assumed default net type 'wire' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Game.v:30]
WARNING: [Synth 8-11065] parameter 'MIN_BALL_SPEED' becomes localparam in 'Pong_Ball_Control' with formal parameter declaration list [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_Ball_Control.v:24]
WARNING: [Synth 8-11065] parameter 'MAX_BALL_SPEED' becomes localparam in 'Pong_Ball_Control' with formal parameter declaration list [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_Ball_Control.v:25]
WARNING: [Synth 8-11065] parameter 'BALL_ACCELERATION' becomes localparam in 'Pong_Ball_Control' with formal parameter declaration list [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_Ball_Control.v:26]
INFO: [Synth 8-11241] undeclared symbol 'init', assumed default net type 'wire' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_FSM.v:61]
WARNING: [Synth 8-11065] parameter 'P5' becomes localparam in 'Pong_FSM' with formal parameter declaration list [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_FSM.v:47]
WARNING: [Synth 8-11065] parameter 'P10' becomes localparam in 'Pong_FSM' with formal parameter declaration list [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_FSM.v:47]
WARNING: [Synth 8-11065] parameter 'P15' becomes localparam in 'Pong_FSM' with formal parameter declaration list [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_FSM.v:47]
WARNING: [Synth 8-11065] parameter 'PADDLE_SPEED' becomes localparam in 'Pong_Paddle_Control' with formal parameter declaration list [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_Paddle_Control.v:24]
WARNING: [Synth 8-11065] parameter 'PADDLE_SPEED_AI' becomes localparam in 'Pong_Paddle_Control' with formal parameter declaration list [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_Paddle_Control.v:25]
INFO: [Synth 8-11241] undeclared symbol 'clk_10Hz', assumed default net type 'wire' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:42]
INFO: [Synth 8-11241] undeclared symbol 'bump', assumed default net type 'wire' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:48]
INFO: [Synth 8-6157] synthesizing module 'Pong' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/clock_divider.v:1]
	Parameter DIVISOR bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/clock_divider.v:1]
	Parameter DIVISOR bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/button_debouncer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'keypad_input' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/keypad_input.v:1]
	Parameter BLANK bound to: 12 - type: integer 
	Parameter UP bound to: 2 - type: integer 
	Parameter DOWN bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'refresh_counter_keypad' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/keypad_input.v:119]
INFO: [Synth 8-6155] done synthesizing module 'refresh_counter_keypad' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/keypad_input.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/keypad_input.v:44]
INFO: [Synth 8-6155] done synthesizing module 'keypad_input' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/keypad_input.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_Sync_Pulse_Generator' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/VGA_Sync_Pulse_Generator.v:9]
	Parameter TOTAL_COLS bound to: 800 - type: integer 
	Parameter TOTAL_ROWS bound to: 525 - type: integer 
	Parameter ACTIVE_COLS bound to: 640 - type: integer 
	Parameter ACTIVE_ROWS bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_Sync_Pulse_Generator' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/VGA_Sync_Pulse_Generator.v:9]
INFO: [Synth 8-6157] synthesizing module 'Pong_FSM' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_FSM.v:3]
	Parameter TOTAL_COLS bound to: 800 - type: integer 
	Parameter TOTAL_ROWS bound to: 525 - type: integer 
	Parameter ACTIVE_COLS bound to: 640 - type: integer 
	Parameter ACTIVE_ROWS bound to: 480 - type: integer 
	Parameter GAME_WIDTH bound to: 40 - type: integer 
	Parameter GAME_HEIGHT bound to: 30 - type: integer 
	Parameter PADDLE_HEIGHT bound to: 6 - type: integer 
	Parameter P1_PADDLE_X bound to: 1 - type: integer 
	Parameter P2_PADDLE_X bound to: 38 - type: integer 
	Parameter INIT bound to: 3'b000 
	Parameter MODE bound to: 3'b001 
	Parameter RUNNING bound to: 3'b010 
	Parameter P1_SCORE bound to: 3'b011 
	Parameter P2_SCORE bound to: 3'b100 
	Parameter OVER bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'Pong_Paddle_Control' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_Paddle_Control.v:3]
	Parameter PADDLE_HEIGHT bound to: 6 - type: integer 
	Parameter GAME_HEIGHT bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pong_Paddle_Control' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_Paddle_Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'Pong_Ball_Control' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_Ball_Control.v:5]
	Parameter GAME_WIDTH bound to: 40 - type: integer 
	Parameter GAME_HEIGHT bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Pong_Ball_Control' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_Ball_Control.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_FSM.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_FSM.v:142]
INFO: [Synth 8-6155] done synthesizing module 'Pong_FSM' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong_FSM.v:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Sync_to_Count' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/VGA_Sync_to_Count.v:4]
	Parameter TOTAL_COLS bound to: 800 - type: integer 
	Parameter TOTAL_ROWS bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_Sync_to_Count' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/VGA_Sync_to_Count.v:4]
INFO: [Synth 8-6157] synthesizing module 'Draw' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw.v:4]
	Parameter P1_PADDLE_X bound to: 1 - type: integer 
	Parameter P2_PADDLE_X bound to: 38 - type: integer 
	Parameter PADDLE_HEIGHT bound to: 6 - type: integer 
	Parameter INIT bound to: 3'b000 
	Parameter MODE bound to: 3'b001 
	Parameter RUNNING bound to: 3'b010 
	Parameter P1_SCORE bound to: 3'b011 
	Parameter P2_SCORE bound to: 3'b100 
	Parameter OVER bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized1' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/clock_divider.v:1]
	Parameter DIVISOR bound to: 12500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized1' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized2' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/clock_divider.v:1]
	Parameter DIVISOR bound to: 1250000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized2' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'Draw_Start' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Start.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Start' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Start.v:2]
INFO: [Synth 8-6157] synthesizing module 'Draw_Mode' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Mode.v:2]
INFO: [Synth 8-6157] synthesizing module 'Score_Display' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Score_Display.v:2]
	Parameter COL_S1 bound to: 6'b001101 
	Parameter COL_E1 bound to: 6'b010010 
	Parameter COL_S2 bound to: 6'b010101 
	Parameter COL_E2 bound to: 6'b011010 
	Parameter ROW_S bound to: 6'b001101 
	Parameter ROW_E bound to: 6'b010110 
INFO: [Synth 8-6155] done synthesizing module 'Score_Display' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Score_Display.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Mode' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Mode.v:2]
INFO: [Synth 8-6157] synthesizing module 'Draw_Game' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Game.v:2]
	Parameter P1_PADDLE_X bound to: 1 - type: integer 
	Parameter P2_PADDLE_X bound to: 38 - type: integer 
	Parameter PADDLE_HEIGHT bound to: 6 - type: integer 
	Parameter RUNNING bound to: 3'b010 
INFO: [Synth 8-6157] synthesizing module 'Signal_Select' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Signal_Select.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Signal_Select' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Signal_Select.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Game' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Game.v:2]
INFO: [Synth 8-6157] synthesizing module 'Draw_Over' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Over.v:2]
INFO: [Synth 8-6157] synthesizing module 'Score_Display__parameterized0' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Score_Display.v:2]
	Parameter COL_S1 bound to: 6'b000011 
	Parameter COL_E1 bound to: 6'b001000 
	Parameter COL_S2 bound to: 6'b001010 
	Parameter COL_E2 bound to: 6'b001111 
	Parameter ROW_S bound to: 6'b001101 
	Parameter ROW_E bound to: 6'b010110 
INFO: [Synth 8-6155] done synthesizing module 'Score_Display__parameterized0' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Score_Display.v:2]
INFO: [Synth 8-6157] synthesizing module 'Score_Display__parameterized1' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Score_Display.v:2]
	Parameter COL_S1 bound to: 6'b011000 
	Parameter COL_E1 bound to: 6'b011101 
	Parameter COL_S2 bound to: 6'b011111 
	Parameter COL_E2 bound to: 6'b100100 
	Parameter ROW_S bound to: 6'b001101 
	Parameter ROW_E bound to: 6'b010110 
INFO: [Synth 8-6155] done synthesizing module 'Score_Display__parameterized1' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Score_Display.v:2]
INFO: [Synth 8-6157] synthesizing module 'Face_Display' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Face.v:2]
	Parameter COL_S bound to: 6'b000111 
	Parameter COL_E bound to: 6'b001011 
	Parameter ROW_S bound to: 6'b011001 
	Parameter ROW_E bound to: 6'b011100 
INFO: [Synth 8-6155] done synthesizing module 'Face_Display' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Face.v:2]
INFO: [Synth 8-6157] synthesizing module 'Face_Display__parameterized0' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Face.v:2]
	Parameter COL_S bound to: 6'b011100 
	Parameter COL_E bound to: 6'b100000 
	Parameter ROW_S bound to: 6'b011001 
	Parameter ROW_E bound to: 6'b011100 
INFO: [Synth 8-6155] done synthesizing module 'Face_Display__parameterized0' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Face.v:2]
INFO: [Synth 8-6157] synthesizing module 'Signal_Control' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Signal_Control.v:2]
	Parameter INITIAL_STATE bound to: 2'b01 
	Parameter INITIAL_VALUE bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'Signal_Control' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Signal_Control.v:2]
INFO: [Synth 8-6157] synthesizing module 'Signal_Control__parameterized0' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Signal_Control.v:2]
	Parameter INITIAL_STATE bound to: 2'b00 
	Parameter INITIAL_VALUE bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'Signal_Control__parameterized0' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Signal_Control.v:2]
INFO: [Synth 8-6157] synthesizing module 'Signal_Control__parameterized1' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Signal_Control.v:2]
	Parameter INITIAL_STATE bound to: 2'b10 
	Parameter INITIAL_VALUE bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'Signal_Control__parameterized1' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Signal_Control.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Over' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw_Over.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Draw' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Draw.v:4]
INFO: [Synth 8-6157] synthesizing module 'VGA_Sync_Porch' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/VGA_Sync_Porch.v:4]
	Parameter TOTAL_COLS bound to: 800 - type: integer 
	Parameter TOTAL_ROWS bound to: 525 - type: integer 
	Parameter ACTIVE_COLS bound to: 640 - type: integer 
	Parameter ACTIVE_ROWS bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_Sync_Porch' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/VGA_Sync_Porch.v:4]
INFO: [Synth 8-6157] synthesizing module 'score_to_ssd' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/score_to_ssd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'score_to_ssd' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/score_to_ssd.v:1]
INFO: [Synth 8-6157] synthesizing module 'bgm' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:1]
INFO: [Synth 8-6157] synthesizing module 'fre_divider' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:624]
INFO: [Synth 8-6155] done synthesizing module 'fre_divider' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:624]
INFO: [Synth 8-6157] synthesizing module 'bps' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:201]
INFO: [Synth 8-6155] done synthesizing module 'bps' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:201]
INFO: [Synth 8-6157] synthesizing module 'music_1' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:217]
INFO: [Synth 8-6157] synthesizing module 'fre_divider_inv' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:181]
INFO: [Synth 8-6155] done synthesizing module 'fre_divider_inv' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:181]
INFO: [Synth 8-6155] done synthesizing module 'music_1' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:217]
INFO: [Synth 8-6157] synthesizing module 'music_2' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:351]
INFO: [Synth 8-6155] done synthesizing module 'music_2' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:351]
INFO: [Synth 8-6157] synthesizing module 'music_3' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:421]
INFO: [Synth 8-6155] done synthesizing module 'music_3' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:421]
INFO: [Synth 8-6157] synthesizing module 'music_4' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:490]
INFO: [Synth 8-6155] done synthesizing module 'music_4' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:490]
INFO: [Synth 8-6157] synthesizing module 'music_5' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:643]
INFO: [Synth 8-6155] done synthesizing module 'music_5' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:643]
INFO: [Synth 8-6157] synthesizing module 'music_6' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:703]
INFO: [Synth 8-6155] done synthesizing module 'music_6' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:703]
INFO: [Synth 8-6157] synthesizing module 'music_7' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:763]
INFO: [Synth 8-6155] done synthesizing module 'music_7' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:763]
WARNING: [Synth 8-689] width (1) of port connection 'counter' does not match port width (4) of module 'music_7' [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:62]
INFO: [Synth 8-6155] done synthesizing module 'bgm' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/bgm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pong' (0#1) [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/sources_1/new/Pong.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1449.492 ; gain = 569.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1449.492 ; gain = 569.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1449.492 ; gain = 569.266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1449.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/constrs_1/new/pong.xdc]
Finished Parsing XDC File [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/constrs_1/new/pong.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.srcs/constrs_1/new/pong.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pong_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pong_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1552.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1552.301 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'button_debouncer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pong_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Signal_Control'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Signal_Control__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Signal_Control__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
             PRESS_CHECK |                               01 |                               01
                 PRESSED |                               10 |                               10
           RELEASE_CHECK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'button_debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                           000001 |                              000
                    MODE |                           000010 |                              001
                 RUNNING |                           000100 |                              010
                P1_SCORE |                           001000 |                              011
                P2_SCORE |                           010000 |                              100
                    OVER |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Pong_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DECREASE |                               00 |                               01
                    ZERO |                               01 |                               10
                INCREASE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Signal_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                INCREASE |                               00 |                               00
                DECREASE |                               01 |                               01
                    ZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Signal_Control__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                INCREASE |                               01 |                               00
                DECREASE |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Signal_Control__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 13    
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 26    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 41    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 98    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	  17 Input   32 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 30    
	   6 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 18    
	   5 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 12    
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 41    
	   6 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 88    
	   4 Input    1 Bit        Muxes := 38    
	   5 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 9     
	   7 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |   252|
|3     |LUT1   |   130|
|4     |LUT2   |   249|
|5     |LUT3   |   109|
|6     |LUT4   |   175|
|7     |LUT5   |   251|
|8     |LUT6   |   429|
|9     |MUXF7  |     7|
|10    |FDRE   |  1207|
|11    |FDSE   |    59|
|12    |IBUF   |    15|
|13    |OBUF   |    41|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1552.301 ; gain = 672.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1552.301 ; gain = 569.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1552.301 ; gain = 672.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1552.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1552.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 24bd645
INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1552.301 ; gain = 1081.719
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1552.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chien/College/Logic_Design_Lab/2024-Spring-DLab-Pong-Game/Pong/Pong.runs/synth_1/Pong.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pong_utilization_synth.rpt -pb Pong_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 17 22:43:43 2024...
