<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_adc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a href="dir_30168dac808c8ac2b97106172ddd8c3b.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_ll_adc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__adc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__ll__adc_8h.html">stm32f4xx_ll_adc.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__ll__bus_8h.html">stm32f4xx_ll_bus.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifdef  USE_FULL_ASSERT</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;stm32_assert.h&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#define assert_param(expr) ((void)0U)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (ADC1) || defined (ADC2) || defined (ADC3)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* common to several ADC instances.                                           */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#define IS_LL_ADC_COMMON_CLOCK(__CLOCK__)                                      \</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">  (   ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV2)                             \</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV4)                             \</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV6)                             \</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV8)                             \</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/* ADC instance.                                                              */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define IS_LL_ADC_RESOLUTION(__RESOLUTION__)                                   \</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">  (   ((__RESOLUTION__) == LL_ADC_RESOLUTION_12B)                              \</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_10B)                              \</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_8B)                               \</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_6B)                               \</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#define IS_LL_ADC_DATA_ALIGN(__DATA_ALIGN__)                                   \</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">  (   ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_RIGHT)                            \</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">   || ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_LEFT)                             \</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define IS_LL_ADC_SCAN_SELECTION(__SCAN_SELECTION__)                           \</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">  (   ((__SCAN_SELECTION__) == LL_ADC_SEQ_SCAN_DISABLE)                        \</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">   || ((__SCAN_SELECTION__) == LL_ADC_SEQ_SCAN_ENABLE)                         \</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define IS_LL_ADC_SEQ_SCAN_MODE(__SEQ_SCAN_MODE__)                             \</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">  (   ((__SCAN_MODE__) == LL_ADC_SEQ_SCAN_DISABLE)                             \</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">   || ((__SCAN_MODE__) == LL_ADC_SEQ_SCAN_ENABLE)                              \</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/* ADC group regular                                                          */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define IS_LL_ADC_REG_TRIG_SOURCE(__REG_TRIG_SOURCE__)                         \</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">  (   ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                      \</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)                  \</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)                  \</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)                  \</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH3)                  \</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH4)                  \</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH1)                  \</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)                  \</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM5_CH1)                  \</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM5_CH2)                  \</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM5_CH3)                  \</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_CH1)                  \</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)               \</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define IS_LL_ADC_REG_CONTINUOUS_MODE(__REG_CONTINUOUS_MODE__)                 \</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">  (   ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_SINGLE)                    \</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">   || ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_CONTINUOUS)                \</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define IS_LL_ADC_REG_DMA_TRANSFER(__REG_DMA_TRANSFER__)                       \</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">  (   ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_NONE)                 \</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_LIMITED)              \</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_UNLIMITED)            \</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define IS_LL_ADC_REG_FLAG_EOC_SELECTION(__REG_FLAG_EOC_SELECTION__)           \</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">  (   ((__REG_FLAG_EOC_SELECTION__) == LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV)      \</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">   || ((__REG_FLAG_EOC_SELECTION__) == LL_ADC_REG_FLAG_EOC_UNITARY_CONV)       \</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define IS_LL_ADC_REG_SEQ_SCAN_LENGTH(__REG_SEQ_SCAN_LENGTH__)                 \</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">  (   ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_DISABLE)               \</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS)         \</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS)         \</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS)         \</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS)         \</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS)         \</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS)         \</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS)         \</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS)         \</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS)        \</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS)        \</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS)        \</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS)        \</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS)        \</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS)        \</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS)        \</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(__REG_SEQ_DISCONT_MODE__)          \</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">  (   ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_DISABLE)           \</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_1RANK)             \</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_2RANKS)            \</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_3RANKS)            \</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_4RANKS)            \</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_5RANKS)            \</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_6RANKS)            \</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_7RANKS)            \</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_8RANKS)            \</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* ADC group injected                                                         */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_SOURCE(__INJ_TRIG_SOURCE__)                         \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">  (   ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                      \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)                  \</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH2)                  \</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)                  \</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH1)                  \</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH2)                  \</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH3)                  \</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM5_CH4)                  \</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM5_TRGO)                 \</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH2)                  \</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH3)                  \</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)               \</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_EXT_EDGE(__INJ_TRIG_EXT_EDGE__)                     \</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">  (   ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_RISING)                  \</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">   || ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_FALLING)                 \</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">   || ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_RISINGFALLING)           \</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define IS_LL_ADC_INJ_TRIG_AUTO(__INJ_TRIG_AUTO__)                             \</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">  (   ((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_INDEPENDENT)                     \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">   || ((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_FROM_GRP_REGULAR)                \</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define IS_LL_ADC_INJ_SEQ_SCAN_LENGTH(__INJ_SEQ_SCAN_LENGTH__)                 \</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">  (   ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_DISABLE)               \</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS)         \</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS)         \</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS)         \</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE(__INJ_SEQ_DISCONT_MODE__)          \</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">  (   ((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_DISABLE)           \</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">   || ((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_1RANK)             \</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/* Check of parameters for configuration of ADC hierarchical scope:           */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/* multimode.                                                                 */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define IS_LL_ADC_MULTI_MODE(__MULTI_MODE__)                                   \</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">  (   ((__MULTI_MODE__) == LL_ADC_MULTI_INDEPENDENT)                           \</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIMULT)                       \</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INTERL)                       \</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_SIMULT)                       \</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_ALTERN)                       \</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM)                  \</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT)                  \</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM)                  \</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_SIM)                \</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_ALT)                \</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_INJ_SIMULT)                     \</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_REG_SIMULT)                     \</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_REG_INTERL)                     \</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_INJ_ALTERN)                     \</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define IS_LL_ADC_MULTI_MODE(__MULTI_MODE__)                                   \</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">  (   ((__MULTI_MODE__) == LL_ADC_MULTI_INDEPENDENT)                           \</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIMULT)                       \</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INTERL)                       \</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_SIMULT)                       \</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_ALTERN)                       \</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM)                  \</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT)                  \</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM)                  \</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define IS_LL_ADC_MULTI_DMA_TRANSFER(__MULTI_DMA_TRANSFER__)                   \</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">  (   ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_EACH_ADC)              \</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_1)               \</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_2)               \</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_3)               \</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_1)               \</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_2)               \</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_3)               \</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define IS_LL_ADC_MULTI_TWOSMP_DELAY(__MULTI_TWOSMP_DELAY__)                   \</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">  (   ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES)          \</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES)          \</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES)          \</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES)          \</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES)          \</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES)         \</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES)         \</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES)         \</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES)         \</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES)         \</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES)         \</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES)         \</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES)         \</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES)         \</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES)         \</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_20CYCLES)         \</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define IS_LL_ADC_MULTI_MASTER_SLAVE(__MULTI_MASTER_SLAVE__)                   \</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">  (   ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_MASTER)                        \</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">   || ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_SLAVE)                         \</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">   || ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_MASTER_SLAVE)                  \</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonDeInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>{</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2">IS_ADC_COMMON_INSTANCE</a>(ADCxy_COMMON));</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="comment">/* Force reset of ADC clock (core clock) */</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_ADC);</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <span class="comment">/* Release reset of ADC clock (core clock) */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_ADC);</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>}</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>{</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a> = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2">IS_ADC_COMMON_INSTANCE</a>(ADCxy_COMMON));</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_COMMON_CLOCK(ADC_CommonInitStruct-&gt;CommonClock));</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_MULTI_MODE(ADC_CommonInitStruct-&gt;Multimode));</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <span class="keywordflow">if</span> (ADC_CommonInitStruct-&gt;Multimode != LL_ADC_MULTI_INDEPENDENT)</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  {</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_MULTI_DMA_TRANSFER(ADC_CommonInitStruct-&gt;MultiDMATransfer));</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_MULTI_TWOSMP_DELAY(ADC_CommonInitStruct-&gt;MultiTwoSamplingDelay));</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  }</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <span class="comment">/* Note: Hardware constraint (refer to description of functions             */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="comment">/*       &quot;LL_ADC_SetCommonXXX()&quot; and &quot;LL_ADC_SetMultiXXX()&quot;):               */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <span class="comment">/*       On this STM32 series, setting of these features is conditioned to  */</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <span class="comment">/*       ADC state:                                                         */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="comment">/*       All ADC instances of the ADC common group must be disabled.        */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <span class="keywordflow">if</span> (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  {</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <span class="comment">/* Configuration of ADC hierarchical scope:                               */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    <span class="comment">/*  - common to several ADC                                               */</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <span class="comment">/*    (all ADC instances belonging to the same ADC common instance)       */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    <span class="comment">/*    - Set ADC clock (conversion clock)                                  */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    <span class="comment">/*  - multimode (if several ADC instances available on the                */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    <span class="comment">/*    selected device)                                                    */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>    <span class="comment">/*    - Set ADC multimode configuration                                   */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>    <span class="comment">/*    - Set ADC multimode DMA transfer                                    */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <span class="comment">/*    - Set ADC multimode: delay between 2 sampling phases                */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>    <span class="keywordflow">if</span> (ADC_CommonInitStruct-&gt;Multimode != LL_ADC_MULTI_INDEPENDENT)</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    {</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>      <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>,</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>                 <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</a></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</a></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</a></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>                 ,</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>                 ADC_CommonInitStruct-&gt;CommonClock</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>                 | ADC_CommonInitStruct-&gt;Multimode</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>                 | ADC_CommonInitStruct-&gt;MultiDMATransfer</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>                 | ADC_CommonInitStruct-&gt;MultiTwoSamplingDelay</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>                );</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>    }</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>    {</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>      <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>,</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>                 <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</a></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</a></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</a></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>                 ,</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>                 ADC_CommonInitStruct-&gt;CommonClock</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>                 | LL_ADC_MULTI_INDEPENDENT</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>                );</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    }</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    LL_ADC_SetCommonClock(ADCxy_COMMON, ADC_CommonInitStruct-&gt;CommonClock);</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  }</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  {</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    <span class="comment">/* Initialization error: One or several ADC instances belonging to        */</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <span class="comment">/* the same ADC common instance are not disabled.                         */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a> = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  }</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a>;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>}</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="keywordtype">void</span> LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>{</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  <span class="comment">/* Set ADC_CommonInitStruct fields to default values */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  <span class="comment">/* Set fields of ADC common */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="comment">/* (all ADC instances belonging to the same ADC common instance) */</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  ADC_CommonInitStruct-&gt;CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <span class="comment">/* Set fields of ADC multimode */</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  ADC_CommonInitStruct-&gt;Multimode             = LL_ADC_MULTI_INDEPENDENT;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  ADC_CommonInitStruct-&gt;MultiDMATransfer      = LL_ADC_MULTI_REG_DMA_EACH_ADC;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  ADC_CommonInitStruct-&gt;MultiTwoSamplingDelay = LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>}</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_DeInit(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>{</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a> = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23">IS_ADC_ALL_INSTANCE</a>(ADCx));</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <span class="comment">/* Disable ADC instance if not already disabled.                            */</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <span class="keywordflow">if</span> (LL_ADC_IsEnabled(ADCx) == 1UL)</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  {</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    <span class="comment">/* Set ADC group regular trigger source to SW start to ensure to not      */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    <span class="comment">/* have an external trigger event occurring during the conversion stop    */</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    <span class="comment">/* ADC disable process.                                                   */</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    LL_ADC_REG_SetTriggerSource(ADCx, LL_ADC_REG_TRIG_SOFTWARE);</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    <span class="comment">/* Set ADC group injected trigger source to SW start to ensure to not     */</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>    <span class="comment">/* have an external trigger event occurring during the conversion stop    */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    <span class="comment">/* ADC disable process.                                                   */</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    LL_ADC_INJ_SetTriggerSource(ADCx, LL_ADC_INJ_TRIG_SOFTWARE);</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <span class="comment">/* Disable the ADC instance */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    LL_ADC_Disable(ADCx);</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  }</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <span class="comment">/* Check whether ADC state is compliant with expected state */</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  <span class="comment">/* (hardware requirements of bits state to reset registers below) */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>) == 0UL)</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  {</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>    <span class="comment">/* ========== Reset ADC registers ========== */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    <span class="comment">/* Reset register SR */</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>,</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>              (LL_ADC_FLAG_STRT</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>               | LL_ADC_FLAG_JSTRT</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>               | LL_ADC_FLAG_EOCS</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>               | LL_ADC_FLAG_OVR</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>               | LL_ADC_FLAG_JEOS</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>               | LL_ADC_FLAG_AWD1)</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>             );</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>    <span class="comment">/* Reset register CR1 */</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>,</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</a>   | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>     | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>   | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>   | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>)</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>             );</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>    <span class="comment">/* Reset register CR2 */</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>,</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>    | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a>      | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>     | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>)</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>             );</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    <span class="comment">/* Reset register SMPR1 */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>,</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c">ADC_SMPR1_SMP18</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</a></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</a></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a>)</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>             );</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>    <span class="comment">/* Reset register SMPR2 */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</a>,</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</a></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</a></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</a></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a>)</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>             );</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>    <span class="comment">/* Reset register JOFR1 */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">JOFR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>);</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>    <span class="comment">/* Reset register JOFR2 */</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">JOFR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a>);</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <span class="comment">/* Reset register JOFR3 */</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">JOFR3</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a>);</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    <span class="comment">/* Reset register JOFR4 */</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">JOFR4</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a>);</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <span class="comment">/* Reset register HTR */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">HTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>);</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    <span class="comment">/* Reset register LTR */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">LTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>);</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>    <span class="comment">/* Reset register SQR1 */</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>,</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</a></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</a>)</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>             );</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>    <span class="comment">/* Reset register SQR2 */</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">SQR2</a>,</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</a></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>)</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>             );</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>    <span class="comment">/* Reset register SQR3 */</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">SQR3</a>,</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</a></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</a>)</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>             );</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    <span class="comment">/* Reset register JSQR */</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>,</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>              (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>)</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>             );</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>    <span class="comment">/* Reset register DR */</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>    <span class="comment">/* bits in access mode read only, no direct reset applicable */</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>    <span class="comment">/* Reset registers JDR1, JDR2, JDR3, JDR4 */</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>    <span class="comment">/* bits in access mode read only, no direct reset applicable */</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>    <span class="comment">/* Reset register CCR */</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a>);</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  }</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a>;</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>}</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>{</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a> = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23">IS_ADC_ALL_INSTANCE</a>(ADCx));</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_RESOLUTION(ADC_InitStruct-&gt;Resolution));</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct-&gt;DataAlignment));</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct-&gt;SequencersScanMode));</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <span class="comment">/* Note: Hardware constraint (refer to description of this function):       */</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  <span class="comment">/*       ADC instance must be disabled.                                     */</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <span class="keywordflow">if</span> (LL_ADC_IsEnabled(ADCx) == 0UL)</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  {</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    <span class="comment">/* Configuration of ADC hierarchical scope:                               */</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    <span class="comment">/*  - ADC instance                                                        */</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>    <span class="comment">/*    - Set ADC data resolution                                           */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    <span class="comment">/*    - Set ADC conversion data alignment                                 */</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>,</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>               ,</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>               ADC_InitStruct-&gt;Resolution</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>               | ADC_InitStruct-&gt;SequencersScanMode</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>              );</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>,</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>               ,</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>               ADC_InitStruct-&gt;DataAlignment</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>              );</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  }</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  {</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>    <span class="comment">/* Initialization error: ADC instance is not disabled. */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>    <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a> = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  }</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a>;</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>}</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="keywordtype">void</span> LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct)</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>{</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <span class="comment">/* Set ADC_InitStruct fields to default values */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <span class="comment">/* Set fields of ADC instance */</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  ADC_InitStruct-&gt;Resolution    = LL_ADC_RESOLUTION_12B;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  ADC_InitStruct-&gt;DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  <span class="comment">/* Enable scan mode to have a generic behavior with ADC of other            */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  <span class="comment">/* STM32 families, without this setting available:                          */</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <span class="comment">/* ADC group regular sequencer and ADC group injected sequencer depend      */</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <span class="comment">/* only of their own configuration.                                         */</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  ADC_InitStruct-&gt;SequencersScanMode      = LL_ADC_SEQ_SCAN_ENABLE;</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>}</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_REG_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>{</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a> = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23">IS_ADC_ALL_INSTANCE</a>(ADCx));</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_REG_TRIG_SOURCE(ADC_REG_InitStruct-&gt;TriggerSource));</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_REG_SEQ_SCAN_LENGTH(ADC_REG_InitStruct-&gt;SequencerLength));</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  <span class="keywordflow">if</span> (ADC_REG_InitStruct-&gt;SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  {</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(ADC_REG_InitStruct-&gt;SequencerDiscont));</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  }</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_REG_CONTINUOUS_MODE(ADC_REG_InitStruct-&gt;ContinuousMode));</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct-&gt;DMATransfer));</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  <span class="comment">/* ADC group regular continuous mode and discontinuous mode                 */</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  <span class="comment">/* can not be enabled simultenaeously                                       */</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>((ADC_REG_InitStruct-&gt;ContinuousMode == LL_ADC_REG_CONV_SINGLE)</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>               || (ADC_REG_InitStruct-&gt;SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <span class="comment">/* Note: Hardware constraint (refer to description of this function):       */</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  <span class="comment">/*       ADC instance must be disabled.                                     */</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  <span class="keywordflow">if</span> (LL_ADC_IsEnabled(ADCx) == 0UL)</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  {</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>    <span class="comment">/* Configuration of ADC hierarchical scope:                               */</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>    <span class="comment">/*  - ADC group regular                                                   */</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>    <span class="comment">/*    - Set ADC group regular trigger source                              */</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    <span class="comment">/*    - Set ADC group regular sequencer length                            */</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>    <span class="comment">/*    - Set ADC group regular sequencer discontinuous mode                */</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>    <span class="comment">/*    - Set ADC group regular continuous mode                             */</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>    <span class="comment">/*    - Set ADC group regular conversion data transfer: no transfer or    */</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <span class="comment">/*      transfer by DMA, and DMA requests mode                            */</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <span class="comment">/* Note: On this STM32 series, ADC trigger edge is set when starting      */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    <span class="comment">/*       ADC conversion.                                                  */</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    <span class="comment">/*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    <span class="keywordflow">if</span> (ADC_REG_InitStruct-&gt;SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>    {</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>      <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>,</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>                 <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>                 ,</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>                 ADC_REG_InitStruct-&gt;SequencerDiscont</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>                );</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    }</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    {</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>      <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>,</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>                 <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>                 ,</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>                 LL_ADC_REG_SEQ_DISCONT_DISABLE</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>                );</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    }</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>,</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>               ,</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>               (ADC_REG_InitStruct-&gt;TriggerSource &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>)</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>               | ADC_REG_InitStruct-&gt;ContinuousMode</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>               | ADC_REG_InitStruct-&gt;DMATransfer</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>              );</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>    <span class="comment">/* Set ADC group regular sequencer length and scan direction */</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>    <span class="comment">/* Note: Hardware constraint (refer to description of this function):     */</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>    <span class="comment">/* Note: If ADC instance feature scan mode is disabled                    */</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>    <span class="comment">/*       (refer to  ADC instance initialization structure                 */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>    <span class="comment">/*       parameter @ref SequencersScanMode                                */</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>    <span class="comment">/*       or function @ref LL_ADC_SetSequencersScanMode() ),               */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>    <span class="comment">/*       this parameter is discarded.                                     */</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct-&gt;SequencerLength);</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  }</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  {</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>    <span class="comment">/* Initialization error: ADC instance is not disabled. */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>    <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a> = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  }</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a>;</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>}</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="keywordtype">void</span> LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>{</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <span class="comment">/* Set ADC_REG_InitStruct fields to default values */</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <span class="comment">/* Set fields of ADC group regular */</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <span class="comment">/* Note: On this STM32 series, ADC trigger edge is set when starting        */</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>  <span class="comment">/*       ADC conversion.                                                    */</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  <span class="comment">/*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().        */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  ADC_REG_InitStruct-&gt;TriggerSource    = LL_ADC_REG_TRIG_SOFTWARE;</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  ADC_REG_InitStruct-&gt;SequencerLength  = LL_ADC_REG_SEQ_SCAN_DISABLE;</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  ADC_REG_InitStruct-&gt;SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  ADC_REG_InitStruct-&gt;ContinuousMode   = LL_ADC_REG_CONV_SINGLE;</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  ADC_REG_InitStruct-&gt;DMATransfer      = LL_ADC_REG_DMA_TRANSFER_NONE;</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>}</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_INJ_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct)</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>{</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a> = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23">IS_ADC_ALL_INSTANCE</a>(ADCx));</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_INJ_TRIG_SOURCE(ADC_INJ_InitStruct-&gt;TriggerSource));</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_INJ_SEQ_SCAN_LENGTH(ADC_INJ_InitStruct-&gt;SequencerLength));</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  <span class="keywordflow">if</span> (ADC_INJ_InitStruct-&gt;SequencerLength != LL_ADC_INJ_SEQ_SCAN_DISABLE)</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>  {</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE(ADC_INJ_InitStruct-&gt;SequencerDiscont));</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>  }</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_LL_ADC_INJ_TRIG_AUTO(ADC_INJ_InitStruct-&gt;TrigAuto));</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  <span class="comment">/* Note: Hardware constraint (refer to description of this function):       */</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  <span class="comment">/*       ADC instance must be disabled.                                     */</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  <span class="keywordflow">if</span> (LL_ADC_IsEnabled(ADCx) == 0UL)</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>  {</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>    <span class="comment">/* Configuration of ADC hierarchical scope:                               */</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>    <span class="comment">/*  - ADC group injected                                                  */</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>    <span class="comment">/*    - Set ADC group injected trigger source                             */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>    <span class="comment">/*    - Set ADC group injected sequencer length                           */</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>    <span class="comment">/*    - Set ADC group injected sequencer discontinuous mode               */</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    <span class="comment">/*    - Set ADC group injected conversion trigger: independent or         */</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>    <span class="comment">/*      from ADC group regular                                            */</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    <span class="comment">/* Note: On this STM32 series, ADC trigger edge is set when starting      */</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    <span class="comment">/*       ADC conversion.                                                  */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    <span class="comment">/*       Refer to function @ref LL_ADC_INJ_StartConversionExtTrig().      */</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>    <span class="keywordflow">if</span> (ADC_INJ_InitStruct-&gt;SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>    {</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>      <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>,</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>                 <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>                 ,</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>                 ADC_INJ_InitStruct-&gt;SequencerDiscont</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>                 | ADC_INJ_InitStruct-&gt;TrigAuto</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>                );</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>    }</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>    {</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>      <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>,</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>                 <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>                 | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>                 ,</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>                 LL_ADC_REG_SEQ_DISCONT_DISABLE</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>                 | ADC_INJ_InitStruct-&gt;TrigAuto</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>                );</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>    }</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>,</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>               | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>               ,</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>               (ADC_INJ_InitStruct-&gt;TriggerSource &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>)</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>              );</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>    <span class="comment">/* Note: Hardware constraint (refer to description of this function):     */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>    <span class="comment">/* Note: If ADC instance feature scan mode is disabled                    */</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>    <span class="comment">/*       (refer to  ADC instance initialization structure                 */</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>    <span class="comment">/*       parameter @ref SequencersScanMode                                */</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>    <span class="comment">/*       or function @ref LL_ADC_SetSequencersScanMode() ),               */</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>    <span class="comment">/*       this parameter is discarded.                                     */</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    LL_ADC_INJ_SetSequencerLength(ADCx, ADC_INJ_InitStruct-&gt;SequencerLength);</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>  }</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>  {</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>    <span class="comment">/* Initialization error: ADC instance is not disabled. */</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>    <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a> = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  }</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a>;</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>}</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="keywordtype">void</span> LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct)</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>{</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  <span class="comment">/* Set ADC_INJ_InitStruct fields to default values */</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>  <span class="comment">/* Set fields of ADC group injected */</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  ADC_INJ_InitStruct-&gt;TriggerSource    = LL_ADC_INJ_TRIG_SOFTWARE;</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  ADC_INJ_InitStruct-&gt;SequencerLength  = LL_ADC_INJ_SEQ_SCAN_DISABLE;</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>  ADC_INJ_InitStruct-&gt;SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_DISABLE;</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  ADC_INJ_InitStruct-&gt;TrigAuto         = LL_ADC_INJ_TRIG_INDEPENDENT;</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>}</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="preprocessor">#endif </span><span class="comment">/* ADC1 || ADC2 || ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span> </div>
<div class="ttc" id="aarm__dotproduct__example__f32_8c_html_a88ccb294236ab22b00310c47164c53c3"><div class="ttname"><a href="arm__dotproduct__example__f32_8c.html#a88ccb294236ab22b00310c47164c53c3">status</a></div><div class="ttdeci">arm_status status</div><div class="ttdef"><b>Definition</b> <a href="arm__dotproduct__example__f32_8c_source.html#l00148">arm_dotproduct_example_f32.c:148</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00213">stm32f4xx.h:213</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00211">stm32f4xx.h:211</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00223">stm32f4xx.h:223</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00215">stm32f4xx.h:215</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga2204b62b378bcf08b3b9006c184c7c23"><div class="ttname"><a href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23">IS_ADC_ALL_INSTANCE</a></div><div class="ttdeci">#define IS_ADC_ALL_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08251">stm32f401xc.h:8251</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gad8a5831c786b6b265531b890a194cbe2"><div class="ttname"><a href="group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2">IS_ADC_COMMON_INSTANCE</a></div><div class="ttdeci">#define IS_ADC_COMMON_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l08253">stm32f401xc.h:8253</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00197">stm32f4xx.h:198</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdeci">@ ERROR</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00200">stm32f4xx.h:200</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a></div><div class="ttdeci">@ SUCCESS</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00199">stm32f4xx.h:199</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga017309ac4b532bc8c607388f4e2cbbec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a></div><div class="ttdeci">#define ADC_CR2_DMA</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00922">stm32f401xc.h:922</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0695c289e658b772070a7f29797e9cc3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</a></div><div class="ttdeci">#define ADC_SMPR2_SMP8</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01070">stm32f401xc.h:1070</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga07330f702208792faca3a563dc4fd9c6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a></div><div class="ttdeci">#define ADC_CR2_JEXTEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00941">stm32f401xc.h:941</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga081c3d61e5311a11cb046d56630e1fd0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</a></div><div class="ttdeci">#define ADC_SMPR2_SMP3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01040">stm32f401xc.h:1040</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a></div><div class="ttdeci">#define ADC_CR2_DDS</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00925">stm32f401xc.h:925</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1ae1998c0dd11275958e7347a92852fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</a></div><div class="ttdeci">#define ADC_SQR1_SQ13</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01114">stm32f401xc.h:1114</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1b15a9e9ce10303e233059c1de6d956c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a></div><div class="ttdeci">#define ADC_JOFR2_JOFFSET2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01089">stm32f401xc.h:1089</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga22e474b65f217ac21137b1d3f3cbb6bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</a></div><div class="ttdeci">#define ADC_SQR2_SQ10</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01179">stm32f401xc.h:1179</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga23222c591c6d926f7a741bc9346f1d8f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</a></div><div class="ttdeci">#define ADC_SQR1_SQ15</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01130">stm32f401xc.h:1130</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2925d05347e46e9c6a970214fa76bbec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</a></div><div class="ttdeci">#define ADC_SMPR1_SMP16</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01002">stm32f401xc.h:1002</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2df120cd93a177ea17946a656259129e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</a></div><div class="ttdeci">#define ADC_SMPR1_SMP13</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00984">stm32f401xc.h:984</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga308ec58a8d20dcb3a348c30c332a0a8e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a></div><div class="ttdeci">#define ADC_SQR2_SQ8</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01163">stm32f401xc.h:1163</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga32242a2c2156a012a7343bcb43d490d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a></div><div class="ttdeci">#define ADC_SMPR1_SMP10</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00966">stm32f401xc.h:966</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39a279051ef198ee34cad73743b996f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a></div><div class="ttdeci">#define ADC_JSQR_JSQ4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01279">stm32f401xc.h:1279</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3a2ee019aef4c64fffc72141f7aaab2c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a></div><div class="ttdeci">#define ADC_CCR_ADCPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01368">stm32f401xc.h:1368</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e8446a5857e5379cff8cadf822e15d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a></div><div class="ttdeci">#define ADC_JSQR_JSQ2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01263">stm32f401xc.h:1263</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3fc43f70bb3c67c639678b91d852390b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</a></div><div class="ttdeci">#define ADC_SQR3_SQ4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01229">stm32f401xc.h:1229</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga433b5a7d944666fb7abed3b107c352fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</a></div><div class="ttdeci">#define ADC_SMPR1_SMP12</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00978">stm32f401xc.h:978</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4886de74bcd3a1e545094089f76fd0b3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a></div><div class="ttdeci">#define ADC_CR1_JAWDEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00900">stm32f401xc.h:900</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga49bb71a868c9d88a0f7bbe48918b2140"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a></div><div class="ttdeci">#define ADC_CR2_CONT</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00919">stm32f401xc.h:919</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4c74d559f2a70a2e8c807b7bcaccd800"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</a></div><div class="ttdeci">#define ADC_SMPR1_SMP11</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00972">stm32f401xc.h:972</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52491114e8394648559004f3bae718d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</a></div><div class="ttdeci">#define ADC_SQR3_SQ1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01205">stm32f401xc.h:1205</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5348f83daaa38060702d7b9cfe2e4005"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</a></div><div class="ttdeci">#define ADC_SMPR2_SMP9</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01076">stm32f401xc.h:1076</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga574b4d8e90655d0432882d620e629234"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a></div><div class="ttdeci">#define ADC_CR2_EXTEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00956">stm32f401xc.h:956</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5a13b3c652e5759e2d8bc7e38889bc5e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a></div><div class="ttdeci">#define ADC_SMPR2_SMP0</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01022">stm32f401xc.h:1022</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5ae0043ad863f7710834217bc82c8ecf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</a></div><div class="ttdeci">#define ADC_SMPR1_SMP15</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00996">stm32f401xc.h:996</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5b85dd0b1708cdf1bf403b07ad51da36"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</a></div><div class="ttdeci">#define ADC_SMPR2_SMP1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01028">stm32f401xc.h:1028</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c46fc1dc6c63acf88821f46a8f6d5e7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a></div><div class="ttdeci">#define ADC_CR1_JEOCIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00876">stm32f401xc.h:876</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c9fc31f19c04033dfa98e982519c451"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a></div><div class="ttdeci">#define ADC_CR1_AWDSGL</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00882">stm32f401xc.h:882</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5eae65bad1a6c975e1911eb5ba117468"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a></div><div class="ttdeci">#define ADC_CR2_SWSTART</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00961">stm32f401xc.h:961</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga601f21b7c1e571fb8c5ff310aca021e1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</a></div><div class="ttdeci">#define ADC_SQR3_SQ3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01221">stm32f401xc.h:1221</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga60637fb25c099f8da72a8a36211f7a8c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</a></div><div class="ttdeci">#define ADC_SQR3_SQ2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01213">stm32f401xc.h:1213</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6353cb0d564410358b3a086dd0241f8c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a></div><div class="ttdeci">#define ADC_CR1_JAUTO</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00885">stm32f401xc.h:885</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga64cd99c27d07298913541dbdc31aa8ae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</a></div><div class="ttdeci">#define ADC_SMPR2_SMP6</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01058">stm32f401xc.h:1058</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d1054d6cd017e305cf6e8a864ce96c8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a></div><div class="ttdeci">#define ADC_CR2_EXTSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00949">stm32f401xc.h:949</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6e006d43fcb9fe1306745c95a1bdd651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a></div><div class="ttdeci">#define ADC_CR1_AWDEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00903">stm32f401xc.h:903</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ec6ee971fc8b2d1890858df94a5c500"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</a></div><div class="ttdeci">#define ADC_SMPR2_SMP7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01064">stm32f401xc.h:1064</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga71e4a4c233895a2e7b6dd3ca6ca849e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a></div><div class="ttdeci">#define ADC_CR1_RES</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00906">stm32f401xc.h:906</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga723792274b16b342d16d6a02fce74ba6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</a></div><div class="ttdeci">#define ADC_SQR3_SQ6</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01245">stm32f401xc.h:1245</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga743e4c3a7cefc1a193146e77791c3985"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a></div><div class="ttdeci">#define ADC_JOFR3_JOFFSET3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01094">stm32f401xc.h:1094</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7bf491b9c1542fb0d0b83fc96166362e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</a></div><div class="ttdeci">#define ADC_SQR2_SQ11</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01187">stm32f401xc.h:1187</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e745513bbc2e5e5a76ae999d5d535af"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</a></div><div class="ttdeci">#define ADC_CCR_DDS</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01360">stm32f401xc.h:1360</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8731660b1710e63d5423cd31c11be184"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</a></div><div class="ttdeci">#define ADC_SQR2_SQ12</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01195">stm32f401xc.h:1195</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga89b646f092b052d8488d2016f6290f0e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a></div><div class="ttdeci">#define ADC_CR2_ADON</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00916">stm32f401xc.h:916</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9500281fa740994b9cfa6a7df8227849"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</a></div><div class="ttdeci">#define ADC_SMPR2_SMP5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01052">stm32f401xc.h:1052</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9867370ecef7b99c32b8ecb44ad9e581"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</a></div><div class="ttdeci">#define ADC_SMPR1_SMP17</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01008">stm32f401xc.h:1008</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9c13aa04949ed520cf92613d3a619198"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a></div><div class="ttdeci">#define ADC_CCR_DELAY</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01353">stm32f401xc.h:1353</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9e346b21afcaeced784e6c80b3aa1fb4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</a></div><div class="ttdeci">#define ADC_CCR_DMA</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01363">stm32f401xc.h:1363</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa39fee2e812a7ca45998cccf32e90aea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a></div><div class="ttdeci">#define ADC_CR1_EOCIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00870">stm32f401xc.h:870</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa624d1fe34014b88873e2dfa91f79232"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a></div><div class="ttdeci">#define ADC_JSQR_JL</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01287">stm32f401xc.h:1287</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa892fda7c204bf18a33a059f28be0fba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</a></div><div class="ttdeci">#define ADC_CR1_OVRIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00911">stm32f401xc.h:911</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9f66f702fc124040956117f20ef8df4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a></div><div class="ttdeci">#define ADC_SQR2_SQ7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01155">stm32f401xc.h:1155</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaab3aa5d0e2a4b77960ec8f3b425a3eac"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a></div><div class="ttdeci">#define ADC_CR2_JEXTSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00934">stm32f401xc.h:934</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae841d68049442e4568b86322ed4be6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</a></div><div class="ttdeci">#define ADC_SQR3_SQ5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01237">stm32f401xc.h:1237</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaeab75ece0c73dd97e8f21911ed22d06"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a></div><div class="ttdeci">#define ADC_CR1_SCAN</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00879">stm32f401xc.h:879</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab0251199146cb3d0d2c1c0608fbca585"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</a></div><div class="ttdeci">#define ADC_SQR1_SQ14</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01122">stm32f401xc.h:1122</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab1574fc02a40f22fc751073e02ebb781"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</a></div><div class="ttdeci">#define ADC_SMPR1_SMP14</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00990">stm32f401xc.h:990</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabd690297fc73fca40d797f4c90800b9a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a></div><div class="ttdeci">#define ADC_CR1_DISCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00888">stm32f401xc.h:888</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac12fe8a6cc24eef2ed2e1f1525855678"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a></div><div class="ttdeci">#define ADC_CR2_JSWSTART</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00946">stm32f401xc.h:946</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac3c7d84a92899d950de236fe9d14df2c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c">ADC_SMPR1_SMP18</a></div><div class="ttdeci">#define ADC_SMPR1_SMP18</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01014">stm32f401xc.h:1014</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac7ac18b970378acf726f04ae68232c24"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a></div><div class="ttdeci">#define ADC_LTR_LT</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01109">stm32f401xc.h:1109</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacd06a2840346bf45ff335707db0b6e30"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a></div><div class="ttdeci">#define ADC_CR1_JDISCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00891">stm32f401xc.h:891</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacd44f86b189696d5a3780342516de722"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a></div><div class="ttdeci">#define ADC_CR1_AWDIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00873">stm32f401xc.h:873</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad685f031174465e636ef75a5bd7b637d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a></div><div class="ttdeci">#define ADC_HTR_HT</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01104">stm32f401xc.h:1104</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad76f97130b391455094605a6c803026c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a></div><div class="ttdeci">#define ADC_JOFR1_JOFFSET1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01084">stm32f401xc.h:1084</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad7fa15dfe51b084b36cb5df2fbf44bb2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a></div><div class="ttdeci">#define ADC_JSQR_JSQ1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01255">stm32f401xc.h:1255</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad8bb755c7059bb2d4f5e2e999d2a2677"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a></div><div class="ttdeci">#define ADC_CR1_AWDCH</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00862">stm32f401xc.h:862</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gada0937f2f6a64bd6b7531ad553471b8d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a></div><div class="ttdeci">#define ADC_JOFR4_JOFFSET4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01099">stm32f401xc.h:1099</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2fbdc1b854a54c4288402c2d3a7fca9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a></div><div class="ttdeci">#define ADC_JSQR_JSQ3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01271">stm32f401xc.h:1271</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a></div><div class="ttdeci">#define ADC_SQR1_L</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01146">stm32f401xc.h:1146</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaea6e1e298372596bcdcdf93e763b3683"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</a></div><div class="ttdeci">#define ADC_SMPR2_SMP2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01034">stm32f401xc.h:1034</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeaa416a291023449ae82e7ef39844075"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a></div><div class="ttdeci">#define ADC_CR1_DISCNUM</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00894">stm32f401xc.h:894</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeab838fcf0aace87b2163b96d208bb64"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</a></div><div class="ttdeci">#define ADC_SMPR2_SMP4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01046">stm32f401xc.h:1046</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf5950b5a7438a447584f6dd86c343362"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a></div><div class="ttdeci">#define ADC_CR2_ALIGN</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00931">stm32f401xc.h:931</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf5d91ecfc3d40cc6b1960544e526eb91"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a></div><div class="ttdeci">#define ADC_SQR2_SQ9</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01171">stm32f401xc.h:1171</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf70ab04667c7c7da0f29c0e5a6c48e68"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</a></div><div class="ttdeci">#define ADC_CCR_MULTI</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01345">stm32f401xc.h:1345</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf9dac2004ab20295e04012060ab24aeb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a></div><div class="ttdeci">#define ADC_CR2_EOCS</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00928">stm32f401xc.h:928</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc020d85a8740491ce3f218a0706f1dc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a></div><div class="ttdeci">#define ADC_CCR_TSVREFE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01376">stm32f401xc.h:1376</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafecb33099669a080cede6ce0236389e7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</a></div><div class="ttdeci">#define ADC_SQR1_SQ16</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01138">stm32f401xc.h:1138</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga54d148b91f3d356713f7e367a2243bea"><div class="ttname"><a href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a></div><div class="ttdeci">#define ADC</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00770">stm32f401xc.h:770</a></div></div>
<div class="ttc" id="astm32f4xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module&#39;s header file.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__conf_8h_source.html#l00488">stm32f4xx_hal_conf.h:488</a></div></div>
<div class="ttc" id="astm32f4xx__ll__adc_8h_html"><div class="ttname"><a href="stm32f4xx__ll__adc_8h.html">stm32f4xx_ll_adc.h</a></div><div class="ttdoc">Header file of ADC LL module.</div></div>
<div class="ttc" id="astm32f4xx__ll__bus_8h_html"><div class="ttname"><a href="stm32f4xx__ll__bus_8h.html">stm32f4xx_ll_bus.h</a></div><div class="ttdoc">Header file of BUS LL module.</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00175">stm32f401xc.h:176</a></div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00178">stm32f401xc.h:178</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00151">stm32f401xc.h:152</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a11e65074b9f06b48c17cdfa5bea9f125"><div class="ttname"><a href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">ADC_TypeDef::JOFR2</a></div><div class="ttdeci">__IO uint32_t JOFR2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00159">stm32f401xc.h:159</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a24c3512abcc90ef75cf3e9145e5dbe9b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">ADC_TypeDef::HTR</a></div><div class="ttdeci">__IO uint32_t HTR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00162">stm32f401xc.h:162</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a2fd59854223e38158b4138ee8e913ab3"><div class="ttname"><a href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">ADC_TypeDef::JOFR4</a></div><div class="ttdeci">__IO uint32_t JOFR4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00161">stm32f401xc.h:161</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3302e1bcfdfbbfeb58779d0761fb377c"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00164">stm32f401xc.h:164</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a427dda1678f254bd98b1f321d7194a3b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">ADC_TypeDef::JOFR1</a></div><div class="ttdeci">__IO uint32_t JOFR1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00158">stm32f401xc.h:158</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a613f6b76d20c1a513976b920ecd7f4f8"><div class="ttname"><a href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">ADC_TypeDef::JOFR3</a></div><div class="ttdeci">__IO uint32_t JOFR3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00160">stm32f401xc.h:160</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6ac83fae8377c7b7fcae50fa4211b0e8"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">ADC_TypeDef::SMPR2</a></div><div class="ttdeci">__IO uint32_t SMPR2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00157">stm32f401xc.h:157</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a75e0cc079831adcc051df456737d3ae4"><div class="ttname"><a href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00167">stm32f401xc.h:167</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a97e40d9928fa25a5628d6442f0aa6c0f"><div class="ttname"><a href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">ADC_TypeDef::SQR3</a></div><div class="ttdeci">__IO uint32_t SQR3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00166">stm32f401xc.h:166</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a9f8712dfef7125c0bb39db11f2b7416b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">ADC_TypeDef::LTR</a></div><div class="ttdeci">__IO uint32_t LTR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00163">stm32f401xc.h:163</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_aab440b0ad8631f5666dd32768a89cf60"><div class="ttname"><a href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">ADC_TypeDef::SQR2</a></div><div class="ttdeci">__IO uint32_t SQR2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00165">stm32f401xc.h:165</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">ADC_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00154">stm32f401xc.h:154</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">ADC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00153">stm32f401xc.h:153</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af9d6c604e365c7d9d7601bf4ef373498"><div class="ttname"><a href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00156">stm32f401xc.h:156</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">ADC_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00155">stm32f401xc.h:155</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
