<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32690 Peripheral Driver API: pwrseq_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32690 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32690</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pwrseq__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pwrseq_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pwrseq__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32690_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32690_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">lpcn</a>;                 </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">lpwkst0</a>;              </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">lpwken0</a>;              </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">lpwkst1</a>;              </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">   81</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">lpwken1</a>;              </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a717582034a99fa9c1019511215ed264c">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a717582034a99fa9c1019511215ed264c">lpwkst2</a>;              </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a159c00b43ea545c8d85c06889566c4eb">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a159c00b43ea545c8d85c06889566c4eb">lpwken2</a>;              </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#ab7bb5552d95c063e8a32520797fd7b07">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#ab7bb5552d95c063e8a32520797fd7b07">lpwkst3</a>;              </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a22bc5bc732cf6da03779cab5defad9a5">   85</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a22bc5bc732cf6da03779cab5defad9a5">lpwken3</a>;              </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#adf04b173c3879a957d21b4d43e7adfb3">   86</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#adf04b173c3879a957d21b4d43e7adfb3">lpwkst4</a>;              </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a53715506f46f4b80155e187134e966cb">   87</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a53715506f46f4b80155e187134e966cb">lpwken4</a>;              </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    __R  uint32_t rsv_0x2c;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a6e4ead1f458c574666a6299e006fd54a">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a6e4ead1f458c574666a6299e006fd54a">lppwst</a>;               </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aab82b8078892065f37a081bea2db84d6">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aab82b8078892065f37a081bea2db84d6">lppwen</a>;               </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    __R  uint32_t rsv_0x38_0x47[4];</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">   92</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">gp0</a>;                  </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aaa427340367c41c7ebfe1256fa3acdd8">   93</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aaa427340367c41c7ebfe1256fa3acdd8">gp1</a>;                  </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Register offsets for module PWRSEQ */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaf8c2b11606fbb27db53a94550588c114">  103</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPCN                  ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga983fffe86f6bf2507240984507b0eedf">  104</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKST0               ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga9d02050422bbde2399a294d16e379ecd">  105</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKEN0               ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga6fd3ae151d4daab6523e20e240182b94">  106</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKST1               ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaeab920c7ff9518b03f53fe72ef503782">  107</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKEN1               ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga260d51b1e3f596da2dac0a2c03f6432f">  108</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKST2               ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga5e9be1a8e80845fd6d67045939fe896a">  109</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKEN2               ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga3ae3b73acb27371701ae7fd672b738d6">  110</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKST3               ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga3719b942a8163670a049182b5c8bca84">  111</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKEN3               ((uint32_t)0x00000020UL) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga5038fdfae2fa677cfac70e312258ca0a">  112</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKST4               ((uint32_t)0x00000024UL) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gacd2a3cebcbfb454d3eb2410ece85d0f5">  113</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKEN4               ((uint32_t)0x00000028UL) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga261f3bc5075aa2b742ad94e2b2a74528">  114</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPPWST                ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaaf7833587e750d94ef8caa2f7608e1c6">  115</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPPWEN                ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga14e99d4c86634a9609cb98d4940cf84c">  116</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GP0                   ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaa38ae45d494882073cf9218e44fb2af4">  117</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GP1                   ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaaa0570d9e48e39bfd5ec3582c6d75375">  126</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET0_POS                  0 </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga0b0068cc1748f071ee9605faecdb7ba4">  127</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET0                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET0_POS)) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gab9a7f24c6e95f0a33e9a76e4ce7a681a">  129</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET1_POS                  1 </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gad6575ab8d5e9e56c21fb1ab4459ee06b">  130</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET1                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET1_POS)) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga22a8f954187abb0aeb686daa0af0c7c6">  132</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET2_POS                  2 </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gabf6db50ad8eee6cc51ff05f3b72e2aa9">  133</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET2                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET2_POS)) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gac6359732e7940240a4e14f2d087b4cc8">  135</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET3_POS                  3 </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaa2ef2188d16d918d087332e76aaafa57">  136</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET3                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET3_POS)) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaf96b651f301e3d59efba33cce3a4826b">  138</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET4_POS                  4 </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaf4745c74ad8acfd653c371904477cb0e">  139</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET4                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET4_POS)) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gae9a24a3174ca1a2ed3d8a724490fff3d">  141</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET5_POS                  5 </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gafdc3ff61215d220f69a32fd1e7aaaab6">  142</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET5                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET5_POS)) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gab5a1b9e249d0505eb647f13edfa6ad3e">  144</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET6_POS                  6 </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga0ed9a6ffa4fbb4cb0105801c76514224">  145</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET6                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET6_POS)) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga61e4383120b5042fa6af532ed2716dc0">  147</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET8_POS                  7 </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gab84364590bc4b6bb7019369c9d790bf7">  148</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET8                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET8_POS)) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaecdbab3f18a329cfd1f3f753e2320c51">  150</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_ISOCLK_SELECT_POS            8 </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga12b71c11e24f5841d4848abadfeb3aa0">  151</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_ISOCLK_SELECT                ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_ISOCLK_SELECT_POS)) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gab027a98ec9f291e928dc80d90225d621">  153</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_FAST_ENTRY_DIS_POS           9 </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaccc759bb3d4d0cdfd087bd312020f584">  154</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_FAST_ENTRY_DIS               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_FAST_ENTRY_DIS_POS)) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga549513920ac8a481a5747dcea703e86e">  156</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_BGOFF_POS                    11 </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga9b00be7c27b216d54e8a341646bb2cf9">  157</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_BGOFF                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_BGOFF_POS)) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga0518f439740b5c91da0ebf72b13542ea">  159</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_WKRST_POS                    31 </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gac6769e41b791eab069e9c9e177eb9cbe">  160</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_WKRST                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_WKRST_POS)) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t0.html#ga58e9a7862dcd82b541359b4c84b0cedc">  171</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST0_WAKEST_POS                0 </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t0.html#gab8407322634f2b12d88123b3a93dfa8e">  172</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST0_WAKEST                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPWKST0_WAKEST_POS)) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html#ga683e2434efe558a688605b7600369c65">  183</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN0_WAKEEN_POS                0 </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html#ga8fa11fa07a7e63481935e2b5251ecc7a">  184</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN0_WAKEEN                    ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKEN0_WAKEEN_POS)) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t1.html#gad18b6f40b1cf3519067d521f671ce904">  195</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST1_WAKEST_POS                0 </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t1.html#ga892e5b881f116b1dc635bc6cfec92f0d">  196</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST1_WAKEST                    ((uint32_t)(0x3FFUL &lt;&lt; MXC_F_PWRSEQ_LPWKST1_WAKEST_POS)) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n1.html#ga61416acd550a69437cb40bb4c48b32ed">  207</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN1_WAKEEN_POS                0 </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n1.html#gab1631819e3a4f2e2e82f36c90ea1dd49">  208</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN1_WAKEEN                    ((uint32_t)(0x3FFUL &lt;&lt; MXC_F_PWRSEQ_LPWKEN1_WAKEEN_POS)) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t2.html#ga1b6e21f0d2bde4644fca808c9033ddd5">  219</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST2_WAKEST_POS                0 </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t2.html#ga4a4668ac651df80f0cbc343b9e8592b4">  220</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST2_WAKEST                    ((uint32_t)(0xFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKST2_WAKEST_POS)) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n2.html#gafc8c191e9f058de8da87b9c99322918c">  231</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN2_WAKEEN_POS                0 </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n2.html#gaf610e7fad001bcaa3d211649b351b101">  232</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN2_WAKEEN                    ((uint32_t)(0xFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKEN2_WAKEEN_POS)) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t3.html#gab11404b60d05f0a5443a319ccbbbcd10">  243</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST3_WAKEST_POS                0 </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t3.html#gadf7efe8305bd3b09cc99547c0a060918">  244</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST3_WAKEST                    ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPWKST3_WAKEST_POS)) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n3.html#gae36e3ea772ca771df57c20e50dad5c50">  255</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN3_WAKEEN_POS                0 </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n3.html#gab1c88c88b3d9cb0bcbfb09cb855df9e3">  256</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN3_WAKEEN                    ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPWKEN3_WAKEEN_POS)) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t4.html#gaf82cbc77a10af66eb619ab7e289d8a6f">  267</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST4_WAKEST_POS                0 </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t4.html#gad87f6c4b44c663a4d1037fb7a4bad8fd">  268</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST4_WAKEST                    ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPWKST4_WAKEST_POS)) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n4.html#ga665db32cad870e60e5dbd5c5cc95c19c">  279</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN4_WAKEEN_POS                0 </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n4.html#gaf8f55b5444e4775b9fc1b17dff3186f5">  280</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN4_WAKEEN                    ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPWKEN4_WAKEEN_POS)) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga241070ff5cc3876e799d58c4022250a6">  290</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP0_POS               4 </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga272124e682920d9fd9ab59e57a7b0267">  291</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP0                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_AINCOMP0_POS)) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga094da48a8283525454f4d06eb3f1df02">  293</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_BACKUP_POS                 16 </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gafa0dbc10dc45363b21f051d425f27910">  294</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_BACKUP                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_BACKUP_POS)) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gabb688edf6899e29b51f159d3f84124fb">  296</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_RESET_POS                  17 </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga026330655219d4b9d9d6bfd3826ed80e">  297</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_RESET                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_RESET_POS)) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaff778787ef7c5f8010cb90a0e448bb45">  307</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_USBLS_POS                  0 </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga233805172d376d2247dff14b735f0f1c">  308</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_USBLS                      ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_USBLS_POS)) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gac54fa32b6c7d120e483c8938fbe5fc99">  310</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_USBVBUS_POS                2 </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga5f9c9b33ca78fdfc9d4cd809fe731b91">  311</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_USBVBUS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_USBVBUS_POS)) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga3738e66999d1b06f499863f6bdd5120b">  313</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_AINCOMP0_POS               4 </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga758be6dfc1a1195454db454ff9421dd0">  314</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_AINCOMP0                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_AINCOMP0_POS)) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga0d0de3b709fb5e323d703fed77eb4fd0">  316</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_WDT0_POS                   8 </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga1fff26dde6753545287dd784f8c11c01">  317</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_WDT0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_WDT0_POS)) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga1a9a31d1b794b5dc3b1eb2178149c7f2">  319</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_WDT1_POS                   9 </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaaaddb14ab05beaeff234d8d5f8190f4f">  320</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_WDT1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_WDT1_POS)) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga2fef7ec77c163d2f06c9b9a832d9cd59">  322</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_CPU1_POS                   10 </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga7bce67ed54f1c100fe53c8b4501b684b">  323</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_CPU1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_CPU1_POS)) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga9e54ab5d53d1d2ef8936fb43943cebb9">  325</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_TMR0_POS                   11 </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga83cff04b24a59771e482da35cc138dfb">  326</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_TMR0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_TMR0_POS)) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gab65c417c5801e4b59697fe35201f3c0a">  328</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_TMR1_POS                   12 </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga5446ef0bf6290cdec7f19d407a81e053">  329</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_TMR1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_TMR1_POS)) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga89b792af3c622d848114c5f0514436ee">  331</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_TMR2_POS                   13 </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gad4ae531fff86b3af7f4a45a6f59ec44e">  332</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_TMR2                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_TMR2_POS)) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gab9866d799c9c43bfb9a2ca8c9c7b2217">  334</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_TMR3_POS                   14 </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga5f9f0fb15bce20dfced9da3543a9cebc">  335</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_TMR3                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_TMR3_POS)) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gad26c7d4310c4fbd95f6801605547f09d">  337</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_TMR4_POS                   15 </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga2996dff6bb1235aad92f7952dd21738d">  338</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_TMR4                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_TMR4_POS)) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gab18dacf43176b967bc03a46dd4afaf36">  340</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_TMR5_POS                   16 </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gae364f8eebe2c54d6c60a1c94d66ac991">  341</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_TMR5                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_TMR5_POS)) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga9628e75b6275dd8972ef2d9e68ce8710">  343</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_UART0_POS                  17 </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gac88027c785c152c5d998f9190020b0f0">  344</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_UART0                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_UART0_POS)) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gac5b44e5da170ae7276f626403ebe4217">  346</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_UART1_POS                  18 </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaa03453fea6f1bde88eebab65c92bab6a">  347</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_UART1                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_UART1_POS)) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga0be5b83ae300d3c8f1776dbb993b791c">  349</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_UART2_POS                  19 </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gac35e008d3fbc3ba6aa36497f890d2c67">  350</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_UART2                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_UART2_POS)) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga05a5cbb2e41b472aa93a307ba51c4507">  352</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_UART3_POS                  20 </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga5d4a0dcee26a730fbe0abbd5b7e1b4bf">  353</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_UART3                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_UART3_POS)) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga6f23554ce41e09615ba071f49da32342">  355</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_I2C0_POS                   21 </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gae885cd4961c387c60cbdb7c3dc2279ac">  356</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_I2C0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_I2C0_POS)) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaa1ce170de9b701deaf434c44085a863a">  358</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_I2C1_POS                   22 </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga108324aad1091bbf59bfcd219c8ecdfd">  359</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_I2C1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_I2C1_POS)) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gab423c648c651041f32cefd043664f310">  361</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_I2C2_POS                   23 </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga4b76075c40095887ff53ef9015111789">  362</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_I2C2                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_I2C2_POS)) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga0afc9501cce80ea359938b2d98bc6c11">  364</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_I2S_POS                    24 </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga3f34b18a87c34d0cf25d3a943c08456f">  365</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_I2S                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_I2S_POS)) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaec176d857cfc67cdcdb93a135a879f7f">  367</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_SPI0_POS                   25 </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaba341148af3461c192bca89eb3439369">  368</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_SPI0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_SPI0_POS)) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga7d5a66d2931a7b8ebf0122ef333816eb">  370</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_LPCMP_POS                  26 </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga3034419751b5c12006e262ab0432551f">  371</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_LPCMP                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_LPCMP_POS)) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaa917cbc5c4f14ca3cbdc367aa0a68764">  373</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_BTLE_POS                   27 </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaeb426c949d12de670b9cbb27f3e2b5a9">  374</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_BTLE                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_BTLE_POS)) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga4cfc367d89a77085d40f525d20b0a7ac">  376</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_SPI1_POS                   28 </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gab2b3fedeaf6efb1992b5282518abcf91">  377</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_SPI1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_SPI1_POS)) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gae19656000a6c75d5746d962be0a21287">  379</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_SPI2_POS                   29 </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaf7379b77ffa63a50c7702126728cacf8">  380</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_SPI2                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_SPI2_POS)) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga9cf0f17ab041e65c2d0d5e882d672ae4">  382</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_CAN0_POS                   30 </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga87b184da2b34660544de9ddcc4e8df0e">  383</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_CAN0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_CAN0_POS)) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga804b0e81d2d5746f98b0e9bf5872ad7f">  385</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_CAN1_POS                   31 </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gadc2203ad20080159adc6824b33450e63">  386</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_CAN1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_CAN1_POS)) </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;}</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32690_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="ttc" id="group__pwrseq__registers_html_a6e4ead1f458c574666a6299e006fd54a"><div class="ttname"><a href="group__pwrseq__registers.html#a6e4ead1f458c574666a6299e006fd54a">mxc_pwrseq_regs_t::lppwst</a></div><div class="ttdeci">__IO uint32_t lppwst</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:89</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aaa427340367c41c7ebfe1256fa3acdd8"><div class="ttname"><a href="group__pwrseq__registers.html#aaa427340367c41c7ebfe1256fa3acdd8">mxc_pwrseq_regs_t::gp1</a></div><div class="ttdeci">__IO uint32_t gp1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:93</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a97f282caf7d5e2e5915beeb9c503c65d"><div class="ttname"><a href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">mxc_pwrseq_regs_t::lpwken0</a></div><div class="ttdeci">__IO uint32_t lpwken0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:79</div></div>
<div class="ttc" id="group__pwrseq__registers_html_adf04b173c3879a957d21b4d43e7adfb3"><div class="ttname"><a href="group__pwrseq__registers.html#adf04b173c3879a957d21b4d43e7adfb3">mxc_pwrseq_regs_t::lpwkst4</a></div><div class="ttdeci">__IO uint32_t lpwkst4</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:86</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a22bc5bc732cf6da03779cab5defad9a5"><div class="ttname"><a href="group__pwrseq__registers.html#a22bc5bc732cf6da03779cab5defad9a5">mxc_pwrseq_regs_t::lpwken3</a></div><div class="ttdeci">__IO uint32_t lpwken3</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:85</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a5f63f9fd8fbf27b12bb557d118c99826"><div class="ttname"><a href="group__pwrseq__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">mxc_pwrseq_regs_t::gp0</a></div><div class="ttdeci">__IO uint32_t gp0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:92</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aab82b8078892065f37a081bea2db84d6"><div class="ttname"><a href="group__pwrseq__registers.html#aab82b8078892065f37a081bea2db84d6">mxc_pwrseq_regs_t::lppwen</a></div><div class="ttdeci">__IO uint32_t lppwen</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:90</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a717582034a99fa9c1019511215ed264c"><div class="ttname"><a href="group__pwrseq__registers.html#a717582034a99fa9c1019511215ed264c">mxc_pwrseq_regs_t::lpwkst2</a></div><div class="ttdeci">__IO uint32_t lpwkst2</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:82</div></div>
<div class="ttc" id="group__pwrseq__registers_html_structmxc__pwrseq__regs__t"><div class="ttname"><a href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a></div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:76</div></div>
<div class="ttc" id="group__pwrseq__registers_html_af424cdcc2f16dc202d60854373e9c114"><div class="ttname"><a href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">mxc_pwrseq_regs_t::lpwkst1</a></div><div class="ttdeci">__IO uint32_t lpwkst1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:80</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a53715506f46f4b80155e187134e966cb"><div class="ttname"><a href="group__pwrseq__registers.html#a53715506f46f4b80155e187134e966cb">mxc_pwrseq_regs_t::lpwken4</a></div><div class="ttdeci">__IO uint32_t lpwken4</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:87</div></div>
<div class="ttc" id="group__pwrseq__registers_html_af888e712772d38e0435de7296365e579"><div class="ttname"><a href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">mxc_pwrseq_regs_t::lpcn</a></div><div class="ttdeci">__IO uint32_t lpcn</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:77</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a9c0479fb0841c945e045251f39489958"><div class="ttname"><a href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">mxc_pwrseq_regs_t::lpwkst0</a></div><div class="ttdeci">__IO uint32_t lpwkst0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:78</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a159c00b43ea545c8d85c06889566c4eb"><div class="ttname"><a href="group__pwrseq__registers.html#a159c00b43ea545c8d85c06889566c4eb">mxc_pwrseq_regs_t::lpwken2</a></div><div class="ttdeci">__IO uint32_t lpwken2</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:83</div></div>
<div class="ttc" id="group__pwrseq__registers_html_ab7bb5552d95c063e8a32520797fd7b07"><div class="ttname"><a href="group__pwrseq__registers.html#ab7bb5552d95c063e8a32520797fd7b07">mxc_pwrseq_regs_t::lpwkst3</a></div><div class="ttdeci">__IO uint32_t lpwkst3</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:84</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aa98efb241bc464987d610087c2f162cf"><div class="ttname"><a href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">mxc_pwrseq_regs_t::lpwken1</a></div><div class="ttdeci">__IO uint32_t lpwken1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:81</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_41f5b21bc3057491f33bb1e5f1b6721e.html">MAX32690</a></li><li class="navelem"><a class="el" href="dir_01da8a36c88079bb806b53d7124a4b5a.html">Include</a></li><li class="navelem"><a class="el" href="pwrseq__regs_8h.html">pwrseq_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 16:54:37 for MAX32690 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
