IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.43        Core1: 110.87        
Core2: 26.94        Core3: 114.60        
Core4: 19.08        Core5: 118.36        
Core6: 27.13        Core7: 63.17        
Core8: 27.80        Core9: 58.69        
Core10: 26.43        Core11: 74.64        
Core12: 9.80        Core13: 129.31        
Core14: 23.69        Core15: 85.54        
Core16: 23.30        Core17: 128.33        
Core18: 21.83        Core19: 124.38        
Core20: 20.20        Core21: 106.71        
Core22: 21.58        Core23: 127.43        
Core24: 19.82        Core25: 67.35        
Core26: 21.85        Core27: 72.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.25
Socket1: 95.87
DDR read Latency(ns)
Socket0: 17819.25
Socket1: 228.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.43        Core1: 110.12        
Core2: 24.90        Core3: 115.39        
Core4: 21.35        Core5: 118.25        
Core6: 19.13        Core7: 54.96        
Core8: 14.68        Core9: 55.21        
Core10: 22.34        Core11: 71.74        
Core12: 18.73        Core13: 127.38        
Core14: 23.41        Core15: 87.07        
Core16: 23.01        Core17: 129.68        
Core18: 10.31        Core19: 124.17        
Core20: 18.93        Core21: 104.31        
Core22: 20.38        Core23: 125.21        
Core24: 22.25        Core25: 63.87        
Core26: 23.59        Core27: 70.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 93.45
DDR read Latency(ns)
Socket0: 18794.32
Socket1: 234.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.31        Core1: 114.14        
Core2: 27.24        Core3: 115.41        
Core4: 26.41        Core5: 120.07        
Core6: 23.61        Core7: 61.48        
Core8: 26.06        Core9: 58.13        
Core10: 24.33        Core11: 77.28        
Core12: 21.28        Core13: 128.92        
Core14: 22.12        Core15: 85.85        
Core16: 23.14        Core17: 131.15        
Core18: 22.83        Core19: 126.06        
Core20: 16.06        Core21: 106.51        
Core22: 18.12        Core23: 127.57        
Core24: 26.58        Core25: 69.81        
Core26: 20.81        Core27: 66.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.08
Socket1: 96.21
DDR read Latency(ns)
Socket0: 19123.94
Socket1: 234.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.21        Core1: 112.66        
Core2: 27.51        Core3: 114.66        
Core4: 26.27        Core5: 120.77        
Core6: 22.66        Core7: 65.04        
Core8: 28.32        Core9: 57.49        
Core10: 24.20        Core11: 78.20        
Core12: 21.17        Core13: 129.19        
Core14: 19.64        Core15: 84.34        
Core16: 18.27        Core17: 127.69        
Core18: 10.20        Core19: 123.61        
Core20: 24.75        Core21: 106.39        
Core22: 23.01        Core23: 126.62        
Core24: 24.15        Core25: 55.56        
Core26: 20.85        Core27: 70.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.37
Socket1: 94.68
DDR read Latency(ns)
Socket0: 19407.52
Socket1: 236.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.83        Core1: 111.29        
Core2: 27.42        Core3: 115.14        
Core4: 22.84        Core5: 116.31        
Core6: 25.79        Core7: 62.30        
Core8: 27.61        Core9: 55.22        
Core10: 25.99        Core11: 72.27        
Core12: 25.69        Core13: 128.00        
Core14: 25.80        Core15: 86.47        
Core16: 14.71        Core17: 131.20        
Core18: 19.92        Core19: 124.60        
Core20: 11.60        Core21: 105.16        
Core22: 19.30        Core23: 125.03        
Core24: 24.12        Core25: 59.09        
Core26: 22.42        Core27: 70.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.63
Socket1: 93.98
DDR read Latency(ns)
Socket0: 18706.92
Socket1: 234.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.04        Core1: 112.41        
Core2: 28.30        Core3: 114.38        
Core4: 23.62        Core5: 116.35        
Core6: 20.52        Core7: 57.78        
Core8: 17.21        Core9: 55.82        
Core10: 24.33        Core11: 71.86        
Core12: 23.32        Core13: 129.74        
Core14: 10.05        Core15: 86.84        
Core16: 24.10        Core17: 129.01        
Core18: 20.82        Core19: 125.35        
Core20: 23.42        Core21: 105.43        
Core22: 21.83        Core23: 127.25        
Core24: 24.49        Core25: 64.36        
Core26: 25.89        Core27: 72.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.68
Socket1: 94.58
DDR read Latency(ns)
Socket0: 19103.33
Socket1: 235.47
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.64        Core1: 66.21        
Core2: 30.91        Core3: 110.32        
Core4: 27.00        Core5: 58.41        
Core6: 28.61        Core7: 125.31        
Core8: 26.47        Core9: 65.36        
Core10: 24.98        Core11: 131.12        
Core12: 25.19        Core13: 50.06        
Core14: 25.68        Core15: 132.21        
Core16: 28.90        Core17: 69.81        
Core18: 28.74        Core19: 65.47        
Core20: 29.05        Core21: 125.68        
Core22: 30.64        Core23: 45.31        
Core24: 21.77        Core25: 119.80        
Core26: 28.81        Core27: 124.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.02
Socket1: 82.12
DDR read Latency(ns)
Socket0: 23749.66
Socket1: 244.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.52        Core1: 58.43        
Core2: 26.28        Core3: 112.62        
Core4: 27.51        Core5: 55.43        
Core6: 10.45        Core7: 126.37        
Core8: 21.74        Core9: 62.78        
Core10: 24.68        Core11: 132.67        
Core12: 24.85        Core13: 47.70        
Core14: 22.74        Core15: 134.01        
Core16: 22.51        Core17: 75.73        
Core18: 20.22        Core19: 70.02        
Core20: 23.99        Core21: 121.76        
Core22: 12.05        Core23: 40.68        
Core24: 28.97        Core25: 120.15        
Core26: 25.29        Core27: 121.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.88
Socket1: 80.76
DDR read Latency(ns)
Socket0: 23177.52
Socket1: 249.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.09        Core1: 63.16        
Core2: 23.68        Core3: 112.63        
Core4: 10.84        Core5: 54.87        
Core6: 21.55        Core7: 118.90        
Core8: 21.75        Core9: 62.64        
Core10: 17.94        Core11: 132.41        
Core12: 24.92        Core13: 50.13        
Core14: 25.01        Core15: 133.06        
Core16: 23.77        Core17: 71.89        
Core18: 13.70        Core19: 66.27        
Core20: 19.12        Core21: 120.40        
Core22: 27.68        Core23: 40.32        
Core24: 30.41        Core25: 120.47        
Core26: 24.88        Core27: 121.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.73
Socket1: 80.30
DDR read Latency(ns)
Socket0: 22851.39
Socket1: 250.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.39        Core1: 69.27        
Core2: 29.21        Core3: 111.39        
Core4: 13.19        Core5: 52.91        
Core6: 20.31        Core7: 128.02        
Core8: 10.84        Core9: 62.44        
Core10: 24.17        Core11: 133.33        
Core12: 25.94        Core13: 41.09        
Core14: 25.08        Core15: 132.02        
Core16: 27.12        Core17: 73.13        
Core18: 22.39        Core19: 64.97        
Core20: 20.46        Core21: 123.98        
Core22: 21.70        Core23: 39.35        
Core24: 27.80        Core25: 117.16        
Core26: 26.85        Core27: 122.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.08
Socket1: 79.43
DDR read Latency(ns)
Socket0: 22938.08
Socket1: 249.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.44        Core1: 66.38        
Core2: 29.32        Core3: 113.16        
Core4: 26.62        Core5: 54.57        
Core6: 21.03        Core7: 121.95        
Core8: 13.15        Core9: 65.60        
Core10: 20.87        Core11: 132.89        
Core12: 24.97        Core13: 44.03        
Core14: 24.23        Core15: 133.38        
Core16: 23.52        Core17: 71.42        
Core18: 23.56        Core19: 66.16        
Core20: 22.30        Core21: 122.63        
Core22: 20.15        Core23: 44.35        
Core24: 26.44        Core25: 120.57        
Core26: 26.92        Core27: 121.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.19
Socket1: 80.77
DDR read Latency(ns)
Socket0: 23013.24
Socket1: 249.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.04        Core1: 67.00        
Core2: 30.05        Core3: 113.76        
Core4: 9.42        Core5: 58.99        
Core6: 21.44        Core7: 122.84        
Core8: 22.79        Core9: 65.36        
Core10: 27.50        Core11: 131.51        
Core12: 25.00        Core13: 46.75        
Core14: 25.82        Core15: 134.36        
Core16: 25.85        Core17: 77.92        
Core18: 26.49        Core19: 71.49        
Core20: 26.77        Core21: 122.96        
Core22: 24.53        Core23: 48.33        
Core24: 30.50        Core25: 123.52        
Core26: 25.35        Core27: 126.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.47
Socket1: 84.25
DDR read Latency(ns)
Socket0: 23320.78
Socket1: 251.16
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.28        Core1: 119.38        
Core2: 23.74        Core3: 108.15        
Core4: 23.31        Core5: 118.27        
Core6: 14.24        Core7: 68.55        
Core8: 24.01        Core9: 47.14        
Core10: 21.49        Core11: 41.34        
Core12: 10.75        Core13: 126.32        
Core14: 19.75        Core15: 99.86        
Core16: 20.54        Core17: 136.18        
Core18: 19.52        Core19: 121.97        
Core20: 19.91        Core21: 109.93        
Core22: 24.13        Core23: 129.54        
Core24: 20.85        Core25: 103.81        
Core26: 24.51        Core27: 77.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.25
Socket1: 98.31
DDR read Latency(ns)
Socket0: 18062.07
Socket1: 231.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.49        Core1: 117.37        
Core2: 18.94        Core3: 107.61        
Core4: 20.74        Core5: 123.32        
Core6: 22.16        Core7: 63.02        
Core8: 23.34        Core9: 48.35        
Core10: 22.05        Core11: 43.30        
Core12: 14.39        Core13: 128.25        
Core14: 24.02        Core15: 97.26        
Core16: 18.82        Core17: 137.01        
Core18: 20.43        Core19: 123.33        
Core20: 28.03        Core21: 109.95        
Core22: 23.28        Core23: 131.30        
Core24: 25.80        Core25: 104.06        
Core26: 24.99        Core27: 73.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.10
Socket1: 98.04
DDR read Latency(ns)
Socket0: 17836.96
Socket1: 235.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.06        Core1: 120.00        
Core2: 23.26        Core3: 105.58        
Core4: 25.74        Core5: 118.69        
Core6: 10.52        Core7: 62.99        
Core8: 22.41        Core9: 46.60        
Core10: 16.37        Core11: 41.13        
Core12: 18.86        Core13: 126.50        
Core14: 18.74        Core15: 97.29        
Core16: 23.05        Core17: 138.24        
Core18: 18.91        Core19: 119.49        
Core20: 22.38        Core21: 108.60        
Core22: 24.24        Core23: 130.68        
Core24: 23.99        Core25: 99.20        
Core26: 18.30        Core27: 73.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.15
Socket1: 96.37
DDR read Latency(ns)
Socket0: 17324.80
Socket1: 235.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.06        Core1: 120.05        
Core2: 28.34        Core3: 107.77        
Core4: 26.39        Core5: 121.01        
Core6: 11.32        Core7: 59.20        
Core8: 23.26        Core9: 47.79        
Core10: 22.02        Core11: 40.70        
Core12: 19.48        Core13: 126.15        
Core14: 20.89        Core15: 98.51        
Core16: 26.82        Core17: 136.62        
Core18: 26.61        Core19: 122.79        
Core20: 29.26        Core21: 109.65        
Core22: 24.23        Core23: 130.92        
Core24: 24.68        Core25: 103.74        
Core26: 26.95        Core27: 77.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.27
Socket1: 97.30
DDR read Latency(ns)
Socket0: 18233.30
Socket1: 235.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.66        Core1: 119.81        
Core2: 25.44        Core3: 107.03        
Core4: 29.81        Core5: 120.08        
Core6: 18.76        Core7: 58.09        
Core8: 24.21        Core9: 46.54        
Core10: 27.36        Core11: 45.32        
Core12: 21.82        Core13: 128.79        
Core14: 23.83        Core15: 97.27        
Core16: 21.40        Core17: 139.14        
Core18: 25.22        Core19: 124.47        
Core20: 10.40        Core21: 109.49        
Core22: 25.35        Core23: 131.50        
Core24: 22.33        Core25: 103.72        
Core26: 23.53        Core27: 75.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.23
Socket1: 97.87
DDR read Latency(ns)
Socket0: 17992.12
Socket1: 235.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.25        Core1: 119.14        
Core2: 22.39        Core3: 107.15        
Core4: 29.10        Core5: 121.69        
Core6: 10.38        Core7: 65.00        
Core8: 23.97        Core9: 46.31        
Core10: 23.44        Core11: 43.66        
Core12: 21.12        Core13: 125.89        
Core14: 23.28        Core15: 99.85        
Core16: 19.36        Core17: 137.70        
Core18: 24.75        Core19: 121.15        
Core20: 13.53        Core21: 109.78        
Core22: 22.55        Core23: 130.39        
Core24: 21.17        Core25: 105.28        
Core26: 28.43        Core27: 67.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.06
Socket1: 97.39
DDR read Latency(ns)
Socket0: 17718.87
Socket1: 236.10
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.26        Core1: 117.46        
Core2: 24.94        Core3: 111.83        
Core4: 22.36        Core5: 117.98        
Core6: 16.77        Core7: 87.51        
Core8: 19.68        Core9: 66.86        
Core10: 9.80        Core11: 67.83        
Core12: 20.48        Core13: 125.19        
Core14: 20.35        Core15: 67.64        
Core16: 20.23        Core17: 128.86        
Core18: 18.92        Core19: 123.34        
Core20: 21.80        Core21: 87.56        
Core22: 28.10        Core23: 126.30        
Core24: 26.64        Core25: 79.17        
Core26: 23.74        Core27: 96.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.90
Socket1: 98.32
DDR read Latency(ns)
Socket0: 18605.95
Socket1: 228.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.02        Core1: 118.86        
Core2: 24.87        Core3: 111.49        
Core4: 15.67        Core5: 116.94        
Core6: 25.00        Core7: 87.31        
Core8: 21.59        Core9: 67.31        
Core10: 22.57        Core11: 70.82        
Core12: 20.23        Core13: 126.89        
Core14: 10.17        Core15: 68.41        
Core16: 19.01        Core17: 129.24        
Core18: 21.84        Core19: 123.27        
Core20: 19.58        Core21: 88.19        
Core22: 18.50        Core23: 125.39        
Core24: 21.60        Core25: 78.92        
Core26: 23.76        Core27: 97.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 98.91
DDR read Latency(ns)
Socket0: 19356.95
Socket1: 233.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.57        Core1: 119.16        
Core2: 22.97        Core3: 112.08        
Core4: 24.44        Core5: 116.70        
Core6: 24.13        Core7: 84.90        
Core8: 30.62        Core9: 59.80        
Core10: 21.30        Core11: 69.21        
Core12: 24.05        Core13: 123.82        
Core14: 20.23        Core15: 66.00        
Core16: 25.40        Core17: 126.77        
Core18: 28.48        Core19: 124.80        
Core20: 24.28        Core21: 87.79        
Core22: 11.57        Core23: 125.12        
Core24: 21.70        Core25: 82.91        
Core26: 24.96        Core27: 96.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.76
Socket1: 98.41
DDR read Latency(ns)
Socket0: 19091.87
Socket1: 233.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.23        Core1: 117.02        
Core2: 23.56        Core3: 112.67        
Core4: 24.35        Core5: 118.96        
Core6: 23.79        Core7: 84.20        
Core8: 22.49        Core9: 60.56        
Core10: 20.27        Core11: 67.08        
Core12: 22.45        Core13: 124.49        
Core14: 10.95        Core15: 74.81        
Core16: 18.65        Core17: 126.70        
Core18: 15.75        Core19: 122.63        
Core20: 19.88        Core21: 91.00        
Core22: 20.06        Core23: 127.49        
Core24: 23.54        Core25: 76.32        
Core26: 22.81        Core27: 96.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.63
Socket1: 98.70
DDR read Latency(ns)
Socket0: 19170.83
Socket1: 233.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.83        Core1: 116.35        
Core2: 23.97        Core3: 110.77        
Core4: 24.27        Core5: 116.42        
Core6: 24.20        Core7: 84.50        
Core8: 25.30        Core9: 58.91        
Core10: 20.41        Core11: 71.96        
Core12: 19.49        Core13: 126.26        
Core14: 11.30        Core15: 75.70        
Core16: 21.97        Core17: 124.59        
Core18: 21.02        Core19: 124.45        
Core20: 19.43        Core21: 84.55        
Core22: 21.94        Core23: 125.35        
Core24: 22.49        Core25: 80.30        
Core26: 23.66        Core27: 94.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.19
Socket1: 98.54
DDR read Latency(ns)
Socket0: 19029.53
Socket1: 233.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.69        Core1: 118.69        
Core2: 23.54        Core3: 112.26        
Core4: 24.39        Core5: 116.90        
Core6: 23.88        Core7: 83.98        
Core8: 23.70        Core9: 59.30        
Core10: 19.85        Core11: 65.49        
Core12: 10.84        Core13: 126.11        
Core14: 18.84        Core15: 66.63        
Core16: 21.28        Core17: 127.16        
Core18: 22.37        Core19: 123.84        
Core20: 24.87        Core21: 84.95        
Core22: 24.21        Core23: 126.23        
Core24: 24.11        Core25: 83.91        
Core26: 24.90        Core27: 96.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.17
Socket1: 97.87
DDR read Latency(ns)
Socket0: 19249.80
Socket1: 233.08
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.48        Core1: 62.56        
Core2: 27.89        Core3: 115.02        
Core4: 25.18        Core5: 70.49        
Core6: 10.84        Core7: 130.79        
Core8: 29.50        Core9: 56.83        
Core10: 22.11        Core11: 125.31        
Core12: 20.97        Core13: 35.65        
Core14: 30.96        Core15: 128.67        
Core16: 30.60        Core17: 48.01        
Core18: 23.19        Core19: 48.66        
Core20: 26.62        Core21: 117.41        
Core22: 26.06        Core23: 42.94        
Core24: 26.96        Core25: 122.43        
Core26: 26.52        Core27: 124.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.14
Socket1: 75.30
DDR read Latency(ns)
Socket0: 20742.50
Socket1: 244.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.73        Core1: 67.22        
Core2: 32.31        Core3: 116.78        
Core4: 28.97        Core5: 74.38        
Core6: 15.44        Core7: 132.30        
Core8: 23.21        Core9: 61.33        
Core10: 22.89        Core11: 125.50        
Core12: 20.62        Core13: 37.10        
Core14: 10.78        Core15: 129.40        
Core16: 21.96        Core17: 53.72        
Core18: 22.41        Core19: 49.48        
Core20: 21.92        Core21: 120.36        
Core22: 26.89        Core23: 53.01        
Core24: 27.67        Core25: 124.19        
Core26: 25.62        Core27: 125.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.09
Socket1: 79.41
DDR read Latency(ns)
Socket0: 22327.00
Socket1: 249.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.93        Core1: 64.83        
Core2: 23.63        Core3: 115.58        
Core4: 24.00        Core5: 67.18        
Core6: 20.57        Core7: 132.98        
Core8: 19.39        Core9: 56.82        
Core10: 22.69        Core11: 125.53        
Core12: 24.57        Core13: 37.47        
Core14: 14.49        Core15: 128.57        
Core16: 24.26        Core17: 53.28        
Core18: 22.73        Core19: 46.14        
Core20: 22.61        Core21: 117.48        
Core22: 25.33        Core23: 47.56        
Core24: 10.83        Core25: 122.01        
Core26: 20.92        Core27: 120.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.49
Socket1: 76.80
DDR read Latency(ns)
Socket0: 21603.39
Socket1: 249.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.85        Core1: 65.63        
Core2: 12.46        Core3: 115.74        
Core4: 21.28        Core5: 74.33        
Core6: 28.09        Core7: 131.81        
Core8: 23.82        Core9: 58.99        
Core10: 21.01        Core11: 128.53        
Core12: 23.42        Core13: 41.26        
Core14: 20.33        Core15: 130.31        
Core16: 23.96        Core17: 52.37        
Core18: 29.40        Core19: 52.58        
Core20: 26.15        Core21: 120.49        
Core22: 27.31        Core23: 54.61        
Core24: 13.02        Core25: 126.39        
Core26: 25.72        Core27: 125.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.30
Socket1: 80.68
DDR read Latency(ns)
Socket0: 22423.67
Socket1: 251.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.24        Core1: 63.84        
Core2: 27.44        Core3: 115.63        
Core4: 11.87        Core5: 73.11        
Core6: 22.20        Core7: 131.32        
Core8: 19.52        Core9: 57.96        
Core10: 20.27        Core11: 125.23        
Core12: 24.26        Core13: 35.97        
Core14: 30.60        Core15: 128.95        
Core16: 23.94        Core17: 50.14        
Core18: 27.52        Core19: 45.89        
Core20: 24.35        Core21: 116.91        
Core22: 27.39        Core23: 51.20        
Core24: 27.65        Core25: 122.08        
Core26: 26.69        Core27: 121.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.56
Socket1: 76.78
DDR read Latency(ns)
Socket0: 22381.76
Socket1: 250.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.18        Core1: 64.97        
Core2: 39.02        Core3: 116.75        
Core4: 17.23        Core5: 71.50        
Core6: 37.94        Core7: 131.43        
Core8: 23.22        Core9: 53.68        
Core10: 26.00        Core11: 125.40        
Core12: 35.07        Core13: 40.56        
Core14: 26.67        Core15: 128.81        
Core16: 36.91        Core17: 51.98        
Core18: 33.04        Core19: 48.50        
Core20: 31.83        Core21: 118.79        
Core22: 28.28        Core23: 51.10        
Core24: 28.33        Core25: 121.68        
Core26: 29.07        Core27: 119.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.54
Socket1: 78.33
DDR read Latency(ns)
Socket0: 22646.03
Socket1: 251.57
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.34        Core1: 95.74        
Core2: 21.90        Core3: 114.63        
Core4: 31.44        Core5: 49.78        
Core6: 24.60        Core7: 131.61        
Core8: 21.14        Core9: 60.00        
Core10: 10.05        Core11: 136.10        
Core12: 19.87        Core13: 38.90        
Core14: 23.07        Core15: 132.48        
Core16: 25.59        Core17: 41.76        
Core18: 26.52        Core19: 90.65        
Core20: 23.57        Core21: 119.98        
Core22: 18.14        Core23: 33.80        
Core24: 24.43        Core25: 117.33        
Core26: 26.86        Core27: 119.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.01
Socket1: 78.42
DDR read Latency(ns)
Socket0: 20113.67
Socket1: 244.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.98        Core1: 96.46        
Core2: 11.80        Core3: 118.49        
Core4: 20.99        Core5: 53.41        
Core6: 23.83        Core7: 134.83        
Core8: 21.60        Core9: 60.42        
Core10: 19.76        Core11: 137.40        
Core12: 23.76        Core13: 40.02        
Core14: 20.39        Core15: 134.83        
Core16: 25.80        Core17: 49.33        
Core18: 25.59        Core19: 91.29        
Core20: 27.35        Core21: 121.85        
Core22: 16.50        Core23: 35.99        
Core24: 22.01        Core25: 120.91        
Core26: 22.78        Core27: 124.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.33
Socket1: 82.08
DDR read Latency(ns)
Socket0: 21870.28
Socket1: 252.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.81        Core1: 89.53        
Core2: 11.55        Core3: 116.46        
Core4: 21.04        Core5: 48.45        
Core6: 19.25        Core7: 134.12        
Core8: 21.87        Core9: 56.66        
Core10: 20.49        Core11: 132.64        
Core12: 22.44        Core13: 36.73        
Core14: 23.99        Core15: 130.44        
Core16: 25.67        Core17: 42.12        
Core18: 24.15        Core19: 87.83        
Core20: 17.25        Core21: 121.13        
Core22: 21.52        Core23: 38.65        
Core24: 19.80        Core25: 121.40        
Core26: 22.20        Core27: 124.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.30
Socket1: 78.72
DDR read Latency(ns)
Socket0: 21324.97
Socket1: 250.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.10        Core1: 93.54        
Core2: 32.69        Core3: 115.28        
Core4: 27.55        Core5: 48.14        
Core6: 30.81        Core7: 129.83        
Core8: 29.86        Core9: 56.50        
Core10: 30.88        Core11: 132.97        
Core12: 30.16        Core13: 36.24        
Core14: 30.97        Core15: 132.59        
Core16: 26.44        Core17: 41.38        
Core18: 26.75        Core19: 87.79        
Core20: 28.45        Core21: 120.43        
Core22: 26.00        Core23: 33.52        
Core24: 25.24        Core25: 118.49        
Core26: 24.88        Core27: 120.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.60
Socket1: 77.44
DDR read Latency(ns)
Socket0: 22138.69
Socket1: 248.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.62        Core1: 93.16        
Core2: 15.98        Core3: 115.48        
Core4: 30.75        Core5: 47.87        
Core6: 25.82        Core7: 131.94        
Core8: 19.60        Core9: 56.93        
Core10: 25.20        Core11: 134.05        
Core12: 19.38        Core13: 36.46        
Core14: 27.53        Core15: 127.75        
Core16: 26.24        Core17: 42.83        
Core18: 26.04        Core19: 88.31        
Core20: 28.16        Core21: 118.57        
Core22: 28.13        Core23: 34.81        
Core24: 25.75        Core25: 117.84        
Core26: 27.42        Core27: 121.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.44
Socket1: 78.01
DDR read Latency(ns)
Socket0: 20859.14
Socket1: 250.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.20        Core1: 92.33        
Core2: 12.48        Core3: 114.59        
Core4: 19.55        Core5: 49.44        
Core6: 23.37        Core7: 132.16        
Core8: 15.54        Core9: 60.13        
Core10: 27.00        Core11: 133.36        
Core12: 24.18        Core13: 31.86        
Core14: 23.60        Core15: 133.36        
Core16: 26.02        Core17: 44.31        
Core18: 25.23        Core19: 89.26        
Core20: 27.78        Core21: 119.93        
Core22: 26.09        Core23: 35.27        
Core24: 23.56        Core25: 119.24        
Core26: 23.83        Core27: 120.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.06
Socket1: 77.52
DDR read Latency(ns)
Socket0: 21088.09
Socket1: 251.33
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.77        Core1: 85.22        
Core2: 32.21        Core3: 111.73        
Core4: 24.92        Core5: 64.51        
Core6: 24.40        Core7: 125.73        
Core8: 30.67        Core9: 68.18        
Core10: 14.00        Core11: 131.47        
Core12: 10.91        Core13: 50.94        
Core14: 18.67        Core15: 131.18        
Core16: 23.84        Core17: 60.10        
Core18: 26.93        Core19: 41.72        
Core20: 23.89        Core21: 121.67        
Core22: 18.62        Core23: 40.17        
Core24: 17.18        Core25: 122.23        
Core26: 21.54        Core27: 113.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.80
Socket1: 79.39
DDR read Latency(ns)
Socket0: 21466.51
Socket1: 245.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.12        Core1: 78.98        
Core2: 32.08        Core3: 111.23        
Core4: 31.63        Core5: 65.71        
Core6: 28.26        Core7: 132.12        
Core8: 30.14        Core9: 67.23        
Core10: 28.44        Core11: 130.61        
Core12: 27.31        Core13: 51.30        
Core14: 22.41        Core15: 135.09        
Core16: 23.93        Core17: 64.25        
Core18: 26.12        Core19: 41.96        
Core20: 26.38        Core21: 123.84        
Core22: 28.46        Core23: 43.05        
Core24: 27.31        Core25: 124.89        
Core26: 28.02        Core27: 113.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 80.17
DDR read Latency(ns)
Socket0: 23234.24
Socket1: 251.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.41        Core1: 82.14        
Core2: 33.31        Core3: 112.37        
Core4: 26.73        Core5: 63.16        
Core6: 21.37        Core7: 132.84        
Core8: 21.39        Core9: 67.89        
Core10: 10.13        Core11: 131.41        
Core12: 15.62        Core13: 54.71        
Core14: 20.42        Core15: 132.72        
Core16: 21.04        Core17: 63.86        
Core18: 25.49        Core19: 39.40        
Core20: 15.18        Core21: 123.12        
Core22: 25.93        Core23: 46.39        
Core24: 24.41        Core25: 122.52        
Core26: 20.44        Core27: 111.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.29
Socket1: 80.73
DDR read Latency(ns)
Socket0: 22303.11
Socket1: 251.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.42        Core1: 82.44        
Core2: 28.89        Core3: 111.61        
Core4: 29.78        Core5: 61.97        
Core6: 21.20        Core7: 128.77        
Core8: 26.09        Core9: 67.18        
Core10: 11.15        Core11: 129.50        
Core12: 18.49        Core13: 53.06        
Core14: 25.19        Core15: 133.14        
Core16: 21.91        Core17: 59.70        
Core18: 20.03        Core19: 42.73        
Core20: 21.25        Core21: 120.66        
Core22: 26.14        Core23: 43.84        
Core24: 25.00        Core25: 122.18        
Core26: 22.84        Core27: 112.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.37
Socket1: 79.64
DDR read Latency(ns)
Socket0: 22037.55
Socket1: 248.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.50        Core1: 79.71        
Core2: 33.30        Core3: 110.98        
Core4: 25.28        Core5: 64.30        
Core6: 21.28        Core7: 128.39        
Core8: 10.23        Core9: 65.97        
Core10: 17.61        Core11: 127.58        
Core12: 23.11        Core13: 48.54        
Core14: 19.22        Core15: 132.40        
Core16: 18.99        Core17: 63.34        
Core18: 20.83        Core19: 47.04        
Core20: 29.70        Core21: 121.98        
Core22: 26.27        Core23: 42.47        
Core24: 25.69        Core25: 122.47        
Core26: 23.98        Core27: 113.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.24
Socket1: 79.90
DDR read Latency(ns)
Socket0: 21306.81
Socket1: 251.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.49        Core1: 84.05        
Core2: 28.50        Core3: 110.93        
Core4: 24.19        Core5: 63.49        
Core6: 22.08        Core7: 131.76        
Core8: 21.47        Core9: 68.28        
Core10: 22.23        Core11: 131.23        
Core12: 25.04        Core13: 54.08        
Core14: 10.49        Core15: 133.12        
Core16: 20.58        Core17: 66.16        
Core18: 21.97        Core19: 43.01        
Core20: 23.52        Core21: 119.22        
Core22: 21.76        Core23: 44.55        
Core24: 26.57        Core25: 121.61        
Core26: 25.22        Core27: 113.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.84
Socket1: 81.26
DDR read Latency(ns)
Socket0: 21740.96
Socket1: 250.61
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.12        Core1: 55.44        
Core2: 27.82        Core3: 111.26        
Core4: 18.44        Core5: 78.88        
Core6: 23.58        Core7: 136.45        
Core8: 22.40        Core9: 60.19        
Core10: 20.95        Core11: 133.46        
Core12: 10.25        Core13: 46.22        
Core14: 23.39        Core15: 134.41        
Core16: 24.94        Core17: 37.41        
Core18: 24.92        Core19: 78.44        
Core20: 26.82        Core21: 123.59        
Core22: 26.74        Core23: 38.15        
Core24: 23.59        Core25: 118.40        
Core26: 20.43        Core27: 126.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.49
Socket1: 78.32
DDR read Latency(ns)
Socket0: 22664.01
Socket1: 247.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.13        Core1: 53.67        
Core2: 27.57        Core3: 111.74        
Core4: 21.35        Core5: 76.56        
Core6: 20.86        Core7: 134.50        
Core8: 22.81        Core9: 59.08        
Core10: 10.55        Core11: 137.85        
Core12: 20.19        Core13: 47.05        
Core14: 21.11        Core15: 132.90        
Core16: 21.57        Core17: 37.41        
Core18: 22.09        Core19: 78.50        
Core20: 26.43        Core21: 121.35        
Core22: 26.13        Core23: 36.12        
Core24: 26.35        Core25: 117.99        
Core26: 23.86        Core27: 126.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.36
Socket1: 77.21
DDR read Latency(ns)
Socket0: 23322.58
Socket1: 250.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.13        Core1: 53.66        
Core2: 23.22        Core3: 111.13        
Core4: 24.98        Core5: 80.09        
Core6: 23.73        Core7: 133.15        
Core8: 17.43        Core9: 57.89        
Core10: 21.89        Core11: 133.96        
Core12: 19.89        Core13: 41.38        
Core14: 10.38        Core15: 124.95        
Core16: 23.22        Core17: 34.18        
Core18: 22.51        Core19: 79.34        
Core20: 26.53        Core21: 120.15        
Core22: 24.47        Core23: 36.20        
Core24: 24.76        Core25: 118.51        
Core26: 23.86        Core27: 122.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.84
Socket1: 75.62
DDR read Latency(ns)
Socket0: 21457.26
Socket1: 249.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.18        Core1: 54.41        
Core2: 18.07        Core3: 110.06        
Core4: 23.80        Core5: 78.07        
Core6: 20.76        Core7: 135.06        
Core8: 23.68        Core9: 64.32        
Core10: 22.21        Core11: 130.72        
Core12: 21.48        Core13: 47.88        
Core14: 23.51        Core15: 132.50        
Core16: 10.53        Core17: 36.69        
Core18: 20.86        Core19: 76.71        
Core20: 27.32        Core21: 121.86        
Core22: 26.84        Core23: 35.43        
Core24: 23.63        Core25: 115.85        
Core26: 25.70        Core27: 121.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.80
Socket1: 76.61
DDR read Latency(ns)
Socket0: 24181.49
Socket1: 251.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.57        Core1: 52.50        
Core2: 28.28        Core3: 108.39        
Core4: 30.26        Core5: 72.16        
Core6: 28.36        Core7: 137.62        
Core8: 28.55        Core9: 59.62        
Core10: 28.71        Core11: 135.97        
Core12: 29.75        Core13: 40.59        
Core14: 28.98        Core15: 131.40        
Core16: 18.55        Core17: 37.41        
Core18: 23.13        Core19: 75.48        
Core20: 25.84        Core21: 118.88        
Core22: 26.89        Core23: 33.40        
Core24: 25.94        Core25: 117.71        
Core26: 25.10        Core27: 125.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.98
Socket1: 74.70
DDR read Latency(ns)
Socket0: 24513.39
Socket1: 248.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.97        Core1: 52.83        
Core2: 28.22        Core3: 111.24        
Core4: 29.44        Core5: 81.70        
Core6: 26.85        Core7: 134.37        
Core8: 24.23        Core9: 60.16        
Core10: 20.41        Core11: 127.10        
Core12: 21.51        Core13: 39.01        
Core14: 10.49        Core15: 131.99        
Core16: 29.98        Core17: 34.44        
Core18: 24.17        Core19: 77.21        
Core20: 26.42        Core21: 119.25        
Core22: 25.30        Core23: 38.06        
Core24: 24.19        Core25: 118.30        
Core26: 23.52        Core27: 124.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.58
Socket1: 75.52
DDR read Latency(ns)
Socket0: 23929.45
Socket1: 249.35
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.62        Core1: 65.13        
Core2: 26.66        Core3: 108.77        
Core4: 22.24        Core5: 79.59        
Core6: 20.97        Core7: 133.54        
Core8: 21.39        Core9: 56.23        
Core10: 23.26        Core11: 118.21        
Core12: 23.54        Core13: 37.02        
Core14: 26.14        Core15: 131.59        
Core16: 25.22        Core17: 32.33        
Core18: 26.78        Core19: 59.15        
Core20: 25.90        Core21: 122.83        
Core22: 23.55        Core23: 63.63        
Core24: 25.81        Core25: 114.29        
Core26: 12.05        Core27: 122.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.91
Socket1: 76.73
DDR read Latency(ns)
Socket0: 20698.90
Socket1: 248.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.59        Core1: 66.67        
Core2: 12.13        Core3: 110.25        
Core4: 20.61        Core5: 77.01        
Core6: 21.23        Core7: 129.95        
Core8: 19.73        Core9: 58.56        
Core10: 22.00        Core11: 121.95        
Core12: 20.85        Core13: 31.24        
Core14: 19.61        Core15: 127.52        
Core16: 24.20        Core17: 30.20        
Core18: 26.82        Core19: 60.61        
Core20: 27.96        Core21: 120.47        
Core22: 26.95        Core23: 59.22        
Core24: 22.21        Core25: 113.54        
Core26: 14.23        Core27: 118.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.95
Socket1: 74.84
DDR read Latency(ns)
Socket0: 20779.04
Socket1: 248.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.15        Core1: 66.85        
Core2: 21.50        Core3: 109.08        
Core4: 26.07        Core5: 76.75        
Core6: 22.31        Core7: 132.71        
Core8: 27.67        Core9: 59.22        
Core10: 27.55        Core11: 130.23        
Core12: 28.35        Core13: 32.55        
Core14: 27.54        Core15: 127.73        
Core16: 26.83        Core17: 31.29        
Core18: 26.85        Core19: 60.61        
Core20: 27.00        Core21: 120.49        
Core22: 19.05        Core23: 58.63        
Core24: 25.51        Core25: 118.48        
Core26: 25.95        Core27: 120.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.78
Socket1: 75.95
DDR read Latency(ns)
Socket0: 21236.79
Socket1: 249.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.73        Core1: 68.09        
Core2: 28.06        Core3: 109.66        
Core4: 21.58        Core5: 75.58        
Core6: 25.04        Core7: 132.52        
Core8: 22.27        Core9: 54.67        
Core10: 20.62        Core11: 124.30        
Core12: 11.12        Core13: 33.09        
Core14: 20.97        Core15: 125.88        
Core16: 25.02        Core17: 30.05        
Core18: 26.82        Core19: 59.87        
Core20: 24.86        Core21: 122.24        
Core22: 28.30        Core23: 64.06        
Core24: 25.60        Core25: 117.25        
Core26: 27.35        Core27: 117.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.55
Socket1: 75.79
DDR read Latency(ns)
Socket0: 20940.12
Socket1: 249.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 73.63        
Core2: 33.29        Core3: 112.48        
Core4: 10.71        Core5: 81.65        
Core6: 18.74        Core7: 137.28        
Core8: 19.92        Core9: 56.12        
Core10: 23.91        Core11: 131.00        
Core12: 13.59        Core13: 36.35        
Core14: 23.22        Core15: 131.44        
Core16: 25.37        Core17: 36.20        
Core18: 26.70        Core19: 63.88        
Core20: 27.18        Core21: 123.00        
Core22: 24.12        Core23: 61.44        
Core24: 22.41        Core25: 122.14        
Core26: 24.47        Core27: 123.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.71
Socket1: 80.45
DDR read Latency(ns)
Socket0: 21288.95
Socket1: 249.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.96        Core1: 72.58        
Core2: 24.70        Core3: 111.35        
Core4: 13.82        Core5: 77.41        
Core6: 22.90        Core7: 131.91        
Core8: 16.85        Core9: 53.94        
Core10: 10.96        Core11: 122.32        
Core12: 22.26        Core13: 33.05        
Core14: 23.77        Core15: 125.07        
Core16: 25.73        Core17: 34.25        
Core18: 26.41        Core19: 58.42        
Core20: 27.36        Core21: 121.26        
Core22: 26.32        Core23: 63.07        
Core24: 26.43        Core25: 118.30        
Core26: 30.72        Core27: 121.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.90
Socket1: 77.45
DDR read Latency(ns)
Socket0: 20363.19
Socket1: 249.56
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.45        Core1: 81.06        
Core2: 23.15        Core3: 114.62        
Core4: 20.92        Core5: 48.45        
Core6: 26.47        Core7: 131.33        
Core8: 27.44        Core9: 57.67        
Core10: 26.17        Core11: 129.45        
Core12: 25.70        Core13: 61.29        
Core14: 26.26        Core15: 132.71        
Core16: 14.50        Core17: 44.87        
Core18: 23.84        Core19: 63.54        
Core20: 31.63        Core21: 119.71        
Core22: 30.56        Core23: 33.85        
Core24: 29.87        Core25: 120.91        
Core26: 28.39        Core27: 124.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 78.05
DDR read Latency(ns)
Socket0: 23397.32
Socket1: 245.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.40        Core1: 79.98        
Core2: 34.59        Core3: 112.34        
Core4: 25.76        Core5: 50.08        
Core6: 27.48        Core7: 131.60        
Core8: 26.93        Core9: 59.59        
Core10: 24.61        Core11: 133.77        
Core12: 11.74        Core13: 59.78        
Core14: 21.28        Core15: 136.27        
Core16: 21.66        Core17: 49.34        
Core18: 28.73        Core19: 61.95        
Core20: 20.85        Core21: 119.78        
Core22: 28.72        Core23: 33.12        
Core24: 27.40        Core25: 122.58        
Core26: 21.46        Core27: 124.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.49
Socket1: 78.59
DDR read Latency(ns)
Socket0: 24438.26
Socket1: 250.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.44        Core1: 79.42        
Core2: 28.06        Core3: 112.27        
Core4: 11.52        Core5: 50.94        
Core6: 26.97        Core7: 131.16        
Core8: 19.13        Core9: 60.44        
Core10: 24.74        Core11: 131.75        
Core12: 16.19        Core13: 64.17        
Core14: 25.26        Core15: 136.41        
Core16: 23.36        Core17: 45.85        
Core18: 22.14        Core19: 63.58        
Core20: 17.08        Core21: 120.29        
Core22: 21.56        Core23: 38.85        
Core24: 23.99        Core25: 124.18        
Core26: 21.69        Core27: 124.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.38
Socket1: 79.96
DDR read Latency(ns)
Socket0: 23272.01
Socket1: 250.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.62        Core1: 81.68        
Core2: 24.35        Core3: 114.16        
Core4: 23.83        Core5: 45.84        
Core6: 24.22        Core7: 128.42        
Core8: 25.11        Core9: 56.33        
Core10: 14.99        Core11: 131.25        
Core12: 22.79        Core13: 57.48        
Core14: 32.39        Core15: 131.80        
Core16: 33.61        Core17: 44.12        
Core18: 26.08        Core19: 59.62        
Core20: 26.98        Core21: 120.04        
Core22: 27.83        Core23: 31.82        
Core24: 25.36        Core25: 118.11        
Core26: 23.57        Core27: 122.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.54
Socket1: 75.88
DDR read Latency(ns)
Socket0: 22990.07
Socket1: 250.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.84        Core1: 79.54        
Core2: 30.10        Core3: 112.25        
Core4: 23.09        Core5: 46.34        
Core6: 20.96        Core7: 131.13        
Core8: 24.21        Core9: 58.30        
Core10: 10.35        Core11: 131.53        
Core12: 23.43        Core13: 59.91        
Core14: 25.44        Core15: 133.38        
Core16: 21.36        Core17: 45.20        
Core18: 26.37        Core19: 59.01        
Core20: 24.90        Core21: 118.37        
Core22: 26.64        Core23: 30.57        
Core24: 17.26        Core25: 121.38        
Core26: 22.28        Core27: 122.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.42
Socket1: 76.14
DDR read Latency(ns)
Socket0: 23546.78
Socket1: 250.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.59        Core1: 81.62        
Core2: 29.54        Core3: 112.06        
Core4: 24.71        Core5: 49.30        
Core6: 25.48        Core7: 132.34        
Core8: 10.24        Core9: 56.90        
Core10: 25.20        Core11: 128.91        
Core12: 23.79        Core13: 65.87        
Core14: 20.80        Core15: 136.31        
Core16: 25.10        Core17: 49.18        
Core18: 24.08        Core19: 63.39        
Core20: 25.63        Core21: 121.39        
Core22: 27.22        Core23: 34.27        
Core24: 33.09        Core25: 123.72        
Core26: 27.33        Core27: 123.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.53
Socket1: 79.50
DDR read Latency(ns)
Socket0: 23377.08
Socket1: 250.59
