<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: TIM Extended Timer input selection</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">TIM Extended Timer input selection<div class="ingroups"><a class="el" href="group___s_t_m32_g4xx___h_a_l___driver.html">STM32G4xx_HAL_Driver</a> &raquo; <a class="el" href="group___t_i_m_ex.html">TIMEx</a> &raquo; <a class="el" href="group___t_i_m_ex___exported___constants.html">TIM Extended Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga4d3d7a7e977f98110d2833d2feb7236a">TIM_TIM1_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba4a562a6e0f83acf57807e50de0de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gabba4a562a6e0f83acf57807e50de0de4">TIM_TIM1_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td></tr>
<tr class="separator:gabba4a562a6e0f83acf57807e50de0de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28c6d277312ed0904a36829c602941b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gac28c6d277312ed0904a36829c602941b">TIM_TIM1_TI1_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:gac28c6d277312ed0904a36829c602941b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743788d1e2024f22d1cc14ff8272f0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga743788d1e2024f22d1cc14ff8272f0bf">TIM_TIM1_TI1_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:ga743788d1e2024f22d1cc14ff8272f0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33443b569453c14926b05ea3a6db61aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga33443b569453c14926b05ea3a6db61aa">TIM_TIM1_TI1_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:ga33443b569453c14926b05ea3a6db61aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba52ec19e1202eb6b305ca3f07c22e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaba52ec19e1202eb6b305ca3f07c22e82">TIM_TIM2_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaba52ec19e1202eb6b305ca3f07c22e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297d42d20c3ae181399abbf9946b20da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga297d42d20c3ae181399abbf9946b20da">TIM_TIM2_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td></tr>
<tr class="separator:ga297d42d20c3ae181399abbf9946b20da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a29a6bd7cd522a5fcf13e92700f65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaa5a29a6bd7cd522a5fcf13e92700f65b">TIM_TIM2_TI1_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:gaa5a29a6bd7cd522a5fcf13e92700f65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab819be631023923e5a311e0396743063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gab819be631023923e5a311e0396743063">TIM_TIM2_TI1_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:gab819be631023923e5a311e0396743063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2032dbf90d003682a5b7721bf4206d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga2032dbf90d003682a5b7721bf4206d7f">TIM_TIM2_TI1_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:ga2032dbf90d003682a5b7721bf4206d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9917b3418ac9ce3278ecc15e4616d32f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga9917b3418ac9ce3278ecc15e4616d32f">TIM_TIM2_TI2_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga9917b3418ac9ce3278ecc15e4616d32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92867c510c12106a02cf721154ef2d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga92867c510c12106a02cf721154ef2d87">TIM_TIM2_TI2_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a></td></tr>
<tr class="separator:ga92867c510c12106a02cf721154ef2d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad394d8563cf5329c547ca74c1a1a5ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gad394d8563cf5329c547ca74c1a1a5ff9">TIM_TIM2_TI2_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a></td></tr>
<tr class="separator:gad394d8563cf5329c547ca74c1a1a5ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45aac57557b0e4a70160614fb9c99b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga45aac57557b0e4a70160614fb9c99b14">TIM_TIM2_TI2_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a>)</td></tr>
<tr class="separator:ga45aac57557b0e4a70160614fb9c99b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga324a1b61ca7a5d82b49dd7de05aa1bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga324a1b61ca7a5d82b49dd7de05aa1bbb">TIM_TIM2_TI2_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bae0418da1fc241616cd59ecba7f1a5">TIM_TISEL_TI2SEL_2</a></td></tr>
<tr class="separator:ga324a1b61ca7a5d82b49dd7de05aa1bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d7ad2af644b37f6164b463ae4c0936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga88d7ad2af644b37f6164b463ae4c0936">TIM_TIM2_TI3_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga88d7ad2af644b37f6164b463ae4c0936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac22d1705e1b12fdf77beb9a906450a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga3ac22d1705e1b12fdf77beb9a906450a">TIM_TIM2_TI3_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac14728f104fbc694ec8e7b6113b8e590">TIM_TISEL_TI3SEL_0</a></td></tr>
<tr class="separator:ga3ac22d1705e1b12fdf77beb9a906450a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga11cd0b8d94b5ab46488aa3f2c3769d1f">TIM_TIM2_TI4_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga10665a31da680e9c23ff66b4e9f85b1e">TIM_TIM2_TI4_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0b9c7718f9609776afdbb0ebcc3832">TIM_TISEL_TI4SEL_0</a></td></tr>
<tr class="separator:ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d384c8a9c0687b64290b54c256a5152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga4d384c8a9c0687b64290b54c256a5152">TIM_TIM2_TI4_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6106b6c27078a60113e888b0142ccb8">TIM_TISEL_TI4SEL_1</a></td></tr>
<tr class="separator:ga4d384c8a9c0687b64290b54c256a5152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e965c08be4bb981520165b1febf6c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga43e965c08be4bb981520165b1febf6c5">TIM_TIM3_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga43e965c08be4bb981520165b1febf6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad862ada9f9f69885f4f891cac338eb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gad862ada9f9f69885f4f891cac338eb20">TIM_TIM3_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td></tr>
<tr class="separator:gad862ada9f9f69885f4f891cac338eb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1cab356ab9db2d3a65327992bdf97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga6d1cab356ab9db2d3a65327992bdf97f">TIM_TIM3_TI1_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:ga6d1cab356ab9db2d3a65327992bdf97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9a52604f2a65a5592fc024560b436c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga5f9a52604f2a65a5592fc024560b436c">TIM_TIM3_TI1_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:ga5f9a52604f2a65a5592fc024560b436c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d78d7bb6d6962a911c136a23d9445f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gac3d78d7bb6d6962a911c136a23d9445f">TIM_TIM3_TI1_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:gac3d78d7bb6d6962a911c136a23d9445f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cbd573205cbdabf84ed444e0eb902f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga21cbd573205cbdabf84ed444e0eb902f">TIM_TIM3_TI2_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga21cbd573205cbdabf84ed444e0eb902f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f93cac069e400c8d9bb9af970977eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga4f93cac069e400c8d9bb9af970977eec">TIM_TIM3_TI2_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a></td></tr>
<tr class="separator:ga4f93cac069e400c8d9bb9af970977eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a23c850df3c7222417a6c8f32ae621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga38a23c850df3c7222417a6c8f32ae621">TIM_TIM3_TI2_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a></td></tr>
<tr class="separator:ga38a23c850df3c7222417a6c8f32ae621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16148d7818bf680a7cd0f2b1ff692f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga16148d7818bf680a7cd0f2b1ff692f2e">TIM_TIM3_TI2_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a>)</td></tr>
<tr class="separator:ga16148d7818bf680a7cd0f2b1ff692f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8f1ae4220f5dd69bc3bf2f5462e4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaef8f1ae4220f5dd69bc3bf2f5462e4ce">TIM_TIM3_TI2_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bae0418da1fc241616cd59ecba7f1a5">TIM_TISEL_TI2SEL_2</a></td></tr>
<tr class="separator:gaef8f1ae4220f5dd69bc3bf2f5462e4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5689d7007ce94e0e3780e71f3a6fd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga5689d7007ce94e0e3780e71f3a6fd503">TIM_TIM3_TI3_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5689d7007ce94e0e3780e71f3a6fd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093d8d59aba827d94e7a903af2f6d0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga093d8d59aba827d94e7a903af2f6d0d3">TIM_TIM3_TI3_COMP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac14728f104fbc694ec8e7b6113b8e590">TIM_TISEL_TI3SEL_0</a></td></tr>
<tr class="separator:ga093d8d59aba827d94e7a903af2f6d0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad175ac2e0a958b42eceb850f926e5f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gad175ac2e0a958b42eceb850f926e5f47">TIM_TIM4_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gad175ac2e0a958b42eceb850f926e5f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa209533b49ad3bffa420879a008242de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaa209533b49ad3bffa420879a008242de">TIM_TIM4_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td></tr>
<tr class="separator:gaa209533b49ad3bffa420879a008242de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad77b6f9022b3068b10844cac2dee81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaad77b6f9022b3068b10844cac2dee81b">TIM_TIM4_TI1_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:gaad77b6f9022b3068b10844cac2dee81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d3d472926cbef59268c6670f933518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga10d3d472926cbef59268c6670f933518">TIM_TIM4_TI1_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:ga10d3d472926cbef59268c6670f933518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c21a83ef29f263fd94c46db85c41498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga8c21a83ef29f263fd94c46db85c41498">TIM_TIM4_TI1_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:ga8c21a83ef29f263fd94c46db85c41498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d620a4673e4c833bcb6c68bb315176a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga0d620a4673e4c833bcb6c68bb315176a">TIM_TIM4_TI2_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0d620a4673e4c833bcb6c68bb315176a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c214d9bce44a6339eeddc22da19e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaf2c214d9bce44a6339eeddc22da19e3d">TIM_TIM4_TI2_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a></td></tr>
<tr class="separator:gaf2c214d9bce44a6339eeddc22da19e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69c46abc4c1aa8e3e1d3fb86a2f298c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gac69c46abc4c1aa8e3e1d3fb86a2f298c">TIM_TIM4_TI2_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a></td></tr>
<tr class="separator:gac69c46abc4c1aa8e3e1d3fb86a2f298c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd192feba617c3f59a65fc667c5e405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga0fd192feba617c3f59a65fc667c5e405">TIM_TIM4_TI2_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a>)</td></tr>
<tr class="separator:ga0fd192feba617c3f59a65fc667c5e405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a637f6a8701a1c8a6a87cb6e5cdaa51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga4a637f6a8701a1c8a6a87cb6e5cdaa51">TIM_TIM4_TI2_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bae0418da1fc241616cd59ecba7f1a5">TIM_TISEL_TI2SEL_2</a></td></tr>
<tr class="separator:ga4a637f6a8701a1c8a6a87cb6e5cdaa51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2494217c2b9886ca845dc9388807bdfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga2494217c2b9886ca845dc9388807bdfb">TIM_TIM4_TI3_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2494217c2b9886ca845dc9388807bdfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0338209bd4cd1c3ff082cb74e3d8a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaf0338209bd4cd1c3ff082cb74e3d8a9a">TIM_TIM4_TI4_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaf0338209bd4cd1c3ff082cb74e3d8a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94308cf0e1eebb9a46fdd9c907b41cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga94308cf0e1eebb9a46fdd9c907b41cf5">TIM_TIM8_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga94308cf0e1eebb9a46fdd9c907b41cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdb14b508d430b80ba64a668d9f2405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga7fdb14b508d430b80ba64a668d9f2405">TIM_TIM8_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td></tr>
<tr class="separator:ga7fdb14b508d430b80ba64a668d9f2405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226e4035e59e5d1a566d7d673f858f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga226e4035e59e5d1a566d7d673f858f35">TIM_TIM8_TI1_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:ga226e4035e59e5d1a566d7d673f858f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65420317729edcc852dbd2cd4aea87f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga65420317729edcc852dbd2cd4aea87f8">TIM_TIM8_TI1_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:ga65420317729edcc852dbd2cd4aea87f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4e44fe08481186b6a47c669b309672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga2a4e44fe08481186b6a47c669b309672">TIM_TIM8_TI1_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:ga2a4e44fe08481186b6a47c669b309672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203fd51591dbc76d09a12d1ca4e539a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga203fd51591dbc76d09a12d1ca4e539a1">TIM_TIM15_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga203fd51591dbc76d09a12d1ca4e539a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c2e53cddd14314fdebbd630ce8298d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaa4c2e53cddd14314fdebbd630ce8298d">TIM_TIM15_TI1_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td></tr>
<tr class="separator:gaa4c2e53cddd14314fdebbd630ce8298d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a70fa150827f39acaba4fdade80f5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga2a70fa150827f39acaba4fdade80f5a0">TIM_TIM15_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:ga2a70fa150827f39acaba4fdade80f5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8338edf62b75ebb73301bf51edb04f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga8338edf62b75ebb73301bf51edb04f20">TIM_TIM15_TI1_COMP2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:ga8338edf62b75ebb73301bf51edb04f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac24fe62f6e315b6bf3315b70e808ef81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gac24fe62f6e315b6bf3315b70e808ef81">TIM_TIM15_TI2_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac24fe62f6e315b6bf3315b70e808ef81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2f069a7fc5f0e8cd9146d51e9b78ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga3d2f069a7fc5f0e8cd9146d51e9b78ad">TIM_TIM15_TI2_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a></td></tr>
<tr class="separator:ga3d2f069a7fc5f0e8cd9146d51e9b78ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab532bb9cc01cc9d4583ca6ff4451e69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gab532bb9cc01cc9d4583ca6ff4451e69f">TIM_TIM15_TI2_COMP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a></td></tr>
<tr class="separator:gab532bb9cc01cc9d4583ca6ff4451e69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaf4435f9a5d0eb16d1b2b1192ad004392">TIM_TIM16_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bc044f79d7109db1af730b0ed0055c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gab8bc044f79d7109db1af730b0ed0055c">TIM_TIM16_TI1_MCO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:gab8bc044f79d7109db1af730b0ed0055c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982f81d7f356923b7221876c968502ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga982f81d7f356923b7221876c968502ea">TIM_TIM16_TI1_HSE_32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:ga982f81d7f356923b7221876c968502ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5564d44b0d80f2e9166bf6664754dcbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga5564d44b0d80f2e9166bf6664754dcbd">TIM_TIM16_TI1_RTC_WK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:ga5564d44b0d80f2e9166bf6664754dcbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff23fbb0cd0a7f09de517b0469038b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gabff23fbb0cd0a7f09de517b0469038b0">TIM_TIM16_TI1_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:gabff23fbb0cd0a7f09de517b0469038b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671abe85f9feb1fcee7c2bf05e9245cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga671abe85f9feb1fcee7c2bf05e9245cd">TIM_TIM16_TI1_LSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>)</td></tr>
<tr class="separator:ga671abe85f9feb1fcee7c2bf05e9245cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97c8da0527e5686a80a50f906225e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gab97c8da0527e5686a80a50f906225e02">TIM_TIM17_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab97c8da0527e5686a80a50f906225e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6fcc0f18c7208728ea9702d2caf434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga1d6fcc0f18c7208728ea9702d2caf434">TIM_TIM17_TI1_MCO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:ga1d6fcc0f18c7208728ea9702d2caf434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade89ce181580dcf5f8ead760316be575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gade89ce181580dcf5f8ead760316be575">TIM_TIM17_TI1_HSE_32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:gade89ce181580dcf5f8ead760316be575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4a6aad239d0e801969b7d6d2fcffa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gabb4a6aad239d0e801969b7d6d2fcffa6">TIM_TIM17_TI1_RTC_WK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:gabb4a6aad239d0e801969b7d6d2fcffa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63aa07424e5b0702d3ced813b940bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaa63aa07424e5b0702d3ced813b940bf1">TIM_TIM17_TI1_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:gaa63aa07424e5b0702d3ced813b940bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c76c99e11c528d9ce59e1ccb02dbbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga0c76c99e11c528d9ce59e1ccb02dbbfb">TIM_TIM17_TI1_LSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>)</td></tr>
<tr class="separator:ga0c76c99e11c528d9ce59e1ccb02dbbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga2a70fa150827f39acaba4fdade80f5a0" name="ga2a70fa150827f39acaba4fdade80f5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a70fa150827f39acaba4fdade80f5a0">&#9670;&#160;</a></span>TIM_TIM15_TI1_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM15_TI1_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM15 input 1 is connected to COMP1_OUT </p>

</div>
</div>
<a id="ga8338edf62b75ebb73301bf51edb04f20" name="ga8338edf62b75ebb73301bf51edb04f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8338edf62b75ebb73301bf51edb04f20">&#9670;&#160;</a></span>TIM_TIM15_TI1_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM15_TI1_COMP2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM15 input 1 is connected to COMP2_OUT </p>

</div>
</div>
<a id="ga203fd51591dbc76d09a12d1ca4e539a1" name="ga203fd51591dbc76d09a12d1ca4e539a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga203fd51591dbc76d09a12d1ca4e539a1">&#9670;&#160;</a></span>TIM_TIM15_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM15_TI1_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM15 input 1 is connected to GPIO </p>

</div>
</div>
<a id="gaa4c2e53cddd14314fdebbd630ce8298d" name="gaa4c2e53cddd14314fdebbd630ce8298d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c2e53cddd14314fdebbd630ce8298d">&#9670;&#160;</a></span>TIM_TIM15_TI1_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM15_TI1_LSE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM15 input 1 is connected to LSE </p>

</div>
</div>
<a id="ga3d2f069a7fc5f0e8cd9146d51e9b78ad" name="ga3d2f069a7fc5f0e8cd9146d51e9b78ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d2f069a7fc5f0e8cd9146d51e9b78ad">&#9670;&#160;</a></span>TIM_TIM15_TI2_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM15_TI2_COMP2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM15 input 2 is connected to COMP2_OUT </p>

</div>
</div>
<a id="gab532bb9cc01cc9d4583ca6ff4451e69f" name="gab532bb9cc01cc9d4583ca6ff4451e69f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab532bb9cc01cc9d4583ca6ff4451e69f">&#9670;&#160;</a></span>TIM_TIM15_TI2_COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM15_TI2_COMP3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM15 input 2 is connected to COMP3_OUT </p>

</div>
</div>
<a id="gac24fe62f6e315b6bf3315b70e808ef81" name="gac24fe62f6e315b6bf3315b70e808ef81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac24fe62f6e315b6bf3315b70e808ef81">&#9670;&#160;</a></span>TIM_TIM15_TI2_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM15_TI2_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM15 input 2 is connected to GPIO </p>

</div>
</div>
<a id="gaf4435f9a5d0eb16d1b2b1192ad004392" name="gaf4435f9a5d0eb16d1b2b1192ad004392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4435f9a5d0eb16d1b2b1192ad004392">&#9670;&#160;</a></span>TIM_TIM16_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM16 input 1 is connected to GPIO </p>

</div>
</div>
<a id="ga982f81d7f356923b7221876c968502ea" name="ga982f81d7f356923b7221876c968502ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga982f81d7f356923b7221876c968502ea">&#9670;&#160;</a></span>TIM_TIM16_TI1_HSE_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_HSE_32&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM16 input 1 is connected to HSE/32 </p>

</div>
</div>
<a id="gabff23fbb0cd0a7f09de517b0469038b0" name="gabff23fbb0cd0a7f09de517b0469038b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabff23fbb0cd0a7f09de517b0469038b0">&#9670;&#160;</a></span>TIM_TIM16_TI1_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_LSE&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM16 input 1 is connected to LSE </p>

</div>
</div>
<a id="ga671abe85f9feb1fcee7c2bf05e9245cd" name="ga671abe85f9feb1fcee7c2bf05e9245cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga671abe85f9feb1fcee7c2bf05e9245cd">&#9670;&#160;</a></span>TIM_TIM16_TI1_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_LSI&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM16 input 1 is connected to LSI </p>

</div>
</div>
<a id="gab8bc044f79d7109db1af730b0ed0055c" name="gab8bc044f79d7109db1af730b0ed0055c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8bc044f79d7109db1af730b0ed0055c">&#9670;&#160;</a></span>TIM_TIM16_TI1_MCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_MCO&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM16 input 1 is connected to MCO </p>

</div>
</div>
<a id="ga5564d44b0d80f2e9166bf6664754dcbd" name="ga5564d44b0d80f2e9166bf6664754dcbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5564d44b0d80f2e9166bf6664754dcbd">&#9670;&#160;</a></span>TIM_TIM16_TI1_RTC_WK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_RTC_WK&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM16 input 1 is connected to RTC_WAKEUP </p>

</div>
</div>
<a id="gab97c8da0527e5686a80a50f906225e02" name="gab97c8da0527e5686a80a50f906225e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab97c8da0527e5686a80a50f906225e02">&#9670;&#160;</a></span>TIM_TIM17_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM17_TI1_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM17 input 1 is connected to GPIO </p>

</div>
</div>
<a id="gade89ce181580dcf5f8ead760316be575" name="gade89ce181580dcf5f8ead760316be575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade89ce181580dcf5f8ead760316be575">&#9670;&#160;</a></span>TIM_TIM17_TI1_HSE_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM17_TI1_HSE_32&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM17 input 1 is connected to HSE/32 </p>

</div>
</div>
<a id="gaa63aa07424e5b0702d3ced813b940bf1" name="gaa63aa07424e5b0702d3ced813b940bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa63aa07424e5b0702d3ced813b940bf1">&#9670;&#160;</a></span>TIM_TIM17_TI1_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM17_TI1_LSE&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM17 input 1 is connected to LSE </p>

</div>
</div>
<a id="ga0c76c99e11c528d9ce59e1ccb02dbbfb" name="ga0c76c99e11c528d9ce59e1ccb02dbbfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c76c99e11c528d9ce59e1ccb02dbbfb">&#9670;&#160;</a></span>TIM_TIM17_TI1_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM17_TI1_LSI&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM17 input 1 is connected to LSI </p>

</div>
</div>
<a id="ga1d6fcc0f18c7208728ea9702d2caf434" name="ga1d6fcc0f18c7208728ea9702d2caf434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d6fcc0f18c7208728ea9702d2caf434">&#9670;&#160;</a></span>TIM_TIM17_TI1_MCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM17_TI1_MCO&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM17 input 1 is connected to MCO </p>

</div>
</div>
<a id="gabb4a6aad239d0e801969b7d6d2fcffa6" name="gabb4a6aad239d0e801969b7d6d2fcffa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb4a6aad239d0e801969b7d6d2fcffa6">&#9670;&#160;</a></span>TIM_TIM17_TI1_RTC_WK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM17_TI1_RTC_WK&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM17 input 1 is connected to RTC_WAKEUP </p>

</div>
</div>
<a id="gabba4a562a6e0f83acf57807e50de0de4" name="gabba4a562a6e0f83acf57807e50de0de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabba4a562a6e0f83acf57807e50de0de4">&#9670;&#160;</a></span>TIM_TIM1_TI1_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_TI1_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM1 input 1 is connected to COMP1_OUT </p>

</div>
</div>
<a id="gac28c6d277312ed0904a36829c602941b" name="gac28c6d277312ed0904a36829c602941b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac28c6d277312ed0904a36829c602941b">&#9670;&#160;</a></span>TIM_TIM1_TI1_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_TI1_COMP2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM1 input 1 is connected to COMP2_OUT </p>

</div>
</div>
<a id="ga743788d1e2024f22d1cc14ff8272f0bf" name="ga743788d1e2024f22d1cc14ff8272f0bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga743788d1e2024f22d1cc14ff8272f0bf">&#9670;&#160;</a></span>TIM_TIM1_TI1_COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_TI1_COMP3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM1 input 1 is connected to COMP3_OUT </p>

</div>
</div>
<a id="ga33443b569453c14926b05ea3a6db61aa" name="ga33443b569453c14926b05ea3a6db61aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33443b569453c14926b05ea3a6db61aa">&#9670;&#160;</a></span>TIM_TIM1_TI1_COMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_TI1_COMP4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM1 input 1 is connected to COMP4_OUT </p>

</div>
</div>
<a id="ga4d3d7a7e977f98110d2833d2feb7236a" name="ga4d3d7a7e977f98110d2833d2feb7236a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d3d7a7e977f98110d2833d2feb7236a">&#9670;&#160;</a></span>TIM_TIM1_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_TI1_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM1 input 1 is connected to GPIO </p>

</div>
</div>
<a id="ga297d42d20c3ae181399abbf9946b20da" name="ga297d42d20c3ae181399abbf9946b20da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga297d42d20c3ae181399abbf9946b20da">&#9670;&#160;</a></span>TIM_TIM2_TI1_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI1_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 1 is connected to COMP1_OUT </p>

</div>
</div>
<a id="gaa5a29a6bd7cd522a5fcf13e92700f65b" name="gaa5a29a6bd7cd522a5fcf13e92700f65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5a29a6bd7cd522a5fcf13e92700f65b">&#9670;&#160;</a></span>TIM_TIM2_TI1_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI1_COMP2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 1 is connected to COMP2_OUT </p>

</div>
</div>
<a id="gab819be631023923e5a311e0396743063" name="gab819be631023923e5a311e0396743063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab819be631023923e5a311e0396743063">&#9670;&#160;</a></span>TIM_TIM2_TI1_COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI1_COMP3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 1 is connected to COMP3_OUT </p>

</div>
</div>
<a id="ga2032dbf90d003682a5b7721bf4206d7f" name="ga2032dbf90d003682a5b7721bf4206d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2032dbf90d003682a5b7721bf4206d7f">&#9670;&#160;</a></span>TIM_TIM2_TI1_COMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI1_COMP4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 1 is connected to COMP4_OUT </p>

</div>
</div>
<a id="gaba52ec19e1202eb6b305ca3f07c22e82" name="gaba52ec19e1202eb6b305ca3f07c22e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba52ec19e1202eb6b305ca3f07c22e82">&#9670;&#160;</a></span>TIM_TIM2_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI1_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 1 is connected to GPIO </p>

</div>
</div>
<a id="ga92867c510c12106a02cf721154ef2d87" name="ga92867c510c12106a02cf721154ef2d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92867c510c12106a02cf721154ef2d87">&#9670;&#160;</a></span>TIM_TIM2_TI2_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI2_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 2 is connected to COMP1_OUT </p>

</div>
</div>
<a id="gad394d8563cf5329c547ca74c1a1a5ff9" name="gad394d8563cf5329c547ca74c1a1a5ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad394d8563cf5329c547ca74c1a1a5ff9">&#9670;&#160;</a></span>TIM_TIM2_TI2_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI2_COMP2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 2 is connected to COMP2_OUT </p>

</div>
</div>
<a id="ga45aac57557b0e4a70160614fb9c99b14" name="ga45aac57557b0e4a70160614fb9c99b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45aac57557b0e4a70160614fb9c99b14">&#9670;&#160;</a></span>TIM_TIM2_TI2_COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI2_COMP3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 2 is connected to COMP3_OUT </p>

</div>
</div>
<a id="ga324a1b61ca7a5d82b49dd7de05aa1bbb" name="ga324a1b61ca7a5d82b49dd7de05aa1bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga324a1b61ca7a5d82b49dd7de05aa1bbb">&#9670;&#160;</a></span>TIM_TIM2_TI2_COMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI2_COMP4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bae0418da1fc241616cd59ecba7f1a5">TIM_TISEL_TI2SEL_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 2 is connected to COMP4_OUT </p>

</div>
</div>
<a id="ga9917b3418ac9ce3278ecc15e4616d32f" name="ga9917b3418ac9ce3278ecc15e4616d32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9917b3418ac9ce3278ecc15e4616d32f">&#9670;&#160;</a></span>TIM_TIM2_TI2_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI2_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 2 is connected to GPIO </p>

</div>
</div>
<a id="ga3ac22d1705e1b12fdf77beb9a906450a" name="ga3ac22d1705e1b12fdf77beb9a906450a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ac22d1705e1b12fdf77beb9a906450a">&#9670;&#160;</a></span>TIM_TIM2_TI3_COMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI3_COMP4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac14728f104fbc694ec8e7b6113b8e590">TIM_TISEL_TI3SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 3 is connected to COMP4_OUT </p>

</div>
</div>
<a id="ga88d7ad2af644b37f6164b463ae4c0936" name="ga88d7ad2af644b37f6164b463ae4c0936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d7ad2af644b37f6164b463ae4c0936">&#9670;&#160;</a></span>TIM_TIM2_TI3_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI3_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 3 is connected to GPIO </p>

</div>
</div>
<a id="ga10665a31da680e9c23ff66b4e9f85b1e" name="ga10665a31da680e9c23ff66b4e9f85b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10665a31da680e9c23ff66b4e9f85b1e">&#9670;&#160;</a></span>TIM_TIM2_TI4_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI4_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0b9c7718f9609776afdbb0ebcc3832">TIM_TISEL_TI4SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 4 is connected to COMP1_OUT </p>

</div>
</div>
<a id="ga4d384c8a9c0687b64290b54c256a5152" name="ga4d384c8a9c0687b64290b54c256a5152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d384c8a9c0687b64290b54c256a5152">&#9670;&#160;</a></span>TIM_TIM2_TI4_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI4_COMP2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6106b6c27078a60113e888b0142ccb8">TIM_TISEL_TI4SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 4 is connected to COMP2_OUT </p>

</div>
</div>
<a id="ga11cd0b8d94b5ab46488aa3f2c3769d1f" name="ga11cd0b8d94b5ab46488aa3f2c3769d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11cd0b8d94b5ab46488aa3f2c3769d1f">&#9670;&#160;</a></span>TIM_TIM2_TI4_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI4_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM2 input 4 is connected to GPIO </p>

</div>
</div>
<a id="gad862ada9f9f69885f4f891cac338eb20" name="gad862ada9f9f69885f4f891cac338eb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad862ada9f9f69885f4f891cac338eb20">&#9670;&#160;</a></span>TIM_TIM3_TI1_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM3_TI1_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM3 input 1 is connected to COMP1_OUT </p>

</div>
</div>
<a id="ga6d1cab356ab9db2d3a65327992bdf97f" name="ga6d1cab356ab9db2d3a65327992bdf97f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d1cab356ab9db2d3a65327992bdf97f">&#9670;&#160;</a></span>TIM_TIM3_TI1_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM3_TI1_COMP2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM3 input 1 is connected to COMP2_OUT </p>

</div>
</div>
<a id="ga5f9a52604f2a65a5592fc024560b436c" name="ga5f9a52604f2a65a5592fc024560b436c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f9a52604f2a65a5592fc024560b436c">&#9670;&#160;</a></span>TIM_TIM3_TI1_COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM3_TI1_COMP3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM3 input 1 is connected to COMP3_OUT </p>

</div>
</div>
<a id="gac3d78d7bb6d6962a911c136a23d9445f" name="gac3d78d7bb6d6962a911c136a23d9445f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3d78d7bb6d6962a911c136a23d9445f">&#9670;&#160;</a></span>TIM_TIM3_TI1_COMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM3_TI1_COMP4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM3 input 1 is connected to COMP4_OUT </p>

</div>
</div>
<a id="ga43e965c08be4bb981520165b1febf6c5" name="ga43e965c08be4bb981520165b1febf6c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43e965c08be4bb981520165b1febf6c5">&#9670;&#160;</a></span>TIM_TIM3_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM3_TI1_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM3 input 1 is connected to GPIO </p>

</div>
</div>
<a id="ga4f93cac069e400c8d9bb9af970977eec" name="ga4f93cac069e400c8d9bb9af970977eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f93cac069e400c8d9bb9af970977eec">&#9670;&#160;</a></span>TIM_TIM3_TI2_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM3_TI2_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM3 input 2 is connected to COMP1_OUT </p>

</div>
</div>
<a id="ga38a23c850df3c7222417a6c8f32ae621" name="ga38a23c850df3c7222417a6c8f32ae621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38a23c850df3c7222417a6c8f32ae621">&#9670;&#160;</a></span>TIM_TIM3_TI2_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM3_TI2_COMP2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM3 input 2 is connected to COMP2_OUT </p>

</div>
</div>
<a id="ga16148d7818bf680a7cd0f2b1ff692f2e" name="ga16148d7818bf680a7cd0f2b1ff692f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16148d7818bf680a7cd0f2b1ff692f2e">&#9670;&#160;</a></span>TIM_TIM3_TI2_COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM3_TI2_COMP3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM3 input 2 is connected to COMP3_OUT </p>

</div>
</div>
<a id="gaef8f1ae4220f5dd69bc3bf2f5462e4ce" name="gaef8f1ae4220f5dd69bc3bf2f5462e4ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef8f1ae4220f5dd69bc3bf2f5462e4ce">&#9670;&#160;</a></span>TIM_TIM3_TI2_COMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM3_TI2_COMP4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bae0418da1fc241616cd59ecba7f1a5">TIM_TISEL_TI2SEL_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM3 input 2 is connected to COMP4_OUT </p>

</div>
</div>
<a id="ga21cbd573205cbdabf84ed444e0eb902f" name="ga21cbd573205cbdabf84ed444e0eb902f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21cbd573205cbdabf84ed444e0eb902f">&#9670;&#160;</a></span>TIM_TIM3_TI2_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM3_TI2_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM3 input 2 is connected to GPIO </p>

</div>
</div>
<a id="ga093d8d59aba827d94e7a903af2f6d0d3" name="ga093d8d59aba827d94e7a903af2f6d0d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga093d8d59aba827d94e7a903af2f6d0d3">&#9670;&#160;</a></span>TIM_TIM3_TI3_COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM3_TI3_COMP3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac14728f104fbc694ec8e7b6113b8e590">TIM_TISEL_TI3SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM3 input 3 is connected to COMP3_OUT </p>

</div>
</div>
<a id="ga5689d7007ce94e0e3780e71f3a6fd503" name="ga5689d7007ce94e0e3780e71f3a6fd503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5689d7007ce94e0e3780e71f3a6fd503">&#9670;&#160;</a></span>TIM_TIM3_TI3_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM3_TI3_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM3 input 3 is connected to GPIO </p>

</div>
</div>
<a id="gaa209533b49ad3bffa420879a008242de" name="gaa209533b49ad3bffa420879a008242de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa209533b49ad3bffa420879a008242de">&#9670;&#160;</a></span>TIM_TIM4_TI1_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM4_TI1_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM4 input 1 is connected to COMP1_OUT </p>

</div>
</div>
<a id="gaad77b6f9022b3068b10844cac2dee81b" name="gaad77b6f9022b3068b10844cac2dee81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad77b6f9022b3068b10844cac2dee81b">&#9670;&#160;</a></span>TIM_TIM4_TI1_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM4_TI1_COMP2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM4 input 1 is connected to COMP2_OUT </p>

</div>
</div>
<a id="ga10d3d472926cbef59268c6670f933518" name="ga10d3d472926cbef59268c6670f933518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10d3d472926cbef59268c6670f933518">&#9670;&#160;</a></span>TIM_TIM4_TI1_COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM4_TI1_COMP3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM4 input 1 is connected to COMP3_OUT </p>

</div>
</div>
<a id="ga8c21a83ef29f263fd94c46db85c41498" name="ga8c21a83ef29f263fd94c46db85c41498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c21a83ef29f263fd94c46db85c41498">&#9670;&#160;</a></span>TIM_TIM4_TI1_COMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM4_TI1_COMP4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM4 input 1 is connected to COMP4_OUT </p>

</div>
</div>
<a id="gad175ac2e0a958b42eceb850f926e5f47" name="gad175ac2e0a958b42eceb850f926e5f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad175ac2e0a958b42eceb850f926e5f47">&#9670;&#160;</a></span>TIM_TIM4_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM4_TI1_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM4 input 1 is connected to GPIO </p>

</div>
</div>
<a id="gaf2c214d9bce44a6339eeddc22da19e3d" name="gaf2c214d9bce44a6339eeddc22da19e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2c214d9bce44a6339eeddc22da19e3d">&#9670;&#160;</a></span>TIM_TIM4_TI2_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM4_TI2_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM4 input 2 is connected to COMP1_OUT </p>

</div>
</div>
<a id="gac69c46abc4c1aa8e3e1d3fb86a2f298c" name="gac69c46abc4c1aa8e3e1d3fb86a2f298c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac69c46abc4c1aa8e3e1d3fb86a2f298c">&#9670;&#160;</a></span>TIM_TIM4_TI2_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM4_TI2_COMP2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM4 input 2 is connected to COMP2_OUT </p>

</div>
</div>
<a id="ga0fd192feba617c3f59a65fc667c5e405" name="ga0fd192feba617c3f59a65fc667c5e405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fd192feba617c3f59a65fc667c5e405">&#9670;&#160;</a></span>TIM_TIM4_TI2_COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM4_TI2_COMP3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM4 input 2 is connected to COMP3_OUT </p>

</div>
</div>
<a id="ga4a637f6a8701a1c8a6a87cb6e5cdaa51" name="ga4a637f6a8701a1c8a6a87cb6e5cdaa51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a637f6a8701a1c8a6a87cb6e5cdaa51">&#9670;&#160;</a></span>TIM_TIM4_TI2_COMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM4_TI2_COMP4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bae0418da1fc241616cd59ecba7f1a5">TIM_TISEL_TI2SEL_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM4 input 2 is connected to COMP4_OUT </p>

</div>
</div>
<a id="ga0d620a4673e4c833bcb6c68bb315176a" name="ga0d620a4673e4c833bcb6c68bb315176a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d620a4673e4c833bcb6c68bb315176a">&#9670;&#160;</a></span>TIM_TIM4_TI2_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM4_TI2_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM4 input 2 is connected to GPIO </p>

</div>
</div>
<a id="ga2494217c2b9886ca845dc9388807bdfb" name="ga2494217c2b9886ca845dc9388807bdfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2494217c2b9886ca845dc9388807bdfb">&#9670;&#160;</a></span>TIM_TIM4_TI3_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM4_TI3_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM4 input 3 is connected to GPIO </p>

</div>
</div>
<a id="gaf0338209bd4cd1c3ff082cb74e3d8a9a" name="gaf0338209bd4cd1c3ff082cb74e3d8a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0338209bd4cd1c3ff082cb74e3d8a9a">&#9670;&#160;</a></span>TIM_TIM4_TI4_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM4_TI4_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM4 input 4 is connected to GPIO </p>

</div>
</div>
<a id="ga7fdb14b508d430b80ba64a668d9f2405" name="ga7fdb14b508d430b80ba64a668d9f2405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fdb14b508d430b80ba64a668d9f2405">&#9670;&#160;</a></span>TIM_TIM8_TI1_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM8_TI1_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM8 input 1 is connected to COMP1_OUT </p>

</div>
</div>
<a id="ga226e4035e59e5d1a566d7d673f858f35" name="ga226e4035e59e5d1a566d7d673f858f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga226e4035e59e5d1a566d7d673f858f35">&#9670;&#160;</a></span>TIM_TIM8_TI1_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM8_TI1_COMP2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM8 input 1 is connected to COMP2_OUT </p>

</div>
</div>
<a id="ga65420317729edcc852dbd2cd4aea87f8" name="ga65420317729edcc852dbd2cd4aea87f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65420317729edcc852dbd2cd4aea87f8">&#9670;&#160;</a></span>TIM_TIM8_TI1_COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM8_TI1_COMP3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM8 input 1 is connected to COMP3_OUT </p>

</div>
</div>
<a id="ga2a4e44fe08481186b6a47c669b309672" name="ga2a4e44fe08481186b6a47c669b309672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a4e44fe08481186b6a47c669b309672">&#9670;&#160;</a></span>TIM_TIM8_TI1_COMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM8_TI1_COMP4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM8 input 1 is connected to COMP4_OUT </p>

</div>
</div>
<a id="ga94308cf0e1eebb9a46fdd9c907b41cf5" name="ga94308cf0e1eebb9a46fdd9c907b41cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94308cf0e1eebb9a46fdd9c907b41cf5">&#9670;&#160;</a></span>TIM_TIM8_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM8_TI1_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >TIM8 input 1 is connected to GPIO </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
