{
  "module_name": "tegra_drm.h",
  "hash_id": "cda31e959bc05c5fd725891f05288cbef08247f24cdc18b2812d06230386e1c3",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/tegra_drm.h",
  "human_readable_source": " \n \n\n#ifndef _UAPI_TEGRA_DRM_H_\n#define _UAPI_TEGRA_DRM_H_\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n \n\n#define DRM_TEGRA_GEM_CREATE_TILED     (1 << 0)\n#define DRM_TEGRA_GEM_CREATE_BOTTOM_UP (1 << 1)\n\n \nstruct drm_tegra_gem_create {\n\t \n\t__u64 size;\n\n\t \n\t__u32 flags;\n\n\t \n\t__u32 handle;\n};\n\n \nstruct drm_tegra_gem_mmap {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 pad;\n\n\t \n\t__u64 offset;\n};\n\n \nstruct drm_tegra_syncpt_read {\n\t \n\t__u32 id;\n\n\t \n\t__u32 value;\n};\n\n \nstruct drm_tegra_syncpt_incr {\n\t \n\t__u32 id;\n\n\t \n\t__u32 pad;\n};\n\n \nstruct drm_tegra_syncpt_wait {\n\t \n\t__u32 id;\n\n\t \n\t__u32 thresh;\n\n\t \n\t__u32 timeout;\n\n\t \n\t__u32 value;\n};\n\n#define DRM_TEGRA_NO_TIMEOUT\t(0xffffffff)\n\n \nstruct drm_tegra_open_channel {\n\t \n\t__u32 client;\n\n\t \n\t__u32 pad;\n\n\t \n\t__u64 context;\n};\n\n \nstruct drm_tegra_close_channel {\n\t \n\t__u64 context;\n};\n\n \nstruct drm_tegra_get_syncpt {\n\t \n\t__u64 context;\n\n\t \n\t__u32 index;\n\n\t \n\t__u32 id;\n};\n\n \nstruct drm_tegra_get_syncpt_base {\n\t \n\t__u64 context;\n\n\t \n\t__u32 syncpt;\n\n\t \n\t__u32 id;\n};\n\n \nstruct drm_tegra_syncpt {\n\t \n\t__u32 id;\n\n\t \n\t__u32 incrs;\n};\n\n \nstruct drm_tegra_cmdbuf {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 offset;\n\n\t \n\t__u32 words;\n\n\t \n\t__u32 pad;\n};\n\n \nstruct drm_tegra_reloc {\n\tstruct {\n\t\t \n\t\t__u32 handle;\n\n\t\t \n\t\t__u32 offset;\n\t} cmdbuf;\n\tstruct {\n\t\t \n\t\t__u32 handle;\n\n\t\t \n\t\t__u32 offset;\n\t} target;\n\n\t \n\t__u32 shift;\n\n\t \n\t__u32 pad;\n};\n\n \nstruct drm_tegra_waitchk {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 offset;\n\n\t \n\t__u32 syncpt;\n\n\t \n\t__u32 thresh;\n};\n\n \nstruct drm_tegra_submit {\n\t \n\t__u64 context;\n\n\t \n\t__u32 num_syncpts;\n\n\t \n\t__u32 num_cmdbufs;\n\n\t \n\t__u32 num_relocs;\n\n\t \n\t__u32 num_waitchks;\n\n\t \n\t__u32 waitchk_mask;\n\n\t \n\t__u32 timeout;\n\n\t \n\t__u64 syncpts;\n\n\t \n\t__u64 cmdbufs;\n\n\t \n\t__u64 relocs;\n\n\t \n\t__u64 waitchks;\n\n\t \n\t__u32 fence;\n\n\t \n\t__u32 reserved[5];\n};\n\n#define DRM_TEGRA_GEM_TILING_MODE_PITCH 0\n#define DRM_TEGRA_GEM_TILING_MODE_TILED 1\n#define DRM_TEGRA_GEM_TILING_MODE_BLOCK 2\n\n \nstruct drm_tegra_gem_set_tiling {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 mode;\n\n\t \n\t__u32 value;\n\n\t \n\t__u32 pad;\n};\n\n \nstruct drm_tegra_gem_get_tiling {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 mode;\n\n\t \n\t__u32 value;\n\n\t \n\t__u32 pad;\n};\n\n#define DRM_TEGRA_GEM_BOTTOM_UP\t\t(1 << 0)\n#define DRM_TEGRA_GEM_FLAGS\t\t(DRM_TEGRA_GEM_BOTTOM_UP)\n\n \nstruct drm_tegra_gem_set_flags {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 flags;\n};\n\n \nstruct drm_tegra_gem_get_flags {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 flags;\n};\n\n#define DRM_TEGRA_GEM_CREATE\t\t0x00\n#define DRM_TEGRA_GEM_MMAP\t\t0x01\n#define DRM_TEGRA_SYNCPT_READ\t\t0x02\n#define DRM_TEGRA_SYNCPT_INCR\t\t0x03\n#define DRM_TEGRA_SYNCPT_WAIT\t\t0x04\n#define DRM_TEGRA_OPEN_CHANNEL\t        0x05\n#define DRM_TEGRA_CLOSE_CHANNEL\t        0x06\n#define DRM_TEGRA_GET_SYNCPT\t\t0x07\n#define DRM_TEGRA_SUBMIT\t\t0x08\n#define DRM_TEGRA_GET_SYNCPT_BASE\t0x09\n#define DRM_TEGRA_GEM_SET_TILING\t0x0a\n#define DRM_TEGRA_GEM_GET_TILING\t0x0b\n#define DRM_TEGRA_GEM_SET_FLAGS\t\t0x0c\n#define DRM_TEGRA_GEM_GET_FLAGS\t\t0x0d\n\n#define DRM_IOCTL_TEGRA_GEM_CREATE DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_CREATE, struct drm_tegra_gem_create)\n#define DRM_IOCTL_TEGRA_GEM_MMAP DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_MMAP, struct drm_tegra_gem_mmap)\n#define DRM_IOCTL_TEGRA_SYNCPT_READ DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SYNCPT_READ, struct drm_tegra_syncpt_read)\n#define DRM_IOCTL_TEGRA_SYNCPT_INCR DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SYNCPT_INCR, struct drm_tegra_syncpt_incr)\n#define DRM_IOCTL_TEGRA_SYNCPT_WAIT DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SYNCPT_WAIT, struct drm_tegra_syncpt_wait)\n#define DRM_IOCTL_TEGRA_OPEN_CHANNEL DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_OPEN_CHANNEL, struct drm_tegra_open_channel)\n#define DRM_IOCTL_TEGRA_CLOSE_CHANNEL DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_CLOSE_CHANNEL, struct drm_tegra_close_channel)\n#define DRM_IOCTL_TEGRA_GET_SYNCPT DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GET_SYNCPT, struct drm_tegra_get_syncpt)\n#define DRM_IOCTL_TEGRA_SUBMIT DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_SUBMIT, struct drm_tegra_submit)\n#define DRM_IOCTL_TEGRA_GET_SYNCPT_BASE DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GET_SYNCPT_BASE, struct drm_tegra_get_syncpt_base)\n#define DRM_IOCTL_TEGRA_GEM_SET_TILING DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_SET_TILING, struct drm_tegra_gem_set_tiling)\n#define DRM_IOCTL_TEGRA_GEM_GET_TILING DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_GET_TILING, struct drm_tegra_gem_get_tiling)\n#define DRM_IOCTL_TEGRA_GEM_SET_FLAGS DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_SET_FLAGS, struct drm_tegra_gem_set_flags)\n#define DRM_IOCTL_TEGRA_GEM_GET_FLAGS DRM_IOWR(DRM_COMMAND_BASE + DRM_TEGRA_GEM_GET_FLAGS, struct drm_tegra_gem_get_flags)\n\n \n\n \n#define DRM_TEGRA_CHANNEL_CAP_CACHE_COHERENT (1 << 0)\n\nstruct drm_tegra_channel_open {\n\t \n\t__u32 host1x_class;\n\n\t \n\t__u32 flags;\n\n\t \n\t__u32 context;\n\n\t \n\t__u32 version;\n\n\t \n\t__u32 capabilities;\n\t__u32 padding;\n};\n\nstruct drm_tegra_channel_close {\n\t \n\t__u32 context;\n\t__u32 padding;\n};\n\n \n#define DRM_TEGRA_CHANNEL_MAP_READ  (1 << 0)\n#define DRM_TEGRA_CHANNEL_MAP_WRITE (1 << 1)\n#define DRM_TEGRA_CHANNEL_MAP_READ_WRITE (DRM_TEGRA_CHANNEL_MAP_READ | \\\n\t\t\t\t\t  DRM_TEGRA_CHANNEL_MAP_WRITE)\n\nstruct drm_tegra_channel_map {\n\t \n\t__u32 context;\n\n\t \n\t__u32 handle;\n\n\t \n\t__u32 flags;\n\n\t \n\t__u32 mapping;\n};\n\nstruct drm_tegra_channel_unmap {\n\t \n\t__u32 context;\n\n\t \n\t__u32 mapping;\n};\n\n \n\n \n#define DRM_TEGRA_SUBMIT_RELOC_SECTOR_LAYOUT (1 << 0)\n\nstruct drm_tegra_submit_buf {\n\t \n\t__u32 mapping;\n\n\t \n\t__u32 flags;\n\n\t \n\tstruct {\n\t\t \n\t\t__u64 target_offset;\n\n\t\t \n\t\t__u32 gather_offset_words;\n\n\t\t \n\t\t__u32 shift;\n\t} reloc;\n};\n\n \n#define DRM_TEGRA_SUBMIT_CMD_GATHER_UPTR\t\t0\n \n#define DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT\t\t1\n \n#define DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT_RELATIVE\t2\n\nstruct drm_tegra_submit_cmd_gather_uptr {\n\t__u32 words;\n\t__u32 reserved[3];\n};\n\nstruct drm_tegra_submit_cmd_wait_syncpt {\n\t__u32 id;\n\t__u32 value;\n\t__u32 reserved[2];\n};\n\nstruct drm_tegra_submit_cmd {\n\t \n\t__u32 type;\n\n\t \n\t__u32 flags;\n\n\tunion {\n\t\tstruct drm_tegra_submit_cmd_gather_uptr gather_uptr;\n\t\tstruct drm_tegra_submit_cmd_wait_syncpt wait_syncpt;\n\t\t__u32 reserved[4];\n\t};\n};\n\nstruct drm_tegra_submit_syncpt {\n\t \n\t__u32 id;\n\n\t \n\t__u32 flags;\n\n\t \n\t__u32 increments;\n\n\t \n\t__u32 value;\n};\n\nstruct drm_tegra_channel_submit {\n\t \n\t__u32 context;\n\n\t \n\t__u32 num_bufs;\n\n\t \n\t__u32 num_cmds;\n\n\t \n\t__u32 gather_data_words;\n\n\t \n\t__u64 bufs_ptr;\n\n\t \n\t__u64 cmds_ptr;\n\n\t \n\t__u64 gather_data_ptr;\n\n\t \n\t__u32 syncobj_in;\n\n\t \n\t__u32 syncobj_out;\n\n\t \n\tstruct drm_tegra_submit_syncpt syncpt;\n};\n\nstruct drm_tegra_syncpoint_allocate {\n\t \n\t__u32 id;\n\t__u32 padding;\n};\n\nstruct drm_tegra_syncpoint_free {\n\t \n\t__u32 id;\n\t__u32 padding;\n};\n\nstruct drm_tegra_syncpoint_wait {\n\t \n\t__s64 timeout_ns;\n\n\t \n\t__u32 id;\n\n\t \n\t__u32 threshold;\n\n\t \n\t__u32 value;\n\n\t__u32 padding;\n};\n\n#define DRM_IOCTL_TEGRA_CHANNEL_OPEN DRM_IOWR(DRM_COMMAND_BASE + 0x10, struct drm_tegra_channel_open)\n#define DRM_IOCTL_TEGRA_CHANNEL_CLOSE DRM_IOWR(DRM_COMMAND_BASE + 0x11, struct drm_tegra_channel_close)\n#define DRM_IOCTL_TEGRA_CHANNEL_MAP DRM_IOWR(DRM_COMMAND_BASE + 0x12, struct drm_tegra_channel_map)\n#define DRM_IOCTL_TEGRA_CHANNEL_UNMAP DRM_IOWR(DRM_COMMAND_BASE + 0x13, struct drm_tegra_channel_unmap)\n#define DRM_IOCTL_TEGRA_CHANNEL_SUBMIT DRM_IOWR(DRM_COMMAND_BASE + 0x14, struct drm_tegra_channel_submit)\n\n#define DRM_IOCTL_TEGRA_SYNCPOINT_ALLOCATE DRM_IOWR(DRM_COMMAND_BASE + 0x20, struct drm_tegra_syncpoint_allocate)\n#define DRM_IOCTL_TEGRA_SYNCPOINT_FREE DRM_IOWR(DRM_COMMAND_BASE + 0x21, struct drm_tegra_syncpoint_free)\n#define DRM_IOCTL_TEGRA_SYNCPOINT_WAIT DRM_IOWR(DRM_COMMAND_BASE + 0x22, struct drm_tegra_syncpoint_wait)\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}