open_project openhwgroup.org_systems_core-v-mini-mcu_0.xpr
open_run synth_1 -name synth_1
write_verilog -mode funcsim -include_xilinx_libs -force core_v_mini_mcu_xiling_postsynth.v