; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_avg_pool2d_6(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %5 = shl i32 %4, 7, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = and i32 %6, 127, !dbg !12
  %8 = or disjoint i32 %5, %7, !dbg !13
  %9 = icmp slt i32 %8, 2048, !dbg !14
  %10 = sdiv i32 %8, 2, !dbg !15
  %11 = insertelement <2 x i32> poison, i32 %8, i64 0, !dbg !16
  %12 = insertelement <2 x i32> %11, i32 %10, i64 1, !dbg !16
  %13 = srem <2 x i32> %12, splat (i32 2), !dbg !16
  %14 = extractelement <2 x i32> %13, i64 1, !dbg !17
  %15 = icmp sgt i32 %14, 0, !dbg !18
  %16 = extractelement <2 x i32> %13, i64 0, !dbg !17
  %17 = icmp sgt i32 %16, 0, !dbg !19
  %18 = and i1 %17, %15, !dbg !20
  %19 = add i32 %8, -3, !dbg !21
  %20 = sext i32 %19 to i64, !dbg !22
  %21 = getelementptr float, ptr addrspace(1) %0, i64 %20, !dbg !22
  %22 = and i1 %9, %18, !dbg !23
  %23 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %21, i1 %22, i32 0, i1 %22) #1, !dbg !24
  %24 = bitcast i32 %23 to float, !dbg !24
  %25 = icmp sgt i32 %16, -1, !dbg !25
  %26 = and i1 %25, %15, !dbg !26
  %27 = add i32 %8, -2, !dbg !27
  %28 = sext i32 %27 to i64, !dbg !28
  %29 = getelementptr float, ptr addrspace(1) %0, i64 %28, !dbg !28
  %30 = and i1 %9, %26, !dbg !29
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %29, i1 %30, i32 0, i1 %30) #1, !dbg !30
  %32 = bitcast i32 %31 to float, !dbg !30
  %33 = fadd float %24, %32, !dbg !31
  %34 = icmp slt i32 %16, 1, !dbg !32
  %35 = and i1 %34, %15, !dbg !33
  %36 = add i32 %8, -1, !dbg !34
  %37 = sext i32 %36 to i64, !dbg !35
  %38 = getelementptr float, ptr addrspace(1) %0, i64 %37, !dbg !35
  %39 = and i1 %9, %35, !dbg !36
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %38, i1 %39, i32 0, i1 %39) #1, !dbg !37
  %41 = bitcast i32 %40 to float, !dbg !37
  %42 = fadd float %33, %41, !dbg !38
  %43 = icmp sgt i32 %14, -1, !dbg !39
  %44 = and i1 %17, %43, !dbg !40
  %45 = and i1 %9, %44, !dbg !41
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %38, i1 %45, i32 0, i1 %45) #1, !dbg !42
  %47 = bitcast i32 %46 to float, !dbg !42
  %48 = fadd float %42, %47, !dbg !43
  %49 = or i32 %14, %16, !dbg !44
  %50 = icmp sgt i32 %49, -1, !dbg !44
  %51 = sext i32 %8 to i64, !dbg !45
  %52 = getelementptr float, ptr addrspace(1) %0, i64 %51, !dbg !45
  %53 = and i1 %9, %50, !dbg !46
  %54 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %52, i1 %53, i32 0, i1 %53) #1, !dbg !47
  %55 = bitcast i32 %54 to float, !dbg !47
  %56 = fadd float %48, %55, !dbg !48
  %57 = and i1 %34, %43, !dbg !49
  %58 = add i32 %8, 1, !dbg !50
  %59 = sext i32 %58 to i64, !dbg !51
  %60 = getelementptr float, ptr addrspace(1) %0, i64 %59, !dbg !51
  %61 = and i1 %9, %57, !dbg !52
  %62 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %60, i1 %61, i32 0, i1 %61) #1, !dbg !53
  %63 = bitcast i32 %62 to float, !dbg !53
  %64 = fadd float %56, %63, !dbg !54
  %65 = icmp slt i32 %14, 1, !dbg !55
  %66 = and i1 %17, %65, !dbg !56
  %67 = and i1 %9, %66, !dbg !57
  %68 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %60, i1 %67, i32 0, i1 %67) #1, !dbg !58
  %69 = bitcast i32 %68 to float, !dbg !58
  %70 = fadd float %64, %69, !dbg !59
  %71 = and i1 %25, %65, !dbg !60
  %72 = add i32 %8, 2, !dbg !61
  %73 = sext i32 %72 to i64, !dbg !62
  %74 = getelementptr float, ptr addrspace(1) %0, i64 %73, !dbg !62
  %75 = and i1 %9, %71, !dbg !63
  %76 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %74, i1 %75, i32 0, i1 %75) #1, !dbg !64
  %77 = bitcast i32 %76 to float, !dbg !64
  %78 = fadd float %70, %77, !dbg !65
  %79 = and i1 %34, %65, !dbg !66
  %80 = add i32 %8, 3, !dbg !67
  %81 = sext i32 %80 to i64, !dbg !68
  %82 = getelementptr float, ptr addrspace(1) %0, i64 %81, !dbg !68
  %83 = and i1 %9, %79, !dbg !69
  %84 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %82, i1 %83, i32 0, i1 %83) #1, !dbg !70
  %85 = bitcast i32 %84 to float, !dbg !70
  %86 = fadd float %78, %85, !dbg !71
  %87 = add nsw i32 %16, 2, !dbg !72
  %88 = select i1 %17, i32 3, i32 %87, !dbg !73
  %89 = add nsw i32 %14, 2, !dbg !74
  %90 = select i1 %15, i32 3, i32 %89, !dbg !75
  %reass.add = sub nsw i32 %88, %16
  %reass.mul = mul nuw nsw i32 %reass.add, %90
  %reass.add7 = sub nsw i32 %16, %88
  %reass.mul8 = mul nsw i32 %reass.add7, %14
  %91 = add nsw i32 %16, %14, !dbg !17
  %reass.sub = sub nsw i32 %88, %91, !dbg !76
  %92 = add nsw i32 %reass.sub, 1, !dbg !76
  %93 = add nuw nsw i32 %92, %90, !dbg !77
  %94 = add nsw i32 %93, %reass.mul8, !dbg !78
  %95 = add nsw i32 %94, %reass.mul, !dbg !79
  %96 = sitofp i32 %95 to float, !dbg !80
  %97 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %86, float %96) #1, !dbg !80
  %98 = getelementptr float, ptr addrspace(1) %1, i64 %51, !dbg !81
  %99 = bitcast float %97 to i32, !dbg !82
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %99, ptr addrspace(1) %98, i1 %9) #1, !dbg !82
  ret void, !dbg !83
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ceaes2g7igamfnjsh5krjyjjid6sic6ogctm6dre6vfvfavqwoiq.py", directory: "inductor_cache/ea")
!4 = !{ptr @triton_poi_fused_avg_pool2d_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_avg_pool2d_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_avg_pool2d_6", linkageName: "triton_poi_fused_avg_pool2d_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 79, column: 40, scope: !7)
!18 = !DILocation(line: 29, column: 19, scope: !7)
!19 = !DILocation(line: 34, column: 19, scope: !7)
!20 = !DILocation(line: 37, column: 19, scope: !7)
!21 = !DILocation(line: 38, column: 38, scope: !7)
!22 = !DILocation(line: 38, column: 31, scope: !7)
!23 = !DILocation(line: 38, column: 51, scope: !7)
!24 = !DILocation(line: 38, column: 43, scope: !7)
!25 = !DILocation(line: 40, column: 21, scope: !7)
!26 = !DILocation(line: 43, column: 19, scope: !7)
!27 = !DILocation(line: 44, column: 38, scope: !7)
!28 = !DILocation(line: 44, column: 31, scope: !7)
!29 = !DILocation(line: 44, column: 51, scope: !7)
!30 = !DILocation(line: 44, column: 43, scope: !7)
!31 = !DILocation(line: 45, column: 20, scope: !7)
!32 = !DILocation(line: 48, column: 20, scope: !7)
!33 = !DILocation(line: 50, column: 19, scope: !7)
!34 = !DILocation(line: 51, column: 38, scope: !7)
!35 = !DILocation(line: 51, column: 31, scope: !7)
!36 = !DILocation(line: 51, column: 51, scope: !7)
!37 = !DILocation(line: 51, column: 43, scope: !7)
!38 = !DILocation(line: 52, column: 20, scope: !7)
!39 = !DILocation(line: 54, column: 21, scope: !7)
!40 = !DILocation(line: 57, column: 20, scope: !7)
!41 = !DILocation(line: 58, column: 51, scope: !7)
!42 = !DILocation(line: 58, column: 43, scope: !7)
!43 = !DILocation(line: 59, column: 20, scope: !7)
!44 = !DILocation(line: 60, column: 20, scope: !7)
!45 = !DILocation(line: 61, column: 31, scope: !7)
!46 = !DILocation(line: 61, column: 44, scope: !7)
!47 = !DILocation(line: 61, column: 36, scope: !7)
!48 = !DILocation(line: 62, column: 20, scope: !7)
!49 = !DILocation(line: 63, column: 20, scope: !7)
!50 = !DILocation(line: 64, column: 35, scope: !7)
!51 = !DILocation(line: 64, column: 31, scope: !7)
!52 = !DILocation(line: 64, column: 48, scope: !7)
!53 = !DILocation(line: 64, column: 40, scope: !7)
!54 = !DILocation(line: 65, column: 20, scope: !7)
!55 = !DILocation(line: 68, column: 20, scope: !7)
!56 = !DILocation(line: 70, column: 20, scope: !7)
!57 = !DILocation(line: 71, column: 48, scope: !7)
!58 = !DILocation(line: 71, column: 40, scope: !7)
!59 = !DILocation(line: 72, column: 20, scope: !7)
!60 = !DILocation(line: 73, column: 20, scope: !7)
!61 = !DILocation(line: 74, column: 35, scope: !7)
!62 = !DILocation(line: 74, column: 31, scope: !7)
!63 = !DILocation(line: 74, column: 48, scope: !7)
!64 = !DILocation(line: 74, column: 40, scope: !7)
!65 = !DILocation(line: 75, column: 20, scope: !7)
!66 = !DILocation(line: 76, column: 20, scope: !7)
!67 = !DILocation(line: 77, column: 35, scope: !7)
!68 = !DILocation(line: 77, column: 31, scope: !7)
!69 = !DILocation(line: 77, column: 48, scope: !7)
!70 = !DILocation(line: 77, column: 40, scope: !7)
!71 = !DILocation(line: 78, column: 20, scope: !7)
!72 = !DILocation(line: 79, column: 68, scope: !7)
!73 = !DILocation(line: 79, column: 75, scope: !7)
!74 = !DILocation(line: 79, column: 124, scope: !7)
!75 = !DILocation(line: 79, column: 131, scope: !7)
!76 = !DILocation(line: 79, column: 48, scope: !7)
!77 = !DILocation(line: 79, column: 231, scope: !7)
!78 = !DILocation(line: 79, column: 299, scope: !7)
!79 = !DILocation(line: 79, column: 357, scope: !7)
!80 = !DILocation(line: 80, column: 20, scope: !7)
!81 = !DILocation(line: 81, column: 25, scope: !7)
!82 = !DILocation(line: 81, column: 37, scope: !7)
!83 = !DILocation(line: 81, column: 4, scope: !7)
