// Seed: 470143407
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    output wire id_4
);
  always @(posedge (1) !=? 1 or 1'b0 === 1'b0) $display(1);
  wand id_6;
  wire id_7;
  always @(negedge id_2) id_3 = id_6++;
  assign id_6 = 1;
  id_8(
      .id_0(id_6), .id_1('b0), .id_2(('b0))
  );
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    output tri1 id_2,
    output wand id_3,
    output wor id_4,
    output tri1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    inout tri1 id_8,
    output wire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri id_12,
    input wor id_13,
    output tri1 id_14,
    input wand id_15
);
  wire id_17;
  xnor (id_1, id_15, id_13, id_11, id_0, id_7, id_17, id_12, id_6, id_10, id_8);
  module_0(
      id_6, id_11, id_13, id_5, id_1
  );
endmodule
