// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "01/30/2025 11:45:40"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module altera_frontend (
	clk,
	SW,
	KEY,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4);
input 	clk;
input 	[15:0] SW;
input 	[3:0] KEY;
output 	[15:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \KEY[1]~input_o ;
wire \view_reg_val_bt_last~q ;
wire \state~15_combout ;
wire \KEY[3]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[0]~input_o ;
wire \write_reg_val_bt_last~feeder_combout ;
wire \write_reg_val_bt_last~q ;
wire \read_reg_id_bt_last~q ;
wire \state~14_combout ;
wire \reset_reg_val_bt_last~q ;
wire \state~16_combout ;
wire \state~17_combout ;
wire \state.RESET_S~q ;
wire \SW[0]~input_o ;
wire \reg_id[0]~feeder_combout ;
wire \process_0~0_combout ;
wire \state~19_combout ;
wire \state.VIEW_VALUE~q ;
wire \state.READ_ID~0_combout ;
wire \state.READ_ID~q ;
wire \reg_data_in[0]~0_combout ;
wire \state~18_combout ;
wire \state.WRITE_VALUE~q ;
wire \Selector15~1_combout ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \banco_registradores_inst|registers[1][0]~feeder_combout ;
wire \reset~2_combout ;
wire \reset~q ;
wire \reset~clkctrl_outclk ;
wire \write_en~q ;
wire \state~20_combout ;
wire \read_en~q ;
wire \banco_registradores_inst|state~12_combout ;
wire \banco_registradores_inst|state.IDLE~q ;
wire \banco_registradores_inst|state~11_combout ;
wire \banco_registradores_inst|state.WRITE~q ;
wire \banco_registradores_inst|Decoder0~5_combout ;
wire \banco_registradores_inst|registers[1][0]~q ;
wire \banco_registradores_inst|registers[0][0]~feeder_combout ;
wire \banco_registradores_inst|Decoder0~6_combout ;
wire \banco_registradores_inst|registers[0][0]~q ;
wire \banco_registradores_inst|Mux15~2_combout ;
wire \banco_registradores_inst|Decoder0~4_combout ;
wire \banco_registradores_inst|registers[2][0]~q ;
wire \banco_registradores_inst|registers[3][0]~feeder_combout ;
wire \banco_registradores_inst|Decoder0~7_combout ;
wire \banco_registradores_inst|registers[3][0]~q ;
wire \banco_registradores_inst|Mux15~3_combout ;
wire \banco_registradores_inst|registers[5][0]~feeder_combout ;
wire \banco_registradores_inst|Decoder0~0_combout ;
wire \banco_registradores_inst|registers[5][0]~q ;
wire \banco_registradores_inst|Decoder0~3_combout ;
wire \banco_registradores_inst|registers[7][0]~q ;
wire \banco_registradores_inst|registers[6][0]~feeder_combout ;
wire \banco_registradores_inst|Decoder0~1_combout ;
wire \banco_registradores_inst|registers[6][0]~q ;
wire \banco_registradores_inst|Decoder0~2_combout ;
wire \banco_registradores_inst|registers[4][0]~q ;
wire \banco_registradores_inst|Mux15~0_combout ;
wire \banco_registradores_inst|Mux15~1_combout ;
wire \banco_registradores_inst|Mux15~4_combout ;
wire \banco_registradores_inst|state~10_combout ;
wire \banco_registradores_inst|state.READ~q ;
wire \banco_registradores_inst|data_out[0]~0_combout ;
wire \Selector15~0_combout ;
wire \Selector15~2_combout ;
wire \banco_registradores_inst|registers[3][1]~feeder_combout ;
wire \banco_registradores_inst|registers[3][1]~q ;
wire \banco_registradores_inst|registers[2][1]~q ;
wire \banco_registradores_inst|registers[1][1]~feeder_combout ;
wire \banco_registradores_inst|registers[1][1]~q ;
wire \banco_registradores_inst|registers[0][1]~q ;
wire \banco_registradores_inst|Mux14~2_combout ;
wire \banco_registradores_inst|Mux14~3_combout ;
wire \banco_registradores_inst|registers[5][1]~feeder_combout ;
wire \banco_registradores_inst|registers[5][1]~q ;
wire \banco_registradores_inst|registers[7][1]~q ;
wire \banco_registradores_inst|registers[6][1]~feeder_combout ;
wire \banco_registradores_inst|registers[6][1]~q ;
wire \banco_registradores_inst|registers[4][1]~q ;
wire \banco_registradores_inst|Mux14~0_combout ;
wire \banco_registradores_inst|Mux14~1_combout ;
wire \banco_registradores_inst|Mux14~4_combout ;
wire \Selector14~0_combout ;
wire \Selector14~1_combout ;
wire \banco_registradores_inst|registers[5][2]~feeder_combout ;
wire \banco_registradores_inst|registers[5][2]~q ;
wire \banco_registradores_inst|registers[7][2]~q ;
wire \banco_registradores_inst|registers[6][2]~feeder_combout ;
wire \banco_registradores_inst|registers[6][2]~q ;
wire \banco_registradores_inst|registers[4][2]~q ;
wire \banco_registradores_inst|Mux13~0_combout ;
wire \banco_registradores_inst|Mux13~1_combout ;
wire \banco_registradores_inst|registers[3][2]~feeder_combout ;
wire \banco_registradores_inst|registers[3][2]~q ;
wire \banco_registradores_inst|registers[2][2]~q ;
wire \banco_registradores_inst|registers[1][2]~feeder_combout ;
wire \banco_registradores_inst|registers[1][2]~q ;
wire \banco_registradores_inst|registers[0][2]~q ;
wire \banco_registradores_inst|Mux13~2_combout ;
wire \banco_registradores_inst|Mux13~3_combout ;
wire \banco_registradores_inst|Mux13~4_combout ;
wire \Selector13~0_combout ;
wire \Selector13~1_combout ;
wire \SW[3]~input_o ;
wire \banco_registradores_inst|registers[3][3]~feeder_combout ;
wire \banco_registradores_inst|registers[3][3]~q ;
wire \banco_registradores_inst|registers[2][3]~q ;
wire \banco_registradores_inst|registers[1][3]~feeder_combout ;
wire \banco_registradores_inst|registers[1][3]~q ;
wire \banco_registradores_inst|registers[0][3]~q ;
wire \banco_registradores_inst|Mux12~2_combout ;
wire \banco_registradores_inst|Mux12~3_combout ;
wire \banco_registradores_inst|registers[5][3]~feeder_combout ;
wire \banco_registradores_inst|registers[5][3]~q ;
wire \banco_registradores_inst|registers[7][3]~q ;
wire \banco_registradores_inst|registers[6][3]~feeder_combout ;
wire \banco_registradores_inst|registers[6][3]~q ;
wire \banco_registradores_inst|registers[4][3]~q ;
wire \banco_registradores_inst|Mux12~0_combout ;
wire \banco_registradores_inst|Mux12~1_combout ;
wire \banco_registradores_inst|Mux12~4_combout ;
wire \Selector12~0_combout ;
wire \Selector12~1_combout ;
wire \SW[4]~input_o ;
wire \reg_id[4]~feeder_combout ;
wire \banco_registradores_inst|registers[5][4]~feeder_combout ;
wire \banco_registradores_inst|registers[5][4]~q ;
wire \banco_registradores_inst|registers[7][4]~q ;
wire \banco_registradores_inst|registers[6][4]~feeder_combout ;
wire \banco_registradores_inst|registers[6][4]~q ;
wire \banco_registradores_inst|registers[4][4]~q ;
wire \banco_registradores_inst|Mux11~0_combout ;
wire \banco_registradores_inst|Mux11~1_combout ;
wire \banco_registradores_inst|registers[3][4]~feeder_combout ;
wire \banco_registradores_inst|registers[3][4]~q ;
wire \banco_registradores_inst|registers[2][4]~q ;
wire \banco_registradores_inst|registers[1][4]~feeder_combout ;
wire \banco_registradores_inst|registers[1][4]~q ;
wire \banco_registradores_inst|registers[0][4]~q ;
wire \banco_registradores_inst|Mux11~2_combout ;
wire \banco_registradores_inst|Mux11~3_combout ;
wire \banco_registradores_inst|Mux11~4_combout ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \SW[5]~input_o ;
wire \banco_registradores_inst|registers[3][5]~feeder_combout ;
wire \banco_registradores_inst|registers[3][5]~q ;
wire \banco_registradores_inst|registers[2][5]~q ;
wire \banco_registradores_inst|registers[1][5]~feeder_combout ;
wire \banco_registradores_inst|registers[1][5]~q ;
wire \banco_registradores_inst|registers[0][5]~q ;
wire \banco_registradores_inst|Mux10~2_combout ;
wire \banco_registradores_inst|Mux10~3_combout ;
wire \banco_registradores_inst|registers[5][5]~feeder_combout ;
wire \banco_registradores_inst|registers[5][5]~q ;
wire \banco_registradores_inst|registers[7][5]~q ;
wire \banco_registradores_inst|registers[6][5]~feeder_combout ;
wire \banco_registradores_inst|registers[6][5]~q ;
wire \banco_registradores_inst|registers[4][5]~q ;
wire \banco_registradores_inst|Mux10~0_combout ;
wire \banco_registradores_inst|Mux10~1_combout ;
wire \banco_registradores_inst|Mux10~4_combout ;
wire \Selector10~0_combout ;
wire \reg_id[5]~feeder_combout ;
wire \Selector10~1_combout ;
wire \SW[6]~input_o ;
wire \reg_id[6]~feeder_combout ;
wire \reg_data_in[6]~feeder_combout ;
wire \banco_registradores_inst|registers[0][6]~feeder_combout ;
wire \banco_registradores_inst|registers[0][6]~q ;
wire \banco_registradores_inst|registers[1][6]~feeder_combout ;
wire \banco_registradores_inst|registers[1][6]~q ;
wire \banco_registradores_inst|Mux9~2_combout ;
wire \banco_registradores_inst|registers[3][6]~feeder_combout ;
wire \banco_registradores_inst|registers[3][6]~q ;
wire \banco_registradores_inst|registers[2][6]~q ;
wire \banco_registradores_inst|Mux9~3_combout ;
wire \banco_registradores_inst|registers[5][6]~feeder_combout ;
wire \banco_registradores_inst|registers[5][6]~q ;
wire \banco_registradores_inst|registers[7][6]~q ;
wire \banco_registradores_inst|registers[4][6]~feeder_combout ;
wire \banco_registradores_inst|registers[4][6]~q ;
wire \banco_registradores_inst|registers[6][6]~q ;
wire \banco_registradores_inst|Mux9~0_combout ;
wire \banco_registradores_inst|Mux9~1_combout ;
wire \banco_registradores_inst|Mux9~4_combout ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \SW[7]~input_o ;
wire \reg_id[7]~feeder_combout ;
wire \reg_data_in[7]~feeder_combout ;
wire \banco_registradores_inst|registers[3][7]~feeder_combout ;
wire \banco_registradores_inst|registers[3][7]~q ;
wire \banco_registradores_inst|registers[2][7]~q ;
wire \banco_registradores_inst|registers[0][7]~feeder_combout ;
wire \banco_registradores_inst|registers[0][7]~q ;
wire \banco_registradores_inst|registers[1][7]~feeder_combout ;
wire \banco_registradores_inst|registers[1][7]~q ;
wire \banco_registradores_inst|Mux8~2_combout ;
wire \banco_registradores_inst|Mux8~3_combout ;
wire \banco_registradores_inst|registers[5][7]~feeder_combout ;
wire \banco_registradores_inst|registers[5][7]~q ;
wire \banco_registradores_inst|registers[7][7]~q ;
wire \banco_registradores_inst|registers[6][7]~feeder_combout ;
wire \banco_registradores_inst|registers[6][7]~q ;
wire \banco_registradores_inst|registers[4][7]~q ;
wire \banco_registradores_inst|Mux8~0_combout ;
wire \banco_registradores_inst|Mux8~1_combout ;
wire \banco_registradores_inst|Mux8~4_combout ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \SW[8]~input_o ;
wire \banco_registradores_inst|registers[5][8]~feeder_combout ;
wire \banco_registradores_inst|registers[5][8]~q ;
wire \banco_registradores_inst|registers[7][8]~q ;
wire \banco_registradores_inst|registers[6][8]~feeder_combout ;
wire \banco_registradores_inst|registers[6][8]~q ;
wire \banco_registradores_inst|registers[4][8]~q ;
wire \banco_registradores_inst|Mux7~0_combout ;
wire \banco_registradores_inst|Mux7~1_combout ;
wire \banco_registradores_inst|registers[3][8]~feeder_combout ;
wire \banco_registradores_inst|registers[3][8]~q ;
wire \banco_registradores_inst|registers[2][8]~q ;
wire \banco_registradores_inst|registers[1][8]~feeder_combout ;
wire \banco_registradores_inst|registers[1][8]~q ;
wire \banco_registradores_inst|registers[0][8]~q ;
wire \banco_registradores_inst|Mux7~2_combout ;
wire \banco_registradores_inst|Mux7~3_combout ;
wire \banco_registradores_inst|Mux7~4_combout ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \SW[9]~input_o ;
wire \reg_data_in[9]~feeder_combout ;
wire \banco_registradores_inst|registers[3][9]~feeder_combout ;
wire \banco_registradores_inst|registers[3][9]~q ;
wire \banco_registradores_inst|registers[2][9]~q ;
wire \banco_registradores_inst|registers[1][9]~feeder_combout ;
wire \banco_registradores_inst|registers[1][9]~q ;
wire \banco_registradores_inst|registers[0][9]~q ;
wire \banco_registradores_inst|Mux6~2_combout ;
wire \banco_registradores_inst|Mux6~3_combout ;
wire \banco_registradores_inst|registers[5][9]~feeder_combout ;
wire \banco_registradores_inst|registers[5][9]~q ;
wire \banco_registradores_inst|registers[7][9]~q ;
wire \banco_registradores_inst|registers[6][9]~feeder_combout ;
wire \banco_registradores_inst|registers[6][9]~q ;
wire \banco_registradores_inst|registers[4][9]~q ;
wire \banco_registradores_inst|Mux6~0_combout ;
wire \banco_registradores_inst|Mux6~1_combout ;
wire \banco_registradores_inst|Mux6~4_combout ;
wire \Selector6~0_combout ;
wire \reg_id[9]~feeder_combout ;
wire \Selector6~1_combout ;
wire \SW[10]~input_o ;
wire \banco_registradores_inst|registers[3][10]~feeder_combout ;
wire \banco_registradores_inst|registers[3][10]~q ;
wire \banco_registradores_inst|registers[2][10]~q ;
wire \banco_registradores_inst|registers[1][10]~feeder_combout ;
wire \banco_registradores_inst|registers[1][10]~q ;
wire \banco_registradores_inst|registers[0][10]~q ;
wire \banco_registradores_inst|Mux5~2_combout ;
wire \banco_registradores_inst|Mux5~3_combout ;
wire \banco_registradores_inst|registers[5][10]~feeder_combout ;
wire \banco_registradores_inst|registers[5][10]~q ;
wire \banco_registradores_inst|registers[7][10]~q ;
wire \banco_registradores_inst|registers[6][10]~feeder_combout ;
wire \banco_registradores_inst|registers[6][10]~q ;
wire \banco_registradores_inst|registers[4][10]~q ;
wire \banco_registradores_inst|Mux5~0_combout ;
wire \banco_registradores_inst|Mux5~1_combout ;
wire \banco_registradores_inst|Mux5~4_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \SW[11]~input_o ;
wire \banco_registradores_inst|registers[5][11]~feeder_combout ;
wire \banco_registradores_inst|registers[5][11]~q ;
wire \banco_registradores_inst|registers[7][11]~q ;
wire \banco_registradores_inst|registers[6][11]~feeder_combout ;
wire \banco_registradores_inst|registers[6][11]~q ;
wire \banco_registradores_inst|registers[4][11]~q ;
wire \banco_registradores_inst|Mux4~0_combout ;
wire \banco_registradores_inst|Mux4~1_combout ;
wire \banco_registradores_inst|registers[3][11]~feeder_combout ;
wire \banco_registradores_inst|registers[3][11]~q ;
wire \banco_registradores_inst|registers[2][11]~q ;
wire \banco_registradores_inst|registers[1][11]~feeder_combout ;
wire \banco_registradores_inst|registers[1][11]~q ;
wire \banco_registradores_inst|registers[0][11]~q ;
wire \banco_registradores_inst|Mux4~2_combout ;
wire \banco_registradores_inst|Mux4~3_combout ;
wire \banco_registradores_inst|Mux4~4_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \SW[12]~input_o ;
wire \reg_id[12]~feeder_combout ;
wire \reg_data_in[12]~feeder_combout ;
wire \banco_registradores_inst|registers[5][12]~feeder_combout ;
wire \banco_registradores_inst|registers[5][12]~q ;
wire \banco_registradores_inst|registers[7][12]~q ;
wire \banco_registradores_inst|registers[6][12]~feeder_combout ;
wire \banco_registradores_inst|registers[6][12]~q ;
wire \banco_registradores_inst|registers[4][12]~q ;
wire \banco_registradores_inst|Mux3~0_combout ;
wire \banco_registradores_inst|Mux3~1_combout ;
wire \banco_registradores_inst|registers[3][12]~feeder_combout ;
wire \banco_registradores_inst|registers[3][12]~q ;
wire \banco_registradores_inst|registers[2][12]~q ;
wire \banco_registradores_inst|registers[1][12]~feeder_combout ;
wire \banco_registradores_inst|registers[1][12]~q ;
wire \banco_registradores_inst|registers[0][12]~q ;
wire \banco_registradores_inst|Mux3~2_combout ;
wire \banco_registradores_inst|Mux3~3_combout ;
wire \banco_registradores_inst|Mux3~4_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \SW[13]~input_o ;
wire \banco_registradores_inst|registers[5][13]~feeder_combout ;
wire \banco_registradores_inst|registers[5][13]~q ;
wire \banco_registradores_inst|registers[7][13]~q ;
wire \banco_registradores_inst|registers[6][13]~feeder_combout ;
wire \banco_registradores_inst|registers[6][13]~q ;
wire \banco_registradores_inst|registers[4][13]~q ;
wire \banco_registradores_inst|Mux2~0_combout ;
wire \banco_registradores_inst|Mux2~1_combout ;
wire \banco_registradores_inst|registers[3][13]~feeder_combout ;
wire \banco_registradores_inst|registers[3][13]~q ;
wire \banco_registradores_inst|registers[2][13]~q ;
wire \banco_registradores_inst|registers[1][13]~feeder_combout ;
wire \banco_registradores_inst|registers[1][13]~q ;
wire \banco_registradores_inst|registers[0][13]~q ;
wire \banco_registradores_inst|Mux2~2_combout ;
wire \banco_registradores_inst|Mux2~3_combout ;
wire \banco_registradores_inst|Mux2~4_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \SW[14]~input_o ;
wire \reg_id[14]~feeder_combout ;
wire \reg_data_in[14]~feeder_combout ;
wire \banco_registradores_inst|registers[1][14]~feeder_combout ;
wire \banco_registradores_inst|registers[1][14]~q ;
wire \banco_registradores_inst|registers[0][14]~q ;
wire \banco_registradores_inst|Mux1~2_combout ;
wire \banco_registradores_inst|registers[2][14]~q ;
wire \banco_registradores_inst|registers[3][14]~feeder_combout ;
wire \banco_registradores_inst|registers[3][14]~q ;
wire \banco_registradores_inst|Mux1~3_combout ;
wire \banco_registradores_inst|registers[5][14]~feeder_combout ;
wire \banco_registradores_inst|registers[5][14]~q ;
wire \banco_registradores_inst|registers[7][14]~q ;
wire \banco_registradores_inst|registers[6][14]~feeder_combout ;
wire \banco_registradores_inst|registers[6][14]~q ;
wire \banco_registradores_inst|registers[4][14]~q ;
wire \banco_registradores_inst|Mux1~0_combout ;
wire \banco_registradores_inst|Mux1~1_combout ;
wire \banco_registradores_inst|Mux1~4_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \SW[15]~input_o ;
wire \banco_registradores_inst|registers[1][15]~feeder_combout ;
wire \banco_registradores_inst|registers[1][15]~q ;
wire \banco_registradores_inst|registers[0][15]~q ;
wire \banco_registradores_inst|Mux0~2_combout ;
wire \banco_registradores_inst|registers[2][15]~q ;
wire \banco_registradores_inst|registers[3][15]~feeder_combout ;
wire \banco_registradores_inst|registers[3][15]~q ;
wire \banco_registradores_inst|Mux0~3_combout ;
wire \banco_registradores_inst|registers[5][15]~feeder_combout ;
wire \banco_registradores_inst|registers[5][15]~q ;
wire \banco_registradores_inst|registers[7][15]~q ;
wire \banco_registradores_inst|registers[6][15]~feeder_combout ;
wire \banco_registradores_inst|registers[6][15]~q ;
wire \banco_registradores_inst|registers[4][15]~q ;
wire \banco_registradores_inst|Mux0~0_combout ;
wire \banco_registradores_inst|Mux0~1_combout ;
wire \banco_registradores_inst|Mux0~4_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \hex_to_7seg_inst|Mux6~0_combout ;
wire \hex_to_7seg_inst|Mux5~0_combout ;
wire \hex_to_7seg_inst|Mux4~0_combout ;
wire \hex_to_7seg_inst|Mux3~0_combout ;
wire \hex_to_7seg_inst|Mux2~0_combout ;
wire \hex_to_7seg_inst|Mux1~0_combout ;
wire \hex_to_7seg_inst|Mux0~0_combout ;
wire \hex_to_7seg_inst|Mux13~0_combout ;
wire \hex_to_7seg_inst|Mux12~0_combout ;
wire \hex_to_7seg_inst|Mux11~0_combout ;
wire \hex_to_7seg_inst|Mux10~0_combout ;
wire \hex_to_7seg_inst|Mux9~0_combout ;
wire \hex_to_7seg_inst|Mux8~0_combout ;
wire \hex_to_7seg_inst|Mux7~0_combout ;
wire \hex_to_7seg_inst|Mux20~0_combout ;
wire \hex_to_7seg_inst|Mux19~0_combout ;
wire \hex_to_7seg_inst|Mux18~0_combout ;
wire \hex_to_7seg_inst|Mux17~0_combout ;
wire \hex_to_7seg_inst|Mux16~0_combout ;
wire \hex_to_7seg_inst|Mux15~0_combout ;
wire \hex_to_7seg_inst|Mux14~0_combout ;
wire \hex_to_7seg_inst|Mux27~0_combout ;
wire \hex_to_7seg_inst|Mux26~0_combout ;
wire \hex_to_7seg_inst|Mux25~0_combout ;
wire \hex_to_7seg_inst|Mux24~0_combout ;
wire \hex_to_7seg_inst|Mux23~0_combout ;
wire \hex_to_7seg_inst|Mux22~0_combout ;
wire \hex_to_7seg_inst|Mux21~0_combout ;
wire \HEX4~0_combout ;
wire \HEX4~1_combout ;
wire \HEX4~2_combout ;
wire [15:0] reg_id;
wire [15:0] \banco_registradores_inst|data_out ;
wire [15:0] reg_data_in;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\Selector15~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\Selector14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\Selector13~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\Selector12~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\Selector11~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\Selector10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\Selector9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\Selector8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\Selector7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\Selector6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\Selector5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\Selector4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\Selector3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\Selector2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\Selector1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\Selector0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\hex_to_7seg_inst|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\hex_to_7seg_inst|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\hex_to_7seg_inst|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\hex_to_7seg_inst|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\hex_to_7seg_inst|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\hex_to_7seg_inst|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\hex_to_7seg_inst|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\hex_to_7seg_inst|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\hex_to_7seg_inst|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\hex_to_7seg_inst|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\hex_to_7seg_inst|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\hex_to_7seg_inst|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\hex_to_7seg_inst|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\hex_to_7seg_inst|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\hex_to_7seg_inst|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\hex_to_7seg_inst|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\hex_to_7seg_inst|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\hex_to_7seg_inst|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\hex_to_7seg_inst|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\hex_to_7seg_inst|Mux15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\hex_to_7seg_inst|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\hex_to_7seg_inst|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\hex_to_7seg_inst|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\hex_to_7seg_inst|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\hex_to_7seg_inst|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\hex_to_7seg_inst|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\hex_to_7seg_inst|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\hex_to_7seg_inst|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\HEX4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\state.READ_ID~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\HEX4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(!\state.READ_ID~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\HEX4~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(!\state.READ_ID~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\state.READ_ID~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y37_N25
dffeas view_reg_val_bt_last(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\KEY[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\view_reg_val_bt_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam view_reg_val_bt_last.is_wysiwyg = "true";
defparam view_reg_val_bt_last.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N0
cycloneive_lcell_comb \state~15 (
// Equation(s):
// \state~15_combout  = (!\KEY[1]~input_o  & \view_reg_val_bt_last~q )

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(gnd),
	.datad(\view_reg_val_bt_last~q ),
	.cin(gnd),
	.combout(\state~15_combout ),
	.cout());
// synopsys translate_off
defparam \state~15 .lut_mask = 16'h3300;
defparam \state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N26
cycloneive_lcell_comb \write_reg_val_bt_last~feeder (
// Equation(s):
// \write_reg_val_bt_last~feeder_combout  = \KEY[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\write_reg_val_bt_last~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \write_reg_val_bt_last~feeder .lut_mask = 16'hFF00;
defparam \write_reg_val_bt_last~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N27
dffeas write_reg_val_bt_last(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\write_reg_val_bt_last~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_reg_val_bt_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam write_reg_val_bt_last.is_wysiwyg = "true";
defparam write_reg_val_bt_last.power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y37_N1
dffeas read_reg_id_bt_last(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_reg_id_bt_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam read_reg_id_bt_last.is_wysiwyg = "true";
defparam read_reg_id_bt_last.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N20
cycloneive_lcell_comb \state~14 (
// Equation(s):
// \state~14_combout  = (\KEY[2]~input_o  & ((\KEY[0]~input_o ) # ((!\read_reg_id_bt_last~q )))) # (!\KEY[2]~input_o  & (!\write_reg_val_bt_last~q  & ((\KEY[0]~input_o ) # (!\read_reg_id_bt_last~q ))))

	.dataa(\KEY[2]~input_o ),
	.datab(\KEY[0]~input_o ),
	.datac(\write_reg_val_bt_last~q ),
	.datad(\read_reg_id_bt_last~q ),
	.cin(gnd),
	.combout(\state~14_combout ),
	.cout());
// synopsys translate_off
defparam \state~14 .lut_mask = 16'h8CAF;
defparam \state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N19
dffeas reset_reg_val_bt_last(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\KEY[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_reg_val_bt_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_reg_val_bt_last.is_wysiwyg = "true";
defparam reset_reg_val_bt_last.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N18
cycloneive_lcell_comb \state~16 (
// Equation(s):
// \state~16_combout  = ((\state~15_combout ) # ((!\KEY[3]~input_o  & \reset_reg_val_bt_last~q ))) # (!\state~14_combout )

	.dataa(\KEY[3]~input_o ),
	.datab(\state~14_combout ),
	.datac(\reset_reg_val_bt_last~q ),
	.datad(\state~15_combout ),
	.cin(gnd),
	.combout(\state~16_combout ),
	.cout());
// synopsys translate_off
defparam \state~16 .lut_mask = 16'hFF73;
defparam \state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N4
cycloneive_lcell_comb \state~17 (
// Equation(s):
// \state~17_combout  = (\state~16_combout  & (!\state~15_combout  & ((\state~14_combout )))) # (!\state~16_combout  & (((\state.RESET_S~q ))))

	.dataa(\state~15_combout ),
	.datab(\state~16_combout ),
	.datac(\state.RESET_S~q ),
	.datad(\state~14_combout ),
	.cin(gnd),
	.combout(\state~17_combout ),
	.cout());
// synopsys translate_off
defparam \state~17 .lut_mask = 16'h7430;
defparam \state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N5
dffeas \state.RESET_S (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.RESET_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.RESET_S .is_wysiwyg = "true";
defparam \state.RESET_S .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N12
cycloneive_lcell_comb \reg_id[0]~feeder (
// Equation(s):
// \reg_id[0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\reg_id[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_id[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_id[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N14
cycloneive_lcell_comb \process_0~0 (
// Equation(s):
// \process_0~0_combout  = (!\KEY[0]~input_o  & \read_reg_id_bt_last~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\read_reg_id_bt_last~q ),
	.cin(gnd),
	.combout(\process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~0 .lut_mask = 16'h0F00;
defparam \process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y37_N13
dffeas \reg_id[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_id[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[0] .is_wysiwyg = "true";
defparam \reg_id[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N8
cycloneive_lcell_comb \state~19 (
// Equation(s):
// \state~19_combout  = (\state~16_combout  & (\state~15_combout  & ((\state~14_combout )))) # (!\state~16_combout  & (((\state.VIEW_VALUE~q ))))

	.dataa(\state~15_combout ),
	.datab(\state~16_combout ),
	.datac(\state.VIEW_VALUE~q ),
	.datad(\state~14_combout ),
	.cin(gnd),
	.combout(\state~19_combout ),
	.cout());
// synopsys translate_off
defparam \state~19 .lut_mask = 16'hB830;
defparam \state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N9
dffeas \state.VIEW_VALUE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.VIEW_VALUE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.VIEW_VALUE .is_wysiwyg = "true";
defparam \state.VIEW_VALUE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N22
cycloneive_lcell_comb \state.READ_ID~0 (
// Equation(s):
// \state.READ_ID~0_combout  = !\process_0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\process_0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.READ_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.READ_ID~0 .lut_mask = 16'h0F0F;
defparam \state.READ_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N23
dffeas \state.READ_ID (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.READ_ID~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.READ_ID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.READ_ID .is_wysiwyg = "true";
defparam \state.READ_ID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N12
cycloneive_lcell_comb \reg_data_in[0]~0 (
// Equation(s):
// \reg_data_in[0]~0_combout  = (!\KEY[2]~input_o  & (\write_reg_val_bt_last~q  & ((\KEY[0]~input_o ) # (!\read_reg_id_bt_last~q ))))

	.dataa(\KEY[2]~input_o ),
	.datab(\KEY[0]~input_o ),
	.datac(\write_reg_val_bt_last~q ),
	.datad(\read_reg_id_bt_last~q ),
	.cin(gnd),
	.combout(\reg_data_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[0]~0 .lut_mask = 16'h4050;
defparam \reg_data_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N30
cycloneive_lcell_comb \state~18 (
// Equation(s):
// \state~18_combout  = (\reg_data_in[0]~0_combout ) # ((\state.WRITE_VALUE~q  & !\state~16_combout ))

	.dataa(gnd),
	.datab(\reg_data_in[0]~0_combout ),
	.datac(\state.WRITE_VALUE~q ),
	.datad(\state~16_combout ),
	.cin(gnd),
	.combout(\state~18_combout ),
	.cout());
// synopsys translate_off
defparam \state~18 .lut_mask = 16'hCCFC;
defparam \state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N31
dffeas \state.WRITE_VALUE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.WRITE_VALUE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.WRITE_VALUE .is_wysiwyg = "true";
defparam \state.WRITE_VALUE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N14
cycloneive_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (!\state.VIEW_VALUE~q  & (!\state.READ_ID~q  & !\state.WRITE_VALUE~q ))

	.dataa(gnd),
	.datab(\state.VIEW_VALUE~q ),
	.datac(\state.READ_ID~q ),
	.datad(\state.WRITE_VALUE~q ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'h0003;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X110_Y37_N15
dffeas \reg_id[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[2] .is_wysiwyg = "true";
defparam \reg_id[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X110_Y37_N25
dffeas \reg_id[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[1] .is_wysiwyg = "true";
defparam \reg_id[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y36_N21
dffeas \reg_data_in[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[0] .is_wysiwyg = "true";
defparam \reg_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N28
cycloneive_lcell_comb \banco_registradores_inst|registers[1][0]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][0]~feeder_combout  = reg_data_in[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][0]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N28
cycloneive_lcell_comb \reset~2 (
// Equation(s):
// \reset~2_combout  = (\state~14_combout  & ((\KEY[1]~input_o ) # (!\view_reg_val_bt_last~q )))

	.dataa(gnd),
	.datab(\view_reg_val_bt_last~q ),
	.datac(\KEY[1]~input_o ),
	.datad(\state~14_combout ),
	.cin(gnd),
	.combout(\reset~2_combout ),
	.cout());
// synopsys translate_off
defparam \reset~2 .lut_mask = 16'hF300;
defparam \reset~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N29
dffeas reset(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset.is_wysiwyg = "true";
defparam reset.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X114_Y37_N13
dffeas write_en(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_data_in[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam write_en.is_wysiwyg = "true";
defparam write_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N16
cycloneive_lcell_comb \state~20 (
// Equation(s):
// \state~20_combout  = (\view_reg_val_bt_last~q  & (!\KEY[1]~input_o  & \state~14_combout ))

	.dataa(gnd),
	.datab(\view_reg_val_bt_last~q ),
	.datac(\KEY[1]~input_o ),
	.datad(\state~14_combout ),
	.cin(gnd),
	.combout(\state~20_combout ),
	.cout());
// synopsys translate_off
defparam \state~20 .lut_mask = 16'h0C00;
defparam \state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N17
dffeas read_en(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam read_en.is_wysiwyg = "true";
defparam read_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N6
cycloneive_lcell_comb \banco_registradores_inst|state~12 (
// Equation(s):
// \banco_registradores_inst|state~12_combout  = (!\banco_registradores_inst|state.IDLE~q  & ((\write_en~q ) # (\read_en~q )))

	.dataa(\write_en~q ),
	.datab(gnd),
	.datac(\banco_registradores_inst|state.IDLE~q ),
	.datad(\read_en~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|state~12 .lut_mask = 16'h0F0A;
defparam \banco_registradores_inst|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N7
dffeas \banco_registradores_inst|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|state~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|state.IDLE .is_wysiwyg = "true";
defparam \banco_registradores_inst|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N22
cycloneive_lcell_comb \banco_registradores_inst|state~11 (
// Equation(s):
// \banco_registradores_inst|state~11_combout  = (\write_en~q  & !\banco_registradores_inst|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\write_en~q ),
	.datad(\banco_registradores_inst|state.IDLE~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|state~11 .lut_mask = 16'h00F0;
defparam \banco_registradores_inst|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y37_N23
dffeas \banco_registradores_inst|state.WRITE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|state~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|state.WRITE .is_wysiwyg = "true";
defparam \banco_registradores_inst|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N24
cycloneive_lcell_comb \banco_registradores_inst|Decoder0~5 (
// Equation(s):
// \banco_registradores_inst|Decoder0~5_combout  = (reg_id[0] & (!reg_id[2] & (!reg_id[1] & \banco_registradores_inst|state.WRITE~q )))

	.dataa(reg_id[0]),
	.datab(reg_id[2]),
	.datac(reg_id[1]),
	.datad(\banco_registradores_inst|state.WRITE~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Decoder0~5 .lut_mask = 16'h0200;
defparam \banco_registradores_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N29
dffeas \banco_registradores_inst|registers[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][0] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N18
cycloneive_lcell_comb \banco_registradores_inst|registers[0][0]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[0][0]~feeder_combout  = reg_data_in[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][0]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N6
cycloneive_lcell_comb \banco_registradores_inst|Decoder0~6 (
// Equation(s):
// \banco_registradores_inst|Decoder0~6_combout  = (!reg_id[0] & (!reg_id[1] & (!reg_id[2] & \banco_registradores_inst|state.WRITE~q )))

	.dataa(reg_id[0]),
	.datab(reg_id[1]),
	.datac(reg_id[2]),
	.datad(\banco_registradores_inst|state.WRITE~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Decoder0~6 .lut_mask = 16'h0100;
defparam \banco_registradores_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N19
dffeas \banco_registradores_inst|registers[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][0] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N0
cycloneive_lcell_comb \banco_registradores_inst|Mux15~2 (
// Equation(s):
// \banco_registradores_inst|Mux15~2_combout  = (reg_id[0] & ((\banco_registradores_inst|registers[1][0]~q ) # ((reg_id[1])))) # (!reg_id[0] & (((\banco_registradores_inst|registers[0][0]~q  & !reg_id[1]))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[1][0]~q ),
	.datac(\banco_registradores_inst|registers[0][0]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux15~2 .lut_mask = 16'hAAD8;
defparam \banco_registradores_inst|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N16
cycloneive_lcell_comb \banco_registradores_inst|Decoder0~4 (
// Equation(s):
// \banco_registradores_inst|Decoder0~4_combout  = (!reg_id[0] & (reg_id[1] & (!reg_id[2] & \banco_registradores_inst|state.WRITE~q )))

	.dataa(reg_id[0]),
	.datab(reg_id[1]),
	.datac(reg_id[2]),
	.datad(\banco_registradores_inst|state.WRITE~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Decoder0~4 .lut_mask = 16'h0400;
defparam \banco_registradores_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y37_N15
dffeas \banco_registradores_inst|registers[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[0]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][0] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N0
cycloneive_lcell_comb \banco_registradores_inst|registers[3][0]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][0]~feeder_combout  = reg_data_in[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][0]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N6
cycloneive_lcell_comb \banco_registradores_inst|Decoder0~7 (
// Equation(s):
// \banco_registradores_inst|Decoder0~7_combout  = (reg_id[0] & (reg_id[1] & (\banco_registradores_inst|state.WRITE~q  & !reg_id[2])))

	.dataa(reg_id[0]),
	.datab(reg_id[1]),
	.datac(\banco_registradores_inst|state.WRITE~q ),
	.datad(reg_id[2]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Decoder0~7 .lut_mask = 16'h0080;
defparam \banco_registradores_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N1
dffeas \banco_registradores_inst|registers[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][0] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N14
cycloneive_lcell_comb \banco_registradores_inst|Mux15~3 (
// Equation(s):
// \banco_registradores_inst|Mux15~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux15~2_combout  & ((\banco_registradores_inst|registers[3][0]~q ))) # (!\banco_registradores_inst|Mux15~2_combout  & (\banco_registradores_inst|registers[2][0]~q )))) # 
// (!reg_id[1] & (\banco_registradores_inst|Mux15~2_combout ))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|Mux15~2_combout ),
	.datac(\banco_registradores_inst|registers[2][0]~q ),
	.datad(\banco_registradores_inst|registers[3][0]~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux15~3 .lut_mask = 16'hEC64;
defparam \banco_registradores_inst|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N0
cycloneive_lcell_comb \banco_registradores_inst|registers[5][0]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][0]~feeder_combout  = reg_data_in[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][0]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N14
cycloneive_lcell_comb \banco_registradores_inst|Decoder0~0 (
// Equation(s):
// \banco_registradores_inst|Decoder0~0_combout  = (reg_id[0] & (!reg_id[1] & (reg_id[2] & \banco_registradores_inst|state.WRITE~q )))

	.dataa(reg_id[0]),
	.datab(reg_id[1]),
	.datac(reg_id[2]),
	.datad(\banco_registradores_inst|state.WRITE~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Decoder0~0 .lut_mask = 16'h2000;
defparam \banco_registradores_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N1
dffeas \banco_registradores_inst|registers[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][0] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N26
cycloneive_lcell_comb \banco_registradores_inst|Decoder0~3 (
// Equation(s):
// \banco_registradores_inst|Decoder0~3_combout  = (reg_id[0] & (reg_id[2] & (reg_id[1] & \banco_registradores_inst|state.WRITE~q )))

	.dataa(reg_id[0]),
	.datab(reg_id[2]),
	.datac(reg_id[1]),
	.datad(\banco_registradores_inst|state.WRITE~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Decoder0~3 .lut_mask = 16'h8000;
defparam \banco_registradores_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N3
dffeas \banco_registradores_inst|registers[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[0]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][0] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N8
cycloneive_lcell_comb \banco_registradores_inst|registers[6][0]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][0]~feeder_combout  = reg_data_in[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][0]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N4
cycloneive_lcell_comb \banco_registradores_inst|Decoder0~1 (
// Equation(s):
// \banco_registradores_inst|Decoder0~1_combout  = (!reg_id[0] & (reg_id[1] & (reg_id[2] & \banco_registradores_inst|state.WRITE~q )))

	.dataa(reg_id[0]),
	.datab(reg_id[1]),
	.datac(reg_id[2]),
	.datad(\banco_registradores_inst|state.WRITE~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Decoder0~1 .lut_mask = 16'h4000;
defparam \banco_registradores_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y37_N9
dffeas \banco_registradores_inst|registers[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][0] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N26
cycloneive_lcell_comb \banco_registradores_inst|Decoder0~2 (
// Equation(s):
// \banco_registradores_inst|Decoder0~2_combout  = (!reg_id[0] & (!reg_id[1] & (reg_id[2] & \banco_registradores_inst|state.WRITE~q )))

	.dataa(reg_id[0]),
	.datab(reg_id[1]),
	.datac(reg_id[2]),
	.datad(\banco_registradores_inst|state.WRITE~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Decoder0~2 .lut_mask = 16'h1000;
defparam \banco_registradores_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y37_N23
dffeas \banco_registradores_inst|registers[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[0]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][0] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N22
cycloneive_lcell_comb \banco_registradores_inst|Mux15~0 (
// Equation(s):
// \banco_registradores_inst|Mux15~0_combout  = (reg_id[1] & ((\banco_registradores_inst|registers[6][0]~q ) # ((reg_id[0])))) # (!reg_id[1] & (((\banco_registradores_inst|registers[4][0]~q  & !reg_id[0]))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[6][0]~q ),
	.datac(\banco_registradores_inst|registers[4][0]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux15~0 .lut_mask = 16'hAAD8;
defparam \banco_registradores_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N2
cycloneive_lcell_comb \banco_registradores_inst|Mux15~1 (
// Equation(s):
// \banco_registradores_inst|Mux15~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux15~0_combout  & ((\banco_registradores_inst|registers[7][0]~q ))) # (!\banco_registradores_inst|Mux15~0_combout  & (\banco_registradores_inst|registers[5][0]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux15~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][0]~q ),
	.datac(\banco_registradores_inst|registers[7][0]~q ),
	.datad(\banco_registradores_inst|Mux15~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux15~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N4
cycloneive_lcell_comb \banco_registradores_inst|Mux15~4 (
// Equation(s):
// \banco_registradores_inst|Mux15~4_combout  = (reg_id[2] & ((\banco_registradores_inst|Mux15~1_combout ))) # (!reg_id[2] & (\banco_registradores_inst|Mux15~3_combout ))

	.dataa(reg_id[2]),
	.datab(gnd),
	.datac(\banco_registradores_inst|Mux15~3_combout ),
	.datad(\banco_registradores_inst|Mux15~1_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux15~4 .lut_mask = 16'hFA50;
defparam \banco_registradores_inst|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N2
cycloneive_lcell_comb \banco_registradores_inst|state~10 (
// Equation(s):
// \banco_registradores_inst|state~10_combout  = (!\write_en~q  & (\read_en~q  & !\banco_registradores_inst|state.IDLE~q ))

	.dataa(\write_en~q ),
	.datab(\read_en~q ),
	.datac(gnd),
	.datad(\banco_registradores_inst|state.IDLE~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|state~10 .lut_mask = 16'h0044;
defparam \banco_registradores_inst|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N3
dffeas \banco_registradores_inst|state.READ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|state~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|state.READ .is_wysiwyg = "true";
defparam \banco_registradores_inst|state.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N10
cycloneive_lcell_comb \banco_registradores_inst|data_out[0]~0 (
// Equation(s):
// \banco_registradores_inst|data_out[0]~0_combout  = (!\reset~q  & \banco_registradores_inst|state.READ~q )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\banco_registradores_inst|state.READ~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|data_out[0]~0 .lut_mask = 16'h3300;
defparam \banco_registradores_inst|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N5
dffeas \banco_registradores_inst|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[0] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N20
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\state.VIEW_VALUE~q  & (\banco_registradores_inst|data_out [0])) # (!\state.VIEW_VALUE~q  & (((reg_data_in[0] & \state.WRITE_VALUE~q ))))

	.dataa(\banco_registradores_inst|data_out [0]),
	.datab(\state.VIEW_VALUE~q ),
	.datac(reg_data_in[0]),
	.datad(\state.WRITE_VALUE~q ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hB888;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N24
cycloneive_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (\state.RESET_S~q ) # ((\Selector15~0_combout ) # ((reg_id[0] & \Selector15~1_combout )))

	.dataa(\state.RESET_S~q ),
	.datab(reg_id[0]),
	.datac(\Selector15~1_combout ),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~2 .lut_mask = 16'hFFEA;
defparam \Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N27
dffeas \reg_data_in[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[1] .is_wysiwyg = "true";
defparam \reg_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N2
cycloneive_lcell_comb \banco_registradores_inst|registers[3][1]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][1]~feeder_combout  = reg_data_in[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][1]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N3
dffeas \banco_registradores_inst|registers[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][1] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y37_N11
dffeas \banco_registradores_inst|registers[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[1]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][1] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N10
cycloneive_lcell_comb \banco_registradores_inst|registers[1][1]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][1]~feeder_combout  = reg_data_in[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N11
dffeas \banco_registradores_inst|registers[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][1] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y37_N15
dffeas \banco_registradores_inst|registers[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[1]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][1] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N14
cycloneive_lcell_comb \banco_registradores_inst|Mux14~2 (
// Equation(s):
// \banco_registradores_inst|Mux14~2_combout  = (reg_id[0] & ((\banco_registradores_inst|registers[1][1]~q ) # ((reg_id[1])))) # (!reg_id[0] & (((\banco_registradores_inst|registers[0][1]~q  & !reg_id[1]))))

	.dataa(\banco_registradores_inst|registers[1][1]~q ),
	.datab(reg_id[0]),
	.datac(\banco_registradores_inst|registers[0][1]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux14~2 .lut_mask = 16'hCCB8;
defparam \banco_registradores_inst|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N10
cycloneive_lcell_comb \banco_registradores_inst|Mux14~3 (
// Equation(s):
// \banco_registradores_inst|Mux14~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux14~2_combout  & (\banco_registradores_inst|registers[3][1]~q )) # (!\banco_registradores_inst|Mux14~2_combout  & ((\banco_registradores_inst|registers[2][1]~q ))))) # 
// (!reg_id[1] & (((\banco_registradores_inst|Mux14~2_combout ))))

	.dataa(\banco_registradores_inst|registers[3][1]~q ),
	.datab(reg_id[1]),
	.datac(\banco_registradores_inst|registers[2][1]~q ),
	.datad(\banco_registradores_inst|Mux14~2_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux14~3 .lut_mask = 16'hBBC0;
defparam \banco_registradores_inst|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N24
cycloneive_lcell_comb \banco_registradores_inst|registers[5][1]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][1]~feeder_combout  = reg_data_in[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][1]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N25
dffeas \banco_registradores_inst|registers[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][1] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y37_N17
dffeas \banco_registradores_inst|registers[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[1]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][1] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N4
cycloneive_lcell_comb \banco_registradores_inst|registers[6][1]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][1]~feeder_combout  = reg_data_in[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][1]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y37_N5
dffeas \banco_registradores_inst|registers[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][1] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y37_N3
dffeas \banco_registradores_inst|registers[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[1]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][1] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N2
cycloneive_lcell_comb \banco_registradores_inst|Mux14~0 (
// Equation(s):
// \banco_registradores_inst|Mux14~0_combout  = (reg_id[1] & ((\banco_registradores_inst|registers[6][1]~q ) # ((reg_id[0])))) # (!reg_id[1] & (((\banco_registradores_inst|registers[4][1]~q  & !reg_id[0]))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[6][1]~q ),
	.datac(\banco_registradores_inst|registers[4][1]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux14~0 .lut_mask = 16'hAAD8;
defparam \banco_registradores_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N16
cycloneive_lcell_comb \banco_registradores_inst|Mux14~1 (
// Equation(s):
// \banco_registradores_inst|Mux14~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux14~0_combout  & ((\banco_registradores_inst|registers[7][1]~q ))) # (!\banco_registradores_inst|Mux14~0_combout  & (\banco_registradores_inst|registers[5][1]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux14~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][1]~q ),
	.datac(\banco_registradores_inst|registers[7][1]~q ),
	.datad(\banco_registradores_inst|Mux14~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux14~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N10
cycloneive_lcell_comb \banco_registradores_inst|Mux14~4 (
// Equation(s):
// \banco_registradores_inst|Mux14~4_combout  = (reg_id[2] & ((\banco_registradores_inst|Mux14~1_combout ))) # (!reg_id[2] & (\banco_registradores_inst|Mux14~3_combout ))

	.dataa(reg_id[2]),
	.datab(gnd),
	.datac(\banco_registradores_inst|Mux14~3_combout ),
	.datad(\banco_registradores_inst|Mux14~1_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux14~4 .lut_mask = 16'hFA50;
defparam \banco_registradores_inst|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N11
dffeas \banco_registradores_inst|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[1] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N26
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\state.VIEW_VALUE~q  & (\banco_registradores_inst|data_out [1])) # (!\state.VIEW_VALUE~q  & (((reg_data_in[1] & \state.WRITE_VALUE~q ))))

	.dataa(\banco_registradores_inst|data_out [1]),
	.datab(\state.VIEW_VALUE~q ),
	.datac(reg_data_in[1]),
	.datad(\state.WRITE_VALUE~q ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hB888;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N0
cycloneive_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (\state.RESET_S~q ) # ((\Selector14~0_combout ) # ((\Selector15~1_combout  & reg_id[1])))

	.dataa(\state.RESET_S~q ),
	.datab(\Selector15~1_combout ),
	.datac(\Selector14~0_combout ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'hFEFA;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N11
dffeas \reg_data_in[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[2] .is_wysiwyg = "true";
defparam \reg_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N16
cycloneive_lcell_comb \banco_registradores_inst|registers[5][2]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][2]~feeder_combout  = reg_data_in[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][2]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N17
dffeas \banco_registradores_inst|registers[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][2] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y37_N31
dffeas \banco_registradores_inst|registers[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[2]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][2] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N28
cycloneive_lcell_comb \banco_registradores_inst|registers[6][2]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][2]~feeder_combout  = reg_data_in[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][2]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y37_N29
dffeas \banco_registradores_inst|registers[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][2] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y37_N19
dffeas \banco_registradores_inst|registers[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[2]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][2] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N18
cycloneive_lcell_comb \banco_registradores_inst|Mux13~0 (
// Equation(s):
// \banco_registradores_inst|Mux13~0_combout  = (reg_id[1] & ((\banco_registradores_inst|registers[6][2]~q ) # ((reg_id[0])))) # (!reg_id[1] & (((\banco_registradores_inst|registers[4][2]~q  & !reg_id[0]))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[6][2]~q ),
	.datac(\banco_registradores_inst|registers[4][2]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux13~0 .lut_mask = 16'hAAD8;
defparam \banco_registradores_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N30
cycloneive_lcell_comb \banco_registradores_inst|Mux13~1 (
// Equation(s):
// \banco_registradores_inst|Mux13~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux13~0_combout  & ((\banco_registradores_inst|registers[7][2]~q ))) # (!\banco_registradores_inst|Mux13~0_combout  & (\banco_registradores_inst|registers[5][2]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux13~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][2]~q ),
	.datac(\banco_registradores_inst|registers[7][2]~q ),
	.datad(\banco_registradores_inst|Mux13~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux13~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N24
cycloneive_lcell_comb \banco_registradores_inst|registers[3][2]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][2]~feeder_combout  = reg_data_in[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][2]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N25
dffeas \banco_registradores_inst|registers[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][2] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y37_N9
dffeas \banco_registradores_inst|registers[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[2]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][2] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N8
cycloneive_lcell_comb \banco_registradores_inst|registers[1][2]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][2]~feeder_combout  = reg_data_in[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[2]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][2]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N9
dffeas \banco_registradores_inst|registers[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][2] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y37_N31
dffeas \banco_registradores_inst|registers[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[2]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][2] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N30
cycloneive_lcell_comb \banco_registradores_inst|Mux13~2 (
// Equation(s):
// \banco_registradores_inst|Mux13~2_combout  = (reg_id[0] & ((\banco_registradores_inst|registers[1][2]~q ) # ((reg_id[1])))) # (!reg_id[0] & (((\banco_registradores_inst|registers[0][2]~q  & !reg_id[1]))))

	.dataa(\banco_registradores_inst|registers[1][2]~q ),
	.datab(reg_id[0]),
	.datac(\banco_registradores_inst|registers[0][2]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux13~2 .lut_mask = 16'hCCB8;
defparam \banco_registradores_inst|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N8
cycloneive_lcell_comb \banco_registradores_inst|Mux13~3 (
// Equation(s):
// \banco_registradores_inst|Mux13~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux13~2_combout  & (\banco_registradores_inst|registers[3][2]~q )) # (!\banco_registradores_inst|Mux13~2_combout  & ((\banco_registradores_inst|registers[2][2]~q ))))) # 
// (!reg_id[1] & (((\banco_registradores_inst|Mux13~2_combout ))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[3][2]~q ),
	.datac(\banco_registradores_inst|registers[2][2]~q ),
	.datad(\banco_registradores_inst|Mux13~2_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux13~3 .lut_mask = 16'hDDA0;
defparam \banco_registradores_inst|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N24
cycloneive_lcell_comb \banco_registradores_inst|Mux13~4 (
// Equation(s):
// \banco_registradores_inst|Mux13~4_combout  = (reg_id[2] & (\banco_registradores_inst|Mux13~1_combout )) # (!reg_id[2] & ((\banco_registradores_inst|Mux13~3_combout )))

	.dataa(reg_id[2]),
	.datab(gnd),
	.datac(\banco_registradores_inst|Mux13~1_combout ),
	.datad(\banco_registradores_inst|Mux13~3_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux13~4 .lut_mask = 16'hF5A0;
defparam \banco_registradores_inst|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N25
dffeas \banco_registradores_inst|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[2] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N28
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\state.VIEW_VALUE~q  & (((\banco_registradores_inst|data_out [2])))) # (!\state.VIEW_VALUE~q  & (reg_data_in[2] & ((\state.WRITE_VALUE~q ))))

	.dataa(reg_data_in[2]),
	.datab(\state.VIEW_VALUE~q ),
	.datac(\banco_registradores_inst|data_out [2]),
	.datad(\state.WRITE_VALUE~q ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hE2C0;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N22
cycloneive_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (\state.RESET_S~q ) # ((\Selector13~0_combout ) # ((reg_id[2] & \Selector15~1_combout )))

	.dataa(reg_id[2]),
	.datab(\Selector15~1_combout ),
	.datac(\state.RESET_S~q ),
	.datad(\Selector13~0_combout ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'hFFF8;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y33_N21
dffeas \reg_data_in[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[3] .is_wysiwyg = "true";
defparam \reg_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N10
cycloneive_lcell_comb \banco_registradores_inst|registers[3][3]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][3]~feeder_combout  = reg_data_in[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[3]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][3]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N11
dffeas \banco_registradores_inst|registers[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][3] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y37_N31
dffeas \banco_registradores_inst|registers[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[3]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][3] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N22
cycloneive_lcell_comb \banco_registradores_inst|registers[1][3]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][3]~feeder_combout  = reg_data_in[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[3]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][3]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N23
dffeas \banco_registradores_inst|registers[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][3] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y37_N23
dffeas \banco_registradores_inst|registers[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[3]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][3] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N22
cycloneive_lcell_comb \banco_registradores_inst|Mux12~2 (
// Equation(s):
// \banco_registradores_inst|Mux12~2_combout  = (reg_id[0] & ((\banco_registradores_inst|registers[1][3]~q ) # ((reg_id[1])))) # (!reg_id[0] & (((\banco_registradores_inst|registers[0][3]~q  & !reg_id[1]))))

	.dataa(\banco_registradores_inst|registers[1][3]~q ),
	.datab(reg_id[0]),
	.datac(\banco_registradores_inst|registers[0][3]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux12~2 .lut_mask = 16'hCCB8;
defparam \banco_registradores_inst|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N30
cycloneive_lcell_comb \banco_registradores_inst|Mux12~3 (
// Equation(s):
// \banco_registradores_inst|Mux12~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux12~2_combout  & (\banco_registradores_inst|registers[3][3]~q )) # (!\banco_registradores_inst|Mux12~2_combout  & ((\banco_registradores_inst|registers[2][3]~q ))))) # 
// (!reg_id[1] & (((\banco_registradores_inst|Mux12~2_combout ))))

	.dataa(\banco_registradores_inst|registers[3][3]~q ),
	.datab(reg_id[1]),
	.datac(\banco_registradores_inst|registers[2][3]~q ),
	.datad(\banco_registradores_inst|Mux12~2_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux12~3 .lut_mask = 16'hBBC0;
defparam \banco_registradores_inst|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N28
cycloneive_lcell_comb \banco_registradores_inst|registers[5][3]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][3]~feeder_combout  = reg_data_in[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[3]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][3]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N29
dffeas \banco_registradores_inst|registers[5][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][3] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y37_N29
dffeas \banco_registradores_inst|registers[7][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[3]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][3] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N0
cycloneive_lcell_comb \banco_registradores_inst|registers[6][3]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][3]~feeder_combout  = reg_data_in[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][3]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y37_N1
dffeas \banco_registradores_inst|registers[6][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][3] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y37_N15
dffeas \banco_registradores_inst|registers[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[3]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][3] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N14
cycloneive_lcell_comb \banco_registradores_inst|Mux12~0 (
// Equation(s):
// \banco_registradores_inst|Mux12~0_combout  = (reg_id[1] & ((\banco_registradores_inst|registers[6][3]~q ) # ((reg_id[0])))) # (!reg_id[1] & (((\banco_registradores_inst|registers[4][3]~q  & !reg_id[0]))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[6][3]~q ),
	.datac(\banco_registradores_inst|registers[4][3]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux12~0 .lut_mask = 16'hAAD8;
defparam \banco_registradores_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N28
cycloneive_lcell_comb \banco_registradores_inst|Mux12~1 (
// Equation(s):
// \banco_registradores_inst|Mux12~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux12~0_combout  & ((\banco_registradores_inst|registers[7][3]~q ))) # (!\banco_registradores_inst|Mux12~0_combout  & (\banco_registradores_inst|registers[5][3]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux12~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][3]~q ),
	.datac(\banco_registradores_inst|registers[7][3]~q ),
	.datad(\banco_registradores_inst|Mux12~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux12~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N22
cycloneive_lcell_comb \banco_registradores_inst|Mux12~4 (
// Equation(s):
// \banco_registradores_inst|Mux12~4_combout  = (reg_id[2] & ((\banco_registradores_inst|Mux12~1_combout ))) # (!reg_id[2] & (\banco_registradores_inst|Mux12~3_combout ))

	.dataa(reg_id[2]),
	.datab(gnd),
	.datac(\banco_registradores_inst|Mux12~3_combout ),
	.datad(\banco_registradores_inst|Mux12~1_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux12~4 .lut_mask = 16'hFA50;
defparam \banco_registradores_inst|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N23
dffeas \banco_registradores_inst|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[3] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N20
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\state.VIEW_VALUE~q  & (((\banco_registradores_inst|data_out [3])))) # (!\state.VIEW_VALUE~q  & (\state.WRITE_VALUE~q  & ((reg_data_in[3]))))

	.dataa(\state.WRITE_VALUE~q ),
	.datab(\banco_registradores_inst|data_out [3]),
	.datac(reg_data_in[3]),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hCCA0;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N27
dffeas \reg_id[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[3] .is_wysiwyg = "true";
defparam \reg_id[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N26
cycloneive_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = (\Selector12~0_combout ) # ((\state.RESET_S~q ) # ((reg_id[3] & \Selector15~1_combout )))

	.dataa(\Selector12~0_combout ),
	.datab(\state.RESET_S~q ),
	.datac(reg_id[3]),
	.datad(\Selector15~1_combout ),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'hFEEE;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N20
cycloneive_lcell_comb \reg_id[4]~feeder (
// Equation(s):
// \reg_id[4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\reg_id[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_id[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_id[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N21
dffeas \reg_id[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_id[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[4] .is_wysiwyg = "true";
defparam \reg_id[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y33_N5
dffeas \reg_data_in[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[4] .is_wysiwyg = "true";
defparam \reg_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N20
cycloneive_lcell_comb \banco_registradores_inst|registers[5][4]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][4]~feeder_combout  = reg_data_in[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][4]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N21
dffeas \banco_registradores_inst|registers[5][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][4] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y37_N27
dffeas \banco_registradores_inst|registers[7][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[4]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][4] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N24
cycloneive_lcell_comb \banco_registradores_inst|registers[6][4]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][4]~feeder_combout  = reg_data_in[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[4]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][4]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y37_N25
dffeas \banco_registradores_inst|registers[6][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][4] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y37_N31
dffeas \banco_registradores_inst|registers[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[4]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][4] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N30
cycloneive_lcell_comb \banco_registradores_inst|Mux11~0 (
// Equation(s):
// \banco_registradores_inst|Mux11~0_combout  = (reg_id[1] & ((\banco_registradores_inst|registers[6][4]~q ) # ((reg_id[0])))) # (!reg_id[1] & (((\banco_registradores_inst|registers[4][4]~q  & !reg_id[0]))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[6][4]~q ),
	.datac(\banco_registradores_inst|registers[4][4]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux11~0 .lut_mask = 16'hAAD8;
defparam \banco_registradores_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N26
cycloneive_lcell_comb \banco_registradores_inst|Mux11~1 (
// Equation(s):
// \banco_registradores_inst|Mux11~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux11~0_combout  & ((\banco_registradores_inst|registers[7][4]~q ))) # (!\banco_registradores_inst|Mux11~0_combout  & (\banco_registradores_inst|registers[5][4]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux11~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][4]~q ),
	.datac(\banco_registradores_inst|registers[7][4]~q ),
	.datad(\banco_registradores_inst|Mux11~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux11~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N12
cycloneive_lcell_comb \banco_registradores_inst|registers[3][4]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][4]~feeder_combout  = reg_data_in[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][4]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N13
dffeas \banco_registradores_inst|registers[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][4] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y37_N29
dffeas \banco_registradores_inst|registers[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[4]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][4] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N20
cycloneive_lcell_comb \banco_registradores_inst|registers[1][4]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][4]~feeder_combout  = reg_data_in[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[4]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][4]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N21
dffeas \banco_registradores_inst|registers[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][4] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y37_N3
dffeas \banco_registradores_inst|registers[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[4]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][4] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N2
cycloneive_lcell_comb \banco_registradores_inst|Mux11~2 (
// Equation(s):
// \banco_registradores_inst|Mux11~2_combout  = (reg_id[0] & ((\banco_registradores_inst|registers[1][4]~q ) # ((reg_id[1])))) # (!reg_id[0] & (((\banco_registradores_inst|registers[0][4]~q  & !reg_id[1]))))

	.dataa(\banco_registradores_inst|registers[1][4]~q ),
	.datab(reg_id[0]),
	.datac(\banco_registradores_inst|registers[0][4]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux11~2 .lut_mask = 16'hCCB8;
defparam \banco_registradores_inst|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N28
cycloneive_lcell_comb \banco_registradores_inst|Mux11~3 (
// Equation(s):
// \banco_registradores_inst|Mux11~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux11~2_combout  & (\banco_registradores_inst|registers[3][4]~q )) # (!\banco_registradores_inst|Mux11~2_combout  & ((\banco_registradores_inst|registers[2][4]~q ))))) # 
// (!reg_id[1] & (((\banco_registradores_inst|Mux11~2_combout ))))

	.dataa(\banco_registradores_inst|registers[3][4]~q ),
	.datab(reg_id[1]),
	.datac(\banco_registradores_inst|registers[2][4]~q ),
	.datad(\banco_registradores_inst|Mux11~2_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux11~3 .lut_mask = 16'hBBC0;
defparam \banco_registradores_inst|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N12
cycloneive_lcell_comb \banco_registradores_inst|Mux11~4 (
// Equation(s):
// \banco_registradores_inst|Mux11~4_combout  = (reg_id[2] & (\banco_registradores_inst|Mux11~1_combout )) # (!reg_id[2] & ((\banco_registradores_inst|Mux11~3_combout )))

	.dataa(reg_id[2]),
	.datab(gnd),
	.datac(\banco_registradores_inst|Mux11~1_combout ),
	.datad(\banco_registradores_inst|Mux11~3_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux11~4 .lut_mask = 16'hF5A0;
defparam \banco_registradores_inst|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N13
dffeas \banco_registradores_inst|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[4] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N4
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\state.VIEW_VALUE~q  & (((\banco_registradores_inst|data_out [4])))) # (!\state.VIEW_VALUE~q  & (\state.WRITE_VALUE~q  & ((reg_data_in[4]))))

	.dataa(\state.WRITE_VALUE~q ),
	.datab(\banco_registradores_inst|data_out [4]),
	.datac(reg_data_in[4]),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hCCA0;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N28
cycloneive_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (\state.RESET_S~q ) # ((\Selector11~0_combout ) # ((reg_id[4] & \Selector15~1_combout )))

	.dataa(reg_id[4]),
	.datab(\Selector15~1_combout ),
	.datac(\state.RESET_S~q ),
	.datad(\Selector11~0_combout ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'hFFF8;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y33_N15
dffeas \reg_data_in[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[5] .is_wysiwyg = "true";
defparam \reg_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N30
cycloneive_lcell_comb \banco_registradores_inst|registers[3][5]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][5]~feeder_combout  = reg_data_in[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][5]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N31
dffeas \banco_registradores_inst|registers[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][5] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y37_N19
dffeas \banco_registradores_inst|registers[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[5]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][5] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N18
cycloneive_lcell_comb \banco_registradores_inst|registers[1][5]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][5]~feeder_combout  = reg_data_in[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][5]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N19
dffeas \banco_registradores_inst|registers[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][5] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y37_N11
dffeas \banco_registradores_inst|registers[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[5]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][5] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N10
cycloneive_lcell_comb \banco_registradores_inst|Mux10~2 (
// Equation(s):
// \banco_registradores_inst|Mux10~2_combout  = (reg_id[0] & ((\banco_registradores_inst|registers[1][5]~q ) # ((reg_id[1])))) # (!reg_id[0] & (((\banco_registradores_inst|registers[0][5]~q  & !reg_id[1]))))

	.dataa(\banco_registradores_inst|registers[1][5]~q ),
	.datab(reg_id[0]),
	.datac(\banco_registradores_inst|registers[0][5]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux10~2 .lut_mask = 16'hCCB8;
defparam \banco_registradores_inst|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N18
cycloneive_lcell_comb \banco_registradores_inst|Mux10~3 (
// Equation(s):
// \banco_registradores_inst|Mux10~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux10~2_combout  & (\banco_registradores_inst|registers[3][5]~q )) # (!\banco_registradores_inst|Mux10~2_combout  & ((\banco_registradores_inst|registers[2][5]~q ))))) # 
// (!reg_id[1] & (((\banco_registradores_inst|Mux10~2_combout ))))

	.dataa(\banco_registradores_inst|registers[3][5]~q ),
	.datab(reg_id[1]),
	.datac(\banco_registradores_inst|registers[2][5]~q ),
	.datad(\banco_registradores_inst|Mux10~2_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux10~3 .lut_mask = 16'hBBC0;
defparam \banco_registradores_inst|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N12
cycloneive_lcell_comb \banco_registradores_inst|registers[5][5]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][5]~feeder_combout  = reg_data_in[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][5]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N13
dffeas \banco_registradores_inst|registers[5][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][5] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y37_N1
dffeas \banco_registradores_inst|registers[7][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[5]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][5] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N16
cycloneive_lcell_comb \banco_registradores_inst|registers[6][5]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][5]~feeder_combout  = reg_data_in[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][5]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y37_N17
dffeas \banco_registradores_inst|registers[6][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][5] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y37_N7
dffeas \banco_registradores_inst|registers[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[5]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][5] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N6
cycloneive_lcell_comb \banco_registradores_inst|Mux10~0 (
// Equation(s):
// \banco_registradores_inst|Mux10~0_combout  = (reg_id[1] & ((\banco_registradores_inst|registers[6][5]~q ) # ((reg_id[0])))) # (!reg_id[1] & (((\banco_registradores_inst|registers[4][5]~q  & !reg_id[0]))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[6][5]~q ),
	.datac(\banco_registradores_inst|registers[4][5]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux10~0 .lut_mask = 16'hAAD8;
defparam \banco_registradores_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N0
cycloneive_lcell_comb \banco_registradores_inst|Mux10~1 (
// Equation(s):
// \banco_registradores_inst|Mux10~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux10~0_combout  & ((\banco_registradores_inst|registers[7][5]~q ))) # (!\banco_registradores_inst|Mux10~0_combout  & (\banco_registradores_inst|registers[5][5]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux10~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][5]~q ),
	.datac(\banco_registradores_inst|registers[7][5]~q ),
	.datad(\banco_registradores_inst|Mux10~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux10~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N6
cycloneive_lcell_comb \banco_registradores_inst|Mux10~4 (
// Equation(s):
// \banco_registradores_inst|Mux10~4_combout  = (reg_id[2] & ((\banco_registradores_inst|Mux10~1_combout ))) # (!reg_id[2] & (\banco_registradores_inst|Mux10~3_combout ))

	.dataa(reg_id[2]),
	.datab(gnd),
	.datac(\banco_registradores_inst|Mux10~3_combout ),
	.datad(\banco_registradores_inst|Mux10~1_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux10~4 .lut_mask = 16'hFA50;
defparam \banco_registradores_inst|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N7
dffeas \banco_registradores_inst|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[5] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N14
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\state.VIEW_VALUE~q  & (((\banco_registradores_inst|data_out [5])))) # (!\state.VIEW_VALUE~q  & (\state.WRITE_VALUE~q  & ((reg_data_in[5]))))

	.dataa(\state.WRITE_VALUE~q ),
	.datab(\banco_registradores_inst|data_out [5]),
	.datac(reg_data_in[5]),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hCCA0;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N26
cycloneive_lcell_comb \reg_id[5]~feeder (
// Equation(s):
// \reg_id[5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\reg_id[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_id[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_id[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N27
dffeas \reg_id[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_id[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[5] .is_wysiwyg = "true";
defparam \reg_id[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N18
cycloneive_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\Selector10~0_combout ) # ((\state.RESET_S~q ) # ((\Selector15~1_combout  & reg_id[5])))

	.dataa(\Selector10~0_combout ),
	.datab(\Selector15~1_combout ),
	.datac(\state.RESET_S~q ),
	.datad(reg_id[5]),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'hFEFA;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N30
cycloneive_lcell_comb \reg_id[6]~feeder (
// Equation(s):
// \reg_id[6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\reg_id[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_id[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_id[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N31
dffeas \reg_id[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_id[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[6] .is_wysiwyg = "true";
defparam \reg_id[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N4
cycloneive_lcell_comb \reg_data_in[6]~feeder (
// Equation(s):
// \reg_data_in[6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\reg_data_in[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_data_in[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N5
dffeas \reg_data_in[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_data_in[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[6] .is_wysiwyg = "true";
defparam \reg_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N6
cycloneive_lcell_comb \banco_registradores_inst|registers[0][6]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[0][6]~feeder_combout  = reg_data_in[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[6]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][6]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N7
dffeas \banco_registradores_inst|registers[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][6] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N4
cycloneive_lcell_comb \banco_registradores_inst|registers[1][6]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][6]~feeder_combout  = reg_data_in[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[6]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][6]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N5
dffeas \banco_registradores_inst|registers[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][6] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N22
cycloneive_lcell_comb \banco_registradores_inst|Mux9~2 (
// Equation(s):
// \banco_registradores_inst|Mux9~2_combout  = (reg_id[0] & (((\banco_registradores_inst|registers[1][6]~q ) # (reg_id[1])))) # (!reg_id[0] & (\banco_registradores_inst|registers[0][6]~q  & ((!reg_id[1]))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[0][6]~q ),
	.datac(\banco_registradores_inst|registers[1][6]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux9~2 .lut_mask = 16'hAAE4;
defparam \banco_registradores_inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N8
cycloneive_lcell_comb \banco_registradores_inst|registers[3][6]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][6]~feeder_combout  = reg_data_in[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[6]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][6]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N9
dffeas \banco_registradores_inst|registers[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][6] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y37_N21
dffeas \banco_registradores_inst|registers[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[6]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][6] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N20
cycloneive_lcell_comb \banco_registradores_inst|Mux9~3 (
// Equation(s):
// \banco_registradores_inst|Mux9~3_combout  = (\banco_registradores_inst|Mux9~2_combout  & ((\banco_registradores_inst|registers[3][6]~q ) # ((!reg_id[1])))) # (!\banco_registradores_inst|Mux9~2_combout  & (((\banco_registradores_inst|registers[2][6]~q  & 
// reg_id[1]))))

	.dataa(\banco_registradores_inst|Mux9~2_combout ),
	.datab(\banco_registradores_inst|registers[3][6]~q ),
	.datac(\banco_registradores_inst|registers[2][6]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux9~3 .lut_mask = 16'hD8AA;
defparam \banco_registradores_inst|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N8
cycloneive_lcell_comb \banco_registradores_inst|registers[5][6]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][6]~feeder_combout  = reg_data_in[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[6]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][6]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N9
dffeas \banco_registradores_inst|registers[5][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][6] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y35_N3
dffeas \banco_registradores_inst|registers[7][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[6]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][6] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N6
cycloneive_lcell_comb \banco_registradores_inst|registers[4][6]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[4][6]~feeder_combout  = reg_data_in[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[6]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][6]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y35_N7
dffeas \banco_registradores_inst|registers[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][6] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y35_N13
dffeas \banco_registradores_inst|registers[6][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[6]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][6] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N12
cycloneive_lcell_comb \banco_registradores_inst|Mux9~0 (
// Equation(s):
// \banco_registradores_inst|Mux9~0_combout  = (reg_id[0] & (((reg_id[1])))) # (!reg_id[0] & ((reg_id[1] & ((\banco_registradores_inst|registers[6][6]~q ))) # (!reg_id[1] & (\banco_registradores_inst|registers[4][6]~q ))))

	.dataa(\banco_registradores_inst|registers[4][6]~q ),
	.datab(reg_id[0]),
	.datac(\banco_registradores_inst|registers[6][6]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux9~0 .lut_mask = 16'hFC22;
defparam \banco_registradores_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N2
cycloneive_lcell_comb \banco_registradores_inst|Mux9~1 (
// Equation(s):
// \banco_registradores_inst|Mux9~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux9~0_combout  & ((\banco_registradores_inst|registers[7][6]~q ))) # (!\banco_registradores_inst|Mux9~0_combout  & (\banco_registradores_inst|registers[5][6]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux9~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][6]~q ),
	.datac(\banco_registradores_inst|registers[7][6]~q ),
	.datad(\banco_registradores_inst|Mux9~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux9~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N20
cycloneive_lcell_comb \banco_registradores_inst|Mux9~4 (
// Equation(s):
// \banco_registradores_inst|Mux9~4_combout  = (reg_id[2] & ((\banco_registradores_inst|Mux9~1_combout ))) # (!reg_id[2] & (\banco_registradores_inst|Mux9~3_combout ))

	.dataa(gnd),
	.datab(reg_id[2]),
	.datac(\banco_registradores_inst|Mux9~3_combout ),
	.datad(\banco_registradores_inst|Mux9~1_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux9~4 .lut_mask = 16'hFC30;
defparam \banco_registradores_inst|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y35_N21
dffeas \banco_registradores_inst|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[6] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N12
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\state.VIEW_VALUE~q  & (((\banco_registradores_inst|data_out [6])))) # (!\state.VIEW_VALUE~q  & (reg_data_in[6] & ((\state.WRITE_VALUE~q ))))

	.dataa(reg_data_in[6]),
	.datab(\banco_registradores_inst|data_out [6]),
	.datac(\state.WRITE_VALUE~q ),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hCCA0;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N16
cycloneive_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\state.RESET_S~q ) # ((\Selector9~0_combout ) # ((reg_id[6] & \Selector15~1_combout )))

	.dataa(reg_id[6]),
	.datab(\Selector15~1_combout ),
	.datac(\state.RESET_S~q ),
	.datad(\Selector9~0_combout ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'hFFF8;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N2
cycloneive_lcell_comb \reg_id[7]~feeder (
// Equation(s):
// \reg_id[7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\reg_id[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_id[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_id[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N3
dffeas \reg_id[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_id[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[7] .is_wysiwyg = "true";
defparam \reg_id[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N8
cycloneive_lcell_comb \reg_data_in[7]~feeder (
// Equation(s):
// \reg_data_in[7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\reg_data_in[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_data_in[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N9
dffeas \reg_data_in[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_data_in[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[7] .is_wysiwyg = "true";
defparam \reg_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N18
cycloneive_lcell_comb \banco_registradores_inst|registers[3][7]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][7]~feeder_combout  = reg_data_in[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[7]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][7]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N19
dffeas \banco_registradores_inst|registers[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][7] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y37_N25
dffeas \banco_registradores_inst|registers[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[7]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][7] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N4
cycloneive_lcell_comb \banco_registradores_inst|registers[0][7]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[0][7]~feeder_combout  = reg_data_in[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][7]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N5
dffeas \banco_registradores_inst|registers[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][7] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N2
cycloneive_lcell_comb \banco_registradores_inst|registers[1][7]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][7]~feeder_combout  = reg_data_in[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[7]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][7]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N3
dffeas \banco_registradores_inst|registers[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][7] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N2
cycloneive_lcell_comb \banco_registradores_inst|Mux8~2 (
// Equation(s):
// \banco_registradores_inst|Mux8~2_combout  = (reg_id[0] & ((reg_id[1]) # ((\banco_registradores_inst|registers[1][7]~q )))) # (!reg_id[0] & (!reg_id[1] & (\banco_registradores_inst|registers[0][7]~q )))

	.dataa(reg_id[0]),
	.datab(reg_id[1]),
	.datac(\banco_registradores_inst|registers[0][7]~q ),
	.datad(\banco_registradores_inst|registers[1][7]~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux8~2 .lut_mask = 16'hBA98;
defparam \banco_registradores_inst|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N24
cycloneive_lcell_comb \banco_registradores_inst|Mux8~3 (
// Equation(s):
// \banco_registradores_inst|Mux8~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux8~2_combout  & (\banco_registradores_inst|registers[3][7]~q )) # (!\banco_registradores_inst|Mux8~2_combout  & ((\banco_registradores_inst|registers[2][7]~q ))))) # 
// (!reg_id[1] & (((\banco_registradores_inst|Mux8~2_combout ))))

	.dataa(\banco_registradores_inst|registers[3][7]~q ),
	.datab(reg_id[1]),
	.datac(\banco_registradores_inst|registers[2][7]~q ),
	.datad(\banco_registradores_inst|Mux8~2_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux8~3 .lut_mask = 16'hBBC0;
defparam \banco_registradores_inst|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N26
cycloneive_lcell_comb \banco_registradores_inst|registers[5][7]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][7]~feeder_combout  = reg_data_in[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][7]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y35_N27
dffeas \banco_registradores_inst|registers[5][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][7] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y35_N29
dffeas \banco_registradores_inst|registers[7][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[7]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][7] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N28
cycloneive_lcell_comb \banco_registradores_inst|registers[6][7]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][7]~feeder_combout  = reg_data_in[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][7]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N29
dffeas \banco_registradores_inst|registers[6][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][7] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y36_N27
dffeas \banco_registradores_inst|registers[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[7]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][7] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N26
cycloneive_lcell_comb \banco_registradores_inst|Mux8~0 (
// Equation(s):
// \banco_registradores_inst|Mux8~0_combout  = (reg_id[0] & (((reg_id[1])))) # (!reg_id[0] & ((reg_id[1] & (\banco_registradores_inst|registers[6][7]~q )) # (!reg_id[1] & ((\banco_registradores_inst|registers[4][7]~q )))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[6][7]~q ),
	.datac(\banco_registradores_inst|registers[4][7]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux8~0 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N28
cycloneive_lcell_comb \banco_registradores_inst|Mux8~1 (
// Equation(s):
// \banco_registradores_inst|Mux8~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux8~0_combout  & ((\banco_registradores_inst|registers[7][7]~q ))) # (!\banco_registradores_inst|Mux8~0_combout  & (\banco_registradores_inst|registers[5][7]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux8~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][7]~q ),
	.datac(\banco_registradores_inst|registers[7][7]~q ),
	.datad(\banco_registradores_inst|Mux8~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux8~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N26
cycloneive_lcell_comb \banco_registradores_inst|Mux8~4 (
// Equation(s):
// \banco_registradores_inst|Mux8~4_combout  = (reg_id[2] & ((\banco_registradores_inst|Mux8~1_combout ))) # (!reg_id[2] & (\banco_registradores_inst|Mux8~3_combout ))

	.dataa(gnd),
	.datab(reg_id[2]),
	.datac(\banco_registradores_inst|Mux8~3_combout ),
	.datad(\banco_registradores_inst|Mux8~1_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux8~4 .lut_mask = 16'hFC30;
defparam \banco_registradores_inst|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y35_N27
dffeas \banco_registradores_inst|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[7] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N18
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\state.VIEW_VALUE~q  & (((\banco_registradores_inst|data_out [7])))) # (!\state.VIEW_VALUE~q  & (reg_data_in[7] & ((\state.WRITE_VALUE~q ))))

	.dataa(reg_data_in[7]),
	.datab(\banco_registradores_inst|data_out [7]),
	.datac(\state.WRITE_VALUE~q ),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hCCA0;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N10
cycloneive_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\state.RESET_S~q ) # ((\Selector8~0_combout ) # ((reg_id[7] & \Selector15~1_combout )))

	.dataa(reg_id[7]),
	.datab(\Selector15~1_combout ),
	.datac(\state.RESET_S~q ),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hFFF8;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y33_N23
dffeas \reg_id[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[8] .is_wysiwyg = "true";
defparam \reg_id[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y33_N1
dffeas \reg_data_in[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[8] .is_wysiwyg = "true";
defparam \reg_data_in[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N12
cycloneive_lcell_comb \banco_registradores_inst|registers[5][8]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][8]~feeder_combout  = reg_data_in[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[8]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][8]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y35_N13
dffeas \banco_registradores_inst|registers[5][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][8] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y35_N15
dffeas \banco_registradores_inst|registers[7][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[8]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][8] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N4
cycloneive_lcell_comb \banco_registradores_inst|registers[6][8]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][8]~feeder_combout  = reg_data_in[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][8]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N5
dffeas \banco_registradores_inst|registers[6][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][8] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y36_N23
dffeas \banco_registradores_inst|registers[4][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[8]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][8] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N22
cycloneive_lcell_comb \banco_registradores_inst|Mux7~0 (
// Equation(s):
// \banco_registradores_inst|Mux7~0_combout  = (reg_id[0] & (((reg_id[1])))) # (!reg_id[0] & ((reg_id[1] & (\banco_registradores_inst|registers[6][8]~q )) # (!reg_id[1] & ((\banco_registradores_inst|registers[4][8]~q )))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[6][8]~q ),
	.datac(\banco_registradores_inst|registers[4][8]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux7~0 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N14
cycloneive_lcell_comb \banco_registradores_inst|Mux7~1 (
// Equation(s):
// \banco_registradores_inst|Mux7~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux7~0_combout  & ((\banco_registradores_inst|registers[7][8]~q ))) # (!\banco_registradores_inst|Mux7~0_combout  & (\banco_registradores_inst|registers[5][8]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux7~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][8]~q ),
	.datac(\banco_registradores_inst|registers[7][8]~q ),
	.datad(\banco_registradores_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux7~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N8
cycloneive_lcell_comb \banco_registradores_inst|registers[3][8]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][8]~feeder_combout  = reg_data_in[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][8]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N9
dffeas \banco_registradores_inst|registers[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][8] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N1
dffeas \banco_registradores_inst|registers[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[8]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][8] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N0
cycloneive_lcell_comb \banco_registradores_inst|registers[1][8]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][8]~feeder_combout  = reg_data_in[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[8]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][8]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N1
dffeas \banco_registradores_inst|registers[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][8] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N3
dffeas \banco_registradores_inst|registers[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[8]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][8] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N2
cycloneive_lcell_comb \banco_registradores_inst|Mux7~2 (
// Equation(s):
// \banco_registradores_inst|Mux7~2_combout  = (reg_id[1] & (((reg_id[0])))) # (!reg_id[1] & ((reg_id[0] & (\banco_registradores_inst|registers[1][8]~q )) # (!reg_id[0] & ((\banco_registradores_inst|registers[0][8]~q )))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[1][8]~q ),
	.datac(\banco_registradores_inst|registers[0][8]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux7~2 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N0
cycloneive_lcell_comb \banco_registradores_inst|Mux7~3 (
// Equation(s):
// \banco_registradores_inst|Mux7~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux7~2_combout  & (\banco_registradores_inst|registers[3][8]~q )) # (!\banco_registradores_inst|Mux7~2_combout  & ((\banco_registradores_inst|registers[2][8]~q ))))) # 
// (!reg_id[1] & (((\banco_registradores_inst|Mux7~2_combout ))))

	.dataa(\banco_registradores_inst|registers[3][8]~q ),
	.datab(reg_id[1]),
	.datac(\banco_registradores_inst|registers[2][8]~q ),
	.datad(\banco_registradores_inst|Mux7~2_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux7~3 .lut_mask = 16'hBBC0;
defparam \banco_registradores_inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N16
cycloneive_lcell_comb \banco_registradores_inst|Mux7~4 (
// Equation(s):
// \banco_registradores_inst|Mux7~4_combout  = (reg_id[2] & (\banco_registradores_inst|Mux7~1_combout )) # (!reg_id[2] & ((\banco_registradores_inst|Mux7~3_combout )))

	.dataa(gnd),
	.datab(reg_id[2]),
	.datac(\banco_registradores_inst|Mux7~1_combout ),
	.datad(\banco_registradores_inst|Mux7~3_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux7~4 .lut_mask = 16'hF3C0;
defparam \banco_registradores_inst|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y35_N17
dffeas \banco_registradores_inst|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[8] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N0
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\state.VIEW_VALUE~q  & (((\banco_registradores_inst|data_out [8])))) # (!\state.VIEW_VALUE~q  & (\state.WRITE_VALUE~q  & ((reg_data_in[8]))))

	.dataa(\state.WRITE_VALUE~q ),
	.datab(\banco_registradores_inst|data_out [8]),
	.datac(reg_data_in[8]),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hCCA0;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N22
cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\state.RESET_S~q ) # ((\Selector7~0_combout ) # ((\Selector15~1_combout  & reg_id[8])))

	.dataa(\Selector15~1_combout ),
	.datab(\state.RESET_S~q ),
	.datac(reg_id[8]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hFFEC;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N12
cycloneive_lcell_comb \reg_data_in[9]~feeder (
// Equation(s):
// \reg_data_in[9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\reg_data_in[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_data_in[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N13
dffeas \reg_data_in[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_data_in[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[9] .is_wysiwyg = "true";
defparam \reg_data_in[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N2
cycloneive_lcell_comb \banco_registradores_inst|registers[3][9]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][9]~feeder_combout  = reg_data_in[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[9]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][9]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N3
dffeas \banco_registradores_inst|registers[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][9] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N29
dffeas \banco_registradores_inst|registers[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[9]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][9] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N0
cycloneive_lcell_comb \banco_registradores_inst|registers[1][9]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][9]~feeder_combout  = reg_data_in[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[9]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][9]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y37_N1
dffeas \banco_registradores_inst|registers[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][9] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N27
dffeas \banco_registradores_inst|registers[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[9]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][9] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N26
cycloneive_lcell_comb \banco_registradores_inst|Mux6~2 (
// Equation(s):
// \banco_registradores_inst|Mux6~2_combout  = (reg_id[1] & (((reg_id[0])))) # (!reg_id[1] & ((reg_id[0] & (\banco_registradores_inst|registers[1][9]~q )) # (!reg_id[0] & ((\banco_registradores_inst|registers[0][9]~q )))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[1][9]~q ),
	.datac(\banco_registradores_inst|registers[0][9]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux6~2 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N28
cycloneive_lcell_comb \banco_registradores_inst|Mux6~3 (
// Equation(s):
// \banco_registradores_inst|Mux6~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux6~2_combout  & (\banco_registradores_inst|registers[3][9]~q )) # (!\banco_registradores_inst|Mux6~2_combout  & ((\banco_registradores_inst|registers[2][9]~q ))))) # 
// (!reg_id[1] & (((\banco_registradores_inst|Mux6~2_combout ))))

	.dataa(\banco_registradores_inst|registers[3][9]~q ),
	.datab(reg_id[1]),
	.datac(\banco_registradores_inst|registers[2][9]~q ),
	.datad(\banco_registradores_inst|Mux6~2_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux6~3 .lut_mask = 16'hBBC0;
defparam \banco_registradores_inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N18
cycloneive_lcell_comb \banco_registradores_inst|registers[5][9]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][9]~feeder_combout  = reg_data_in[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][9]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y35_N19
dffeas \banco_registradores_inst|registers[5][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][9] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y35_N13
dffeas \banco_registradores_inst|registers[7][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[9]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][9] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N28
cycloneive_lcell_comb \banco_registradores_inst|registers[6][9]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][9]~feeder_combout  = reg_data_in[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][9]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y35_N29
dffeas \banco_registradores_inst|registers[6][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][9] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y35_N15
dffeas \banco_registradores_inst|registers[4][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[9]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][9] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N14
cycloneive_lcell_comb \banco_registradores_inst|Mux6~0 (
// Equation(s):
// \banco_registradores_inst|Mux6~0_combout  = (reg_id[0] & (((reg_id[1])))) # (!reg_id[0] & ((reg_id[1] & (\banco_registradores_inst|registers[6][9]~q )) # (!reg_id[1] & ((\banco_registradores_inst|registers[4][9]~q )))))

	.dataa(\banco_registradores_inst|registers[6][9]~q ),
	.datab(reg_id[0]),
	.datac(\banco_registradores_inst|registers[4][9]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux6~0 .lut_mask = 16'hEE30;
defparam \banco_registradores_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N12
cycloneive_lcell_comb \banco_registradores_inst|Mux6~1 (
// Equation(s):
// \banco_registradores_inst|Mux6~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux6~0_combout  & ((\banco_registradores_inst|registers[7][9]~q ))) # (!\banco_registradores_inst|Mux6~0_combout  & (\banco_registradores_inst|registers[5][9]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux6~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][9]~q ),
	.datac(\banco_registradores_inst|registers[7][9]~q ),
	.datad(\banco_registradores_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux6~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N4
cycloneive_lcell_comb \banco_registradores_inst|Mux6~4 (
// Equation(s):
// \banco_registradores_inst|Mux6~4_combout  = (reg_id[2] & ((\banco_registradores_inst|Mux6~1_combout ))) # (!reg_id[2] & (\banco_registradores_inst|Mux6~3_combout ))

	.dataa(gnd),
	.datab(reg_id[2]),
	.datac(\banco_registradores_inst|Mux6~3_combout ),
	.datad(\banco_registradores_inst|Mux6~1_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux6~4 .lut_mask = 16'hFC30;
defparam \banco_registradores_inst|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y35_N5
dffeas \banco_registradores_inst|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[9] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N8
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\state.VIEW_VALUE~q  & (((\banco_registradores_inst|data_out [9])))) # (!\state.VIEW_VALUE~q  & (reg_data_in[9] & ((\state.WRITE_VALUE~q ))))

	.dataa(reg_data_in[9]),
	.datab(\banco_registradores_inst|data_out [9]),
	.datac(\state.WRITE_VALUE~q ),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hCCA0;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N18
cycloneive_lcell_comb \reg_id[9]~feeder (
// Equation(s):
// \reg_id[9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\reg_id[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_id[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_id[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N19
dffeas \reg_id[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_id[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[9] .is_wysiwyg = "true";
defparam \reg_id[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N24
cycloneive_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\Selector6~0_combout ) # ((\state.RESET_S~q ) # ((\Selector15~1_combout  & reg_id[9])))

	.dataa(\Selector6~0_combout ),
	.datab(\Selector15~1_combout ),
	.datac(\state.RESET_S~q ),
	.datad(reg_id[9]),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hFEFA;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y33_N17
dffeas \reg_id[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[10] .is_wysiwyg = "true";
defparam \reg_id[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y33_N11
dffeas \reg_data_in[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[10] .is_wysiwyg = "true";
defparam \reg_data_in[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N16
cycloneive_lcell_comb \banco_registradores_inst|registers[3][10]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][10]~feeder_combout  = reg_data_in[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[10]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][10]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N17
dffeas \banco_registradores_inst|registers[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][10] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N9
dffeas \banco_registradores_inst|registers[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[10]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][10] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N18
cycloneive_lcell_comb \banco_registradores_inst|registers[1][10]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][10]~feeder_combout  = reg_data_in[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[10]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][10]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y37_N19
dffeas \banco_registradores_inst|registers[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][10] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N7
dffeas \banco_registradores_inst|registers[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[10]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][10] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N6
cycloneive_lcell_comb \banco_registradores_inst|Mux5~2 (
// Equation(s):
// \banco_registradores_inst|Mux5~2_combout  = (reg_id[1] & (((reg_id[0])))) # (!reg_id[1] & ((reg_id[0] & (\banco_registradores_inst|registers[1][10]~q )) # (!reg_id[0] & ((\banco_registradores_inst|registers[0][10]~q )))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[1][10]~q ),
	.datac(\banco_registradores_inst|registers[0][10]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux5~2 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N8
cycloneive_lcell_comb \banco_registradores_inst|Mux5~3 (
// Equation(s):
// \banco_registradores_inst|Mux5~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux5~2_combout  & (\banco_registradores_inst|registers[3][10]~q )) # (!\banco_registradores_inst|Mux5~2_combout  & ((\banco_registradores_inst|registers[2][10]~q ))))) # 
// (!reg_id[1] & (((\banco_registradores_inst|Mux5~2_combout ))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[3][10]~q ),
	.datac(\banco_registradores_inst|registers[2][10]~q ),
	.datad(\banco_registradores_inst|Mux5~2_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux5~3 .lut_mask = 16'hDDA0;
defparam \banco_registradores_inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N20
cycloneive_lcell_comb \banco_registradores_inst|registers[5][10]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][10]~feeder_combout  = reg_data_in[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[10]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][10]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y35_N21
dffeas \banco_registradores_inst|registers[5][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][10] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y35_N19
dffeas \banco_registradores_inst|registers[7][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[10]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][10] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N20
cycloneive_lcell_comb \banco_registradores_inst|registers[6][10]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][10]~feeder_combout  = reg_data_in[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][10]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y37_N21
dffeas \banco_registradores_inst|registers[6][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][10] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y37_N11
dffeas \banco_registradores_inst|registers[4][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[10]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][10] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N10
cycloneive_lcell_comb \banco_registradores_inst|Mux5~0 (
// Equation(s):
// \banco_registradores_inst|Mux5~0_combout  = (reg_id[1] & ((\banco_registradores_inst|registers[6][10]~q ) # ((reg_id[0])))) # (!reg_id[1] & (((\banco_registradores_inst|registers[4][10]~q  & !reg_id[0]))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[6][10]~q ),
	.datac(\banco_registradores_inst|registers[4][10]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux5~0 .lut_mask = 16'hAAD8;
defparam \banco_registradores_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N18
cycloneive_lcell_comb \banco_registradores_inst|Mux5~1 (
// Equation(s):
// \banco_registradores_inst|Mux5~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux5~0_combout  & ((\banco_registradores_inst|registers[7][10]~q ))) # (!\banco_registradores_inst|Mux5~0_combout  & (\banco_registradores_inst|registers[5][10]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux5~0_combout ))))

	.dataa(\banco_registradores_inst|registers[5][10]~q ),
	.datab(reg_id[0]),
	.datac(\banco_registradores_inst|registers[7][10]~q ),
	.datad(\banco_registradores_inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux5~1 .lut_mask = 16'hF388;
defparam \banco_registradores_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N30
cycloneive_lcell_comb \banco_registradores_inst|Mux5~4 (
// Equation(s):
// \banco_registradores_inst|Mux5~4_combout  = (reg_id[2] & ((\banco_registradores_inst|Mux5~1_combout ))) # (!reg_id[2] & (\banco_registradores_inst|Mux5~3_combout ))

	.dataa(gnd),
	.datab(reg_id[2]),
	.datac(\banco_registradores_inst|Mux5~3_combout ),
	.datad(\banco_registradores_inst|Mux5~1_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux5~4 .lut_mask = 16'hFC30;
defparam \banco_registradores_inst|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y35_N31
dffeas \banco_registradores_inst|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[10] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N10
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\state.VIEW_VALUE~q  & (((\banco_registradores_inst|data_out [10])))) # (!\state.VIEW_VALUE~q  & (\state.WRITE_VALUE~q  & ((reg_data_in[10]))))

	.dataa(\state.WRITE_VALUE~q ),
	.datab(\banco_registradores_inst|data_out [10]),
	.datac(reg_data_in[10]),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hCCA0;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N16
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\state.RESET_S~q ) # ((\Selector5~0_combout ) # ((\Selector15~1_combout  & reg_id[10])))

	.dataa(\Selector15~1_combout ),
	.datab(\state.RESET_S~q ),
	.datac(reg_id[10]),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hFFEC;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y33_N7
dffeas \reg_id[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[11] .is_wysiwyg = "true";
defparam \reg_id[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y33_N29
dffeas \reg_data_in[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[11] .is_wysiwyg = "true";
defparam \reg_data_in[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N2
cycloneive_lcell_comb \banco_registradores_inst|registers[5][11]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][11]~feeder_combout  = reg_data_in[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][11]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y35_N3
dffeas \banco_registradores_inst|registers[5][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][11] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y35_N5
dffeas \banco_registradores_inst|registers[7][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[11]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][11] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N8
cycloneive_lcell_comb \banco_registradores_inst|registers[6][11]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][11]~feeder_combout  = reg_data_in[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][11]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N9
dffeas \banco_registradores_inst|registers[6][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][11] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y36_N7
dffeas \banco_registradores_inst|registers[4][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[11]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][11] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N6
cycloneive_lcell_comb \banco_registradores_inst|Mux4~0 (
// Equation(s):
// \banco_registradores_inst|Mux4~0_combout  = (reg_id[0] & (((reg_id[1])))) # (!reg_id[0] & ((reg_id[1] & (\banco_registradores_inst|registers[6][11]~q )) # (!reg_id[1] & ((\banco_registradores_inst|registers[4][11]~q )))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[6][11]~q ),
	.datac(\banco_registradores_inst|registers[4][11]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux4~0 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N4
cycloneive_lcell_comb \banco_registradores_inst|Mux4~1 (
// Equation(s):
// \banco_registradores_inst|Mux4~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux4~0_combout  & ((\banco_registradores_inst|registers[7][11]~q ))) # (!\banco_registradores_inst|Mux4~0_combout  & (\banco_registradores_inst|registers[5][11]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux4~0_combout ))))

	.dataa(\banco_registradores_inst|registers[5][11]~q ),
	.datab(reg_id[0]),
	.datac(\banco_registradores_inst|registers[7][11]~q ),
	.datad(\banco_registradores_inst|Mux4~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux4~1 .lut_mask = 16'hF388;
defparam \banco_registradores_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N30
cycloneive_lcell_comb \banco_registradores_inst|registers[3][11]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][11]~feeder_combout  = reg_data_in[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[11]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][11]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N31
dffeas \banco_registradores_inst|registers[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][11] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N17
dffeas \banco_registradores_inst|registers[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[11]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][11] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N6
cycloneive_lcell_comb \banco_registradores_inst|registers[1][11]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][11]~feeder_combout  = reg_data_in[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][11]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N7
dffeas \banco_registradores_inst|registers[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][11] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N19
dffeas \banco_registradores_inst|registers[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[11]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][11] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N18
cycloneive_lcell_comb \banco_registradores_inst|Mux4~2 (
// Equation(s):
// \banco_registradores_inst|Mux4~2_combout  = (reg_id[1] & (((reg_id[0])))) # (!reg_id[1] & ((reg_id[0] & (\banco_registradores_inst|registers[1][11]~q )) # (!reg_id[0] & ((\banco_registradores_inst|registers[0][11]~q )))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[1][11]~q ),
	.datac(\banco_registradores_inst|registers[0][11]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux4~2 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N16
cycloneive_lcell_comb \banco_registradores_inst|Mux4~3 (
// Equation(s):
// \banco_registradores_inst|Mux4~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux4~2_combout  & (\banco_registradores_inst|registers[3][11]~q )) # (!\banco_registradores_inst|Mux4~2_combout  & ((\banco_registradores_inst|registers[2][11]~q ))))) # 
// (!reg_id[1] & (((\banco_registradores_inst|Mux4~2_combout ))))

	.dataa(\banco_registradores_inst|registers[3][11]~q ),
	.datab(reg_id[1]),
	.datac(\banco_registradores_inst|registers[2][11]~q ),
	.datad(\banco_registradores_inst|Mux4~2_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux4~3 .lut_mask = 16'hBBC0;
defparam \banco_registradores_inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N0
cycloneive_lcell_comb \banco_registradores_inst|Mux4~4 (
// Equation(s):
// \banco_registradores_inst|Mux4~4_combout  = (reg_id[2] & (\banco_registradores_inst|Mux4~1_combout )) # (!reg_id[2] & ((\banco_registradores_inst|Mux4~3_combout )))

	.dataa(gnd),
	.datab(reg_id[2]),
	.datac(\banco_registradores_inst|Mux4~1_combout ),
	.datad(\banco_registradores_inst|Mux4~3_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux4~4 .lut_mask = 16'hF3C0;
defparam \banco_registradores_inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y35_N1
dffeas \banco_registradores_inst|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[11] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N2
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\state.VIEW_VALUE~q  & (((\banco_registradores_inst|data_out [11])))) # (!\state.VIEW_VALUE~q  & (\state.WRITE_VALUE~q  & ((reg_data_in[11]))))

	.dataa(\state.WRITE_VALUE~q ),
	.datab(\banco_registradores_inst|data_out [11]),
	.datac(reg_data_in[11]),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hCCA0;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N2
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\state.RESET_S~q ) # ((\Selector4~0_combout ) # ((reg_id[11] & \Selector15~1_combout )))

	.dataa(reg_id[11]),
	.datab(\Selector15~1_combout ),
	.datac(\state.RESET_S~q ),
	.datad(\Selector4~0_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hFFF8;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N14
cycloneive_lcell_comb \reg_id[12]~feeder (
// Equation(s):
// \reg_id[12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\reg_id[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_id[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_id[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N15
dffeas \reg_id[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_id[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[12] .is_wysiwyg = "true";
defparam \reg_id[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N0
cycloneive_lcell_comb \reg_data_in[12]~feeder (
// Equation(s):
// \reg_data_in[12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\reg_data_in[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_data_in[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N1
dffeas \reg_data_in[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_data_in[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[12] .is_wysiwyg = "true";
defparam \reg_data_in[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N8
cycloneive_lcell_comb \banco_registradores_inst|registers[5][12]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][12]~feeder_combout  = reg_data_in[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][12]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y35_N9
dffeas \banco_registradores_inst|registers[5][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][12] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y35_N23
dffeas \banco_registradores_inst|registers[7][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[12]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][12] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N0
cycloneive_lcell_comb \banco_registradores_inst|registers[6][12]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][12]~feeder_combout  = reg_data_in[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][12]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N1
dffeas \banco_registradores_inst|registers[6][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][12] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y36_N31
dffeas \banco_registradores_inst|registers[4][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[12]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][12] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N30
cycloneive_lcell_comb \banco_registradores_inst|Mux3~0 (
// Equation(s):
// \banco_registradores_inst|Mux3~0_combout  = (reg_id[0] & (((reg_id[1])))) # (!reg_id[0] & ((reg_id[1] & (\banco_registradores_inst|registers[6][12]~q )) # (!reg_id[1] & ((\banco_registradores_inst|registers[4][12]~q )))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[6][12]~q ),
	.datac(\banco_registradores_inst|registers[4][12]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux3~0 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N22
cycloneive_lcell_comb \banco_registradores_inst|Mux3~1 (
// Equation(s):
// \banco_registradores_inst|Mux3~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux3~0_combout  & ((\banco_registradores_inst|registers[7][12]~q ))) # (!\banco_registradores_inst|Mux3~0_combout  & (\banco_registradores_inst|registers[5][12]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux3~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][12]~q ),
	.datac(\banco_registradores_inst|registers[7][12]~q ),
	.datad(\banco_registradores_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux3~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N12
cycloneive_lcell_comb \banco_registradores_inst|registers[3][12]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][12]~feeder_combout  = reg_data_in[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][12]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N13
dffeas \banco_registradores_inst|registers[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][12] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N25
dffeas \banco_registradores_inst|registers[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[12]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][12] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N12
cycloneive_lcell_comb \banco_registradores_inst|registers[1][12]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][12]~feeder_combout  = reg_data_in[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][12]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N13
dffeas \banco_registradores_inst|registers[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][12] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N11
dffeas \banco_registradores_inst|registers[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[12]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][12] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N10
cycloneive_lcell_comb \banco_registradores_inst|Mux3~2 (
// Equation(s):
// \banco_registradores_inst|Mux3~2_combout  = (reg_id[1] & (((reg_id[0])))) # (!reg_id[1] & ((reg_id[0] & (\banco_registradores_inst|registers[1][12]~q )) # (!reg_id[0] & ((\banco_registradores_inst|registers[0][12]~q )))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[1][12]~q ),
	.datac(\banco_registradores_inst|registers[0][12]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux3~2 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N24
cycloneive_lcell_comb \banco_registradores_inst|Mux3~3 (
// Equation(s):
// \banco_registradores_inst|Mux3~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux3~2_combout  & (\banco_registradores_inst|registers[3][12]~q )) # (!\banco_registradores_inst|Mux3~2_combout  & ((\banco_registradores_inst|registers[2][12]~q ))))) # 
// (!reg_id[1] & (((\banco_registradores_inst|Mux3~2_combout ))))

	.dataa(\banco_registradores_inst|registers[3][12]~q ),
	.datab(reg_id[1]),
	.datac(\banco_registradores_inst|registers[2][12]~q ),
	.datad(\banco_registradores_inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux3~3 .lut_mask = 16'hBBC0;
defparam \banco_registradores_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N6
cycloneive_lcell_comb \banco_registradores_inst|Mux3~4 (
// Equation(s):
// \banco_registradores_inst|Mux3~4_combout  = (reg_id[2] & (\banco_registradores_inst|Mux3~1_combout )) # (!reg_id[2] & ((\banco_registradores_inst|Mux3~3_combout )))

	.dataa(gnd),
	.datab(reg_id[2]),
	.datac(\banco_registradores_inst|Mux3~1_combout ),
	.datad(\banco_registradores_inst|Mux3~3_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux3~4 .lut_mask = 16'hF3C0;
defparam \banco_registradores_inst|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y35_N7
dffeas \banco_registradores_inst|data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[12] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N24
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\state.VIEW_VALUE~q  & (\banco_registradores_inst|data_out [12])) # (!\state.VIEW_VALUE~q  & (((reg_data_in[12] & \state.WRITE_VALUE~q ))))

	.dataa(\banco_registradores_inst|data_out [12]),
	.datab(reg_data_in[12]),
	.datac(\state.WRITE_VALUE~q ),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hAAC0;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N12
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Selector3~0_combout ) # ((\state.RESET_S~q ) # ((reg_id[12] & \Selector15~1_combout )))

	.dataa(reg_id[12]),
	.datab(\Selector3~0_combout ),
	.datac(\state.RESET_S~q ),
	.datad(\Selector15~1_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hFEFC;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y33_N11
dffeas \reg_id[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[13] .is_wysiwyg = "true";
defparam \reg_id[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y33_N17
dffeas \reg_data_in[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[13] .is_wysiwyg = "true";
defparam \reg_data_in[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N14
cycloneive_lcell_comb \banco_registradores_inst|registers[5][13]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][13]~feeder_combout  = reg_data_in[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[13]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][13]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y35_N15
dffeas \banco_registradores_inst|registers[5][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][13] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y35_N9
dffeas \banco_registradores_inst|registers[7][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[13]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][13] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N16
cycloneive_lcell_comb \banco_registradores_inst|registers[6][13]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][13]~feeder_combout  = reg_data_in[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][13]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N17
dffeas \banco_registradores_inst|registers[6][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][13] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y36_N19
dffeas \banco_registradores_inst|registers[4][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[13]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][13] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N18
cycloneive_lcell_comb \banco_registradores_inst|Mux2~0 (
// Equation(s):
// \banco_registradores_inst|Mux2~0_combout  = (reg_id[0] & (((reg_id[1])))) # (!reg_id[0] & ((reg_id[1] & (\banco_registradores_inst|registers[6][13]~q )) # (!reg_id[1] & ((\banco_registradores_inst|registers[4][13]~q )))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[6][13]~q ),
	.datac(\banco_registradores_inst|registers[4][13]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux2~0 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N8
cycloneive_lcell_comb \banco_registradores_inst|Mux2~1 (
// Equation(s):
// \banco_registradores_inst|Mux2~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux2~0_combout  & ((\banco_registradores_inst|registers[7][13]~q ))) # (!\banco_registradores_inst|Mux2~0_combout  & (\banco_registradores_inst|registers[5][13]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux2~0_combout ))))

	.dataa(\banco_registradores_inst|registers[5][13]~q ),
	.datab(reg_id[0]),
	.datac(\banco_registradores_inst|registers[7][13]~q ),
	.datad(\banco_registradores_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux2~1 .lut_mask = 16'hF388;
defparam \banco_registradores_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N6
cycloneive_lcell_comb \banco_registradores_inst|registers[3][13]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][13]~feeder_combout  = reg_data_in[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[13]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][13]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N7
dffeas \banco_registradores_inst|registers[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][13] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N5
dffeas \banco_registradores_inst|registers[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[13]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][13] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N30
cycloneive_lcell_comb \banco_registradores_inst|registers[1][13]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][13]~feeder_combout  = reg_data_in[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][13]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N31
dffeas \banco_registradores_inst|registers[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][13] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N23
dffeas \banco_registradores_inst|registers[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[13]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][13] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N22
cycloneive_lcell_comb \banco_registradores_inst|Mux2~2 (
// Equation(s):
// \banco_registradores_inst|Mux2~2_combout  = (reg_id[1] & (((reg_id[0])))) # (!reg_id[1] & ((reg_id[0] & (\banco_registradores_inst|registers[1][13]~q )) # (!reg_id[0] & ((\banco_registradores_inst|registers[0][13]~q )))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[1][13]~q ),
	.datac(\banco_registradores_inst|registers[0][13]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux2~2 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N4
cycloneive_lcell_comb \banco_registradores_inst|Mux2~3 (
// Equation(s):
// \banco_registradores_inst|Mux2~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux2~2_combout  & (\banco_registradores_inst|registers[3][13]~q )) # (!\banco_registradores_inst|Mux2~2_combout  & ((\banco_registradores_inst|registers[2][13]~q ))))) # 
// (!reg_id[1] & (((\banco_registradores_inst|Mux2~2_combout ))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[3][13]~q ),
	.datac(\banco_registradores_inst|registers[2][13]~q ),
	.datad(\banco_registradores_inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux2~3 .lut_mask = 16'hDDA0;
defparam \banco_registradores_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N24
cycloneive_lcell_comb \banco_registradores_inst|Mux2~4 (
// Equation(s):
// \banco_registradores_inst|Mux2~4_combout  = (reg_id[2] & (\banco_registradores_inst|Mux2~1_combout )) # (!reg_id[2] & ((\banco_registradores_inst|Mux2~3_combout )))

	.dataa(gnd),
	.datab(reg_id[2]),
	.datac(\banco_registradores_inst|Mux2~1_combout ),
	.datad(\banco_registradores_inst|Mux2~3_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux2~4 .lut_mask = 16'hF3C0;
defparam \banco_registradores_inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y35_N25
dffeas \banco_registradores_inst|data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[13] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N6
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.VIEW_VALUE~q  & (\banco_registradores_inst|data_out [13])) # (!\state.VIEW_VALUE~q  & (((reg_data_in[13] & \state.WRITE_VALUE~q ))))

	.dataa(\banco_registradores_inst|data_out [13]),
	.datab(reg_data_in[13]),
	.datac(\state.WRITE_VALUE~q ),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hAAC0;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N22
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\state.RESET_S~q ) # ((\Selector2~0_combout ) # ((\Selector15~1_combout  & reg_id[13])))

	.dataa(\Selector15~1_combout ),
	.datab(reg_id[13]),
	.datac(\state.RESET_S~q ),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hFFF8;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N4
cycloneive_lcell_comb \reg_id[14]~feeder (
// Equation(s):
// \reg_id[14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\reg_id[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_id[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_id[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N5
dffeas \reg_id[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_id[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[14] .is_wysiwyg = "true";
defparam \reg_id[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N24
cycloneive_lcell_comb \reg_data_in[14]~feeder (
// Equation(s):
// \reg_data_in[14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\reg_data_in[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_data_in[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N25
dffeas \reg_data_in[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_data_in[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[14] .is_wysiwyg = "true";
defparam \reg_data_in[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N16
cycloneive_lcell_comb \banco_registradores_inst|registers[1][14]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][14]~feeder_combout  = reg_data_in[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[14]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][14]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N17
dffeas \banco_registradores_inst|registers[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][14] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N15
dffeas \banco_registradores_inst|registers[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[14]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][14] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N14
cycloneive_lcell_comb \banco_registradores_inst|Mux1~2 (
// Equation(s):
// \banco_registradores_inst|Mux1~2_combout  = (reg_id[0] & ((\banco_registradores_inst|registers[1][14]~q ) # ((reg_id[1])))) # (!reg_id[0] & (((\banco_registradores_inst|registers[0][14]~q  & !reg_id[1]))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[1][14]~q ),
	.datac(\banco_registradores_inst|registers[0][14]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux1~2 .lut_mask = 16'hAAD8;
defparam \banco_registradores_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y37_N21
dffeas \banco_registradores_inst|registers[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[14]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][14] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N20
cycloneive_lcell_comb \banco_registradores_inst|registers[3][14]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][14]~feeder_combout  = reg_data_in[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[14]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][14]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N21
dffeas \banco_registradores_inst|registers[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][14] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N20
cycloneive_lcell_comb \banco_registradores_inst|Mux1~3 (
// Equation(s):
// \banco_registradores_inst|Mux1~3_combout  = (reg_id[1] & ((\banco_registradores_inst|Mux1~2_combout  & ((\banco_registradores_inst|registers[3][14]~q ))) # (!\banco_registradores_inst|Mux1~2_combout  & (\banco_registradores_inst|registers[2][14]~q )))) # 
// (!reg_id[1] & (\banco_registradores_inst|Mux1~2_combout ))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|Mux1~2_combout ),
	.datac(\banco_registradores_inst|registers[2][14]~q ),
	.datad(\banco_registradores_inst|registers[3][14]~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux1~3 .lut_mask = 16'hEC64;
defparam \banco_registradores_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N26
cycloneive_lcell_comb \banco_registradores_inst|registers[5][14]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][14]~feeder_combout  = reg_data_in[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[14]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][14]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N27
dffeas \banco_registradores_inst|registers[5][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][14] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y37_N19
dffeas \banco_registradores_inst|registers[7][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[14]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][14] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N24
cycloneive_lcell_comb \banco_registradores_inst|registers[6][14]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][14]~feeder_combout  = reg_data_in[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][14]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N25
dffeas \banco_registradores_inst|registers[6][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][14] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y36_N11
dffeas \banco_registradores_inst|registers[4][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[14]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][14] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N10
cycloneive_lcell_comb \banco_registradores_inst|Mux1~0 (
// Equation(s):
// \banco_registradores_inst|Mux1~0_combout  = (reg_id[0] & (((reg_id[1])))) # (!reg_id[0] & ((reg_id[1] & (\banco_registradores_inst|registers[6][14]~q )) # (!reg_id[1] & ((\banco_registradores_inst|registers[4][14]~q )))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[6][14]~q ),
	.datac(\banco_registradores_inst|registers[4][14]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux1~0 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N18
cycloneive_lcell_comb \banco_registradores_inst|Mux1~1 (
// Equation(s):
// \banco_registradores_inst|Mux1~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux1~0_combout  & ((\banco_registradores_inst|registers[7][14]~q ))) # (!\banco_registradores_inst|Mux1~0_combout  & (\banco_registradores_inst|registers[5][14]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux1~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][14]~q ),
	.datac(\banco_registradores_inst|registers[7][14]~q ),
	.datad(\banco_registradores_inst|Mux1~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux1~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N8
cycloneive_lcell_comb \banco_registradores_inst|Mux1~4 (
// Equation(s):
// \banco_registradores_inst|Mux1~4_combout  = (reg_id[2] & ((\banco_registradores_inst|Mux1~1_combout ))) # (!reg_id[2] & (\banco_registradores_inst|Mux1~3_combout ))

	.dataa(reg_id[2]),
	.datab(gnd),
	.datac(\banco_registradores_inst|Mux1~3_combout ),
	.datad(\banco_registradores_inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux1~4 .lut_mask = 16'hFA50;
defparam \banco_registradores_inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N9
dffeas \banco_registradores_inst|data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[14] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N14
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\state.VIEW_VALUE~q  & (\banco_registradores_inst|data_out [14])) # (!\state.VIEW_VALUE~q  & (((reg_data_in[14] & \state.WRITE_VALUE~q ))))

	.dataa(\state.VIEW_VALUE~q ),
	.datab(\banco_registradores_inst|data_out [14]),
	.datac(reg_data_in[14]),
	.datad(\state.WRITE_VALUE~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hD888;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N16
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Selector1~0_combout ) # ((\state.RESET_S~q ) # ((reg_id[14] & \Selector15~1_combout )))

	.dataa(reg_id[14]),
	.datab(\Selector1~0_combout ),
	.datac(\state.RESET_S~q ),
	.datad(\Selector15~1_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hFEFC;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y33_N23
dffeas \reg_id[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_id[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_id[15] .is_wysiwyg = "true";
defparam \reg_id[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y33_N25
dffeas \reg_data_in[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_data_in[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_data_in[15] .is_wysiwyg = "true";
defparam \reg_data_in[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N16
cycloneive_lcell_comb \banco_registradores_inst|registers[1][15]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[1][15]~feeder_combout  = reg_data_in[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[15]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][15]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y37_N17
dffeas \banco_registradores_inst|registers[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[1][15] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y37_N31
dffeas \banco_registradores_inst|registers[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[15]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[0][15] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N30
cycloneive_lcell_comb \banco_registradores_inst|Mux0~2 (
// Equation(s):
// \banco_registradores_inst|Mux0~2_combout  = (reg_id[1] & (((reg_id[0])))) # (!reg_id[1] & ((reg_id[0] & (\banco_registradores_inst|registers[1][15]~q )) # (!reg_id[0] & ((\banco_registradores_inst|registers[0][15]~q )))))

	.dataa(reg_id[1]),
	.datab(\banco_registradores_inst|registers[1][15]~q ),
	.datac(\banco_registradores_inst|registers[0][15]~q ),
	.datad(reg_id[0]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux0~2 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y37_N13
dffeas \banco_registradores_inst|registers[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[15]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[2][15] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N28
cycloneive_lcell_comb \banco_registradores_inst|registers[3][15]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[3][15]~feeder_combout  = reg_data_in[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][15]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N29
dffeas \banco_registradores_inst|registers[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[3][15] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N12
cycloneive_lcell_comb \banco_registradores_inst|Mux0~3 (
// Equation(s):
// \banco_registradores_inst|Mux0~3_combout  = (\banco_registradores_inst|Mux0~2_combout  & (((\banco_registradores_inst|registers[3][15]~q )) # (!reg_id[1]))) # (!\banco_registradores_inst|Mux0~2_combout  & (reg_id[1] & 
// (\banco_registradores_inst|registers[2][15]~q )))

	.dataa(\banco_registradores_inst|Mux0~2_combout ),
	.datab(reg_id[1]),
	.datac(\banco_registradores_inst|registers[2][15]~q ),
	.datad(\banco_registradores_inst|registers[3][15]~q ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux0~3 .lut_mask = 16'hEA62;
defparam \banco_registradores_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N24
cycloneive_lcell_comb \banco_registradores_inst|registers[5][15]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[5][15]~feeder_combout  = reg_data_in[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(reg_data_in[15]),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][15]~feeder .lut_mask = 16'hFF00;
defparam \banco_registradores_inst|registers[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y35_N25
dffeas \banco_registradores_inst|registers[5][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[5][15] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y36_N15
dffeas \banco_registradores_inst|registers[7][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[15]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[7][15] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N20
cycloneive_lcell_comb \banco_registradores_inst|registers[6][15]~feeder (
// Equation(s):
// \banco_registradores_inst|registers[6][15]~feeder_combout  = reg_data_in[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(reg_data_in[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registradores_inst|registers[6][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][15]~feeder .lut_mask = 16'hF0F0;
defparam \banco_registradores_inst|registers[6][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N21
dffeas \banco_registradores_inst|registers[6][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|registers[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[6][15] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y36_N15
dffeas \banco_registradores_inst|registers[4][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reg_data_in[15]),
	.clrn(!\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|registers[4][15] .is_wysiwyg = "true";
defparam \banco_registradores_inst|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N14
cycloneive_lcell_comb \banco_registradores_inst|Mux0~0 (
// Equation(s):
// \banco_registradores_inst|Mux0~0_combout  = (reg_id[0] & (((reg_id[1])))) # (!reg_id[0] & ((reg_id[1] & (\banco_registradores_inst|registers[6][15]~q )) # (!reg_id[1] & ((\banco_registradores_inst|registers[4][15]~q )))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[6][15]~q ),
	.datac(\banco_registradores_inst|registers[4][15]~q ),
	.datad(reg_id[1]),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux0~0 .lut_mask = 16'hEE50;
defparam \banco_registradores_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N14
cycloneive_lcell_comb \banco_registradores_inst|Mux0~1 (
// Equation(s):
// \banco_registradores_inst|Mux0~1_combout  = (reg_id[0] & ((\banco_registradores_inst|Mux0~0_combout  & ((\banco_registradores_inst|registers[7][15]~q ))) # (!\banco_registradores_inst|Mux0~0_combout  & (\banco_registradores_inst|registers[5][15]~q )))) # 
// (!reg_id[0] & (((\banco_registradores_inst|Mux0~0_combout ))))

	.dataa(reg_id[0]),
	.datab(\banco_registradores_inst|registers[5][15]~q ),
	.datac(\banco_registradores_inst|registers[7][15]~q ),
	.datad(\banco_registradores_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux0~1 .lut_mask = 16'hF588;
defparam \banco_registradores_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N20
cycloneive_lcell_comb \banco_registradores_inst|Mux0~4 (
// Equation(s):
// \banco_registradores_inst|Mux0~4_combout  = (reg_id[2] & ((\banco_registradores_inst|Mux0~1_combout ))) # (!reg_id[2] & (\banco_registradores_inst|Mux0~3_combout ))

	.dataa(reg_id[2]),
	.datab(gnd),
	.datac(\banco_registradores_inst|Mux0~3_combout ),
	.datad(\banco_registradores_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\banco_registradores_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registradores_inst|Mux0~4 .lut_mask = 16'hFA50;
defparam \banco_registradores_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N21
dffeas \banco_registradores_inst|data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\banco_registradores_inst|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores_inst|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores_inst|data_out[15] .is_wysiwyg = "true";
defparam \banco_registradores_inst|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N28
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\state.VIEW_VALUE~q  & (\banco_registradores_inst|data_out [15])) # (!\state.VIEW_VALUE~q  & (((reg_data_in[15] & \state.WRITE_VALUE~q ))))

	.dataa(\banco_registradores_inst|data_out [15]),
	.datab(reg_data_in[15]),
	.datac(\state.WRITE_VALUE~q ),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hAAC0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N2
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector0~0_combout ) # ((\state.RESET_S~q ) # ((reg_id[15] & \Selector15~1_combout )))

	.dataa(reg_id[15]),
	.datab(\Selector0~0_combout ),
	.datac(\state.RESET_S~q ),
	.datad(\Selector15~1_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hFEFC;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N4
cycloneive_lcell_comb \hex_to_7seg_inst|Mux6~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux6~0_combout  = (\Selector15~2_combout  & (\Selector13~1_combout  $ (\Selector14~1_combout  $ (!\Selector12~1_combout )))) # (!\Selector15~2_combout  & (\Selector13~1_combout  & (!\Selector14~1_combout  & !\Selector12~1_combout )))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector14~1_combout ),
	.datac(\Selector12~1_combout ),
	.datad(\Selector15~2_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux6~0 .lut_mask = 16'h6902;
defparam \hex_to_7seg_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N22
cycloneive_lcell_comb \hex_to_7seg_inst|Mux5~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux5~0_combout  = (\Selector13~1_combout  & ((\Selector14~1_combout ) # (\Selector12~1_combout  $ (\Selector15~2_combout )))) # (!\Selector13~1_combout  & (\Selector14~1_combout  & (\Selector12~1_combout  & \Selector15~2_combout )))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector14~1_combout ),
	.datac(\Selector12~1_combout ),
	.datad(\Selector15~2_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux5~0 .lut_mask = 16'hCAA8;
defparam \hex_to_7seg_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N20
cycloneive_lcell_comb \hex_to_7seg_inst|Mux4~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux4~0_combout  = (\Selector13~1_combout  & ((\Selector15~2_combout  & (\Selector14~1_combout )) # (!\Selector15~2_combout  & ((\Selector12~1_combout ))))) # (!\Selector13~1_combout  & (\Selector14~1_combout  & (!\Selector12~1_combout  & 
// !\Selector15~2_combout )))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector14~1_combout ),
	.datac(\Selector12~1_combout ),
	.datad(\Selector15~2_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux4~0 .lut_mask = 16'h88A4;
defparam \hex_to_7seg_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N2
cycloneive_lcell_comb \hex_to_7seg_inst|Mux3~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux3~0_combout  = (\Selector14~1_combout  & (\Selector12~1_combout  & (\Selector13~1_combout  $ (!\Selector15~2_combout )))) # (!\Selector14~1_combout  & (!\Selector12~1_combout  & (\Selector13~1_combout  $ (\Selector15~2_combout ))))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector14~1_combout ),
	.datac(\Selector12~1_combout ),
	.datad(\Selector15~2_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux3~0 .lut_mask = 16'h8142;
defparam \hex_to_7seg_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N12
cycloneive_lcell_comb \hex_to_7seg_inst|Mux2~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux2~0_combout  = (\Selector13~1_combout  & (!\Selector14~1_combout  & (!\Selector12~1_combout ))) # (!\Selector13~1_combout  & (\Selector15~2_combout  & ((!\Selector12~1_combout ) # (!\Selector14~1_combout ))))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector14~1_combout ),
	.datac(\Selector12~1_combout ),
	.datad(\Selector15~2_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux2~0 .lut_mask = 16'h1702;
defparam \hex_to_7seg_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N18
cycloneive_lcell_comb \hex_to_7seg_inst|Mux1~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux1~0_combout  = (\Selector14~1_combout  & (!\Selector13~1_combout  & (!\Selector12~1_combout ))) # (!\Selector14~1_combout  & (\Selector15~2_combout  & (\Selector13~1_combout  $ (!\Selector12~1_combout ))))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector14~1_combout ),
	.datac(\Selector12~1_combout ),
	.datad(\Selector15~2_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux1~0 .lut_mask = 16'h2504;
defparam \hex_to_7seg_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N0
cycloneive_lcell_comb \hex_to_7seg_inst|Mux0~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux0~0_combout  = (\Selector14~1_combout ) # ((\Selector13~1_combout  & ((\Selector15~2_combout ) # (!\Selector12~1_combout ))) # (!\Selector13~1_combout  & (\Selector12~1_combout )))

	.dataa(\Selector13~1_combout ),
	.datab(\Selector14~1_combout ),
	.datac(\Selector12~1_combout ),
	.datad(\Selector15~2_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux0~0 .lut_mask = 16'hFEDE;
defparam \hex_to_7seg_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N20
cycloneive_lcell_comb \hex_to_7seg_inst|Mux13~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux13~0_combout  = (\Selector11~1_combout  & (\Selector8~1_combout  $ (\Selector9~1_combout  $ (!\Selector10~1_combout )))) # (!\Selector11~1_combout  & (!\Selector8~1_combout  & (\Selector9~1_combout  & !\Selector10~1_combout )))

	.dataa(\Selector8~1_combout ),
	.datab(\Selector9~1_combout ),
	.datac(\Selector11~1_combout ),
	.datad(\Selector10~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux13~0 .lut_mask = 16'h6094;
defparam \hex_to_7seg_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N6
cycloneive_lcell_comb \hex_to_7seg_inst|Mux12~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux12~0_combout  = (\Selector8~1_combout  & ((\Selector11~1_combout  & ((\Selector10~1_combout ))) # (!\Selector11~1_combout  & (\Selector9~1_combout )))) # (!\Selector8~1_combout  & (\Selector9~1_combout  & ((\Selector11~1_combout ) # 
// (\Selector10~1_combout ))))

	.dataa(\Selector8~1_combout ),
	.datab(\Selector9~1_combout ),
	.datac(\Selector11~1_combout ),
	.datad(\Selector10~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux12~0 .lut_mask = 16'hEC48;
defparam \hex_to_7seg_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N8
cycloneive_lcell_comb \hex_to_7seg_inst|Mux11~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux11~0_combout  = (\Selector8~1_combout  & (\Selector9~1_combout  & ((\Selector10~1_combout ) # (!\Selector11~1_combout )))) # (!\Selector8~1_combout  & (\Selector10~1_combout  & (\Selector9~1_combout  $ (!\Selector11~1_combout ))))

	.dataa(\Selector8~1_combout ),
	.datab(\Selector9~1_combout ),
	.datac(\Selector11~1_combout ),
	.datad(\Selector10~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux11~0 .lut_mask = 16'hC908;
defparam \hex_to_7seg_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N22
cycloneive_lcell_comb \hex_to_7seg_inst|Mux10~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux10~0_combout  = (\Selector8~1_combout  & (\Selector10~1_combout  & (\Selector9~1_combout  $ (!\Selector11~1_combout )))) # (!\Selector8~1_combout  & (!\Selector10~1_combout  & (\Selector9~1_combout  $ (\Selector11~1_combout ))))

	.dataa(\Selector8~1_combout ),
	.datab(\Selector9~1_combout ),
	.datac(\Selector11~1_combout ),
	.datad(\Selector10~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux10~0 .lut_mask = 16'h8214;
defparam \hex_to_7seg_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N0
cycloneive_lcell_comb \hex_to_7seg_inst|Mux9~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux9~0_combout  = (\Selector9~1_combout  & (!\Selector8~1_combout  & ((!\Selector10~1_combout )))) # (!\Selector9~1_combout  & (\Selector11~1_combout  & ((!\Selector10~1_combout ) # (!\Selector8~1_combout ))))

	.dataa(\Selector8~1_combout ),
	.datab(\Selector9~1_combout ),
	.datac(\Selector11~1_combout ),
	.datad(\Selector10~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux9~0 .lut_mask = 16'h1074;
defparam \hex_to_7seg_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N26
cycloneive_lcell_comb \hex_to_7seg_inst|Mux8~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux8~0_combout  = (\Selector10~1_combout  & (!\Selector8~1_combout  & (!\Selector9~1_combout ))) # (!\Selector10~1_combout  & (\Selector11~1_combout  & (\Selector8~1_combout  $ (!\Selector9~1_combout ))))

	.dataa(\Selector8~1_combout ),
	.datab(\Selector9~1_combout ),
	.datac(\Selector11~1_combout ),
	.datad(\Selector10~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux8~0 .lut_mask = 16'h1190;
defparam \hex_to_7seg_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N12
cycloneive_lcell_comb \hex_to_7seg_inst|Mux7~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux7~0_combout  = (\Selector10~1_combout ) # ((\Selector8~1_combout  & ((\Selector11~1_combout ) # (!\Selector9~1_combout ))) # (!\Selector8~1_combout  & (\Selector9~1_combout )))

	.dataa(\Selector8~1_combout ),
	.datab(\Selector9~1_combout ),
	.datac(\Selector11~1_combout ),
	.datad(\Selector10~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux7~0 .lut_mask = 16'hFFE6;
defparam \hex_to_7seg_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N28
cycloneive_lcell_comb \hex_to_7seg_inst|Mux20~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux20~0_combout  = (\Selector7~1_combout  & (\Selector5~1_combout  $ (\Selector6~1_combout  $ (!\Selector4~1_combout )))) # (!\Selector7~1_combout  & (\Selector5~1_combout  & (!\Selector6~1_combout  & !\Selector4~1_combout )))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\Selector6~1_combout ),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux20~0 .lut_mask = 16'h4886;
defparam \hex_to_7seg_inst|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N14
cycloneive_lcell_comb \hex_to_7seg_inst|Mux19~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux19~0_combout  = (\Selector5~1_combout  & ((\Selector6~1_combout ) # (\Selector7~1_combout  $ (\Selector4~1_combout )))) # (!\Selector5~1_combout  & (\Selector7~1_combout  & (\Selector6~1_combout  & \Selector4~1_combout )))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\Selector6~1_combout ),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux19~0 .lut_mask = 16'hE2A8;
defparam \hex_to_7seg_inst|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N8
cycloneive_lcell_comb \hex_to_7seg_inst|Mux18~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux18~0_combout  = (\Selector5~1_combout  & ((\Selector7~1_combout  & (\Selector6~1_combout )) # (!\Selector7~1_combout  & ((\Selector4~1_combout ))))) # (!\Selector5~1_combout  & (!\Selector7~1_combout  & (\Selector6~1_combout  & 
// !\Selector4~1_combout )))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\Selector6~1_combout ),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux18~0 .lut_mask = 16'hA290;
defparam \hex_to_7seg_inst|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N30
cycloneive_lcell_comb \hex_to_7seg_inst|Mux17~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux17~0_combout  = (\Selector6~1_combout  & (\Selector4~1_combout  & (\Selector5~1_combout  $ (!\Selector7~1_combout )))) # (!\Selector6~1_combout  & (!\Selector4~1_combout  & (\Selector5~1_combout  $ (\Selector7~1_combout ))))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\Selector6~1_combout ),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux17~0 .lut_mask = 16'h9006;
defparam \hex_to_7seg_inst|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N12
cycloneive_lcell_comb \hex_to_7seg_inst|Mux16~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux16~0_combout  = (\Selector5~1_combout  & (((!\Selector6~1_combout  & !\Selector4~1_combout )))) # (!\Selector5~1_combout  & (\Selector7~1_combout  & ((!\Selector4~1_combout ) # (!\Selector6~1_combout ))))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\Selector6~1_combout ),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux16~0 .lut_mask = 16'h044E;
defparam \hex_to_7seg_inst|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N2
cycloneive_lcell_comb \hex_to_7seg_inst|Mux15~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux15~0_combout  = (\Selector6~1_combout  & (!\Selector5~1_combout  & ((!\Selector4~1_combout )))) # (!\Selector6~1_combout  & (\Selector7~1_combout  & (\Selector5~1_combout  $ (!\Selector4~1_combout ))))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\Selector6~1_combout ),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux15~0 .lut_mask = 16'h0854;
defparam \hex_to_7seg_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N0
cycloneive_lcell_comb \hex_to_7seg_inst|Mux14~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux14~0_combout  = (\Selector6~1_combout ) # ((\Selector5~1_combout  & ((\Selector7~1_combout ) # (!\Selector4~1_combout ))) # (!\Selector5~1_combout  & ((\Selector4~1_combout ))))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\Selector6~1_combout ),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux14~0 .lut_mask = 16'hFDFA;
defparam \hex_to_7seg_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N0
cycloneive_lcell_comb \hex_to_7seg_inst|Mux27~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux27~0_combout  = (\Selector3~1_combout  & (\Selector0~1_combout  $ (\Selector2~1_combout  $ (!\Selector1~1_combout )))) # (!\Selector3~1_combout  & (!\Selector0~1_combout  & (!\Selector2~1_combout  & \Selector1~1_combout )))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector0~1_combout ),
	.datac(\Selector2~1_combout ),
	.datad(\Selector1~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux27~0 .lut_mask = 16'h2982;
defparam \hex_to_7seg_inst|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N6
cycloneive_lcell_comb \hex_to_7seg_inst|Mux26~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux26~0_combout  = (\Selector3~1_combout  & ((\Selector0~1_combout  & (\Selector2~1_combout )) # (!\Selector0~1_combout  & ((\Selector1~1_combout ))))) # (!\Selector3~1_combout  & (\Selector1~1_combout  & ((\Selector0~1_combout ) # 
// (\Selector2~1_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector0~1_combout ),
	.datac(\Selector2~1_combout ),
	.datad(\Selector1~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux26~0 .lut_mask = 16'hF680;
defparam \hex_to_7seg_inst|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N28
cycloneive_lcell_comb \hex_to_7seg_inst|Mux25~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux25~0_combout  = (\Selector3~1_combout  & (((\Selector2~1_combout  & \Selector1~1_combout )))) # (!\Selector3~1_combout  & ((\Selector0~1_combout  & ((\Selector1~1_combout ))) # (!\Selector0~1_combout  & (\Selector2~1_combout  & 
// !\Selector1~1_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector0~1_combout ),
	.datac(\Selector2~1_combout ),
	.datad(\Selector1~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux25~0 .lut_mask = 16'hE410;
defparam \hex_to_7seg_inst|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N10
cycloneive_lcell_comb \hex_to_7seg_inst|Mux24~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux24~0_combout  = (\Selector0~1_combout  & (\Selector2~1_combout  & (\Selector3~1_combout  $ (!\Selector1~1_combout )))) # (!\Selector0~1_combout  & (!\Selector2~1_combout  & (\Selector3~1_combout  $ (\Selector1~1_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector0~1_combout ),
	.datac(\Selector2~1_combout ),
	.datad(\Selector1~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux24~0 .lut_mask = 16'h8142;
defparam \hex_to_7seg_inst|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N24
cycloneive_lcell_comb \hex_to_7seg_inst|Mux23~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux23~0_combout  = (\Selector1~1_combout  & (((!\Selector0~1_combout  & !\Selector2~1_combout )))) # (!\Selector1~1_combout  & (\Selector3~1_combout  & ((!\Selector2~1_combout ) # (!\Selector0~1_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector0~1_combout ),
	.datac(\Selector2~1_combout ),
	.datad(\Selector1~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux23~0 .lut_mask = 16'h032A;
defparam \hex_to_7seg_inst|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N26
cycloneive_lcell_comb \hex_to_7seg_inst|Mux22~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux22~0_combout  = (\Selector2~1_combout  & (((!\Selector0~1_combout  & !\Selector1~1_combout )))) # (!\Selector2~1_combout  & (\Selector3~1_combout  & (\Selector0~1_combout  $ (!\Selector1~1_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector0~1_combout ),
	.datac(\Selector2~1_combout ),
	.datad(\Selector1~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux22~0 .lut_mask = 16'h0832;
defparam \hex_to_7seg_inst|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N4
cycloneive_lcell_comb \hex_to_7seg_inst|Mux21~0 (
// Equation(s):
// \hex_to_7seg_inst|Mux21~0_combout  = (\Selector2~1_combout ) # ((\Selector0~1_combout  & ((\Selector3~1_combout ) # (!\Selector1~1_combout ))) # (!\Selector0~1_combout  & ((\Selector1~1_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\Selector0~1_combout ),
	.datac(\Selector2~1_combout ),
	.datad(\Selector1~1_combout ),
	.cin(gnd),
	.combout(\hex_to_7seg_inst|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_to_7seg_inst|Mux21~0 .lut_mask = 16'hFBFC;
defparam \hex_to_7seg_inst|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N4
cycloneive_lcell_comb \HEX4~0 (
// Equation(s):
// \HEX4~0_combout  = (\state.RESET_S~q ) # (!\state.READ_ID~q )

	.dataa(\state.RESET_S~q ),
	.datab(gnd),
	.datac(\state.READ_ID~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HEX4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX4~0 .lut_mask = 16'hAFAF;
defparam \HEX4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N30
cycloneive_lcell_comb \HEX4~1 (
// Equation(s):
// \HEX4~1_combout  = (\state.RESET_S~q ) # (\state.WRITE_VALUE~q )

	.dataa(gnd),
	.datab(\state.RESET_S~q ),
	.datac(\state.WRITE_VALUE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\HEX4~1_combout ),
	.cout());
// synopsys translate_off
defparam \HEX4~1 .lut_mask = 16'hFCFC;
defparam \HEX4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N18
cycloneive_lcell_comb \HEX4~2 (
// Equation(s):
// \HEX4~2_combout  = (\state.VIEW_VALUE~q ) # (!\state.READ_ID~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.READ_ID~q ),
	.datad(\state.VIEW_VALUE~q ),
	.cin(gnd),
	.combout(\HEX4~2_combout ),
	.cout());
// synopsys translate_off
defparam \HEX4~2 .lut_mask = 16'hFF0F;
defparam \HEX4~2 .sum_lutc_input = "datac";
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
