
---------- Begin Simulation Statistics ----------
final_tick                                 3136386500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118130                       # Simulator instruction rate (inst/s)
host_mem_usage                                 891676                       # Number of bytes of host memory used
host_op_rate                                   140509                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    84.65                       # Real time elapsed on the host
host_tick_rate                               37050127                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11894415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003136                       # Number of seconds simulated
sim_ticks                                  3136386500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.622995                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  884969                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               888318                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33464                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1381580                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2235                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3027                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              792                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1832289                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  169744                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          195                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3075387                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2969989                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             32687                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1651947                       # Number of branches committed
system.cpu.commit.bw_lim_events                836629                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1957                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          736414                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10016151                       # Number of instructions committed
system.cpu.commit.committedOps               11910566                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5979407                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.991931                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.825278                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2966791     49.62%     49.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       877540     14.68%     64.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       475029      7.94%     72.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       327578      5.48%     77.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       247890      4.15%     81.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       114011      1.91%     83.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        91986      1.54%     85.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        41953      0.70%     86.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       836629     13.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5979407                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               146386                       # Number of function calls committed.
system.cpu.commit.int_insts                   9927237                       # Number of committed integer instructions.
system.cpu.commit.loads                       2000894                       # Number of loads committed
system.cpu.commit.membars                        1922                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5074      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6631221     55.68%     55.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           53992      0.45%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         176152      1.48%     57.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          51045      0.43%     58.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         201343      1.69%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        170599      1.43%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       395486      3.32%     64.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          60019      0.50%     65.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        247994      2.08%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            9096      0.08%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11637      0.10%     67.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           11420      0.10%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             634      0.01%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27829      0.23%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2000894     16.80%     84.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1856108     15.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11910566                       # Class of committed instruction
system.cpu.commit.refs                        3857002                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   1926437                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11894415                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.627278                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.627278                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1358052                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   793                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               868741                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12822327                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2424415                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2025785                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  32923                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3069                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                249050                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1832289                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1497810                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2993185                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 20757                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10958835                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   67400                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.292102                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3063340                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1056948                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.747047                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6090225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.131612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.077034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3598525     59.09%     59.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   301262      4.95%     64.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   271241      4.45%     68.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   256841      4.22%     72.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   220696      3.62%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   211235      3.47%     79.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   149061      2.45%     82.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   116509      1.91%     84.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   964855     15.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6090225                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       424836                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      1630694                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      2374203                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull         4358                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      17415888                       # number of prefetches that crossed the page
system.cpu.idleCycles                          182550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                38290                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1731338                       # Number of branches executed
system.cpu.iew.exec_nop                         18852                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.978052                       # Inst execution rate
system.cpu.iew.exec_refs                      4025651                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1886225                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   85580                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2147062                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2015                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9283                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1912142                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12647460                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2139426                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             65666                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12407873                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    558                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 27464                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32923                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 28325                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            26295                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        26160                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       146146                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        56021                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            128                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19803                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18487                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12120501                       # num instructions consuming a value
system.cpu.iew.wb_count                      12351003                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.588994                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7138902                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.968985                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12362032                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 14109927                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7178854                       # number of integer regfile writes
system.cpu.ipc                               1.594191                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.594191                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5384      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6966477     55.85%     55.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57710      0.46%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              179680      1.44%     57.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               53057      0.43%     58.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              206882      1.66%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             171061      1.37%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          395921      3.17%     64.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               61111      0.49%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             256996      2.06%     66.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10107      0.08%     67.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                13302      0.11%     67.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                12260      0.10%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  723      0.01%     67.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               30612      0.25%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2157339     17.30%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1894893     15.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12473544                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      401167                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032161                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15039      3.75%      3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     10      0.00%      3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   448      0.11%      3.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   582      0.15%      4.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                50147     12.50%     16.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             67125     16.73%     33.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  2486      0.62%     33.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                48570     12.11%     45.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     45.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     45.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     45.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    553      0.14%     46.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    512      0.13%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     46.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  39375      9.82%     56.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                176320     43.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10717319                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27301142                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10377994                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11210707                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12626593                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12473544                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2015                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          734120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2492                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       625636                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6090225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.048125                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.214966                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2239031     36.76%     36.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              943696     15.50%     52.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              697807     11.46%     63.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              724385     11.89%     75.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              504093      8.28%     83.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              386486      6.35%     90.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              282508      4.64%     94.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              180523      2.96%     97.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              131696      2.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6090225                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.988521                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2152008                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4139825                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1973009                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2152147                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             58760                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            76571                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2147062                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1912142                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12689390                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1077076                       # number of misc regfile writes
system.cpu.numCycles                          6272775                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  150524                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12621537                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 131625                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2523450                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 204230                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 36416                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              25576584                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12756627                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13593809                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2169663                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 582451                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  32923                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                979171                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   972156                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14449151                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         234494                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              20055                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1002488                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2016                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          2635222                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17788146                       # The number of ROB reads
system.cpu.rob.rob_writes                    25404907                       # The number of ROB writes
system.cpu.timesIdled                           13413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2518319                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1887223                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6970                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          347                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       171788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       344728                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1718                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5238                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1718                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            14                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       445184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  445184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6970                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6970    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6970                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8647000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36756000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            167129                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8082                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       162800                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5636                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        162928                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4201                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          175                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          175                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       488656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        29012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                517668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     20846592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1146816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21993408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           172940                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002006                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044749                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 172593     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    347      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             172940                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          360682061                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14903878                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         244392000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                57829                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       103874                       # number of demand (read+write) hits
system.l2.demand_hits::total                   165809                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               57829                       # number of overall hits
system.l2.overall_hits::.cpu.data                4106                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       103874                       # number of overall hits
system.l2.overall_hits::total                  165809                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1225                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5731                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6956                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1225                       # number of overall misses
system.l2.overall_misses::.cpu.data              5731                       # number of overall misses
system.l2.overall_misses::total                  6956                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95486500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    463643500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        559130000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95486500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    463643500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       559130000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            59054                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       103874                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               172765                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           59054                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       103874                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              172765                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.020744                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.582596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040263                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.020744                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.582596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040263                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77948.163265                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80900.977142                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80380.966072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77948.163265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80900.977142                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80380.966072                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     83236500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    406333500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    489570000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83236500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    406333500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    489570000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.020744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.582596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.040263                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.020744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.582596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.040263                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67948.163265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70900.977142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70380.966072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67948.163265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70900.977142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70380.966072                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8082                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8082                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8082                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8082                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       162453                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           162453                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       162453                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       162453                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   398                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5238                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    423505000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     423505000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.929383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80852.424590                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80852.424590                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    371125000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    371125000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.929383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70852.424590                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70852.424590                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          57829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       103874                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             161703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95486500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95486500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        59054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       103874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         162928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.020744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77948.163265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77948.163265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83236500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83236500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.020744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67948.163265                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67948.163265                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          493                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             493                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40138500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40138500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.117353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81416.835700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81416.835700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          493                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          493                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35208500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35208500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.117353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71416.835700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71416.835700                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           161                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               161                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              14                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          175                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           175                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.080000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.080000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       270500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       270500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.080000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19321.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19321.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2589.235329                       # Cycle average of tags in use
system.l2.tags.total_refs                      344367                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7131                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     48.291544                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.307311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1068.517544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1512.410475                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.011539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019754                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6970                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3011                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2611                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.053177                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2762179                       # Number of tag accesses
system.l2.tags.data_accesses                  2762179                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          78400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         366784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             445184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78400                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6956                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          24996919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         116944771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             141941690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     24996919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24996919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         24996919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        116944771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            141941690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000570000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14645                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     72496000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   34780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               202921000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10422.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29172.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.130584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.969242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.824275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          655     37.51%     37.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          642     36.77%     74.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          119      6.82%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           55      3.15%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      1.89%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      1.43%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.69%     88.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.74%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          192     11.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1746                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 445184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  445184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       141.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    141.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3136298500                       # Total gap between requests
system.mem_ctrls.avgGap                     450876.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       366784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 24996919.225356951356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 116944770.677976071835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32819500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    170101500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26791.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29680.95                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    74.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5947620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3161235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26103840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     247085280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        821537010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        512552160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1616387145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.366057                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1324888500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    104520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1706978000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6540240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3464835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23562000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     247085280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        852388830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        486571680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1619612865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.394540                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1257295000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    104520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1774571500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1430124                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1430124                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1430124                       # number of overall hits
system.cpu.icache.overall_hits::total         1430124                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67686                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67686                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67686                       # number of overall misses
system.cpu.icache.overall_misses::total         67686                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1062500500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1062500500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1062500500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1062500500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1497810                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1497810                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1497810                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1497810                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045190                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045190                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045190                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045190                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15697.492835                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15697.492835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15697.492835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15697.492835                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             23876                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       162800                       # number of writebacks
system.cpu.icache.writebacks::total            162800                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         8632                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8632                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         8632                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8632                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        59054                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        59054                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        59054                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       103874                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       162928                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    932367500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    932367500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    932367500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   1473663618                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2406031118                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.039427                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.039427                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.039427                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.108777                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15788.388593                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15788.388593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15788.388593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 14187.030614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14767.450150                       # average overall mshr miss latency
system.cpu.icache.replacements                 162800                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1430124                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1430124                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67686                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67686                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1062500500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1062500500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1497810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1497810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045190                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045190                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15697.492835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15697.492835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         8632                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8632                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        59054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        59054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    932367500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    932367500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.039427                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.039427                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15788.388593                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15788.388593                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       103874                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       103874                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   1473663618                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   1473663618                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 14187.030614                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 14187.030614                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.786664                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1593052                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            162928                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.777644                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    36.151852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    91.634812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.282436                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.715897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           60                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3158548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3158548                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3921279                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3921279                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3922452                       # number of overall hits
system.cpu.dcache.overall_hits::total         3922452                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39377                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39389                       # number of overall misses
system.cpu.dcache.overall_misses::total         39389                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1923160000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1923160000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1923160000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1923160000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3960656                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3960656                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3961841                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3961841                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009942                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009942                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009942                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48839.677985                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48839.677985                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48824.798802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48824.798802                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8082                       # number of writebacks
system.cpu.dcache.writebacks::total              8082                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        29368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        29368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        29368                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        29368                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10012                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    524921000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    524921000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    525152000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    525152000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002527                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002527                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002527                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002527                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52444.899590                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52444.899590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52452.257291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52452.257291                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8988                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2092350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2092350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    342661000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    342661000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2105837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2105837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006405                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006405                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25406.762067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25406.762067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9289                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9289                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     86020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     86020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20490.828966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20490.828966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1828929                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1828929                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1580275500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1580275500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61054.572499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61054.572499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20079                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20079                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    438684000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    438684000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75583.046175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75583.046175                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1173                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1173                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1185                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1185                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1952                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1952                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           883.521014                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3936338                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10012                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            393.162006                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   883.521014                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.862813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.862813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7941442                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7941442                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3136386500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3136386500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
