#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x610544c877a0 .scope module, "tb_phase" "tb_phase" 2 28;
 .timescale -9 -12;
L_0x7ae017600258 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x610544cb88a0_0 .net/2u *"_ivl_0", 7 0, L_0x7ae017600258;  1 drivers
L_0x7ae0176002a0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x610544cb89a0_0 .net/2u *"_ivl_4", 7 0, L_0x7ae0176002a0;  1 drivers
L_0x7ae0176002e8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x610544cb8a80_0 .net/2u *"_ivl_8", 7 0, L_0x7ae0176002e8;  1 drivers
v0x610544cb8b40_0 .var "clk", 0 0;
v0x610544cb8be0_0 .net "coin_ab", 0 0, v0x610544cb2f80_0;  1 drivers
v0x610544cb8cd0_0 .net "coin_ac", 0 0, v0x610544cb4900_0;  1 drivers
v0x610544cb8da0_0 .var "cur_a", 7 0;
v0x610544cb8e70_0 .var "cur_b", 7 0;
v0x610544cb8f40_0 .var "cur_c", 7 0;
v0x610544cb90a0_0 .net "cyc_start", 0 0, v0x610544cb8640_0;  1 drivers
v0x610544cb9140_0 .var "diff_ab", 7 0;
v0x610544cb91e0_0 .var "diff_ac", 7 0;
v0x610544cb92c0_0 .net "fa", 0 0, L_0x610544ccbf90;  1 drivers
v0x610544cb9380_0 .net "fb", 0 0, L_0x610544ccc030;  1 drivers
v0x610544cb9440_0 .net "fc", 0 0, L_0x610544ccc160;  1 drivers
v0x610544cb9500_0 .net "fired_a", 0 0, v0x610544cb5bd0_0;  1 drivers
v0x610544cb95a0_0 .net "fired_b", 0 0, v0x610544cb6b20_0;  1 drivers
v0x610544cb9750_0 .net "fired_c", 0 0, v0x610544cb7b00_0;  1 drivers
v0x610544cb9840_0 .net "gphase", 7 0, v0x610544cb8700_0;  1 drivers
v0x610544cb9900_0 .net "ph_a", 7 0, v0x610544cb5f50_0;  1 drivers
v0x610544cb99c0_0 .net "ph_b", 7 0, v0x610544cb6df0_0;  1 drivers
v0x610544cb9a80_0 .net "ph_c", 7 0, v0x610544cb7da0_0;  1 drivers
v0x610544cb9b90_0 .net "rel_ab", 7 0, v0x610544cb3980_0;  1 drivers
v0x610544cb9c50_0 .var "rel_ab_now", 7 0;
v0x610544cb9d10_0 .net "rel_ac", 7 0, v0x610544cb5220_0;  1 drivers
v0x610544cb9dd0_0 .var "rel_ac_now", 7 0;
v0x610544cb9e90_0 .var "rst_n", 0 0;
v0x610544cb9f30_0 .net "spk_a", 0 0, v0x610544cb6150_0;  1 drivers
v0x610544cb9fd0_0 .net "spk_b", 0 0, v0x610544cb6f50_0;  1 drivers
v0x610544cba070_0 .net "spk_c", 0 0, v0x610544cb7f90_0;  1 drivers
E_0x610544c78770 .event posedge, v0x610544cb2ec0_0;
L_0x610544ccbf90 .cmp/ne 8, v0x610544cb5f50_0, L_0x7ae017600258;
L_0x610544ccc030 .cmp/ne 8, v0x610544cb6df0_0, L_0x7ae0176002a0;
L_0x610544ccc160 .cmp/ne 8, v0x610544cb7da0_0, L_0x7ae0176002e8;
S_0x610544c704c0 .scope module, "cd_ab" "coincidence_detector" 2 65, 3 24 0, S_0x610544c877a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x610544c8ac60 .param/l "CYCLE_LEN" 0 3 26, C4<11111111>;
P_0x610544c8aca0 .param/l "PHASE_TOL" 0 3 25, C4<00010100>;
L_0x7ae017600018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x610544c7e920_0 .net/2u *"_ivl_0", 0 0, L_0x7ae017600018;  1 drivers
v0x610544c7c2e0_0 .net *"_ivl_10", 8 0, L_0x610544cba530;  1 drivers
v0x610544c7c380_0 .net *"_ivl_12", 8 0, L_0x610544cba600;  1 drivers
L_0x7ae0176000a8 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x610544c56590_0 .net/2u *"_ivl_16", 8 0, L_0x7ae0176000a8;  1 drivers
v0x610544c56630_0 .net *"_ivl_20", 0 0, L_0x610544ccaa40;  1 drivers
v0x610544c89040_0 .net *"_ivl_23", 7 0, L_0x610544ccab80;  1 drivers
v0x610544c89110_0 .net *"_ivl_25", 7 0, L_0x610544ccacb0;  1 drivers
L_0x7ae0176000f0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x610544cb2c40_0 .net/2u *"_ivl_28", 7 0, L_0x7ae0176000f0;  1 drivers
L_0x7ae017600060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x610544cb2d20_0 .net/2u *"_ivl_4", 0 0, L_0x7ae017600060;  1 drivers
v0x610544cb2e00_0 .net *"_ivl_8", 0 0, L_0x610544cba3f0;  1 drivers
v0x610544cb2ec0_0 .net "clk", 0 0, v0x610544cb8b40_0;  1 drivers
v0x610544cb2f80_0 .var "coincident", 0 0;
v0x610544cb3040_0 .net "cycle_start", 0 0, v0x610544cb8640_0;  alias, 1 drivers
v0x610544cb3100_0 .net "diff_raw", 8 0, L_0x610544cba7c0;  1 drivers
v0x610544cb31e0_0 .net "diff_wrap", 8 0, L_0x610544cca900;  1 drivers
v0x610544cb32c0_0 .net "fired_a", 0 0, v0x610544cb5bd0_0;  alias, 1 drivers
v0x610544cb3380_0 .net "fired_b", 0 0, v0x610544cb6b20_0;  alias, 1 drivers
v0x610544cb3440_0 .net "pa", 8 0, L_0x610544cba170;  1 drivers
v0x610544cb3520_0 .net "pb", 8 0, L_0x610544cba2d0;  1 drivers
v0x610544cb3600_0 .net "phase_a", 7 0, v0x610544cb5f50_0;  alias, 1 drivers
v0x610544cb36e0_0 .net "phase_b", 7 0, v0x610544cb6df0_0;  alias, 1 drivers
v0x610544cb37c0_0 .net "phase_diff", 7 0, L_0x610544ccadb0;  1 drivers
v0x610544cb38a0_0 .net "rel_score", 7 0, L_0x610544ccaed0;  1 drivers
v0x610544cb3980_0 .var "relevance", 7 0;
v0x610544cb3a60_0 .net "rst_n", 0 0, v0x610544cb9e90_0;  1 drivers
E_0x610544c78dd0/0 .event negedge, v0x610544cb3a60_0;
E_0x610544c78dd0/1 .event posedge, v0x610544cb2ec0_0;
E_0x610544c78dd0 .event/or E_0x610544c78dd0/0, E_0x610544c78dd0/1;
L_0x610544cba170 .concat [ 8 1 0 0], v0x610544cb5f50_0, L_0x7ae017600018;
L_0x610544cba2d0 .concat [ 8 1 0 0], v0x610544cb6df0_0, L_0x7ae017600060;
L_0x610544cba3f0 .cmp/ge 9, L_0x610544cba170, L_0x610544cba2d0;
L_0x610544cba530 .arith/sub 9, L_0x610544cba170, L_0x610544cba2d0;
L_0x610544cba600 .arith/sub 9, L_0x610544cba2d0, L_0x610544cba170;
L_0x610544cba7c0 .functor MUXZ 9, L_0x610544cba600, L_0x610544cba530, L_0x610544cba3f0, C4<>;
L_0x610544cca900 .arith/sub 9, L_0x7ae0176000a8, L_0x610544cba7c0;
L_0x610544ccaa40 .cmp/ge 9, L_0x610544cca900, L_0x610544cba7c0;
L_0x610544ccab80 .part L_0x610544cba7c0, 0, 8;
L_0x610544ccacb0 .part L_0x610544cca900, 0, 8;
L_0x610544ccadb0 .functor MUXZ 8, L_0x610544ccacb0, L_0x610544ccab80, L_0x610544ccaa40, C4<>;
L_0x610544ccaed0 .arith/sub 8, L_0x7ae0176000f0, L_0x610544ccadb0;
S_0x610544cb3c40 .scope module, "cd_ac" "coincidence_detector" 2 74, 3 24 0, S_0x610544c877a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x610544c956d0 .param/l "CYCLE_LEN" 0 3 26, C4<11111111>;
P_0x610544c95710 .param/l "PHASE_TOL" 0 3 25, C4<00010100>;
L_0x7ae017600138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x610544cb3f00_0 .net/2u *"_ivl_0", 0 0, L_0x7ae017600138;  1 drivers
v0x610544cb4000_0 .net *"_ivl_10", 8 0, L_0x610544ccb3f0;  1 drivers
v0x610544cb40e0_0 .net *"_ivl_12", 8 0, L_0x610544ccb4c0;  1 drivers
L_0x7ae0176001c8 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x610544cb41a0_0 .net/2u *"_ivl_16", 8 0, L_0x7ae0176001c8;  1 drivers
v0x610544cb4280_0 .net *"_ivl_20", 0 0, L_0x610544ccb8f0;  1 drivers
v0x610544cb4390_0 .net *"_ivl_23", 7 0, L_0x610544ccba30;  1 drivers
v0x610544cb4470_0 .net *"_ivl_25", 7 0, L_0x610544ccbb60;  1 drivers
L_0x7ae017600210 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x610544cb4550_0 .net/2u *"_ivl_28", 7 0, L_0x7ae017600210;  1 drivers
L_0x7ae017600180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x610544cb4630_0 .net/2u *"_ivl_4", 0 0, L_0x7ae017600180;  1 drivers
v0x610544cb47a0_0 .net *"_ivl_8", 0 0, L_0x610544ccb2b0;  1 drivers
v0x610544cb4860_0 .net "clk", 0 0, v0x610544cb8b40_0;  alias, 1 drivers
v0x610544cb4900_0 .var "coincident", 0 0;
v0x610544cb49a0_0 .net "cycle_start", 0 0, v0x610544cb8640_0;  alias, 1 drivers
v0x610544cb4a40_0 .net "diff_raw", 8 0, L_0x610544ccb680;  1 drivers
v0x610544cb4b00_0 .net "diff_wrap", 8 0, L_0x610544ccb7b0;  1 drivers
v0x610544cb4be0_0 .net "fired_a", 0 0, v0x610544cb5bd0_0;  alias, 1 drivers
v0x610544cb4c80_0 .net "fired_b", 0 0, v0x610544cb7b00_0;  alias, 1 drivers
v0x610544cb4d20_0 .net "pa", 8 0, L_0x610544ccb0d0;  1 drivers
v0x610544cb4e00_0 .net "pb", 8 0, L_0x610544ccb1c0;  1 drivers
v0x610544cb4ee0_0 .net "phase_a", 7 0, v0x610544cb5f50_0;  alias, 1 drivers
v0x610544cb4fa0_0 .net "phase_b", 7 0, v0x610544cb7da0_0;  alias, 1 drivers
v0x610544cb5060_0 .net "phase_diff", 7 0, L_0x610544ccbc60;  1 drivers
v0x610544cb5140_0 .net "rel_score", 7 0, L_0x610544ccbd50;  1 drivers
v0x610544cb5220_0 .var "relevance", 7 0;
v0x610544cb5300_0 .net "rst_n", 0 0, v0x610544cb9e90_0;  alias, 1 drivers
L_0x610544ccb0d0 .concat [ 8 1 0 0], v0x610544cb5f50_0, L_0x7ae017600138;
L_0x610544ccb1c0 .concat [ 8 1 0 0], v0x610544cb7da0_0, L_0x7ae017600180;
L_0x610544ccb2b0 .cmp/ge 9, L_0x610544ccb0d0, L_0x610544ccb1c0;
L_0x610544ccb3f0 .arith/sub 9, L_0x610544ccb0d0, L_0x610544ccb1c0;
L_0x610544ccb4c0 .arith/sub 9, L_0x610544ccb1c0, L_0x610544ccb0d0;
L_0x610544ccb680 .functor MUXZ 9, L_0x610544ccb4c0, L_0x610544ccb3f0, L_0x610544ccb2b0, C4<>;
L_0x610544ccb7b0 .arith/sub 9, L_0x7ae0176001c8, L_0x610544ccb680;
L_0x610544ccb8f0 .cmp/ge 9, L_0x610544ccb7b0, L_0x610544ccb680;
L_0x610544ccba30 .part L_0x610544ccb680, 0, 8;
L_0x610544ccbb60 .part L_0x610544ccb7b0, 0, 8;
L_0x610544ccbc60 .functor MUXZ 8, L_0x610544ccbb60, L_0x610544ccba30, L_0x610544ccb8f0, C4<>;
L_0x610544ccbd50 .arith/sub 8, L_0x7ae017600210, L_0x610544ccbc60;
S_0x610544cb54a0 .scope module, "nA" "phase_neuron" 2 48, 4 32 0, S_0x610544c877a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x610544cb5660 .param/l "CYCLE_LEN" 0 4 35, C4<11111111>;
P_0x610544cb56a0 .param/l "LEAK" 0 4 34, C4<00000000>;
P_0x610544cb56e0 .param/l "THRESHOLD" 0 4 33, C4<11001000>;
v0x610544cb59b0_0 .net "clk", 0 0, v0x610544cb8b40_0;  alias, 1 drivers
v0x610544cb5ac0_0 .net "cycle_start", 0 0, v0x610544cb8640_0;  alias, 1 drivers
v0x610544cb5bd0_0 .var "fired_this_cycle", 0 0;
v0x610544cb5cc0_0 .net "global_phase", 7 0, v0x610544cb8700_0;  alias, 1 drivers
v0x610544cb5d60_0 .var "has_fired", 0 0;
v0x610544cb5e70_0 .net "input_current", 7 0, v0x610544cb8da0_0;  1 drivers
v0x610544cb5f50_0 .var "phase_lock", 7 0;
v0x610544cb6060_0 .net "rst_n", 0 0, v0x610544cb9e90_0;  alias, 1 drivers
v0x610544cb6150_0 .var "spike_out", 0 0;
v0x610544cb6210_0 .var "v_mem", 7 0;
v0x610544cb62f0_0 .var "v_next", 8 0;
S_0x610544cb64d0 .scope module, "nB" "phase_neuron" 2 53, 4 32 0, S_0x610544c877a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x610544cb6660 .param/l "CYCLE_LEN" 0 4 35, C4<11111111>;
P_0x610544cb66a0 .param/l "LEAK" 0 4 34, C4<00000000>;
P_0x610544cb66e0 .param/l "THRESHOLD" 0 4 33, C4<11001000>;
v0x610544cb69a0_0 .net "clk", 0 0, v0x610544cb8b40_0;  alias, 1 drivers
v0x610544cb6a60_0 .net "cycle_start", 0 0, v0x610544cb8640_0;  alias, 1 drivers
v0x610544cb6b20_0 .var "fired_this_cycle", 0 0;
v0x610544cb6bc0_0 .net "global_phase", 7 0, v0x610544cb8700_0;  alias, 1 drivers
v0x610544cb6c60_0 .var "has_fired", 0 0;
v0x610544cb6d50_0 .net "input_current", 7 0, v0x610544cb8e70_0;  1 drivers
v0x610544cb6df0_0 .var "phase_lock", 7 0;
v0x610544cb6eb0_0 .net "rst_n", 0 0, v0x610544cb9e90_0;  alias, 1 drivers
v0x610544cb6f50_0 .var "spike_out", 0 0;
v0x610544cb7080_0 .var "v_mem", 7 0;
v0x610544cb7160_0 .var "v_next", 8 0;
S_0x610544cb7340 .scope module, "nC" "phase_neuron" 2 58, 4 32 0, S_0x610544c877a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x610544cb7520 .param/l "CYCLE_LEN" 0 4 35, C4<11111111>;
P_0x610544cb7560 .param/l "LEAK" 0 4 34, C4<00000000>;
P_0x610544cb75a0 .param/l "THRESHOLD" 0 4 33, C4<11001000>;
v0x610544cb7860_0 .net "clk", 0 0, v0x610544cb8b40_0;  alias, 1 drivers
v0x610544cb79b0_0 .net "cycle_start", 0 0, v0x610544cb8640_0;  alias, 1 drivers
v0x610544cb7b00_0 .var "fired_this_cycle", 0 0;
v0x610544cb7ba0_0 .net "global_phase", 7 0, v0x610544cb8700_0;  alias, 1 drivers
v0x610544cb7c40_0 .var "has_fired", 0 0;
v0x610544cb7ce0_0 .net "input_current", 7 0, v0x610544cb8f40_0;  1 drivers
v0x610544cb7da0_0 .var "phase_lock", 7 0;
v0x610544cb7e60_0 .net "rst_n", 0 0, v0x610544cb9e90_0;  alias, 1 drivers
v0x610544cb7f90_0 .var "spike_out", 0 0;
v0x610544cb80c0_0 .var "v_mem", 7 0;
v0x610544cb81a0_0 .var "v_next", 8 0;
S_0x610544cb8380 .scope module, "osc" "gamma_oscillator" 2 37, 5 23 0, S_0x610544c877a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "phase_out";
    .port_info 3 /OUTPUT 1 "cycle_start";
P_0x610544cb6100 .param/l "CYCLE_LEN" 0 5 24, C4<100000000>;
v0x610544cb8580_0 .net "clk", 0 0, v0x610544cb8b40_0;  alias, 1 drivers
v0x610544cb8640_0 .var "cycle_start", 0 0;
v0x610544cb8700_0 .var "phase_out", 7 0;
v0x610544cb87a0_0 .net "rst_n", 0 0, v0x610544cb9e90_0;  alias, 1 drivers
    .scope S_0x610544cb8380;
T_0 ;
    %wait E_0x610544c78dd0;
    %load/vec4 v0x610544cb87a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb8700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb8640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x610544cb8700_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb8700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x610544cb8640_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x610544cb8700_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x610544cb8700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb8640_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x610544cb54a0;
T_1 ;
    %wait E_0x610544c78dd0;
    %load/vec4 v0x610544cb6060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb6210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb6150_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x610544cb5f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb5bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb5d60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x610544cb62f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb6150_0, 0;
    %load/vec4 v0x610544cb5ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb6210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb5d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb5bd0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x610544cb5d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x610544cb6210_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x610544cb5e70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x610544cb62f0_0, 0, 9;
    %load/vec4 v0x610544cb62f0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x610544cb62f0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0x610544cb6210_0, 0;
    %load/vec4 v0x610544cb62f0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x610544cb62f0_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x610544cb6150_0, 0;
    %load/vec4 v0x610544cb5cc0_0;
    %assign/vec4 v0x610544cb5f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x610544cb5bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x610544cb5d60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb6210_0, 0;
T_1.8 ;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x610544cb64d0;
T_2 ;
    %wait E_0x610544c78dd0;
    %load/vec4 v0x610544cb6eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb7080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb6f50_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x610544cb6df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb6b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb6c60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x610544cb7160_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb6f50_0, 0;
    %load/vec4 v0x610544cb6a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb7080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb6c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb6b20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x610544cb6c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x610544cb7080_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x610544cb6d50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x610544cb7160_0, 0, 9;
    %load/vec4 v0x610544cb7160_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0x610544cb7160_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %assign/vec4 v0x610544cb7080_0, 0;
    %load/vec4 v0x610544cb7160_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x610544cb7160_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_2.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x610544cb6f50_0, 0;
    %load/vec4 v0x610544cb6bc0_0;
    %assign/vec4 v0x610544cb6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x610544cb6b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x610544cb6c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb7080_0, 0;
T_2.8 ;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x610544cb7340;
T_3 ;
    %wait E_0x610544c78dd0;
    %load/vec4 v0x610544cb7e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb7f90_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x610544cb7da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb7b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb7c40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x610544cb81a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb7f90_0, 0;
    %load/vec4 v0x610544cb79b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb80c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb7c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb7b00_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x610544cb7c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x610544cb80c0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x610544cb7ce0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x610544cb81a0_0, 0, 9;
    %load/vec4 v0x610544cb81a0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x610544cb81a0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v0x610544cb80c0_0, 0;
    %load/vec4 v0x610544cb81a0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x610544cb81a0_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x610544cb7f90_0, 0;
    %load/vec4 v0x610544cb7ba0_0;
    %assign/vec4 v0x610544cb7da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x610544cb7b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x610544cb7c40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb80c0_0, 0;
T_3.8 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x610544c704c0;
T_4 ;
    %wait E_0x610544c78dd0;
    %load/vec4 v0x610544cb3a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb3980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb2f80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x610544cb3040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x610544cb32c0_0;
    %load/vec4 v0x610544cb3380_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x610544cb38a0_0;
    %assign/vec4 v0x610544cb3980_0, 0;
    %load/vec4 v0x610544cb37c0_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %assign/vec4 v0x610544cb2f80_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb3980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb2f80_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x610544cb3c40;
T_5 ;
    %wait E_0x610544c78dd0;
    %load/vec4 v0x610544cb5300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb5220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb4900_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x610544cb49a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x610544cb4be0_0;
    %load/vec4 v0x610544cb4c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x610544cb5140_0;
    %assign/vec4 v0x610544cb5220_0, 0;
    %load/vec4 v0x610544cb5060_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %assign/vec4 v0x610544cb4900_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x610544cb5220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x610544cb4900_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x610544c877a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x610544cb8b40_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x610544c877a0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x610544cb8b40_0;
    %inv;
    %store/vec4 v0x610544cb8b40_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x610544c877a0;
T_8 ;
    %wait E_0x610544c78770;
    %load/vec4 v0x610544cb9f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 2 88 "$display", "  [A fired] phase=%3d", v0x610544cb9840_0 {0 0 0};
T_8.0 ;
    %load/vec4 v0x610544cb9fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call 2 89 "$display", "  [B fired] phase=%3d", v0x610544cb9840_0 {0 0 0};
T_8.2 ;
    %load/vec4 v0x610544cba070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %vpi_call 2 90 "$display", "  [C fired] phase=%3d", v0x610544cb9840_0 {0 0 0};
T_8.4 ;
    %load/vec4 v0x610544cb9840_0;
    %cmpi/e 254, 0, 8;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x610544cb99c0_0;
    %load/vec4 v0x610544cb9900_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %load/vec4 v0x610544cb9900_0;
    %load/vec4 v0x610544cb99c0_0;
    %sub;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %load/vec4 v0x610544cb99c0_0;
    %load/vec4 v0x610544cb9900_0;
    %sub;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x610544cb9140_0, 0, 8;
    %load/vec4 v0x610544cb9140_0;
    %cmpi/u 128, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.10, 5;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x610544cb9140_0;
    %sub;
    %store/vec4 v0x610544cb9140_0, 0, 8;
T_8.10 ;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x610544cb9140_0;
    %sub;
    %store/vec4 v0x610544cb9c50_0, 0, 8;
    %load/vec4 v0x610544cb9a80_0;
    %load/vec4 v0x610544cb9900_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.12, 8;
    %load/vec4 v0x610544cb9900_0;
    %load/vec4 v0x610544cb9a80_0;
    %sub;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %load/vec4 v0x610544cb9a80_0;
    %load/vec4 v0x610544cb9900_0;
    %sub;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %store/vec4 v0x610544cb91e0_0, 0, 8;
    %load/vec4 v0x610544cb91e0_0;
    %cmpi/u 128, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.14, 5;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x610544cb91e0_0;
    %sub;
    %store/vec4 v0x610544cb91e0_0, 0, 8;
T_8.14 ;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x610544cb91e0_0;
    %sub;
    %store/vec4 v0x610544cb9dd0_0, 0, 8;
    %vpi_call 2 103 "$display", "  [cycle] phA=%3d(f=%b) phB=%3d(f=%b) phC=%3d(f=%b)", v0x610544cb9900_0, v0x610544cb92c0_0, v0x610544cb99c0_0, v0x610544cb9380_0, v0x610544cb9a80_0, v0x610544cb9440_0 {0 0 0};
    %load/vec4 v0x610544cb92c0_0;
    %load/vec4 v0x610544cb9380_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0x610544cb9140_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.19, 8;
T_8.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.19, 8;
 ; End of false expr.
    %blend;
T_8.19;
    %load/vec4 v0x610544cb9140_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.20, 8;
    %pushi/vec4 21061, 0, 32; draw_string_vec4
    %pushi/vec4 1279349829, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_8.21, 8;
T_8.20 ; End of true expr.
    %pushi/vec4 1431196229, 0, 32; draw_string_vec4
    %pushi/vec4 1279349829, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_8.21, 8;
 ; End of false expr.
    %blend;
T_8.21;
    %vpi_call 2 106 "$display", "    A vs B: diff=%3d  Rel=%3d  Coin=%b  [%s]", v0x610544cb9140_0, v0x610544cb9c50_0, S<1,vec4,u1>, S<0,vec4,u72> {2 0 0};
T_8.16 ;
    %load/vec4 v0x610544cb92c0_0;
    %load/vec4 v0x610544cb9440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %load/vec4 v0x610544cb91e0_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.25, 8;
T_8.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.25, 8;
 ; End of false expr.
    %blend;
T_8.25;
    %load/vec4 v0x610544cb91e0_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.26, 8;
    %pushi/vec4 21061, 0, 32; draw_string_vec4
    %pushi/vec4 1279349829, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_8.27, 8;
T_8.26 ; End of true expr.
    %pushi/vec4 1431196229, 0, 32; draw_string_vec4
    %pushi/vec4 1279349829, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_8.27, 8;
 ; End of false expr.
    %blend;
T_8.27;
    %vpi_call 2 111 "$display", "    A vs C: diff=%3d  Rel=%3d  Coin=%b  [%s]", v0x610544cb91e0_0, v0x610544cb9dd0_0, S<1,vec4,u1>, S<0,vec4,u72> {2 0 0};
T_8.22 ;
T_8.6 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x610544c877a0;
T_9 ;
    %vpi_call 2 120 "$dumpfile", "phase_dump.vcd" {0 0 0};
    %vpi_call 2 121 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x610544c877a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x610544cb9e90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x610544cb8da0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x610544cb8e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x610544cb8f40_0, 0, 8;
    %pushi/vec4 3, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x610544c78770;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x610544cb9e90_0, 0, 1;
    %vpi_call 2 129 "$display", "\012=== [Test 1] A=50(\352\260\225) vs B=45(\352\260\225) \342\206\222 \352\264\200\353\240\250\354\204\261 \353\206\222\354\235\214 \352\270\260\353\214\200 ===" {0 0 0};
    %vpi_call 2 130 "$display", "  \354\230\210\354\203\201: A\342\211\210phase4, B\342\211\210phase4 \342\206\222 Rel \353\206\222\354\235\214" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x610544cb8da0_0, 0, 8;
    %pushi/vec4 45, 0, 8;
    %store/vec4 v0x610544cb8e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x610544cb8f40_0, 0, 8;
    %pushi/vec4 512, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x610544c78770;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 138 "$display", "\012=== [Test 2] A=50(\352\260\225) vs C=5(\354\225\275) \342\206\222 \352\264\200\353\240\250\354\204\261 \353\202\256\354\235\214 \352\270\260\353\214\200 ===" {0 0 0};
    %vpi_call 2 139 "$display", "  \354\230\210\354\203\201: A\342\211\210phase4, C\342\211\210phase40 \342\206\222 Rel \353\202\256\354\235\214" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x610544cb8da0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x610544cb8e70_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x610544cb8f40_0, 0, 8;
    %pushi/vec4 512, 0, 32;
T_9.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.5, 5;
    %jmp/1 T_9.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x610544c78770;
    %jmp T_9.4;
T_9.5 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 147 "$display", "\012=== [Test 3] A=20(\354\244\221) vs B=22(\354\244\221) \342\206\222 \352\264\200\353\240\250\354\204\261 \353\206\222\354\235\214 \352\270\260\353\214\200 ===" {0 0 0};
    %vpi_call 2 148 "$display", "  \354\230\210\354\203\201: A\342\211\210phase10, B\342\211\210phase9 \342\206\222 Rel \353\206\222\354\235\214" {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x610544cb8da0_0, 0, 8;
    %pushi/vec4 22, 0, 8;
    %store/vec4 v0x610544cb8e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x610544cb8f40_0, 0, 8;
    %pushi/vec4 512, 0, 32;
T_9.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.7, 5;
    %jmp/1 T_9.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x610544c78770;
    %jmp T_9.6;
T_9.7 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 155 "$display", "\012=== [Test 4] A=50(\352\260\225) vs B=5(\354\225\275) \342\206\222 \352\264\200\353\240\250\354\204\261 \353\202\256\354\235\214 \352\270\260\353\214\200 ===" {0 0 0};
    %vpi_call 2 156 "$display", "  \354\230\210\354\203\201: A\342\211\210phase4, B\342\211\210phase40 \342\206\222 Rel \353\202\256\354\235\214" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x610544cb8da0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x610544cb8e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x610544cb8f40_0, 0, 8;
    %pushi/vec4 512, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x610544c78770;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 160 "$display", "\012=== [\354\231\204\353\243\214] ===" {0 0 0};
    %vpi_call 2 161 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_phase.v";
    "coincidence_detector.v";
    "phase_neuron.v";
    "gamma_oscillator.v";
