/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynt91/comp_orig.v:2" *)
(* top =  1  *)
module comp(a, b, c, d, e, f, g, h, i, j, k, l, m, n, o, p, q, r, s, t, u, v, w, x, y, z, a0, b0, c0, d0, e0, f0, g0, h0, i0);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "LGSynt91/comp_orig.v:40" *)
  wire \[0] ;
  (* src = "LGSynt91/comp_orig.v:40" *)
  wire \[1] ;
  (* src = "LGSynt91/comp_orig.v:40" *)
  wire \[2] ;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input a;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input a0;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input b;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input b0;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input c;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input c0;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input d;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input d0;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input e;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input e0;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input f;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input f0;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input g;
  (* src = "LGSynt91/comp_orig.v:36" *)
  output g0;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input h;
  (* src = "LGSynt91/comp_orig.v:36" *)
  output h0;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input i;
  (* src = "LGSynt91/comp_orig.v:36" *)
  output i0;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input j;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input k;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input l;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input m;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input n;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input o;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input p;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input q;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input r;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input s;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input t;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input u;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input v;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input w;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input x;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input y;
  (* src = "LGSynt91/comp_orig.v:3" *)
  input z;
  assign _00_ = _01_ & 1'h0;
  assign _05_ = _02_ & _04_;
  assign _06_ = _03_ & _05_;
  assign g0 = _00_ & _06_;
  assign i0 = ~1'h0;
  assign _01_ = ~1'h0;
  assign _03_ = ~1'h0;
  assign _02_ = ~1'h0;
  assign _04_ = ~1'h0;
  assign \[0]  = g0;
  assign \[1]  = 1'h0;
  assign \[2]  = i0;
  assign h0 = 1'h0;
endmodule
