Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec 10 09:11:42 2025
| Host         : DESKTOP-VGVTN86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ParkingSystem_Top_timing_summary_routed.rpt -pb ParkingSystem_Top_timing_summary_routed.pb -rpx ParkingSystem_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : ParkingSystem_Top
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.484        0.000                      0                  280        0.121        0.000                      0                  280        4.500        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.484        0.000                      0                  280        0.121        0.000                      0                  280        4.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 db4/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.748ns (24.639%)  route 2.288ns (75.361%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.421     4.580    db4/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  db4/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.433     5.013 r  db4/counter_reg[17]/Q
                         net (fo=2, routed)           0.548     5.561    db4/counter_reg[17]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.105     5.666 f  db4/state_i_6__2/O
                         net (fo=1, routed)           0.310     5.976    db4/state_i_6__2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I4_O)        0.105     6.081 f  db4/state_i_3__2/O
                         net (fo=2, routed)           0.774     6.855    db4/state_i_3__2_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I1_O)        0.105     6.960 r  db4/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.656     7.616    db4/counter[0]_i_1__2_n_0
    SLICE_X6Y22          FDRE                                         r  db4/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.317    14.317    db4/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  db4/counter_reg[12]/C
                         clock pessimism              0.241    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X6Y22          FDRE (Setup_fdre_C_R)       -0.423    14.100    db4/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 db4/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.748ns (24.639%)  route 2.288ns (75.361%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.421     4.580    db4/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  db4/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.433     5.013 r  db4/counter_reg[17]/Q
                         net (fo=2, routed)           0.548     5.561    db4/counter_reg[17]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.105     5.666 f  db4/state_i_6__2/O
                         net (fo=1, routed)           0.310     5.976    db4/state_i_6__2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I4_O)        0.105     6.081 f  db4/state_i_3__2/O
                         net (fo=2, routed)           0.774     6.855    db4/state_i_3__2_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I1_O)        0.105     6.960 r  db4/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.656     7.616    db4/counter[0]_i_1__2_n_0
    SLICE_X6Y22          FDRE                                         r  db4/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.317    14.317    db4/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  db4/counter_reg[13]/C
                         clock pessimism              0.241    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X6Y22          FDRE (Setup_fdre_C_R)       -0.423    14.100    db4/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 db4/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.748ns (24.639%)  route 2.288ns (75.361%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.421     4.580    db4/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  db4/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.433     5.013 r  db4/counter_reg[17]/Q
                         net (fo=2, routed)           0.548     5.561    db4/counter_reg[17]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.105     5.666 f  db4/state_i_6__2/O
                         net (fo=1, routed)           0.310     5.976    db4/state_i_6__2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I4_O)        0.105     6.081 f  db4/state_i_3__2/O
                         net (fo=2, routed)           0.774     6.855    db4/state_i_3__2_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I1_O)        0.105     6.960 r  db4/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.656     7.616    db4/counter[0]_i_1__2_n_0
    SLICE_X6Y22          FDRE                                         r  db4/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.317    14.317    db4/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  db4/counter_reg[14]/C
                         clock pessimism              0.241    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X6Y22          FDRE (Setup_fdre_C_R)       -0.423    14.100    db4/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 db4/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.748ns (24.639%)  route 2.288ns (75.361%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.421     4.580    db4/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  db4/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.433     5.013 r  db4/counter_reg[17]/Q
                         net (fo=2, routed)           0.548     5.561    db4/counter_reg[17]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.105     5.666 f  db4/state_i_6__2/O
                         net (fo=1, routed)           0.310     5.976    db4/state_i_6__2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I4_O)        0.105     6.081 f  db4/state_i_3__2/O
                         net (fo=2, routed)           0.774     6.855    db4/state_i_3__2_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I1_O)        0.105     6.960 r  db4/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.656     7.616    db4/counter[0]_i_1__2_n_0
    SLICE_X6Y22          FDRE                                         r  db4/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.317    14.317    db4/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  db4/counter_reg[15]/C
                         clock pessimism              0.241    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X6Y22          FDRE (Setup_fdre_C_R)       -0.423    14.100    db4/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 db3/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.694ns (22.246%)  route 2.426ns (77.754%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.424     4.583    db3/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  db3/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.379     4.962 r  db3/counter_reg[18]/Q
                         net (fo=2, routed)           0.693     5.655    db3/counter_reg[18]
    SLICE_X0Y22          LUT4 (Prop_lut4_I0_O)        0.105     5.760 f  db3/state_i_6__1/O
                         net (fo=1, routed)           0.233     5.993    db3/state_i_6__1_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.105     6.098 f  db3/state_i_3__1/O
                         net (fo=2, routed)           0.769     6.867    db3/state_i_3__1_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.105     6.972 r  db3/counter[0]_i_1__1/O
                         net (fo=20, routed)          0.730     7.703    db3/counter[0]_i_1__1_n_0
    SLICE_X1Y22          FDRE                                         r  db3/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.318    14.318    db3/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  db3/counter_reg[16]/C
                         clock pessimism              0.265    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.352    14.196    db3/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 db3/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.694ns (22.246%)  route 2.426ns (77.754%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.424     4.583    db3/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  db3/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.379     4.962 r  db3/counter_reg[18]/Q
                         net (fo=2, routed)           0.693     5.655    db3/counter_reg[18]
    SLICE_X0Y22          LUT4 (Prop_lut4_I0_O)        0.105     5.760 f  db3/state_i_6__1/O
                         net (fo=1, routed)           0.233     5.993    db3/state_i_6__1_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.105     6.098 f  db3/state_i_3__1/O
                         net (fo=2, routed)           0.769     6.867    db3/state_i_3__1_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.105     6.972 r  db3/counter[0]_i_1__1/O
                         net (fo=20, routed)          0.730     7.703    db3/counter[0]_i_1__1_n_0
    SLICE_X1Y22          FDRE                                         r  db3/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.318    14.318    db3/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  db3/counter_reg[17]/C
                         clock pessimism              0.265    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.352    14.196    db3/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 db3/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.694ns (22.246%)  route 2.426ns (77.754%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.424     4.583    db3/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  db3/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.379     4.962 r  db3/counter_reg[18]/Q
                         net (fo=2, routed)           0.693     5.655    db3/counter_reg[18]
    SLICE_X0Y22          LUT4 (Prop_lut4_I0_O)        0.105     5.760 f  db3/state_i_6__1/O
                         net (fo=1, routed)           0.233     5.993    db3/state_i_6__1_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.105     6.098 f  db3/state_i_3__1/O
                         net (fo=2, routed)           0.769     6.867    db3/state_i_3__1_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.105     6.972 r  db3/counter[0]_i_1__1/O
                         net (fo=20, routed)          0.730     7.703    db3/counter[0]_i_1__1_n_0
    SLICE_X1Y22          FDRE                                         r  db3/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.318    14.318    db3/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  db3/counter_reg[18]/C
                         clock pessimism              0.265    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.352    14.196    db3/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 db3/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.694ns (22.246%)  route 2.426ns (77.754%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.424     4.583    db3/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  db3/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.379     4.962 r  db3/counter_reg[18]/Q
                         net (fo=2, routed)           0.693     5.655    db3/counter_reg[18]
    SLICE_X0Y22          LUT4 (Prop_lut4_I0_O)        0.105     5.760 f  db3/state_i_6__1/O
                         net (fo=1, routed)           0.233     5.993    db3/state_i_6__1_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.105     6.098 f  db3/state_i_3__1/O
                         net (fo=2, routed)           0.769     6.867    db3/state_i_3__1_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.105     6.972 r  db3/counter[0]_i_1__1/O
                         net (fo=20, routed)          0.730     7.703    db3/counter[0]_i_1__1_n_0
    SLICE_X1Y22          FDRE                                         r  db3/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.318    14.318    db3/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  db3/counter_reg[19]/C
                         clock pessimism              0.265    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.352    14.196    db3/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 db4/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.748ns (24.906%)  route 2.255ns (75.094%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.421     4.580    db4/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  db4/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.433     5.013 r  db4/counter_reg[17]/Q
                         net (fo=2, routed)           0.548     5.561    db4/counter_reg[17]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.105     5.666 f  db4/state_i_6__2/O
                         net (fo=1, routed)           0.310     5.976    db4/state_i_6__2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I4_O)        0.105     6.081 f  db4/state_i_3__2/O
                         net (fo=2, routed)           0.774     6.855    db4/state_i_3__2_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I1_O)        0.105     6.960 r  db4/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.624     7.583    db4/counter[0]_i_1__2_n_0
    SLICE_X6Y23          FDRE                                         r  db4/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.315    14.315    db4/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  db4/counter_reg[16]/C
                         clock pessimism              0.265    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.423    14.122    db4/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.122    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 db4/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.748ns (24.906%)  route 2.255ns (75.094%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.421     4.580    db4/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  db4/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.433     5.013 r  db4/counter_reg[17]/Q
                         net (fo=2, routed)           0.548     5.561    db4/counter_reg[17]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.105     5.666 f  db4/state_i_6__2/O
                         net (fo=1, routed)           0.310     5.976    db4/state_i_6__2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I4_O)        0.105     6.081 f  db4/state_i_3__2/O
                         net (fo=2, routed)           0.774     6.855    db4/state_i_3__2_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I1_O)        0.105     6.960 r  db4/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.624     7.583    db4/counter[0]_i_1__2_n_0
    SLICE_X6Y23          FDRE                                         r  db4/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.315    14.315    db4/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  db4/counter_reg[17]/C
                         clock pessimism              0.265    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.423    14.122    db4/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.122    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  6.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FSM_Elec/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Elec/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.471    FSM_Elec/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  FSM_Elec/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  FSM_Elec/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.055     1.667    FSM_Elec/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X5Y16          FDCE                                         r  FSM_Elec/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.857     1.984    FSM_Elec/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  FSM_Elec/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.075     1.546    FSM_Elec/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FSM_Compact/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Compact/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.590     1.473    FSM_Compact/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  FSM_Compact/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  FSM_Compact/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.055     1.692    FSM_Compact/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X2Y16          FDCE                                         r  FSM_Compact/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.859     1.986    FSM_Compact/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  FSM_Compact/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.060     1.533    FSM_Compact/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 t_e_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Elec/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (69.009%)  route 0.084ns (30.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  t_e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  t_e_reg[2]/Q
                         net (fo=5, routed)           0.084     1.696    FSM_Elec/t_e_reg[0][2]
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.741 r  FSM_Elec/FSM_onehot_current_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.741    FSM_Elec/FSM_onehot_current_state[4]_i_1__0_n_0
    SLICE_X5Y16          FDCE                                         r  FSM_Elec/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.857     1.984    FSM_Elec/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  FSM_Elec/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.092     1.576    FSM_Elec/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 db2/state_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.080%)  route 0.114ns (37.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.586     1.469    db2/clk_IBUF_BUFG
    SLICE_X7Y18          FDRE                                         r  db2/state_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  db2/state_prev_reg/Q
                         net (fo=5, routed)           0.114     1.724    db2/state_prev
    SLICE_X6Y18          LUT5 (Prop_lut5_I1_O)        0.045     1.769 r  db2/q_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    db2_n_3
    SLICE_X6Y18          FDCE                                         r  q_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  q_s_reg[1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          FDCE (Hold_fdce_C_D)         0.121     1.603    q_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 t_e_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Elec/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.754%)  route 0.085ns (31.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  t_e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  t_e_reg[2]/Q
                         net (fo=5, routed)           0.085     1.697    FSM_Elec/t_e_reg[0][2]
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.045     1.742 r  FSM_Elec/FSM_onehot_current_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.742    FSM_Elec/FSM_onehot_current_state[3]_i_1__0_n_0
    SLICE_X5Y16          FDCE                                         r  FSM_Elec/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.857     1.984    FSM_Elec/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  FSM_Elec/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.091     1.575    FSM_Elec/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 db4/state_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_VIP/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.190ns (63.776%)  route 0.108ns (36.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.586     1.469    db4/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  db4/state_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  db4/state_prev_reg/Q
                         net (fo=5, routed)           0.108     1.718    db4/state_prev
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.049     1.767 r  db4/FSM_onehot_current_state[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.767    FSM_VIP/FSM_onehot_current_state_reg[2]_1[1]
    SLICE_X5Y18          FDCE                                         r  FSM_VIP/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.855     1.982    FSM_VIP/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  FSM_VIP/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.107     1.589    FSM_VIP/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 FSM_SUV/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_SUV/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.164ns (67.964%)  route 0.077ns (32.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.470    FSM_SUV/clk_IBUF_BUFG
    SLICE_X6Y17          FDCE                                         r  FSM_SUV/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  FSM_SUV/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.077     1.711    FSM_SUV/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X6Y17          FDCE                                         r  FSM_SUV/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.856     1.983    FSM_SUV/clk_IBUF_BUFG
    SLICE_X6Y17          FDCE                                         r  FSM_SUV/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X6Y17          FDCE (Hold_fdce_C_D)         0.060     1.530    FSM_SUV/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 t_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_SUV/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.457%)  route 0.138ns (42.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  t_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  t_s_reg[0]/Q
                         net (fo=7, routed)           0.138     1.749    FSM_SUV/t_s_reg[0][0]
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  FSM_SUV/FSM_onehot_current_state[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.794    FSM_SUV/FSM_onehot_current_state[4]_i_1__1_n_0
    SLICE_X6Y17          FDCE                                         r  FSM_SUV/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.856     1.983    FSM_SUV/clk_IBUF_BUFG
    SLICE_X6Y17          FDCE                                         r  FSM_SUV/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y17          FDCE (Hold_fdce_C_D)         0.121     1.605    FSM_SUV/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 db4/state_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_VIP/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.283%)  route 0.108ns (36.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.586     1.469    db4/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  db4/state_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  db4/state_prev_reg/Q
                         net (fo=5, routed)           0.108     1.718    db4/state_prev
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.045     1.763 r  db4/FSM_onehot_current_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.763    FSM_VIP/FSM_onehot_current_state_reg[2]_1[0]
    SLICE_X5Y18          FDPE                                         r  FSM_VIP/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.855     1.982    FSM_VIP/clk_IBUF_BUFG
    SLICE_X5Y18          FDPE                                         r  FSM_VIP/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X5Y18          FDPE (Hold_fdpe_C_D)         0.092     1.574    FSM_VIP/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 db3/state_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_e_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.672%)  route 0.104ns (33.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.471    db3/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  db3/state_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  db3/state_prev_reg/Q
                         net (fo=5, routed)           0.104     1.740    db3/state_prev
    SLICE_X7Y16          LUT5 (Prop_lut5_I1_O)        0.045     1.785 r  db3/q_e[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    db3_n_3
    SLICE_X7Y16          FDCE                                         r  q_e_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  q_e_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X7Y16          FDCE (Hold_fdce_C_D)         0.092     1.576    q_e_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    blink_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    clk_1hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y10    counter_100M_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    counter_100M_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y12    counter_100M_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    counter_100M_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    counter_100M_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    counter_100M_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    counter_100M_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    blink_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    blink_state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    clk_1hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    clk_1hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    counter_100M_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    counter_100M_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_100M_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_100M_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    counter_100M_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    counter_100M_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    blink_state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    blink_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    clk_1hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    clk_1hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    counter_100M_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y10    counter_100M_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_100M_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    counter_100M_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    counter_100M_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    counter_100M_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_VIP/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.243ns  (logic 4.211ns (45.554%)  route 5.033ns (54.446%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.362     4.521    FSM_VIP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  FSM_VIP/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.379     4.900 r  FSM_VIP/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.894     5.794    FSM_VIP/p_0_in
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.115     5.909 r  FSM_VIP/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.239     7.148    FSM_Compact/occ_v
    SLICE_X8Y16          LUT4 (Prop_lut4_I3_O)        0.277     7.425 r  FSM_Compact/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.900    10.325    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.440    13.764 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.764    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_VIP/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 4.042ns (45.158%)  route 4.909ns (54.842%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.362     4.521    FSM_VIP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  FSM_VIP/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.379     4.900 r  FSM_VIP/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.894     5.794    FSM_VIP/p_0_in
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.115     5.909 r  FSM_VIP/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.155     7.063    FSM_SUV/occ_v
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.267     7.330 r  FSM_SUV/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.861    10.191    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.281    13.472 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.472    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_VIP/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.880ns  (logic 4.011ns (45.171%)  route 4.869ns (54.829%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.362     4.521    FSM_VIP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  FSM_VIP/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.379     4.900 r  FSM_VIP/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.894     5.794    FSM_VIP/p_0_in
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.115     5.909 r  FSM_VIP/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.239     7.148    FSM_Compact/occ_v
    SLICE_X8Y16          LUT4 (Prop_lut4_I3_O)        0.267     7.415 r  FSM_Compact/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.736    10.151    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.250    13.401 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.401    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_VIP/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 4.211ns (47.610%)  route 4.634ns (52.390%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.362     4.521    FSM_VIP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  FSM_VIP/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.379     4.900 r  FSM_VIP/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.894     5.794    FSM_VIP/p_0_in
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.115     5.909 r  FSM_VIP/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.959     6.867    FSM_Elec/occ_v
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.289     7.156 r  FSM_Elec/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.782     9.938    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.428    13.367 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.367    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_VIP/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 4.017ns (46.191%)  route 4.680ns (53.809%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.362     4.521    FSM_VIP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  FSM_VIP/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.379     4.900 r  FSM_VIP/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.894     5.794    FSM_VIP/p_0_in
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.115     5.909 r  FSM_VIP/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.155     7.063    FSM_SUV/occ_v
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.267     7.330 r  FSM_SUV/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.632     9.962    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.256    13.218 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.218    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_VIP/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.664ns  (logic 4.038ns (46.605%)  route 4.626ns (53.395%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.362     4.521    FSM_VIP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  FSM_VIP/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.379     4.900 f  FSM_VIP/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.894     5.794    FSM_VIP/p_0_in
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.115     5.909 f  FSM_VIP/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.959     6.867    FSM_Compact/occ_v
    SLICE_X8Y16          LUT4 (Prop_lut4_I1_O)        0.267     7.134 r  FSM_Compact/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.774     9.908    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.277    13.185 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.185    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_VIP/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.054ns  (logic 3.755ns (46.622%)  route 4.299ns (53.378%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.362     4.521    FSM_VIP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  FSM_VIP/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.379     4.900 f  FSM_VIP/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.894     5.794    FSM_VIP/p_0_in
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.105     5.899 r  FSM_VIP/led_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           3.405     9.304    led_OBUF[9]
    W3                   OBUF (Prop_obuf_I_O)         3.271    12.575 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.575    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_VIP/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 3.738ns (47.091%)  route 4.200ns (52.909%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.362     4.521    FSM_VIP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  FSM_VIP/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.379     4.900 f  FSM_VIP/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.894     5.794    FSM_VIP/p_0_in
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.105     5.899 r  FSM_VIP/led_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           3.306     9.205    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.254    12.458 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.458    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_VIP/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.758ns  (logic 3.733ns (48.124%)  route 4.024ns (51.876%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.362     4.521    FSM_VIP/clk_IBUF_BUFG
    SLICE_X11Y18         FDCE                                         r  FSM_VIP/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.379     4.900 f  FSM_VIP/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.894     5.794    FSM_VIP/p_0_in
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.105     5.899 r  FSM_VIP/led_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           3.131     9.029    led_OBUF[9]
    U3                   OBUF (Prop_obuf_I_O)         3.249    12.279 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.279    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_Compact/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.028ns  (logic 4.082ns (58.087%)  route 2.946ns (41.913%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.431     4.590    FSM_Compact/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  FSM_Compact/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.398     4.988 f  FSM_Compact/FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           0.700     5.688    FSM_Compact/FSM_onehot_current_state_reg[1]_0[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.246     5.934 r  FSM_Compact/led_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.246     8.180    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.438    11.618 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.618    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_SUV/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.456ns (72.361%)  route 0.556ns (27.639%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.470    FSM_SUV/clk_IBUF_BUFG
    SLICE_X6Y17          FDCE                                         r  FSM_SUV/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.148     1.618 f  FSM_SUV/FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           0.165     1.783    FSM_SUV/FSM_onehot_current_state_reg[1]_0[1]
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.098     1.881 r  FSM_SUV/led_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.391     2.272    led_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.482 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.482    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_SUV/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.456ns (70.476%)  route 0.610ns (29.524%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.470    FSM_SUV/clk_IBUF_BUFG
    SLICE_X6Y17          FDCE                                         r  FSM_SUV/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.148     1.618 f  FSM_SUV/FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           0.165     1.783    FSM_SUV/FSM_onehot_current_state_reg[1]_0[1]
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.098     1.881 r  FSM_SUV/led_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.445     2.326    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.536 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.536    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_Compact/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.477ns (70.174%)  route 0.628ns (29.826%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.590     1.473    FSM_Compact/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  FSM_Compact/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 f  FSM_Compact/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.250     1.887    FSM_Compact/p_0_in
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.043     1.930 r  FSM_Compact/led_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.378     2.308    led_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.270     3.578 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.578    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_SUV/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.462ns (68.702%)  route 0.666ns (31.298%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.470    FSM_SUV/clk_IBUF_BUFG
    SLICE_X6Y17          FDCE                                         r  FSM_SUV/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.148     1.618 f  FSM_SUV/FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           0.165     1.783    FSM_SUV/FSM_onehot_current_state_reg[1]_0[1]
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.098     1.881 r  FSM_SUV/led_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.501     2.382    led_OBUF[3]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.597 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.597    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_Elec/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.391ns (65.276%)  route 0.740ns (34.724%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.471    FSM_Elec/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  FSM_Elec/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  FSM_Elec/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.176     1.789    FSM_Elec/p_0_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  FSM_Elec/led_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.564     2.397    led_OBUF[6]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.602 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.602    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_Elec/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.388ns (63.384%)  route 0.802ns (36.616%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.471    FSM_Elec/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  FSM_Elec/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  FSM_Elec/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.176     1.789    FSM_Elec/p_0_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  FSM_Elec/led_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.625     2.459    led_OBUF[6]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.661 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.661    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_Compact/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.481ns (66.207%)  route 0.756ns (33.793%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.590     1.473    FSM_Compact/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  FSM_Compact/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 f  FSM_Compact/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.250     1.887    FSM_Compact/p_0_in
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.043     1.930 r  FSM_Compact/led_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.506     2.436    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.274     3.710 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.710    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_Elec/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.393ns (61.982%)  route 0.855ns (38.018%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.471    FSM_Elec/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  FSM_Elec/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  FSM_Elec/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.176     1.789    FSM_Elec/p_0_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  FSM_Elec/led_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.678     2.512    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.719 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.719    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_Compact/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.506ns (59.100%)  route 1.042ns (40.900%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.590     1.473    FSM_Compact/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  FSM_Compact/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 f  FSM_Compact/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           0.250     1.887    FSM_Compact/p_0_in
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.043     1.930 r  FSM_Compact/led_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.792     2.722    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.299     4.021 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.021    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_VIP/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.976ns  (logic 1.391ns (46.731%)  route 1.585ns (53.269%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.586     1.469    FSM_VIP/clk_IBUF_BUFG
    SLICE_X5Y18          FDCE                                         r  FSM_VIP/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  FSM_VIP/FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           0.179     1.789    FSM_VIP/FSM_onehot_current_state_reg[1]_0[1]
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.834 r  FSM_VIP/led_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.407     3.241    led_OBUF[9]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.445 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.445    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t_v_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.372ns (37.333%)  route 2.304ns (62.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  btnC_IBUF_inst/O
                         net (fo=80, routed)          2.304     3.676    btnC_IBUF
    SLICE_X12Y18         FDCE                                         f  t_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.254     4.254    clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  t_v_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t_v_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.372ns (37.333%)  route 2.304ns (62.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  btnC_IBUF_inst/O
                         net (fo=80, routed)          2.304     3.676    btnC_IBUF
    SLICE_X12Y18         FDCE                                         f  t_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.254     4.254    clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  t_v_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t_v_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.372ns (37.333%)  route 2.304ns (62.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  btnC_IBUF_inst/O
                         net (fo=80, routed)          2.304     3.676    btnC_IBUF
    SLICE_X12Y18         FDCE                                         f  t_v_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.254     4.254    clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  t_v_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t_v_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.372ns (37.333%)  route 2.304ns (62.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  btnC_IBUF_inst/O
                         net (fo=80, routed)          2.304     3.676    btnC_IBUF
    SLICE_X12Y18         FDCE                                         f  t_v_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.254     4.254    clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  t_v_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db2/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 1.487ns (43.049%)  route 1.968ns (56.951%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           1.311     2.694    db2/btnL_IBUF
    SLICE_X3Y21          LUT5 (Prop_lut5_I3_O)        0.105     2.799 r  db2/counter[0]_i_1__0/O
                         net (fo=20, routed)          0.656     3.455    db2/counter[0]_i_1__0_n_0
    SLICE_X2Y23          FDRE                                         r  db2/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.316     4.316    db2/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  db2/counter_reg[12]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db2/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 1.487ns (43.049%)  route 1.968ns (56.951%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           1.311     2.694    db2/btnL_IBUF
    SLICE_X3Y21          LUT5 (Prop_lut5_I3_O)        0.105     2.799 r  db2/counter[0]_i_1__0/O
                         net (fo=20, routed)          0.656     3.455    db2/counter[0]_i_1__0_n_0
    SLICE_X2Y23          FDRE                                         r  db2/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.316     4.316    db2/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  db2/counter_reg[13]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db2/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 1.487ns (43.049%)  route 1.968ns (56.951%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           1.311     2.694    db2/btnL_IBUF
    SLICE_X3Y21          LUT5 (Prop_lut5_I3_O)        0.105     2.799 r  db2/counter[0]_i_1__0/O
                         net (fo=20, routed)          0.656     3.455    db2/counter[0]_i_1__0_n_0
    SLICE_X2Y23          FDRE                                         r  db2/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.316     4.316    db2/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  db2/counter_reg[14]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db2/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 1.487ns (43.049%)  route 1.968ns (56.951%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           1.311     2.694    db2/btnL_IBUF
    SLICE_X3Y21          LUT5 (Prop_lut5_I3_O)        0.105     2.799 r  db2/counter[0]_i_1__0/O
                         net (fo=20, routed)          0.656     3.455    db2/counter[0]_i_1__0_n_0
    SLICE_X2Y23          FDRE                                         r  db2/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.316     4.316    db2/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  db2/counter_reg[15]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db4/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.438ns  (logic 1.488ns (43.289%)  route 1.950ns (56.711%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           1.294     2.677    db4/btnD_IBUF
    SLICE_X7Y20          LUT5 (Prop_lut5_I3_O)        0.105     2.782 r  db4/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.656     3.438    db4/counter[0]_i_1__2_n_0
    SLICE_X6Y22          FDRE                                         r  db4/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.317     4.317    db4/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  db4/counter_reg[12]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db4/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.438ns  (logic 1.488ns (43.289%)  route 1.950ns (56.711%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           1.294     2.677    db4/btnD_IBUF
    SLICE_X7Y20          LUT5 (Prop_lut5_I3_O)        0.105     2.782 r  db4/counter[0]_i_1__2/O
                         net (fo=20, routed)          0.656     3.438    db4/counter[0]_i_1__2_n_0
    SLICE_X6Y22          FDRE                                         r  db4/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.317     4.317    db4/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  db4/counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db2/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.219ns (36.418%)  route 0.383ns (63.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=3, routed)           0.383     0.602    db2/btnL_IBUF
    SLICE_X3Y21          FDRE                                         r  db2/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.854     1.981    db2/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  db2/state_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db1/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.222ns (35.276%)  route 0.407ns (64.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           0.407     0.629    db1/btnU_IBUF
    SLICE_X0Y13          FDRE                                         r  db1/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.861     1.988    db1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  db1/state_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db3/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.219ns (34.856%)  route 0.410ns (65.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           0.410     0.629    db3/btnR_IBUF
    SLICE_X0Y18          FDRE                                         r  db3/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.857     1.984    db3/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  db3/state_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            counter_100M_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.210ns (32.492%)  route 0.435ns (67.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=80, routed)          0.435     0.645    btnC_IBUF
    SLICE_X5Y13          FDCE                                         f  counter_100M_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  counter_100M_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            counter_100M_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.210ns (31.884%)  route 0.448ns (68.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=80, routed)          0.448     0.657    btnC_IBUF
    SLICE_X7Y12          FDCE                                         f  counter_100M_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  counter_100M_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            counter_100M_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.210ns (31.884%)  route 0.448ns (68.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=80, routed)          0.448     0.657    btnC_IBUF
    SLICE_X7Y12          FDCE                                         f  counter_100M_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  counter_100M_reg[7]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db4/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.221ns (31.458%)  route 0.481ns (68.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.701    db4/btnD_IBUF
    SLICE_X7Y20          FDRE                                         r  db4/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.853     1.980    db4/clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  db4/state_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            counter_100M_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.210ns (29.305%)  route 0.505ns (70.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=80, routed)          0.505     0.715    btnC_IBUF
    SLICE_X5Y14          FDCE                                         f  counter_100M_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  counter_100M_reg[18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            counter_100M_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.210ns (27.966%)  route 0.540ns (72.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=80, routed)          0.540     0.749    btnC_IBUF
    SLICE_X7Y13          FDCE                                         f  counter_100M_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  counter_100M_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            counter_100M_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.210ns (27.966%)  route 0.540ns (72.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=80, routed)          0.540     0.749    btnC_IBUF
    SLICE_X7Y13          FDCE                                         f  counter_100M_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  counter_100M_reg[14]/C





