INFO-FLOW: Workspace /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls opened at Mon Nov 04 14:58:09 EST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.11 sec.
Execute   apply_ini /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/myproject.cpp' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/myproject.cpp' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(7)
Execute     add_files /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/myproject.cpp 
INFO: [HLS 200-10] Adding design file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/myproject.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file_cflags=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/myproject.cpp,-std=c++0x' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/myproject.cpp,-std=c++0x' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(8)
Execute     add_files /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/myproject.cpp -appendflags -cflags -std=c++0x 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_test.cpp' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_test.cpp' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(10)
Execute     add_files -tb /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/weights' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/weights' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(11)
Execute     add_files -tb /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/weights 
INFO: [HLS 200-10] Adding test bench file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/weights' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/tb_data' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/tb_data' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(12)
Execute     add_files -tb /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/tb_data 
INFO: [HLS 200-10] Adding test bench file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/tb_data' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_test.cpp,-std=c++0x' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_test.cpp,-std=c++0x' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(13)
Execute     add_files -tb /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_test.cpp -appendflags -cflags -std=c++0x 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=myproject' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=myproject' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(9)
Execute     set_top myproject 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(6)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvu13p-flga2577-2-e' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcvu13p-flga2577-2-e' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(1)
Execute     set_part xcvu13p-flga2577-2-e 
Execute       create_platform xcvu13p-flga2577-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
Command       create_platform done; 1.28 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.53 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=5ns' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=5ns' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(4)
Execute     create_clock -period 5ns 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12.5%' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12.5%' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(5)
Execute     set_clock_uncertainty 12.5% 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     send_msg_by_id INFO @200-1465@%s 'syn.compile.name_max_length=80' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.compile.name_max_length=80' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(14)
Execute     config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     send_msg_by_id INFO @200-1465@%s 'syn.schedule.enable_dsp_full_reg=0' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.schedule.enable_dsp_full_reg=0' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/hls_config.cfg(15)
Execute     config_schedule -enable_dsp_full_reg=0 
Command   apply_ini done; 1.58 sec.
Execute   apply_ini /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/config.cmdline
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 236.832 MB.
Execute       set_directive_top myproject -name=myproject 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/myproject.cpp as C++
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/firmware/myproject.cpp -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/.autopilot/db/myproject.cpp.clang.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 -device-name-info=xcvu13p-flga2577-2-e > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/.autopilot/db/clang.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/hls_component/myproject/hls/.autopilot/db/clang.err.log
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 105)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 3.94 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 4.07 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.88 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.07 seconds; current allocated memory: 0.652 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
