Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\JZ\Desktop\ECE3073_Project\VGA_Nios.qsys --block-symbol-file --output-directory=C:\Users\JZ\Desktop\ECE3073_Project\VGA_Nios --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading ECE3073_Project/VGA_Nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key1_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module key1_0
Progress: Adding ledr9_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module ledr9_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pxl_address [altera_avalon_pio 18.1]
Progress: Parameterizing module pxl_address
Progress: Adding pxl_data [altera_avalon_pio 18.1]
Progress: Parameterizing module pxl_data
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sw9_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module sw9_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: VGA_Nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: VGA_Nios.key1_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: VGA_Nios.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: VGA_Nios.sw9_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\JZ\Desktop\ECE3073_Project\VGA_Nios.qsys --synthesis=VERILOG --output-directory=C:\Users\JZ\Desktop\ECE3073_Project\VGA_Nios\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading ECE3073_Project/VGA_Nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key1_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module key1_0
Progress: Adding ledr9_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module ledr9_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pxl_address [altera_avalon_pio 18.1]
Progress: Parameterizing module pxl_address
Progress: Adding pxl_data [altera_avalon_pio 18.1]
Progress: Parameterizing module pxl_data
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sw9_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module sw9_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: VGA_Nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: VGA_Nios.key1_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: VGA_Nios.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: VGA_Nios.sw9_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: VGA_Nios: Generating VGA_Nios "VGA_Nios" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'VGA_Nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=VGA_Nios_jtag_uart_0 --dir=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0035_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0035_jtag_uart_0_gen//VGA_Nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'VGA_Nios_jtag_uart_0'
Info: jtag_uart_0: "VGA_Nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key1_0: Starting RTL generation for module 'VGA_Nios_key1_0'
Info: key1_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=VGA_Nios_key1_0 --dir=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0036_key1_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0036_key1_0_gen//VGA_Nios_key1_0_component_configuration.pl  --do_build_sim=0  ]
Info: key1_0: Done RTL generation for module 'VGA_Nios_key1_0'
Info: key1_0: "VGA_Nios" instantiated altera_avalon_pio "key1_0"
Info: ledr9_0: Starting RTL generation for module 'VGA_Nios_ledr9_0'
Info: ledr9_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=VGA_Nios_ledr9_0 --dir=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0037_ledr9_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0037_ledr9_0_gen//VGA_Nios_ledr9_0_component_configuration.pl  --do_build_sim=0  ]
Info: ledr9_0: Done RTL generation for module 'VGA_Nios_ledr9_0'
Info: ledr9_0: "VGA_Nios" instantiated altera_avalon_pio "ledr9_0"
Info: nios2_gen2_0: "VGA_Nios" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'VGA_Nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=VGA_Nios_onchip_memory2_0 --dir=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0038_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0038_onchip_memory2_0_gen//VGA_Nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'VGA_Nios_onchip_memory2_0'
Info: onchip_memory2_0: "VGA_Nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pxl_address: Starting RTL generation for module 'VGA_Nios_pxl_address'
Info: pxl_address:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=VGA_Nios_pxl_address --dir=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0039_pxl_address_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0039_pxl_address_gen//VGA_Nios_pxl_address_component_configuration.pl  --do_build_sim=0  ]
Info: pxl_address: Done RTL generation for module 'VGA_Nios_pxl_address'
Info: pxl_address: "VGA_Nios" instantiated altera_avalon_pio "pxl_address"
Info: pxl_data: Starting RTL generation for module 'VGA_Nios_pxl_data'
Info: pxl_data:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=VGA_Nios_pxl_data --dir=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0040_pxl_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0040_pxl_data_gen//VGA_Nios_pxl_data_component_configuration.pl  --do_build_sim=0  ]
Info: pxl_data: Done RTL generation for module 'VGA_Nios_pxl_data'
Info: pxl_data: "VGA_Nios" instantiated altera_avalon_pio "pxl_data"
Info: sdram: Starting RTL generation for module 'VGA_Nios_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=VGA_Nios_sdram --dir=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0041_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0041_sdram_gen//VGA_Nios_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'VGA_Nios_sdram'
Info: sdram: "VGA_Nios" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sw9_0: Starting RTL generation for module 'VGA_Nios_sw9_0'
Info: sw9_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=VGA_Nios_sw9_0 --dir=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0042_sw9_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0042_sw9_0_gen//VGA_Nios_sw9_0_component_configuration.pl  --do_build_sim=0  ]
Info: sw9_0: Done RTL generation for module 'VGA_Nios_sw9_0'
Info: sw9_0: "VGA_Nios" instantiated altera_avalon_pio "sw9_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "VGA_Nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "VGA_Nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "VGA_Nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'VGA_Nios_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=VGA_Nios_nios2_gen2_0_cpu --dir=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0045_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/JZ/AppData/Local/Temp/alt9799_5409716704615718958.dir/0045_cpu_gen//VGA_Nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.03.19 12:16:56 (*) Starting Nios II generation
Info: cpu: # 2024.03.19 12:16:56 (*)   Checking for plaintext license.
Info: cpu: # 2024.03.19 12:16:59 (*)   Plaintext license not found.
Info: cpu: # 2024.03.19 12:16:59 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.03.19 12:16:59 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2024.03.19 12:16:59 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.03.19 12:16:59 (*)   Creating all objects for CPU
Info: cpu: # 2024.03.19 12:16:59 (*)     Testbench
Info: cpu: # 2024.03.19 12:17:00 (*)     Instruction decoding
Info: cpu: # 2024.03.19 12:17:00 (*)       Instruction fields
Info: cpu: # 2024.03.19 12:17:00 (*)       Instruction decodes
Info: cpu: # 2024.03.19 12:17:01 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.03.19 12:17:01 (*)       Instruction controls
Info: cpu: # 2024.03.19 12:17:01 (*)     Pipeline frontend
Info: cpu: # 2024.03.19 12:17:01 (*)     Pipeline backend
Info: cpu: # 2024.03.19 12:17:04 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.03.19 12:17:05 (*)   Creating encrypted RTL
Info: cpu: # 2024.03.19 12:17:06 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'VGA_Nios_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/JZ/Desktop/ECE3073_Project/VGA_Nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/JZ/Desktop/ECE3073_Project/VGA_Nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/JZ/Desktop/ECE3073_Project/VGA_Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/JZ/Desktop/ECE3073_Project/VGA_Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/JZ/Desktop/ECE3073_Project/VGA_Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/JZ/Desktop/ECE3073_Project/VGA_Nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/JZ/Desktop/ECE3073_Project/VGA_Nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: VGA_Nios: Done "VGA_Nios" with 39 modules, 66 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
