Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov  8 11:26:58 2023
| Host         : LAPTOP-K6G3ST0S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: UUT/ACLK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UUT/CLK_DIV_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: drive0/PWM0/TC/E_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.428        0.000                      0                   46        0.246        0.000                      0                   46        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.428        0.000                      0                   46        0.246        0.000                      0                   46        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.766ns (25.426%)  route 2.247ns (74.574%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           0.961     6.625    UUT/ACLK_GEN[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.582     7.331    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.703     8.159    UUT/ACLK
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.524    14.587    UUT/ACLK_GEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.766ns (25.426%)  route 2.247ns (74.574%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           0.961     6.625    UUT/ACLK_GEN[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.582     7.331    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.703     8.159    UUT/ACLK
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[2]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.524    14.587    UUT/ACLK_GEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.766ns (25.426%)  route 2.247ns (74.574%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           0.961     6.625    UUT/ACLK_GEN[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.582     7.331    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.703     8.159    UUT/ACLK
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.524    14.587    UUT/ACLK_GEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.766ns (25.426%)  route 2.247ns (74.574%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           0.961     6.625    UUT/ACLK_GEN[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.582     7.331    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.703     8.159    UUT/ACLK
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[4]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.524    14.587    UUT/ACLK_GEN_reg[4]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.766ns (25.847%)  route 2.198ns (74.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           0.961     6.625    UUT/ACLK_GEN[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.582     7.331    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.654     8.110    UUT/ACLK
    SLICE_X60Y95         FDRE                                         r  UUT/ACLK_GEN_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  UUT/ACLK_GEN_reg[5]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y95         FDRE (Setup_fdre_C_R)       -0.524    14.562    UUT/ACLK_GEN_reg[5]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.766ns (25.847%)  route 2.198ns (74.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           0.961     6.625    UUT/ACLK_GEN[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.582     7.331    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.654     8.110    UUT/ACLK
    SLICE_X60Y95         FDRE                                         r  UUT/ACLK_GEN_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  UUT/ACLK_GEN_reg[6]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y95         FDRE (Setup_fdre_C_R)       -0.524    14.562    UUT/ACLK_GEN_reg[6]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.766ns (25.847%)  route 2.198ns (74.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           0.961     6.625    UUT/ACLK_GEN[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.582     7.331    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.654     8.110    UUT/ACLK
    SLICE_X60Y95         FDRE                                         r  UUT/ACLK_GEN_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  UUT/ACLK_GEN_reg[7]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y95         FDRE (Setup_fdre_C_R)       -0.524    14.562    UUT/ACLK_GEN_reg[7]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.766ns (25.847%)  route 2.198ns (74.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           0.961     6.625    UUT/ACLK_GEN[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.582     7.331    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.654     8.110    UUT/ACLK
    SLICE_X60Y95         FDRE                                         r  UUT/ACLK_GEN_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  UUT/ACLK_GEN_reg[8]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y95         FDRE (Setup_fdre_C_R)       -0.524    14.562    UUT/ACLK_GEN_reg[8]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.766ns (26.233%)  route 2.154ns (73.767%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           0.961     6.625    UUT/ACLK_GEN[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.582     7.331    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.611     8.066    UUT/ACLK
    SLICE_X60Y97         FDRE                                         r  UUT/ACLK_GEN_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    14.850    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  UUT/ACLK_GEN_reg[13]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y97         FDRE (Setup_fdre_C_R)       -0.524    14.563    UUT/ACLK_GEN_reg[13]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.766ns (26.233%)  route 2.154ns (73.767%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  UUT/ACLK_GEN_reg[1]/Q
                         net (fo=2, routed)           0.961     6.625    UUT/ACLK_GEN[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  UUT/ACLK_GEN[16]_i_2/O
                         net (fo=2, routed)           0.582     7.331    UUT/ACLK_GEN[16]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=17, routed)          0.611     8.066    UUT/ACLK
    SLICE_X60Y97         FDRE                                         r  UUT/ACLK_GEN_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.509    14.850    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  UUT/ACLK_GEN_reg[14]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y97         FDRE (Setup_fdre_C_R)       -0.524    14.563    UUT/ACLK_GEN_reg[14]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  6.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  UUT/ACLK_GEN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  UUT/ACLK_GEN_reg[0]/Q
                         net (fo=3, routed)           0.168     1.785    UUT/ACLK_GEN[0]
    SLICE_X61Y96         LUT1 (Prop_lut1_I0_O)        0.042     1.827 r  UUT/ACLK_GEN[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    UUT/p_1_in[0]
    SLICE_X61Y96         FDRE                                         r  UUT/ACLK_GEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.989    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  UUT/ACLK_GEN_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.105     1.580    UUT/ACLK_GEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  UUT/CLK_DIV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UUT/CLK_DIV_reg[3]/Q
                         net (fo=1, routed)           0.108     1.725    UUT/CLK_DIV_reg_n_0_[3]
    SLICE_X63Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  UUT/CLK_DIV_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    UUT/CLK_DIV_reg[0]_i_1_n_4
    SLICE_X63Y93         FDRE                                         r  UUT/CLK_DIV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.991    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  UUT/CLK_DIV_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.105     1.581    UUT/CLK_DIV_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  UUT/CLK_DIV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UUT/CLK_DIV_reg[7]/Q
                         net (fo=1, routed)           0.108     1.725    UUT/CLK_DIV_reg_n_0_[7]
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  UUT/CLK_DIV_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    UUT/CLK_DIV_reg[4]_i_1_n_4
    SLICE_X63Y94         FDRE                                         r  UUT/CLK_DIV_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.991    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  UUT/CLK_DIV_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.105     1.581    UUT/CLK_DIV_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  UUT/CLK_DIV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UUT/CLK_DIV_reg[4]/Q
                         net (fo=1, routed)           0.105     1.722    UUT/CLK_DIV_reg_n_0_[4]
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  UUT/CLK_DIV_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    UUT/CLK_DIV_reg[4]_i_1_n_7
    SLICE_X63Y94         FDRE                                         r  UUT/CLK_DIV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.991    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  UUT/CLK_DIV_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.105     1.581    UUT/CLK_DIV_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  UUT/CLK_DIV_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UUT/CLK_DIV_reg[8]/Q
                         net (fo=1, routed)           0.105     1.722    UUT/CLK_DIV_reg_n_0_[8]
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  UUT/CLK_DIV_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    UUT/CLK_DIV_reg[8]_i_1_n_7
    SLICE_X63Y95         FDRE                                         r  UUT/CLK_DIV_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.991    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  UUT/CLK_DIV_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.105     1.581    UUT/CLK_DIV_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  UUT/CLK_DIV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UUT/CLK_DIV_reg[2]/Q
                         net (fo=1, routed)           0.109     1.727    UUT/CLK_DIV_reg_n_0_[2]
    SLICE_X63Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  UUT/CLK_DIV_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    UUT/CLK_DIV_reg[0]_i_1_n_5
    SLICE_X63Y93         FDRE                                         r  UUT/CLK_DIV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.991    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  UUT/CLK_DIV_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.105     1.581    UUT/CLK_DIV_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  UUT/ACLK_GEN_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  UUT/ACLK_GEN_reg[11]/Q
                         net (fo=2, routed)           0.125     1.765    UUT/ACLK_GEN[11]
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  UUT/ACLK_GEN0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.875    UUT/p_1_in[11]
    SLICE_X60Y96         FDRE                                         r  UUT/ACLK_GEN_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.989    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  UUT/ACLK_GEN_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y96         FDRE (Hold_fdre_C_D)         0.134     1.609    UUT/ACLK_GEN_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  UUT/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.127     1.767    UUT/ACLK_GEN[15]
    SLICE_X60Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  UUT/ACLK_GEN0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.877    UUT/p_1_in[15]
    SLICE_X60Y97         FDRE                                         r  UUT/ACLK_GEN_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.863     1.990    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.134     1.610    UUT/ACLK_GEN_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  UUT/ACLK_GEN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  UUT/ACLK_GEN_reg[7]/Q
                         net (fo=2, routed)           0.127     1.766    UUT/ACLK_GEN[7]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  UUT/ACLK_GEN0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.876    UUT/p_1_in[7]
    SLICE_X60Y95         FDRE                                         r  UUT/ACLK_GEN_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.989    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  UUT/ACLK_GEN_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.134     1.609    UUT/ACLK_GEN_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  UUT/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.127     1.766    UUT/ACLK_GEN[3]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  UUT/ACLK_GEN0_carry/O[2]
                         net (fo=1, routed)           0.000     1.876    UUT/p_1_in[3]
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.989    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)         0.134     1.609    UUT/ACLK_GEN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y96   UUT/ACLK_GEN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96   UUT/ACLK_GEN_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96   UUT/ACLK_GEN_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96   UUT/ACLK_GEN_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y97   UUT/ACLK_GEN_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y97   UUT/ACLK_GEN_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y97   UUT/ACLK_GEN_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y97   UUT/ACLK_GEN_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y94   UUT/ACLK_GEN_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y96   UUT/ACLK_GEN_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y96   UUT/ACLK_GEN_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   UUT/ACLK_GEN_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   UUT/ACLK_GEN_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   UUT/ACLK_GEN_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   UUT/ACLK_GEN_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   UUT/ACLK_GEN_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   UUT/ACLK_GEN_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y97   UUT/ACLK_GEN_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y97   UUT/ACLK_GEN_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y96   UUT/ACLK_GEN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y96   UUT/ACLK_GEN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   UUT/ACLK_GEN_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   UUT/ACLK_GEN_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   UUT/ACLK_GEN_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   UUT/ACLK_GEN_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   UUT/ACLK_GEN_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   UUT/ACLK_GEN_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y97   UUT/ACLK_GEN_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y97   UUT/ACLK_GEN_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JC[2]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.813ns  (logic 4.959ns (45.862%)  route 5.854ns (54.138%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  JC[2] (IN)
                         net (fo=0)                   0.000     0.000    JC[2]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  JC_IBUF[2]_inst/O
                         net (fo=5, routed)           5.854     7.291    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    10.813 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.813    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[0]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.578ns  (logic 4.989ns (47.166%)  route 5.589ns (52.834%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  JC[0] (IN)
                         net (fo=0)                   0.000     0.000    JC[0]
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  JC_IBUF[0]_inst/O
                         net (fo=5, routed)           5.589     7.071    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    10.578 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.578    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[1]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.800ns  (logic 4.968ns (50.699%)  route 4.831ns (49.301%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  JC[1] (IN)
                         net (fo=0)                   0.000     0.000    JC[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JC_IBUF[1]_inst/O
                         net (fo=6, routed)           4.831     6.284    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     9.800 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.800    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 4.959ns (53.521%)  route 4.306ns (46.479%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.306     5.761    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     9.265 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.265    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.160ns  (logic 4.987ns (61.115%)  route 3.173ns (38.885%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           3.173     4.642    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.160 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.160    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[0]
                            (input port)
  Destination:            drive0/M0/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.070ns  (logic 1.730ns (21.438%)  route 6.340ns (78.562%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  JC[0] (IN)
                         net (fo=0)                   0.000     0.000    JC[0]
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  JC_IBUF[0]_inst/O
                         net (fo=5, routed)           5.933     7.415    drive0/M0/LED_OBUF[0]
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.539 r  drive0/M0/state[2]_i_2/O
                         net (fo=1, routed)           0.407     7.946    drive0/M0/state[2]_i_2_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I1_O)        0.124     8.070 r  drive0/M0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.070    drive0/M0/state[2]
    SLICE_X61Y94         FDRE                                         r  drive0/M0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[0]
                            (input port)
  Destination:            drive0/M0/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 1.730ns (22.192%)  route 6.066ns (77.808%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  JC[0] (IN)
                         net (fo=0)                   0.000     0.000    JC[0]
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  JC_IBUF[0]_inst/O
                         net (fo=5, routed)           5.911     7.393    drive0/M0/LED_OBUF[0]
    SLICE_X61Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.517 f  drive0/M0/state[3]_i_2/O
                         net (fo=1, routed)           0.154     7.672    drive0/M0/state[3]_i_2_n_0
    SLICE_X61Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.796 r  drive0/M0/state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.796    drive0/M0/state[3]
    SLICE_X61Y92         FDRE                                         r  drive0/M0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.739ns  (logic 4.991ns (64.490%)  route 2.748ns (35.510%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.748     4.210    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.739 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.739    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[0]
                            (input port)
  Destination:            drive0/M0/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 1.730ns (22.482%)  route 5.965ns (77.518%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  JC[0] (IN)
                         net (fo=0)                   0.000     0.000    JC[0]
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  JC_IBUF[0]_inst/O
                         net (fo=5, routed)           5.521     7.003    drive0/M0/LED_OBUF[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.127 r  drive0/M0/state[0]_i_2/O
                         net (fo=1, routed)           0.444     7.571    drive0/M0/state[0]_i_2_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.124     7.695 r  drive0/M0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.695    drive0/M0/state[0]
    SLICE_X62Y92         FDRE                                         r  drive0/M0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC[0]
                            (input port)
  Destination:            drive0/M0/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.455ns  (logic 1.724ns (23.127%)  route 5.731ns (76.873%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  JC[0] (IN)
                         net (fo=0)                   0.000     0.000    JC[0]
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  JC_IBUF[0]_inst/O
                         net (fo=5, routed)           5.247     6.729    drive0/M0/LED_OBUF[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.853 r  drive0/M0/state[1]_i_2/O
                         net (fo=1, routed)           0.484     7.337    drive0/M0/state[1]_i_2_n_0
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.118     7.455 r  drive0/M0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.455    drive0/M0/state[1]
    SLICE_X62Y92         FDRE                                         r  drive0/M0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drive0/PWM0/TC/TCR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutB/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.191ns (64.967%)  route 0.103ns (35.033%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE                         0.000     0.000 r  drive0/PWM0/TC/TCR_reg[5]/C
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/TC/TCR_reg[5]/Q
                         net (fo=5, routed)           0.103     0.249    drive0/PWM0/TC/TCR[5]
    SLICE_X58Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  drive0/PWM0/TC/R_i_1__0/O
                         net (fo=1, routed)           0.000     0.294    drive0/PWM0/OutB/R_reg_0
    SLICE_X58Y95         FDRE                                         r  drive0/PWM0/OutB/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/TC/TCR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutA/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.191ns (64.747%)  route 0.104ns (35.253%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE                         0.000     0.000 r  drive0/PWM0/TC/TCR_reg[5]/C
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/TC/TCR_reg[5]/Q
                         net (fo=5, routed)           0.104     0.250    drive0/PWM0/TC/TCR[5]
    SLICE_X58Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.295 r  drive0/PWM0/TC/R_i_1/O
                         net (fo=1, routed)           0.000     0.295    drive0/PWM0/OutA/R_reg_0
    SLICE_X58Y95         FDRE                                         r  drive0/PWM0/OutA/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/TC/TCR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/TC/TCR_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.191ns (58.169%)  route 0.137ns (41.831%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE                         0.000     0.000 r  drive0/PWM0/TC/TCR_reg[6]/C
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/TC/TCR_reg[6]/Q
                         net (fo=4, routed)           0.137     0.283    drive0/PWM0/TC/TCR[6]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.328 r  drive0/PWM0/TC/TCR[6]_i_1/O
                         net (fo=1, routed)           0.000     0.328    drive0/PWM0/TC/p_0_in[6]
    SLICE_X59Y95         FDRE                                         r  drive0/PWM0/TC/TCR_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/TC/TCR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/TC/E_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.232ns (67.172%)  route 0.113ns (32.828%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE                         0.000     0.000 r  drive0/PWM0/TC/TCR_reg[2]/C
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  drive0/PWM0/TC/TCR_reg[2]/Q
                         net (fo=7, routed)           0.113     0.246    drive0/PWM0/TC/TCR[2]
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.099     0.345 r  drive0/PWM0/TC/E_i_1/O
                         net (fo=1, routed)           0.000     0.345    drive0/PWM0/TC/E_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  drive0/PWM0/TC/E_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/M0/CrossNum_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/M0/CrossNum_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  drive0/M0/CrossNum_reg/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drive0/M0/CrossNum_reg/Q
                         net (fo=2, routed)           0.167     0.308    drive0/M0/CrossNum_reg_n_0
    SLICE_X61Y94         LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  drive0/M0/CrossNum_i_1/O
                         net (fo=1, routed)           0.000     0.353    drive0/M0/CrossNum_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  drive0/M0/CrossNum_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/M0/state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/M0/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE                         0.000     0.000 r  drive0/M0/state_reg[3]/C
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  drive0/M0/state_reg[3]/Q
                         net (fo=10, routed)          0.168     0.309    drive0/M0/state_reg_n_0_[3]
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  drive0/M0/state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    drive0/M0/state[3]
    SLICE_X61Y92         FDRE                                         r  drive0/M0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/M0/CrossNum_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/M0/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  drive0/M0/CrossNum_reg/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  drive0/M0/CrossNum_reg/Q
                         net (fo=2, routed)           0.169     0.310    drive0/M0/CrossNum_reg_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.355 r  drive0/M0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    drive0/M0/state[2]
    SLICE_X61Y94         FDRE                                         r  drive0/M0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/OutA/MotorIn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutA/MotorIn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.191ns (53.321%)  route 0.167ns (46.679%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE                         0.000     0.000 r  drive0/PWM0/OutA/MotorIn_reg/C
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/OutA/MotorIn_reg/Q
                         net (fo=3, routed)           0.167     0.313    drive0/PWM0/OutA/MotorIn
    SLICE_X61Y95         LUT3 (Prop_lut3_I1_O)        0.045     0.358 r  drive0/PWM0/OutA/MotorIn0/O
                         net (fo=1, routed)           0.000     0.358    drive0/PWM0/OutA/MotorIn0__0
    SLICE_X61Y95         FDRE                                         r  drive0/PWM0/OutA/MotorIn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/OutA/MotorIn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutA/Motorx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.189ns (52.763%)  route 0.169ns (47.237%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE                         0.000     0.000 r  drive0/PWM0/OutA/MotorIn_reg/C
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/OutA/MotorIn_reg/Q
                         net (fo=3, routed)           0.169     0.315    drive0/PWM0/OutA/MotorIn
    SLICE_X61Y95         LUT5 (Prop_lut5_I1_O)        0.043     0.358 r  drive0/PWM0/OutA/Motorx[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    drive0/PWM0/OutA/p_1_out[1]
    SLICE_X61Y95         FDRE                                         r  drive0/PWM0/OutA/Motorx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive0/PWM0/OutB/MotorIn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive0/PWM0/OutB/MotorIn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE                         0.000     0.000 r  drive0/PWM0/OutB/MotorIn_reg/C
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  drive0/PWM0/OutB/MotorIn_reg/Q
                         net (fo=3, routed)           0.168     0.314    drive0/PWM0/OutB/MotorIn
    SLICE_X59Y96         LUT3 (Prop_lut3_I1_O)        0.045     0.359 r  drive0/PWM0/OutB/MotorIn0/O
                         net (fo=1, routed)           0.000     0.359    drive0/PWM0/OutB/MotorIn0__0
    SLICE_X59Y96         FDRE                                         r  drive0/PWM0/OutB/MotorIn_reg/D
  -------------------------------------------------------------------    -------------------





