module main;
 reg [2:0] in;
 reg a,b;
 wire f;
 NS03 NS03(.p_reset(p_reset),.m_clock(m_clock),.a(a),.b(b),.f(f));

 initial begin
  $dumpfile("NS03.vcd");
  $dumpvars;
  for(in=0;in<4;in=in+1)
   begin
    a=in[0];
    b=in[1];
    #1 $display("a:%d, b:%d, f:%d", in[0],in[1],f);
   end
   #1 $finish;
 end
endmodule
