{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1546149598867 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_clock 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"top_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546149598898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546149599015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546149599015 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1546149599300 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1546149600180 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 75 " "No exact pin location assignment(s) for 24 pins of 75 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[0\] " "Pin clock_hour\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[0] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[1\] " "Pin clock_hour\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[1] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[2\] " "Pin clock_hour\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[2] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[3\] " "Pin clock_hour\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[3] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[4\] " "Pin clock_hour\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[4] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[5\] " "Pin clock_hour\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[5] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[6\] " "Pin clock_hour\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[6] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour\[7\] " "Pin clock_hour\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_hour[7] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 12 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_hour[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[0\] " "Pin clock_minute\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[0] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[1\] " "Pin clock_minute\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[1] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[2\] " "Pin clock_minute\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[2] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[3\] " "Pin clock_minute\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[3] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[4\] " "Pin clock_minute\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[4] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[5\] " "Pin clock_minute\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[5] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[6\] " "Pin clock_minute\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[6] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_minute\[7\] " "Pin clock_minute\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_minute[7] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 13 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_minute[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[0\] " "Pin clock_second\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[0] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[1\] " "Pin clock_second\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[1] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[2\] " "Pin clock_second\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[2] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[3\] " "Pin clock_second\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[3] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[4\] " "Pin clock_second\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[4] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[5\] " "Pin clock_second\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[5] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[6\] " "Pin clock_second\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[6] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_second\[7\] " "Pin clock_second\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_second[7] } } } { "top_clock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/top_clock.v" 14 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_second[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1546149601926 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1546149601926 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1546149612331 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1546149612347 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1546149612667 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 31 global CLKCTRL_G6 " "clk~inputCLKENA0 with 31 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1546149612678 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "key_in\[2\]~inputCLKENA0 8 global CLKCTRL_G4 " "key_in\[2\]~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1546149612678 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "key_in\[3\]~inputCLKENA0 8 global CLKCTRL_G7 " "key_in\[3\]~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1546149612678 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1546149612678 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1546149613008 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546149613025 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1546149614279 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_clock.sdc " "Synopsys Design Constraints File file not found: 'top_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1546149614280 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1546149614281 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1546149614286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1546149614288 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1546149614289 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1546149614304 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546149614306 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546149614308 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1546149614309 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1546149614310 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1546149614311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1546149614312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1546149614314 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546149614314 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546149614581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546149630616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546149631512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546149631529 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546149638298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546149638299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546149640827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1546149653483 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546149653483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546149658491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1546149658492 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1546149658492 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.13 " "Total time spent on timing analysis during the Fitter is 2.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1546149661107 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546149661317 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1546149661317 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546149662961 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546149663059 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1546149663059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546149665089 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546149674000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/output_files/top_clock.fit.smsg " "Generated suppressed messages file D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/output_files/top_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546149675462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1754 " "Peak virtual memory: 1754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546149676343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 14:01:16 2018 " "Processing ended: Sun Dec 30 14:01:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546149676343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546149676343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546149676343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546149676343 ""}
