#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Apr 26 00:15:58 2024
# Process ID: 13740
# Current directory: C:/Vivado/Lab9-10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21548 C:\Vivado\Lab9-10\Lab9-10.xpr
# Log file: C:/Vivado/Lab9-10/vivado.log
# Journal file: C:/Vivado/Lab9-10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado/Lab9-10/Lab9-10.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Nano_Processor [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source TB_Register_Bank.tcl
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_Nano_Processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_design
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
launch_simulation
source TB_Nano_Processor.tcl
close_sim
close_sim
