

================================================================
== Vitis HLS Report for 'full_pipeline'
================================================================
* Date:           Thu May 15 15:32:08 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Eindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
        |                                                                   |                                                        |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                   |
        |                              Instance                             |                         Module                         |   min   |         max         |    min    |     max     | min |         max         |                      Type                     |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
        |grp_full_pipeline_Pipeline_VITIS_LOOP_6_2_fu_193                   |full_pipeline_Pipeline_VITIS_LOOP_6_2                   |       25|                    ?|   0.250 us|            ?|   18|                    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_212  |full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2  |        3|  4611686009837453312|  30.000 ns|  4.6e+10 sec|    2|  4611686009837453312|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_223  |full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2  |        3|  4611686009837453312|  30.000 ns|  4.6e+10 sec|    2|  4611686009837453312|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_234  |full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2  |        3|  4611686009837453312|  30.000 ns|  4.6e+10 sec|    2|  4611686009837453312|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    651|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    7|    5323|   7455|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    528|    -|
|Register         |        -|    -|    1245|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    7|    6568|   8634|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    3|       6|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                    |control_s_axi                                           |        0|   0|   532|   936|    0|
    |grp_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_212  |full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2  |        0|   0|   894|  1522|    0|
    |grp_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_223  |full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2  |        0|   0|   894|  1522|    0|
    |grp_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_234  |full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2  |        0|   0|  1022|  1606|    0|
    |grp_full_pipeline_Pipeline_VITIS_LOOP_6_2_fu_193                   |full_pipeline_Pipeline_VITIS_LOOP_6_2                   |        0|   3|   992|  1096|    0|
    |gmem_m_axi_U                                                       |gmem_m_axi                                              |        4|   0|   824|   723|    0|
    |mul_32ns_32ns_64_2_1_U35                                           |mul_32ns_32ns_64_2_1                                    |        0|   4|   165|    50|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |        4|   7|  5323|  7455|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln5_1_fu_327_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln5_2_fu_312_p2               |         +|   0|  0|  52|          45|          14|
    |add_ln5_fu_337_p2                 |         +|   0|  0|  71|          64|          64|
    |sub2_i_fu_256_p2                  |         +|   0|  0|  39|          32|           3|
    |sub_i_fu_250_p2                   |         +|   0|  0|  39|          32|           3|
    |p_neg3_fu_359_p2                  |         -|   0|  0|  39|           1|          32|
    |p_neg_fu_412_p2                   |         -|   0|  0|  39|           1|          32|
    |p_neg_t5_fu_378_p2                |         -|   0|  0|  39|           1|          32|
    |p_neg_t_fu_431_p2                 |         -|   0|  0|  39|           1|          32|
    |ap_block_state26                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state33_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |cmp38_i_fu_266_p2                 |      icmp|   0|  0|  39|          32|           1|
    |icmp45_fu_464_p2                  |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln20_fu_458_p2               |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln5_fu_322_p2                |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |div2_i_fu_450_p3                  |    select|   0|  0|  32|           1|          32|
    |div_i_fu_397_p3                   |    select|   0|  0|  32|           1|          32|
    |empty_52_fu_496_p3                |    select|   0|  0|  32|           1|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 651|         340|         347|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  151|         34|    1|         34|
    |gmem_ARADDR     |   31|          6|   64|        384|
    |gmem_ARLEN      |   31|          6|   32|        192|
    |gmem_ARVALID    |   31|          6|    1|          6|
    |gmem_AWADDR     |   31|          6|   64|        384|
    |gmem_AWLEN      |   31|          6|   32|        192|
    |gmem_AWVALID    |   31|          6|    1|          6|
    |gmem_BREADY     |   31|          6|    1|          6|
    |gmem_RREADY     |   31|          6|    1|          6|
    |gmem_WDATA      |   25|          5|   32|        160|
    |gmem_WSTRB      |   25|          5|    4|         20|
    |gmem_WVALID     |   25|          5|    1|          5|
    |gmem_blk_n_AR   |    9|          2|    1|          2|
    |gmem_blk_n_AW   |    9|          2|    1|          2|
    |gmem_blk_n_B    |    9|          2|    1|          2|
    |gmem_blk_n_R    |    9|          2|    1|          2|
    |i_fu_122        |    9|          2|   31|         62|
    |phi_mul_fu_118  |    9|          2|   45|         90|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  528|        109|  314|       1555|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln5_1_reg_595                                                               |  31|   0|   31|          0|
    |add_ln5_2_reg_587                                                               |  45|   0|   45|          0|
    |ap_CS_fsm                                                                       |  33|   0|   33|          0|
    |avg_out_read_reg_517                                                            |  64|   0|   64|          0|
    |bound_reg_696                                                                   |  64|   0|   64|          0|
    |cmp38_i_reg_569                                                                 |   1|   0|    1|          0|
    |conv_out_read_reg_532                                                           |  64|   0|   64|          0|
    |div2_i_reg_611                                                                  |  32|   0|   32|          0|
    |div_i_reg_606                                                                   |  32|   0|   32|          0|
    |empty_52_reg_689                                                                |  32|   0|   32|          0|
    |empty_reg_564                                                                   |  31|   0|   31|          0|
    |gmem_addr_read_1_reg_639                                                        |  32|   0|   32|          0|
    |gmem_addr_read_2_reg_644                                                        |  32|   0|   32|          0|
    |gmem_addr_read_3_reg_649                                                        |  32|   0|   32|          0|
    |gmem_addr_read_4_reg_654                                                        |  32|   0|   32|          0|
    |gmem_addr_read_5_reg_659                                                        |  32|   0|   32|          0|
    |gmem_addr_read_6_reg_664                                                        |  32|   0|   32|          0|
    |gmem_addr_read_7_reg_669                                                        |  32|   0|   32|          0|
    |gmem_addr_read_8_reg_674                                                        |  32|   0|   32|          0|
    |gmem_addr_read_reg_634                                                          |  32|   0|   32|          0|
    |gmem_addr_reg_578                                                               |  64|   0|   64|          0|
    |grp_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_212_ap_start_reg  |   1|   0|    1|          0|
    |grp_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_223_ap_start_reg  |   1|   0|    1|          0|
    |grp_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_234_ap_start_reg  |   1|   0|    1|          0|
    |grp_full_pipeline_Pipeline_VITIS_LOOP_6_2_fu_193_ap_start_reg                   |   1|   0|    1|          0|
    |height_read_reg_544                                                             |  32|   0|   32|          0|
    |i_fu_122                                                                        |  31|   0|   31|          0|
    |icmp45_reg_624                                                                  |   1|   0|    1|          0|
    |icmp_ln20_reg_620                                                               |   1|   0|    1|          0|
    |input_r_read_reg_551                                                            |  64|   0|   64|          0|
    |max_out_read_reg_527                                                            |  64|   0|   64|          0|
    |min_out_read_reg_522                                                            |  64|   0|   64|          0|
    |phi_mul_fu_118                                                                  |  45|   0|   45|          0|
    |sub_i_reg_559                                                                   |  32|   0|   32|          0|
    |trunc_ln6_reg_600                                                               |  62|   0|   62|          0|
    |wide_trip_count_i_reg_573                                                       |  32|   0|   64|         32|
    |width_read_reg_537                                                              |  32|   0|   32|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           |1245|   0| 1277|         32|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  full_pipeline|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  full_pipeline|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  full_pipeline|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

