

================================================================
== Vitis HLS Report for 'rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2'
================================================================
* Date:           Tue Jul 18 12:19:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rgb2grey
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.745 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_19_2  |        ?|        ?|         7|          3|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    300|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    107|    -|
|Register         |        -|    -|     161|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     161|    457|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_9ns_16_1_1_U1  |mul_8ns_9ns_16_1_1  |        0|   0|  0|  50|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  50|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_5ns_16ns_16_4_1_U3  |mac_muladd_8ns_5ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_7ns_16ns_16_4_1_U2  |mac_muladd_8ns_7ns_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_207_p2              |         +|   0|  0|  31|          31|           1|
    |add_ln17_fu_201_p2                |         +|   0|  0|  64|          64|           1|
    |add_ln19_fu_261_p2                |         +|   0|  0|  31|          31|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   1|           1|           1|
    |g_last_V_fu_255_p2                |       and|   0|  0|   1|           1|           1|
    |cmp14_fu_182_p2                   |      icmp|   0|  0|  12|          32|          32|
    |cmp14_mid1_fu_217_p2              |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln17_fu_196_p2               |      icmp|   0|  0|  23|          64|          64|
    |icmp_ln19_fu_191_p2               |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln33_fu_250_p2               |      icmp|   0|  0|  12|          32|          32|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   1|           1|           1|
    |j_3_fu_267_p3                     |    select|   0|  0|  31|           1|          31|
    |select_ln17_1_fu_230_p3           |    select|   0|  0|  31|           1|          31|
    |select_ln17_2_fu_242_p3           |    select|   0|  0|  31|           1|          31|
    |select_ln17_fu_222_p3             |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 300|         329|         297|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  17|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |dst_TDATA_blk_n                   |   9|          2|    1|          2|
    |i_fu_88                           |   9|          2|   31|         62|
    |indvar_flatten_fu_92              |   9|          2|   64|        128|
    |j_fu_84                           |   9|          2|   31|         62|
    |src_TDATA_blk_n                   |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 107|         24|  134|        270|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |g_last_V_reg_384                  |   1|   0|    1|          0|
    |g_last_V_reg_384_pp0_iter1_reg    |   1|   0|    1|          0|
    |i_fu_88                           |  31|   0|   31|          0|
    |icmp_ln17_reg_375                 |   1|   0|    1|          0|
    |indvar_flatten_fu_92              |  64|   0|   64|          0|
    |j_fu_84                           |  31|   0|   31|          0|
    |ret_V_6_reg_389                   |  16|   0|   16|          0|
    |tmp_data_V_1_reg_379              |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 161|   0|  161|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|src_TVALID  |   in|    1|        axis|                                           src_V_data_V|       pointer|
|src_TDATA   |   in|    8|        axis|                                           src_V_data_V|       pointer|
|sub         |   in|   32|     ap_none|                                                    sub|        scalar|
|cols        |   in|   32|     ap_none|                                                   cols|        scalar|
|mul_ln4     |   in|   64|     ap_none|                                                mul_ln4|        scalar|
|src_TREADY  |  out|    1|        axis|                                           src_V_last_V|       pointer|
|src_TLAST   |   in|    1|        axis|                                           src_V_last_V|       pointer|
|src_TKEEP   |   in|    1|        axis|                                           src_V_keep_V|       pointer|
|src_TSTRB   |   in|    1|        axis|                                           src_V_strb_V|       pointer|
|sub15       |   in|   32|     ap_none|                                                  sub15|        scalar|
|dst_TDATA   |  out|    8|        axis|                                           dst_V_data_V|       pointer|
|dst_TREADY  |   in|    1|        axis|                                           dst_V_data_V|       pointer|
|dst_TVALID  |  out|    1|        axis|                                           dst_V_last_V|       pointer|
|dst_TLAST   |  out|    1|        axis|                                           dst_V_last_V|       pointer|
|dst_TKEEP   |  out|    1|        axis|                                           dst_V_keep_V|       pointer|
|dst_TSTRB   |  out|    1|        axis|                                           dst_V_strb_V|       pointer|
+------------+-----+-----+------------+-------------------------------------------------------+--------------+

