v 20031231 1
C 27600 29900 1 0 0 7411-1.sym
{
T 28100 30800 5 10 1 1 0 0 1
refdes=U100
T 27600 29900 5 10 0 0 0 0 1
slot=2
}
C 27600 28400 1 0 0 7411-1.sym
{
T 28100 29300 5 10 1 1 0 0 1
refdes=U100
T 27600 28400 5 10 0 0 0 0 1
slot=3
}
C 27600 26900 1 0 0 7411-1.sym
{
T 28200 27800 5 10 1 1 0 0 1
refdes=U101
}
C 27600 31400 1 0 0 7411-1.sym
{
T 28100 32400 5 10 1 1 0 0 1
refdes=U100
}
C 30600 31200 1 0 0 7432-1.sym
{
T 30900 32100 5 10 1 1 0 0 1
refdes=U103
}
C 30600 29700 1 0 0 7432-1.sym
{
T 30900 30600 5 10 1 1 0 0 1
refdes=U103
T 30600 29700 5 10 0 0 0 0 1
slot=2
}
C 30600 28200 1 0 0 7432-1.sym
{
T 30900 29100 5 10 1 1 0 0 1
refdes=U103
T 30600 28200 5 10 0 0 0 0 1
slot=3
}
C 30600 26700 1 0 0 7432-1.sym
{
T 30900 27600 5 10 1 1 0 0 1
refdes=U103
T 30600 26700 5 10 0 0 0 0 1
slot=4
}
N 28900 27400 30600 27400 4
N 28900 28900 30600 28900 4
N 28900 30400 30600 30400 4
N 28900 31900 30600 31900 4
C 27600 23900 1 0 0 7411-1.sym
{
T 28200 24800 5 10 1 1 0 0 1
refdes=U101
T 27600 23900 5 10 0 0 0 0 1
slot=3
}
C 27600 22400 1 0 0 7411-1.sym
{
T 28200 23300 5 10 1 1 0 0 1
refdes=U102
}
C 27600 20900 1 0 0 7411-1.sym
{
T 28200 21800 5 10 1 1 0 0 1
refdes=U102
T 27600 20900 5 10 0 0 0 0 1
slot=2
}
C 27600 25400 1 0 0 7411-1.sym
{
T 28200 26300 5 10 1 1 0 0 1
refdes=U101
T 27600 25400 5 10 0 0 0 0 1
slot=2
}
N 30600 31500 29200 31500 4
N 29200 31500 29200 25900 4
N 29200 25900 28900 25900 4
N 28900 24400 29600 24400 4
N 29600 24400 29600 30000 4
N 29600 30000 30600 30000 4
N 30600 28500 30000 28500 4
N 28900 22900 30000 22900 4
N 30000 22900 30000 28500 4
N 28900 21400 30400 21400 4
N 30400 21400 30400 27000 4
N 30400 27000 30600 27000 4
N 27600 31500 27000 31500 4
N 27600 30000 27000 30000 4
N 27600 28500 27000 28500 4
N 27600 27000 27000 27000 4
N 27600 25500 27000 25500 4
N 27600 24000 27000 24000 4
N 27600 22500 27000 22500 4
N 27600 21000 27000 21000 4
C 23300 19700 1 0 0 7404-1.sym
{
T 23800 20500 5 10 1 1 0 0 1
refdes=U104
}
C 24900 19700 1 0 0 7404-2.sym
{
T 25400 20500 5 10 1 1 0 0 1
refdes=U104
T 24900 19700 5 10 0 0 0 0 1
slot=2
}
N 26600 20200 26600 25900 4
N 26600 25900 27600 25900 4
N 26600 24400 27600 24400 4
N 26600 22900 27600 22900 4
N 26600 21400 27600 21400 4
N 24700 31900 27600 31900 4
N 24700 30400 27600 30400 4
N 24700 28900 27600 28900 4
N 24700 27400 27600 27400 4
N 31900 31700 33200 31700 4
{
T 32500 31800 5 10 1 1 0 0 1
netname=Y0_H
}
N 31900 30200 33200 30200 4
{
T 32500 30300 5 10 1 1 0 0 1
netname=Y1_H
}
N 31900 28700 33200 28700 4
{
T 32500 28800 5 10 1 1 0 0 1
netname=Y2_H
}
N 31900 27200 33200 27200 4
{
T 32500 27300 5 10 1 1 0 0 1
netname=Y3_H
}
C 16200 16000 0 0 0 title-C.sym
T 32000 17500 9 20 1 0 0 0 1
Quad 2 to 1 Multiplexer
T 31700 16900 9 10 1 0 0 0 1
multiplex.sch
T 32300 16600 9 10 1 0 0 0 1
1
T 33700 16600 9 10 1 0 0 0 1
1
T 35800 16900 9 10 1 0 0 0 1
1
T 35800 16600 9 10 1 0 0 0 1
Ales V. Hvezda
N 27000 31500 27000 18900 4
C 27300 31900 1 0 0 decon-1.sym
C 27300 30400 1 0 0 decon-1.sym
C 27300 28900 1 0 0 decon-1.sym
C 27300 27400 1 0 0 decon-1.sym
N 23300 20200 21800 20200 4
{
T 21800 20300 5 10 1 1 0 0 1
netname=SELECT_H
}
N 27000 18900 21800 18900 4
{
T 21800 19000 5 10 1 1 0 0 1
netname=ENABLE_H
}
N 24700 31900 24700 20200 4
N 27600 21800 21800 21800 4
{
T 21800 21900 5 10 1 1 0 0 1
netname=B3_H
}
N 27600 23300 21800 23300 4
{
T 21800 23400 5 10 1 1 0 0 1
netname=B2_H
}
N 27600 24800 21800 24800 4
{
T 21800 24900 5 10 1 1 0 0 1
netname=B1_H
}
N 27600 29300 21800 29300 4
{
T 21800 29400 5 10 1 1 0 0 1
netname=A2_H
}
N 27600 27800 21800 27800 4
{
T 21800 27900 5 10 1 1 0 0 1
netname=A3_H
}
N 27600 26300 21800 26300 4
{
T 21800 26400 5 10 1 1 0 0 1
netname=B0_H
}
N 27600 32300 21800 32300 4
{
T 21800 32400 5 10 1 1 0 0 1
netname=A0_H
}
N 27600 30800 21800 30800 4
{
T 21800 30900 5 10 1 1 0 0 1
netname=A1_H
}
N 24900 20200 24400 20200 4
N 26600 20200 26000 20200 4
