<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="1374b4a8f2b15fb0952e2d5326470bc9"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="74999998"/>
        <Option Id="HW_ILA" value="dac_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="dac_design_i/handmadedds_0_IDDS[15]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[14]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[13]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[12]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[11]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[10]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[9]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[8]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[7]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[6]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[5]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[4]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[3]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[2]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[1]"/>
        <net name="dac_design_i/handmadedds_0_IDDS[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="1374b4a8f2b15fb0952e2d5326470bc9"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="74999998"/>
        <Option Id="HW_ILA" value="dac_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="dac_design_i/handmadedds_0_QDDS[15]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[14]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[13]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[12]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[11]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[10]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[9]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[8]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[7]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[6]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[5]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[4]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[3]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[2]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[1]"/>
        <net name="dac_design_i/handmadedds_0_QDDS[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="1374b4a8f2b15fb0952e2d5326470bc9"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="74999998"/>
        <Option Id="HW_ILA" value="dac_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="dac_design_i/clk_wiz_0_clk_out2"/>
      </nets>
    </probe>
  </probeset>
</probeData>
