{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620183262670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620183262675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 05 09:54:22 2021 " "Processing started: Wed May 05 09:54:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620183262675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183262675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183262675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620183263045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620183263045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file t_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_shifter " "Found entity 1: t_shifter" {  } { { "t_shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/t_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bound_flasher.v 1 1 " "Found 1 design units, including 1 entities, in source file bound_flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 bound_flasher " "Found entity 1: bound_flasher" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_bound_flasher.v 1 1 " "Found 1 design units, including 1 entities, in source file t_bound_flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_bound_flasher " "Found entity 1: t_bound_flasher" {  } { { "t_bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1/t_bound_flasher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file t_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_processor " "Found entity 1: t_processor" {  } { { "t_processor.v" "" { Text "D:/Quang/202/Verilog/lab1/t_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_run.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2i_run " "Found entity 1: DE2i_run" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269432 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_div.v(13) " "Verilog HDL information at clock_div.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "clock_div.v" "" { Text "D:/Quang/202/Verilog/lab1/clock_div.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620183269433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.v" "" { Text "D:/Quang/202/Verilog/lab1/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5tobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file dec5tobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec5toBCD " "Found entity 1: dec5toBCD" {  } { { "dec5toBCD.v" "" { Text "D:/Quang/202/Verilog/lab1/dec5toBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_HEX " "Found entity 1: BCD_to_HEX" {  } { { "BCD_to_HEX.v" "" { Text "D:/Quang/202/Verilog/lab1/BCD_to_HEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2i_run " "Elaborating entity \"DE2i_run\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620183269462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec5toBCD dec5toBCD:dec5_0 " "Elaborating entity \"dec5toBCD\" for hierarchy \"dec5toBCD:dec5_0\"" {  } { { "DE2i_run.v" "dec5_0" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620183269507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dec5toBCD.v(6) " "Verilog HDL assignment warning at dec5toBCD.v(6): truncated value with size 32 to match size of target (4)" {  } { { "dec5toBCD.v" "" { Text "D:/Quang/202/Verilog/lab1/dec5toBCD.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620183269508 "|DE2i_run|dec5toBCD:dec5_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dec5toBCD.v(7) " "Verilog HDL assignment warning at dec5toBCD.v(7): truncated value with size 32 to match size of target (4)" {  } { { "dec5toBCD.v" "" { Text "D:/Quang/202/Verilog/lab1/dec5toBCD.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620183269508 "|DE2i_run|dec5toBCD:dec5_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_HEX BCD_to_HEX:hex_0 " "Elaborating entity \"BCD_to_HEX\" for hierarchy \"BCD_to_HEX:hex_0\"" {  } { { "DE2i_run.v" "hex_0" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620183269514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:clk1 " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:clk1\"" {  } { { "DE2i_run.v" "clk1" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620183269517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 clock_div.v(23) " "Verilog HDL assignment warning at clock_div.v(23): truncated value with size 32 to match size of target (31)" {  } { { "clock_div.v" "" { Text "D:/Quang/202/Verilog/lab1/clock_div.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620183269518 "|DE2i_run|clock_div:clk1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bound_flasher bound_flasher:bf1 " "Elaborating entity \"bound_flasher\" for hierarchy \"bound_flasher:bf1\"" {  } { { "DE2i_run.v" "bf1" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620183269518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor bound_flasher:bf1\|processor:p0 " "Elaborating entity \"processor\" for hierarchy \"bound_flasher:bf1\|processor:p0\"" {  } { { "bound_flasher.v" "p0" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620183269519 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_min processor.v(10) " "Verilog HDL or VHDL warning at processor.v(10): object \"pre_min\" assigned a value but never read" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620183269519 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pre_state processor.v(85) " "Verilog HDL Always Construct warning at processor.v(85): variable \"pre_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620183269519 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(92) " "Verilog HDL Always Construct warning at processor.v(92): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620183269519 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): variable \"max\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620183269519 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min processor.v(109) " "Verilog HDL Always Construct warning at processor.v(109): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620183269519 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state processor.v(111) " "Verilog HDL Always Construct warning at processor.v(111): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620183269519 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(131) " "Verilog HDL Always Construct warning at processor.v(131): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620183269519 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max processor.v(133) " "Verilog HDL Always Construct warning at processor.v(133): variable \"max\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620183269519 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(140) " "Verilog HDL Always Construct warning at processor.v(140): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min processor.v(145) " "Verilog HDL Always Construct warning at processor.v(145): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state processor.v(147) " "Verilog HDL Always Construct warning at processor.v(147): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(161) " "Verilog HDL Always Construct warning at processor.v(161): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isEnd processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): inferring latch(es) for variable \"isEnd\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isFlick processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): inferring latch(es) for variable \"isFlick\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): inferring latch(es) for variable \"increase\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state processor.v(169) " "Verilog HDL Always Construct warning at processor.v(169): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase processor.v(131) " "Inferred latch for \"increase\" at processor.v(131)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.10 processor.v(131) " "Inferred latch for \"next_state.10\" at processor.v(131)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01 processor.v(131) " "Inferred latch for \"next_state.01\" at processor.v(131)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00 processor.v(131) " "Inferred latch for \"next_state.00\" at processor.v(131)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isEnd processor.v(131) " "Inferred latch for \"isEnd\" at processor.v(131)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 "|DE2i_run|bound_flasher:comb_5|processor:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter bound_flasher:bf1\|shifter:s0 " "Elaborating entity \"shifter\" for hierarchy \"bound_flasher:bf1\|shifter:s0\"" {  } { { "bound_flasher.v" "s0" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620183269520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 shifter.v(17) " "Verilog HDL assignment warning at shifter.v(17): truncated value with size 32 to match size of target (5)" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620183269521 "|DE2i_run|bound_flasher:bf1|shifter:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 shifter.v(22) " "Verilog HDL assignment warning at shifter.v(22): truncated value with size 32 to match size of target (5)" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620183269521 "|DE2i_run|bound_flasher:bf1|shifter:s0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min\[5\] " "Net \"min\[5\]\" is missing source, defaulting to GND" {  } { { "DE2i_run.v" "min\[5\]" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1620183269537 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1620183269537 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "max\[5\] " "Net \"max\[5\]\" is missing source, defaulting to GND" {  } { { "DE2i_run.v" "max\[5\]" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1620183269537 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min\[5\] " "Net \"min\[5\]\" is missing source, defaulting to GND" {  } { { "DE2i_run.v" "min\[5\]" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1620183269537 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1620183269537 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dec5toBCD:dec5_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dec5toBCD:dec5_0\|Mod0\"" {  } { { "dec5toBCD.v" "Mod0" { Text "D:/Quang/202/Verilog/lab1/dec5toBCD.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620183269774 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dec5toBCD:dec5_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dec5toBCD:dec5_1\|Mod0\"" {  } { { "dec5toBCD.v" "Mod0" { Text "D:/Quang/202/Verilog/lab1/dec5toBCD.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620183269774 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620183269774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dec5toBCD:dec5_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"dec5toBCD:dec5_0\|lpm_divide:Mod0\"" {  } { { "dec5toBCD.v" "" { Text "D:/Quang/202/Verilog/lab1/dec5toBCD.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620183269913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dec5toBCD:dec5_0\|lpm_divide:Mod0 " "Instantiated megafunction \"dec5toBCD:dec5_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620183269914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620183269914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620183269914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620183269914 ""}  } { { "dec5toBCD.v" "" { Text "D:/Quang/202/Verilog/lab1/dec5toBCD.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620183269914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ddm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ddm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ddm " "Found entity 1: lpm_divide_ddm" {  } { { "db/lpm_divide_ddm.tdf" "" { Text "D:/Quang/202/Verilog/lab1/db/lpm_divide_ddm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/Quang/202/Verilog/lab1/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u7f " "Found entity 1: alt_u_div_u7f" {  } { { "db/alt_u_div_u7f.tdf" "" { Text "D:/Quang/202/Verilog/lab1/db/alt_u_div_u7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183269984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183269984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "D:/Quang/202/Verilog/lab1/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183270018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183270018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "D:/Quang/202/Verilog/lab1/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620183270046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183270046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dec5toBCD:dec5_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"dec5toBCD:dec5_1\|lpm_divide:Mod0\"" {  } { { "dec5toBCD.v" "" { Text "D:/Quang/202/Verilog/lab1/dec5toBCD.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620183270066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dec5toBCD:dec5_1\|lpm_divide:Mod0 " "Instantiated megafunction \"dec5toBCD:dec5_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620183270066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620183270066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620183270066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620183270066 ""}  } { { "dec5toBCD.v" "" { Text "D:/Quang/202/Verilog/lab1/dec5toBCD.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620183270066 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620183270193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bound_flasher:bf1\|processor:p0\|state.01 " "Latch bound_flasher:bf1\|processor:p0\|state.01 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bound_flasher:bf1\|processor:p0\|state.01 " "Ports D and ENA on the latch are fed by the same signal bound_flasher:bf1\|processor:p0\|state.01" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620183270197 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620183270197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bound_flasher:bf1\|processor:p0\|state.10 " "Latch bound_flasher:bf1\|processor:p0\|state.10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bound_flasher:bf1\|processor:p0\|state.01 " "Ports D and ENA on the latch are fed by the same signal bound_flasher:bf1\|processor:p0\|state.01" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620183270197 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620183270197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bound_flasher:bf1\|processor:p0\|state.00 " "Latch bound_flasher:bf1\|processor:p0\|state.00 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620183270197 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620183270197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bound_flasher:bf1\|processor:p0\|increase " "Latch bound_flasher:bf1\|processor:p0\|increase has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bound_flasher:bf1\|processor:p0\|increase " "Ports D and ENA on the latch are fed by the same signal bound_flasher:bf1\|processor:p0\|increase" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620183270197 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620183270197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bound_flasher:bf1\|processor:p0\|isEnd " "Latch bound_flasher:bf1\|processor:p0\|isEnd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620183270197 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620183270197 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620183270198 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620183270198 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620183270245 "|DE2i_run|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620183270245 "|DE2i_run|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620183270245 "|DE2i_run|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620183270245 "|DE2i_run|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620183270245 "|DE2i_run|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620183270245 "|DE2i_run|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620183270245 "|DE2i_run|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620183270245 "|DE2i_run|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620183270245 "|DE2i_run|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620183270245 "|DE2i_run|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620183270245 "|DE2i_run|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620183270245 "|DE2i_run|HEX4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620183270245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620183270309 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bound_flasher:bf1\|processor:p0\|enable High " "Register bound_flasher:bf1\|processor:p0\|enable will power up to High" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620183270408 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1620183270408 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dec5toBCD:dec5_0\|lpm_divide:Mod0\|lpm_divide_ddm:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_u7f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"dec5toBCD:dec5_0\|lpm_divide:Mod0\|lpm_divide_ddm:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_u7f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_u7f.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/Quang/202/Verilog/lab1/db/alt_u_div_u7f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620183270620 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1620183270620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quang/202/Verilog/lab1/output_files/lab1.map.smsg " "Generated suppressed messages file D:/Quang/202/Verilog/lab1/output_files/lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183270658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620183270795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620183270795 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2i_run.v" "" { Text "D:/Quang/202/Verilog/lab1/DE2i_run.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620183270897 "|DE2i_run|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620183270897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620183270898 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620183270898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620183270898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620183270898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620183270908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 05 09:54:30 2021 " "Processing ended: Wed May 05 09:54:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620183270908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620183270908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620183270908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620183270908 ""}
