cd D:/FPGA/Verilog-Labs/999.HANDS_ON/Adder_to_7_Segment/sim
