Generate Statements
###################

VHDL supports three different *generate*-statements: ``if``, ``case`` and
``for`` generate.

.. toctree::
   :maxdepth: 1

   IfGenerate
   CaseGenerate
   ForGenerate
