<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_F87EFF87-165A-4A83-9CEF-BD9F7999DC9B"><title>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology</title><body><section id="SECTION_314F49D9-8421-4F9A-89EB-020A02640384"><fig id="FIG_spi0_3-load_branch_device_down_with_g3_wired-or_of_flash_and_tpm_topology_diagram_1"><title>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology Diagram</title><image href="FIG_spi0 3-load branch (device down) with g3 wired-or of flash and tpm topology diagram_1.jpg" scalefit="yes" id="IMG_spi0_3-load_branch_device_down_with_g3_wired-or_of_flash_and_tpm_topology_diagram_1_jpg" /></fig><table id="TABLE_314F49D9-8421-4F9A-89EB-020A02640384_1"><title>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>Flash &amp; EC: 50 MHz.</p><p>TPM: 33 MHz.</p></entry></row><row><entry><p>EC and CPU branch requirement</p></entry><entry><p>Delta between BO + M1 + M2 and M6 + M7 shall not exceed 25.4 mm.</p></entry></row><row><entry><p>Flash programmer</p></entry><entry><p>For connection to Flash programmer, requires additional isolation circuitry to protect CPU from back-feed voltage.</p></entry></row><row><entry><p>R1</p></entry><entry><p>[1] DATA: 10 Ω ± 5%. </p><p>To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p><p /><p>[2] CLK: 22 Ω ± 5%. </p><p>To be placed within 12.7 mm from the branch on SPI0_CLK.</p></entry></row><row><entry><p>R2</p></entry><entry><p>[1] DATA: 10 Ω ± 5%. </p><p>To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p><p /><p>[2] CLK: 22 Ω ± 5%. </p><p>To be placed within 12.7 mm from the branch on SPI0_CLK.</p></entry></row><row><entry><p>R3</p></entry><entry><p>[1] DATA: 10 Ω ± 5%. </p><p>To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p><p /><p>[2] CLK: 22 Ω ± 5%. </p><p>To be placed within 12.7 mm from the branch on SPI0_CLK.</p></entry></row><row><entry><p>R4</p></entry><entry><p>51 Ω ± 5%.</p><p>To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p></entry></row><row><entry><p>Flash device electrical characteristics recommendation for 50MHz support: Option 1</p></entry><entry><p>[1] Driver strength spec: 40 Ω or stronger across worse case corners.</p><p>[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. </p><p>[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).</p><p>[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).</p><p>[5] Data input setup time ≤ 3 ns.</p><p>[6] Data input hold time ≤ 3 ns.</p><p>[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.</p><p>[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</p></entry></row><row><entry><p>Flash device electrical characteristics recommendation for 50MHz support: Option 2</p></entry><entry><p>[1] Driver strength spec: 50 Ω or stronger across worse case corners.</p><p>[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. </p><p>[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).</p><p>[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).</p><p>[5] Data input setup time ≤ 3 ns.</p><p>[6] Data input hold time ≤ 3 ns.</p><p>[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.</p><p>[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</p></entry></row><row><entry><p>Length matching between CLK and DATA/ CS# signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.250 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM).</p></entry></row></tbody></tgroup></table><table id="TABLE_314F49D9-8421-4F9A-89EB-020A02640384_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>5</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_F51E8D25-06F5-41C4-B859-0059B8043DD7"><title>Segment Lengths for Maximum 50MHz</title><table id="TABLE_F51E8D25-06F5-41C4-B859-0059B8043DD7_1"><title>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology Segment Lengths for Maximum 50MHz Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>76.2</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>38.1</p></entry></row><row><entry><p>M5</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>76.2</p></entry></row><row><entry><p>M6</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M7</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>88.9</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M1, M4, M5 and M7 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 190.5</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 190.5 mm;​  2) Total topology length = 342.9 mm.</p></section></body></topic>