

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Sat Mar 28 17:54:11 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        demodulation_FM1
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.367 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3797119|  3797119| 37.971 ms | 37.971 ms |  3797119|  3797119|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |       62|       62|         2|          -|          -|     31|    no    |
        |- Loop 2     |  3797055|  3797055|        95|          -|          -|  39969|    no    |
        | + Loop 2.1  |       93|       93|         3|          -|          -|     31|    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      2|      0|    187|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        0|      -|     14|      7|    -|
|Multiplexer      |        -|      -|      -|    122|    -|
|Register         |        -|      -|    126|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      2|    140|    316|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------+----------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |  Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------+---------+----+----+-----+------+-----+------+-------------+
    |coef_U  |fir_coef  |        0|  14|   7|    0|    31|   14|     1|          434|
    +--------+----------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |          |        0|  14|   7|    0|    31|   14|     1|          434|
    +--------+----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_213_p2        |     *    |      2|  0|  21|          14|          32|
    |j_fu_147_p2          |     +    |      0|  0|  15|           5|           1|
    |k_fu_174_p2          |     +    |      0|  0|  15|           5|           1|
    |l_fu_201_p2          |     +    |      0|  0|  23|          16|           1|
    |ret_V_fu_231_p2      |     +    |      0|  0|  55|          48|          48|
    |sub_ln46_fu_185_p2   |     -    |      0|  0|  23|          16|          16|
    |icmp_ln37_fu_141_p2  |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln41_fu_158_p2  |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln44_fu_168_p2  |   icmp   |      0|  0|  11|           5|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      2|  0| 187|         130|         119|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |j_0_reg_94        |   9|          2|    5|         10|
    |k_0_reg_130       |   9|          2|    5|         10|
    |l_0_reg_105       |   9|          2|   16|         32|
    |p_Val2_s_reg_117  |   9|          2|   32|         64|
    |x_V_address0      |  15|          3|   16|         48|
    |y_V_address0      |  15|          3|   16|         48|
    |y_V_d0            |  15|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             | 122|         25|  123|        316|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   7|   0|    7|          0|
    |coef_load_reg_291   |  14|   0|   14|          0|
    |j_0_reg_94          |   5|   0|    5|          0|
    |j_reg_250           |   5|   0|    5|          0|
    |k_0_reg_130         |   5|   0|    5|          0|
    |k_reg_271           |   5|   0|    5|          0|
    |l_0_reg_105         |  16|   0|   16|          0|
    |p_Val2_s_reg_117    |  32|   0|   32|          0|
    |x_V_load_1_reg_296  |  32|   0|   32|          0|
    |zext_ln39_reg_255   |   5|   0|   64|         59|
    +--------------------+----+----+-----+-----------+
    |Total               | 126|   0|  185|         59|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      fir     | return value |
|x_V_address0  | out |   16|  ap_memory |      x_V     |     array    |
|x_V_ce0       | out |    1|  ap_memory |      x_V     |     array    |
|x_V_q0        |  in |   32|  ap_memory |      x_V     |     array    |
|y_V_address0  | out |   16|  ap_memory |      y_V     |     array    |
|y_V_ce0       | out |    1|  ap_memory |      y_V     |     array    |
|y_V_we0       | out |    1|  ap_memory |      y_V     |     array    |
|y_V_d0        | out |   32|  ap_memory |      y_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

