// Seed: 2581693787
module module_0 #(
    parameter id_7 = 32'd11,
    parameter id_8 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_1.id_3 = 0;
  output wire id_2;
  output wire id_1;
  wire id_6 = id_6;
  assign id_3 = id_6;
  logic [-1 : -1] _id_7;
  supply0 _id_8 = -1;
  wire [id_7  &  id_8 : id_7] id_9 = id_6;
  wire id_10;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd97
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_1,
      id_4
  );
  logic [(  id_3  ) : -1 'b0] id_5;
endmodule
