5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd do_while2.vcd -o do_while2.cdd -v do_while2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" do_while2.v 1 27 1
2 1 6 90009 3 1 c 0 0 b
2 2 6 90009 0 2a 20000 0 0 32 2 aa aa aa aa aa aa aa aa
2 3 6 90009 6 29 2100a 1 2 1 2 2
2 4 7 20006 2 3d 126002 0 0 1 2 2 $u0
1 a 3 83000b 1 0 31 0 32 33 ffaa 6aa aa aa aa aa aa aa
1 b 4 3000b 1 0 31 0 32 33 4aa 6aa aa aa aa aa aa aa
4 4 3 0
4 3 4 0
3 1 main.$u0 "main.$u0" do_while2.v 0 12 1
2 5 8 70007 2 1 c 0 0 b
2 6 8 30003 0 1 400 0 0 a
2 7 8 30007 2 37 1100e 5 6
2 8 10 d000d 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 9 10 90009 14 1 1c 0 0 a
2 10 10 9000d 14 6 20298 8 9 32 2 1e1eaa 60faa faa faa faa faa faa faa
2 11 10 50005 0 1 400 0 0 a
2 12 10 5000d 14 37 2a 10 11
2 13 11 130014 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 14 11 f000f 2 1 c 0 0 b
2 15 11 f0014 2 6 20288 13 14 32 2 4a5aa 60faa faa faa faa faa faa faa
2 16 11 a000a 14 1 8 0 0 a
2 17 11 a0015 14 d 2020c 15 16 1 2 1102
2 18 11 30017 14 42 200e 17 0
4 18 12 0
4 12 18 18
4 7 12 12
3 1 main.$u1 "main.$u1" do_while2.v 0 25 1
