--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf atlys.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
bouncy_btns<0>|    5.733(R)|      SLOW  |   -3.581(R)|      FAST  |clk_BUFGP         |   0.000|
bouncy_btns<1>|    1.793(R)|      SLOW  |   -1.095(R)|      SLOW  |clk_BUFGP         |   0.000|
bouncy_btns<2>|    4.115(R)|      SLOW  |   -2.642(R)|      FAST  |clk_BUFGP         |   0.000|
bouncy_btns<3>|    0.921(R)|      FAST  |   -0.114(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<0>     |    4.187(F)|      SLOW  |   -2.502(F)|      FAST  |clk_BUFGP         |   0.000|
switch<1>     |    5.307(F)|      SLOW  |   -3.285(F)|      FAST  |clk_BUFGP         |   0.000|
switch<2>     |    5.091(F)|      SLOW  |   -3.137(F)|      FAST  |clk_BUFGP         |   0.000|
switch<3>     |    3.568(F)|      SLOW  |   -2.195(F)|      FAST  |clk_BUFGP         |   0.000|
switch<4>     |    3.577(F)|      SLOW  |   -2.216(F)|      FAST  |clk_BUFGP         |   0.000|
switch<5>     |    4.044(F)|      SLOW  |   -2.529(F)|      FAST  |clk_BUFGP         |   0.000|
switch<6>     |    3.704(F)|      SLOW  |   -2.255(F)|      FAST  |clk_BUFGP         |   0.000|
switch<7>     |    3.700(F)|      SLOW  |   -2.347(F)|      FAST  |clk_BUFGP         |   0.000|
uart_i        |    6.121(F)|      SLOW  |   -3.608(F)|      FAST  |clk_BUFGP         |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
afe_switch          |        10.394(F)|      SLOW  |         6.011(F)|      FAST  |clk_BUFGP         |   0.000|
uart_o              |        12.944(F)|      SLOW  |         7.559(F)|      FAST  |clk_BUFGP         |   0.000|
ultrasound_pulses<0>|         8.437(F)|      SLOW  |         4.782(F)|      FAST  |clk_BUFGP         |   0.000|
ultrasound_pulses<1>|         8.264(F)|      SLOW  |         4.686(F)|      FAST  |clk_BUFGP         |   0.000|
ultrasound_pulses<2>|         9.089(F)|      SLOW  |         5.243(F)|      FAST  |clk_BUFGP         |   0.000|
ultrasound_pulses<3>|         8.552(F)|      SLOW  |         4.882(F)|      FAST  |clk_BUFGP         |   0.000|
ultrasound_pulses<4>|         8.754(F)|      SLOW  |         5.005(F)|      FAST  |clk_BUFGP         |   0.000|
ultrasound_pulses<5>|         8.720(F)|      SLOW  |         4.966(F)|      FAST  |clk_BUFGP         |   0.000|
ultrasound_pulses<6>|         8.764(F)|      SLOW  |         4.995(F)|      FAST  |clk_BUFGP         |   0.000|
ultrasound_pulses<7>|         8.764(F)|      SLOW  |         5.009(F)|      FAST  |clk_BUFGP         |   0.000|
--------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.244|    2.901|    4.034|    4.724|
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 26 10:55:51 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



