LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY CLK1KHZ IS
	PORT (
		MCLK : IN STD_LOGIC;
		CLKOUT : OUT STD_LOGIC
	);
END CLK1KHZ;

ARCHITECTURE Behavioral OF CLK1KHZ IS
	SIGNAL COUNTER : STD_LOGIC_VECTOR(14 DOWNTO 0):=(OTHERS => '0');
	SIGNAL CLK1KHZ : STD_LOGIC:='0';
BEGIN
	PROCESS (MCLK)
	BEGIN
		IF MCLK = '1' AND MCLK'EVENT THEN
			IF COUNTER = 25000 THEN
				COUNTER <= (OTHERS => '0');
				CLK1KHZ <= NOT CLK1KHZ;
			ELSE COUNTER <= COUNTER + 1;
			END IF;
		ELSE NULL;
		END IF;
	END PROCESS;

	CLKOUT <= CLK1KHZ;
END Behavioral;