/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* src = "./test.v:1" *)
module image_generator(clk, reset, address, out, load);
  (* src = "./test.v:12" *)
  wire [15:0] _00_;
  (* src = "./test.v:12" *)
  wire [32:0] _01_;
  (* src = "./test.v:12" *)
  wire [15:0] _02_;
  (* src = "./test.v:12" *)
  wire _03_;
  (* src = "./test.v:23" *)
  wire [32:0] _04_;
  (* src = "./test.v:24" *)
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32" *)
  wire [32:0] _05_;
  (* src = "./test.v:18" *)
  wire _06_;
  (* src = "./test.v:25" *)
  wire [31:0] _07_;
  wire [15:0] _08_;
  wire _09_;
  wire [32:0] _10_;
  wire [15:0] _11_;
  wire [15:0] _12_;
  wire _13_;
  (* src = "./test.v:6" *)
  output [15:0] address;
  (* src = "./test.v:9" *)
  reg [15:0] buffer_addr;
  (* src = "./test.v:3" *)
  input clk;
  (* src = "./test.v:10" *)
  reg [32:0] counter;
  (* src = "./test.v:8" *)
  reg [15:0] data;
  (* src = "./test.v:5" *)
  output load;
  (* src = "./test.v:7" *)
  output [15:0] out;
  (* src = "./test.v:4" *)
  input reset;
  (* src = "./test.v:11" *)
  reg wren;
  assign _04_ = counter + (* src = "./test.v:23" *) 32'd1;
  assign _05_ = counter / (* src = "./test.v:24" *) 32'd16;
  assign _06_ = counter == (* src = "./test.v:18" *) 32'd384000;
  assign _07_ = buffer_addr % (* src = "./test.v:25" *) 32'd50;
  always @(posedge clk)
      buffer_addr <= _00_;
  always @(posedge clk)
      counter <= _01_;
  always @(posedge clk)
      wren <= _03_;
  always @(posedge clk)
      data <= _02_;
  assign _08_ = _06_ ? (* full_case = 32'd1 *) (* src = "./test.v:18" *) data : _12_;
  assign _02_ = reset ? (* full_case = 32'd1 *) (* src = "./test.v:13" *) 16'h0000 : _08_;
  assign _09_ = _06_ ? (* full_case = 32'd1 *) (* src = "./test.v:18" *) 1'h0 : wren;
  assign _03_ = reset ? (* full_case = 32'd1 *) (* src = "./test.v:13" *) 1'h1 : _09_;
  assign _10_ = _06_ ? (* full_case = 32'd1 *) (* src = "./test.v:18" *) 33'h000000000 : _04_;
  assign _01_ = reset ? (* full_case = 32'd1 *) (* src = "./test.v:13" *) 33'h000000000 : _10_;
  assign _11_ = _06_ ? (* full_case = 32'd1 *) (* src = "./test.v:18" *) buffer_addr : _05_[15:0];
  assign _00_ = reset ? (* full_case = 32'd1 *) (* src = "./test.v:13" *) buffer_addr : _11_;
  assign _12_ = _13_ ? (* full_case = 32'd1 *) (* src = "./test.v:25" *) 16'h0000 : 16'hffff;
  assign _13_ = | (* src = "./test.v:25" *) _07_;
  assign address = buffer_addr;
  assign load = wren;
  assign out = data;
endmodule
