#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x15173be20 .scope module, "TOP_TB" "TOP_TB" 2 20;
 .timescale -9 -12;
v0x1517548a0_0 .net "A0", 0 0, L_0x151755180;  1 drivers
v0x151754940_0 .net "A1", 0 0, L_0x151755270;  1 drivers
v0x1517549e0_0 .var "clk_sys_50M", 0 0;
v0x151754af0_0 .net "cs", 0 0, L_0x151755090;  1 drivers
v0x151754b80_0 .net "mosi", 0 0, L_0x151754eb0;  1 drivers
v0x151754c10_0 .var "rst_sys", 0 0;
v0x151754ce0_0 .net "sclk", 0 0, L_0x151754fa0;  1 drivers
v0x151754d70_0 .net "sq_wave", 0 0, L_0x151755480;  1 drivers
S_0x151736190 .scope module, "top" "TOP" 2 32, 3 18 0, S_0x15173be20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_sys";
    .port_info 1 /INPUT 1 "rst_sys";
    .port_info 2 /OUTPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "mosi";
    .port_info 4 /OUTPUT 1 "A0";
    .port_info 5 /OUTPUT 1 "A1";
    .port_info 6 /OUTPUT 1 "cs";
    .port_info 7 /OUTPUT 1 "sq_wave";
P_0x15173b9f0 .param/l "S_IDLE" 0 3 92, C4<0000>;
P_0x15173ba30 .param/l "S_SPI" 0 3 93, C4<0001>;
P_0x15173ba70 .param/l "S_SQ" 0 3 94, C4<0010>;
v0x151753e80_0 .net "A0", 0 0, L_0x151755180;  alias, 1 drivers
v0x151753f10_0 .net "A1", 0 0, L_0x151755270;  alias, 1 drivers
v0x151753fa0_0 .net "clk_sys", 0 0, v0x1517549e0_0;  1 drivers
v0x151754030_0 .net "cs", 0 0, L_0x151755090;  alias, 1 drivers
v0x151754100_0 .var "en_spi", 0 0;
v0x1517541d0_0 .var "en_sq", 0 0;
v0x151754260_0 .net "mosi", 0 0, L_0x151754eb0;  alias, 1 drivers
v0x151754330_0 .net "rst_sys", 0 0, v0x151754c10_0;  1 drivers
v0x1517543c0_0 .net "sclk", 0 0, L_0x151754fa0;  alias, 1 drivers
v0x1517544d0_0 .var "spi_done", 0 0;
v0x151754560_0 .net "spi_status", 0 0, L_0x151755360;  1 drivers
v0x1517545f0_0 .var "sq_done", 0 0;
v0x151754680_0 .net "sq_status", 0 0, L_0x1517553d0;  1 drivers
v0x151754710_0 .net "sq_wave", 0 0, L_0x151755480;  alias, 1 drivers
v0x1517547a0_0 .var "state", 3 0;
S_0x1517372f0 .scope module, "clk_div" "CLOCK_DIV" 3 127, 4 13 0, S_0x151736190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_sys";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "clk_div";
    .port_info 3 /OUTPUT 1 "status";
P_0x151736f90 .param/l "CNT_START" 0 4 16, +C4<00000000000000000000000000000000>;
P_0x151736fd0 .param/l "CYCLES_MAX" 0 4 17, +C4<00000000000000000000000000000000>;
P_0x151737010 .param/l "DIV_FACTOR" 0 4 15, +C4<00000000000000000000000000110010>;
P_0x151737050 .param/l "clk_cnt_max" 0 4 27, +C4<00000000000000000000000000011001>;
L_0x1517553d0 .functor BUFZ 1, v0x151750c50_0, C4<0>, C4<0>, C4<0>;
L_0x151755480 .functor BUFZ 1, v0x151750950_0, C4<0>, C4<0>, C4<0>;
v0x151737090_0 .var "clk_cnt", 7 0;
v0x1517508b0_0 .net "clk_div", 0 0, L_0x151755480;  alias, 1 drivers
v0x151750950_0 .var "clk_div_r", 0 0;
v0x1517509e0_0 .net "clk_sys", 0 0, v0x1517549e0_0;  alias, 1 drivers
v0x151750a70_0 .var "cycle_cnt", 31 0;
v0x151750b10_0 .net "en", 0 0, v0x1517541d0_0;  1 drivers
v0x151750bb0_0 .net "status", 0 0, L_0x1517553d0;  alias, 1 drivers
v0x151750c50_0 .var "status_r", 0 0;
E_0x151741ac0 .event posedge, v0x1517509e0_0;
S_0x151750d30 .scope module, "spi_ad5628" "SPI_AD5628" 3 104, 5 5 0, S_0x151736190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "sclk";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "cs";
    .port_info 6 /OUTPUT 1 "A0";
    .port_info 7 /OUTPUT 1 "A1";
    .port_info 8 /OUTPUT 1 "status";
P_0x151750f00 .param/l "SPI_AD5628" 0 5 48, C4<0001>;
P_0x151750f40 .param/l "SPI_FINISHED" 0 5 34, C4<0011>;
P_0x151750f80 .param/l "SPI_IDLE" 0 5 31, C4<0000>;
P_0x151750fc0 .param/l "SPI_RESET" 0 5 32, C4<0001>;
P_0x151751000 .param/l "SPI_SEND" 0 5 33, C4<0010>;
P_0x151751040 .param/l "SPI_SEND_DONE_MAX" 0 5 39, C4<1011>;
P_0x151751080 .param/l "clk_div" 0 5 27, +C4<00000000000000000000000000000101>;
L_0x151754e00 .functor BUFZ 32, v0x151753aa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x151755360 .functor BUFZ 1, v0x151753d50_0, C4<0>, C4<0>, C4<0>;
v0x151752ff0_0 .net "A0", 0 0, L_0x151755180;  alias, 1 drivers
v0x151753100_0 .net "A1", 0 0, L_0x151755270;  alias, 1 drivers
v0x151753190_0 .var "SPI_DATA_OPT", 3 0;
v0x151753220_0 .var "SPI_SEND_DONE", 3 0;
v0x1517532b0_0 .net "clk", 0 0, v0x1517549e0_0;  alias, 1 drivers
v0x151753340_0 .net "cs", 0 0, L_0x151755090;  alias, 1 drivers
v0x151753450_0 .net "din_w", 31 0, L_0x151754e00;  1 drivers
v0x1517534e0_0 .net "en", 0 0, v0x151754100_0;  1 drivers
v0x151753570_0 .var "en_r", 0 0;
v0x151753620_0 .net "finished", 0 0, v0x1517529a0_0;  1 drivers
v0x1517536b0_0 .net "mosi", 0 0, L_0x151754eb0;  alias, 1 drivers
v0x1517537e0_0 .var "reset_cnt", 7 0;
v0x151753870_0 .var "reset_r", 0 0;
v0x151753900_0 .net "rst", 0 0, v0x151754c10_0;  alias, 1 drivers
v0x151753990_0 .net "sclk", 0 0, L_0x151754fa0;  alias, 1 drivers
v0x151753aa0_0 .var "spi_data_r", 31 0;
v0x151753b30_0 .var "state", 3 0;
v0x151753cc0_0 .net "status", 0 0, L_0x151755360;  alias, 1 drivers
v0x151753d50_0 .var "status_r", 0 0;
E_0x151751490 .event posedge, v0x151753900_0, v0x1517509e0_0;
S_0x1517514d0 .scope module, "spi" "SPI_BASE" 5 59, 6 12 0, S_0x151750d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /INPUT 8 "n_bits";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 1 "sclk";
    .port_info 6 /OUTPUT 1 "dout";
    .port_info 7 /OUTPUT 1 "cs";
    .port_info 8 /OUTPUT 1 "A0";
    .port_info 9 /OUTPUT 1 "A1";
    .port_info 10 /OUTPUT 1 "finished";
P_0x1517516a0 .param/l "CLKDIV" 0 6 18, +C4<00000000000000000000000000000101>;
P_0x1517516e0 .param/l "CNT_WIDTH" 0 6 15, +C4<00000000000000000000000000001000>;
P_0x151751720 .param/l "CPHA" 0 6 17, +C4<00000000000000000000000000000000>;
P_0x151751760 .param/l "CPOL" 0 6 16, +C4<00000000000000000000000000000001>;
P_0x1517517a0 .param/l "DATAWIDTH" 0 6 14, +C4<00000000000000000000000000100000>;
P_0x1517517e0 .param/l "DAT_CNT_MAX" 1 6 64, +C4<00000000000000000000000000000000000000000000000000000000000001001>;
P_0x151751820 .param/l "SPINAME" 0 6 19, C4<0001>;
P_0x151751860 .param/l "SPI_2271A" 0 6 52, C4<0011>;
P_0x1517518a0 .param/l "SPI_2271B" 0 6 53, C4<0100>;
P_0x1517518e0 .param/l "SPI_AD5628" 0 6 50, C4<0001>;
P_0x151751920 .param/l "SPI_AD9106" 0 6 51, C4<0010>;
P_0x151751960 .param/l "SPI_DEFAULT" 0 6 54, C4<0001>;
L_0x151754eb0 .functor BUFZ 1, v0x151752860_0, C4<0>, C4<0>, C4<0>;
L_0x151754fa0 .functor BUFZ 1, v0x151752cf0_0, C4<0>, C4<0>, C4<0>;
L_0x151755090 .functor BUFZ 1, v0x1517523e0_0, C4<0>, C4<0>, C4<0>;
L_0x151755180 .functor BUFZ 1, v0x151751fe0_0, C4<0>, C4<0>, C4<0>;
L_0x151755270 .functor BUFZ 1, v0x151752130_0, C4<0>, C4<0>, C4<0>;
v0x151751f40_0 .net "A0", 0 0, L_0x151755180;  alias, 1 drivers
v0x151751fe0_0 .var "A0_r", 0 0;
v0x151752080_0 .net "A1", 0 0, L_0x151755270;  alias, 1 drivers
v0x151752130_0 .var "A1_r", 0 0;
v0x1517521d0_0 .net "clk", 0 0, v0x1517549e0_0;  alias, 1 drivers
v0x1517522a0_0 .var "clk_cnt", 7 0;
v0x151752340_0 .net "cs", 0 0, L_0x151755090;  alias, 1 drivers
v0x1517523e0_0 .var "cs_r", 0 0;
v0x151752480_0 .var "d_cnt", 7 0;
v0x1517525b0_0 .var "dat_cnt", 7 0;
v0x151752660_0 .var "delay_cnt", 7 0;
v0x151752710_0 .net "din", 31 0, L_0x151754e00;  alias, 1 drivers
v0x1517527c0_0 .net "dout", 0 0, L_0x151754eb0;  alias, 1 drivers
v0x151752860_0 .var "dout_r", 0 0;
v0x151752900_0 .net "en", 0 0, v0x151753570_0;  1 drivers
v0x1517529a0_0 .var "finished", 0 0;
L_0x148088010 .functor BUFT 1, C4<00100000>, C4<0>, C4<0>, C4<0>;
v0x151752a40_0 .net "n_bits", 7 0, L_0x148088010;  1 drivers
v0x151752bd0_0 .net "rst", 0 0, v0x151753870_0;  1 drivers
v0x151752c60_0 .net "sclk", 0 0, L_0x151754fa0;  alias, 1 drivers
v0x151752cf0_0 .var "sclk_r", 0 0;
v0x151752d90_0 .var "sclk_rdy", 0 0;
v0x151752e30_0 .var "spi_name", 3 0;
E_0x151751f10 .event posedge, v0x151752bd0_0, v0x1517509e0_0;
    .scope S_0x1517514d0;
T_0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x151752e30_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x1517514d0;
T_1 ;
    %wait E_0x151751f10;
    %load/vec4 v0x151752bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x1517525b0_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x151752480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1517523e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1517529a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151751fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151752130_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151751fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151752130_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151751fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151752130_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151751fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151752130_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151751fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151752130_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x151752900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x1517525b0_0;
    %pad/u 65;
    %cmpi/e 9, 0, 65;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1517525b0_0, 0;
    %load/vec4 v0x151752710_0;
    %load/vec4 v0x151752480_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x151752860_0, 0;
    %load/vec4 v0x151752480_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x151752480_0, 0;
    %load/vec4 v0x151752480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1517523e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151751fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151752130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1517529a0_0, 0;
T_1.12 ;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x1517525b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1517525b0_0, 0;
T_1.11 ;
T_1.8 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1517514d0;
T_2 ;
    %wait E_0x151751f10;
    %load/vec4 v0x151752bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x151752660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151752d90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x151752900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x151752660_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151752d90_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x151752660_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x151752660_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1517514d0;
T_3 ;
    %wait E_0x151751f10;
    %load/vec4 v0x151752bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151752cf0_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x1517522a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x151752900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x151752d90_0;
    %load/vec4 v0x1517523e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x1517522a0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x151752cf0_0;
    %inv;
    %assign/vec4 v0x151752cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1517522a0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x1517522a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1517522a0_0, 0;
T_3.7 ;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x151750d30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x151753d50_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x151750d30;
T_5 ;
    %wait E_0x151751490;
    %load/vec4 v0x151753900_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1517534e0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x151753b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151753570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151753870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1517537e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x151753190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x151753220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151753d50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x151753b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x151753b30_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x151753220_0;
    %cmpi/u 11, 0, 4;
    %jmp/0xz  T_5.8, 5;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x151753b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151753570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151753870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1517537e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151753d50_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x151753b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151753d50_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x1517537e0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.10, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151753870_0, 0;
    %load/vec4 v0x1517537e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1517537e0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x1517537e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151753870_0, 0;
    %load/vec4 v0x1517537e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1517537e0_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x1517537e0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.14, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151753870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151753570_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x151753b30_0, 0;
T_5.14 ;
T_5.13 ;
T_5.11 ;
    %load/vec4 v0x151753190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %jmp T_5.27;
T_5.16 ;
    %pushi/vec4 4160749569, 0, 32;
    %assign/vec4 v0x151753aa0_0, 0;
    %jmp T_5.27;
T_5.17 ;
    %pushi/vec4 4093640959, 0, 32;
    %assign/vec4 v0x151753aa0_0, 0;
    %jmp T_5.27;
T_5.18 ;
    %pushi/vec4 4127195136, 0, 32;
    %assign/vec4 v0x151753aa0_0, 0;
    %jmp T_5.27;
T_5.19 ;
    %pushi/vec4 4077177856, 0, 32;
    %assign/vec4 v0x151753aa0_0, 0;
    %jmp T_5.27;
T_5.20 ;
    %pushi/vec4 4076938240, 0, 32;
    %assign/vec4 v0x151753aa0_0, 0;
    %jmp T_5.27;
T_5.21 ;
    %pushi/vec4 4077282816, 0, 32;
    %assign/vec4 v0x151753aa0_0, 0;
    %jmp T_5.27;
T_5.22 ;
    %pushi/vec4 4077038080, 0, 32;
    %assign/vec4 v0x151753aa0_0, 0;
    %jmp T_5.27;
T_5.23 ;
    %pushi/vec4 4077387776, 0, 32;
    %assign/vec4 v0x151753aa0_0, 0;
    %jmp T_5.27;
T_5.24 ;
    %pushi/vec4 4077387776, 0, 32;
    %assign/vec4 v0x151753aa0_0, 0;
    %jmp T_5.27;
T_5.25 ;
    %pushi/vec4 4077387776, 0, 32;
    %assign/vec4 v0x151753aa0_0, 0;
    %jmp T_5.27;
T_5.26 ;
    %pushi/vec4 4077073152, 0, 32;
    %assign/vec4 v0x151753aa0_0, 0;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x151753620_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.28, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x151753b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151753570_0, 0;
T_5.28 ;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x151753b30_0, 0;
    %load/vec4 v0x151753220_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x151753220_0, 0;
    %load/vec4 v0x151753190_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x151753190_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1517372f0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x151737090_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x151750a70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x151750c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x151750950_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1517372f0;
T_7 ;
    %wait E_0x151741ac0;
    %load/vec4 v0x151750b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151750c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x151750a70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x151737090_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x151737090_0, 0;
    %pushi/vec4 24, 0, 32;
    %load/vec4 v0x151737090_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x151750c50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x151750950_0;
    %inv;
    %assign/vec4 v0x151750950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x151737090_0, 0;
    %load/vec4 v0x151750a70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x151750a70_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x151736190;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x151754100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517541d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517544d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517545f0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x151736190;
T_9 ;
    %wait E_0x151751490;
    %load/vec4 v0x151754330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1517547a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151754100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1517541d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1517547a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1517547a0_0, 0;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x151754560_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1517544d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x151754100_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1517547a0_0, 0;
T_9.7 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x151754560_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x151754100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1517544d0_0, 0;
    %load/vec4 v0x151754680_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1517545f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1517541d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1517547a0_0, 0;
T_9.11 ;
T_9.9 ;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x151754680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1517541d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1517545f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1517547a0_0, 0;
T_9.13 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15173be20;
T_10 ;
    %vpi_call 2 45 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15173be20 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x15173be20;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x151754c10_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x151754c10_0;
    %inv;
    %store/vec4 v0x151754c10_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x151754c10_0;
    %inv;
    %store/vec4 v0x151754c10_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x15173be20;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517549e0_0, 0, 1;
T_12.0 ;
    %delay 10000, 0;
    %load/vec4 v0x1517549e0_0;
    %inv;
    %store/vec4 v0x1517549e0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "././top.v";
    "./../clock_div.v";
    "./../spi_ad5628.v";
    "./../spi_base.v";
