###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Aug 28 22:48:09 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin alu/out_valid_reg/CK 
Endpoint:   alu/out_valid_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.612
- Arrival Time                  4.041
= Slack Time                    5.571
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.571 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.399 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.355 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.108 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.769 | 
     | FE_OFC4_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.995 | 0.701 |   3.899 |    9.470 | 
     | alu/out_valid_reg              | RN ^        | SDFFRQX2M | 1.117 | 0.142 |   4.041 |    9.612 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.571 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.569 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.388 | 
     | alu/out_valid_reg      | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.184 |   -5.387 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\alu_out_reg[12] /CK 
Endpoint:   alu/\alu_out_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.185
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.615
- Arrival Time                  3.975
= Slack Time                    5.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.640 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.469 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.425 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.177 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.839 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.550 | 
     | alu/\alu_out_reg[12]           | RN ^        | SDFFRQX2M | 1.064 | 0.066 |   3.975 |    9.615 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.640 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.639 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.458 | 
     | alu/\alu_out_reg[12]   | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.185 |   -5.456 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\alu_out_reg[13] /CK 
Endpoint:   alu/\alu_out_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.185
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.615
- Arrival Time                  3.975
= Slack Time                    5.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.640 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.469 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.425 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.177 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.839 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.550 | 
     | alu/\alu_out_reg[13]           | RN ^        | SDFFRQX2M | 1.064 | 0.066 |   3.975 |    9.615 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.640 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.639 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.458 | 
     | alu/\alu_out_reg[13]   | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.185 |   -5.456 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\alu_out_reg[15] /CK 
Endpoint:   alu/\alu_out_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.615
- Arrival Time                  3.969
= Slack Time                    5.646
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.646 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.475 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.431 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.183 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.845 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.556 | 
     | alu/\alu_out_reg[15]           | RN ^        | SDFFRQX2M | 1.056 | 0.060 |   3.969 |    9.615 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.646 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.645 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.464 | 
     | alu/\alu_out_reg[15]   | CK ^        | SDFFRQX2M    | 0.069 | 0.001 |   0.184 |   -5.463 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\alu_out_reg[14] /CK 
Endpoint:   alu/\alu_out_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.616
- Arrival Time                  3.960
= Slack Time                    5.656
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.656 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.485 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.441 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.193 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.854 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.565 | 
     | alu/\alu_out_reg[14]           | RN ^        | SDFFRQX2M | 1.044 | 0.051 |   3.960 |    9.616 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.656 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.655 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.474 | 
     | alu/\alu_out_reg[14]   | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.184 |   -5.472 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\alu_out_reg[5] /CK 
Endpoint:   alu/\alu_out_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.617
- Arrival Time                  3.956
= Slack Time                    5.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.661 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.490 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.445 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.198 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.859 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.570 | 
     | alu/\alu_out_reg[5]            | RN ^        | SDFFRQX2M | 1.038 | 0.047 |   3.956 |    9.617 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.661 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.659 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.478 | 
     | alu/\alu_out_reg[5]    | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.184 |   -5.476 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\alu_out_reg[10] /CK 
Endpoint:   alu/\alu_out_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.617
- Arrival Time                  3.956
= Slack Time                    5.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.661 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.490 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.445 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.198 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.859 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.570 | 
     | alu/\alu_out_reg[10]           | RN ^        | SDFFRQX2M | 1.037 | 0.047 |   3.956 |    9.617 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.661 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.659 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.478 | 
     | alu/\alu_out_reg[10]   | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.184 |   -5.477 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\alu_out_reg[11] /CK 
Endpoint:   alu/\alu_out_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.617
- Arrival Time                  3.956
= Slack Time                    5.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.661 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.490 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.445 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.198 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.859 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.570 | 
     | alu/\alu_out_reg[11]           | RN ^        | SDFFRQX2M | 1.037 | 0.047 |   3.956 |    9.617 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.661 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.660 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.478 | 
     | alu/\alu_out_reg[11]   | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.184 |   -5.476 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\alu_out_reg[8] /CK 
Endpoint:   alu/\alu_out_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.611
- Arrival Time                  3.938
= Slack Time                    5.673
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.673 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.502 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.458 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.210 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.871 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.582 | 
     | alu/\alu_out_reg[8]            | RN ^        | SDFFRQX1M | 1.005 | 0.029 |   3.938 |    9.611 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.673 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.672 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.491 | 
     | alu/\alu_out_reg[8]    | CK ^        | SDFFRQX1M    | 0.069 | 0.001 |   0.184 |   -5.489 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\alu_out_reg[3] /CK 
Endpoint:   alu/\alu_out_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.182
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.617
- Arrival Time                  3.941
= Slack Time                    5.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.675 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.504 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.460 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.212 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.873 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.585 | 
     | alu/\alu_out_reg[3]            | RN ^        | SDFFRQX2M | 1.011 | 0.032 |   3.941 |    9.617 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.675 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.674 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.493 | 
     | alu/\alu_out_reg[3]    | CK ^        | SDFFRQX2M    | 0.069 | 0.000 |   0.182 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\alu_out_reg[6] /CK 
Endpoint:   alu/\alu_out_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.619
- Arrival Time                  3.942
= Slack Time                    5.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.677 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.506 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.462 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.214 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.875 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.587 | 
     | alu/\alu_out_reg[6]            | RN ^        | SDFFRQX2M | 1.011 | 0.032 |   3.942 |    9.619 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.677 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.676 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.495 | 
     | alu/\alu_out_reg[6]    | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.184 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\alu_out_reg[4] /CK 
Endpoint:   alu/\alu_out_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.185
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.619
- Arrival Time                  3.942
= Slack Time                    5.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.677 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.506 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.462 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.214 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.875 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.587 | 
     | alu/\alu_out_reg[4]            | RN ^        | SDFFRQX2M | 1.011 | 0.032 |   3.942 |    9.619 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.677 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.676 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.495 | 
     | alu/\alu_out_reg[4]    | CK ^        | SDFFRQX2M    | 0.069 | 0.002 |   0.185 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\alu_out_reg[7] /CK 
Endpoint:   alu/\alu_out_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.365
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.618
- Arrival Time                  3.938
= Slack Time                    5.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.681 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.509 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.465 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.217 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.879 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.590 | 
     | alu/\alu_out_reg[7]            | RN ^        | SDFFRQX2M | 1.005 | 0.029 |   3.938 |    9.618 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.681 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.679 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.498 | 
     | alu/\alu_out_reg[7]    | CK ^        | SDFFRQX2M    | 0.069 | 0.001 |   0.184 |   -5.497 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/\alu_out_reg[9] /CK 
Endpoint:   alu/\alu_out_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.365
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.618
- Arrival Time                  3.938
= Slack Time                    5.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.681 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |    6.510 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |    7.465 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |    8.218 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |    8.879 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 0.999 | 0.711 |   3.909 |    9.590 | 
     | alu/\alu_out_reg[9]            | RN ^        | SDFFRQX2M | 1.005 | 0.028 |   3.938 |    9.618 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.681 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.679 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.498 | 
     | alu/\alu_out_reg[9]    | CK ^        | SDFFRQX2M    | 0.069 | 0.001 |   0.184 |   -5.497 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\alu_out_reg[2] /CK 
Endpoint:   alu/\alu_out_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.045
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.938
- Arrival Time                  4.034
= Slack Time                    5.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    5.904 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.154 | 0.829 |   0.829 |    6.733 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.281 | 0.956 |   1.785 |    7.689 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.029 | 0.752 |   2.537 |    8.441 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.728 | 0.661 |   3.198 |    9.103 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 0.995 | 0.726 |   3.924 |    9.829 | 
     | alu/\alu_out_reg[2]            | RN ^        | SDFFRHQX1M | 1.071 | 0.109 |   4.034 |    9.938 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.904 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.903 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.722 | 
     | alu/\alu_out_reg[2]    | CK ^        | SDFFRHQX1M   | 0.069 | 0.001 |   0.183 |   -5.721 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/\alu_out_reg[1] /CK 
Endpoint:   alu/\alu_out_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.045
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.939
- Arrival Time                  4.034
= Slack Time                    5.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    5.905 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.154 | 0.829 |   0.829 |    6.734 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.281 | 0.956 |   1.785 |    7.689 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.029 | 0.752 |   2.537 |    8.442 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.728 | 0.661 |   3.198 |    9.103 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 0.995 | 0.726 |   3.924 |    9.829 | 
     | alu/\alu_out_reg[1]            | RN ^        | SDFFRHQX1M | 1.071 | 0.109 |   4.034 |    9.939 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -5.905 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.904 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.723 | 
     | alu/\alu_out_reg[1]    | CK ^        | SDFFRHQX1M   | 0.069 | 0.002 |   0.184 |   -5.721 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin alu/\alu_out_reg[0] /CK 
Endpoint:   alu/\alu_out_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.184
- Setup                         0.038
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.946
- Arrival Time                  3.939
= Slack Time                    6.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    6.008 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.154 | 0.829 |   0.829 |    6.836 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.281 | 0.956 |   1.785 |    7.792 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.029 | 0.752 |   2.537 |    8.545 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.728 | 0.661 |   3.198 |    9.206 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 0.995 | 0.726 |   3.924 |    9.932 | 
     | alu/\alu_out_reg[0]            | RN ^        | SDFFRHQX1M | 0.997 | 0.014 |   3.939 |    9.946 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.321 |       |   0.000 |   -6.008 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -6.006 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.069 | 0.182 |   0.182 |   -5.825 | 
     | alu/\alu_out_reg[0]    | CK ^        | SDFFRHQX1M   | 0.069 | 0.002 |   0.184 |   -5.824 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[1] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.797
- Setup                         0.299
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.298
- Arrival Time                  2.134
= Slack Time                    8.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |    8.164 | 
     | scan_rst_mux/FE_PHC5_rst_n           | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.804 |   0.804 |    8.968 | 
     | scan_rst_mux/FE_PHC6_rst_n           | A ^ -> Y ^  | DLY4X1M   | 0.302 | 0.965 |   1.768 |    9.932 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.368 | 0.363 |   2.131 |   10.295 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | RN ^        | SDFFRQX1M | 0.368 | 0.003 |   2.134 |   10.298 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   -8.164 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.040 |   -8.124 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.083 |   -8.081 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -7.896 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -7.757 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -7.640 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -7.573 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -7.453 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.254 | 0.085 |   0.797 |   -7.367 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[2] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[2] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.796
- Setup                         0.293
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.302
- Arrival Time                  2.134
= Slack Time                    8.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |    8.169 | 
     | scan_rst_mux/FE_PHC5_rst_n           | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.804 |   0.804 |    8.972 | 
     | scan_rst_mux/FE_PHC6_rst_n           | A ^ -> Y ^  | DLY4X1M   | 0.302 | 0.965 |   1.768 |    9.937 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.368 | 0.363 |   2.131 |   10.300 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | RN ^        | SDFFRQX2M | 0.368 | 0.002 |   2.134 |   10.302 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   -8.169 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.040 |   -8.128 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.083 |   -8.085 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -7.900 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -7.762 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -7.644 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -7.578 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -7.457 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^        | SDFFRQX2M  | 0.254 | 0.084 |   0.796 |   -7.373 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[0] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.796
- Setup                         0.293
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.303
- Arrival Time                  2.134
= Slack Time                    8.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |    8.169 | 
     | scan_rst_mux/FE_PHC5_rst_n           | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.804 |   0.804 |    8.973 | 
     | scan_rst_mux/FE_PHC6_rst_n           | A ^ -> Y ^  | DLY4X1M   | 0.302 | 0.965 |   1.768 |    9.938 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.368 | 0.363 |   2.131 |   10.301 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | RN ^        | SDFFRQX2M | 0.368 | 0.003 |   2.134 |   10.303 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   -8.169 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.041 |   0.040 |   -8.129 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.024 | 0.043 |   0.083 |   -8.086 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.166 | 0.185 |   0.268 |   -7.901 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.138 |   0.407 |   -7.763 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   0.524 |   -7.645 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   0.591 |   -7.578 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   0.711 |   -7.458 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.254 | 0.085 |   0.797 |   -7.373 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin tx_div/clk_reg_reg/CK 
Endpoint:   tx_div/clk_reg_reg/D (v) checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_CLK             (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.572
- Setup                         0.446
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.926
- Arrival Time                 51.902
= Slack Time                   48.024
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                  |              |                |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK v   |                | 0.000 |       |  50.000 |   98.024 | 
     | SCAN_CLK__L1_I0                  | A v -> Y ^   | CLKINVX40M     | 0.016 | 0.020 |  50.020 |   98.044 | 
     | SCAN_CLK__L2_I0                  | A ^ -> Y v   | INVX2M         | 0.024 | 0.025 |  50.045 |   98.069 | 
     | scan_clk_uart_clk_mux/U1         | B1 v -> Y v  | AO2B2X2M       | 0.255 | 0.475 |  50.521 |   98.545 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A v -> Y ^   | CLKINVX32M     | 0.077 | 0.076 |  50.597 |   98.621 | 
     | scan_clk_uart_clk_mux_out__L2_I2 | A ^ -> Y ^   | CLKBUFX40M     | 0.048 | 0.111 |  50.708 |   98.732 | 
     | scan_clk_uart_clk_mux_out__L3_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.066 | 0.116 |  50.824 |   98.848 | 
     | scan_clk_uart_clk_mux_out__L4_I0 | A ^ -> Y v   | CLKINVX40M     | 0.036 | 0.052 |  50.876 |   98.899 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A v -> Y ^   | CLKINVX32M     | 0.028 | 0.033 |  50.909 |   98.933 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v   | INVX4M         | 0.016 | 0.023 |  50.932 |   98.955 | 
     | tx_div/U19                       | A0N v -> Y v | OAI2BB2X1M     | 0.247 | 0.304 |  51.236 |   99.260 | 
     | tx_div                           | o_div_clk v  | clk_div_test_1 |       |       |  51.236 |   99.260 | 
     | tx_clk__Exclude_0                | A v -> Y v   | CLKBUFX1M      | 0.318 | 0.317 |  51.552 |   99.576 | 
     | tx_div/U32                       | A v -> Y ^   | CLKXOR2X2M     | 0.091 | 0.253 |  51.805 |   99.829 | 
     | tx_div/U31                       | A ^ -> Y v   | MXI2X1M        | 0.163 | 0.097 |  51.902 |   99.926 | 
     | tx_div/clk_reg_reg               | D v          | SDFFRX1M       | 0.163 | 0.000 |  51.902 |   99.926 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -48.024 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -48.002 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.055 | 0.041 |   0.063 |  -47.961 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.403 | 0.362 |   0.425 |  -47.599 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v  | CLKINVX32M | 0.094 | 0.097 |   0.522 |  -47.502 | 
     | scan_clk_uart_clk_mux_out__L2_I0 | A v -> Y ^  | CLKINVX4M  | 0.045 | 0.050 |   0.572 |  -47.452 | 
     | tx_div/clk_reg_reg               | CK ^        | SDFFRX1M   | 0.045 | 0.000 |   0.572 |  -47.452 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin rx_div/clk_reg_reg/CK 
Endpoint:   rx_div/clk_reg_reg/D (v) checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_CLK             (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.583
- Setup                         0.439
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.944
- Arrival Time                 51.644
= Slack Time                   48.299
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                  |              |                |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK v   |                | 0.000 |       |  50.000 |   98.299 | 
     | SCAN_CLK__L1_I0                  | A v -> Y ^   | CLKINVX40M     | 0.016 | 0.020 |  50.020 |   98.320 | 
     | SCAN_CLK__L2_I0                  | A ^ -> Y v   | INVX2M         | 0.024 | 0.025 |  50.045 |   98.345 | 
     | scan_clk_uart_clk_mux/U1         | B1 v -> Y v  | AO2B2X2M       | 0.255 | 0.475 |  50.521 |   98.820 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A v -> Y ^   | CLKINVX32M     | 0.077 | 0.076 |  50.597 |   98.896 | 
     | scan_clk_uart_clk_mux_out__L2_I2 | A ^ -> Y ^   | CLKBUFX40M     | 0.048 | 0.111 |  50.708 |   99.007 | 
     | scan_clk_uart_clk_mux_out__L3_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.066 | 0.116 |  50.824 |   99.123 | 
     | scan_clk_uart_clk_mux_out__L4_I0 | A ^ -> Y v   | CLKINVX40M     | 0.036 | 0.052 |  50.876 |   99.175 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A v -> Y ^   | CLKINVX32M     | 0.028 | 0.033 |  50.909 |   99.208 | 
     | scan_clk_uart_clk_mux_out__L6_I1 | A ^ -> Y v   | INVX4M         | 0.015 | 0.022 |  50.931 |   99.230 | 
     | rx_div/U19                       | A0N v -> Y v | OAI2BB2X1M     | 0.175 | 0.257 |  51.188 |   99.488 | 
     | rx_div                           | o_div_clk v  | clk_div_test_0 |       |       |  51.188 |   99.488 | 
     | rx_clk__Exclude_0                | A v -> Y v   | CLKBUFX1M      | 0.105 | 0.173 |  51.362 |   99.661 | 
     | rx_div/U32                       | A v -> Y ^   | CLKXOR2X2M     | 0.087 | 0.192 |  51.554 |   99.853 | 
     | rx_div/U31                       | A ^ -> Y v   | MXI2X1M        | 0.139 | 0.091 |  51.644 |   99.944 | 
     | rx_div/clk_reg_reg               | D v          | SDFFRX1M       | 0.139 | 0.000 |  51.644 |   99.944 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -48.299 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -48.277 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.055 | 0.041 |   0.063 |  -48.236 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.403 | 0.362 |   0.425 |  -47.874 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v  | CLKINVX32M | 0.094 | 0.097 |   0.522 |  -47.777 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVX4M     | 0.056 | 0.061 |   0.583 |  -47.717 | 
     | rx_div/clk_reg_reg               | CK ^        | SDFFRX1M   | 0.056 | 0.000 |   0.583 |  -47.716 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin UART_tx/uut0/\current_state_reg[0] /CK 
Endpoint:   UART_tx/uut0/\current_state_reg[0] /SI (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SI[4]                                  (v) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.351
- Setup                         0.495
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.657
- Arrival Time                 20.057
= Slack Time                   80.599
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.056
     = Beginpoint Arrival Time           20.056
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |         |           |       |       |  Time   |   Time   | 
     |------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                    | SI[4] v |           | 0.102 |       |  20.056 |  100.655 | 
     | UART_tx/uut0/\current_state_reg[0] | SI v    | SDFFRQX2M | 0.102 | 0.001 |  20.057 |  100.657 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.599 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -80.577 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -80.414 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -80.227 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -80.052 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.038 | 0.151 |   0.699 |  -79.901 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.100 | 0.132 |   0.831 |  -79.768 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.099 | 0.089 |   0.920 |  -79.679 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.182 | 0.243 |   1.163 |  -79.437 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.165 | 0.183 |   1.346 |  -79.254 | 
     | UART_tx/uut0/\current_state_reg[0]  | CK ^        | SDFFRQX2M  | 0.165 | 0.006 |   1.351 |  -79.248 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin async_fifo/dut2/\fifo_reg[5][1] /CK 
Endpoint:   async_fifo/dut2/\fifo_reg[5][1] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[3]                               (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.385
- Setup                         0.484
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.700
- Arrival Time                 20.071
= Slack Time                   80.630
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.068
     = Beginpoint Arrival Time           20.068
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |         |           |       |       |  Time   |   Time   | 
     |---------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                 | SI[3] v |           | 0.120 |       |  20.068 |  100.698 | 
     | async_fifo/dut2/\fifo_reg[5][1] | SI v    | SDFFRQX2M | 0.120 | 0.002 |  20.071 |  100.700 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.630 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -80.608 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -80.445 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -80.258 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -80.082 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -79.975 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -79.740 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -79.600 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -79.482 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -79.416 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | CLKINVX40M | 0.214 | 0.141 |   1.354 |  -79.275 | 
     | async_fifo/dut2/\fifo_reg[5][1] | CK ^        | SDFFRQX2M  | 0.244 | 0.030 |   1.385 |  -79.245 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin async_fifo/dut2/\fifo_reg[15][3] /CK 
Endpoint:   async_fifo/dut2/\fifo_reg[15][3] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[2]                                (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.393
- Setup                         0.485
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.708
- Arrival Time                 20.073
= Slack Time                   80.636
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.068
     = Beginpoint Arrival Time           20.068
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |         |           |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                  | SI[2] v |           | 0.124 |       |  20.068 |  100.703 | 
     | async_fifo/dut2/\fifo_reg[15][3] | SI v    | SDFFRQX2M | 0.124 | 0.005 |  20.073 |  100.708 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.636 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -80.613 | 
     | SCAN_CLK__L2_I1                  | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -80.450 | 
     | SCAN_CLK__L3_I0                  | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -80.264 | 
     | SCAN_CLK__L4_I0                  | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -80.088 | 
     | SCAN_CLK__L5_I0                  | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -79.980 | 
     | scan_clk_ref_clk_mux/U1          | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -79.746 | 
     | scan_clk_ref_clk_mux_out__L1_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -79.606 | 
     | scan_clk_ref_clk_mux_out__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -79.488 | 
     | scan_clk_ref_clk_mux_out__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -79.422 | 
     | scan_clk_ref_clk_mux_out__L4_I1  | A v -> Y ^  | CLKINVX40M | 0.214 | 0.141 |   1.354 |  -79.281 | 
     | async_fifo/dut2/\fifo_reg[15][3] | CK ^        | SDFFRQX2M  | 0.246 | 0.039 |   1.393 |  -79.242 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin register_file/\reg_file_reg[12][6] /CK 
Endpoint:   register_file/\reg_file_reg[12][6] /SI (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SI[0]                                  (v) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.417
- Setup                         0.477
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.740
- Arrival Time                 20.047
= Slack Time                   80.693
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.046
     = Beginpoint Arrival Time           20.046
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |         |           |       |       |  Time   |   Time   | 
     |------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                    | SI[0] v |           | 0.089 |       |  20.046 |  100.739 | 
     | register_file/\reg_file_reg[12][6] | SI v    | SDFFRQX2M | 0.089 | 0.001 |  20.047 |  100.740 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |  -0.000 |  -80.693 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -80.671 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -80.508 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -80.321 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -80.145 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -80.038 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -79.803 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -79.664 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -79.546 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -79.479 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -79.359 | 
     | register_file/\reg_file_reg[12][6] | CK ^        | SDFFRQX2M  | 0.253 | 0.083 |   1.417 |  -79.276 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin register_file/\reg_file_reg[2][4] /CK 
Endpoint:   register_file/\reg_file_reg[2][4] /SI (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SI[1]                                 (v) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.417
- Setup                         0.476
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.741
- Arrival Time                 20.041
= Slack Time                   80.700
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.040
     = Beginpoint Arrival Time           20.040
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |         |           |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                   | SI[1] v |           | 0.081 |       |  20.040 |  100.740 | 
     | register_file/\reg_file_reg[2][4] | SI v    | SDFFRQX2M | 0.081 | 0.001 |  20.041 |  100.741 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.700 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -80.678 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -80.515 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -80.328 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -80.152 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -80.045 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -79.811 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -79.671 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -79.553 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -79.486 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -79.366 | 
     | register_file/\reg_file_reg[2][4] | CK ^        | SDFFRQX2M  | 0.253 | 0.082 |   1.417 |  -79.284 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin register_file/\reg_file_reg[8][4] /CK 
Endpoint:   register_file/\reg_file_reg[8][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.341
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.801
- Arrival Time                  4.740
= Slack Time                   96.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.061 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.890 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.846 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.598 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.259 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.023 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.781 | 
     | register_file/\reg_file_reg[8][4]            | RN ^        | SDFFRQX2M | 0.961 | 0.020 |   4.740 |  100.801 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.061 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.039 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.876 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.689 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.513 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.406 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.172 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.032 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.914 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.847 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.727 | 
     | register_file/\reg_file_reg[8][4] | CK ^        | SDFFRQX2M  | 0.190 | 0.007 |   1.341 |  -94.720 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin register_file/\reg_file_reg[9][5] /CK 
Endpoint:   register_file/\reg_file_reg[9][5] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.342
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.802
- Arrival Time                  4.740
= Slack Time                   96.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.062 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.891 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.847 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.599 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.261 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.025 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.782 | 
     | register_file/\reg_file_reg[9][5]            | RN ^        | SDFFRQX2M | 0.961 | 0.020 |   4.740 |  100.802 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.062 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.040 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.877 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.691 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.515 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.407 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.173 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.033 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.915 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.848 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.728 | 
     | register_file/\reg_file_reg[9][5] | CK ^        | SDFFRQX2M  | 0.192 | 0.008 |   1.342 |  -94.720 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin register_file/\reg_file_reg[10][4] /CK 
Endpoint:   register_file/\reg_file_reg[10][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.343
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.803
- Arrival Time                  4.739
= Slack Time                   96.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.064 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.893 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.849 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.601 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.262 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.026 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.784 | 
     | register_file/\reg_file_reg[10][4]           | RN ^        | SDFFRQX2M | 0.961 | 0.019 |   4.739 |  100.803 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.064 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.042 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.879 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.692 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.516 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.409 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.174 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.034 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.917 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.850 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.730 | 
     | register_file/\reg_file_reg[10][4] | CK ^        | SDFFRQX2M  | 0.192 | 0.009 |   1.343 |  -94.721 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin register_file/\reg_file_reg[9][4] /CK 
Endpoint:   register_file/\reg_file_reg[9][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.343
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.803
- Arrival Time                  4.739
= Slack Time                   96.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.065 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.893 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.849 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.601 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.263 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.027 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.720 |  100.784 | 
     | register_file/\reg_file_reg[9][4]            | RN ^        | SDFFRQX2M | 0.961 | 0.019 |   4.739 |  100.803 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.064 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.042 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.879 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.693 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.517 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.409 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.175 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.035 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.917 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.850 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.730 | 
     | register_file/\reg_file_reg[9][4] | CK ^        | SDFFRQX2M  | 0.192 | 0.009 |   1.343 |  -94.721 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin register_file/\reg_file_reg[10][3] /CK 
Endpoint:   register_file/\reg_file_reg[10][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.343
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.803
- Arrival Time                  4.738
= Slack Time                   96.065
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.065 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.894 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.850 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.602 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.263 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.027 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.785 | 
     | register_file/\reg_file_reg[10][3]           | RN ^        | SDFFRQX2M | 0.961 | 0.018 |   4.738 |  100.803 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.065 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.043 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.880 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.693 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.518 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.410 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.176 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.036 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.918 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.851 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.731 | 
     | register_file/\reg_file_reg[10][3] | CK ^        | SDFFRQX2M  | 0.192 | 0.009 |   1.343 |  -94.722 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin register_file/\reg_file_reg[9][3] /CK 
Endpoint:   register_file/\reg_file_reg[9][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.343
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.803
- Arrival Time                  4.735
= Slack Time                   96.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.068 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.897 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.853 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.605 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.266 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.030 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.788 | 
     | register_file/\reg_file_reg[9][3]            | RN ^        | SDFFRQX2M | 0.961 | 0.016 |   4.735 |  100.803 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |  -0.000 |  -96.068 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.046 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.883 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.696 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.520 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.413 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.178 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.038 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.921 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.854 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.734 | 
     | register_file/\reg_file_reg[9][3] | CK ^        | SDFFRQX2M  | 0.192 | 0.009 |   1.343 |  -94.725 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin register_file/\reg_file_reg[14][1] /CK 
Endpoint:   register_file/\reg_file_reg[14][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.375
- Setup                         0.332
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.843
- Arrival Time                  4.747
= Slack Time                   96.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.096 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.925 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.881 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.633 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.295 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.059 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.720 |  100.816 | 
     | register_file/\reg_file_reg[14][1]           | RN ^        | SDFFRQX2M | 0.961 | 0.027 |   4.747 |  100.843 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.096 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.074 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.911 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.724 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.549 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.441 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.207 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.067 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.949 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.882 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.762 | 
     | register_file/\reg_file_reg[14][1] | CK ^        | SDFFRQX2M  | 0.234 | 0.041 |   1.376 |  -94.721 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin register_file/\reg_file_reg[0][1] /CK 
Endpoint:   register_file/\reg_file_reg[0][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.380
- Setup                         0.331
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.849
- Arrival Time                  4.746
= Slack Time                   96.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.103 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.932 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.888 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.640 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.301 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.065 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.823 | 
     | register_file/\reg_file_reg[0][1]            | RN ^        | SDFFRQX2M | 0.961 | 0.027 |   4.746 |  100.849 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.103 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.081 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.918 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.731 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.555 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.448 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.213 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.073 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.956 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.889 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.214 | 0.141 |   1.354 |  -94.749 | 
     | register_file/\reg_file_reg[0][1] | CK ^        | SDFFRQX2M  | 0.241 | 0.026 |   1.381 |  -94.723 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin register_file/\reg_file_reg[12][1] /CK 
Endpoint:   register_file/\reg_file_reg[12][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.394
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.746
= Slack Time                   96.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.118 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.947 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.903 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.655 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.316 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.080 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.838 | 
     | register_file/\reg_file_reg[12][1]           | RN ^        | SDFFRQX2M | 0.961 | 0.027 |   4.746 |  100.864 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.118 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.096 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.933 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.746 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.570 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.463 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.228 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.088 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.971 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.904 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.784 | 
     | register_file/\reg_file_reg[12][1] | CK ^        | SDFFRQX2M  | 0.249 | 0.060 |   1.394 |  -94.724 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin register_file/\reg_file_reg[12][2] /CK 
Endpoint:   register_file/\reg_file_reg[12][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.394
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.746
= Slack Time                   96.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.118 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.947 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.903 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.655 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.316 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.080 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.838 | 
     | register_file/\reg_file_reg[12][2]           | RN ^        | SDFFRQX2M | 0.961 | 0.027 |   4.746 |  100.864 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |  -0.000 |  -96.118 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.096 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.933 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.746 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.570 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.463 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.228 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.088 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.971 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.904 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.784 | 
     | register_file/\reg_file_reg[12][2] | CK ^        | SDFFRQX2M  | 0.249 | 0.060 |   1.394 |  -94.724 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin register_file/\reg_file_reg[0][2] /CK 
Endpoint:   register_file/\reg_file_reg[0][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.394
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.744
= Slack Time                   96.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.120 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.949 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.905 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.657 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.319 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.083 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.840 | 
     | register_file/\reg_file_reg[0][2]            | RN ^        | SDFFRQX2M | 0.961 | 0.024 |   4.744 |  100.864 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |  -0.000 |  -96.120 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.098 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.935 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.748 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.573 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.465 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.231 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.091 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.973 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.906 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.786 | 
     | register_file/\reg_file_reg[0][2] | CK ^        | SDFFRQX2M  | 0.249 | 0.060 |   1.394 |  -94.726 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin register_file/\reg_file_reg[9][2] /CK 
Endpoint:   register_file/\reg_file_reg[9][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.394
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.744
= Slack Time                   96.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.120 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.949 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.905 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.657 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.319 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.083 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.840 | 
     | register_file/\reg_file_reg[9][2]            | RN ^        | SDFFRQX2M | 0.961 | 0.024 |   4.744 |  100.864 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |  -0.000 |  -96.120 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.098 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.935 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.748 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.573 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.465 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.231 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.091 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.973 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.906 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.786 | 
     | register_file/\reg_file_reg[9][2] | CK ^        | SDFFRQX2M  | 0.249 | 0.060 |   1.394 |  -94.726 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin register_file/\reg_file_reg[10][1] /CK 
Endpoint:   register_file/\reg_file_reg[10][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.394
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.743
= Slack Time                   96.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.122 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.951 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.907 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.659 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.320 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.084 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.841 | 
     | register_file/\reg_file_reg[10][1]           | RN ^        | SDFFRQX2M | 0.961 | 0.023 |   4.743 |  100.864 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |  -0.000 |  -96.122 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.100 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.937 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.750 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.574 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.467 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.232 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.092 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.975 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.908 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.788 | 
     | register_file/\reg_file_reg[10][1] | CK ^        | SDFFRQX2M  | 0.249 | 0.060 |   1.394 |  -94.728 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin register_file/\reg_file_reg[9][1] /CK 
Endpoint:   register_file/\reg_file_reg[9][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.394
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.740
= Slack Time                   96.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.124 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.953 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.909 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.661 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.322 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.086 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.720 |  100.843 | 
     | register_file/\reg_file_reg[9][1]            | RN ^        | SDFFRQX2M | 0.961 | 0.021 |   4.740 |  100.864 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |  -0.000 |  -96.124 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.102 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.939 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.752 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.576 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.469 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.234 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.094 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.977 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.910 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.790 | 
     | register_file/\reg_file_reg[9][1] | CK ^        | SDFFRQX2M  | 0.249 | 0.059 |   1.394 |  -94.730 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin register_file/\reg_file_reg[10][2] /CK 
Endpoint:   register_file/\reg_file_reg[10][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.394
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.739
= Slack Time                   96.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.126 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.954 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.910 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.662 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.324 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.088 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.845 | 
     | register_file/\reg_file_reg[10][2]           | RN ^        | SDFFRQX2M | 0.961 | 0.019 |   4.739 |  100.864 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |  -0.000 |  -96.126 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.103 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.940 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.754 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.578 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.470 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.236 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.096 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.978 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.912 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.791 | 
     | register_file/\reg_file_reg[10][2] | CK ^        | SDFFRQX2M  | 0.249 | 0.060 |   1.394 |  -94.732 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin register_file/\reg_file_reg[14][2] /CK 
Endpoint:   register_file/\reg_file_reg[14][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.407
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.877
- Arrival Time                  4.746
= Slack Time                   96.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.131 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.960 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.916 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.668 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.329 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.093 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.850 | 
     | register_file/\reg_file_reg[14][2]           | RN ^        | SDFFRQX2M | 0.961 | 0.027 |   4.746 |  100.877 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.131 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.109 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.946 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.759 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.583 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.476 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.241 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.101 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.984 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.917 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.797 | 
     | register_file/\reg_file_reg[14][2] | CK ^        | SDFFRQX2M  | 0.251 | 0.072 |   1.407 |  -94.724 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin register_file/\reg_file_reg[8][3] /CK 
Endpoint:   register_file/\reg_file_reg[8][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.393
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  4.731
= Slack Time                   96.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.132 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.961 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.917 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.669 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.330 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.094 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.852 | 
     | register_file/\reg_file_reg[8][3]            | RN ^        | SDFFRQX2M | 0.961 | 0.011 |   4.731 |  100.863 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |  -0.000 |  -96.132 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.110 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.947 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.760 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.584 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.477 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.243 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.103 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.985 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.918 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.798 | 
     | register_file/\reg_file_reg[8][3] | CK ^        | SDFFRQX2M  | 0.249 | 0.058 |   1.393 |  -94.740 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin register_file/\reg_file_reg[11][3] /CK 
Endpoint:   register_file/\reg_file_reg[11][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.393
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  4.728
= Slack Time                   96.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.136 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.964 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.920 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.672 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.334 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.098 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.855 | 
     | register_file/\reg_file_reg[11][3]           | RN ^        | SDFFRQX2M | 0.961 | 0.008 |   4.728 |  100.863 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.136 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.113 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.950 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.764 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.588 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.480 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.246 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.106 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.988 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.922 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.801 | 
     | register_file/\reg_file_reg[11][3] | CK ^        | SDFFRQX2M  | 0.249 | 0.058 |   1.393 |  -94.743 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin register_file/\reg_file_reg[8][2] /CK 
Endpoint:   register_file/\reg_file_reg[8][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.393
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  4.727
= Slack Time                   96.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.136 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.965 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.921 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.673 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.334 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.098 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.856 | 
     | register_file/\reg_file_reg[8][2]            | RN ^        | SDFFRQX2M | 0.961 | 0.008 |   4.727 |  100.863 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |  -0.000 |  -96.136 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.114 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.951 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.764 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.588 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.481 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.246 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.106 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.989 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.922 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.802 | 
     | register_file/\reg_file_reg[8][2] | CK ^        | SDFFRQX2M  | 0.249 | 0.058 |   1.393 |  -94.743 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin register_file/\reg_file_reg[8][1] /CK 
Endpoint:   register_file/\reg_file_reg[8][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.393
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  4.726
= Slack Time                   96.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.137 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.965 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.921 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.673 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.335 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.099 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.720 |  100.856 | 
     | register_file/\reg_file_reg[8][1]            | RN ^        | SDFFRQX2M | 0.961 | 0.007 |   4.726 |  100.863 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.137 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.114 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.951 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.765 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.589 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.481 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.247 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.107 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.989 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.923 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.802 | 
     | register_file/\reg_file_reg[8][1] | CK ^        | SDFFRQX2M  | 0.249 | 0.058 |   1.393 |  -94.744 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin register_file/\reg_file_reg[11][2] /CK 
Endpoint:   register_file/\reg_file_reg[11][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.393
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  4.724
= Slack Time                   96.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.140 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.968 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.924 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.677 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.338 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.102 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.719 |  100.859 | 
     | register_file/\reg_file_reg[11][2]           | RN ^        | SDFFRQX2M | 0.961 | 0.004 |   4.724 |  100.863 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |  -0.000 |  -96.140 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.118 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.955 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.768 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.592 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.484 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.250 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.110 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.992 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.926 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.805 | 
     | register_file/\reg_file_reg[11][2] | CK ^        | SDFFRQX2M  | 0.249 | 0.059 |   1.393 |  -94.747 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin register_file/\reg_file_reg[11][0] /CK 
Endpoint:   register_file/\reg_file_reg[11][0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.394
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.722
= Slack Time                   96.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.142 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.971 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.927 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.679 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.341 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.105 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.720 |  100.862 | 
     | register_file/\reg_file_reg[11][0]           | RN ^        | SDFFRQX2M | 0.961 | 0.002 |   4.722 |  100.864 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.142 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.120 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.957 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.770 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.595 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.487 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.253 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.113 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.995 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.928 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.808 | 
     | register_file/\reg_file_reg[11][0] | CK ^        | SDFFRQX2M  | 0.249 | 0.059 |   1.394 |  -94.749 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin register_file/\reg_file_reg[11][1] /CK 
Endpoint:   register_file/\reg_file_reg[11][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.396
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  4.722
= Slack Time                   96.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.145 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.154 | 0.829 |   0.829 |   96.974 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.281 | 0.956 |   1.785 |   97.930 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.029 | 0.752 |   2.537 |   98.682 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.728 | 0.661 |   3.198 |   99.343 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.057 | 0.764 |   3.962 |  100.107 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.961 | 0.757 |   4.720 |  100.865 | 
     | register_file/\reg_file_reg[11][1]           | RN ^        | SDFFRQX2M | 0.961 | 0.002 |   4.722 |  100.867 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.145 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.022 |  -96.123 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.160 | 0.163 |   0.185 |  -95.960 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.240 | 0.187 |   0.372 |  -95.773 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.194 | 0.176 |   0.548 |  -95.597 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.101 | 0.107 |   0.655 |  -95.490 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.172 | 0.235 |   0.890 |  -95.256 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.051 | 0.140 |   1.030 |  -95.116 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.065 | 0.118 |   1.147 |  -94.998 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.068 | 0.067 |   1.214 |  -94.931 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.176 | 0.120 |   1.334 |  -94.811 | 
     | register_file/\reg_file_reg[11][1] | CK ^        | SDFFRQX2M  | 0.251 | 0.062 |   1.396 |  -94.749 | 
     +----------------------------------------------------------------------------------------------------+ 

