# FPGA Projects Collection

## Overview

This repository contains a comprehensive collection of FPGA design projects developed during my learning journey in digital logic design and hardware description languages. The projects demonstrate practical implementations of fundamental and intermediate-level digital circuits using Verilog HDL.

## Purpose

This repository serves as a portfolio of hands-on FPGA development work, showcasing progressive learning from basic combinational circuits to complex sequential systems. Each project includes complete source code, testbenches, and implementation files targeting Xilinx FPGA devices.

## Project Categories

### Arithmetic Circuits

- 4-bit Adder with carry logic
- Ripple Carry Adder implementations
- Full Adder modules

### Sequential Logic

- D Flip-Flops with preset and clear
- T Flip-Flop based synchronous counters
- 8-bit Up/Down counters
- Auto counters with configurable ranges
- BCD counters

### Shift Registers

- Serial In Parallel Out registers
- Serial In Serial Out 8-bit registers
- 8-bit bidirectional shift registers

### Multiplexers and Demultiplexers

- 4-to-1 and 8-to-1 multiplexers
- 1-to-8 demultiplexers
- 10-to-1 multiplexer with enable

### Decoders and Encoders

- 2-to-4 and 3-to-8 decoders
- 4-to-2 priority encoders
- 7-segment display drivers

### Clock Management

- Clock dividers for various frequencies
- 1Hz clock generation from system clock
- Programmable frequency selectors

### Finite State Machines

- Pattern detectors for sequences
- Traffic light controllers with multiple states
- Door control systems
- LED animation controllers

### Display Interfaces

- LCD character display drivers
- 7-segment LED multiplexing
- TM1638 module interface
- LED scanning and animation

## Technical Stack

- Hardware Description Language: Verilog
- Development Environment: Xilinx ISE
- Simulation Tools: ISim
- Target Hardware: Xilinx Spartan/Artix FPGAs

## Skills Demonstrated

- Digital circuit design and optimization
- RTL coding in Verilog
- Testbench development and simulation
- Timing analysis and constraints
- FPGA resource utilization
- State machine design
- Interface protocol implementation

## Project Structure

Each project directory contains:

- Verilog source files
- Testbench files
- User constraint files
- Synthesis and implementation reports
- Bitstream files for hardware deployment

## Learning Outcomes

Through these projects, I have gained practical experience in:

- Translating logic requirements into HDL code
- Debugging digital designs using simulation
- Understanding FPGA architecture and constraints
- Implementing real-world applications on hardware
- Optimizing designs for area and performance

## Contact

This repository is maintained as part of my professional development in digital design and FPGA engineering.
