{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430757992957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Web Edition " "Version 14.1.1 Build 190 01/19/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430757992957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 11:46:32 2015 " "Processing started: Mon May 04 11:46:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430757992957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430757992957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8_usb -c lab8_usb " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8_usb -c lab8_usb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430757992957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1430757993770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bricklist.sv 1 1 " "Found 1 design units, including 1 entities, in source file bricklist.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BrickList " "Found entity 1: BrickList" {  } { { "BrickList.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/BrickList.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_usb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_usb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_usb " "Found entity 1: lab8_usb" {  } { { "lab8_usb.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/lab8_usb.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009540 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1430758009540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/usb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/usb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system " "Found entity 1: usb_system" {  } { { "usb_system/synthesis/usb_system.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/usb_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "usb_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_irq_mapper " "Found entity 1: usb_system_irq_mapper" {  } { { "usb_system/synthesis/submodules/usb_system_irq_mapper.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_1 " "Found entity 1: usb_system_mm_interconnect_1" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "usb_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0 " "Found entity 1: usb_system_mm_interconnect_0" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: usb_system_mm_interconnect_0_rsp_mux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_mux " "Found entity 1: usb_system_mm_interconnect_0_rsp_mux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: usb_system_mm_interconnect_0_rsp_demux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_demux " "Found entity 1: usb_system_mm_interconnect_0_rsp_demux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: usb_system_mm_interconnect_0_cmd_mux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_mux " "Found entity 1: usb_system_mm_interconnect_0_cmd_mux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: usb_system_mm_interconnect_0_cmd_demux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_demux " "Found entity 1: usb_system_mm_interconnect_0_cmd_demux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_003_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_003 " "Found entity 2: usb_system_mm_interconnect_0_router_003" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_002_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_002 " "Found entity 2: usb_system_mm_interconnect_0_router_002" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_001_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_001 " "Found entity 2: usb_system_mm_interconnect_0_router_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430758009602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router " "Found entity 2: usb_system_mm_interconnect_0_router" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "usb_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_to_sw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_to_sw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_to_sw_sig " "Found entity 1: usb_system_to_sw_sig" {  } { { "usb_system/synthesis/submodules/usb_system_to_sw_sig.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_to_sw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_to_sw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_to_sw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_to_sw_port " "Found entity 1: usb_system_to_sw_port" {  } { { "usb_system/synthesis/submodules/usb_system_to_sw_port.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_to_sw_port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_to_hw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_to_hw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_to_hw_sig " "Found entity 1: usb_system_to_hw_sig" {  } { { "usb_system/synthesis/submodules/usb_system_to_hw_sig.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_to_hw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_sysid_qsys_0 " "Found entity 1: usb_system_sysid_qsys_0" {  } { { "usb_system/synthesis/submodules/usb_system_sysid_qsys_0.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_sdram_input_efifo_module " "Found entity 1: usb_system_sdram_input_efifo_module" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_sdram " "Found entity 2: usb_system_sdram" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_keycode " "Found entity 1: usb_system_keycode" {  } { { "usb_system/synthesis/submodules/usb_system_keycode.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file usb_system/synthesis/submodules/usb_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_jtag_uart_sim_scfifo_w " "Found entity 1: usb_system_jtag_uart_sim_scfifo_w" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_jtag_uart_scfifo_w " "Found entity 2: usb_system_jtag_uart_scfifo_w" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_jtag_uart_sim_scfifo_r " "Found entity 3: usb_system_jtag_uart_sim_scfifo_r" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_jtag_uart_scfifo_r " "Found entity 4: usb_system_jtag_uart_scfifo_r" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""} { "Info" "ISGN_ENTITY_NAME" "5 usb_system_jtag_uart " "Found entity 5: usb_system_jtag_uart" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu " "Found entity 1: usb_system_cpu" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_cpu_register_bank_a_module " "Found entity 1: usb_system_cpu_cpu_register_bank_a_module" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_cpu_cpu_register_bank_b_module " "Found entity 2: usb_system_cpu_cpu_register_bank_b_module" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_cpu_cpu_nios2_oci_debug " "Found entity 3: usb_system_cpu_cpu_nios2_oci_debug" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_cpu_cpu_nios2_oci_break " "Found entity 4: usb_system_cpu_cpu_nios2_oci_break" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "5 usb_system_cpu_cpu_nios2_oci_xbrk " "Found entity 5: usb_system_cpu_cpu_nios2_oci_xbrk" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "6 usb_system_cpu_cpu_nios2_oci_dbrk " "Found entity 6: usb_system_cpu_cpu_nios2_oci_dbrk" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "7 usb_system_cpu_cpu_nios2_oci_itrace " "Found entity 7: usb_system_cpu_cpu_nios2_oci_itrace" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "8 usb_system_cpu_cpu_nios2_oci_td_mode " "Found entity 8: usb_system_cpu_cpu_nios2_oci_td_mode" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "9 usb_system_cpu_cpu_nios2_oci_dtrace " "Found entity 9: usb_system_cpu_cpu_nios2_oci_dtrace" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 1364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "10 usb_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: usb_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 1445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "11 usb_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: usb_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "12 usb_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: usb_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "13 usb_system_cpu_cpu_nios2_oci_fifo " "Found entity 13: usb_system_cpu_cpu_nios2_oci_fifo" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 1604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "14 usb_system_cpu_cpu_nios2_oci_pib " "Found entity 14: usb_system_cpu_cpu_nios2_oci_pib" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 2105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "15 usb_system_cpu_cpu_nios2_oci_im " "Found entity 15: usb_system_cpu_cpu_nios2_oci_im" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "16 usb_system_cpu_cpu_nios2_performance_monitors " "Found entity 16: usb_system_cpu_cpu_nios2_performance_monitors" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 2227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "17 usb_system_cpu_cpu_nios2_avalon_reg " "Found entity 17: usb_system_cpu_cpu_nios2_avalon_reg" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 2243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "18 usb_system_cpu_cpu_ociram_sp_ram_module " "Found entity 18: usb_system_cpu_cpu_ociram_sp_ram_module" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 2335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "19 usb_system_cpu_cpu_nios2_ocimem " "Found entity 19: usb_system_cpu_cpu_nios2_ocimem" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 2398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "20 usb_system_cpu_cpu_nios2_oci " "Found entity 20: usb_system_cpu_cpu_nios2_oci" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 2576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""} { "Info" "ISGN_ENTITY_NAME" "21 usb_system_cpu_cpu " "Found entity 21: usb_system_cpu_cpu" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu.v" 3073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: usb_system_cpu_cpu_debug_slave_sysclk" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_cpu_debug_slave_tck " "Found entity 1: usb_system_cpu_cpu_debug_slave_tck" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: usb_system_cpu_cpu_debug_slave_wrapper" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_cpu_oci_test_bench " "Found entity 1: usb_system_cpu_cpu_oci_test_bench" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu_oci_test_bench.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_cpu_test_bench " "Found entity 1: usb_system_cpu_cpu_test_bench" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_cpu_test_bench.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_clocks.v 4 4 " "Found 4 design units, including 4 entities, in source file usb_system/synthesis/submodules/usb_system_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_clocks_dffpipe_l2c " "Found entity 1: usb_system_clocks_dffpipe_l2c" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009680 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_clocks_stdsync_sv6 " "Found entity 2: usb_system_clocks_stdsync_sv6" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009680 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_clocks_altpll_pqa2 " "Found entity 3: usb_system_clocks_altpll_pqa2" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009680 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_clocks " "Found entity 4: usb_system_clocks" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "usb_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/cy7c67200_if.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/cy7c67200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CY7C67200_IF " "Found entity 1: CY7C67200_IF" {  } { { "usb_system/synthesis/submodules/CY7C67200_IF.v" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/usb_system/synthesis/submodules/CY7C67200_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncing_ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file bouncing_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bouncing_Ball " "Found entity 1: Bouncing_Ball" {  } { { "Bouncing_Ball.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/Bouncing_Ball.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430758009712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430758009712 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "i Color_Mapper.sv(44) " "Verilog HDL error at Color_Mapper.sv(44): value must not be assigned to nonvariable \"i\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/Color_Mapper.sv" 44 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430758009712 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Justin/Documents/ece385/final_project/lab8_usb/output_files/lab8_usb.map.smsg " "Generated suppressed messages file C:/Users/Justin/Documents/ece385/final_project/lab8_usb/output_files/lab8_usb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1430758009774 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430758010931 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 04 11:46:50 2015 " "Processing ended: Mon May 04 11:46:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430758010931 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430758010931 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430758010931 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430758010931 ""}
